Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Sun Apr 03 12:43:32 2016
| Host         : Fadime-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file hdmi_wrapper_control_sets_placed.rpt
| Design       : hdmi_wrapper
| Device       : xc7a200t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |  2071 |
| Minimum Number of register sites lost to control set restrictions |  3609 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6049 |         1989 |
| No           | No                    | Yes                    |             355 |          129 |
| No           | Yes                   | No                     |            4279 |         1694 |
| Yes          | No                    | No                     |           12721 |         3522 |
| Yes          | No                    | Yes                    |             273 |           72 |
| Yes          | Yes                   | No                     |           18610 |         7240 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                          Clock Signal                                         |                                                                                                                                                                                                 Enable Signal                                                                                                                                                                                                 |                                                                                                                                                                                               Set/Reset Signal                                                                                                                                                                                              | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_40_out                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                                                                                                                                                | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/neutral_min_limit_reg[0][0]                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                                                                                                                                                | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/largest_reg[1][3][1]                                                                                                                                                                                                                                                                                                                  |                1 |              1 |
| ~hdmi_i/mdm_1/U0/Ext_JTAG_DRCK                                                                | hdmi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                                                                                                                                                                                                                                                 | hdmi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                                                                                                                                                                                                                                                                                                                |                1 |              1 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2                                                                                                                                                                                |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_1          |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                                                                                                                                                     | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/idelay_tap_cnt_r_reg[0][0][0][0]                                                                                                                                                                                                                                                                                                      |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0          |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_37_out                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_38_out                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_39_out                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
| ~hdmi_i/mdm_1/U0/Ext_JTAG_UPDATE                                                              |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I0                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |
|  hdmi_i/mdm_1/U0/Ext_JTAG_UPDATE                                                              | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  hdmi_i/mdm_1/U0/Ext_JTAG_UPDATE                                                              | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg_n_0                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  hdmi_i/mdm_1/U0/Ext_JTAG_UPDATE                                                              | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg_n_0                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_41_out                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_42_out                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                                                                                                                                                                                 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                                                                                                                                                         |                1 |              1 |
|  hdmi_i/mdm_1/U0/Ext_JTAG_UPDATE                                                              | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg_0                                                                                                                                                                                                                                                            |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/flush_pipe                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk            |                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/p_0_out                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and[7]_i_1_n_0                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/periodic_read_request.periodic_rd_r_cnt_reg                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0          |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                                                                                      |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                                                                                                                                     | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/periodic_read_request.periodic_rd_r_cnt_reg                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R_reg[32][0]                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[35]_i_1_n_0                                                                                                                                                                                                                                                 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/mcGo_r_reg_r_1                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                                                                                                                                                                   | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/idelay_tap_cnt_r_reg[0][0][0][0]                                                                                                                                                                                                                                                                                                      |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_onehot_fine_adj_state_r[15]_i_1_n_0                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/in1                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_5                                                                                                                                                                                                                                                                                                                      |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                                                                                                                 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                         |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                         |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                         |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                         |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/MEM_Div_Overflow_i_1_n_0                                                                                                                                                                                                                                                                                     | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                           |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                           |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                                                                     |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                                                |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                                                |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                                                                                                                                                | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/largest_reg[1][3][1]                                                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                                                |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                                                |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                                                                                                                                                                                                                                                                |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                                                                                                                                                                                                |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/FSM_onehot_sm_r[7]_i_1_n_0                                                                                                                                                                                                                           | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg_0                                                                                                                                                                                  |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/ex_hold_div_overflow_i_1_n_0                                                                                                                                                                                                                                                                                 | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                                                                                        |                1 |              2 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                                                                                        |                2 |              2 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit_nosync_reg                                                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                                                                                                                                            |                1 |              2 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                                                                                                        |                1 |              2 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                                                                                                        |                1 |              2 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                                                                                                                                                                                                                   |                1 |              2 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0          |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/rst_mig_7series_0_pxl/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                                                                                                                                                            |                1 |              2 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                                                                                                          |                1 |              2 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0          |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/s_axis_fifo_ainit_nosync_reg                                                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][0]                                                                                                                                                                              |                1 |              2 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0                                                                                                                                                                            |                1 |              2 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_1          |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/trans_buf_out_r_reg[0][0]                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                                                                                                          |                1 |              2 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/sig_byte_cntr_reg[0]_0[0]                                                                                                                       | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[9]_i_1_n_0                                                                                                                                                                                                                                                                       |                1 |              2 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_1          |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/aRst_int_0                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_1          |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/time_control_regs2_int[16][28]                                                                                                                                                                                                                                                                                                                                                  | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Read_Req_Granted                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                                                                                                                                                               |                1 |              2 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Stream_Data_Valid                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Read_Addr_Counter[0].FDRE_I/R                                                                                                                                                                                                                                                                 |                1 |              2 |
|  hdmi_i/mdm_1/U0/Ext_JTAG_UPDATE                                                              |                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              2 |
|  hdmi_i/mdm_1/U0/Ext_JTAG_UPDATE                                                              | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                                                                     |                1 |              2 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0          |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                                                                                                                                                                                                                   |                1 |              3 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                                                                                                                                                | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/largest_reg[1][3][0]                                                                                                                                                                                                                                                                                                                  |                3 |              3 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                                                                                                                                                | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/largest_reg[1][3][0]                                                                                                                                                                                                                                                                                                                  |                1 |              3 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0                                                                                                                                                                            |                1 |              3 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              3 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                                                                                                                                                     | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/idelay_tap_cnt_r_reg[0][0][1]                                                                                                                                                                                                                                                                                                         |                2 |              3 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_de_mux0                                                                                                                                                                                                                                                                                                                                                     |                2 |              3 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1__0_n_0                                                                                                                                                                                                                                                        | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                                                                                                                                           |                1 |              3 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1__2_n_0                                                                                                                                                                                                                                                    | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                                                                                                                                                                           |                2 |              3 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              3 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                                                                                                                                                               |                2 |              3 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/FSM_onehot_Using_Victim_Cache.victim_state_reg[0][0]                                                                                                                                                                                                                                   | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1_n_0                                                                                                                                                                                                                                                           | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                                                                                                                                           |                1 |              3 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/FSM_onehot_state_reg[0][0]                                                                                                                                                                                                                                                                   | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                                                                                                                        |                1 |              3 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Read_Req_Granted                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              3 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state[3]_i_1__1_n_0                                                                                                                                                                                                                                                    | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                                                                                                                                                                           |                1 |              3 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/cal2_if_reset_reg                                                                                                                                                                                                                                                                                                                     |                2 |              3 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                                                                                                                                                   |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/sm_ns_0                                                                                                                                                                                                                                           | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                                                                                                                                                                 |                3 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cnt_shift_r[3]_i_2_n_0                                                                                                                                                                                                                                                              | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                                                                                                                                                                                                              |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_write                                                                                                                                                                                                                                                                       | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/data_write_select_reg[3][0]                                                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                                                                                                                                                                   | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/idelay_tap_cnt_r_reg[0][0][1]                                                                                                                                                                                                                                                                                                         |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GEN_MIN_FOR_ASYNC.lite_min_count_reg[0]                                                                                                                                                                                                                                                                     |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                                                                                                                                                         | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/wait_cnt_r_reg[3][0]                                                                                                                                                                                                                                                                                                                  |                2 |              4 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GEN_MIN_FOR_ASYNC.axis_min_count_reg[0]                                                                                                                                                                                                                                                                     |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0]                                                                                                                                                                                                                                                                      |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[9]_i_1_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                                                                                                                            | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[4]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                                                                                                                                                                                | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_4                                                                                                                                                                                                                                                                                                                                                            |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GEN_MIN_FOR_ASYNC.lite_min_count_reg[0]                                                                                                                                                                                                                                                                     |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                                                                                                                                                        | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/victim_sel_rotate.sel_reg[0]                                                                                                                                                                                                                                                                                                          |                2 |              4 |
|  hdmi_i/mdm_1/U0/Ext_JTAG_DRCK                                                                | hdmi_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                                                                                                                                                                                                      | hdmi_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0]                                                                                                                                                                                                                                                                      |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/k_in_hd                                                                                                                                                                                                                                                                                                                                         | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                                                                                                                                                   | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0]                                                                                                                                                                                                                                                                                        |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/wait_cnt_r[3]_i_1_n_0                                                                                                                                                                                                                                |                2 |              4 |
|  hdmi_i/mdm_1/U0/Ext_JTAG_UPDATE                                                              | hdmi_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                                                                                                                                                           | hdmi_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                                                                                                                                                   |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                                                                                                                                                   | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                                                                                                             |                2 |              4 |
|  hdmi_i/mdm_1/U0/Ext_JTAG_UPDATE                                                              | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Command_Reg_En                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                                                                                                                                                                                           |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                                                                                                                                         | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                                                                                                                                                             |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1__0_n_0                                                                                                                                                                                                                                |                2 |              4 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[11]_i_2_n_0                                                                                                                                                                                                      | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                                                                                                                                                                                                |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0          |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                                                                                                                |                1 |              4 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                                                                                                                             | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_id                                                                                                                                                                                                                  |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                                                                                                                                                                  | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                                                                                                                        |                2 |              4 |
| ~hdmi_i/mdm_1/U0/Ext_JTAG_UPDATE                                                              |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                                                                                                                                                                       |                3 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/gen_master_slots[0].w_issuing_cnt_reg[0]                                                                                                                                                                                                                                                                     | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[4]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/gen_master_slots[0].r_issuing_cnt_reg[0]                                                                                                                                                                                                                                                                     | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/icount_out_reg[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                        |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                                                                                                                                                                                                            | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[258]_0                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/sd_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                               |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/icount_out_reg[0]                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/stg3_init_val_reg[0]                                                                                                                                                                                                                                                                                                                  |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                                                                                                                                                                                                                       |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                                                                                                                                                                          |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                                                                                                                                                                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                                                                                                                                                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                                                                                                                                              | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                                                                                                                                                            |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0          |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GEN_MIN_FOR_ASYNC.axis_min_count_reg[0]                                                                                                                                                                                                                                                                     |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                                            | hdmi_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                                                                             |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/branch_count_reg[3]_0[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                                                                                                                             | hdmi_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_id                                                                                                                                                                                                                  |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[11]_i_2_n_0                                                                                                                                                                                                      | hdmi_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                                                                                                                                                                                                |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/upd_rd_buf_indx0                                                                                                                                                                                                                                                                                                     |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data[0][13]_i_1_n_0                                                                                                                                                                                         |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/rst_mig_7series_0_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                                                                                                                                                        |                3 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                                                                                                                                                            | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                                                                                                                                                                                          |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                                                                                                                                                                                               | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                                                                                                                                                                                                   | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                             | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                                                                                                       | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[3]_i_1_n_0                                                                                                                                                                                                                                                                                      |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/r_pipe/SR[0]                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                                 | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                                                                                                                                                            | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                                                                                                                                                                         |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                                                                                                                                                             | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/wait_cnt_reg[3][0]                                                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__2_n_0                                                                                                                                                        | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                                                                                                     |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_1          | hdmi_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0                                                                                                                                                                                                                                                                                                       | hdmi_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]                                                                                                                                                                                                                                                                                                                                |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                                                                                                                                                        | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                                                                                                                                                                            |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                                                                                                                                                             |                3 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_1          | hdmi_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0                                                                                                                                                                                                                                                                                                    | hdmi_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]                                                                                                                                                                                                                                                                                                                                |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                                                                                                                                                                        |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__0_n_0                                                                                                                                                        | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                                                                                                     |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__1_n_0                                                                                                                                                        | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                                                                                                     |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_mem_intercon/s03_couplers/s03_regslice/inst/r_pipe/SR[0]                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1_n_0                                                                                                                                                           | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                                                                                                     |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE031_out                                                                                                                                                                                                                                                                                                                                      | hdmi_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                                                                                                                                                                                                                                                 |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                                                                                                                                                                           | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1_n_0                                                                                                                                                                                                                              |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1_n_0                                                                                                                                                           | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                                                                                                                     |                1 |              4 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_7_out                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg_n_0_[6]                                                                                                                                                                                                                                                           |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                                                                                                                                                                       |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                                                                                                                                                             | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[3]_i_1__0_n_0                                                                                                                                                        | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                                                                                                                     |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                                                                                                                                                                                                     | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                                                                                                                                                | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[81]                                                                                                                                                                                                           | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[77]                                                                                                                                                                                                                                     |                3 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/po_rd_wait_r[3]_i_1_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[81]                                                                                                                                                                                                           | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[16]                                                                                                                                                                                                                                     |                3 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[81]                                                                                                                                                                                                           | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[81]                                                                                                                                                                                                                                     |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/p_0_out_2                                                                                                                                                                                                                                                                            |                1 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                                                                                                                                | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                2 |              4 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_1          | hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/sel                                                                                                                                                                                                                                                                                                                                                                        | hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                                                                                                                                  |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i[4]_i_1_n_0                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                4 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                                                                                                                                                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/complex_row0_rd_done1                                                                                                                                                                                                                                                                                                                 |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_2_n_0                                                                                                                                                                                                                                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_1_n_0                                                                                                                                                                                                                                  |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/data_cnt_ns                                                                                                                                                                                                                                           | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/data_cnt_r[7]_i_1_n_0                                                                                                                                                                                                                               |                3 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                                                                                                                                                                         | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                                                                                                                                                                                                                       |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/periodic_read_request.periodic_rd_r_cnt_reg                                                                                                                                                                                                                                                                                           |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                                                                                                                                                 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/en_cnt_div4.enable_wrlvl_cnt_reg[2][0]                                                                                                                                                                                                                                                                                                |                5 |              5 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                          |                5 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                                                                                                                                | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_slverr_reg_reg                                                                                                                                                                                                                |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                                                                                                                                                | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[1][1]                                                                                                                                                                                                                                                                                                                    |                3 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                                                                                                                                                  | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                                                                                                                                                                                                       |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/E[0]                                                                                                                                                                                                                                                                                                                                                           | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                          |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                                |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[4]_i_1_n_0                                                                                                                                                                                                                                                                        |                1 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/gcc0.gc0.count_d1_reg[8]                                                                                                                                                                                                                                                                                                                       |                1 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                                                                                                                                                              | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                                                                                                                                                                                            |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                                                                                                                                                              | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                                                                                                                                                                                            |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                                                                                                                                                              | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                                                                                                                                                                                            |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                                                                                                                                                              | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                                                                                                                                                                                            |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                                                |                3 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                                                                                                                                                              | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                                                                                                                                                                                            |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                                                                                                                                                              | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                                                                                                                                                                                            |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                                                                                                                                                              | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                                                                                                                                                                                            |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                                                                                                                                                             | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/mcGo_r_reg_r_1                                                                                                                                                                                                                                                                                                                        |                3 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                                                                                                                                                | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                                                                                                             |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                                                  |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/E[0]                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                                                                                                                                                                                        |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                                                                                                                       | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                                                                                                                                                                           |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                                                                                                                                                                   | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                                                                                                                                                                                            |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                                                                                                                   | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                                                                                                                                                         |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                                                                                                                                                                        | hdmi_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                                                                                                                                                                                   |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                                                                                                                       |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                                                                                                                                                                                       | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                                                                                                                                                                                     |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/MEM_AddSub_Inc_Exp_4_i_1_n_0                                                                                                                                                                                                                                                                               |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                                                                                                                       | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                                                                                                                                                                           |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                                                                                                                                          | hdmi_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                1 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                           | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[1]                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                1 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/valid_frame_sync_d2                                                                                                                                                                                                                                                                                                                             | hdmi_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4][0]                                                                                                                                                                                                                                                                          |                4 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                                                                                                                                                                      | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_tap_cnt_r_reg[0][1][4]                                                                                                                                                                                                                                                       | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                                                                                                                                       |                1 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                                                                                                                                                   | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_slverr_reg_reg                                                                                                                                                                                                                |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                                                                                                                   | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                                                                                                                                                         |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                                                                                                                                                | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[1][1]                                                                                                                                                                                                                                                                                                                    |                3 |              5 |
|  hdmi_i/mdm_1/U0/Ext_JTAG_DRCK                                                                | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/status_reg0                                                                                                                                                                                                                                                                      | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/control_select_reg[2]_0                                                                                                                                                                                                                                                        |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                                                                                                                       |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out                                                                                                                                                                 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[5]_i_1__2_n_0                                                                                                                                                       |                1 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/s2mm_cdc2dmac_fsync                                                                                                                                                                                                                                                                                                    | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_4                                                                                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                                                                                                                                          | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_4                                                                                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                                                                                                                                          | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                1 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/sig_incr_dbeat_cntr                                                                                                                             | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/sig_burst_dbeat_cntr_reg[4][0]                                                                                                                |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out                                                                                                                                                                 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[5]_i_1__1_n_0                                                                                                                                                       |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_44                                                                                                                                                                                                                                                                                             | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Use_FPU.WB_FSR_reg[27][0]                                                                                                                                                                                                                                                                                                                                |                1 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                                                                                                                                                                                | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MASTER_MODE_FRAME_CNT.frame_number_i_reg[4][0]                                                                                                                                                                                                                                                                                 |                3 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/cmd_pipe_plus.mc_data_offset_reg[0]_0                                                                                                                                                                                                                                            |                3 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                                                                                                                                          | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                                                                                                                     |                2 |              5 |
|  hdmi_i/mdm_1/U0/Ext_JTAG_UPDATE                                                              | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/command_Reg_En                                                                                                                                                                                                                                                                   | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/command_reg_clear                                                                                                                                                                                                                                                              |                1 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[9]_i_2_n_0                                                                                                                                                                                                                          | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[9]_i_1_n_0                                                                                                                                                                                                                        |                3 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/addr_q                                                                                                                                                                                                                                                        | hdmi_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                                                                                                                                                                                   |                3 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1_n_0                                                                                                                                                           | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                                                                                                                     |                1 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[1]                                                                                                                                                                                                                                                | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                1 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                                                                                                                                                                            | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/MASTER_MODE_FRAME_CNT.frame_number_i_reg[4][0]                                                                                                                                                                                                                                                                                 |                3 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                                                                                                                                                                     |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Halted                                                                                                                                                                                                                                                                                                                                  | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |                4 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                                                                                                                                                       | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                                                                                                                     |                2 |              5 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/rst_mig_7series_0_pxl/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                                             |                1 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty[8]_i_1__0_n_0                                                                                                                                                        | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                                                                                                                     |                1 |              5 |
|  hdmi_i/mdm_1/U0/Ext_JTAG_UPDATE                                                              | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/reset_scan                                                                                                                                                                                                                                         |                4 |              5 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              5 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                                                                                                                                                                       | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                          |                1 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                                                                                                                                                                                                                            | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |                2 |              5 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                                                                                                                                                                     |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/cal1_wait_cnt_r[4]_i_1_n_0                                                                                                                                                                                                                                                                        |                2 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_controller.maint_wip_r_lcl_reg                                                                                                                                                                                                                                                               |                5 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                                                                                                                                                                | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_4                                                                                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/b_pipe/SR[0]                                                                                                                                                                                                                                                                                                                                         |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg2_target_r_reg_n_0_[8]                                                                                                                                                                                                                       |                3 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg2_tap_cnt[5]_i_1_n_0                                                                                                                                                                                                                                | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/mcGo_r_reg_r_1                                                                                                                                                                                                                                                                                                                        |                4 |              6 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/rst_mig_7series_0_pxl/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                                | hdmi_i/rst_mig_7series_0_pxl/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                                                                                       |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim0                                                                                                                                                                                                                                         | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim[5]_i_1_n_0                                                                                                                                                                                                                             |                1 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim0                                                                                                                                                                                                                                        | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim[5]_i_1_n_0                                                                                                                                                                                                                            |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                                                                                                                                                                                   |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_tap_cnt[5]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/simp_stg3_final_r[11]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/simp_stg3_final_r[5]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                                                                                                                                                               |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/rst_mig_7series_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                                            |                3 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth_reg[0][0]                                                                                                                                                                                                                                            | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                                                                                      |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                                                        |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_0_in                                                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/last_outstanding_write                                                                                                                                                                                                                                                                 | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected                                                                                                                                                                                                                                                                                                              | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                                                                                                                            |                3 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_0_in                                                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                                                                                                                            |                3 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected                                                                                                                                                                                                                                                                                                              | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |                1 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/FSM_onehot_dmacntrl_cs[5]_i_1_n_0                                                                                                                                                                                                                                                                                                          | hdmi_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                3 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected                                                                                                                                                                                                                                                                                                              | hdmi_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |                3 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected                                                                                                                                                                                                                                                                                                              | hdmi_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/rst_mig_7series_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/rst_mig_7series_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                                                                                      |                2 |              6 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/mem_float_operation_2                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer_r0_0                                                                                                                                                                                                                                                                                   | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                                                                                                                                                                                           |                3 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out                                                                                                                                                                 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[5]_i_1__0_n_0                                                                                                                                                       |                1 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_i_reg[30][0]                                                                                                                                                                                                                                                                                                                        | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |                1 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full02_out                                                                                                                                                                 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full[5]_i_1_n_0                                                                                                                                                          |                1 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                                                                                                                                                             | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/largest_reg[1][3][1]                                                                                                                                                                                                                                                                                                                  |                4 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[1][1]                                                                                                                                                                                                                                                                                                                    |                4 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/final_val                                                                                                                                                                                                                                                             | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/largest_reg[1][3][1]                                                                                                                                                                                                                                                                                                                  |                3 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/final_val                                                                                                                                                                                                                                                             | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[1][1]                                                                                                                                                                                                                                                                                                                    |                3 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                                                                                                                                                                       | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/tap_cnt_cpt_r0                                                                                                                                                                                                                                                                    |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                                                                                                                                                       | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/second_edge_taps_r[5]_i_1_n_0                                                                                                                                                                                                                                                                     |                3 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                                                                                                                                                                        | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/mcGo_r_reg_r_1                                                                                                                                                                                                                                                                                                                        |                3 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                                                                                                                                                                | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/mcGo_r_reg_r_1                                                                                                                                                                                                                                                                                                                        |                1 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                                                                                                                                                                 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                                                                                                                                       |                1 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                                                                                                                                                             | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                                                                                                                                       |                3 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                                                                                                                                                                        | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/first_edge_taps_r[5]_i_1_n_0                                                                                                                                                                                                                                                                      |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[0]_13                                                                                                                                                                                                                                                                | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |                3 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[1]_16                                                                                                                                                                                                                                                                | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[2]_15                                                                                                                                                                                                                                                                | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |                3 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[3]_14                                                                                                                                                                                                                                                                | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |                1 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[4]_12                                                                                                                                                                                                                                                                | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/stat_select[5]_11                                                                                                                                                                                                                                                                | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg3_r[5]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_8_in                                                                                                                                                                                                                                                                                                                           | hdmi_i/microblaze_0_axi_intc/U0/INTC_CORE_I/ivr[0]                                                                                                                                                                                                                                                                                                                                                          |                1 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/mem_DCache_WT_Access                                                                                                                                                                                                                                                                                                                                     |                3 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stable_pass_cnt_reg[5][0]                                                                                                                                                                                                                                                            | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/cal2_if_reset_reg                                                                                                                                                                                                                                                                                                                     |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                                                                                                                                                     | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/delay_cnt_r_reg[0][0]                                                                                                                                                                                                                                                                                                                 |                3 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rdlvl_cpt_tap_cnt_reg[5]_0                                                                                                                                                                                                                              | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/delay_cnt_r_reg[0][0]                                                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt[5]_i_1_n_0                                                                                                                                                                                                                             | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/en_cnt_div4.enable_wrlvl_cnt_reg[2][0]                                                                                                                                                                                                                                                                                                |                3 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                                                                                                                                                           | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/delay_cnt_r_reg[0][0]                                                                                                                                                                                                                                                                                                                 |                3 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                                                                                                                                                             | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/delay_cnt_r_reg[0][0]                                                                                                                                                                                                                                                                                                                 |                3 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                                                                                                                                                                         | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                                                                                                                                                                                                                       |                3 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read[5]_i_1_n_0                                                                                                                                                                                                                                                                              | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                                                                                                                        |                2 |              6 |
|  hdmi_i/mdm_1/U0/Ext_JTAG_DRCK                                                                | hdmi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                                                                                                                                                                       | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                                                                                                                        |                3 |              6 |
|  hdmi_i/mdm_1/U0/Ext_JTAG_DRCK                                                                | hdmi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]__0_i_1_n_0                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              6 |
|  hdmi_i/mdm_1/U0/Ext_JTAG_DRCK                                                                | hdmi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                                                                                                                                                            | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/en_cnt_div4.enable_wrlvl_cnt_reg[2][0]                                                                                                                                                                                                                                                                                                |                3 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                                                                                                                                                           | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                                                                                                                                                                               |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt[5]_i_1_n_0                                                                                                                                                                                                                              | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/delay_cnt_r_reg[0][0]                                                                                                                                                                                                                                                                                                                 |                4 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_payload_i[261]_i_1_n_0                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                                                                                                                                                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/largest_reg[1][3][0]                                                                                                                                                                                                                                                                                                                  |                4 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                                                                                                                                     | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/victim_sel_rotate.sel_reg[0]                                                                                                                                                                                                                                                                                                          |                4 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/cal2_if_reset_reg                                                                                                                                                                                                                                                                                                                     |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                                                                                                                                                          | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/cal2_if_reset_reg                                                                                                                                                                                                                                                                                                                     |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                                                                                                                                                                          | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/largest_reg[1][3][0]                                                                                                                                                                                                                                                                                                                  |                1 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                                                                                                                                                   | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                                                                                                                                                                                   |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg2[7]                                                                                                                                                                                                                                                                                                                                     | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                1 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0          |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_id                                                                                                                                                                                                               |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                                                                                                         | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                                                                                      |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0          |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                                                                                                                                                                                                           |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/E[0]                                                                                                                                                                                                                                       | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_4                                                                                                                                                                                                                                                                                                                                                            |                3 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/fuzz2oneeighty_r[5]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/fuzz2zero_ns                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/oneeighty2fuzz_ns                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/FSM_onehot_dmacntrl_cs[5]_i_1_n_0                                                                                                                                                                                                                                                                                                          | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                3 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/zero2fuzz_ns                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_ns                                                                                                                                                                                                                                              | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/samps_r_reg[3]_0[0]                                                                                                                                                                                                                                                                                                                   |                2 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                                                                                                                                                      | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[5]_i_1_n_0                                                                                                                                                                                                                                   |                4 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                            | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                3 |              6 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_dec_val[5]_i_1_n_0                                                                                                                                                                                                                              |                3 |              6 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknCnt[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                              |                3 |              7 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pMeRdy_int_reg_0[0]                                                                                                                                                                                                                                                                                                                                |                2 |              7 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/rise_trail_r_reg[6]_1[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              7 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                1 |              7 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                                                                                                                                                               |                2 |              7 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                    |                4 |              7 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                       | hdmi_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     |                1 |              7 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                    |                5 |              7 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                                                                                                                                                                                                     |                2 |              7 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                                                                                                            | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                                                                                                                                              |                2 |              7 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]                                                                                                                                                                                                                              | hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]                                                                                                                                                                                                                            |                1 |              7 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset_TxFIFO_ptr_int                                                                                                                                                                                                                                                                                                         |                2 |              7 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]                                                                                                                                                                                                                              | hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0                                                                                                                                                                                                                          |                1 |              7 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                          | hdmi_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                             |                2 |              7 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_TC_TOP/p_0_in                                                                                                                                                                                                                                                                                                                                                                              | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/reset                                                                                                                                                                                                                                                                                                                                                      |                1 |              7 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/rise_lead_r_reg[6][0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              7 |
|  hdmi_i/mdm_1/U0/Ext_JTAG_UPDATE                                                              | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/control_Reg_En                                                                                                                                                                                                                                                                   | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/control_rst                                                                                                                                                                                                                                                                    |                2 |              7 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/rise_trail_r_reg[6]_0[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |              7 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknCnt[6]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                           |                3 |              7 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pMeRdy_int_reg[0]                                                                                                                                                                                                                                                                                                                                  |                3 |              7 |
|  hdmi_i/mdm_1/U0/Ext_JTAG_UPDATE                                                              | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Control_Reg_En                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              7 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknCnt[6]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                           |                2 |              7 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg_0[0]                                                                                                                                                                                                                                                                                                                                |                3 |              7 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                3 |              7 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                                                   | hdmi_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                                                                                    |                3 |              7 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/FSM_onehot_sm_r[7]_i_1_n_0                                                                                                                                                                                                                           | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/maintenance_request.maint_srx_r_lcl_reg                                                                                                                                                                                                                                                                                               |                3 |              7 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/rise_lead_r_reg[0][0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              7 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_lead                                                                                                                                                                                                                                         | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                                                                                                                                                                 |                3 |              7 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/E[0]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              7 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_trail                                                                                                                                                                                                                                        | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/maintenance_request.maint_srx_r_lcl_reg                                                                                                                                                                                                                                                                                               |                3 |              7 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                   | hdmi_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                      |                1 |              7 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and[7]_i_1_n_0                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/delay_cnt_r_reg[0][0]                                                                                                                                                                                                                                                                                                                 |                3 |              7 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/rise_trail_r_reg[0][0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |              7 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[31]_i_1__2_n_0                                                                                                                                                                                                           | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                2 |              7 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[127][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[126][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[125][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[124][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[123][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[122][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[121][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[120][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[11][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[119][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[118][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[117][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[116][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[115][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[114][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_axi4s_vid_out_0/inst/COUPLER_INST/E[0]                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[113][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[112][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[111][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                                                                                                                                                           | hdmi_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[110][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[10][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[109][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[108][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[107][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[106][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[105][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[104][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[103][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[102][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[101][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[100][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[0][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg1__0[7]                                                                                                                                                                                                                                                                                                                                  | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg14__0[21]                                                                                                                                                                                                                                                                                                                                | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg14__0[11]                                                                                                                                                                                                                                                                                                                                | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg14__0[3]                                                                                                                                                                                                                                                                                                                                 | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg14[31]_i_2_n_0                                                                                                                                                                                                                                                                                                                           | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                         |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pDataIn_reg[0][0]                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pDataIn_reg[0][0]                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                             | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                            | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                            | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                            | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/max_white_overall                                                                                                                                                                                                                                                                                                                               | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/max_black_overall                                                                                                                                                                                                                                                                                                                               | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[265][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[9][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[99][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[98][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[97][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[96][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[95][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[94][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[93][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[92][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[91][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[90][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[8][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[89][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[88][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[87][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[86][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[85][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[84][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[83][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[82][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[81][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[80][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[7][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[79][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[78][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[77][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[76][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[75][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[74][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[73][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                8 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[72][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[71][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[70][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[6][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[69][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[68][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[67][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[66][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[65][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[64][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[63][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[62][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[61][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[60][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[5][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[59][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[58][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[57][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[56][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[55][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[54][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[53][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[52][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[51][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[50][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[4][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[49][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[48][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[47][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mdm_1/U0/Ext_JTAG_DRCK                                                                | hdmi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[46][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                8 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[45][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mdm_1/U0/Ext_JTAG_DRCK                                                                | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[1].SRLC16E_I/Synchronize.use_sync_reset.sync_reg[1]_1                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                             |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[44][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mdm_1/U0/Ext_JTAG_UPDATE                                                              | hdmi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[43][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
| ~hdmi_i/mdm_1/U0/Ext_JTAG_UPDATE                                                              | hdmi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[42][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[41][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[40][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[3][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[39][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/sd_gpio/U0/bus2ip_reset                                                                                                                                                                                                                                                                                                                                                                              |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[38][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[37][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/SR[0]                                                                                                                                                                                                                                                                                                      |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[36][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[360][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[35][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[359][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[358][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[357][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[356][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[355][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[354][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[353][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[352][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[196][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                          |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[351][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                             |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[350][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[34][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[349][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[348][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[347][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[346][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[345][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[344][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                                                                                                                                                 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                                                                                                                                                              |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[343][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[342][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[341][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[340][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[33][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                8 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[339][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[338][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[337][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[336][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[335][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[334][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[333][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[332][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[331][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[330][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[32][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[329][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[328][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[327][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/save_sel[7][0]_i_1_n_0                                                                                                                                                                                                                                                             |                8 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[326][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[325][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[324][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/fconv_op_2_reg[0][0]                                                                                                                                                                                                                                                                                                                                     |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[323][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                      |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[322][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[321][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[320][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[31][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[319][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[318][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[317][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[316][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                8 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[315][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[314][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_RTL_DATA.wdata_wrap_buffer_q_reg[95][0]                                                                                                                                                                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[248][0]                                                                                                                                                                 |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[313][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[312][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[311][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[310][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[30][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                8 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[309][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[308][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[307][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[306][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/largest_reg[1][3][1]                                                                                                                                                                                                                                                                                                                  |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[305][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[304][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1_n_0                                                                                                                                                                                                                               |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[303][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0                                                                                                                                                                                                          |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[302][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[301][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[300][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[2][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                                                  |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                                                  |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[29][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                            | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                            | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                            | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                            | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                            | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                            | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                            | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                       | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                                                                                                                                              |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[299][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[298][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[297][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[296][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[295][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[294][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[293][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[292][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                                                                                                                                                                  |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[291][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[290][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[28][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[289][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[288][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                8 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[287][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[286][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[285][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                8 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[284][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[283][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                                                                                                                                                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[282][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[281][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[280][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[27][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[279][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[278][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[277][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[276][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                                                                                                           | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                                                                                                               |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[275][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                8 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[274][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[273][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[272][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[271][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[270][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[26][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[269][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[268][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[267][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[266][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[265][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[264][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[263][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[262][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[261][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[260][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[25][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[259][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                                                                             | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                                                                                                                                       |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[258][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[257][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                                                                                                                                                 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rd_addr_reg[0][0]                                                                                                                                                                                                                                                                  |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[256][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[255][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[254][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[253][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[252][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[251][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[250][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[24][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[249][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[248][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[247][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                                                                                                                        | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[248][0]                                                                                                                                                                 |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[245][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_RTL_DATA.wdata_wrap_buffer_q_reg[87][0]                                                                                                                                                                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[248][0]                                                                                                                                                                 |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_RTL_DATA.wdata_wrap_buffer_q_reg[103][0]                                                                                                                                                                   | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[248][0]                                                                                                                                                                 |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_RTL_DATA.wdata_wrap_buffer_q_reg[111][0]                                                                                                                                                                   | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[248][0]                                                                                                                                                                 |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_RTL_DATA.wdata_wrap_buffer_q_reg[119][0]                                                                                                                                                                   | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[248][0]                                                                                                                                                                 |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[127][0]                                                                                                                                                                   | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[248][0]                                                                                                                                                                 |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[15][0]                                                                                                                                                                     | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[248][0]                                                                                                                                                                 |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[23][0]                                                                                                                                                                     | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[248][0]                                                                                                                                                                 |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[31][0]                                                                                                                                                                     | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[248][0]                                                                                                                                                                 |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.wdata_wrap_buffer_q_reg[39][0]                                                                                                                                                                     | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[248][0]                                                                                                                                                                 |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.wdata_wrap_buffer_q_reg[47][0]                                                                                                                                                                     | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[248][0]                                                                                                                                                                 |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.wdata_wrap_buffer_q_reg[55][0]                                                                                                                                                                     | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[248][0]                                                                                                                                                                 |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.wdata_wrap_buffer_q_reg[63][0]                                                                                                                                                                     | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[248][0]                                                                                                                                                                 |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_RTL_DATA.wdata_wrap_buffer_q_reg[71][0]                                                                                                                                                                     | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[248][0]                                                                                                                                                                 |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_RTL_DATA.wdata_wrap_buffer_q_reg[79][0]                                                                                                                                                                     | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[248][0]                                                                                                                                                                 |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q_reg[135][0]                                                                                                                                                                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[248][0]                                                                                                                                                                 |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_RTL_DATA.wdata_wrap_buffer_q_reg[215][0]                                                                                                                                                                   | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[248][0]                                                                                                                                                                 |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_RTL_DATA.wdata_wrap_buffer_q_reg[223][0]                                                                                                                                                                   | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[248][0]                                                                                                                                                                 |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_RTL_DATA.wdata_wrap_buffer_q_reg[231][0]                                                                                                                                                                   | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[248][0]                                                                                                                                                                 |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_RTL_DATA.wdata_wrap_buffer_q_reg[239][0]                                                                                                                                                                   | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[248][0]                                                                                                                                                                 |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[151][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[150][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[14][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[149][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[194][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                                                                                                                                                                 | hdmi_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                                                                                                                                                                 | hdmi_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0                                                                                                                                                                                                                                                                                                           | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_4                                                                                                                                                                                                                                                                                                                                                            |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[195][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[148][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[197][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[147][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[146][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[145][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[144][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[143][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[142][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[141][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[185][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[198][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[184][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[183][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[140][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[13][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[139][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[138][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[137][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[136][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[135][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[134][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[133][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_wait_r[7]_i_1_n_0                                                                                                                                                                                                                      | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/periodic_read_request.periodic_rd_r_cnt_reg                                                                                                                                                                                                                                                                                           |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[199][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[19][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[1][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[132][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[182][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[131][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[181][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[180][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                                                                                                                                             | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[200][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[130][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[201][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[12][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[129][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[128][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[127][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[126][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[125][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[124][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[123][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[122][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[121][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                                            | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[120][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[202][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[203][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[204][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[11][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[119][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[118][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                8 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[117][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[116][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                                                                                                                                                                 | hdmi_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[115][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[114][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[113][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[112][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                8 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[111][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[110][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[205][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[10][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[109][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[108][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[17][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[107][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                                                                                                                                    | hdmi_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/cmnds_queued_reg[7][0]                                                                                                                                                                                                                                                                                                                         |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[106][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[105][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[104][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[103][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                          | hdmi_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]                                                                                                                                                                                                                                                                                           | hdmi_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[102][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[179][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[178][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/sel                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[101][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[100][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[0][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[8].LOAD_REG_I                                                                                                                                                                                                                                                                                                                                    | hdmi_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                                                                                                                                                                                                                                                                                                                   | hdmi_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[177][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[16].LOAD_REG_I_0                                                                                                                                                                                                                                                                                                                                 | hdmi_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                                                                                                                                             | hdmi_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[0].LOAD_REG_I                                                                                                                                                                                                                                                                                                                                    | hdmi_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_addr_le                                                                                                                                                                                                                                                                                                        | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                                                                                                             |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[206][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[176][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_we_r1                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[207][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/count_reg[0][0]                                                                                                                                                                                                                                                                                                       | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[208][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[246][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[209][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[20][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[210][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[211][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[189][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[212][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[213][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                                            | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[214][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[7][0]                                                                                                                                                                            | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                                                                                                                                       |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[215][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                                                                             | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                                                                                                                                       |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[216][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                                                                                                       | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                                                                                                                     |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[175][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[217][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2__0_n_0                                                                                                                                                                                                                                                                                                             | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/cmnds_queued_reg[7][0]                                                                                                                                                                                                                                                                                                                         |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CONTROL_REG_5_9_GENERATE[9].SPICR_data_int_reg[9]_0                                                                                                                                                                                                                                                                  | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[218][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[219][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[21][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[220][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                                                                                                       | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                                                                                                                     |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[174][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[221][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[222][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[223][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[136][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[224][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                                                                                                       | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                                                                                                     |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[225][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE018_out                                                                                                                                                                                                                                                                                                                                      | hdmi_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                                                                                                                                                                                                                                                 |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[135][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                                                                                                                                       | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                                                                                                     |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[226][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[227][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                                                                                                                                                                                        | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                                                                                                                                                                       |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                                                                                                                                    | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/cmnds_queued_reg[7][0]                                                                                                                                                                                                                                                                                                                         |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_31_out                                                                                                                                                                                                                                                                                                    | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_29_out                                                                                                                                                                                                                                                                                                    | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/ex_start_sqrt                                                                                                                                                                                                                                                                                              | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                                                                                                                                                                                   | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[228][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[229][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[22][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[230][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[231][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[232][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/sig_byte_cntr_reg[0]_0[0]                                                                                                                       | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/sig_byte_cntr_reg[7][0]                                                                                                                       |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[18][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[173][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[233][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[234][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[235][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[236][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[237][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[172][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[171][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[170][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[16][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[169][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[168][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[238][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[239][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[23][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[240][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[241][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[242][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[243][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[244][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[207]_i_1_n_0                                                                                                                                                             | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[199]_i_1_n_0                                                                                                                                                             | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[191]_i_1_n_0                                                                                                                                                             | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[183]_i_1_n_0                                                                                                                                                             | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[15][0]                                                                                                                                                                                                                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                                                                                                                                                            |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[15][0]                                                                                                                                                                                                                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                                                                                                                                             |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[167][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[134][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[133][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[166][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[165][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[175]_i_1_n_0                                                                                                                                                             | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[164][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[167]_i_1_n_0                                                                                                                                                             | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[159]_i_1_n_0                                                                                                                                                             | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/next_wr                                                                                                                                                                                                                                                                              | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/prev_wr                                                                                                                                                                                                                                                                            |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[132][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[81]                                                                                                                                                                                                           | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[82]                                                                                                                                                                                                                                     |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[151]_i_1_n_0                                                                                                                                                             | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[81]                                                                                                                                                                                                           | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[48]                                                                                                                                                                                                                                     |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[81]                                                                                                                                                                                                           | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[34]                                                                                                                                                                                                                                     |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[81]                                                                                                                                                                                                           | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[2]                                                                                                                                                                                                                                      |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[143]_i_1_n_0                                                                                                                                                             | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[81]                                                                                                                                                                                                           | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[95]                                                                                                                                                                                                                                     |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[131][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[255]_i_2_n_0                                                                                                                                                            | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[188][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[130][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[187][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[163][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                                                                                                                                     | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_67_out                                                                                                                                                                                                                                              |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[247]_i_1_n_0                                                                                                                                                            | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[162][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[161][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[160][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[239]_i_1_n_0                                                                                                                                                            | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[15][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[231]_i_1_n_0                                                                                                                                                            | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and[7]_i_1_n_0                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/en_cnt_div4.enable_wrlvl_cnt_reg[2][0]                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[12][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                                                                                                                        |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[223]_i_1_n_0                                                                                                                                                            | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[215]_i_1_n_0                                                                                                                                                            | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[135]_i_1_n_0                                                                                                                                                             | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[129][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[128][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                8 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                                                                                                                                                              | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[159][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                8 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                                                                                                                                                              | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                                                                                                                                                              | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                                                                                                                                              | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[190][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                8 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                                                                                                                                              | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[186][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                                                                                                                                              | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[158][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                                                                                                                                              | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[157][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                                                                                                                                              | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                                                                                                                                              | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[156][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[155][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[154][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[191][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[192][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[153][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_2_n_0                                                                                                                                                                                                                                      | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                                                                                                                                                                                                                    |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_1_n_0                                                                                                                                                            | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                                                                                                                                                            | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[13].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                                                                                                                                                            | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[137][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[138][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[139][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[13][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[140][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[141][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[142][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[143][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[144][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[145][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[146][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[147][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[148][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[149][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[14][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[150][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[151][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[152][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[153][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[154][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[155][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[156][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[157][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[158][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[159][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[15][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[160][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[161][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[162][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[12].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                                                                                                                                                            | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[164][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[165][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[166][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[167][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[168][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[169][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[16][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[170][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[171][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[172][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[173][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[174][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[175][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[176][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[177][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[178][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[179][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[17][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[180][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[181][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[182][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[183][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[184][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[185][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[186][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[187][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[188][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[189][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[18][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[190][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[191][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[192][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[193][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[194][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[195][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[196][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[197][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[198][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[199][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[19][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[1][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[200][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[201][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[202][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[203][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[204][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[205][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[206][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[207][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[208][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[209][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[20][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[210][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[211][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[212][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[213][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[214][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[215][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[216][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[217][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[218][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[219][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[21][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[220][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[221][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[222][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[223][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[224][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[225][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[226][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[227][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[228][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[229][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[22][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[230][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[231][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[232][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[233][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[234][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[235][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[236][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[237][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[238][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[239][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[23][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[240][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[241][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[242][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[243][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[244][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[245][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[246][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[247][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[248][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[249][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[24][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[250][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[251][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[252][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[253][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[254][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[255][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[256][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[257][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[258][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[259][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[25][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[260][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[261][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[262][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[263][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[264][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[266][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[267][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[268][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[269][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[26][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[270][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[271][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[272][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[273][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[274][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[275][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[276][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[277][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[278][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[279][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[27][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[280][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[281][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[282][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[283][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[284][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[285][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[286][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[287][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[288][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[289][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[28][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[290][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[291][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[292][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[293][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[294][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[295][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[296][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[297][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[298][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[299][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[29][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[2][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[300][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[301][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[302][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[303][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[304][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[305][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[306][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[307][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[308][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[309][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[30][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                8 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[310][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[311][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[312][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[313][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[314][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[315][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[316][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                8 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[163][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[318][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[319][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[31][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[320][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[321][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[322][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[323][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[324][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[325][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[326][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[327][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[328][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[329][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[32][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[330][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[331][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[332][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[333][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[334][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[335][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[336][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[337][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[338][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[339][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[33][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[340][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[341][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[342][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[343][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[344][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[345][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[346][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[347][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[348][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[349][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[34][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[350][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[351][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[352][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[353][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[354][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[355][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[356][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[357][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[358][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[359][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[35][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[360][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[36][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[37][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[38][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                8 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[39][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[3][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[40][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[41][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[42][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[43][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[44][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[45][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[46][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[47][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[48][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                8 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[49][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[4][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[50][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[51][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[52][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[53][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[54][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[55][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[56][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[57][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[58][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[59][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[5][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[60][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[61][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[62][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[63][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[64][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[65][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[66][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[67][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[68][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[69][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[6][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[70][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[71][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[72][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[73][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[74][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[75][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[76][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[77][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[78][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[79][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[7][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[80][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[81][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[82][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[83][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[84][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[85][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[86][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[87][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[88][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[89][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[8][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[90][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[91][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[92][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                8 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[93][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[94][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[95][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[96][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[97][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[98][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[99][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[9][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg1__0[15]                                                                                                                                                                                                                                                                                                                                 | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg1__0[23]                                                                                                                                                                                                                                                                                                                                 | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg1__0[31]                                                                                                                                                                                                                                                                                                                                 | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[193][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg2[15]                                                                                                                                                                                                                                                                                                                                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg2[23]                                                                                                                                                                                                                                                                                                                                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg2[31]                                                                                                                                                                                                                                                                                                                                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg4[7]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg4[15]                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg4[23]                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg4[31]                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg5[7]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg5[15]                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg5[23]                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg5[31]                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg6[7]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg6[9]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg6[23]                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg6[26]                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg7[7]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg7[9]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg7[23]                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg7[26]                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg8[7]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg8[9]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg8[23]                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg8[26]                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg9[7]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg9[9]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg9[23]                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg9[26]                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                                                                                                                           | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                                                                                                                           | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[11].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                                                                                                                                                             | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[10].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                                                                                                                                                             | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/black_eval[152][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                                                                                                                                               | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[9].USE_RTL_DATA.wdata_wrap_buffer_q_reg[207][0]                                                                                                                                                                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[248][0]                                                                                                                                                                 |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[8].USE_RTL_DATA.wdata_wrap_buffer_q_reg[199][0]                                                                                                                                                                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[248][0]                                                                                                                                                                 |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.wdata_wrap_buffer_q_reg[191][0]                                                                                                                                                                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[248][0]                                                                                                                                                                 |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.wdata_wrap_buffer_q_reg[183][0]                                                                                                                                                                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[248][0]                                                                                                                                                                 |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.wdata_wrap_buffer_q_reg[175][0]                                                                                                                                                                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[248][0]                                                                                                                                                                 |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                                            | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                5 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.wdata_wrap_buffer_q_reg[167][0]                                                                                                                                                                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[248][0]                                                                                                                                                                 |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q_reg[159][0]                                                                                                                                                                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[248][0]                                                                                                                                                                 |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wdata_wrap_buffer_q_reg[151][0]                                                                                                                                                                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[248][0]                                                                                                                                                                 |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wdata_wrap_buffer_q_reg[143][0]                                                                                                                                                                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[248][0]                                                                                                                                                                 |                2 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[255][0]                                                                                                                                                                   | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[248][0]                                                                                                                                                                 |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[14].USE_RTL_DATA.wdata_wrap_buffer_q_reg[247][0]                                                                                                                                                                   | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wdata_wrap_buffer_q_reg[248][0]                                                                                                                                                                 |                1 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_1          | hdmi_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/white_eval[317][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/rd_starve_cnt                                                                                                                                                                                                                                                                                                 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                                                                                                                                                                                       |                3 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/wr_starve_cnt                                                                                                                                                                                                                                                                                                 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                                                                                                                                                                                       |                3 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                                                                                                                                           | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/idelay_tap_cnt_r_reg[0][0][1]                                                                                                                                                                                                                                                                                                         |                3 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg2_r[8]_i_1_n_0                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/done_r_i_1_n_0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                                                                                                                                                                                   |                4 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/qcntr_r_reg[0][0]                                                                                                                                                                                                                           | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/qcntr_r_reg[8][0]                                                                                                                                                                                                                         |                3 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                                                                                                                                     | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                                                                                                                                                                                          |                5 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/largest_reg[1][3][0]                                                                                                                                                                                                                                                                                                                  |                4 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                                                                                                                                                | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/largest_reg[1][3][1]                                                                                                                                                                                                                                                                                                                  |                4 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                                                                                                                                                | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/largest_reg[1][3][1]                                                                                                                                                                                                                                                                                                                  |                3 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                                                                                                                                          | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[1][1]                                                                                                                                                                                                                                                                                                                    |                3 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt[0][1][2]_i_1_n_0                                                                                                                                                                                                                                         | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/largest_reg[1][3][1]                                                                                                                                                                                                                                                                                                                  |                4 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                                                                                                                                                                                   |                4 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6]_0[0]                                                                                                                                                                                                                                     |                4 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                                                                                                                                                          |                5 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6][0]                                                                                                                                                                                                                                       |                4 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                                                                                                                        |                5 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                                                                                                                                                              |                3 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                                                                                                                                                                                                  |                3 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                                                                                                                            | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                                                                                                                                              |                3 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.length_counter_q_reg[7]                                                                                                                                                                                                                        | hdmi_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                                                                                                                                                                                   |                3 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.first_mi_word_q_reg                                                                                                                                                                                                                          | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                5 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE                                                                                                                                                                                                                                                                                                                                             | hdmi_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                                                                                                                                                                                                                                                 |                3 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_LENGTH.length_counter_q_reg[7]                                                                                                                                                                                                                        | hdmi_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                                                                                                                                                                                   |                4 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                                                                 | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                                                                                                                                                           |                4 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                                                                                                                                                                         | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                                                                                                                                            |                2 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                                                                                                                                                                         | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                                                                                                                                                            |                3 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                                                                                                                                                                                         | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                                                                                                                                            |                2 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                                                                                                                                                                                         | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                                                                                                                                                            |                4 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                            | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                2 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_23_out                                                                                                                                                                                                                                                     | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0                                                                                                                                                                                                     |                4 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                                                                                                                                                                                     | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                                                                                                                                                                                     |                3 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8][0]                                                                                                                          | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0                                                                                                                                                                                                     |                3 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8][0]                                                                                                                          | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0                                                                                                                                                                                                     |                2 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_1          |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                                                                                                                                                 |                5 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                                                                                                                                                                         | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                                                                                                                                            |                4 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                                                                                                                                                                         | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                                                                                                                                                            |                3 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                                                                                                                                                                                         | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                                                                                                                                            |                4 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                                                                                                                                                                                         | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                                                                                                                                                            |                3 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/branch_data_first                                                                                                                                                                                                                                                                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/writems[2]_i_1_n_0                                                                                                                                                                                                                                                                 |                2 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/next_wr                                                                                                                                                                                                                                                                              | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_count                                                                                                                                                                                                                                                                        |                3 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/E[0]                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |              9 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                        | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                                                                                                                                                              |                2 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]                                                                                                                                                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                                                |                3 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                      | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                                                                                                                                                            |                2 |             10 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0[0] | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9][0] |                3 |             10 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[4][0]                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/E[0]                                                                                                                                                                                                                                                                                                                  | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9][0]                                                                                                                                                                                                                                                                    |                9 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]                                                                                                                                                      | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                                                  |                2 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9][0]                                                                                                                                                                                                                                                                      | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0[0]                                                                                                                                                                                                                                                                  |                9 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0[0] | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9][0] |                3 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                      | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_reg[1][1]                                                                                                                                                            |                3 |             10 |
|  hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/j_within_inters_reg[9]_i_2_n_0 |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/j_within_inters_reg[9]_i_3_n_0                                                                                                                                                                                                                                                                                                                |                3 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                                                                                                                                              | hdmi_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                                                                                                                                                |                2 |             10 |
|  hdmi_i/mdm_1/U0/Ext_JTAG_DRCK                                                                | hdmi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                                                                                                                                                                                         | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                                                                                                                                                              |                2 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                                                                                                                                                                         | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                                                                                                                                                              |                3 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                                                                                                                                                                         | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                                                                                                                                                              |                5 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/r_pipe/SR[0]                                                                                                                                                                                                                                                                                                                                         |                2 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_subsamp_counter_R[9]_i_2_n_0                                                                                                                                                                                                                                                                                                                 | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_subsamp_counter_R[9]_i_1_n_0                                                                                                                                                                                                                                                                                                               |                4 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_subsamp_counter_L[9]_i_2_n_0                                                                                                                                                                                                                                                                                                                 | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_subsamp_counter_L[9]_i_1_n_0                                                                                                                                                                                                                                                                                                               |                4 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                                                                                                                                                                         | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                                                                                                                                                              |                4 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1[0] | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9][0] |                3 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0[0] | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9][0] |                3 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                                                                                                                                                     | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/en_cnt_div4.enable_wrlvl_cnt_reg[2][0]                                                                                                                                                                                                                                                                                                |                4 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/E[0]                                                                                                                                                                                                                                                  | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/samps_r_reg[3]_0[0]                                                                                                                                                                                                                                                                                                                   |                3 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/oneeighty_ns                                                                                                                                                                                                                                          | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/samps_r_reg[3]_0[0]                                                                                                                                                                                                                                                                                                                   |                3 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_31_out                                                                                                                                                                                                                                                     | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0                                                                                                                                                                                                       |                2 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                                                                                                                                                                                         | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                                                                                                                                                              |                2 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_35_out                                                                                                                                                                                                                                                     | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                                                                                                                                                                                       |                3 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                                                                                                                                                                                 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/idelay_tap_cnt_r_reg[0][0][0][0]                                                                                                                                                                                                                                                                                                      |                5 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9][0]                                                                                                                                                                                                                                                                      | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0[0]                                                                                                                                                                                                                                                                  |                9 |             10 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                                                                                                                                                                               | hdmi_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg_0[0]                                                                                                                                                                                                                                                                                                                                |                2 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_39_out                                                                                                                                                                                                                                                     | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                                                                                                                                                                                       |                4 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                   | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_1[0]                                                                                                                                                                                      |                2 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9][0]                                                                                                                                                                                                                                                                      | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0[0]                                                                                                                                                                                                                                                                  |                9 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                                                                                                                                                                         | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                                                                                                                                                              |                5 |             10 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9][0]                                                                                                                                       | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0[0]                                                                                                                                                                                      |                3 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9][0]                                                                                                                                       | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0[0]                                                                                                                                                                                      |                3 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0][0]                                                                                                                                       | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9][0]                                                                                                                                                                                        |                2 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_mem_intercon/s02_couplers/s02_regslice/inst/r_pipe/SR[0]                                                                                                                                                                                                                                                                                                                                         |                5 |             10 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                      |                3 |             10 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                                                                                                                                                                               | hdmi_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pMeRdy_int_reg[0]                                                                                                                                                                                                                                                                                                                                  |                3 |             10 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                                                                                                                                                                               | hdmi_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pMeRdy_int_reg_0[0]                                                                                                                                                                                                                                                                                                                                |                2 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0          | hdmi_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                                                                                                                                                                 | hdmi_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                                                                                                                                                                                                           |                2 |             10 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[4][0]                                                                                                                                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                                |                2 |             10 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pStateNxt                                                                                                                                                                                                                                                                                                                                            | hdmi_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                                                                                                                                                                              |                5 |             11 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/SR[0]                                                                                                                                                                                                                                                                                                                                                      |                2 |             11 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                                                                                  | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                          |                3 |             11 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_subsamp_counter_B[10]_i_2_n_0                                                                                                                                                                                                                                                                                                                | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_subsamp_counter_B[10]_i_1_n_0                                                                                                                                                                                                                                                                                                              |                4 |             11 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[0]_0                                                                                                                                                                                                                                                                                               |                4 |             11 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_subsamp_counter_T[10]_i_2_n_0                                                                                                                                                                                                                                                                                                                | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_subsamp_counter_T[10]_i_1_n_0                                                                                                                                                                                                                                                                                                              |                4 |             11 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pre_next_word_1_reg[4][0]                                                                                                                                                                                                                                     | hdmi_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                                                                                                                                                                                   |                6 |             11 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                                    |                5 |             11 |
|  hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/p_66_in                        |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/i_within_inters_reg[10]_i_3_n_0                                                                                                                                                                                                                                                                                                               |                3 |             11 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int_0                                                                                                                                                                                                                                                                                                                                            | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_d_i_1_n_0                                                                                                                                                                                                                                                                                                                                  |                3 |             11 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_count                                                                                                                                                                                                                                                                                                                                                  | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.vsync_count[10]_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                3 |             11 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                                                                                                                      |                4 |             11 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                                                                                                            | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                                                                                      |                5 |             11 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pre_next_word_1_reg[4][0]                                                                                                                                                                                                                                     | hdmi_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                                                                                                                                                                                   |                5 |             11 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                             |                4 |             11 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int[11]_i_1_n_0                                                                                                                                                                                                                                                                                                                                   | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count[10]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        |                3 |             11 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                                                                                                                                                                                                                                                                                           | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_d_i_1_n_0                                                                                                                                                                                                                                                                                                                                  |                4 |             11 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pStateNxt                                                                                                                                                                                                                                                                                                                                            | hdmi_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                                                                                                                                                                              |                4 |             11 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pop_si_data                                                                                                                                                                                                                                                  | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |                7 |             11 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_1          | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sample_timer_en                                                                                                                                                                                                                                                                                                                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sample_timer0                                                                                                                                                                                                                                                                                                                    |                4 |             11 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pStateNxt                                                                                                                                                                                                                                                                                                                                            | hdmi_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                                                                                                                                                                              |                4 |             11 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pC1_reg_0[0]                                                                                                                                                                                                                                                                                                                                      |                4 |             11 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int_7                                                                                                                                                                                                                                                                                                                                     | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_d_i_1_n_0                                                                                                                                                                                                                                                                                                                                  |                2 |             11 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                                                                                                                                                       | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                                                                                                                                                     |                2 |             12 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/sd_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                                    |                5 |             12 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                                                                                                                                                 |                8 |             12 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |             12 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gpr1.dout_i_reg[0][0]                                                                                                                           | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                2 |             12 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                                                                                                                                                | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/idelay_tap_cnt_r_reg[0][0][0][0]                                                                                                                                                                                                                                                                                                      |                4 |             12 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                                                                                                                                                                 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_r_reg[11]_0                                                                                                                                                                                                                                                                                                            |                3 |             12 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.trace_count[0]_i_1_n_0                                                                                                                                                                                                                                                | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_count                                                                                                                                                                                                                                                                        |                3 |             12 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/data_read_reg_cs                                                                                                                                                                                                                                                                     | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_count                                                                                                                                                                                                                                                                        |                3 |             12 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/sample_cmd                                                                                                                                                                                                                                                                           | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |                3 |             12 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[81]                                                                                                                                                                                                           | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[32]                                                                                                                                                                                                                                     |                7 |             12 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_rep[3]_i_1_n_0                                                                                                                                                         | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                                                                                                                                                     |                2 |             12 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hsync_d                                                                                                                                                                                                                                                                                                                                                      | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_count[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                3 |             12 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count                                                                                                                                                                                                                                                                                                                                                      | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                         |                3 |             12 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_2_n_0                                                                                                                                                                                                                                                                                                                                           | hdmi_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count0                                                                                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int_8                                                                                                                                                                                                                                                                                                                                        | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_5_out                                                                                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int_8                                                                                                                                                                                                                                                                                                                                        | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_d_i_1_n_0                                                                                                                                                                                                                                                                                                                                  |                3 |             12 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int_2                                                                                                                                                                                                                                                                                                                                          | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_d_i_1_n_0                                                                                                                                                                                                                                                                                                                                  |                4 |             12 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int_3                                                                                                                                                                                                                                                                                                                                          | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_5_out                                                                                                                                                                                                                                                                                                                                                    |                2 |             12 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int_3                                                                                                                                                                                                                                                                                                                                          | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_d_i_1_n_0                                                                                                                                                                                                                                                                                                                                  |                4 |             12 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int_1                                                                                                                                                                                                                                                                                                                                      | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_d_i_1_n_0                                                                                                                                                                                                                                                                                                                                  |                4 |             12 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_d                                                                                                                                                                                                                                                                                                                                               | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                  |                3 |             12 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.DET_AVIDEO_LOCK.active_video_count_last[11]_i_1_n_0                                                                                                                                                                                                                                                                                              | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_5_out                                                                                                                                                                                                                                                                                                                                                    |                2 |             12 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr0                                                                                                                                                                       | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                                                                                                                                                                     |                2 |             12 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/delay_cnt_r_reg[0][0]                                                                                                                                                                                                                                                                                                                 |               10 |             12 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/samp_edge_cnt0_r0                                                                                                                                                                                                                                                                   | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_r_reg[11]_0                                                                                                                                                                                                                                                                                                            |                3 |             12 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc1.count_reg[3][0]                                                                                                                                                                              | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                                                                                                                       |                3 |             12 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                             |               12 |             12 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_rep[3]_i_1__2_n_0                                                                                                                                                      | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                                                                                                                                                                     |                2 |             12 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/idelay_tap_cnt_r_reg[0][0][1]                                                                                                                                                                                                                                                                                                         |                4 |             12 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count0                                                                                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_1          | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature[11]_i_1_n_0                                                                                                                                                                                                                                                                                  | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                                                                                                                                                                                                           |                3 |             12 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc1.count_reg[3][0]                                                                                                                                                                              | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                                                                                                                                       |                2 |             12 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |             12 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_3                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                                                                                                                                                              |                3 |             12 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/samples_cnt_r_reg[11]                                                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                4 |             13 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                4 |             13 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/vert_count_reg_0__s_net_1                                                                                                                                                                                                                  | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_4                                                                                                                                                                                                                                                                                                                                                            |                4 |             13 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GEN_LINEBUF_NO_SOF.vsize_counter_reg[12][0]                                                                                                                                                                                                                                                                           | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_LINEBUF_NO_SOF.vsize_counter_reg[12][0]                                                                                                                                                                                                                                                                                                                               |                4 |             13 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                                                                                                                                                                | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_4                                                                                                                                                                                                                                                                                                                                                            |                3 |             13 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[2]                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                3 |             13 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GEN_DWIDTH_NO_SOF.vsize_counter_reg[12][0]                                                                                                                                                                                                                                                                            | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_DWIDTH_NO_SOF.vsize_counter_reg[0][0]                                                                                                                                                                                                                                                                                                                                 |                4 |             13 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0          |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                                                                                                                                                    |                8 |             13 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/p_89_in                                                                                                                                                                                                                                                                                                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |               10 |             13 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                                                                                                                                                                | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                2 |             13 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_calib_start_int                                                                                                                                                                                                                                                            | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt[0]_i_1_n_0                                                                                                                                                                                                                                                       |                4 |             13 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/E[0]                                                                                                                    | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0][0]                                                                                                                                                                                                                                                                                          |                4 |             13 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/GEN_DWIDTH_NO_SOF.vsize_counter_reg[12][0]                                                                                                                                                                                                                                                                                                                | hdmi_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_DWIDTH_NO_SOF.vsize_counter_reg[0][0]                                                                                                                                                                                                                                                                                                      |                5 |             13 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                                                                                                                       | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                                                                                                                      |                6 |             13 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                                                                                                                                                       | hdmi_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                             |                4 |             13 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0          | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/E[0]                                                                                                                                                                                                                   | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]                                                                                                                                                                                                                                                                   |                5 |             13 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk            |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_iodelay_ctrl/rst_sync_r1_reg                                                                                                                                                                                                                                                                                                                              |                3 |             13 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/mcGo_r_reg[15]                                                                                                                                                                                                                                                                                                                        |                5 |             14 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                     |                5 |             14 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_strt_strb_reg_reg[0]                                                                                                                                                                                   | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                                                                                                                                                                                    |                8 |             14 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/lim_nxt_state                                                                                                                                                                                                                                          | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                                                                                                                                                                 |                9 |             14 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                                                                                                                                                       |                5 |             14 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/en_cnt_div4.enable_wrlvl_cnt_reg[2][0]                                                                                                                                                                                                                                                                                                |               10 |             14 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_r[6]_i_1_n_0                                                                                                                                                                                                                            | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_cntr_r_reg[0][0]                                                                                                                                                                                                                                                                                                                 |                8 |             14 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                                                                                                                                                      |                7 |             14 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int                                                                                                                                                                                                                                                                                                       |                6 |             14 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_1          | hdmi_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/E[0]                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |             14 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                                                                                                                                                                     |                5 |             14 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_d_i_1_n_0                                                                                                                                                                                                                                                                                                                                  |                7 |             14 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/mm2s_ftchcmdsts_idle                                                                                                                                                                                                                                                                                                                       | hdmi_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                                                                                                              |                2 |             14 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_int                                                                                                                                                                                                                                                                                                       |                4 |             14 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                                                                                                                                                       |                7 |             14 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/inters_j                                                                                                                                                                                                                                                                                                                                        | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/inters_j[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                4 |             15 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/first_mi_word_reg[0]                                                                                                                                                                                                                                         | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                                                                                      |                7 |             15 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/inters_i                                                                                                                                                                                                                                                                                                                                        | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/inters_i[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                5 |             15 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                       |                8 |             15 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_onehot_fine_adj_state_r[15]_i_1_n_0                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/idelay_tap_cnt_r_reg[0][0][1]                                                                                                                                                                                                                                                                                                         |                9 |             15 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_1          |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                                                                                                                                                                                                           |                3 |             15 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_1          |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                                                                                                                                                                                        |                3 |             15 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                       |                6 |             15 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                                                                 | hdmi_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                                                                                                                                                                                                                                                                       |                2 |             15 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                                                                                                                                                                | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                3 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Minimum[0]_i_1_n_0                                                                                                                                                                                            | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |                6 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Maximum[0]_i_1_n_0                                                                                                                                                                                            | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |                6 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Count[0]_10                                                                                                                                                                                                                      | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/p_0_out_0                                                                                                                                                                                                                                                                                                                                                |                4 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].Debug_Stat_Counter_i/Count[0]_9                                                                                                                                                                                                                       | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Gen_Simple_Counter.Count_reg[0][15]_3                                                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[3].Debug_Stat_Counter_i/Count[0]_8                                                                                                                                                                                                                       | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Gen_Simple_Counter.Count_reg[0][15]_2                                                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[1].Debug_Stat_Counter_i/Count[0]_6                                                                                                                                                                                                                       | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Gen_Simple_Counter.Count_reg[0][15]_0                                                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[0].Debug_Stat_Counter_i/Count[0]_5                                                                                                                                                                                                                       | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Gen_Simple_Counter.Count_reg[0][15]                                                                                                                                                                                                                                                                                                                      |                4 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[5].Gen_Instr_DFF/imm_reg_reg[0][0]                                                                                                                                                                                                                                                             | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |                5 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[4]                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                7 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[3]                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                5 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                                                                                                                                                   | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                                                                                                             |                5 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                             |                7 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[23]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0[0]_i_1_n_0                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                                                                                                                      |                4 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                                                                                                         | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                                                                                                                      |                6 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                                                                                                                          | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                                                                                                                      |                4 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]                                                                                                                                                                                                                              | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_4                                                                                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                                                                                                                                                                | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                3 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]                                                                                                                                                                                                                              | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                5 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/cycle_count[15]_i_1_n_0                                                                                                                                                                                                                                                            |                4 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[7]_0[0]                                                                                                                        | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                4 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                                                                                                             | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                                                                                                                           |                4 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                                                                                                                             | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                                                                                                                           |                4 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[0]_i_1_n_0                                                                                                                                                                                                                                                                        | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                                                                                                                           |                4 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                                                                                                                       | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[0]_0                                                                                                                                                                                                                                                                                               |                8 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0[0]_i_1_n_0                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[0]_0                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                                                                                                         | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[0]_0                                                                                                                                                                                                                                                                                               |                5 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                                                                                                                          | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[0]_0                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/p_4_out                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                4 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gic0.gc1.count_d1_reg[3][0]                                                                                                                                                                                                                                                                                 | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_reg[2][1]                                                                                                                                                                                                   |                2 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/write_data_control.wb_wr_data_addr_r_reg[2]                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/gic0.gc1.count_d1_reg[3][0]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                             | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_d3_reg[0][1]                                                                                                                                                                                                |                2 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                                                                                                                                                                                | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_4                                                                                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                                                                                                                                                                | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_4                                                                                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DI[15]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                         | hdmi_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DI[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                4 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                                            | hdmi_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                                                                             |                5 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                                                                                                                                                                                       |                2 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_d3_reg[0][0]                                                                                                                                                                                                |                4 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                                                                       |                4 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[2].Debug_Stat_Counter_i/Count[0]_7                                                                                                                                                                                                                       | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Gen_Simple_Counter.Count_reg[0][15]_1                                                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_reg[2][0]                                                                                                                                                                                                   |                5 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                                                                       |                4 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                                                                                                                                                                                                                    |                9 |             16 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pAllVld                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |             16 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAllVld                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                          |                9 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |             16 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |             16 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/first_word_reg[0]                                                                                                                                                                                                                                              | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                                                                                      |                9 |             17 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_int                                                                                                                                                                                                                                                                                                                                                 |                5 |             17 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                                     | hdmi_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                                                                      |                6 |             17 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[127]_i_1__0_n_0                                                                                                                                                                                                                                                                                | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_last_skid_reg_reg[0]                                                                                                                                                                                                                                                                                                   |                5 |             17 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                 | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_last_skid_reg_reg[0]                                                                                                                                                                                                                                                                                                   |                6 |             17 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                                                                                                       | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                                                                                                                      |                5 |             17 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_din_all[198]_i_1_n_0                                                                                                                                                                                                                                                           | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |               11 |             18 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                                                                                                                                            | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                                                                                                                        |               10 |             18 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/prev_wr                                                                                                                                                                                                                                                                            |                4 |             18 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_din_all[180]_i_1_n_0                                                                                                                                                                                                                                                           | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |               11 |             18 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_din_all[144]_i_1_n_0                                                                                                                                                                                                                                                           | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |               10 |             18 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram                                                                                                                                                                                                                                                                                            | hdmi_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/gcc0.gc0.count_d1_reg[8]                                                                                                                                                                                                                                                                                                                       |                4 |             18 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.rddata[0]_i_1_n_0                                                                                                                                                                                                                                                     | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |               10 |             18 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                                                                                  | hdmi_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/gcc0.gc0.count_d1_reg[8]                                                                                                                                                                                                                                                                                                                       |                6 |             18 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_din_all[162]_i_1_n_0                                                                                                                                                                                                                                                           | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |                7 |             18 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/fine_inc_reg[1][1]                                                                                                                                                                                                                                                                                                                    |               12 |             18 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_quad_spi_0/U0/bus2ip_reset_ipif_inverted                                                                                                                                                                                                                                                                                                                                                         |                7 |             19 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |             19 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg_0[0]                                                                                                                                                                                 | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg[0]                                                                                                                                                                                 |                9 |             19 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |             20 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                                                                                                                                                                 |               16 |             20 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                                                                                                                                                     |                6 |             20 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]                                                                                                                                                                                                                                                                                           | hdmi_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                9 |             20 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0          |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                                                                                                                                                                                                                           |                5 |             20 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                                                                                                                                              | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_timer_r0                                                                                                                                                                                                                                                                                        |                5 |             20 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                                                                                                                                                                                                                                                                                       |                4 |             20 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/maintenance_request.maint_srx_r_lcl_reg                                                                                                                                                                                                                                                                                               |               13 |             20 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from[0]                                                                                                                                                                                                                                                                                                                    |                4 |             20 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                8 |             21 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_44                                                                                                                                                                                                                                                                                             | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |                9 |             21 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                                                                                                   |               11 |             21 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/largest_reg[1][3][0]                                                                                                                                                                                                                                                                                                                  |               13 |             22 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8][0]                                                                                                                                                                                                                                                                                        | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                7 |             22 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8][0]                                                                                                                                                                                                                                                                                        | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                5 |             22 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                                                                                                          | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                                                                                                                                                  |                4 |             22 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                8 |             23 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][0][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                6 |             23 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                                                                                                       | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                                                                                                                         |                6 |             23 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                                                                                                                                          | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |               11 |             23 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                7 |             23 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |               11 |             23 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][0][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                9 |             23 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0][0]                                                                                                                                                                                                                                                                                        | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |               10 |             23 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/writems[2]_i_1_n_0                                                                                                                                                                                                                                                                 |               18 |             23 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_int_4                                                                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_d_i_1_n_0                                                                                                                                                                                                                                                                                                                                  |                8 |             23 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int_5                                                                                                                                                                                                                                                                                                                                         | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_d_i_1_n_0                                                                                                                                                                                                                                                                                                                                  |                7 |             23 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int[11]_i_1_n_0                                                                                                                                                                                                                                                                                                                                   | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_d_i_1_n_0                                                                                                                                                                                                                                                                                                                                  |                6 |             23 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                                                                                                | hdmi_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                                                                                                   |                4 |             23 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[10]_i_1_n_0                                                                                                                                                                                                                                                                                               | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_5_out                                                                                                                                                                                                                                                                                                                                                    |                8 |             23 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0][0]                                                                                                                                                                                                                                                                                        | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                8 |             23 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1__0_n_0                                                                                                                                                                                                                                                                               |                4 |             23 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                4 |             23 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/i_vdma                                                                                                                                                                                                                                                                                                                                          | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/j_vdma[9]_i_1_n_0                                                                                                                                                                                                                                                                                                                             |                7 |             23 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0][0]                                                                                                                                                                                                                                                                                        | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |               11 |             23 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0][0]                                                                                                                                                                                                                                                                                        | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                8 |             23 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0][0]                                                                                                                                                                                                                                                                                        | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |               12 |             23 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0][0]                                                                                                                                                                                                                                                                                        | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                9 |             23 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0][0]                                                                                                                                                                                                                                                                                        | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                7 |             23 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0][0]                                                                                                                                                                                                                                                                                        | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |               10 |             23 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0][0]                                                                                                                                                                                                                                                                                        | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |               10 |             23 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0][0]                                                                                                                                                                                                                                                                                        | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |               10 |             23 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[35]_i_1_n_0                                                                                                                                                                                                                                                 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/mcGo_r_reg[15]                                                                                                                                                                                                                                                                                                                        |               13 |             24 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0][0]                                                                                                                                                                                                                                                                                        | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                6 |             24 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0][0]                                                                                                                                                                                                                                                                                        | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                8 |             24 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0][0]                                                                                                                                                                                                                                                                                        | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                6 |             24 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                8 |             24 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][0][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                7 |             24 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/DI[0]                                                                                                                                                     | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                4 |             24 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][0][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                9 |             24 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0          | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |             24 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1__0_n_0                                                                                                                                                                                                                                                                               |                5 |             24 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0          | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             24 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0          | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             24 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/mem_D_reg[8][0]                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             24 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                9 |             24 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_1          | hdmi_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                        | hdmi_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                                                                                                                          |                6 |             24 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_1          | hdmi_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                        | hdmi_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                                                                                                                          |                6 |             24 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[0]_51                                                                                                                                                                                                                                                      | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/victim_addr_reg[7][0]_0[0]                                                                                                                                                                                                                                                                                                                               |                4 |             24 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[1]_50                                                                                                                                                                                                                                                      | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/victim_addr_reg[7][0]_0[0]                                                                                                                                                                                                                                                                                                                               |                4 |             24 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_1          | hdmi_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | hdmi_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                                                                                                                          |                6 |             24 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[2]_49                                                                                                                                                                                                                                                      | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/victim_addr_reg[7][0]_0[0]                                                                                                                                                                                                                                                                                                                               |                4 |             24 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0][0]                                                                                                                                                                                                                                                                                        | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                4 |             24 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0][0]                                                                                                                                                                                                                                                                                        | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                5 |             24 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[3]_48                                                                                                                                                                                                                                                      | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/victim_addr_reg[7][0]_0[0]                                                                                                                                                                                                                                                                                                                               |                4 |             24 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[4]_52                                                                                                                                                                                                                                                      | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/victim_addr_reg[7][0]_0[0]                                                                                                                                                                                                                                                                                                                               |                4 |             24 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[5]_53                                                                                                                                                                                                                                                      | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/victim_addr_reg[7][0]_0[0]                                                                                                                                                                                                                                                                                                                               |                4 |             24 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0][0]                                                                                                                                                                                                                                                                                        | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                4 |             24 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[6]_47                                                                                                                                                                                                                                                      | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/victim_addr_reg[7][0]_0[0]                                                                                                                                                                                                                                                                                                                               |                4 |             24 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.victim_cache_I1/p_15_out[0]                                                                                                                                                                                                                                                            | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/victim_addr_reg[7][0]_0[0]                                                                                                                                                                                                                                                                                                                               |                4 |             24 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0][0]                                                                                                                                                                                                                                                                                        | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                9 |             24 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[7][0]_i_2_n_0                                                                                                                                                                                                                                                                 | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/victim_addr_reg[7][0][0]                                                                                                                                                                                                                                                                                                                                 |                4 |             24 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[6]_40                                                                                                                                                                                                                                                                         | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/victim_addr_reg[7][0][0]                                                                                                                                                                                                                                                                                                                                 |                4 |             24 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Using_Victim_Cache.addr_to_write[0]_i_1__0_n_0                                                                                                                                                                                                                                                            | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |                5 |             24 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0][0]                                                                                                                                                                                                                                                                                        | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                9 |             24 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[5]_41                                                                                                                                                                                                                                                                         | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/victim_addr_reg[7][0][0]                                                                                                                                                                                                                                                                                                                                 |                5 |             24 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[4]_42                                                                                                                                                                                                                                                                         | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/victim_addr_reg[7][0][0]                                                                                                                                                                                                                                                                                                                                 |                4 |             24 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[3]_43                                                                                                                                                                                                                                                                         | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/victim_addr_reg[7][0][0]                                                                                                                                                                                                                                                                                                                                 |                4 |             24 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[2]_44                                                                                                                                                                                                                                                                         | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/victim_addr_reg[7][0][0]                                                                                                                                                                                                                                                                                                                                 |                4 |             24 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[1]_45                                                                                                                                                                                                                                                                         | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/victim_addr_reg[7][0][0]                                                                                                                                                                                                                                                                                                                                 |                3 |             24 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[0]_46                                                                                                                                                                                                                                                                         | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/victim_addr_reg[7][0][0]                                                                                                                                                                                                                                                                                                                                 |                5 |             24 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/next_stream_addr0                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |                6 |             24 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[11]_i_2_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             24 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0][0]                                                                                                                                                                                                                                                                                        | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                6 |             24 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_rd_en                                                                                                                                                                                                                                                                                                                                                            | hdmi_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_de_mux0                                                                                                                                                                                                                                                                                                                                                     |                5 |             24 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0][0]                                                                                                                                                                                                                                                                                        | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                5 |             24 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                                                                                                                                          | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                6 |             24 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/req_Addr_reg[26]_0[0]                                                                                                                                                                                                                                                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |                7 |             24 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/E[0]                                                                                                                                                                                                                                                                     | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |                4 |             24 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                9 |             24 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_Q_reg[8]_0                                                                                                                                                                                                                                                                                                  | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/mem_Q_reg[31][0]                                                                                                                                                                                                                                                                                                                                         |                5 |             24 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc1.count_reg[7]                                                                                                                                  | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |                5 |             24 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                5 |             24 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_delay                                                                                                                                                                                                                                                                                                                                                  | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_5_out                                                                                                                                                                                                                                                                                                                                                    |                6 |             25 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/idelay_tap_cnt_r_reg[0][0][0][0]                                                                                                                                                                                                                                                                                                      |                9 |             25 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[7]_i_1_n_0                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                             |                9 |             25 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[23]_i_1__0_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             25 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_id                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                             |               11 |             25 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/mcGo_r_reg_r_1                                                                                                                                                                                                                                                                                                                        |               17 |             25 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0][0]                                                                                                                                                                                                                                                                                        | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |               10 |             25 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                                                                                                                                                |                8 |             25 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0][0]                                                                                                                                                                                                                                                                                        | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |               11 |             25 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/out[2]                                                                                                                                                                                                                                                                            |               15 |             25 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                                                                                                                       | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                                                                                                                      |                7 |             25 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                                                                                                                                                             | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                                                                                                             |                9 |             25 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                                                                                                                                                                                          |               11 |             26 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |               11 |             26 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][0][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                4 |             26 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg_n_0_[3][0]                                                                                                                                                                                                                                                                                                         |               12 |             26 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][0][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                5 |             26 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                7 |             26 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                5 |             26 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][0][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                5 |             26 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_MantB_3[8]_i_1_n_0                                                                                                                                                                                                                                                                                     |               15 |             26 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][0][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                6 |             26 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                                                                                                                                                                                          |                8 |             26 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                6 |             26 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                                                                                                             |                9 |             26 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                5 |             26 |
|  hdmi_i/mdm_1/U0/Ext_JTAG_DRCK                                                                |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mdm_1/U0/MDM_Core_I1/shift_n_reset                                                                                                                                                                                                                                                                                                                                                                   |                5 |             26 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |               13 |             26 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |               11 |             26 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |               10 |             26 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                5 |             26 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][0][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                7 |             26 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |               15 |             26 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][0][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |               16 |             26 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |               10 |             26 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][0][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |               11 |             26 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |               14 |             26 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][0][0]                                                                                                                                                                                                                                                                                       | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |               15 |             26 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg_n_0_[3][0]                                                                                                                                                                                                                                                                                                         |               12 |             26 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/MEM_Div_Dec_Exp_40                                                                                                                                                                                                                                                                                            |               10 |             27 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                                                                                                                                       | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                                                                                                                                             |               10 |             27 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_onehot_wl_state_r[27]_i_1_n_0                                                                                                                                                                                                                                     | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/cal2_if_reset_reg                                                                                                                                                                                                                                                                                                                     |               17 |             27 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Read_Req                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |                6 |             27 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Read_Req                                                                                                                                                                                                                                                                                        | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |                8 |             27 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0          | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_id                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             27 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                                                                                                       | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[0]_0                                                                                                                                                                                                                                                                                               |               11 |             27 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0          | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_data_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                             |                7 |             27 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0_axi_intc/U0/INTC_CORE_I/ivr[0]                                                                                                                                                                                                                                                                                                                                                          |               12 |             28 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/pushed_commands_reg[7][0]                                                                                                                                                                                                                                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                                                                                      |                8 |             28 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                             |                7 |             28 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                             |                9 |             28 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             28 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                             |                7 |             28 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                                                                                                           | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                                                                                      |                8 |             28 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                                                                                                                                                       |               14 |             29 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0          | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_user_reg_out_reg[0][0]                                                                                                                                                                                             | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/sig_last_reg_out_reg[0]                                                                                                                                                                                                                                                        |               10 |             29 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0          | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                             | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                                                                                                                |                4 |             29 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_gpio_video/U0/bus2ip_reset                                                                                                                                                                                                                                                                                                                                                                       |                8 |             30 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/k_in_config                                                                                                                                                                                                                                                                                                                                     | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/r_vdma_i_1_n_0                                                                                                                                                                                                                                                                                                                                |               15 |             30 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0                                                                                                                                                                                                                                                                                                                            | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                          |               29 |             30 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/MUXCY_I/valid_addr_strobe_q_reg                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             |               15 |             30 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             31 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/MEM_Int_Result_5_reg01_out                                                                                                                                                                                                                                                               |                7 |             31 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             31 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Cycle_Count_i[0]_i_1_n_0                                                                                                                                                                                      | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |                9 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/Gen_Access_Counter.Access_Count_i[0]_i_1_n_0                                                                                                                                                                                     | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |                9 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[4].Debug_Stat_Counter_i/p_2_out[0]                                                                                                                                                                                                                       | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |               11 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[3].Debug_Stat_Counter_i/p_2_out[0]                                                                                                                                                                                                                       | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |                9 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_44                                                                                                                                                                                                                                                                                             | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.wb_mul32_result[15]_i_1_n_0                                                                                                                                                                                                                                  |                6 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[2].Debug_Stat_Counter_i/p_2_out[0]                                                                                                                                                                                                                       | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |               12 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/if_pc_reg[0][0]                                                                                                                                                                                                                                                                                                              | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |                7 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                                                                                                                                                                | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                5 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                                                                                                                                                                                      | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |               30 |             32 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |                9 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[31]_i_1__2_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |               11 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/p_52_in                                                                                                                                                                                                                                                                                                                                         | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                                                                                           |               32 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R_reg[31]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                                                                                                                  | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                                                                                                                      |                6 |             32 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[11]_i_2_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                                                                                                                                                        |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[5]                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                9 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                      | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/mem_pc_i_reg[0][0]                                                                                                                                                                                                                                                                                         | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |                6 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/E[0]                                                                                                                                                                                                                                                                                                                      | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[0]_0                                                                                                                                                                                                                                                                                               |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                             |               13 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                                                                                                            | hdmi_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                                    |               32 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                                                                                                                                                                           | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |               10 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_stored_T_reg_768_1023_0_0_i_1_n_0                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_stored_T_reg_512_767_0_0_i_1_n_0                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_stored_T_reg_256_511_0_0_i_1_n_0                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_stored_T_reg_1792_2047_0_0_i_1_n_0                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_stored_T_reg_1536_1791_0_0_i_1_n_0                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0[0]                                                                                                                                                                                                                                                                                                        | hdmi_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                                                                                                                                                                                                                                                 |               10 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                                                                                                                                                                                                                                                       | hdmi_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                                                                                                                                                                                                                                                 |                9 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_stored_T_reg_1280_1535_0_0_i_1_n_0                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_stored_T_reg_0_255_0_0_i_1_n_0                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_stored_R_reg_768_1023_0_0_i_1_n_0                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_stored_R_reg_512_767_0_0_i_1_n_0                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                         | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                                                          |               16 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_stored_R_reg_256_511_0_0_i_1_n_0                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_stored_R_reg_0_255_0_0_i_1_n_0                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[16].LOAD_REG_I[0]                                                                                                                                                                                                                                                                                                                 | hdmi_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/SR[0]                                                                                                                                                                                                                                                                                                                                                 |               10 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/read_data_bypass_reg[0][0]                                                                                                                                                                                                                                                             | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |               32 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s02_couplers/s02_regslice/inst/ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                             |                9 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_stored_L_reg_768_1023_0_0_i_1_n_0                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/dm_address_reg[0]_0                                                                                                                                                                                                                        | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_4                                                                                                                                                                                                                                                                                                                                                            |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_stored_L_reg_512_767_0_0_i_1_n_0                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_stored_L_reg_256_511_0_0_i_1_n_0                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_stored_L_reg_0_255_0_0_i_1_n_0                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[8]                                                                                                                                                                                                                                                | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_4                                                                                                                                                                                                                                                                                                                                                            |                6 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                                                                                                                                                                                | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_4                                                                                                                                                                                                                                                                                                                                                            |                5 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                                                                                                                                                                                | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_4                                                                                                                                                                                                                                                                                                                                                            |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                                                                                              | hdmi_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                      |               23 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_stored_B_reg_768_1023_0_0_i_1_n_0                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_stored_B_reg_512_767_0_0_i_1_n_0                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_stored_B_reg_256_511_0_0_i_1_n_0                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_stored_B_reg_1792_2047_0_0_i_1_n_0                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_stored_B_reg_1536_1791_0_0_i_1_n_0                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_stored_B_reg_1280_1535_0_0_i_1_n_0                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                                                                            | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                    |               12 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_stored_B_reg_1024_1279_0_0_i_1_n_0                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_stored_B_reg_0_255_0_0_i_1_n_0                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[7]                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |               10 |             32 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/v_axi4s_vid_out_0/inst/SYNC_INST/out[0]                                                                                                                                                                                                                                                                                                                                                              |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[0].Debug_Stat_Counter_i/p_2_out[0]                                                                                                                                                                                                                       | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |               10 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                                                                                                                                                       | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |               11 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Use_DLMB.wb_dlmb_valid_read_data_reg[31][0]                                                                                                                                                                                                                                                                                                              |               12 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/saved_load_get_reg[31]                                                                                                                                                                                                                                                                                                                     | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/writems[2]_i_1_n_0                                                                                                                                                                                                                                                                 |                7 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R_reg[32][0]                                                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R_reg[31]                                                                                                                                                                                                                                                                                                                                |                9 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                                                                            | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                    |               12 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/SR[0]                                                                                                                                                                                                                                                                                |               18 |             32 |
|  hdmi_i/mdm_1/U0/Ext_JTAG_DRCK                                                                | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK__0                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             |               16 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_stored_T_reg_1024_1279_0_0_i_1_n_0                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[15].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[31]                                                                                                                                                                     |               20 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[1].Debug_Stat_Counter_i/p_2_out[0]                                                                                                                                                                                                                       | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |               10 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_rvalid03_out                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/RST                                                                                                                                                                                                                                                                                                                                                          |               25 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/saved_pc[0]_i_1_n_0                                                                                                                                                                                                                                                                  | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/writems[2]_i_1_n_0                                                                                                                                                                                                                                                                 |                6 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/all_statistics_counters[5].Debug_Stat_Counter_i/p_0_out_i_2_n_0                                                                                                                                                                                                                  | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |               11 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_44                                                                                                                                                                                                                                                                                             | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/p_23_out                                                                                                                                                                                                                                                                                                                                                 |               12 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_44                                                                                                                                                                                                                                                                                             | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/WB_MEM_Result_reg[31][0]                                                                                                                                                                                                                                                                                                                                 |                8 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrce[6]                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                9 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                                                                                                                                                                                | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                6 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                                                                                                                                                                                | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                5 |             32 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                             |               13 |             33 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                                                                                                                                                                                                                           | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/Q_reg[32][0]                                                                                                                                                                                                                                                                                                               |                9 |             33 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s03_couplers/s03_regslice/inst/ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             33 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_dumped_value_max_L                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |               10 |             33 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_dumped_value_max_T                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             33 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                                                                                                       | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr_reg[15][0]                                                                                                                                                                                                                 |                6 |             33 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_dumped_value_max_R                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |                9 |             33 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_dumped_value_max_B                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |               12 |             33 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/der_sum_T                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                             |                9 |             33 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                             |                9 |             33 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_dumped_value_min_T                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             33 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/der_sum_R                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                             |                9 |             33 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_dumped_value_min_R                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |               10 |             33 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                             |               14 |             33 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_dumped_value_min_L                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |               10 |             33 |
|  hdmi_i/mdm_1/U0/Ext_JTAG_UPDATE                                                              | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_Write_Reg_En                                                                                                                                                                                                                                                                | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_write_rst                                                                                                                                                                                                                                                                 |               11 |             33 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/der_sum_L                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                             |                9 |             33 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/der_sum_B                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                             |                9 |             33 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/hd_dumped_value_min_B                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |               10 |             33 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg12_out                                                                                                                                                                                                                                                                       | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                                                                                                                                                                                    |               13 |             34 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                                              | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                                                                                                                        |               19 |             34 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                                                                                                                                                                                           |               15 |             34 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_id                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                             |                7 |             34 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/MEM_Flt_Exp_4_reg[8][0]                                                                                                                                                                                                                                                                                                                                  |               11 |             34 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/periodic_read_request.periodic_rd_r_cnt_reg                                                                                                                                                                                                                                                                                           |               18 |             34 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                                                                                                                             | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                                                                                                                                                                        |               16 |             34 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/MEM_Int_Done_Early                                                                                                                                                                                                                                                                       |               11 |             35 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                                                                                                           | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                                                                                                                                                                           |                7 |             35 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samps_hi_ns                                                                                                                                                                                                                                 | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_cntr_r_reg[0][0]                                                                                                                                                                                                                                                                                                                 |               12 |             35 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Use_HW_BS.mem_left_shift_reg[0]                                                                                                                                                                                                                                                                                                                          |               18 |             36 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_strt_strb_reg_reg[0]                                                                                                                                                                                   | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg_0                                                                                                                                                                                  |               13 |             36 |
|  hdmi_i/mdm_1/U0/Ext_JTAG_DRCK                                                                | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_read_reg0                                                                                                                                                                                                                                                                   | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/control_select_reg[2]_0                                                                                                                                                                                                                                                        |               15 |             36 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1]                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                             |                7 |             36 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             |               10 |             36 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_keep_reg[3]_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                             |               12 |             36 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |               13 |             36 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                                                                                                                                        | hdmi_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sig_data_reg_out0                                                                                                                                                                                                                                                                                                                              |                9 |             37 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/next_read_info_reg[word_in_line]0                                                                                                                                                                                                                                                                         | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |               14 |             37 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s02_couplers/s02_regslice/inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             37 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_keep_reg[3]_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                             |                7 |             37 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0          | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[31]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                             |               20 |             37 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_last_reg_out_reg[0]                                                                                                                                                                                                   | hdmi_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sig_data_reg_out0                                                                                                                                                                                                                                                                                                                              |               11 |             37 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0][0]                                                                                 | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |               12 |             38 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_user_reg_out_reg[0][0]                                                                                                                                                                                                | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/sig_reset_reg_reg_0[0]                                                                                                                                                                                                                                                                                 |               13 |             38 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                             |               10 |             38 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                             |               10 |             38 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                                                                                                                                        | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/sig_reset_reg_reg_0[0]                                                                                                                                                                                                                                                                                 |                9 |             38 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1]                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                             |                7 |             38 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                             |               10 |             38 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                             |               10 |             38 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0][0]                                                                                 | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |               10 |             38 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0][0]                                                                                 | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |               11 |             38 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                              | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |               11 |             38 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/victim_sel_rotate.sel_reg[0]                                                                                                                                                                                                                                                                                                          |               16 |             39 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/i_vdma049_out                                                                                                                                                                                                                                                                                                                                   | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/i_vdma[10]_i_1_n_0                                                                                                                                                                                                                                                                                                                            |               16 |             39 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             39 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                                                                                                                     | hdmi_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                                                                                                                                                                                   |               11 |             39 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[41]_i_1_n_0                                                                                                                                                                                                     | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg_0                                                                                                                                                                                                                           |               11 |             39 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                                                                                                                     | hdmi_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                                                                                                                                                                                   |               11 |             39 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             40 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg                                                                                                                                                                                                  | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                                                                                                                          |               15 |             40 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             40 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_iodelay_ctrl/rst_sync_r1_reg                                                                                                                                                                                                                                                                                                                              |               10 |             40 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             41 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                                                                                                                  | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                                                                                                                                                          |               13 |             41 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             41 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg                                                                                                                                                                                                  | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                                                                                                                                                       |               11 |             42 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                                                                                                                | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                                                                                                                          |               14 |             42 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                                                                                      |               19 |             42 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                                                                                                                                                    |               13 |             43 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_1          |                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                             |               21 |             44 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             |                9 |             44 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                                                                                                                                              |               16 |             45 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |               15 |             46 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             47 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/neutral_min_limit_reg[0][0]                                                                                                                                                                                                                                                                                                           |               15 |             48 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                                                                                                                                                | hdmi_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |               11 |             48 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             48 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             48 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]                                                                                                                                                                                                     | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_4                                                                                                                                                                                                                                                                                                                                                            |                8 |             48 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                                                                                                                                              |               19 |             48 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/in1                                                                                                                                                                                                                                                                                                                                   |               14 |             48 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                                                                                                                                                | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |                7 |             48 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                                                                                                                                                                 |               18 |             48 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/init_complete_r_timing_reg                                                                                                                                                                                                                                                                                                            |               30 |             49 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                                                                                                                       | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[0]_0                                                                                                                                                                                                                                                                                               |               16 |             49 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/three_inc_min_limit_reg[11][0]                                                                                                                                                                                                                                                                                                        |               15 |             49 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/s_axis_cmd_tdata_reg[0][0]                                                                                                                                                                                                                                         | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tdata_reg[0][0]                                                                                                                                                                                                                                                                                                     |               14 |             50 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0          |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_5                                                                                                                                                                                                                                                                                                                                                            |               11 |             51 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tdata_reg[0]_0[0]                                                                                                                                                                                                                                                                                                   |               14 |             51 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tdata_reg[0]_0[0]                                                                                                                                                                                                                                                                                                   |               15 |             51 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |               13 |             51 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                             |               11 |             52 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                                                                                                                                                          | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                                                                                      |               18 |             57 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_sqrt_I1/reset_rq                                                                                                                                                                                                                                                                                 |               22 |             58 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                                                                                     |               16 |             59 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |               17 |             60 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/E[0]                                                                                                                                                                                                                                                                                   | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |               47 |             60 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_2_n_0                                                                                                                                                                                                                     | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                                                                                                                                                                                                   |               11 |             64 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/mux_rd_valid_r_reg_n_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                             |               13 |             64 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[81]                                                                                                                                                                                                           | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrdq_div1_4to1_wrcal_first.phy_wrdata_reg[0]_0                                                                                                                                                                                                     |               39 |             64 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data[95]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                             |               19 |             64 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Doutb_reg[0]                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             64 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             |               11 |             64 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/store_sr_r1                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             |               10 |             64 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                             |               11 |             64 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                                                                                                                                              |               33 |             68 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                             |               16 |             72 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |               31 |             73 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Write_Req_Granted                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                             |               11 |             74 |
|  hdmi_i/mdm_1/U0/Ext_JTAG_DRCK                                                                | hdmi_i/mdm_1/U0/Dbg_Capture_0                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                             |               25 |             78 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                                                                                                                                                           |               26 |             79 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                             |               14 |             80 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/rst_mig_7series_0_pxl/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                         |               16 |             86 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                                                                                        | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                                                                                      |               21 |             90 |
|  hdmi_i/mdm_1/U0/Ext_JTAG_DRCK                                                                |                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                             |               41 |             91 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                             |               19 |             92 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                             |               12 |             96 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                             |               12 |             96 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_4                                                                                                                                                                                                                                                                                                                                                            |               25 |             96 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data[95]_i_1__0_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                             |               18 |             97 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0          |                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                             |               24 |             98 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |               38 |            101 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/dd_out_LR[9]_i_1_n_0                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                             |               41 |            105 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |               50 |            109 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0          | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                             |               20 |            109 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             |               14 |            112 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             |               14 |            112 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             |               14 |            112 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             |               14 |            112 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                             |               34 |            128 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[127][0]                                                                                                                                                                                                                        | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0[0]                                                                                                                                                                                                                    |               24 |            128 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[1].S_AXI_RDATA_II_reg[255][0]                                                                                                                                                                                                                        | hdmi_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/WORD_LANE[0].S_AXI_RDATA_II_reg[127]_0[0]                                                                                                                                                                                                                    |               41 |            128 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                             |               69 |            128 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[24]                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                             |               16 |            128 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                             |               32 |            128 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/TAG_RAM_Module/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Valid_Data                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                             |               32 |            128 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[127]_i_1__0_n_0                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                             |               42 |            128 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA.Native                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                             |               32 |            128 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/victim_valid_old_data                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             |               32 |            128 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                             |               34 |            129 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                             |               22 |            130 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i[127]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                             |               39 |            130 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                             |               26 |            131 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/r_pipe/m_payload_i[127]_i_1_n_0                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             |               40 |            131 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_44                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                             |               42 |            137 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |               31 |            141 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                                                                           | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/prmry_reset2_4                                                                                                                                                                                                                                                                                                                                                            |               29 |            141 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                                                                               | hdmi_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                              |               29 |            141 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/reset                                                                                                                                                                                                                                                                                                                                                      |               44 |            143 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                             |               38 |            144 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/w_pipe/m_payload_i[127]_i_1_n_0                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             |               39 |            144 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wdf_data_reg[0]_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                             |               27 |            144 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/w_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                             |               26 |            144 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/w_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                             |               35 |            145 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/w_pipe/m_payload_i[127]_i_1_n_0                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             |               45 |            145 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                                                                                                                                                                                  | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |               51 |            151 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                            | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                      |               48 |            151 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                             |               32 |            154 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                                                                                                                                                                                                   |               28 |            156 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                             |               27 |            158 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                             |               26 |            162 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                             |               24 |            164 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][28]                                                                                                                                                                                                                                                                                                                                                  | hdmi_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |               30 |            173 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.status_ram.rd_buf_we_r1_reg                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                             |               22 |            176 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                             |               24 |            192 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                             |               39 |            200 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                             |               45 |            204 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                             |               50 |            204 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/stone_detec_IP_0/inst/stone_detec_IP_v1_0_S00_AXI_inst/j1_reg_i_1_n_0                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                             |               74 |            211 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/ibuffer_reg[1][42]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                             |               54 |            225 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |               80 |            228 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/lopt_3                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |               92 |            249 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE/Using_FPGA.Native_1                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                             |               32 |            256 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s02_couplers/s02_regslice/inst/r_pipe/m_payload_i[255]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                             |              109 |            257 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s03_couplers/s03_regslice/inst/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                             |               57 |            257 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s03_couplers/s03_regslice/inst/r_pipe/m_payload_i[255]_i_1_n_0                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             |               95 |            257 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s02_couplers/s02_regslice/inst/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                             |               71 |            257 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_RDATA_I_reg[255]_0[0]                                                                                                                                                                                                                                   | hdmi_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                                                                                                                                                                                   |               58 |            258 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_AXI_RDATA_I_reg[255]_0[0]                                                                                                                                                                                                                                   | hdmi_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/rresp_wrap_buffer_reg[0]_0                                                                                                                                                                                                                                   |               33 |            258 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/skid_buffer_reg[258]_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                             |               51 |            259 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/skid_buffer_reg[258]_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                             |               65 |            259 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                             |              118 |            259 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                             |              119 |            259 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_payload_i[261]_i_1__0_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                             |               94 |            262 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                             |               50 |            262 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_rs_w/inst/w_pipe/m_payload_i[255]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |              153 |            288 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/m00_couplers/auto_rs_w/inst/w_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                             |               64 |            288 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s02_couplers/s02_regslice/inst/w_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                             |               54 |            289 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s02_couplers/s02_regslice/inst/w_pipe/m_payload_i[255]_i_1_n_0                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                             |               86 |            289 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_rs_w/inst/w_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                             |               62 |            289 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/axi_mem_intercon/s01_couplers/auto_rs_w/inst/w_pipe/m_payload_i[255]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                             |               93 |            289 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/sample_cmd                                                                                                                                                                                                                                                                       | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |              105 |            300 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                                                                                                                                                                                                                                                                                                  |              337 |            741 |
|  hdmi_i/axi_dynclk_0/U0/PXL_CLK_O                                                             |                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                             |              234 |            764 |
|  hdmi_i/dvi2rgb_0/U0/TMDS_ClockingX/oSyncStages_reg[0]_0                                      |                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                             |              273 |            806 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    | hdmi_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Valid_Data                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                             |              255 |           1024 |
|  hdmi_i/mig_7series_0/u_hdmi_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                    |                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                             |             1420 |           4302 |
+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


