dist_mem_gen_xilinx.v,verilog,xil_defaultlib,../../../../Lab4 - VGA Output.srcs/sources_1/ip/dist_mem_gen_xilinx/sim/dist_mem_gen_xilinx.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
