module top_module (
  input [2:0] a,
  output reg [15:0] q
);

  always @* begin
    case (a)
      3'b000: q = 16'b0100100101101010;
      3'b001: q = 16'b1010111010110000;
      3'b010: q = 16'b0010011011100100;
      3'b011: q = 16'b0101101110010110;
      3'b100: q = 16'b0010000001001010;
      3'b101: q = 16'b0110011111101110;
      3'b110: q = 16'b1100010011110110;
      3'b111: q = 16'b0010111011011001;
    endcase
  end

endmodule
