// Seed: 2353277492
module module_0 (
    output supply1 id_0,
    output tri id_1,
    input tri0 id_2,
    output wor id_3
);
  final $display(1);
  assign id_0 = id_2;
  wire id_5, id_6;
  wire id_7;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    output wire id_2,
    output wand id_3,
    output tri id_4,
    output uwire id_5,
    input wor id_6,
    output logic id_7,
    output wand id_8,
    output supply1 id_9,
    input supply0 id_10,
    input supply1 id_11,
    input tri id_12,
    output wor id_13,
    output tri1 id_14,
    input tri id_15
);
  always @(1 or posedge 1) id_7 <= id_0 || 1 && id_6 && !id_12 || ~id_15 * id_12;
  module_0(
      id_9, id_5, id_10, id_5
  );
endmodule
