
MIKRO_PROJECT_FINAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008338  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00009898  080084c8  080084c8  000094c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011d60  08011d60  00013270  2**0
                  CONTENTS
  4 .ARM          00000008  08011d60  08011d60  00012d60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011d68  08011d68  00013270  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011d68  08011d68  00012d68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011d6c  08011d6c  00012d6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000270  20000000  08011d70  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000acfc  20000270  08011fe0  00013270  2**2
                  ALLOC
 10 ._user_heap_stack 00002204  2000af6c  08011fe0  00013f6c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00013270  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001367c  00000000  00000000  000132a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000360f  00000000  00000000  0002691c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fc0  00000000  00000000  00029f30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bed  00000000  00000000  0002aef0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028f3a  00000000  00000000  0002badd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000160a8  00000000  00000000  00054a17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000edfe0  00000000  00000000  0006aabf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00158a9f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a90  00000000  00000000  00158ae4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  0015d574  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000270 	.word	0x20000270
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080084b0 	.word	0x080084b0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000274 	.word	0x20000274
 80001cc:	080084b0 	.word	0x080084b0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <USART_kbhit>:
volatile int USART_TX_Empty = 0; // wskaźnik do zapisania TX
volatile int USART_TX_Busy = 0; // wskaźnik do odczytu TX
volatile int USART_RX_Empty = 0; // wskaźnik do zapisania RX
volatile int USART_RX_Busy = 0; // wskaźnik do odczytu RX

uint8_t USART_kbhit(){
 8000570:	b480      	push	{r7}
 8000572:	af00      	add	r7, sp, #0
	if(USART_RX_Empty == USART_RX_Busy){
 8000574:	4b06      	ldr	r3, [pc, #24]	@ (8000590 <USART_kbhit+0x20>)
 8000576:	681a      	ldr	r2, [r3, #0]
 8000578:	4b06      	ldr	r3, [pc, #24]	@ (8000594 <USART_kbhit+0x24>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	429a      	cmp	r2, r3
 800057e:	d101      	bne.n	8000584 <USART_kbhit+0x14>
		return 0;
 8000580:	2300      	movs	r3, #0
 8000582:	e000      	b.n	8000586 <USART_kbhit+0x16>
	}else{
		return 1;
 8000584:	2301      	movs	r3, #1
	}
}
 8000586:	4618      	mov	r0, r3
 8000588:	46bd      	mov	sp, r7
 800058a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058e:	4770      	bx	lr
 8000590:	20000b94 	.word	0x20000b94
 8000594:	20000b98 	.word	0x20000b98

08000598 <USART_getchar>:

int16_t USART_getchar(){
 8000598:	b480      	push	{r7}
 800059a:	b083      	sub	sp, #12
 800059c:	af00      	add	r7, sp, #0
	if(USART_RX_Empty != USART_RX_Busy){
 800059e:	4b12      	ldr	r3, [pc, #72]	@ (80005e8 <USART_getchar+0x50>)
 80005a0:	681a      	ldr	r2, [r3, #0]
 80005a2:	4b12      	ldr	r3, [pc, #72]	@ (80005ec <USART_getchar+0x54>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	429a      	cmp	r2, r3
 80005a8:	d016      	beq.n	80005d8 <USART_getchar+0x40>
		int16_t tmp = USART_RxBuf[USART_RX_Busy]; // odczyt znaku
 80005aa:	4b10      	ldr	r3, [pc, #64]	@ (80005ec <USART_getchar+0x54>)
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	4a10      	ldr	r2, [pc, #64]	@ (80005f0 <USART_getchar+0x58>)
 80005b0:	5cd3      	ldrb	r3, [r2, r3]
 80005b2:	80fb      	strh	r3, [r7, #6]
		 USART_RX_Busy++;
 80005b4:	4b0d      	ldr	r3, [pc, #52]	@ (80005ec <USART_getchar+0x54>)
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	3301      	adds	r3, #1
 80005ba:	4a0c      	ldr	r2, [pc, #48]	@ (80005ec <USART_getchar+0x54>)
 80005bc:	6013      	str	r3, [r2, #0]
		 if(USART_RX_Busy >= USART_RXBUF_LEN)
 80005be:	4b0b      	ldr	r3, [pc, #44]	@ (80005ec <USART_getchar+0x54>)
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	2bff      	cmp	r3, #255	@ 0xff
 80005c4:	dd05      	ble.n	80005d2 <USART_getchar+0x3a>
		 {
			 if(USART_RXBUF_LEN % 2 == 0)
			 {
				 USART_RX_Busy = (USART_RX_Busy + 1) & USART_RXBUF_MASK;
 80005c6:	4b09      	ldr	r3, [pc, #36]	@ (80005ec <USART_getchar+0x54>)
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	3301      	adds	r3, #1
 80005cc:	b2db      	uxtb	r3, r3
 80005ce:	4a07      	ldr	r2, [pc, #28]	@ (80005ec <USART_getchar+0x54>)
 80005d0:	6013      	str	r3, [r2, #0]
			 } else {
				 USART_RX_Busy = 0;
			 }
		 }
		 return tmp;
 80005d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80005d6:	e001      	b.n	80005dc <USART_getchar+0x44>
	} else {
		return -1; //bufor pusty
 80005d8:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 80005dc:	4618      	mov	r0, r3
 80005de:	370c      	adds	r7, #12
 80005e0:	46bd      	mov	sp, r7
 80005e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e6:	4770      	bx	lr
 80005e8:	20000b94 	.word	0x20000b94
 80005ec:	20000b98 	.word	0x20000b98
 80005f0:	20000a8c 	.word	0x20000a8c

080005f4 <USART_fsend>:
		}
	}
	return 0;
}

void USART_fsend(char* format,...){
 80005f4:	b40f      	push	{r0, r1, r2, r3}
 80005f6:	b580      	push	{r7, lr}
 80005f8:	b0c4      	sub	sp, #272	@ 0x110
 80005fa:	af00      	add	r7, sp, #0
	char tmp_rs[256];
	int i;
	volatile int index;
	//wstawianie dodatkowych argumentów do formatu.
	va_list arglist;
	va_start(arglist, format);
 80005fc:	f507 728e 	add.w	r2, r7, #284	@ 0x11c
 8000600:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000604:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000608:	601a      	str	r2, [r3, #0]
	vsprintf(tmp_rs, format, arglist); //tworzenie ciągu danych do wysłania. Formatuje tekst z argumentów.
 800060a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800060e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000612:	f107 000c 	add.w	r0, r7, #12
 8000616:	681a      	ldr	r2, [r3, #0]
 8000618:	f8d7 1118 	ldr.w	r1, [r7, #280]	@ 0x118
 800061c:	f006 ff18 	bl	8007450 <vsiprintf>
	va_end(arglist);
	index = USART_TX_Empty;
 8000620:	4b44      	ldr	r3, [pc, #272]	@ (8000734 <USART_fsend+0x140>)
 8000622:	681a      	ldr	r2, [r3, #0]
 8000624:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000628:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800062c:	601a      	str	r2, [r3, #0]

	// przechodzi przez każdy element tmp_rs i zapisuje go do TxBuf
	for(i = 0;i < strlen(tmp_rs); i++){
 800062e:	2300      	movs	r3, #0
 8000630:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8000634:	e02c      	b.n	8000690 <USART_fsend+0x9c>
		USART_TxBuf[index] = tmp_rs[i];
 8000636:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800063a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8000644:	f5a2 7182 	sub.w	r1, r2, #260	@ 0x104
 8000648:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 800064c:	440a      	add	r2, r1
 800064e:	7811      	ldrb	r1, [r2, #0]
 8000650:	4a39      	ldr	r2, [pc, #228]	@ (8000738 <USART_fsend+0x144>)
 8000652:	54d1      	strb	r1, [r2, r3]
		index++;
 8000654:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000658:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	1c5a      	adds	r2, r3, #1
 8000660:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000664:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000668:	601a      	str	r2, [r3, #0]
		if(index >= USART_TXBUF_LEN)index=0;
 800066a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800066e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000678:	db05      	blt.n	8000686 <USART_fsend+0x92>
 800067a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800067e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000682:	2200      	movs	r2, #0
 8000684:	601a      	str	r2, [r3, #0]
	for(i = 0;i < strlen(tmp_rs); i++){
 8000686:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800068a:	3301      	adds	r3, #1
 800068c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8000690:	f107 030c 	add.w	r3, r7, #12
 8000694:	4618      	mov	r0, r3
 8000696:	f7ff fd9b 	bl	80001d0 <strlen>
 800069a:	4602      	mov	r2, r0
 800069c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80006a0:	429a      	cmp	r2, r3
 80006a2:	d8c8      	bhi.n	8000636 <USART_fsend+0x42>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006a4:	b672      	cpsid	i
}
 80006a6:	bf00      	nop
	}

	__disable_irq(); //zapobieganie sekcji krytycznej

	if((USART_TX_Empty == USART_TX_Busy)&&(__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TXE) == SET)) //sprawdza czy bufor nie pusty i czy transmisja ready
 80006a8:	4b22      	ldr	r3, [pc, #136]	@ (8000734 <USART_fsend+0x140>)
 80006aa:	681a      	ldr	r2, [r3, #0]
 80006ac:	4b23      	ldr	r3, [pc, #140]	@ (800073c <USART_fsend+0x148>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	429a      	cmp	r2, r3
 80006b2:	d12e      	bne.n	8000712 <USART_fsend+0x11e>
 80006b4:	4b22      	ldr	r3, [pc, #136]	@ (8000740 <USART_fsend+0x14c>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	69db      	ldr	r3, [r3, #28]
 80006ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006be:	2b80      	cmp	r3, #128	@ 0x80
 80006c0:	d127      	bne.n	8000712 <USART_fsend+0x11e>
	{
		USART_TX_Empty = index;
 80006c2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80006c6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	4a19      	ldr	r2, [pc, #100]	@ (8000734 <USART_fsend+0x140>)
 80006ce:	6013      	str	r3, [r2, #0]
		uint8_t tmp = USART_TxBuf[USART_TX_Busy]; //zapisanie bajtu
 80006d0:	4b1a      	ldr	r3, [pc, #104]	@ (800073c <USART_fsend+0x148>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	4a18      	ldr	r2, [pc, #96]	@ (8000738 <USART_fsend+0x144>)
 80006d6:	5cd2      	ldrb	r2, [r2, r3]
 80006d8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80006dc:	f2a3 130d 	subw	r3, r3, #269	@ 0x10d
 80006e0:	701a      	strb	r2, [r3, #0]
		USART_TX_Busy++;
 80006e2:	4b16      	ldr	r3, [pc, #88]	@ (800073c <USART_fsend+0x148>)
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	3301      	adds	r3, #1
 80006e8:	4a14      	ldr	r2, [pc, #80]	@ (800073c <USART_fsend+0x148>)
 80006ea:	6013      	str	r3, [r2, #0]
		if(USART_TX_Busy >= USART_TXBUF_LEN)
 80006ec:	4b13      	ldr	r3, [pc, #76]	@ (800073c <USART_fsend+0x148>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80006f4:	db06      	blt.n	8000704 <USART_fsend+0x110>
		{
			 if(USART_TXBUF_LEN % 2 == 0)
			 {
				 USART_TX_Busy = (USART_TX_Busy + 1) & USART_TXBUF_MASK;
 80006f6:	4b11      	ldr	r3, [pc, #68]	@ (800073c <USART_fsend+0x148>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	3301      	adds	r3, #1
 80006fc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8000700:	4a0e      	ldr	r2, [pc, #56]	@ (800073c <USART_fsend+0x148>)
 8000702:	6013      	str	r3, [r2, #0]
			 } else {
				 USART_TX_Busy = 0;
			 }
		}
		HAL_UART_Transmit_IT(&huart2, &tmp, 1); //wysłąnie bajtu z bufora
 8000704:	1cfb      	adds	r3, r7, #3
 8000706:	2201      	movs	r2, #1
 8000708:	4619      	mov	r1, r3
 800070a:	480d      	ldr	r0, [pc, #52]	@ (8000740 <USART_fsend+0x14c>)
 800070c:	f003 fdd0 	bl	80042b0 <HAL_UART_Transmit_IT>
	{
 8000710:	e006      	b.n	8000720 <USART_fsend+0x12c>
	}else{
		USART_TX_Empty = index;
 8000712:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8000716:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	4a05      	ldr	r2, [pc, #20]	@ (8000734 <USART_fsend+0x140>)
 800071e:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000720:	b662      	cpsie	i
}
 8000722:	bf00      	nop
	}

	__enable_irq(); //włączenie przerwań
}
 8000724:	bf00      	nop
 8000726:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 800072a:	46bd      	mov	sp, r7
 800072c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000730:	b004      	add	sp, #16
 8000732:	4770      	bx	lr
 8000734:	20000b8c 	.word	0x20000b8c
 8000738:	2000028c 	.word	0x2000028c
 800073c:	20000b90 	.word	0x20000b90
 8000740:	2000ad94 	.word	0x2000ad94

08000744 <calculate_crc16>:
    0x7c26, 0x6c07, 0x5c64, 0x4c45, 0x3ca2, 0x2c83, 0x1ce0, 0x0cc1,
    0xef1f, 0xff3e, 0xcf5d, 0xdf7c, 0xaf9b, 0xbfba, 0x8fd9, 0x9ff8,
    0x6e17, 0x7e36, 0x4e55, 0x5e74, 0x2e93, 0x3eb2, 0x0ed1, 0x1ef0
};

void calculate_crc16(uint8_t *data, size_t length, char crc_out[2]) {
 8000744:	b480      	push	{r7}
 8000746:	b089      	sub	sp, #36	@ 0x24
 8000748:	af00      	add	r7, sp, #0
 800074a:	60f8      	str	r0, [r7, #12]
 800074c:	60b9      	str	r1, [r7, #8]
 800074e:	607a      	str	r2, [r7, #4]
    uint16_t crc = 0xFFFF; // wartość inicjująca
 8000750:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000754:	83fb      	strh	r3, [r7, #30]

    for (size_t i = 0; i < length; i++) {
 8000756:	2300      	movs	r3, #0
 8000758:	61bb      	str	r3, [r7, #24]
 800075a:	e019      	b.n	8000790 <calculate_crc16+0x4c>
        uint8_t byte = data[i];
 800075c:	68fa      	ldr	r2, [r7, #12]
 800075e:	69bb      	ldr	r3, [r7, #24]
 8000760:	4413      	add	r3, r2
 8000762:	781b      	ldrb	r3, [r3, #0]
 8000764:	75fb      	strb	r3, [r7, #23]
        uint8_t table_index = (crc >> 8) ^ byte; // oblicz indeks tablicy
 8000766:	8bfb      	ldrh	r3, [r7, #30]
 8000768:	0a1b      	lsrs	r3, r3, #8
 800076a:	b29b      	uxth	r3, r3
 800076c:	b2da      	uxtb	r2, r3
 800076e:	7dfb      	ldrb	r3, [r7, #23]
 8000770:	4053      	eors	r3, r2
 8000772:	75bb      	strb	r3, [r7, #22]
        crc = (crc << 8) ^ crc16_table[table_index]; // zaktualizuj crc uzywajac wartosci stablicowanej
 8000774:	8bfb      	ldrh	r3, [r7, #30]
 8000776:	021b      	lsls	r3, r3, #8
 8000778:	b21a      	sxth	r2, r3
 800077a:	7dbb      	ldrb	r3, [r7, #22]
 800077c:	490f      	ldr	r1, [pc, #60]	@ (80007bc <calculate_crc16+0x78>)
 800077e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000782:	b21b      	sxth	r3, r3
 8000784:	4053      	eors	r3, r2
 8000786:	b21b      	sxth	r3, r3
 8000788:	83fb      	strh	r3, [r7, #30]
    for (size_t i = 0; i < length; i++) {
 800078a:	69bb      	ldr	r3, [r7, #24]
 800078c:	3301      	adds	r3, #1
 800078e:	61bb      	str	r3, [r7, #24]
 8000790:	69ba      	ldr	r2, [r7, #24]
 8000792:	68bb      	ldr	r3, [r7, #8]
 8000794:	429a      	cmp	r2, r3
 8000796:	d3e1      	bcc.n	800075c <calculate_crc16+0x18>
    }
    crc_out[0] = (char)((crc >> 8) & 0xFF); // bajt po lewej
 8000798:	8bfb      	ldrh	r3, [r7, #30]
 800079a:	0a1b      	lsrs	r3, r3, #8
 800079c:	b29b      	uxth	r3, r3
 800079e:	b2da      	uxtb	r2, r3
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	701a      	strb	r2, [r3, #0]
    crc_out[1] = (char)(crc & 0xFF);        // bajt po prawej
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	3301      	adds	r3, #1
 80007a8:	8bfa      	ldrh	r2, [r7, #30]
 80007aa:	b2d2      	uxtb	r2, r2
 80007ac:	701a      	strb	r2, [r3, #0]
}
 80007ae:	bf00      	nop
 80007b0:	3724      	adds	r7, #36	@ 0x24
 80007b2:	46bd      	mov	sp, r7
 80007b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b8:	4770      	bx	lr
 80007ba:	bf00      	nop
 80007bc:	20000000 	.word	0x20000000

080007c0 <executeONK>:
#include <string.h>
#include "crc.h"  // Zakładamy, że crc16_ccitt jest zaimplementowane
//==========================OBSŁUGA KOMEND================================

static void executeONK(Receive_Frame *frame)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b086      	sub	sp, #24
 80007c4:	af02      	add	r7, sp, #8
 80007c6:	6078      	str	r0, [r7, #4]

	prepareFrame(STM32_ADDR, PC_ADDR, "BCK", " Wykonanie ONK z danymi: %s\n ", frame->data);
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	3305      	adds	r3, #5
 80007cc:	9300      	str	r3, [sp, #0]
 80007ce:	4b19      	ldr	r3, [pc, #100]	@ (8000834 <executeONK+0x74>)
 80007d0:	4a19      	ldr	r2, [pc, #100]	@ (8000838 <executeONK+0x78>)
 80007d2:	2167      	movs	r1, #103	@ 0x67
 80007d4:	2068      	movs	r0, #104	@ 0x68
 80007d6:	f000 fa39 	bl	8000c4c <prepareFrame>
	uint8_t x = 0, y = 0, r = 0, filling = 0;
 80007da:	2300      	movs	r3, #0
 80007dc:	73fb      	strb	r3, [r7, #15]
 80007de:	2300      	movs	r3, #0
 80007e0:	73bb      	strb	r3, [r7, #14]
 80007e2:	2300      	movs	r3, #0
 80007e4:	737b      	strb	r3, [r7, #13]
 80007e6:	2300      	movs	r3, #0
 80007e8:	733b      	strb	r3, [r7, #12]
	uint16_t color = 0;
 80007ea:	2300      	movs	r3, #0
 80007ec:	817b      	strh	r3, [r7, #10]
	lcd_init();
 80007ee:	f000 fda9 	bl	8001344 <lcd_init>
	switch(filling)
 80007f2:	7b3b      	ldrb	r3, [r7, #12]
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d002      	beq.n	80007fe <executeONK+0x3e>
 80007f8:	2b01      	cmp	r3, #1
 80007fa:	d00a      	beq.n	8000812 <executeONK+0x52>
 80007fc:	e013      	b.n	8000826 <executeONK+0x66>
	{
	case 0:
		hagl_draw_circle(x, y, r, color);
 80007fe:	7bfb      	ldrb	r3, [r7, #15]
 8000800:	b218      	sxth	r0, r3
 8000802:	7bbb      	ldrb	r3, [r7, #14]
 8000804:	b219      	sxth	r1, r3
 8000806:	7b7b      	ldrb	r3, [r7, #13]
 8000808:	b21a      	sxth	r2, r3
 800080a:	897b      	ldrh	r3, [r7, #10]
 800080c:	f005 ff92 	bl	8006734 <hagl_draw_circle>
		break;
 8000810:	e009      	b.n	8000826 <executeONK+0x66>
	case 1:
		hagl_fill_circle(x, y, r, color);
 8000812:	7bfb      	ldrb	r3, [r7, #15]
 8000814:	b218      	sxth	r0, r3
 8000816:	7bbb      	ldrb	r3, [r7, #14]
 8000818:	b219      	sxth	r1, r3
 800081a:	7b7b      	ldrb	r3, [r7, #13]
 800081c:	b21a      	sxth	r2, r3
 800081e:	897b      	ldrh	r3, [r7, #10]
 8000820:	f006 f8b7 	bl	8006992 <hagl_fill_circle>
		break;
 8000824:	bf00      	nop
	}
	lcd_copy();
 8000826:	f000 fd5f 	bl	80012e8 <lcd_copy>
}
 800082a:	bf00      	nop
 800082c:	3710      	adds	r7, #16
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}
 8000832:	bf00      	nop
 8000834:	080084c8 	.word	0x080084c8
 8000838:	080084e8 	.word	0x080084e8

0800083c <executeONP>:
static void executeONP(Receive_Frame *frame)
{
 800083c:	b590      	push	{r4, r7, lr}
 800083e:	b087      	sub	sp, #28
 8000840:	af02      	add	r7, sp, #8
 8000842:	6078      	str	r0, [r7, #4]
	prepareFrame(STM32_ADDR, PC_ADDR, "BCK", " Wykonanie ONP z danymi: %s\n ", frame->data);
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	3305      	adds	r3, #5
 8000848:	9300      	str	r3, [sp, #0]
 800084a:	4b1e      	ldr	r3, [pc, #120]	@ (80008c4 <executeONP+0x88>)
 800084c:	4a1e      	ldr	r2, [pc, #120]	@ (80008c8 <executeONP+0x8c>)
 800084e:	2167      	movs	r1, #103	@ 0x67
 8000850:	2068      	movs	r0, #104	@ 0x68
 8000852:	f000 f9fb 	bl	8000c4c <prepareFrame>
	uint8_t x = 0, y = 0, width = 0, height = 0, filling = 0;
 8000856:	2300      	movs	r3, #0
 8000858:	73fb      	strb	r3, [r7, #15]
 800085a:	2300      	movs	r3, #0
 800085c:	73bb      	strb	r3, [r7, #14]
 800085e:	2300      	movs	r3, #0
 8000860:	737b      	strb	r3, [r7, #13]
 8000862:	2300      	movs	r3, #0
 8000864:	733b      	strb	r3, [r7, #12]
 8000866:	2300      	movs	r3, #0
 8000868:	72fb      	strb	r3, [r7, #11]
	uint16_t color = 0;
 800086a:	2300      	movs	r3, #0
 800086c:	813b      	strh	r3, [r7, #8]
	lcd_init();
 800086e:	f000 fd69 	bl	8001344 <lcd_init>
	switch(filling)
 8000872:	7afb      	ldrb	r3, [r7, #11]
 8000874:	2b00      	cmp	r3, #0
 8000876:	d002      	beq.n	800087e <executeONP+0x42>
 8000878:	2b01      	cmp	r3, #1
 800087a:	d00e      	beq.n	800089a <executeONP+0x5e>
 800087c:	e01b      	b.n	80008b6 <executeONP+0x7a>
	{
	case 0:
		hagl_draw_rectangle(x, y, width, height, color);
 800087e:	7bfb      	ldrb	r3, [r7, #15]
 8000880:	b218      	sxth	r0, r3
 8000882:	7bbb      	ldrb	r3, [r7, #14]
 8000884:	b219      	sxth	r1, r3
 8000886:	7b7b      	ldrb	r3, [r7, #13]
 8000888:	b21a      	sxth	r2, r3
 800088a:	7b3b      	ldrb	r3, [r7, #12]
 800088c:	b21c      	sxth	r4, r3
 800088e:	893b      	ldrh	r3, [r7, #8]
 8000890:	9300      	str	r3, [sp, #0]
 8000892:	4623      	mov	r3, r4
 8000894:	f005 fc9e 	bl	80061d4 <hagl_draw_rectangle>
		break;
 8000898:	e00d      	b.n	80008b6 <executeONP+0x7a>
	case 1:
		hagl_fill_rectangle(x, y, width, height, color);
 800089a:	7bfb      	ldrb	r3, [r7, #15]
 800089c:	b218      	sxth	r0, r3
 800089e:	7bbb      	ldrb	r3, [r7, #14]
 80008a0:	b219      	sxth	r1, r3
 80008a2:	7b7b      	ldrb	r3, [r7, #13]
 80008a4:	b21a      	sxth	r2, r3
 80008a6:	7b3b      	ldrb	r3, [r7, #12]
 80008a8:	b21c      	sxth	r4, r3
 80008aa:	893b      	ldrh	r3, [r7, #8]
 80008ac:	9300      	str	r3, [sp, #0]
 80008ae:	4623      	mov	r3, r4
 80008b0:	f005 fd16 	bl	80062e0 <hagl_fill_rectangle>
		break;
 80008b4:	bf00      	nop
	}
	lcd_copy();
 80008b6:	f000 fd17 	bl	80012e8 <lcd_copy>


}
 80008ba:	bf00      	nop
 80008bc:	3714      	adds	r7, #20
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd90      	pop	{r4, r7, pc}
 80008c2:	bf00      	nop
 80008c4:	080084ec 	.word	0x080084ec
 80008c8:	080084e8 	.word	0x080084e8

080008cc <executeONT>:
static void executeONT(Receive_Frame *frame)
{
 80008cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008ce:	b08b      	sub	sp, #44	@ 0x2c
 80008d0:	af04      	add	r7, sp, #16
 80008d2:	6078      	str	r0, [r7, #4]
	prepareFrame(STM32_ADDR, PC_ADDR, "BCK", " Wykonanie ONT z danymi: %s\n ", frame->data);
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	3305      	adds	r3, #5
 80008d8:	9300      	str	r3, [sp, #0]
 80008da:	4b28      	ldr	r3, [pc, #160]	@ (800097c <executeONT+0xb0>)
 80008dc:	4a28      	ldr	r2, [pc, #160]	@ (8000980 <executeONT+0xb4>)
 80008de:	2167      	movs	r1, #103	@ 0x67
 80008e0:	2068      	movs	r0, #104	@ 0x68
 80008e2:	f000 f9b3 	bl	8000c4c <prepareFrame>
	uint8_t x1 = 0, y1 = 0, x2 = 0, y2 = 0, x3 = 0, y3 = 0, filling = 0;
 80008e6:	2300      	movs	r3, #0
 80008e8:	75fb      	strb	r3, [r7, #23]
 80008ea:	2300      	movs	r3, #0
 80008ec:	75bb      	strb	r3, [r7, #22]
 80008ee:	2300      	movs	r3, #0
 80008f0:	757b      	strb	r3, [r7, #21]
 80008f2:	2300      	movs	r3, #0
 80008f4:	753b      	strb	r3, [r7, #20]
 80008f6:	2300      	movs	r3, #0
 80008f8:	74fb      	strb	r3, [r7, #19]
 80008fa:	2300      	movs	r3, #0
 80008fc:	74bb      	strb	r3, [r7, #18]
 80008fe:	2300      	movs	r3, #0
 8000900:	747b      	strb	r3, [r7, #17]
	uint16_t color = 0;
 8000902:	2300      	movs	r3, #0
 8000904:	81fb      	strh	r3, [r7, #14]
	lcd_init();
 8000906:	f000 fd1d 	bl	8001344 <lcd_init>
	switch(filling)
 800090a:	7c7b      	ldrb	r3, [r7, #17]
 800090c:	2b00      	cmp	r3, #0
 800090e:	d002      	beq.n	8000916 <executeONT+0x4a>
 8000910:	2b01      	cmp	r3, #1
 8000912:	d016      	beq.n	8000942 <executeONT+0x76>
 8000914:	e02b      	b.n	800096e <executeONT+0xa2>
	{
	case 0:
		hagl_draw_triangle(x1, y1, x2, y2, x3, y3, color);
 8000916:	7dfb      	ldrb	r3, [r7, #23]
 8000918:	b218      	sxth	r0, r3
 800091a:	7dbb      	ldrb	r3, [r7, #22]
 800091c:	b21c      	sxth	r4, r3
 800091e:	7d7b      	ldrb	r3, [r7, #21]
 8000920:	b21d      	sxth	r5, r3
 8000922:	7d3b      	ldrb	r3, [r7, #20]
 8000924:	b21e      	sxth	r6, r3
 8000926:	7cfb      	ldrb	r3, [r7, #19]
 8000928:	b21b      	sxth	r3, r3
 800092a:	7cba      	ldrb	r2, [r7, #18]
 800092c:	b212      	sxth	r2, r2
 800092e:	89f9      	ldrh	r1, [r7, #14]
 8000930:	9102      	str	r1, [sp, #8]
 8000932:	9201      	str	r2, [sp, #4]
 8000934:	9300      	str	r3, [sp, #0]
 8000936:	4633      	mov	r3, r6
 8000938:	462a      	mov	r2, r5
 800093a:	4621      	mov	r1, r4
 800093c:	f006 fab4 	bl	8006ea8 <hagl_draw_triangle>
		break;
 8000940:	e015      	b.n	800096e <executeONT+0xa2>
	case 1:
		hagl_fill_triangle(x1, y1, x2, y2, x3, y3, color);
 8000942:	7dfb      	ldrb	r3, [r7, #23]
 8000944:	b218      	sxth	r0, r3
 8000946:	7dbb      	ldrb	r3, [r7, #22]
 8000948:	b21c      	sxth	r4, r3
 800094a:	7d7b      	ldrb	r3, [r7, #21]
 800094c:	b21d      	sxth	r5, r3
 800094e:	7d3b      	ldrb	r3, [r7, #20]
 8000950:	b21e      	sxth	r6, r3
 8000952:	7cfb      	ldrb	r3, [r7, #19]
 8000954:	b21b      	sxth	r3, r3
 8000956:	7cba      	ldrb	r2, [r7, #18]
 8000958:	b212      	sxth	r2, r2
 800095a:	89f9      	ldrh	r1, [r7, #14]
 800095c:	9102      	str	r1, [sp, #8]
 800095e:	9201      	str	r2, [sp, #4]
 8000960:	9300      	str	r3, [sp, #0]
 8000962:	4633      	mov	r3, r6
 8000964:	462a      	mov	r2, r5
 8000966:	4621      	mov	r1, r4
 8000968:	f006 fac4 	bl	8006ef4 <hagl_fill_triangle>
		break;
 800096c:	bf00      	nop
	}
	lcd_copy();
 800096e:	f000 fcbb 	bl	80012e8 <lcd_copy>

}
 8000972:	bf00      	nop
 8000974:	371c      	adds	r7, #28
 8000976:	46bd      	mov	sp, r7
 8000978:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800097a:	bf00      	nop
 800097c:	0800850c 	.word	0x0800850c
 8000980:	080084e8 	.word	0x080084e8

08000984 <executeONN>:
static void executeONN(Receive_Frame *frame)
{
 8000984:	b590      	push	{r4, r7, lr}
 8000986:	f6ad 0d1c 	subw	sp, sp, #2076	@ 0x81c
 800098a:	af02      	add	r7, sp, #8
 800098c:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 8000990:	f6a3 030c 	subw	r3, r3, #2060	@ 0x80c
 8000994:	6018      	str	r0, [r3, #0]
	prepareFrame(STM32_ADDR, PC_ADDR, "BCK", " Wykonanie ONN z danymi: %s\n ", frame->data);
 8000996:	f507 6301 	add.w	r3, r7, #2064	@ 0x810
 800099a:	f6a3 030c 	subw	r3, r3, #2060	@ 0x80c
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	3305      	adds	r3, #5
 80009a2:	9300      	str	r3, [sp, #0]
 80009a4:	4b29      	ldr	r3, [pc, #164]	@ (8000a4c <executeONN+0xc8>)
 80009a6:	4a2a      	ldr	r2, [pc, #168]	@ (8000a50 <executeONN+0xcc>)
 80009a8:	2167      	movs	r1, #103	@ 0x67
 80009aa:	2068      	movs	r0, #104	@ 0x68
 80009ac:	f000 f94e 	bl	8000c4c <prepareFrame>

	const wchar_t text[512];
	uint8_t x1 = 0, x2 = 0, fontSize = 0;
 80009b0:	2300      	movs	r3, #0
 80009b2:	f887 380f 	strb.w	r3, [r7, #2063]	@ 0x80f
 80009b6:	2300      	movs	r3, #0
 80009b8:	f887 380e 	strb.w	r3, [r7, #2062]	@ 0x80e
 80009bc:	2300      	movs	r3, #0
 80009be:	f887 380d 	strb.w	r3, [r7, #2061]	@ 0x80d
	uint16_t color = 0;
 80009c2:	2300      	movs	r3, #0
 80009c4:	f8a7 380a 	strh.w	r3, [r7, #2058]	@ 0x80a
	lcd_init();
 80009c8:	f000 fcbc 	bl	8001344 <lcd_init>
	switch(fontSize)
 80009cc:	f897 380d 	ldrb.w	r3, [r7, #2061]	@ 0x80d
 80009d0:	2b03      	cmp	r3, #3
 80009d2:	d024      	beq.n	8000a1e <executeONN+0x9a>
 80009d4:	2b03      	cmp	r3, #3
 80009d6:	dc31      	bgt.n	8000a3c <executeONN+0xb8>
 80009d8:	2b01      	cmp	r3, #1
 80009da:	d002      	beq.n	80009e2 <executeONN+0x5e>
 80009dc:	2b02      	cmp	r3, #2
 80009de:	d00f      	beq.n	8000a00 <executeONN+0x7c>
 80009e0:	e02c      	b.n	8000a3c <executeONN+0xb8>
	{
	case 1:
		hagl_put_text(text, x1, x2, color, font5x7); //fontSize zmien
 80009e2:	f897 380f 	ldrb.w	r3, [r7, #2063]	@ 0x80f
 80009e6:	b219      	sxth	r1, r3
 80009e8:	f897 380e 	ldrb.w	r3, [r7, #2062]	@ 0x80e
 80009ec:	b21a      	sxth	r2, r3
 80009ee:	f8b7 380a 	ldrh.w	r3, [r7, #2058]	@ 0x80a
 80009f2:	f107 0008 	add.w	r0, r7, #8
 80009f6:	4c17      	ldr	r4, [pc, #92]	@ (8000a54 <executeONN+0xd0>)
 80009f8:	9400      	str	r4, [sp, #0]
 80009fa:	f005 fe13 	bl	8006624 <hagl_put_text>
		break;
 80009fe:	e01d      	b.n	8000a3c <executeONN+0xb8>
	case 2:
		hagl_put_text(text, x1, x2, color, font5x8); //fontSize zmien
 8000a00:	f897 380f 	ldrb.w	r3, [r7, #2063]	@ 0x80f
 8000a04:	b219      	sxth	r1, r3
 8000a06:	f897 380e 	ldrb.w	r3, [r7, #2062]	@ 0x80e
 8000a0a:	b21a      	sxth	r2, r3
 8000a0c:	f8b7 380a 	ldrh.w	r3, [r7, #2058]	@ 0x80a
 8000a10:	f107 0008 	add.w	r0, r7, #8
 8000a14:	4c10      	ldr	r4, [pc, #64]	@ (8000a58 <executeONN+0xd4>)
 8000a16:	9400      	str	r4, [sp, #0]
 8000a18:	f005 fe04 	bl	8006624 <hagl_put_text>
		break;
 8000a1c:	e00e      	b.n	8000a3c <executeONN+0xb8>
	case 3:
		hagl_put_text(text, x1, x2, color, font6x9); //fontSize zmien
 8000a1e:	f897 380f 	ldrb.w	r3, [r7, #2063]	@ 0x80f
 8000a22:	b219      	sxth	r1, r3
 8000a24:	f897 380e 	ldrb.w	r3, [r7, #2062]	@ 0x80e
 8000a28:	b21a      	sxth	r2, r3
 8000a2a:	f8b7 380a 	ldrh.w	r3, [r7, #2058]	@ 0x80a
 8000a2e:	f107 0008 	add.w	r0, r7, #8
 8000a32:	4c0a      	ldr	r4, [pc, #40]	@ (8000a5c <executeONN+0xd8>)
 8000a34:	9400      	str	r4, [sp, #0]
 8000a36:	f005 fdf5 	bl	8006624 <hagl_put_text>
		break;
 8000a3a:	bf00      	nop
	}
	lcd_copy();
 8000a3c:	f000 fc54 	bl	80012e8 <lcd_copy>



}
 8000a40:	bf00      	nop
 8000a42:	f607 0714 	addw	r7, r7, #2068	@ 0x814
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd90      	pop	{r4, r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	0800852c 	.word	0x0800852c
 8000a50:	080084e8 	.word	0x080084e8
 8000a54:	08008738 	.word	0x08008738
 8000a58:	0800bc40 	.word	0x0800bc40
 8000a5c:	0800eae4 	.word	0x0800eae4

08000a60 <executeOFF>:
static void executeOFF(Receive_Frame *frame)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b086      	sub	sp, #24
 8000a64:	af02      	add	r7, sp, #8
 8000a66:	6078      	str	r0, [r7, #4]
	prepareFrame(STM32_ADDR, PC_ADDR, "BCK", " Wykonanie OFF z danymi: %s\n ", frame->data);
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	3305      	adds	r3, #5
 8000a6c:	9300      	str	r3, [sp, #0]
 8000a6e:	4b0a      	ldr	r3, [pc, #40]	@ (8000a98 <executeOFF+0x38>)
 8000a70:	4a0a      	ldr	r2, [pc, #40]	@ (8000a9c <executeOFF+0x3c>)
 8000a72:	2167      	movs	r1, #103	@ 0x67
 8000a74:	2068      	movs	r0, #104	@ 0x68
 8000a76:	f000 f8e9 	bl	8000c4c <prepareFrame>
	uint8_t state = 0;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	73fb      	strb	r3, [r7, #15]
	switch(state)
 8000a7e:	7bfb      	ldrb	r3, [r7, #15]
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d001      	beq.n	8000a88 <executeOFF+0x28>
 8000a84:	2b01      	cmp	r3, #1
	case 0:
		//off
		break;
	case 1:
		//reset
		break;
 8000a86:	e000      	b.n	8000a8a <executeOFF+0x2a>
		break;
 8000a88:	bf00      	nop
	}
	lcd_copy();
 8000a8a:	f000 fc2d 	bl	80012e8 <lcd_copy>

}
 8000a8e:	bf00      	nop
 8000a90:	3710      	adds	r7, #16
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	0800854c 	.word	0x0800854c
 8000a9c:	080084e8 	.word	0x080084e8

08000aa0 <is_within_bounds>:

bool is_within_bounds(int x, int y)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	b083      	sub	sp, #12
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
 8000aa8:	6039      	str	r1, [r7, #0]
	return (x >= 0 && x < LCD_WIDTH)&&(y >= 0 && y < LCD_HEIGHT);
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	db0a      	blt.n	8000ac6 <is_within_bounds+0x26>
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	2b9f      	cmp	r3, #159	@ 0x9f
 8000ab4:	dc07      	bgt.n	8000ac6 <is_within_bounds+0x26>
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	db04      	blt.n	8000ac6 <is_within_bounds+0x26>
 8000abc:	683b      	ldr	r3, [r7, #0]
 8000abe:	2b7f      	cmp	r3, #127	@ 0x7f
 8000ac0:	dc01      	bgt.n	8000ac6 <is_within_bounds+0x26>
 8000ac2:	2301      	movs	r3, #1
 8000ac4:	e000      	b.n	8000ac8 <is_within_bounds+0x28>
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	f003 0301 	and.w	r3, r3, #1
 8000acc:	b2db      	uxtb	r3, r3
}
 8000ace:	4618      	mov	r0, r3
 8000ad0:	370c      	adds	r7, #12
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr
	...

08000adc <parse_coordinates>:
bool parse_coordinates(const char *data, int *x, int *y)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b0c6      	sub	sp, #280	@ 0x118
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000ae6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000aea:	6018      	str	r0, [r3, #0]
 8000aec:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000af0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000af4:	6019      	str	r1, [r3, #0]
 8000af6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000afa:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000afe:	601a      	str	r2, [r3, #0]
	char *token;
	    char data_copy[MAX_DATA_SIZE];
	    strncpy(data_copy, data, MAX_DATA_SIZE); // Kopiujemy dane wejściowe, bo strtok modyfikuje ciąg
 8000b00:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000b04:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000b08:	f107 0014 	add.w	r0, r7, #20
 8000b0c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b10:	6819      	ldr	r1, [r3, #0]
 8000b12:	f006 fcc1 	bl	8007498 <strncpy>

	    token = strtok(data_copy, ","); // Pierwsza współrzędna (jest to funkcja służąca do oddzielania stringów z separatorem)
 8000b16:	f107 0314 	add.w	r3, r7, #20
 8000b1a:	491a      	ldr	r1, [pc, #104]	@ (8000b84 <parse_coordinates+0xa8>)
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	f006 fccf 	bl	80074c0 <strtok>
 8000b22:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
	    if (token == NULL) {
 8000b26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d101      	bne.n	8000b32 <parse_coordinates+0x56>
	        return false;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	e022      	b.n	8000b78 <parse_coordinates+0x9c>
	    }
	    *x = atoi(token);
 8000b32:	f8d7 0114 	ldr.w	r0, [r7, #276]	@ 0x114
 8000b36:	f006 fa03 	bl	8006f40 <atoi>
 8000b3a:	4602      	mov	r2, r0
 8000b3c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000b40:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	601a      	str	r2, [r3, #0]

	    token = strtok(NULL, ","); // Druga współrzędna
 8000b48:	490e      	ldr	r1, [pc, #56]	@ (8000b84 <parse_coordinates+0xa8>)
 8000b4a:	2000      	movs	r0, #0
 8000b4c:	f006 fcb8 	bl	80074c0 <strtok>
 8000b50:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
	    if (token == NULL) {
 8000b54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d101      	bne.n	8000b60 <parse_coordinates+0x84>
	        return false;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	e00b      	b.n	8000b78 <parse_coordinates+0x9c>
	    }
	    *y = atoi(token);
 8000b60:	f8d7 0114 	ldr.w	r0, [r7, #276]	@ 0x114
 8000b64:	f006 f9ec 	bl	8006f40 <atoi>
 8000b68:	4602      	mov	r2, r0
 8000b6a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000b6e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	601a      	str	r2, [r3, #0]

	    return true;
 8000b76:	2301      	movs	r3, #1
}
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	0800856c 	.word	0x0800856c

08000b88 <byteStuffing>:
//=======================OBSŁUGA RAMKI=========================
size_t byteStuffing(uint8_t *input, size_t input_len, uint8_t *output) {
 8000b88:	b480      	push	{r7}
 8000b8a:	b087      	sub	sp, #28
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	60f8      	str	r0, [r7, #12]
 8000b90:	60b9      	str	r1, [r7, #8]
 8000b92:	607a      	str	r2, [r7, #4]
    size_t j = 0;
 8000b94:	2300      	movs	r3, #0
 8000b96:	617b      	str	r3, [r7, #20]
    for (size_t i = 0; i < input_len; i++) {
 8000b98:	2300      	movs	r3, #0
 8000b9a:	613b      	str	r3, [r7, #16]
 8000b9c:	e04b      	b.n	8000c36 <byteStuffing+0xae>
        if (input[i] == ESCAPE_CHAR) {
 8000b9e:	68fa      	ldr	r2, [r7, #12]
 8000ba0:	693b      	ldr	r3, [r7, #16]
 8000ba2:	4413      	add	r3, r2
 8000ba4:	781b      	ldrb	r3, [r3, #0]
 8000ba6:	2b7d      	cmp	r3, #125	@ 0x7d
 8000ba8:	d10e      	bne.n	8000bc8 <byteStuffing+0x40>
            output[j++] = ESCAPE_CHAR;
 8000baa:	697b      	ldr	r3, [r7, #20]
 8000bac:	1c5a      	adds	r2, r3, #1
 8000bae:	617a      	str	r2, [r7, #20]
 8000bb0:	687a      	ldr	r2, [r7, #4]
 8000bb2:	4413      	add	r3, r2
 8000bb4:	227d      	movs	r2, #125	@ 0x7d
 8000bb6:	701a      	strb	r2, [r3, #0]
            output[j++] = ']';
 8000bb8:	697b      	ldr	r3, [r7, #20]
 8000bba:	1c5a      	adds	r2, r3, #1
 8000bbc:	617a      	str	r2, [r7, #20]
 8000bbe:	687a      	ldr	r2, [r7, #4]
 8000bc0:	4413      	add	r3, r2
 8000bc2:	225d      	movs	r2, #93	@ 0x5d
 8000bc4:	701a      	strb	r2, [r3, #0]
 8000bc6:	e033      	b.n	8000c30 <byteStuffing+0xa8>
        } else if (input[i] == '~') {
 8000bc8:	68fa      	ldr	r2, [r7, #12]
 8000bca:	693b      	ldr	r3, [r7, #16]
 8000bcc:	4413      	add	r3, r2
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	2b7e      	cmp	r3, #126	@ 0x7e
 8000bd2:	d10e      	bne.n	8000bf2 <byteStuffing+0x6a>
            output[j++] = ESCAPE_CHAR;
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	1c5a      	adds	r2, r3, #1
 8000bd8:	617a      	str	r2, [r7, #20]
 8000bda:	687a      	ldr	r2, [r7, #4]
 8000bdc:	4413      	add	r3, r2
 8000bde:	227d      	movs	r2, #125	@ 0x7d
 8000be0:	701a      	strb	r2, [r3, #0]
            output[j++] = '^';
 8000be2:	697b      	ldr	r3, [r7, #20]
 8000be4:	1c5a      	adds	r2, r3, #1
 8000be6:	617a      	str	r2, [r7, #20]
 8000be8:	687a      	ldr	r2, [r7, #4]
 8000bea:	4413      	add	r3, r2
 8000bec:	225e      	movs	r2, #94	@ 0x5e
 8000bee:	701a      	strb	r2, [r3, #0]
 8000bf0:	e01e      	b.n	8000c30 <byteStuffing+0xa8>
        } else if (input[i] == '`') {
 8000bf2:	68fa      	ldr	r2, [r7, #12]
 8000bf4:	693b      	ldr	r3, [r7, #16]
 8000bf6:	4413      	add	r3, r2
 8000bf8:	781b      	ldrb	r3, [r3, #0]
 8000bfa:	2b60      	cmp	r3, #96	@ 0x60
 8000bfc:	d10e      	bne.n	8000c1c <byteStuffing+0x94>
            output[j++] = ESCAPE_CHAR;
 8000bfe:	697b      	ldr	r3, [r7, #20]
 8000c00:	1c5a      	adds	r2, r3, #1
 8000c02:	617a      	str	r2, [r7, #20]
 8000c04:	687a      	ldr	r2, [r7, #4]
 8000c06:	4413      	add	r3, r2
 8000c08:	227d      	movs	r2, #125	@ 0x7d
 8000c0a:	701a      	strb	r2, [r3, #0]
            output[j++] = '&';
 8000c0c:	697b      	ldr	r3, [r7, #20]
 8000c0e:	1c5a      	adds	r2, r3, #1
 8000c10:	617a      	str	r2, [r7, #20]
 8000c12:	687a      	ldr	r2, [r7, #4]
 8000c14:	4413      	add	r3, r2
 8000c16:	2226      	movs	r2, #38	@ 0x26
 8000c18:	701a      	strb	r2, [r3, #0]
 8000c1a:	e009      	b.n	8000c30 <byteStuffing+0xa8>
        } else {
            output[j++] = input[i];
 8000c1c:	68fa      	ldr	r2, [r7, #12]
 8000c1e:	693b      	ldr	r3, [r7, #16]
 8000c20:	441a      	add	r2, r3
 8000c22:	697b      	ldr	r3, [r7, #20]
 8000c24:	1c59      	adds	r1, r3, #1
 8000c26:	6179      	str	r1, [r7, #20]
 8000c28:	6879      	ldr	r1, [r7, #4]
 8000c2a:	440b      	add	r3, r1
 8000c2c:	7812      	ldrb	r2, [r2, #0]
 8000c2e:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < input_len; i++) {
 8000c30:	693b      	ldr	r3, [r7, #16]
 8000c32:	3301      	adds	r3, #1
 8000c34:	613b      	str	r3, [r7, #16]
 8000c36:	693a      	ldr	r2, [r7, #16]
 8000c38:	68bb      	ldr	r3, [r7, #8]
 8000c3a:	429a      	cmp	r2, r3
 8000c3c:	d3af      	bcc.n	8000b9e <byteStuffing+0x16>
        }
    }
    return j;
 8000c3e:	697b      	ldr	r3, [r7, #20]
}
 8000c40:	4618      	mov	r0, r3
 8000c42:	371c      	adds	r7, #28
 8000c44:	46bd      	mov	sp, r7
 8000c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4a:	4770      	bx	lr

08000c4c <prepareFrame>:

void prepareFrame(uint8_t sender, uint8_t receiver, const char *command, const char *format, ...) {
 8000c4c:	b408      	push	{r3}
 8000c4e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c52:	f5ad 7d52 	sub.w	sp, sp, #840	@ 0x348
 8000c56:	af00      	add	r7, sp, #0
 8000c58:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8000c5c:	f5a3 7350 	sub.w	r3, r3, #832	@ 0x340
 8000c60:	601a      	str	r2, [r3, #0]
 8000c62:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8000c66:	f2a3 3339 	subw	r3, r3, #825	@ 0x339
 8000c6a:	4602      	mov	r2, r0
 8000c6c:	701a      	strb	r2, [r3, #0]
 8000c6e:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8000c72:	f2a3 333a 	subw	r3, r3, #826	@ 0x33a
 8000c76:	460a      	mov	r2, r1
 8000c78:	701a      	strb	r2, [r3, #0]
 8000c7a:	466b      	mov	r3, sp
 8000c7c:	461e      	mov	r6, r3
	Frame frame = {0};
 8000c7e:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8000c82:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000c86:	4618      	mov	r0, r3
 8000c88:	f44f 7385 	mov.w	r3, #266	@ 0x10a
 8000c8c:	461a      	mov	r2, r3
 8000c8e:	2100      	movs	r1, #0
 8000c90:	f006 fbe8 	bl	8007464 <memset>
	    frame.frame_start = FRAME_START;
 8000c94:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8000c98:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000c9c:	227e      	movs	r2, #126	@ 0x7e
 8000c9e:	701a      	strb	r2, [r3, #0]
	    frame.sender = sender;
 8000ca0:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8000ca4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000ca8:	f507 7252 	add.w	r2, r7, #840	@ 0x348
 8000cac:	f2a2 3239 	subw	r2, r2, #825	@ 0x339
 8000cb0:	7812      	ldrb	r2, [r2, #0]
 8000cb2:	705a      	strb	r2, [r3, #1]
	    frame.receiver = receiver;
 8000cb4:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8000cb8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000cbc:	f507 7252 	add.w	r2, r7, #840	@ 0x348
 8000cc0:	f2a2 323a 	subw	r2, r2, #826	@ 0x33a
 8000cc4:	7812      	ldrb	r2, [r2, #0]
 8000cc6:	709a      	strb	r2, [r3, #2]
	    strncpy((char *)frame.command, command, COMMAND_LENGTH);
 8000cc8:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8000ccc:	f5a3 7350 	sub.w	r3, r3, #832	@ 0x340
 8000cd0:	f507 7207 	add.w	r2, r7, #540	@ 0x21c
 8000cd4:	1cd0      	adds	r0, r2, #3
 8000cd6:	2203      	movs	r2, #3
 8000cd8:	6819      	ldr	r1, [r3, #0]
 8000cda:	f006 fbdd 	bl	8007498 <strncpy>

	    // Formatowanie danych
	    va_list args;
	    va_start(args, format);
 8000cde:	f507 725c 	add.w	r2, r7, #880	@ 0x370
 8000ce2:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8000ce6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8000cea:	601a      	str	r2, [r3, #0]
	    vsnprintf((char *)frame.data, MAX_DATA_SIZE, format, args);
 8000cec:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8000cf0:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8000cf4:	f507 7207 	add.w	r2, r7, #540	@ 0x21c
 8000cf8:	1d90      	adds	r0, r2, #6
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	f8d7 236c 	ldr.w	r2, [r7, #876]	@ 0x36c
 8000d00:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d04:	f006 fb80 	bl	8007408 <vsniprintf>
	    va_end(args);

	    // Oblicz długość danych
	    size_t data_len = strlen((const char *)frame.data);
 8000d08:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 8000d0c:	3306      	adds	r3, #6
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f7ff fa5e 	bl	80001d0 <strlen>
 8000d14:	f8c7 0340 	str.w	r0, [r7, #832]	@ 0x340

	    // Przygotowanie danych do obliczenia CRC
	    size_t crc_input_len = 2 + COMMAND_LENGTH + data_len;
 8000d18:	f8d7 3340 	ldr.w	r3, [r7, #832]	@ 0x340
 8000d1c:	3305      	adds	r3, #5
 8000d1e:	f8c7 333c 	str.w	r3, [r7, #828]	@ 0x33c
	    uint8_t crc_input[crc_input_len];
 8000d22:	f8d7 133c 	ldr.w	r1, [r7, #828]	@ 0x33c
 8000d26:	460b      	mov	r3, r1
 8000d28:	3b01      	subs	r3, #1
 8000d2a:	f8c7 3338 	str.w	r3, [r7, #824]	@ 0x338
 8000d2e:	2300      	movs	r3, #0
 8000d30:	6039      	str	r1, [r7, #0]
 8000d32:	607b      	str	r3, [r7, #4]
 8000d34:	f04f 0200 	mov.w	r2, #0
 8000d38:	f04f 0300 	mov.w	r3, #0
 8000d3c:	6878      	ldr	r0, [r7, #4]
 8000d3e:	00c3      	lsls	r3, r0, #3
 8000d40:	6838      	ldr	r0, [r7, #0]
 8000d42:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000d46:	6838      	ldr	r0, [r7, #0]
 8000d48:	00c2      	lsls	r2, r0, #3
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	468a      	mov	sl, r1
 8000d4e:	469b      	mov	fp, r3
 8000d50:	f04f 0200 	mov.w	r2, #0
 8000d54:	f04f 0300 	mov.w	r3, #0
 8000d58:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8000d5c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8000d60:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8000d64:	1dcb      	adds	r3, r1, #7
 8000d66:	08db      	lsrs	r3, r3, #3
 8000d68:	00db      	lsls	r3, r3, #3
 8000d6a:	ebad 0d03 	sub.w	sp, sp, r3
 8000d6e:	466b      	mov	r3, sp
 8000d70:	3300      	adds	r3, #0
 8000d72:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334
	    crc_input[0] = frame.sender;
 8000d76:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8000d7a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000d7e:	785a      	ldrb	r2, [r3, #1]
 8000d80:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 8000d84:	701a      	strb	r2, [r3, #0]
	    crc_input[1] = frame.receiver;
 8000d86:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8000d8a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000d8e:	789a      	ldrb	r2, [r3, #2]
 8000d90:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 8000d94:	705a      	strb	r2, [r3, #1]
	    memcpy(crc_input + 2, frame.command, COMMAND_LENGTH);
 8000d96:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 8000d9a:	1c9a      	adds	r2, r3, #2
 8000d9c:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8000da0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000da4:	3303      	adds	r3, #3
 8000da6:	8819      	ldrh	r1, [r3, #0]
 8000da8:	789b      	ldrb	r3, [r3, #2]
 8000daa:	8011      	strh	r1, [r2, #0]
 8000dac:	7093      	strb	r3, [r2, #2]
	    memcpy(crc_input + 2 + COMMAND_LENGTH, frame.data, data_len);
 8000dae:	f8d7 3334 	ldr.w	r3, [r7, #820]	@ 0x334
 8000db2:	1d58      	adds	r0, r3, #5
 8000db4:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 8000db8:	3306      	adds	r3, #6
 8000dba:	f8d7 2340 	ldr.w	r2, [r7, #832]	@ 0x340
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	f006 fc4d 	bl	800765e <memcpy>

	    // Obliczanie CRC
	    char crc_output[2]; // Tablica na wynik CRC
	    calculate_crc16(crc_input, crc_input_len, crc_output);
 8000dc4:	f507 7305 	add.w	r3, r7, #532	@ 0x214
 8000dc8:	461a      	mov	r2, r3
 8000dca:	f8d7 133c 	ldr.w	r1, [r7, #828]	@ 0x33c
 8000dce:	f8d7 0334 	ldr.w	r0, [r7, #820]	@ 0x334
 8000dd2:	f7ff fcb7 	bl	8000744 <calculate_crc16>

	    // Przygotowanie do byte-stuffingu
	    uint8_t raw_payload[2 + COMMAND_LENGTH + data_len + 2];
 8000dd6:	f8d7 3340 	ldr.w	r3, [r7, #832]	@ 0x340
 8000dda:	1dd9      	adds	r1, r3, #7
 8000ddc:	460b      	mov	r3, r1
 8000dde:	3b01      	subs	r3, #1
 8000de0:	f8c7 3330 	str.w	r3, [r7, #816]	@ 0x330
 8000de4:	2300      	movs	r3, #0
 8000de6:	4688      	mov	r8, r1
 8000de8:	4699      	mov	r9, r3
 8000dea:	f04f 0200 	mov.w	r2, #0
 8000dee:	f04f 0300 	mov.w	r3, #0
 8000df2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000df6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000dfa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000dfe:	2300      	movs	r3, #0
 8000e00:	460c      	mov	r4, r1
 8000e02:	461d      	mov	r5, r3
 8000e04:	f04f 0200 	mov.w	r2, #0
 8000e08:	f04f 0300 	mov.w	r3, #0
 8000e0c:	00eb      	lsls	r3, r5, #3
 8000e0e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000e12:	00e2      	lsls	r2, r4, #3
 8000e14:	1dcb      	adds	r3, r1, #7
 8000e16:	08db      	lsrs	r3, r3, #3
 8000e18:	00db      	lsls	r3, r3, #3
 8000e1a:	ebad 0d03 	sub.w	sp, sp, r3
 8000e1e:	466b      	mov	r3, sp
 8000e20:	3300      	adds	r3, #0
 8000e22:	f8c7 332c 	str.w	r3, [r7, #812]	@ 0x32c
	    raw_payload[0] = frame.sender;
 8000e26:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8000e2a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000e2e:	785a      	ldrb	r2, [r3, #1]
 8000e30:	f8d7 332c 	ldr.w	r3, [r7, #812]	@ 0x32c
 8000e34:	701a      	strb	r2, [r3, #0]
	    raw_payload[1] = frame.receiver;
 8000e36:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8000e3a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000e3e:	789a      	ldrb	r2, [r3, #2]
 8000e40:	f8d7 332c 	ldr.w	r3, [r7, #812]	@ 0x32c
 8000e44:	705a      	strb	r2, [r3, #1]
	    memcpy(raw_payload + 2, frame.command, COMMAND_LENGTH);
 8000e46:	f8d7 332c 	ldr.w	r3, [r7, #812]	@ 0x32c
 8000e4a:	1c9a      	adds	r2, r3, #2
 8000e4c:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8000e50:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000e54:	3303      	adds	r3, #3
 8000e56:	8819      	ldrh	r1, [r3, #0]
 8000e58:	789b      	ldrb	r3, [r3, #2]
 8000e5a:	8011      	strh	r1, [r2, #0]
 8000e5c:	7093      	strb	r3, [r2, #2]
	    memcpy(raw_payload + 2 + COMMAND_LENGTH, frame.data, data_len);
 8000e5e:	f8d7 332c 	ldr.w	r3, [r7, #812]	@ 0x32c
 8000e62:	1d58      	adds	r0, r3, #5
 8000e64:	f507 7307 	add.w	r3, r7, #540	@ 0x21c
 8000e68:	3306      	adds	r3, #6
 8000e6a:	f8d7 2340 	ldr.w	r2, [r7, #832]	@ 0x340
 8000e6e:	4619      	mov	r1, r3
 8000e70:	f006 fbf5 	bl	800765e <memcpy>
	    raw_payload[2 + COMMAND_LENGTH + data_len] = (uint8_t)crc_output[0]; // Pierwszy bajt CRC
 8000e74:	f8d7 3340 	ldr.w	r3, [r7, #832]	@ 0x340
 8000e78:	3305      	adds	r3, #5
 8000e7a:	f507 7252 	add.w	r2, r7, #840	@ 0x348
 8000e7e:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 8000e82:	7811      	ldrb	r1, [r2, #0]
 8000e84:	f8d7 232c 	ldr.w	r2, [r7, #812]	@ 0x32c
 8000e88:	54d1      	strb	r1, [r2, r3]
	    raw_payload[2 + COMMAND_LENGTH + data_len + 1] = (uint8_t)crc_output[1]; // Drugi bajt CRC
 8000e8a:	f8d7 3340 	ldr.w	r3, [r7, #832]	@ 0x340
 8000e8e:	3306      	adds	r3, #6
 8000e90:	f507 7252 	add.w	r2, r7, #840	@ 0x348
 8000e94:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 8000e98:	7851      	ldrb	r1, [r2, #1]
 8000e9a:	f8d7 232c 	ldr.w	r2, [r7, #812]	@ 0x32c
 8000e9e:	54d1      	strb	r1, [r2, r3]

	    uint8_t stuffed_payload[512];
	    size_t stuffed_len = byteStuffing(raw_payload, 2 + COMMAND_LENGTH + data_len + 2, stuffed_payload);
 8000ea0:	f8d7 3340 	ldr.w	r3, [r7, #832]	@ 0x340
 8000ea4:	3307      	adds	r3, #7
 8000ea6:	f107 0214 	add.w	r2, r7, #20
 8000eaa:	4619      	mov	r1, r3
 8000eac:	f8d7 032c 	ldr.w	r0, [r7, #812]	@ 0x32c
 8000eb0:	f7ff fe6a 	bl	8000b88 <byteStuffing>
 8000eb4:	f8c7 0328 	str.w	r0, [r7, #808]	@ 0x328

	    // Wysyłanie ramki
	    USART_fsend("%c", FRAME_START); // Wyślij początek ramki
 8000eb8:	217e      	movs	r1, #126	@ 0x7e
 8000eba:	4815      	ldr	r0, [pc, #84]	@ (8000f10 <prepareFrame+0x2c4>)
 8000ebc:	f7ff fb9a 	bl	80005f4 <USART_fsend>
	    for (size_t i = 0; i < stuffed_len; i++) {
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	f8c7 3344 	str.w	r3, [r7, #836]	@ 0x344
 8000ec6:	e010      	b.n	8000eea <prepareFrame+0x29e>
	        USART_fsend("%c", stuffed_payload[i]); // Wyślij dane po byte-stuffingu
 8000ec8:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8000ecc:	f5a3 724d 	sub.w	r2, r3, #820	@ 0x334
 8000ed0:	f8d7 3344 	ldr.w	r3, [r7, #836]	@ 0x344
 8000ed4:	4413      	add	r3, r2
 8000ed6:	781b      	ldrb	r3, [r3, #0]
 8000ed8:	4619      	mov	r1, r3
 8000eda:	480d      	ldr	r0, [pc, #52]	@ (8000f10 <prepareFrame+0x2c4>)
 8000edc:	f7ff fb8a 	bl	80005f4 <USART_fsend>
	    for (size_t i = 0; i < stuffed_len; i++) {
 8000ee0:	f8d7 3344 	ldr.w	r3, [r7, #836]	@ 0x344
 8000ee4:	3301      	adds	r3, #1
 8000ee6:	f8c7 3344 	str.w	r3, [r7, #836]	@ 0x344
 8000eea:	f8d7 2344 	ldr.w	r2, [r7, #836]	@ 0x344
 8000eee:	f8d7 3328 	ldr.w	r3, [r7, #808]	@ 0x328
 8000ef2:	429a      	cmp	r2, r3
 8000ef4:	d3e8      	bcc.n	8000ec8 <prepareFrame+0x27c>
	    }
	    USART_fsend("%c", FRAME_END); // Wyślij koniec ramki
 8000ef6:	2160      	movs	r1, #96	@ 0x60
 8000ef8:	4805      	ldr	r0, [pc, #20]	@ (8000f10 <prepareFrame+0x2c4>)
 8000efa:	f7ff fb7b 	bl	80005f4 <USART_fsend>
 8000efe:	46b5      	mov	sp, r6
}
 8000f00:	bf00      	nop
 8000f02:	f507 7752 	add.w	r7, r7, #840	@ 0x348
 8000f06:	46bd      	mov	sp, r7
 8000f08:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000f0c:	b001      	add	sp, #4
 8000f0e:	4770      	bx	lr
 8000f10:	08008570 	.word	0x08008570

08000f14 <decodeFrame>:


bool decodeFrame(char *bx, Receive_Frame *frame, uint8_t len) {
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b088      	sub	sp, #32
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	60f8      	str	r0, [r7, #12]
 8000f1c:	60b9      	str	r1, [r7, #8]
 8000f1e:	4613      	mov	r3, r2
 8000f20:	71fb      	strb	r3, [r7, #7]
    char ownCrc[2];
    char incCrc[2];
    //USART_fsend("\r\ndlugosc: %d\r\n",len);
        if(len >= MIN_DECODED_FRAME_LEN && len <= MAX_FRAME_LEN) {
 8000f22:	79fb      	ldrb	r3, [r7, #7]
 8000f24:	2b06      	cmp	r3, #6
 8000f26:	d955      	bls.n	8000fd4 <decodeFrame+0xc0>
            //USART_fsend("bede zapisywac ramke w strukturze\r\n");
            uint8_t k = 0;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	76fb      	strb	r3, [r7, #27]
            frame->receiver = bx[k++];
 8000f2c:	7efb      	ldrb	r3, [r7, #27]
 8000f2e:	1c5a      	adds	r2, r3, #1
 8000f30:	76fa      	strb	r2, [r7, #27]
 8000f32:	461a      	mov	r2, r3
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	4413      	add	r3, r2
 8000f38:	781a      	ldrb	r2, [r3, #0]
 8000f3a:	68bb      	ldr	r3, [r7, #8]
 8000f3c:	701a      	strb	r2, [r3, #0]
            frame->sender = bx[k++];
 8000f3e:	7efb      	ldrb	r3, [r7, #27]
 8000f40:	1c5a      	adds	r2, r3, #1
 8000f42:	76fa      	strb	r2, [r7, #27]
 8000f44:	461a      	mov	r2, r3
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	4413      	add	r3, r2
 8000f4a:	781a      	ldrb	r2, [r3, #0]
 8000f4c:	68bb      	ldr	r3, [r7, #8]
 8000f4e:	705a      	strb	r2, [r3, #1]
            memcpy(frame->command, &bx[k],COMMAND_LENGTH);
 8000f50:	68bb      	ldr	r3, [r7, #8]
 8000f52:	1c98      	adds	r0, r3, #2
 8000f54:	7efb      	ldrb	r3, [r7, #27]
 8000f56:	68fa      	ldr	r2, [r7, #12]
 8000f58:	4413      	add	r3, r2
 8000f5a:	2203      	movs	r2, #3
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	f006 fb7e 	bl	800765e <memcpy>
            k += COMMAND_LENGTH;
 8000f62:	7efb      	ldrb	r3, [r7, #27]
 8000f64:	3303      	adds	r3, #3
 8000f66:	76fb      	strb	r3, [r7, #27]
            uint8_t data_len = len - MIN_DECODED_FRAME_LEN;
 8000f68:	79fb      	ldrb	r3, [r7, #7]
 8000f6a:	3b07      	subs	r3, #7
 8000f6c:	76bb      	strb	r3, [r7, #26]
            memcpy(frame->data, &bx[k],data_len);
 8000f6e:	68bb      	ldr	r3, [r7, #8]
 8000f70:	1d58      	adds	r0, r3, #5
 8000f72:	7efb      	ldrb	r3, [r7, #27]
 8000f74:	68fa      	ldr	r2, [r7, #12]
 8000f76:	4413      	add	r3, r2
 8000f78:	7eba      	ldrb	r2, [r7, #26]
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	f006 fb6f 	bl	800765e <memcpy>
            k += data_len;
 8000f80:	7efa      	ldrb	r2, [r7, #27]
 8000f82:	7ebb      	ldrb	r3, [r7, #26]
 8000f84:	4413      	add	r3, r2
 8000f86:	76fb      	strb	r3, [r7, #27]
            memcpy(incCrc, &bx[k], 2);
 8000f88:	7efb      	ldrb	r3, [r7, #27]
 8000f8a:	68fa      	ldr	r2, [r7, #12]
 8000f8c:	4413      	add	r3, r2
 8000f8e:	881b      	ldrh	r3, [r3, #0]
 8000f90:	b29b      	uxth	r3, r3
 8000f92:	82bb      	strh	r3, [r7, #20]
            calculate_crc16((uint8_t *)frame, k, ownCrc);
 8000f94:	7efb      	ldrb	r3, [r7, #27]
 8000f96:	f107 0218 	add.w	r2, r7, #24
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	68b8      	ldr	r0, [r7, #8]
 8000f9e:	f7ff fbd1 	bl	8000744 <calculate_crc16>
            for (int l = 0; l < 2; l++) {
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	61fb      	str	r3, [r7, #28]
 8000fa6:	e010      	b.n	8000fca <decodeFrame+0xb6>
                if(ownCrc[l] != incCrc[l]) {
 8000fa8:	f107 0218 	add.w	r2, r7, #24
 8000fac:	69fb      	ldr	r3, [r7, #28]
 8000fae:	4413      	add	r3, r2
 8000fb0:	781a      	ldrb	r2, [r3, #0]
 8000fb2:	f107 0114 	add.w	r1, r7, #20
 8000fb6:	69fb      	ldr	r3, [r7, #28]
 8000fb8:	440b      	add	r3, r1
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	429a      	cmp	r2, r3
 8000fbe:	d001      	beq.n	8000fc4 <decodeFrame+0xb0>
                    return false;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	e008      	b.n	8000fd6 <decodeFrame+0xc2>
            for (int l = 0; l < 2; l++) {
 8000fc4:	69fb      	ldr	r3, [r7, #28]
 8000fc6:	3301      	adds	r3, #1
 8000fc8:	61fb      	str	r3, [r7, #28]
 8000fca:	69fb      	ldr	r3, [r7, #28]
 8000fcc:	2b01      	cmp	r3, #1
 8000fce:	ddeb      	ble.n	8000fa8 <decodeFrame+0x94>
                }
            }
            return true; // crc zosta?o pomy?lnie por?wnanie
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	e000      	b.n	8000fd6 <decodeFrame+0xc2>
        }
    return false; // ramka niepoprawna
 8000fd4:	2300      	movs	r3, #0
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3720      	adds	r7, #32
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
	...

08000fe0 <handleCommand>:


void handleCommand(Receive_Frame *frame)
{
 8000fe0:	b5b0      	push	{r4, r5, r7, lr}
 8000fe2:	b092      	sub	sp, #72	@ 0x48
 8000fe4:	af02      	add	r7, sp, #8
 8000fe6:	6078      	str	r0, [r7, #4]
	CommandEntry commandTable[COMMAND_COUNT] = {
 8000fe8:	4b3b      	ldr	r3, [pc, #236]	@ (80010d8 <handleCommand+0xf8>)
 8000fea:	f107 0414 	add.w	r4, r7, #20
 8000fee:	461d      	mov	r5, r3
 8000ff0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ff2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ff4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ff6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ff8:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000ffc:	e884 0003 	stmia.w	r4, {r0, r1}
			{"ONP", executeONP},
			{"ONT", executeONT},
			{"ONN", executeONN},
			{"OFF", executeOFF}
	};
	for (int i = 0; i < COMMAND_COUNT; i++) {
 8001000:	2300      	movs	r3, #0
 8001002:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001004:	e056      	b.n	80010b4 <handleCommand+0xd4>
	        if (strncmp(frame->command, commandTable[i].command, COMMAND_LENGTH) == 0) {
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	1c98      	adds	r0, r3, #2
 800100a:	f107 0214 	add.w	r2, r7, #20
 800100e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001010:	00db      	lsls	r3, r3, #3
 8001012:	4413      	add	r3, r2
 8001014:	2203      	movs	r2, #3
 8001016:	4619      	mov	r1, r3
 8001018:	f006 fa2c 	bl	8007474 <strncmp>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d145      	bne.n	80010ae <handleCommand+0xce>
	            // Parsowanie współrzędnych z `data`
	            int x, y;
	            if (parse_coordinates(frame->data, &x, &y)) {
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	3305      	adds	r3, #5
 8001026:	f107 020c 	add.w	r2, r7, #12
 800102a:	f107 0110 	add.w	r1, r7, #16
 800102e:	4618      	mov	r0, r3
 8001030:	f7ff fd54 	bl	8000adc <parse_coordinates>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d02c      	beq.n	8001094 <handleCommand+0xb4>
	                // Sprawdzenie zakresu współrzędnych
	                if (is_within_bounds(x, y)) {
 800103a:	693b      	ldr	r3, [r7, #16]
 800103c:	68fa      	ldr	r2, [r7, #12]
 800103e:	4611      	mov	r1, r2
 8001040:	4618      	mov	r0, r3
 8001042:	f7ff fd2d 	bl	8000aa0 <is_within_bounds>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d015      	beq.n	8001078 <handleCommand+0x98>
	                    prepareFrame(STM32_ADDR, PC_ADDR, "BCK", " Wspolrzedne poprawne: x = %d, y = %d ", x, y);
 800104c:	693b      	ldr	r3, [r7, #16]
 800104e:	68fa      	ldr	r2, [r7, #12]
 8001050:	9201      	str	r2, [sp, #4]
 8001052:	9300      	str	r3, [sp, #0]
 8001054:	4b21      	ldr	r3, [pc, #132]	@ (80010dc <handleCommand+0xfc>)
 8001056:	4a22      	ldr	r2, [pc, #136]	@ (80010e0 <handleCommand+0x100>)
 8001058:	2167      	movs	r1, #103	@ 0x67
 800105a:	2068      	movs	r0, #104	@ 0x68
 800105c:	f7ff fdf6 	bl	8000c4c <prepareFrame>
	                    USART_fsend("\r\n");
 8001060:	4820      	ldr	r0, [pc, #128]	@ (80010e4 <handleCommand+0x104>)
 8001062:	f7ff fac7 	bl	80005f4 <USART_fsend>
	                    commandTable[i].function(frame); // Wywołaj przypisaną funkcję
 8001066:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001068:	00db      	lsls	r3, r3, #3
 800106a:	3340      	adds	r3, #64	@ 0x40
 800106c:	443b      	add	r3, r7
 800106e:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8001072:	6878      	ldr	r0, [r7, #4]
 8001074:	4798      	blx	r3
	                    return;
 8001076:	e02c      	b.n	80010d2 <handleCommand+0xf2>
	                } else {
	                    prepareFrame(STM32_ADDR, PC_ADDR, "BCK", " Współrzędne poza zakresem: x = %d, y = %d ", x, y);
 8001078:	693b      	ldr	r3, [r7, #16]
 800107a:	68fa      	ldr	r2, [r7, #12]
 800107c:	9201      	str	r2, [sp, #4]
 800107e:	9300      	str	r3, [sp, #0]
 8001080:	4b19      	ldr	r3, [pc, #100]	@ (80010e8 <handleCommand+0x108>)
 8001082:	4a17      	ldr	r2, [pc, #92]	@ (80010e0 <handleCommand+0x100>)
 8001084:	2167      	movs	r1, #103	@ 0x67
 8001086:	2068      	movs	r0, #104	@ 0x68
 8001088:	f7ff fde0 	bl	8000c4c <prepareFrame>
	                    USART_fsend("\r\n");
 800108c:	4815      	ldr	r0, [pc, #84]	@ (80010e4 <handleCommand+0x104>)
 800108e:	f7ff fab1 	bl	80005f4 <USART_fsend>
	                    return;
 8001092:	e01e      	b.n	80010d2 <handleCommand+0xf2>
	                }
	            } else {
	                prepareFrame(STM32_ADDR, PC_ADDR, "BCK", " Błąd parsowania współrzędnych w danych: %s\r\n ", frame->data);
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	3305      	adds	r3, #5
 8001098:	9300      	str	r3, [sp, #0]
 800109a:	4b14      	ldr	r3, [pc, #80]	@ (80010ec <handleCommand+0x10c>)
 800109c:	4a10      	ldr	r2, [pc, #64]	@ (80010e0 <handleCommand+0x100>)
 800109e:	2167      	movs	r1, #103	@ 0x67
 80010a0:	2068      	movs	r0, #104	@ 0x68
 80010a2:	f7ff fdd3 	bl	8000c4c <prepareFrame>
	                USART_fsend("\r\n");
 80010a6:	480f      	ldr	r0, [pc, #60]	@ (80010e4 <handleCommand+0x104>)
 80010a8:	f7ff faa4 	bl	80005f4 <USART_fsend>
	                return;
 80010ac:	e011      	b.n	80010d2 <handleCommand+0xf2>
	for (int i = 0; i < COMMAND_COUNT; i++) {
 80010ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80010b0:	3301      	adds	r3, #1
 80010b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80010b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80010b6:	2b04      	cmp	r3, #4
 80010b8:	dda5      	ble.n	8001006 <handleCommand+0x26>
	            }
	        }
	    }
	    prepareFrame(STM32_ADDR, PC_ADDR, "BCK", " Nieznana komenda: %s\r\n ", frame->command);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	3302      	adds	r3, #2
 80010be:	9300      	str	r3, [sp, #0]
 80010c0:	4b0b      	ldr	r3, [pc, #44]	@ (80010f0 <handleCommand+0x110>)
 80010c2:	4a07      	ldr	r2, [pc, #28]	@ (80010e0 <handleCommand+0x100>)
 80010c4:	2167      	movs	r1, #103	@ 0x67
 80010c6:	2068      	movs	r0, #104	@ 0x68
 80010c8:	f7ff fdc0 	bl	8000c4c <prepareFrame>
	    USART_fsend("\r\n");
 80010cc:	4805      	ldr	r0, [pc, #20]	@ (80010e4 <handleCommand+0x104>)
 80010ce:	f7ff fa91 	bl	80005f4 <USART_fsend>
}
 80010d2:	3740      	adds	r7, #64	@ 0x40
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bdb0      	pop	{r4, r5, r7, pc}
 80010d8:	08008620 	.word	0x08008620
 80010dc:	08008574 	.word	0x08008574
 80010e0:	080084e8 	.word	0x080084e8
 80010e4:	0800859c 	.word	0x0800859c
 80010e8:	080085a0 	.word	0x080085a0
 80010ec:	080085d0 	.word	0x080085d0
 80010f0:	08008604 	.word	0x08008604

080010f4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b088      	sub	sp, #32
 80010f8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010fa:	f107 030c 	add.w	r3, r7, #12
 80010fe:	2200      	movs	r2, #0
 8001100:	601a      	str	r2, [r3, #0]
 8001102:	605a      	str	r2, [r3, #4]
 8001104:	609a      	str	r2, [r3, #8]
 8001106:	60da      	str	r2, [r3, #12]
 8001108:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800110a:	4b1e      	ldr	r3, [pc, #120]	@ (8001184 <MX_GPIO_Init+0x90>)
 800110c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800110e:	4a1d      	ldr	r2, [pc, #116]	@ (8001184 <MX_GPIO_Init+0x90>)
 8001110:	f043 0304 	orr.w	r3, r3, #4
 8001114:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001116:	4b1b      	ldr	r3, [pc, #108]	@ (8001184 <MX_GPIO_Init+0x90>)
 8001118:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800111a:	f003 0304 	and.w	r3, r3, #4
 800111e:	60bb      	str	r3, [r7, #8]
 8001120:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001122:	4b18      	ldr	r3, [pc, #96]	@ (8001184 <MX_GPIO_Init+0x90>)
 8001124:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001126:	4a17      	ldr	r2, [pc, #92]	@ (8001184 <MX_GPIO_Init+0x90>)
 8001128:	f043 0301 	orr.w	r3, r3, #1
 800112c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800112e:	4b15      	ldr	r3, [pc, #84]	@ (8001184 <MX_GPIO_Init+0x90>)
 8001130:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001132:	f003 0301 	and.w	r3, r3, #1
 8001136:	607b      	str	r3, [r7, #4]
 8001138:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800113a:	4b12      	ldr	r3, [pc, #72]	@ (8001184 <MX_GPIO_Init+0x90>)
 800113c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800113e:	4a11      	ldr	r2, [pc, #68]	@ (8001184 <MX_GPIO_Init+0x90>)
 8001140:	f043 0302 	orr.w	r3, r3, #2
 8001144:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001146:	4b0f      	ldr	r3, [pc, #60]	@ (8001184 <MX_GPIO_Init+0x90>)
 8001148:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800114a:	f003 0302 	and.w	r3, r3, #2
 800114e:	603b      	str	r3, [r7, #0]
 8001150:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RST_Pin|DC_Pin|CS_Pin, GPIO_PIN_RESET);
 8001152:	2200      	movs	r2, #0
 8001154:	f641 0104 	movw	r1, #6148	@ 0x1804
 8001158:	480b      	ldr	r0, [pc, #44]	@ (8001188 <MX_GPIO_Init+0x94>)
 800115a:	f001 f9a5 	bl	80024a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = RST_Pin|DC_Pin|CS_Pin;
 800115e:	f641 0304 	movw	r3, #6148	@ 0x1804
 8001162:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001164:	2301      	movs	r3, #1
 8001166:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001168:	2300      	movs	r3, #0
 800116a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800116c:	2300      	movs	r3, #0
 800116e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001170:	f107 030c 	add.w	r3, r7, #12
 8001174:	4619      	mov	r1, r3
 8001176:	4804      	ldr	r0, [pc, #16]	@ (8001188 <MX_GPIO_Init+0x94>)
 8001178:	f000 ffec 	bl	8002154 <HAL_GPIO_Init>

}
 800117c:	bf00      	nop
 800117e:	3720      	adds	r7, #32
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	40021000 	.word	0x40021000
 8001188:	48000400 	.word	0x48000400

0800118c <lcd_cmd>:
		CMD(ST7735S_COLMOD), 0x05,
		CMD(ST7735S_MADCTL), 0xa0,
};

static void lcd_cmd(uint8_t cmd)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0
 8001192:	4603      	mov	r3, r0
 8001194:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_RESET);
 8001196:	2200      	movs	r2, #0
 8001198:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800119c:	480c      	ldr	r0, [pc, #48]	@ (80011d0 <lcd_cmd+0x44>)
 800119e:	f001 f983 	bl	80024a8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 80011a2:	2200      	movs	r2, #0
 80011a4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80011a8:	4809      	ldr	r0, [pc, #36]	@ (80011d0 <lcd_cmd+0x44>)
 80011aa:	f001 f97d 	bl	80024a8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &cmd, 1, HAL_MAX_DELAY);
 80011ae:	1df9      	adds	r1, r7, #7
 80011b0:	f04f 33ff 	mov.w	r3, #4294967295
 80011b4:	2201      	movs	r2, #1
 80011b6:	4807      	ldr	r0, [pc, #28]	@ (80011d4 <lcd_cmd+0x48>)
 80011b8:	f002 fd51 	bl	8003c5e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 80011bc:	2201      	movs	r2, #1
 80011be:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80011c2:	4803      	ldr	r0, [pc, #12]	@ (80011d0 <lcd_cmd+0x44>)
 80011c4:	f001 f970 	bl	80024a8 <HAL_GPIO_WritePin>
}
 80011c8:	bf00      	nop
 80011ca:	3708      	adds	r7, #8
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	48000400 	.word	0x48000400
 80011d4:	2000ad2c 	.word	0x2000ad2c

080011d8 <lcd_data>:
static void lcd_data(uint8_t data)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
 80011de:	4603      	mov	r3, r0
 80011e0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_SET);
 80011e2:	2201      	movs	r2, #1
 80011e4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80011e8:	480c      	ldr	r0, [pc, #48]	@ (800121c <lcd_data+0x44>)
 80011ea:	f001 f95d 	bl	80024a8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 80011ee:	2200      	movs	r2, #0
 80011f0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80011f4:	4809      	ldr	r0, [pc, #36]	@ (800121c <lcd_data+0x44>)
 80011f6:	f001 f957 	bl	80024a8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &data, 1, HAL_MAX_DELAY);
 80011fa:	1df9      	adds	r1, r7, #7
 80011fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001200:	2201      	movs	r2, #1
 8001202:	4807      	ldr	r0, [pc, #28]	@ (8001220 <lcd_data+0x48>)
 8001204:	f002 fd2b 	bl	8003c5e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8001208:	2201      	movs	r2, #1
 800120a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800120e:	4803      	ldr	r0, [pc, #12]	@ (800121c <lcd_data+0x44>)
 8001210:	f001 f94a 	bl	80024a8 <HAL_GPIO_WritePin>
}
 8001214:	bf00      	nop
 8001216:	3708      	adds	r7, #8
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	48000400 	.word	0x48000400
 8001220:	2000ad2c 	.word	0x2000ad2c

08001224 <lcd_send>:
static void lcd_send(uint16_t value)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
 800122a:	4603      	mov	r3, r0
 800122c:	80fb      	strh	r3, [r7, #6]
	if (value & 0x100) {
 800122e:	88fb      	ldrh	r3, [r7, #6]
 8001230:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001234:	2b00      	cmp	r3, #0
 8001236:	d005      	beq.n	8001244 <lcd_send+0x20>
		lcd_cmd(value);
 8001238:	88fb      	ldrh	r3, [r7, #6]
 800123a:	b2db      	uxtb	r3, r3
 800123c:	4618      	mov	r0, r3
 800123e:	f7ff ffa5 	bl	800118c <lcd_cmd>
	} else {
		lcd_data(value);
	}
}
 8001242:	e004      	b.n	800124e <lcd_send+0x2a>
		lcd_data(value);
 8001244:	88fb      	ldrh	r3, [r7, #6]
 8001246:	b2db      	uxtb	r3, r3
 8001248:	4618      	mov	r0, r3
 800124a:	f7ff ffc5 	bl	80011d8 <lcd_data>
}
 800124e:	bf00      	nop
 8001250:	3708      	adds	r7, #8
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}

08001256 <lcd_data16>:
static void lcd_data16(uint16_t value)
{
 8001256:	b580      	push	{r7, lr}
 8001258:	b082      	sub	sp, #8
 800125a:	af00      	add	r7, sp, #0
 800125c:	4603      	mov	r3, r0
 800125e:	80fb      	strh	r3, [r7, #6]
	lcd_data(value >> 8);
 8001260:	88fb      	ldrh	r3, [r7, #6]
 8001262:	0a1b      	lsrs	r3, r3, #8
 8001264:	b29b      	uxth	r3, r3
 8001266:	b2db      	uxtb	r3, r3
 8001268:	4618      	mov	r0, r3
 800126a:	f7ff ffb5 	bl	80011d8 <lcd_data>
	lcd_data(value);
 800126e:	88fb      	ldrh	r3, [r7, #6]
 8001270:	b2db      	uxtb	r3, r3
 8001272:	4618      	mov	r0, r3
 8001274:	f7ff ffb0 	bl	80011d8 <lcd_data>
}
 8001278:	bf00      	nop
 800127a:	3708      	adds	r7, #8
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}

08001280 <lcd_set_window>:
static void lcd_set_window(int x, int y, int width, int height)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b084      	sub	sp, #16
 8001284:	af00      	add	r7, sp, #0
 8001286:	60f8      	str	r0, [r7, #12]
 8001288:	60b9      	str	r1, [r7, #8]
 800128a:	607a      	str	r2, [r7, #4]
 800128c:	603b      	str	r3, [r7, #0]
  lcd_cmd(ST7735S_CASET);
 800128e:	202a      	movs	r0, #42	@ 0x2a
 8001290:	f7ff ff7c 	bl	800118c <lcd_cmd>
  lcd_data16(LCD_OFFSET_X + x);
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	b29b      	uxth	r3, r3
 8001298:	3301      	adds	r3, #1
 800129a:	b29b      	uxth	r3, r3
 800129c:	4618      	mov	r0, r3
 800129e:	f7ff ffda 	bl	8001256 <lcd_data16>
  lcd_data16(LCD_OFFSET_X + x + width - 1);
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	b29a      	uxth	r2, r3
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	b29b      	uxth	r3, r3
 80012aa:	4413      	add	r3, r2
 80012ac:	b29b      	uxth	r3, r3
 80012ae:	4618      	mov	r0, r3
 80012b0:	f7ff ffd1 	bl	8001256 <lcd_data16>

  lcd_cmd(ST7735S_RASET);
 80012b4:	202b      	movs	r0, #43	@ 0x2b
 80012b6:	f7ff ff69 	bl	800118c <lcd_cmd>
  lcd_data16(LCD_OFFSET_Y + y);
 80012ba:	68bb      	ldr	r3, [r7, #8]
 80012bc:	b29b      	uxth	r3, r3
 80012be:	3302      	adds	r3, #2
 80012c0:	b29b      	uxth	r3, r3
 80012c2:	4618      	mov	r0, r3
 80012c4:	f7ff ffc7 	bl	8001256 <lcd_data16>
  lcd_data16(LCD_OFFSET_Y + y + height- 1);
 80012c8:	68bb      	ldr	r3, [r7, #8]
 80012ca:	b29a      	uxth	r2, r3
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	b29b      	uxth	r3, r3
 80012d0:	4413      	add	r3, r2
 80012d2:	b29b      	uxth	r3, r3
 80012d4:	3301      	adds	r3, #1
 80012d6:	b29b      	uxth	r3, r3
 80012d8:	4618      	mov	r0, r3
 80012da:	f7ff ffbc 	bl	8001256 <lcd_data16>
}
 80012de:	bf00      	nop
 80012e0:	3710      	adds	r7, #16
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
	...

080012e8 <lcd_copy>:
void lcd_copy(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
	lcd_set_window(0, 0, LCD_WIDTH, LCD_HEIGHT);
 80012ec:	2380      	movs	r3, #128	@ 0x80
 80012ee:	22a0      	movs	r2, #160	@ 0xa0
 80012f0:	2100      	movs	r1, #0
 80012f2:	2000      	movs	r0, #0
 80012f4:	f7ff ffc4 	bl	8001280 <lcd_set_window>
	lcd_cmd(ST7735S_RAMWR);
 80012f8:	202c      	movs	r0, #44	@ 0x2c
 80012fa:	f7ff ff47 	bl	800118c <lcd_cmd>
	HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_SET);
 80012fe:	2201      	movs	r2, #1
 8001300:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001304:	480c      	ldr	r0, [pc, #48]	@ (8001338 <lcd_copy+0x50>)
 8001306:	f001 f8cf 	bl	80024a8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 800130a:	2200      	movs	r2, #0
 800130c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001310:	4809      	ldr	r0, [pc, #36]	@ (8001338 <lcd_copy+0x50>)
 8001312:	f001 f8c9 	bl	80024a8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, (uint8_t*)frame_buffer, sizeof(frame_buffer), HAL_MAX_DELAY);
 8001316:	f04f 33ff 	mov.w	r3, #4294967295
 800131a:	f44f 4220 	mov.w	r2, #40960	@ 0xa000
 800131e:	4907      	ldr	r1, [pc, #28]	@ (800133c <lcd_copy+0x54>)
 8001320:	4807      	ldr	r0, [pc, #28]	@ (8001340 <lcd_copy+0x58>)
 8001322:	f002 fc9c 	bl	8003c5e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8001326:	2201      	movs	r2, #1
 8001328:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800132c:	4802      	ldr	r0, [pc, #8]	@ (8001338 <lcd_copy+0x50>)
 800132e:	f001 f8bb 	bl	80024a8 <HAL_GPIO_WritePin>
}
 8001332:	bf00      	nop
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	48000400 	.word	0x48000400
 800133c:	20000b9c 	.word	0x20000b9c
 8001340:	2000ad2c 	.word	0x2000ad2c

08001344 <lcd_init>:
void lcd_init(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
	  int i;

	  HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
 800134a:	2200      	movs	r2, #0
 800134c:	2104      	movs	r1, #4
 800134e:	4817      	ldr	r0, [pc, #92]	@ (80013ac <lcd_init+0x68>)
 8001350:	f001 f8aa 	bl	80024a8 <HAL_GPIO_WritePin>
	  delay(100);
 8001354:	2064      	movs	r0, #100	@ 0x64
 8001356:	f000 f895 	bl	8001484 <delay>
	  HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_SET);
 800135a:	2201      	movs	r2, #1
 800135c:	2104      	movs	r1, #4
 800135e:	4813      	ldr	r0, [pc, #76]	@ (80013ac <lcd_init+0x68>)
 8001360:	f001 f8a2 	bl	80024a8 <HAL_GPIO_WritePin>
	  delay(100);
 8001364:	2064      	movs	r0, #100	@ 0x64
 8001366:	f000 f88d 	bl	8001484 <delay>
	  for (i = 0; i < sizeof(init_table) / sizeof(uint16_t); i++) {
 800136a:	2300      	movs	r3, #0
 800136c:	607b      	str	r3, [r7, #4]
 800136e:	e009      	b.n	8001384 <lcd_init+0x40>
	    lcd_send(init_table[i]);
 8001370:	4a0f      	ldr	r2, [pc, #60]	@ (80013b0 <lcd_init+0x6c>)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001378:	4618      	mov	r0, r3
 800137a:	f7ff ff53 	bl	8001224 <lcd_send>
	  for (i = 0; i < sizeof(init_table) / sizeof(uint16_t); i++) {
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	3301      	adds	r3, #1
 8001382:	607b      	str	r3, [r7, #4]
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	2b4b      	cmp	r3, #75	@ 0x4b
 8001388:	d9f2      	bls.n	8001370 <lcd_init+0x2c>
	  }
	  delay(200);
 800138a:	20c8      	movs	r0, #200	@ 0xc8
 800138c:	f000 f87a 	bl	8001484 <delay>

	  lcd_cmd(ST7735S_SLPOUT);
 8001390:	2011      	movs	r0, #17
 8001392:	f7ff fefb 	bl	800118c <lcd_cmd>
	  delay(120);
 8001396:	2078      	movs	r0, #120	@ 0x78
 8001398:	f000 f874 	bl	8001484 <delay>
	  lcd_cmd(ST7735S_DISPON);
 800139c:	2029      	movs	r0, #41	@ 0x29
 800139e:	f7ff fef5 	bl	800118c <lcd_cmd>
}
 80013a2:	bf00      	nop
 80013a4:	3708      	adds	r7, #8
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	48000400 	.word	0x48000400
 80013b0:	08011a9c 	.word	0x08011a9c

080013b4 <lcd_put_pixel>:
	lcd_cmd(ST7735S_RAMWR);
	for (int i = 0; i < width * height; i++)
		lcd_data16(color);
}
void lcd_put_pixel(int x, int y, uint16_t color)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b085      	sub	sp, #20
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	60f8      	str	r0, [r7, #12]
 80013bc:	60b9      	str	r1, [r7, #8]
 80013be:	4613      	mov	r3, r2
 80013c0:	80fb      	strh	r3, [r7, #6]
	frame_buffer[x + y * LCD_WIDTH] = color;
 80013c2:	68ba      	ldr	r2, [r7, #8]
 80013c4:	4613      	mov	r3, r2
 80013c6:	009b      	lsls	r3, r3, #2
 80013c8:	4413      	add	r3, r2
 80013ca:	015b      	lsls	r3, r3, #5
 80013cc:	461a      	mov	r2, r3
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	4413      	add	r3, r2
 80013d2:	4905      	ldr	r1, [pc, #20]	@ (80013e8 <lcd_put_pixel+0x34>)
 80013d4:	88fa      	ldrh	r2, [r7, #6]
 80013d6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 80013da:	bf00      	nop
 80013dc:	3714      	adds	r7, #20
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop
 80013e8:	20000b9c 	.word	0x20000b9c

080013ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	4603      	mov	r3, r0
 80013f4:	6039      	str	r1, [r7, #0]
 80013f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	db0a      	blt.n	8001416 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	b2da      	uxtb	r2, r3
 8001404:	490c      	ldr	r1, [pc, #48]	@ (8001438 <__NVIC_SetPriority+0x4c>)
 8001406:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800140a:	0112      	lsls	r2, r2, #4
 800140c:	b2d2      	uxtb	r2, r2
 800140e:	440b      	add	r3, r1
 8001410:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001414:	e00a      	b.n	800142c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	b2da      	uxtb	r2, r3
 800141a:	4908      	ldr	r1, [pc, #32]	@ (800143c <__NVIC_SetPriority+0x50>)
 800141c:	79fb      	ldrb	r3, [r7, #7]
 800141e:	f003 030f 	and.w	r3, r3, #15
 8001422:	3b04      	subs	r3, #4
 8001424:	0112      	lsls	r2, r2, #4
 8001426:	b2d2      	uxtb	r2, r2
 8001428:	440b      	add	r3, r1
 800142a:	761a      	strb	r2, [r3, #24]
}
 800142c:	bf00      	nop
 800142e:	370c      	adds	r7, #12
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr
 8001438:	e000e100 	.word	0xe000e100
 800143c:	e000ed00 	.word	0xe000ed00

08001440 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	3b01      	subs	r3, #1
 800144c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001450:	d301      	bcc.n	8001456 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001452:	2301      	movs	r3, #1
 8001454:	e00f      	b.n	8001476 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001456:	4a0a      	ldr	r2, [pc, #40]	@ (8001480 <SysTick_Config+0x40>)
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	3b01      	subs	r3, #1
 800145c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800145e:	210f      	movs	r1, #15
 8001460:	f04f 30ff 	mov.w	r0, #4294967295
 8001464:	f7ff ffc2 	bl	80013ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001468:	4b05      	ldr	r3, [pc, #20]	@ (8001480 <SysTick_Config+0x40>)
 800146a:	2200      	movs	r2, #0
 800146c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800146e:	4b04      	ldr	r3, [pc, #16]	@ (8001480 <SysTick_Config+0x40>)
 8001470:	2207      	movs	r2, #7
 8001472:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001474:	2300      	movs	r3, #0
}
 8001476:	4618      	mov	r0, r3
 8001478:	3708      	adds	r7, #8
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	e000e010 	.word	0xe000e010

08001484 <delay>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void delay(uint32_t delayMs){
 8001484:	b480      	push	{r7}
 8001486:	b085      	sub	sp, #20
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
	uint32_t startTime = tick;
 800148c:	4b08      	ldr	r3, [pc, #32]	@ (80014b0 <delay+0x2c>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	60fb      	str	r3, [r7, #12]
	while(tick < (startTime+delayMs)); //niestety blokuje działanie programu ale na szczęście nie przerwań
 8001492:	bf00      	nop
 8001494:	68fa      	ldr	r2, [r7, #12]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	441a      	add	r2, r3
 800149a:	4b05      	ldr	r3, [pc, #20]	@ (80014b0 <delay+0x2c>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	429a      	cmp	r2, r3
 80014a0:	d8f8      	bhi.n	8001494 <delay+0x10>
}
 80014a2:	bf00      	nop
 80014a4:	bf00      	nop
 80014a6:	3714      	adds	r7, #20
 80014a8:	46bd      	mov	sp, r7
 80014aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ae:	4770      	bx	lr
 80014b0:	2000ab9c 	.word	0x2000ab9c

080014b4 <reset_frame_state>:
void reset_frame_state() {
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
    in_frame = false;
 80014b8:	4b06      	ldr	r3, [pc, #24]	@ (80014d4 <reset_frame_state+0x20>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	701a      	strb	r2, [r3, #0]
    escape_detected = false;
 80014be:	4b06      	ldr	r3, [pc, #24]	@ (80014d8 <reset_frame_state+0x24>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	701a      	strb	r2, [r3, #0]
    bx_index = 0;
 80014c4:	4b05      	ldr	r3, [pc, #20]	@ (80014dc <reset_frame_state+0x28>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	701a      	strb	r2, [r3, #0]
}
 80014ca:	bf00      	nop
 80014cc:	46bd      	mov	sp, r7
 80014ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d2:	4770      	bx	lr
 80014d4:	2000ac22 	.word	0x2000ac22
 80014d8:	2000ac20 	.word	0x2000ac20
 80014dc:	2000ac21 	.word	0x2000ac21

080014e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014e4:	f000 fc31 	bl	8001d4a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014e8:	f000 f8e0 	bl	80016ac <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  SysTick_Config( 80000000 / 1000 ); //ustawienie systicka na 1 ms
 80014ec:	485f      	ldr	r0, [pc, #380]	@ (800166c <main+0x18c>)
 80014ee:	f7ff ffa7 	bl	8001440 <SysTick_Config>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */

  MX_GPIO_Init();
 80014f2:	f7ff fdff 	bl	80010f4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80014f6:	f000 fb6b 	bl	8001bd0 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 80014fa:	f000 f92f 	bl	800175c <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2,&USART_RxBuf[0],1);
 80014fe:	2201      	movs	r2, #1
 8001500:	495b      	ldr	r1, [pc, #364]	@ (8001670 <main+0x190>)
 8001502:	485c      	ldr	r0, [pc, #368]	@ (8001674 <main+0x194>)
 8001504:	f002 ff32 	bl	800436c <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  if (USART_kbhit()) {                // Sprawdzamy, czy jest dostępny nowy znak
 8001508:	f7ff f832 	bl	8000570 <USART_kbhit>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d0fa      	beq.n	8001508 <main+0x28>
	          received_char = USART_getchar();   // Pobieramy znak z bufora odbiorczego
 8001512:	f7ff f841 	bl	8000598 <USART_getchar>
 8001516:	4603      	mov	r3, r0
 8001518:	b2da      	uxtb	r2, r3
 800151a:	4b57      	ldr	r3, [pc, #348]	@ (8001678 <main+0x198>)
 800151c:	701a      	strb	r2, [r3, #0]

	          if (received_char == '~') {    // Rozpoczęcie nowej ramki
 800151e:	4b56      	ldr	r3, [pc, #344]	@ (8001678 <main+0x198>)
 8001520:	781b      	ldrb	r3, [r3, #0]
 8001522:	2b7e      	cmp	r3, #126	@ 0x7e
 8001524:	d116      	bne.n	8001554 <main+0x74>
	              if (!in_frame) {
 8001526:	4b55      	ldr	r3, [pc, #340]	@ (800167c <main+0x19c>)
 8001528:	781b      	ldrb	r3, [r3, #0]
 800152a:	f083 0301 	eor.w	r3, r3, #1
 800152e:	b2db      	uxtb	r3, r3
 8001530:	2b00      	cmp	r3, #0
 8001532:	d00c      	beq.n	800154e <main+0x6e>
	                  USART_fsend("Znaleziono poczatek ramki...\r\n");
 8001534:	4852      	ldr	r0, [pc, #328]	@ (8001680 <main+0x1a0>)
 8001536:	f7ff f85d 	bl	80005f4 <USART_fsend>
	                  in_frame = true;
 800153a:	4b50      	ldr	r3, [pc, #320]	@ (800167c <main+0x19c>)
 800153c:	2201      	movs	r2, #1
 800153e:	701a      	strb	r2, [r3, #0]
	                  bx_index = 0;           // Resetujemy indeks bufora
 8001540:	4b50      	ldr	r3, [pc, #320]	@ (8001684 <main+0x1a4>)
 8001542:	2200      	movs	r2, #0
 8001544:	701a      	strb	r2, [r3, #0]
	                  escape_detected = false; // Resetujemy flagę escape
 8001546:	4b50      	ldr	r3, [pc, #320]	@ (8001688 <main+0x1a8>)
 8001548:	2200      	movs	r2, #0
 800154a:	701a      	strb	r2, [r3, #0]
 800154c:	e7dc      	b.n	8001508 <main+0x28>
	              } else {
	                  reset_frame_state();
 800154e:	f7ff ffb1 	bl	80014b4 <reset_frame_state>
 8001552:	e7d9      	b.n	8001508 <main+0x28>
	              }
	          } else if (received_char == '`') {    // Koniec ramki
 8001554:	4b48      	ldr	r3, [pc, #288]	@ (8001678 <main+0x198>)
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	2b60      	cmp	r3, #96	@ 0x60
 800155a:	d129      	bne.n	80015b0 <main+0xd0>
	              if (in_frame) {
 800155c:	4b47      	ldr	r3, [pc, #284]	@ (800167c <main+0x19c>)
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d01f      	beq.n	80015a4 <main+0xc4>
	                  USART_fsend("Koniec odbioru, nastepuje sprawdzanie ramki...\r\n");
 8001564:	4849      	ldr	r0, [pc, #292]	@ (800168c <main+0x1ac>)
 8001566:	f7ff f845 	bl	80005f4 <USART_fsend>
	                  // Przetwarzanie odebranej ramki (np. wywołanie funkcji lub ustawienie flagi)
	                  if (decodeFrame(bx,&ramka, bx_index)) {
 800156a:	4b46      	ldr	r3, [pc, #280]	@ (8001684 <main+0x1a4>)
 800156c:	781b      	ldrb	r3, [r3, #0]
 800156e:	461a      	mov	r2, r3
 8001570:	4947      	ldr	r1, [pc, #284]	@ (8001690 <main+0x1b0>)
 8001572:	4848      	ldr	r0, [pc, #288]	@ (8001694 <main+0x1b4>)
 8001574:	f7ff fcce 	bl	8000f14 <decodeFrame>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d00c      	beq.n	8001598 <main+0xb8>
	                      USART_fsend("SUKCES!\r\n");
 800157e:	4846      	ldr	r0, [pc, #280]	@ (8001698 <main+0x1b8>)
 8001580:	f7ff f838 	bl	80005f4 <USART_fsend>
	                      USART_fsend("%d\r\n", bx_index);
 8001584:	4b3f      	ldr	r3, [pc, #252]	@ (8001684 <main+0x1a4>)
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	4619      	mov	r1, r3
 800158a:	4844      	ldr	r0, [pc, #272]	@ (800169c <main+0x1bc>)
 800158c:	f7ff f832 	bl	80005f4 <USART_fsend>
	                      handleCommand(&ramka);
 8001590:	483f      	ldr	r0, [pc, #252]	@ (8001690 <main+0x1b0>)
 8001592:	f7ff fd25 	bl	8000fe0 <handleCommand>
 8001596:	e002      	b.n	800159e <main+0xbe>
	                  } else {
	                      USART_fsend("BŁĄD: Dekodowanie ramki nie powiodło się\r\n");
 8001598:	4841      	ldr	r0, [pc, #260]	@ (80016a0 <main+0x1c0>)
 800159a:	f7ff f82b 	bl	80005f4 <USART_fsend>
	                  }

	                  // Resetujemy stany po przetworzeniu ramki
	                  reset_frame_state();
 800159e:	f7ff ff89 	bl	80014b4 <reset_frame_state>
 80015a2:	e7b1      	b.n	8001508 <main+0x28>
	              } else {
	                  // Jeśli ramka się kończy, ale nie została rozpoczęta
	                  USART_fsend("BŁĄD: Zakonczenie ramki bez rozpoczecia\r\n");
 80015a4:	483f      	ldr	r0, [pc, #252]	@ (80016a4 <main+0x1c4>)
 80015a6:	f7ff f825 	bl	80005f4 <USART_fsend>
	                  reset_frame_state();
 80015aa:	f7ff ff83 	bl	80014b4 <reset_frame_state>
 80015ae:	e7ab      	b.n	8001508 <main+0x28>
	              }
	          } else if (in_frame) {
 80015b0:	4b32      	ldr	r3, [pc, #200]	@ (800167c <main+0x19c>)
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d055      	beq.n	8001664 <main+0x184>
	              // Jesteśmy w ramce i przetwarzamy znaki
	              if (escape_detected) {
 80015b8:	4b33      	ldr	r3, [pc, #204]	@ (8001688 <main+0x1a8>)
 80015ba:	781b      	ldrb	r3, [r3, #0]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d035      	beq.n	800162c <main+0x14c>
	                  // Jeśli wykryto escape char, sprawdzamy następny znak
	                  if (received_char == '^') {
 80015c0:	4b2d      	ldr	r3, [pc, #180]	@ (8001678 <main+0x198>)
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	2b5e      	cmp	r3, #94	@ 0x5e
 80015c6:	d10a      	bne.n	80015de <main+0xfe>
	                      bx[bx_index++] = '~'; // '~' było zakodowane jako '}^'
 80015c8:	4b2e      	ldr	r3, [pc, #184]	@ (8001684 <main+0x1a4>)
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	1c5a      	adds	r2, r3, #1
 80015ce:	b2d1      	uxtb	r1, r2
 80015d0:	4a2c      	ldr	r2, [pc, #176]	@ (8001684 <main+0x1a4>)
 80015d2:	7011      	strb	r1, [r2, #0]
 80015d4:	461a      	mov	r2, r3
 80015d6:	4b2f      	ldr	r3, [pc, #188]	@ (8001694 <main+0x1b4>)
 80015d8:	217e      	movs	r1, #126	@ 0x7e
 80015da:	5499      	strb	r1, [r3, r2]
 80015dc:	e022      	b.n	8001624 <main+0x144>
	                  } else if (received_char == ']') {
 80015de:	4b26      	ldr	r3, [pc, #152]	@ (8001678 <main+0x198>)
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	2b5d      	cmp	r3, #93	@ 0x5d
 80015e4:	d10a      	bne.n	80015fc <main+0x11c>
	                      bx[bx_index++] = '}'; // '}' było zakodowane jako '}]'
 80015e6:	4b27      	ldr	r3, [pc, #156]	@ (8001684 <main+0x1a4>)
 80015e8:	781b      	ldrb	r3, [r3, #0]
 80015ea:	1c5a      	adds	r2, r3, #1
 80015ec:	b2d1      	uxtb	r1, r2
 80015ee:	4a25      	ldr	r2, [pc, #148]	@ (8001684 <main+0x1a4>)
 80015f0:	7011      	strb	r1, [r2, #0]
 80015f2:	461a      	mov	r2, r3
 80015f4:	4b27      	ldr	r3, [pc, #156]	@ (8001694 <main+0x1b4>)
 80015f6:	217d      	movs	r1, #125	@ 0x7d
 80015f8:	5499      	strb	r1, [r3, r2]
 80015fa:	e013      	b.n	8001624 <main+0x144>
	                  } else if (received_char == '&') {
 80015fc:	4b1e      	ldr	r3, [pc, #120]	@ (8001678 <main+0x198>)
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	2b26      	cmp	r3, #38	@ 0x26
 8001602:	d10a      	bne.n	800161a <main+0x13a>
	                      bx[bx_index++] = '`'; // '`' było zakodowane jako '}&'
 8001604:	4b1f      	ldr	r3, [pc, #124]	@ (8001684 <main+0x1a4>)
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	1c5a      	adds	r2, r3, #1
 800160a:	b2d1      	uxtb	r1, r2
 800160c:	4a1d      	ldr	r2, [pc, #116]	@ (8001684 <main+0x1a4>)
 800160e:	7011      	strb	r1, [r2, #0]
 8001610:	461a      	mov	r2, r3
 8001612:	4b20      	ldr	r3, [pc, #128]	@ (8001694 <main+0x1b4>)
 8001614:	2160      	movs	r1, #96	@ 0x60
 8001616:	5499      	strb	r1, [r3, r2]
 8001618:	e004      	b.n	8001624 <main+0x144>
	                  } else {
	                      // Nieprawidłowy znak po '}', resetujemy
	                      USART_fsend("BŁĄD: Nieprawidłowy escape sequence\r\n");
 800161a:	4823      	ldr	r0, [pc, #140]	@ (80016a8 <main+0x1c8>)
 800161c:	f7fe ffea 	bl	80005f4 <USART_fsend>
	                      reset_frame_state();
 8001620:	f7ff ff48 	bl	80014b4 <reset_frame_state>
	                  }
	                  escape_detected = false; // Resetujemy flagę escape
 8001624:	4b18      	ldr	r3, [pc, #96]	@ (8001688 <main+0x1a8>)
 8001626:	2200      	movs	r2, #0
 8001628:	701a      	strb	r2, [r3, #0]
 800162a:	e76d      	b.n	8001508 <main+0x28>
	              } else if (received_char == '}') {
 800162c:	4b12      	ldr	r3, [pc, #72]	@ (8001678 <main+0x198>)
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	2b7d      	cmp	r3, #125	@ 0x7d
 8001632:	d103      	bne.n	800163c <main+0x15c>
	                  escape_detected = true; // Wykryto znak escape, czekamy na następny
 8001634:	4b14      	ldr	r3, [pc, #80]	@ (8001688 <main+0x1a8>)
 8001636:	2201      	movs	r2, #1
 8001638:	701a      	strb	r2, [r3, #0]
 800163a:	e765      	b.n	8001508 <main+0x28>
	              } else {
	                  // Normalny znak w ramce, zapisujemy do bx
	                  if (bx_index < sizeof(bx)) {
 800163c:	4b11      	ldr	r3, [pc, #68]	@ (8001684 <main+0x1a4>)
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	b25b      	sxtb	r3, r3
 8001642:	2b00      	cmp	r3, #0
 8001644:	db0b      	blt.n	800165e <main+0x17e>
	                      bx[bx_index++] = received_char;
 8001646:	4b0f      	ldr	r3, [pc, #60]	@ (8001684 <main+0x1a4>)
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	1c5a      	adds	r2, r3, #1
 800164c:	b2d1      	uxtb	r1, r2
 800164e:	4a0d      	ldr	r2, [pc, #52]	@ (8001684 <main+0x1a4>)
 8001650:	7011      	strb	r1, [r2, #0]
 8001652:	461a      	mov	r2, r3
 8001654:	4b08      	ldr	r3, [pc, #32]	@ (8001678 <main+0x198>)
 8001656:	7819      	ldrb	r1, [r3, #0]
 8001658:	4b0e      	ldr	r3, [pc, #56]	@ (8001694 <main+0x1b4>)
 800165a:	5499      	strb	r1, [r3, r2]
 800165c:	e754      	b.n	8001508 <main+0x28>
	                  } else {
	                      // kontrola przepełnienia
	                      reset_frame_state();
 800165e:	f7ff ff29 	bl	80014b4 <reset_frame_state>
 8001662:	e751      	b.n	8001508 <main+0x28>
	              }
	          } else {
	              // Ignorujemy znaki poza ramką, ale resetujemy dla bezpieczeństwa
	              //USART_fsend("BŁĄD: Znak poza ramką\r\n");
	              //TODO bujnowski moze sie przyjebac ze jest reset co pętle
	              reset_frame_state();
 8001664:	f7ff ff26 	bl	80014b4 <reset_frame_state>
	  if (USART_kbhit()) {                // Sprawdzamy, czy jest dostępny nowy znak
 8001668:	e74e      	b.n	8001508 <main+0x28>
 800166a:	bf00      	nop
 800166c:	00013880 	.word	0x00013880
 8001670:	20000a8c 	.word	0x20000a8c
 8001674:	2000ad94 	.word	0x2000ad94
 8001678:	2000ac23 	.word	0x2000ac23
 800167c:	2000ac22 	.word	0x2000ac22
 8001680:	08008648 	.word	0x08008648
 8001684:	2000ac21 	.word	0x2000ac21
 8001688:	2000ac20 	.word	0x2000ac20
 800168c:	08008668 	.word	0x08008668
 8001690:	2000ac24 	.word	0x2000ac24
 8001694:	2000aba0 	.word	0x2000aba0
 8001698:	0800869c 	.word	0x0800869c
 800169c:	080086a8 	.word	0x080086a8
 80016a0:	080086b0 	.word	0x080086b0
 80016a4:	080086e0 	.word	0x080086e0
 80016a8:	0800870c 	.word	0x0800870c

080016ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b096      	sub	sp, #88	@ 0x58
 80016b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016b2:	f107 0314 	add.w	r3, r7, #20
 80016b6:	2244      	movs	r2, #68	@ 0x44
 80016b8:	2100      	movs	r1, #0
 80016ba:	4618      	mov	r0, r3
 80016bc:	f005 fed2 	bl	8007464 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016c0:	463b      	mov	r3, r7
 80016c2:	2200      	movs	r2, #0
 80016c4:	601a      	str	r2, [r3, #0]
 80016c6:	605a      	str	r2, [r3, #4]
 80016c8:	609a      	str	r2, [r3, #8]
 80016ca:	60da      	str	r2, [r3, #12]
 80016cc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80016ce:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80016d2:	f000 ff0f 	bl	80024f4 <HAL_PWREx_ControlVoltageScaling>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d001      	beq.n	80016e0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80016dc:	f000 f838 	bl	8001750 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80016e0:	2310      	movs	r3, #16
 80016e2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80016e4:	2301      	movs	r3, #1
 80016e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80016e8:	2300      	movs	r3, #0
 80016ea:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80016ec:	2360      	movs	r3, #96	@ 0x60
 80016ee:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016f0:	2302      	movs	r3, #2
 80016f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80016f4:	2301      	movs	r3, #1
 80016f6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80016f8:	2301      	movs	r3, #1
 80016fa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80016fc:	2328      	movs	r3, #40	@ 0x28
 80016fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001700:	2307      	movs	r3, #7
 8001702:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001704:	2302      	movs	r3, #2
 8001706:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001708:	2302      	movs	r3, #2
 800170a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800170c:	f107 0314 	add.w	r3, r7, #20
 8001710:	4618      	mov	r0, r3
 8001712:	f000 ff45 	bl	80025a0 <HAL_RCC_OscConfig>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d001      	beq.n	8001720 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800171c:	f000 f818 	bl	8001750 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001720:	230f      	movs	r3, #15
 8001722:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001724:	2303      	movs	r3, #3
 8001726:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001728:	2300      	movs	r3, #0
 800172a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800172c:	2300      	movs	r3, #0
 800172e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001730:	2300      	movs	r3, #0
 8001732:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001734:	463b      	mov	r3, r7
 8001736:	2104      	movs	r1, #4
 8001738:	4618      	mov	r0, r3
 800173a:	f001 fb0d 	bl	8002d58 <HAL_RCC_ClockConfig>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d001      	beq.n	8001748 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001744:	f000 f804 	bl	8001750 <Error_Handler>
  }
}
 8001748:	bf00      	nop
 800174a:	3758      	adds	r7, #88	@ 0x58
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}

08001750 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001750:	b480      	push	{r7}
 8001752:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001754:	b672      	cpsid	i
}
 8001756:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001758:	bf00      	nop
 800175a:	e7fd      	b.n	8001758 <Error_Handler+0x8>

0800175c <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001760:	4b1b      	ldr	r3, [pc, #108]	@ (80017d0 <MX_SPI2_Init+0x74>)
 8001762:	4a1c      	ldr	r2, [pc, #112]	@ (80017d4 <MX_SPI2_Init+0x78>)
 8001764:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001766:	4b1a      	ldr	r3, [pc, #104]	@ (80017d0 <MX_SPI2_Init+0x74>)
 8001768:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800176c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800176e:	4b18      	ldr	r3, [pc, #96]	@ (80017d0 <MX_SPI2_Init+0x74>)
 8001770:	2200      	movs	r2, #0
 8001772:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001774:	4b16      	ldr	r3, [pc, #88]	@ (80017d0 <MX_SPI2_Init+0x74>)
 8001776:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800177a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800177c:	4b14      	ldr	r3, [pc, #80]	@ (80017d0 <MX_SPI2_Init+0x74>)
 800177e:	2200      	movs	r2, #0
 8001780:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001782:	4b13      	ldr	r3, [pc, #76]	@ (80017d0 <MX_SPI2_Init+0x74>)
 8001784:	2200      	movs	r2, #0
 8001786:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001788:	4b11      	ldr	r3, [pc, #68]	@ (80017d0 <MX_SPI2_Init+0x74>)
 800178a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800178e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001790:	4b0f      	ldr	r3, [pc, #60]	@ (80017d0 <MX_SPI2_Init+0x74>)
 8001792:	2210      	movs	r2, #16
 8001794:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001796:	4b0e      	ldr	r3, [pc, #56]	@ (80017d0 <MX_SPI2_Init+0x74>)
 8001798:	2200      	movs	r2, #0
 800179a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800179c:	4b0c      	ldr	r3, [pc, #48]	@ (80017d0 <MX_SPI2_Init+0x74>)
 800179e:	2200      	movs	r2, #0
 80017a0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017a2:	4b0b      	ldr	r3, [pc, #44]	@ (80017d0 <MX_SPI2_Init+0x74>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80017a8:	4b09      	ldr	r3, [pc, #36]	@ (80017d0 <MX_SPI2_Init+0x74>)
 80017aa:	2207      	movs	r2, #7
 80017ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80017ae:	4b08      	ldr	r3, [pc, #32]	@ (80017d0 <MX_SPI2_Init+0x74>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80017b4:	4b06      	ldr	r3, [pc, #24]	@ (80017d0 <MX_SPI2_Init+0x74>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80017ba:	4805      	ldr	r0, [pc, #20]	@ (80017d0 <MX_SPI2_Init+0x74>)
 80017bc:	f002 f9ac 	bl	8003b18 <HAL_SPI_Init>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d001      	beq.n	80017ca <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80017c6:	f7ff ffc3 	bl	8001750 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80017ca:	bf00      	nop
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	2000ad2c 	.word	0x2000ad2c
 80017d4:	40003800 	.word	0x40003800

080017d8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b08a      	sub	sp, #40	@ 0x28
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017e0:	f107 0314 	add.w	r3, r7, #20
 80017e4:	2200      	movs	r2, #0
 80017e6:	601a      	str	r2, [r3, #0]
 80017e8:	605a      	str	r2, [r3, #4]
 80017ea:	609a      	str	r2, [r3, #8]
 80017ec:	60da      	str	r2, [r3, #12]
 80017ee:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a25      	ldr	r2, [pc, #148]	@ (800188c <HAL_SPI_MspInit+0xb4>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d144      	bne.n	8001884 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80017fa:	4b25      	ldr	r3, [pc, #148]	@ (8001890 <HAL_SPI_MspInit+0xb8>)
 80017fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017fe:	4a24      	ldr	r2, [pc, #144]	@ (8001890 <HAL_SPI_MspInit+0xb8>)
 8001800:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001804:	6593      	str	r3, [r2, #88]	@ 0x58
 8001806:	4b22      	ldr	r3, [pc, #136]	@ (8001890 <HAL_SPI_MspInit+0xb8>)
 8001808:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800180a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800180e:	613b      	str	r3, [r7, #16]
 8001810:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001812:	4b1f      	ldr	r3, [pc, #124]	@ (8001890 <HAL_SPI_MspInit+0xb8>)
 8001814:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001816:	4a1e      	ldr	r2, [pc, #120]	@ (8001890 <HAL_SPI_MspInit+0xb8>)
 8001818:	f043 0304 	orr.w	r3, r3, #4
 800181c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800181e:	4b1c      	ldr	r3, [pc, #112]	@ (8001890 <HAL_SPI_MspInit+0xb8>)
 8001820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001822:	f003 0304 	and.w	r3, r3, #4
 8001826:	60fb      	str	r3, [r7, #12]
 8001828:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800182a:	4b19      	ldr	r3, [pc, #100]	@ (8001890 <HAL_SPI_MspInit+0xb8>)
 800182c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800182e:	4a18      	ldr	r2, [pc, #96]	@ (8001890 <HAL_SPI_MspInit+0xb8>)
 8001830:	f043 0302 	orr.w	r3, r3, #2
 8001834:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001836:	4b16      	ldr	r3, [pc, #88]	@ (8001890 <HAL_SPI_MspInit+0xb8>)
 8001838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800183a:	f003 0302 	and.w	r3, r3, #2
 800183e:	60bb      	str	r3, [r7, #8]
 8001840:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = DIN_Pin;
 8001842:	2308      	movs	r3, #8
 8001844:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001846:	2302      	movs	r3, #2
 8001848:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184a:	2300      	movs	r3, #0
 800184c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800184e:	2303      	movs	r3, #3
 8001850:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001852:	2305      	movs	r3, #5
 8001854:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(DIN_GPIO_Port, &GPIO_InitStruct);
 8001856:	f107 0314 	add.w	r3, r7, #20
 800185a:	4619      	mov	r1, r3
 800185c:	480d      	ldr	r0, [pc, #52]	@ (8001894 <HAL_SPI_MspInit+0xbc>)
 800185e:	f000 fc79 	bl	8002154 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_Pin;
 8001862:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001866:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001868:	2302      	movs	r3, #2
 800186a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186c:	2300      	movs	r3, #0
 800186e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001870:	2303      	movs	r3, #3
 8001872:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001874:	2305      	movs	r3, #5
 8001876:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(CLK_GPIO_Port, &GPIO_InitStruct);
 8001878:	f107 0314 	add.w	r3, r7, #20
 800187c:	4619      	mov	r1, r3
 800187e:	4806      	ldr	r0, [pc, #24]	@ (8001898 <HAL_SPI_MspInit+0xc0>)
 8001880:	f000 fc68 	bl	8002154 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001884:	bf00      	nop
 8001886:	3728      	adds	r7, #40	@ 0x28
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	40003800 	.word	0x40003800
 8001890:	40021000 	.word	0x40021000
 8001894:	48000800 	.word	0x48000800
 8001898:	48000400 	.word	0x48000400

0800189c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800189c:	b480      	push	{r7}
 800189e:	b083      	sub	sp, #12
 80018a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018a2:	4b0f      	ldr	r3, [pc, #60]	@ (80018e0 <HAL_MspInit+0x44>)
 80018a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018a6:	4a0e      	ldr	r2, [pc, #56]	@ (80018e0 <HAL_MspInit+0x44>)
 80018a8:	f043 0301 	orr.w	r3, r3, #1
 80018ac:	6613      	str	r3, [r2, #96]	@ 0x60
 80018ae:	4b0c      	ldr	r3, [pc, #48]	@ (80018e0 <HAL_MspInit+0x44>)
 80018b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018b2:	f003 0301 	and.w	r3, r3, #1
 80018b6:	607b      	str	r3, [r7, #4]
 80018b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018ba:	4b09      	ldr	r3, [pc, #36]	@ (80018e0 <HAL_MspInit+0x44>)
 80018bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018be:	4a08      	ldr	r2, [pc, #32]	@ (80018e0 <HAL_MspInit+0x44>)
 80018c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80018c6:	4b06      	ldr	r3, [pc, #24]	@ (80018e0 <HAL_MspInit+0x44>)
 80018c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018ce:	603b      	str	r3, [r7, #0]
 80018d0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018d2:	bf00      	nop
 80018d4:	370c      	adds	r7, #12
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr
 80018de:	bf00      	nop
 80018e0:	40021000 	.word	0x40021000

080018e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018e8:	bf00      	nop
 80018ea:	e7fd      	b.n	80018e8 <NMI_Handler+0x4>

080018ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018f0:	bf00      	nop
 80018f2:	e7fd      	b.n	80018f0 <HardFault_Handler+0x4>

080018f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018f8:	bf00      	nop
 80018fa:	e7fd      	b.n	80018f8 <MemManage_Handler+0x4>

080018fc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001900:	bf00      	nop
 8001902:	e7fd      	b.n	8001900 <BusFault_Handler+0x4>

08001904 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001908:	bf00      	nop
 800190a:	e7fd      	b.n	8001908 <UsageFault_Handler+0x4>

0800190c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001910:	bf00      	nop
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr

0800191a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800191a:	b480      	push	{r7}
 800191c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800191e:	bf00      	nop
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr

08001928 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800192c:	bf00      	nop
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr
	...

08001938 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800193c:	f000 fa5a 	bl	8001df4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  tick++;
 8001940:	4b03      	ldr	r3, [pc, #12]	@ (8001950 <SysTick_Handler+0x18>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	3301      	adds	r3, #1
 8001946:	4a02      	ldr	r2, [pc, #8]	@ (8001950 <SysTick_Handler+0x18>)
 8001948:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 1 */
}
 800194a:	bf00      	nop
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	2000ab9c 	.word	0x2000ab9c

08001954 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001958:	4802      	ldr	r0, [pc, #8]	@ (8001964 <USART2_IRQHandler+0x10>)
 800195a:	f002 fd53 	bl	8004404 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800195e:	bf00      	nop
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	2000ad94 	.word	0x2000ad94

08001968 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
  return 1;
 800196c:	2301      	movs	r3, #1
}
 800196e:	4618      	mov	r0, r3
 8001970:	46bd      	mov	sp, r7
 8001972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001976:	4770      	bx	lr

08001978 <_kill>:

int _kill(int pid, int sig)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
 8001980:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001982:	f005 fe3f 	bl	8007604 <__errno>
 8001986:	4603      	mov	r3, r0
 8001988:	2216      	movs	r2, #22
 800198a:	601a      	str	r2, [r3, #0]
  return -1;
 800198c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001990:	4618      	mov	r0, r3
 8001992:	3708      	adds	r7, #8
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}

08001998 <_exit>:

void _exit (int status)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b082      	sub	sp, #8
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80019a0:	f04f 31ff 	mov.w	r1, #4294967295
 80019a4:	6878      	ldr	r0, [r7, #4]
 80019a6:	f7ff ffe7 	bl	8001978 <_kill>
  while (1) {}    /* Make sure we hang here */
 80019aa:	bf00      	nop
 80019ac:	e7fd      	b.n	80019aa <_exit+0x12>

080019ae <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019ae:	b580      	push	{r7, lr}
 80019b0:	b086      	sub	sp, #24
 80019b2:	af00      	add	r7, sp, #0
 80019b4:	60f8      	str	r0, [r7, #12]
 80019b6:	60b9      	str	r1, [r7, #8]
 80019b8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019ba:	2300      	movs	r3, #0
 80019bc:	617b      	str	r3, [r7, #20]
 80019be:	e00a      	b.n	80019d6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80019c0:	f3af 8000 	nop.w
 80019c4:	4601      	mov	r1, r0
 80019c6:	68bb      	ldr	r3, [r7, #8]
 80019c8:	1c5a      	adds	r2, r3, #1
 80019ca:	60ba      	str	r2, [r7, #8]
 80019cc:	b2ca      	uxtb	r2, r1
 80019ce:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	3301      	adds	r3, #1
 80019d4:	617b      	str	r3, [r7, #20]
 80019d6:	697a      	ldr	r2, [r7, #20]
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	429a      	cmp	r2, r3
 80019dc:	dbf0      	blt.n	80019c0 <_read+0x12>
  }

  return len;
 80019de:	687b      	ldr	r3, [r7, #4]
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	3718      	adds	r7, #24
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}

080019e8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b086      	sub	sp, #24
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	60f8      	str	r0, [r7, #12]
 80019f0:	60b9      	str	r1, [r7, #8]
 80019f2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019f4:	2300      	movs	r3, #0
 80019f6:	617b      	str	r3, [r7, #20]
 80019f8:	e009      	b.n	8001a0e <_write+0x26>
  {
    __io_putchar(*ptr++);
 80019fa:	68bb      	ldr	r3, [r7, #8]
 80019fc:	1c5a      	adds	r2, r3, #1
 80019fe:	60ba      	str	r2, [r7, #8]
 8001a00:	781b      	ldrb	r3, [r3, #0]
 8001a02:	4618      	mov	r0, r3
 8001a04:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a08:	697b      	ldr	r3, [r7, #20]
 8001a0a:	3301      	adds	r3, #1
 8001a0c:	617b      	str	r3, [r7, #20]
 8001a0e:	697a      	ldr	r2, [r7, #20]
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	429a      	cmp	r2, r3
 8001a14:	dbf1      	blt.n	80019fa <_write+0x12>
  }
  return len;
 8001a16:	687b      	ldr	r3, [r7, #4]
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	3718      	adds	r7, #24
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}

08001a20 <_close>:

int _close(int file)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a28:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	370c      	adds	r7, #12
 8001a30:	46bd      	mov	sp, r7
 8001a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a36:	4770      	bx	lr

08001a38 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	b083      	sub	sp, #12
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
 8001a40:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a48:	605a      	str	r2, [r3, #4]
  return 0;
 8001a4a:	2300      	movs	r3, #0
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	370c      	adds	r7, #12
 8001a50:	46bd      	mov	sp, r7
 8001a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a56:	4770      	bx	lr

08001a58 <_isatty>:

int _isatty(int file)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b083      	sub	sp, #12
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a60:	2301      	movs	r3, #1
}
 8001a62:	4618      	mov	r0, r3
 8001a64:	370c      	adds	r7, #12
 8001a66:	46bd      	mov	sp, r7
 8001a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6c:	4770      	bx	lr

08001a6e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a6e:	b480      	push	{r7}
 8001a70:	b085      	sub	sp, #20
 8001a72:	af00      	add	r7, sp, #0
 8001a74:	60f8      	str	r0, [r7, #12]
 8001a76:	60b9      	str	r1, [r7, #8]
 8001a78:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a7a:	2300      	movs	r3, #0
}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	3714      	adds	r7, #20
 8001a80:	46bd      	mov	sp, r7
 8001a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a86:	4770      	bx	lr

08001a88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b086      	sub	sp, #24
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a90:	4a14      	ldr	r2, [pc, #80]	@ (8001ae4 <_sbrk+0x5c>)
 8001a92:	4b15      	ldr	r3, [pc, #84]	@ (8001ae8 <_sbrk+0x60>)
 8001a94:	1ad3      	subs	r3, r2, r3
 8001a96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a9c:	4b13      	ldr	r3, [pc, #76]	@ (8001aec <_sbrk+0x64>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d102      	bne.n	8001aaa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001aa4:	4b11      	ldr	r3, [pc, #68]	@ (8001aec <_sbrk+0x64>)
 8001aa6:	4a12      	ldr	r2, [pc, #72]	@ (8001af0 <_sbrk+0x68>)
 8001aa8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001aaa:	4b10      	ldr	r3, [pc, #64]	@ (8001aec <_sbrk+0x64>)
 8001aac:	681a      	ldr	r2, [r3, #0]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	4413      	add	r3, r2
 8001ab2:	693a      	ldr	r2, [r7, #16]
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d207      	bcs.n	8001ac8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ab8:	f005 fda4 	bl	8007604 <__errno>
 8001abc:	4603      	mov	r3, r0
 8001abe:	220c      	movs	r2, #12
 8001ac0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ac2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ac6:	e009      	b.n	8001adc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ac8:	4b08      	ldr	r3, [pc, #32]	@ (8001aec <_sbrk+0x64>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ace:	4b07      	ldr	r3, [pc, #28]	@ (8001aec <_sbrk+0x64>)
 8001ad0:	681a      	ldr	r2, [r3, #0]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	4413      	add	r3, r2
 8001ad6:	4a05      	ldr	r2, [pc, #20]	@ (8001aec <_sbrk+0x64>)
 8001ad8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ada:	68fb      	ldr	r3, [r7, #12]
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3718      	adds	r7, #24
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	20018000 	.word	0x20018000
 8001ae8:	00002000 	.word	0x00002000
 8001aec:	2000ad90 	.word	0x2000ad90
 8001af0:	2000af70 	.word	0x2000af70

08001af4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001af8:	4b06      	ldr	r3, [pc, #24]	@ (8001b14 <SystemInit+0x20>)
 8001afa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001afe:	4a05      	ldr	r2, [pc, #20]	@ (8001b14 <SystemInit+0x20>)
 8001b00:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b04:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001b08:	bf00      	nop
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr
 8001b12:	bf00      	nop
 8001b14:	e000ed00 	.word	0xe000ed00

08001b18 <HAL_UART_TxCpltCallback>:
extern volatile int USART_TX_Busy;
extern volatile int USART_RX_Empty;
extern volatile int USART_RX_Busy;


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b084      	sub	sp, #16
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
   if(huart==&huart2){
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	4a13      	ldr	r2, [pc, #76]	@ (8001b70 <HAL_UART_TxCpltCallback+0x58>)
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d11e      	bne.n	8001b66 <HAL_UART_TxCpltCallback+0x4e>
	   if(USART_TX_Empty!=USART_TX_Busy){
 8001b28:	4b12      	ldr	r3, [pc, #72]	@ (8001b74 <HAL_UART_TxCpltCallback+0x5c>)
 8001b2a:	681a      	ldr	r2, [r3, #0]
 8001b2c:	4b12      	ldr	r3, [pc, #72]	@ (8001b78 <HAL_UART_TxCpltCallback+0x60>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	429a      	cmp	r2, r3
 8001b32:	d018      	beq.n	8001b66 <HAL_UART_TxCpltCallback+0x4e>
		   uint8_t tmp = USART_TxBuf[USART_TX_Busy];
 8001b34:	4b10      	ldr	r3, [pc, #64]	@ (8001b78 <HAL_UART_TxCpltCallback+0x60>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a10      	ldr	r2, [pc, #64]	@ (8001b7c <HAL_UART_TxCpltCallback+0x64>)
 8001b3a:	5cd3      	ldrb	r3, [r2, r3]
 8001b3c:	73fb      	strb	r3, [r7, #15]
		   USART_TX_Busy++;
 8001b3e:	4b0e      	ldr	r3, [pc, #56]	@ (8001b78 <HAL_UART_TxCpltCallback+0x60>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	3301      	adds	r3, #1
 8001b44:	4a0c      	ldr	r2, [pc, #48]	@ (8001b78 <HAL_UART_TxCpltCallback+0x60>)
 8001b46:	6013      	str	r3, [r2, #0]
		   if(USART_TX_Busy >= USART_TXBUF_LEN) USART_TX_Busy=0;
 8001b48:	4b0b      	ldr	r3, [pc, #44]	@ (8001b78 <HAL_UART_TxCpltCallback+0x60>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001b50:	db02      	blt.n	8001b58 <HAL_UART_TxCpltCallback+0x40>
 8001b52:	4b09      	ldr	r3, [pc, #36]	@ (8001b78 <HAL_UART_TxCpltCallback+0x60>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	601a      	str	r2, [r3, #0]
		   HAL_UART_Transmit_IT(&huart2, &tmp, 1);
 8001b58:	f107 030f 	add.w	r3, r7, #15
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	4619      	mov	r1, r3
 8001b60:	4803      	ldr	r0, [pc, #12]	@ (8001b70 <HAL_UART_TxCpltCallback+0x58>)
 8001b62:	f002 fba5 	bl	80042b0 <HAL_UART_Transmit_IT>
	   }
   }
}
 8001b66:	bf00      	nop
 8001b68:	3710      	adds	r7, #16
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	2000ad94 	.word	0x2000ad94
 8001b74:	20000b8c 	.word	0x20000b8c
 8001b78:	20000b90 	.word	0x20000b90
 8001b7c:	2000028c 	.word	0x2000028c

08001b80 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
	 if(huart==&huart2){
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	4a0e      	ldr	r2, [pc, #56]	@ (8001bc4 <HAL_UART_RxCpltCallback+0x44>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d114      	bne.n	8001bba <HAL_UART_RxCpltCallback+0x3a>
		 USART_RX_Empty++;
 8001b90:	4b0d      	ldr	r3, [pc, #52]	@ (8001bc8 <HAL_UART_RxCpltCallback+0x48>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	3301      	adds	r3, #1
 8001b96:	4a0c      	ldr	r2, [pc, #48]	@ (8001bc8 <HAL_UART_RxCpltCallback+0x48>)
 8001b98:	6013      	str	r3, [r2, #0]
		 if(USART_RX_Empty >= USART_RXBUF_LEN) USART_RX_Empty=0;
 8001b9a:	4b0b      	ldr	r3, [pc, #44]	@ (8001bc8 <HAL_UART_RxCpltCallback+0x48>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	2bff      	cmp	r3, #255	@ 0xff
 8001ba0:	dd02      	ble.n	8001ba8 <HAL_UART_RxCpltCallback+0x28>
 8001ba2:	4b09      	ldr	r3, [pc, #36]	@ (8001bc8 <HAL_UART_RxCpltCallback+0x48>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	601a      	str	r2, [r3, #0]
		 HAL_UART_Receive_IT(&huart2,&USART_RxBuf[USART_RX_Empty],1);
 8001ba8:	4b07      	ldr	r3, [pc, #28]	@ (8001bc8 <HAL_UART_RxCpltCallback+0x48>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a07      	ldr	r2, [pc, #28]	@ (8001bcc <HAL_UART_RxCpltCallback+0x4c>)
 8001bae:	4413      	add	r3, r2
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	4803      	ldr	r0, [pc, #12]	@ (8001bc4 <HAL_UART_RxCpltCallback+0x44>)
 8001bb6:	f002 fbd9 	bl	800436c <HAL_UART_Receive_IT>

	 }
}
 8001bba:	bf00      	nop
 8001bbc:	3708      	adds	r7, #8
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	2000ad94 	.word	0x2000ad94
 8001bc8:	20000b94 	.word	0x20000b94
 8001bcc:	20000a8c 	.word	0x20000a8c

08001bd0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001bd4:	4b14      	ldr	r3, [pc, #80]	@ (8001c28 <MX_USART2_UART_Init+0x58>)
 8001bd6:	4a15      	ldr	r2, [pc, #84]	@ (8001c2c <MX_USART2_UART_Init+0x5c>)
 8001bd8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001bda:	4b13      	ldr	r3, [pc, #76]	@ (8001c28 <MX_USART2_UART_Init+0x58>)
 8001bdc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001be0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001be2:	4b11      	ldr	r3, [pc, #68]	@ (8001c28 <MX_USART2_UART_Init+0x58>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001be8:	4b0f      	ldr	r3, [pc, #60]	@ (8001c28 <MX_USART2_UART_Init+0x58>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001bee:	4b0e      	ldr	r3, [pc, #56]	@ (8001c28 <MX_USART2_UART_Init+0x58>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001bf4:	4b0c      	ldr	r3, [pc, #48]	@ (8001c28 <MX_USART2_UART_Init+0x58>)
 8001bf6:	220c      	movs	r2, #12
 8001bf8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bfa:	4b0b      	ldr	r3, [pc, #44]	@ (8001c28 <MX_USART2_UART_Init+0x58>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c00:	4b09      	ldr	r3, [pc, #36]	@ (8001c28 <MX_USART2_UART_Init+0x58>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c06:	4b08      	ldr	r3, [pc, #32]	@ (8001c28 <MX_USART2_UART_Init+0x58>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c0c:	4b06      	ldr	r3, [pc, #24]	@ (8001c28 <MX_USART2_UART_Init+0x58>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c12:	4805      	ldr	r0, [pc, #20]	@ (8001c28 <MX_USART2_UART_Init+0x58>)
 8001c14:	f002 fafe 	bl	8004214 <HAL_UART_Init>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d001      	beq.n	8001c22 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001c1e:	f7ff fd97 	bl	8001750 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c22:	bf00      	nop
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	2000ad94 	.word	0x2000ad94
 8001c2c:	40004400 	.word	0x40004400

08001c30 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b0ac      	sub	sp, #176	@ 0xb0
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c38:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	601a      	str	r2, [r3, #0]
 8001c40:	605a      	str	r2, [r3, #4]
 8001c42:	609a      	str	r2, [r3, #8]
 8001c44:	60da      	str	r2, [r3, #12]
 8001c46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c48:	f107 0314 	add.w	r3, r7, #20
 8001c4c:	2288      	movs	r2, #136	@ 0x88
 8001c4e:	2100      	movs	r1, #0
 8001c50:	4618      	mov	r0, r3
 8001c52:	f005 fc07 	bl	8007464 <memset>
  if(uartHandle->Instance==USART2)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	4a25      	ldr	r2, [pc, #148]	@ (8001cf0 <HAL_UART_MspInit+0xc0>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d143      	bne.n	8001ce8 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001c60:	2302      	movs	r3, #2
 8001c62:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001c64:	2300      	movs	r3, #0
 8001c66:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c68:	f107 0314 	add.w	r3, r7, #20
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f001 fa97 	bl	80031a0 <HAL_RCCEx_PeriphCLKConfig>
 8001c72:	4603      	mov	r3, r0
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d001      	beq.n	8001c7c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001c78:	f7ff fd6a 	bl	8001750 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c7c:	4b1d      	ldr	r3, [pc, #116]	@ (8001cf4 <HAL_UART_MspInit+0xc4>)
 8001c7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c80:	4a1c      	ldr	r2, [pc, #112]	@ (8001cf4 <HAL_UART_MspInit+0xc4>)
 8001c82:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c86:	6593      	str	r3, [r2, #88]	@ 0x58
 8001c88:	4b1a      	ldr	r3, [pc, #104]	@ (8001cf4 <HAL_UART_MspInit+0xc4>)
 8001c8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c90:	613b      	str	r3, [r7, #16]
 8001c92:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c94:	4b17      	ldr	r3, [pc, #92]	@ (8001cf4 <HAL_UART_MspInit+0xc4>)
 8001c96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c98:	4a16      	ldr	r2, [pc, #88]	@ (8001cf4 <HAL_UART_MspInit+0xc4>)
 8001c9a:	f043 0301 	orr.w	r3, r3, #1
 8001c9e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ca0:	4b14      	ldr	r3, [pc, #80]	@ (8001cf4 <HAL_UART_MspInit+0xc4>)
 8001ca2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ca4:	f003 0301 	and.w	r3, r3, #1
 8001ca8:	60fb      	str	r3, [r7, #12]
 8001caa:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001cac:	230c      	movs	r3, #12
 8001cae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cb2:	2302      	movs	r3, #2
 8001cb4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cbe:	2303      	movs	r3, #3
 8001cc0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001cc4:	2307      	movs	r3, #7
 8001cc6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cca:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001cce:	4619      	mov	r1, r3
 8001cd0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001cd4:	f000 fa3e 	bl	8002154 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001cd8:	2200      	movs	r2, #0
 8001cda:	2100      	movs	r1, #0
 8001cdc:	2026      	movs	r0, #38	@ 0x26
 8001cde:	f000 f984 	bl	8001fea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001ce2:	2026      	movs	r0, #38	@ 0x26
 8001ce4:	f000 f99d 	bl	8002022 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001ce8:	bf00      	nop
 8001cea:	37b0      	adds	r7, #176	@ 0xb0
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	40004400 	.word	0x40004400
 8001cf4:	40021000 	.word	0x40021000

08001cf8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001cf8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d30 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001cfc:	f7ff fefa 	bl	8001af4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d00:	480c      	ldr	r0, [pc, #48]	@ (8001d34 <LoopForever+0x6>)
  ldr r1, =_edata
 8001d02:	490d      	ldr	r1, [pc, #52]	@ (8001d38 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d04:	4a0d      	ldr	r2, [pc, #52]	@ (8001d3c <LoopForever+0xe>)
  movs r3, #0
 8001d06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d08:	e002      	b.n	8001d10 <LoopCopyDataInit>

08001d0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d0e:	3304      	adds	r3, #4

08001d10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d14:	d3f9      	bcc.n	8001d0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d16:	4a0a      	ldr	r2, [pc, #40]	@ (8001d40 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001d18:	4c0a      	ldr	r4, [pc, #40]	@ (8001d44 <LoopForever+0x16>)
  movs r3, #0
 8001d1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d1c:	e001      	b.n	8001d22 <LoopFillZerobss>

08001d1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d20:	3204      	adds	r2, #4

08001d22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d24:	d3fb      	bcc.n	8001d1e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d26:	f005 fc73 	bl	8007610 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d2a:	f7ff fbd9 	bl	80014e0 <main>

08001d2e <LoopForever>:

LoopForever:
    b LoopForever
 8001d2e:	e7fe      	b.n	8001d2e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001d30:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001d34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d38:	20000270 	.word	0x20000270
  ldr r2, =_sidata
 8001d3c:	08011d70 	.word	0x08011d70
  ldr r2, =_sbss
 8001d40:	20000270 	.word	0x20000270
  ldr r4, =_ebss
 8001d44:	2000af6c 	.word	0x2000af6c

08001d48 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d48:	e7fe      	b.n	8001d48 <ADC1_2_IRQHandler>

08001d4a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d4a:	b580      	push	{r7, lr}
 8001d4c:	b082      	sub	sp, #8
 8001d4e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d50:	2300      	movs	r3, #0
 8001d52:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d54:	2003      	movs	r0, #3
 8001d56:	f000 f93d 	bl	8001fd4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d5a:	200f      	movs	r0, #15
 8001d5c:	f000 f80e 	bl	8001d7c <HAL_InitTick>
 8001d60:	4603      	mov	r3, r0
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d002      	beq.n	8001d6c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001d66:	2301      	movs	r3, #1
 8001d68:	71fb      	strb	r3, [r7, #7]
 8001d6a:	e001      	b.n	8001d70 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001d6c:	f7ff fd96 	bl	800189c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d70:	79fb      	ldrb	r3, [r7, #7]
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	3708      	adds	r7, #8
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}
	...

08001d7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b084      	sub	sp, #16
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001d84:	2300      	movs	r3, #0
 8001d86:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001d88:	4b17      	ldr	r3, [pc, #92]	@ (8001de8 <HAL_InitTick+0x6c>)
 8001d8a:	781b      	ldrb	r3, [r3, #0]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d023      	beq.n	8001dd8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001d90:	4b16      	ldr	r3, [pc, #88]	@ (8001dec <HAL_InitTick+0x70>)
 8001d92:	681a      	ldr	r2, [r3, #0]
 8001d94:	4b14      	ldr	r3, [pc, #80]	@ (8001de8 <HAL_InitTick+0x6c>)
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	4619      	mov	r1, r3
 8001d9a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001da2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001da6:	4618      	mov	r0, r3
 8001da8:	f000 f949 	bl	800203e <HAL_SYSTICK_Config>
 8001dac:	4603      	mov	r3, r0
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d10f      	bne.n	8001dd2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2b0f      	cmp	r3, #15
 8001db6:	d809      	bhi.n	8001dcc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001db8:	2200      	movs	r2, #0
 8001dba:	6879      	ldr	r1, [r7, #4]
 8001dbc:	f04f 30ff 	mov.w	r0, #4294967295
 8001dc0:	f000 f913 	bl	8001fea <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001dc4:	4a0a      	ldr	r2, [pc, #40]	@ (8001df0 <HAL_InitTick+0x74>)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6013      	str	r3, [r2, #0]
 8001dca:	e007      	b.n	8001ddc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001dcc:	2301      	movs	r3, #1
 8001dce:	73fb      	strb	r3, [r7, #15]
 8001dd0:	e004      	b.n	8001ddc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	73fb      	strb	r3, [r7, #15]
 8001dd6:	e001      	b.n	8001ddc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001ddc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	3710      	adds	r7, #16
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	20000208 	.word	0x20000208
 8001dec:	20000200 	.word	0x20000200
 8001df0:	20000204 	.word	0x20000204

08001df4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001df8:	4b06      	ldr	r3, [pc, #24]	@ (8001e14 <HAL_IncTick+0x20>)
 8001dfa:	781b      	ldrb	r3, [r3, #0]
 8001dfc:	461a      	mov	r2, r3
 8001dfe:	4b06      	ldr	r3, [pc, #24]	@ (8001e18 <HAL_IncTick+0x24>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4413      	add	r3, r2
 8001e04:	4a04      	ldr	r2, [pc, #16]	@ (8001e18 <HAL_IncTick+0x24>)
 8001e06:	6013      	str	r3, [r2, #0]
}
 8001e08:	bf00      	nop
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr
 8001e12:	bf00      	nop
 8001e14:	20000208 	.word	0x20000208
 8001e18:	2000ae1c 	.word	0x2000ae1c

08001e1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0
  return uwTick;
 8001e20:	4b03      	ldr	r3, [pc, #12]	@ (8001e30 <HAL_GetTick+0x14>)
 8001e22:	681b      	ldr	r3, [r3, #0]
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr
 8001e2e:	bf00      	nop
 8001e30:	2000ae1c 	.word	0x2000ae1c

08001e34 <__NVIC_SetPriorityGrouping>:
{
 8001e34:	b480      	push	{r7}
 8001e36:	b085      	sub	sp, #20
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	f003 0307 	and.w	r3, r3, #7
 8001e42:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e44:	4b0c      	ldr	r3, [pc, #48]	@ (8001e78 <__NVIC_SetPriorityGrouping+0x44>)
 8001e46:	68db      	ldr	r3, [r3, #12]
 8001e48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e4a:	68ba      	ldr	r2, [r7, #8]
 8001e4c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e50:	4013      	ands	r3, r2
 8001e52:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e5c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e66:	4a04      	ldr	r2, [pc, #16]	@ (8001e78 <__NVIC_SetPriorityGrouping+0x44>)
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	60d3      	str	r3, [r2, #12]
}
 8001e6c:	bf00      	nop
 8001e6e:	3714      	adds	r7, #20
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr
 8001e78:	e000ed00 	.word	0xe000ed00

08001e7c <__NVIC_GetPriorityGrouping>:
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e80:	4b04      	ldr	r3, [pc, #16]	@ (8001e94 <__NVIC_GetPriorityGrouping+0x18>)
 8001e82:	68db      	ldr	r3, [r3, #12]
 8001e84:	0a1b      	lsrs	r3, r3, #8
 8001e86:	f003 0307 	and.w	r3, r3, #7
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e92:	4770      	bx	lr
 8001e94:	e000ed00 	.word	0xe000ed00

08001e98 <__NVIC_EnableIRQ>:
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	db0b      	blt.n	8001ec2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001eaa:	79fb      	ldrb	r3, [r7, #7]
 8001eac:	f003 021f 	and.w	r2, r3, #31
 8001eb0:	4907      	ldr	r1, [pc, #28]	@ (8001ed0 <__NVIC_EnableIRQ+0x38>)
 8001eb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eb6:	095b      	lsrs	r3, r3, #5
 8001eb8:	2001      	movs	r0, #1
 8001eba:	fa00 f202 	lsl.w	r2, r0, r2
 8001ebe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001ec2:	bf00      	nop
 8001ec4:	370c      	adds	r7, #12
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr
 8001ece:	bf00      	nop
 8001ed0:	e000e100 	.word	0xe000e100

08001ed4 <__NVIC_SetPriority>:
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b083      	sub	sp, #12
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	4603      	mov	r3, r0
 8001edc:	6039      	str	r1, [r7, #0]
 8001ede:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ee0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	db0a      	blt.n	8001efe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	b2da      	uxtb	r2, r3
 8001eec:	490c      	ldr	r1, [pc, #48]	@ (8001f20 <__NVIC_SetPriority+0x4c>)
 8001eee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ef2:	0112      	lsls	r2, r2, #4
 8001ef4:	b2d2      	uxtb	r2, r2
 8001ef6:	440b      	add	r3, r1
 8001ef8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001efc:	e00a      	b.n	8001f14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	b2da      	uxtb	r2, r3
 8001f02:	4908      	ldr	r1, [pc, #32]	@ (8001f24 <__NVIC_SetPriority+0x50>)
 8001f04:	79fb      	ldrb	r3, [r7, #7]
 8001f06:	f003 030f 	and.w	r3, r3, #15
 8001f0a:	3b04      	subs	r3, #4
 8001f0c:	0112      	lsls	r2, r2, #4
 8001f0e:	b2d2      	uxtb	r2, r2
 8001f10:	440b      	add	r3, r1
 8001f12:	761a      	strb	r2, [r3, #24]
}
 8001f14:	bf00      	nop
 8001f16:	370c      	adds	r7, #12
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr
 8001f20:	e000e100 	.word	0xe000e100
 8001f24:	e000ed00 	.word	0xe000ed00

08001f28 <NVIC_EncodePriority>:
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b089      	sub	sp, #36	@ 0x24
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	60f8      	str	r0, [r7, #12]
 8001f30:	60b9      	str	r1, [r7, #8]
 8001f32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	f003 0307 	and.w	r3, r3, #7
 8001f3a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f3c:	69fb      	ldr	r3, [r7, #28]
 8001f3e:	f1c3 0307 	rsb	r3, r3, #7
 8001f42:	2b04      	cmp	r3, #4
 8001f44:	bf28      	it	cs
 8001f46:	2304      	movcs	r3, #4
 8001f48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f4a:	69fb      	ldr	r3, [r7, #28]
 8001f4c:	3304      	adds	r3, #4
 8001f4e:	2b06      	cmp	r3, #6
 8001f50:	d902      	bls.n	8001f58 <NVIC_EncodePriority+0x30>
 8001f52:	69fb      	ldr	r3, [r7, #28]
 8001f54:	3b03      	subs	r3, #3
 8001f56:	e000      	b.n	8001f5a <NVIC_EncodePriority+0x32>
 8001f58:	2300      	movs	r3, #0
 8001f5a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f5c:	f04f 32ff 	mov.w	r2, #4294967295
 8001f60:	69bb      	ldr	r3, [r7, #24]
 8001f62:	fa02 f303 	lsl.w	r3, r2, r3
 8001f66:	43da      	mvns	r2, r3
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	401a      	ands	r2, r3
 8001f6c:	697b      	ldr	r3, [r7, #20]
 8001f6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f70:	f04f 31ff 	mov.w	r1, #4294967295
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	fa01 f303 	lsl.w	r3, r1, r3
 8001f7a:	43d9      	mvns	r1, r3
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f80:	4313      	orrs	r3, r2
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	3724      	adds	r7, #36	@ 0x24
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr
	...

08001f90 <SysTick_Config>:
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b082      	sub	sp, #8
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	3b01      	subs	r3, #1
 8001f9c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001fa0:	d301      	bcc.n	8001fa6 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e00f      	b.n	8001fc6 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fa6:	4a0a      	ldr	r2, [pc, #40]	@ (8001fd0 <SysTick_Config+0x40>)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	3b01      	subs	r3, #1
 8001fac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fae:	210f      	movs	r1, #15
 8001fb0:	f04f 30ff 	mov.w	r0, #4294967295
 8001fb4:	f7ff ff8e 	bl	8001ed4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fb8:	4b05      	ldr	r3, [pc, #20]	@ (8001fd0 <SysTick_Config+0x40>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fbe:	4b04      	ldr	r3, [pc, #16]	@ (8001fd0 <SysTick_Config+0x40>)
 8001fc0:	2207      	movs	r2, #7
 8001fc2:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001fc4:	2300      	movs	r3, #0
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	3708      	adds	r7, #8
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	e000e010 	.word	0xe000e010

08001fd4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b082      	sub	sp, #8
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fdc:	6878      	ldr	r0, [r7, #4]
 8001fde:	f7ff ff29 	bl	8001e34 <__NVIC_SetPriorityGrouping>
}
 8001fe2:	bf00      	nop
 8001fe4:	3708      	adds	r7, #8
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}

08001fea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fea:	b580      	push	{r7, lr}
 8001fec:	b086      	sub	sp, #24
 8001fee:	af00      	add	r7, sp, #0
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	60b9      	str	r1, [r7, #8]
 8001ff4:	607a      	str	r2, [r7, #4]
 8001ff6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001ffc:	f7ff ff3e 	bl	8001e7c <__NVIC_GetPriorityGrouping>
 8002000:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002002:	687a      	ldr	r2, [r7, #4]
 8002004:	68b9      	ldr	r1, [r7, #8]
 8002006:	6978      	ldr	r0, [r7, #20]
 8002008:	f7ff ff8e 	bl	8001f28 <NVIC_EncodePriority>
 800200c:	4602      	mov	r2, r0
 800200e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002012:	4611      	mov	r1, r2
 8002014:	4618      	mov	r0, r3
 8002016:	f7ff ff5d 	bl	8001ed4 <__NVIC_SetPriority>
}
 800201a:	bf00      	nop
 800201c:	3718      	adds	r7, #24
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}

08002022 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002022:	b580      	push	{r7, lr}
 8002024:	b082      	sub	sp, #8
 8002026:	af00      	add	r7, sp, #0
 8002028:	4603      	mov	r3, r0
 800202a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800202c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002030:	4618      	mov	r0, r3
 8002032:	f7ff ff31 	bl	8001e98 <__NVIC_EnableIRQ>
}
 8002036:	bf00      	nop
 8002038:	3708      	adds	r7, #8
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}

0800203e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800203e:	b580      	push	{r7, lr}
 8002040:	b082      	sub	sp, #8
 8002042:	af00      	add	r7, sp, #0
 8002044:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	f7ff ffa2 	bl	8001f90 <SysTick_Config>
 800204c:	4603      	mov	r3, r0
}
 800204e:	4618      	mov	r0, r3
 8002050:	3708      	adds	r7, #8
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}

08002056 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002056:	b480      	push	{r7}
 8002058:	b085      	sub	sp, #20
 800205a:	af00      	add	r7, sp, #0
 800205c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800205e:	2300      	movs	r3, #0
 8002060:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002068:	b2db      	uxtb	r3, r3
 800206a:	2b02      	cmp	r3, #2
 800206c:	d008      	beq.n	8002080 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2204      	movs	r2, #4
 8002072:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2200      	movs	r2, #0
 8002078:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800207c:	2301      	movs	r3, #1
 800207e:	e022      	b.n	80020c6 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	681a      	ldr	r2, [r3, #0]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f022 020e 	bic.w	r2, r2, #14
 800208e:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f022 0201 	bic.w	r2, r2, #1
 800209e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020a4:	f003 021c 	and.w	r2, r3, #28
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ac:	2101      	movs	r1, #1
 80020ae:	fa01 f202 	lsl.w	r2, r1, r2
 80020b2:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2201      	movs	r2, #1
 80020b8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2200      	movs	r2, #0
 80020c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80020c4:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3714      	adds	r7, #20
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr

080020d2 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80020d2:	b580      	push	{r7, lr}
 80020d4:	b084      	sub	sp, #16
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020da:	2300      	movs	r3, #0
 80020dc:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80020e4:	b2db      	uxtb	r3, r3
 80020e6:	2b02      	cmp	r3, #2
 80020e8:	d005      	beq.n	80020f6 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2204      	movs	r2, #4
 80020ee:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80020f0:	2301      	movs	r3, #1
 80020f2:	73fb      	strb	r3, [r7, #15]
 80020f4:	e029      	b.n	800214a <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	681a      	ldr	r2, [r3, #0]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f022 020e 	bic.w	r2, r2, #14
 8002104:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	681a      	ldr	r2, [r3, #0]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f022 0201 	bic.w	r2, r2, #1
 8002114:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800211a:	f003 021c 	and.w	r2, r3, #28
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002122:	2101      	movs	r1, #1
 8002124:	fa01 f202 	lsl.w	r2, r1, r2
 8002128:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2201      	movs	r2, #1
 800212e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2200      	movs	r2, #0
 8002136:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800213e:	2b00      	cmp	r3, #0
 8002140:	d003      	beq.n	800214a <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002146:	6878      	ldr	r0, [r7, #4]
 8002148:	4798      	blx	r3
    }
  }
  return status;
 800214a:	7bfb      	ldrb	r3, [r7, #15]
}
 800214c:	4618      	mov	r0, r3
 800214e:	3710      	adds	r7, #16
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}

08002154 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002154:	b480      	push	{r7}
 8002156:	b087      	sub	sp, #28
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
 800215c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800215e:	2300      	movs	r3, #0
 8002160:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002162:	e17f      	b.n	8002464 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	681a      	ldr	r2, [r3, #0]
 8002168:	2101      	movs	r1, #1
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	fa01 f303 	lsl.w	r3, r1, r3
 8002170:	4013      	ands	r3, r2
 8002172:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	2b00      	cmp	r3, #0
 8002178:	f000 8171 	beq.w	800245e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	f003 0303 	and.w	r3, r3, #3
 8002184:	2b01      	cmp	r3, #1
 8002186:	d005      	beq.n	8002194 <HAL_GPIO_Init+0x40>
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	f003 0303 	and.w	r3, r3, #3
 8002190:	2b02      	cmp	r3, #2
 8002192:	d130      	bne.n	80021f6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	689b      	ldr	r3, [r3, #8]
 8002198:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	005b      	lsls	r3, r3, #1
 800219e:	2203      	movs	r2, #3
 80021a0:	fa02 f303 	lsl.w	r3, r2, r3
 80021a4:	43db      	mvns	r3, r3
 80021a6:	693a      	ldr	r2, [r7, #16]
 80021a8:	4013      	ands	r3, r2
 80021aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	68da      	ldr	r2, [r3, #12]
 80021b0:	697b      	ldr	r3, [r7, #20]
 80021b2:	005b      	lsls	r3, r3, #1
 80021b4:	fa02 f303 	lsl.w	r3, r2, r3
 80021b8:	693a      	ldr	r2, [r7, #16]
 80021ba:	4313      	orrs	r3, r2
 80021bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	693a      	ldr	r2, [r7, #16]
 80021c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80021ca:	2201      	movs	r2, #1
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	fa02 f303 	lsl.w	r3, r2, r3
 80021d2:	43db      	mvns	r3, r3
 80021d4:	693a      	ldr	r2, [r7, #16]
 80021d6:	4013      	ands	r3, r2
 80021d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	091b      	lsrs	r3, r3, #4
 80021e0:	f003 0201 	and.w	r2, r3, #1
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ea:	693a      	ldr	r2, [r7, #16]
 80021ec:	4313      	orrs	r3, r2
 80021ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	693a      	ldr	r2, [r7, #16]
 80021f4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	f003 0303 	and.w	r3, r3, #3
 80021fe:	2b03      	cmp	r3, #3
 8002200:	d118      	bne.n	8002234 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002206:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002208:	2201      	movs	r2, #1
 800220a:	697b      	ldr	r3, [r7, #20]
 800220c:	fa02 f303 	lsl.w	r3, r2, r3
 8002210:	43db      	mvns	r3, r3
 8002212:	693a      	ldr	r2, [r7, #16]
 8002214:	4013      	ands	r3, r2
 8002216:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	08db      	lsrs	r3, r3, #3
 800221e:	f003 0201 	and.w	r2, r3, #1
 8002222:	697b      	ldr	r3, [r7, #20]
 8002224:	fa02 f303 	lsl.w	r3, r2, r3
 8002228:	693a      	ldr	r2, [r7, #16]
 800222a:	4313      	orrs	r3, r2
 800222c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	693a      	ldr	r2, [r7, #16]
 8002232:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	f003 0303 	and.w	r3, r3, #3
 800223c:	2b03      	cmp	r3, #3
 800223e:	d017      	beq.n	8002270 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	68db      	ldr	r3, [r3, #12]
 8002244:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	005b      	lsls	r3, r3, #1
 800224a:	2203      	movs	r2, #3
 800224c:	fa02 f303 	lsl.w	r3, r2, r3
 8002250:	43db      	mvns	r3, r3
 8002252:	693a      	ldr	r2, [r7, #16]
 8002254:	4013      	ands	r3, r2
 8002256:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	689a      	ldr	r2, [r3, #8]
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	005b      	lsls	r3, r3, #1
 8002260:	fa02 f303 	lsl.w	r3, r2, r3
 8002264:	693a      	ldr	r2, [r7, #16]
 8002266:	4313      	orrs	r3, r2
 8002268:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	693a      	ldr	r2, [r7, #16]
 800226e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f003 0303 	and.w	r3, r3, #3
 8002278:	2b02      	cmp	r3, #2
 800227a:	d123      	bne.n	80022c4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	08da      	lsrs	r2, r3, #3
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	3208      	adds	r2, #8
 8002284:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002288:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800228a:	697b      	ldr	r3, [r7, #20]
 800228c:	f003 0307 	and.w	r3, r3, #7
 8002290:	009b      	lsls	r3, r3, #2
 8002292:	220f      	movs	r2, #15
 8002294:	fa02 f303 	lsl.w	r3, r2, r3
 8002298:	43db      	mvns	r3, r3
 800229a:	693a      	ldr	r2, [r7, #16]
 800229c:	4013      	ands	r3, r2
 800229e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	691a      	ldr	r2, [r3, #16]
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	f003 0307 	and.w	r3, r3, #7
 80022aa:	009b      	lsls	r3, r3, #2
 80022ac:	fa02 f303 	lsl.w	r3, r2, r3
 80022b0:	693a      	ldr	r2, [r7, #16]
 80022b2:	4313      	orrs	r3, r2
 80022b4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	08da      	lsrs	r2, r3, #3
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	3208      	adds	r2, #8
 80022be:	6939      	ldr	r1, [r7, #16]
 80022c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80022ca:	697b      	ldr	r3, [r7, #20]
 80022cc:	005b      	lsls	r3, r3, #1
 80022ce:	2203      	movs	r2, #3
 80022d0:	fa02 f303 	lsl.w	r3, r2, r3
 80022d4:	43db      	mvns	r3, r3
 80022d6:	693a      	ldr	r2, [r7, #16]
 80022d8:	4013      	ands	r3, r2
 80022da:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	f003 0203 	and.w	r2, r3, #3
 80022e4:	697b      	ldr	r3, [r7, #20]
 80022e6:	005b      	lsls	r3, r3, #1
 80022e8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ec:	693a      	ldr	r2, [r7, #16]
 80022ee:	4313      	orrs	r3, r2
 80022f0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	693a      	ldr	r2, [r7, #16]
 80022f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002300:	2b00      	cmp	r3, #0
 8002302:	f000 80ac 	beq.w	800245e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002306:	4b5f      	ldr	r3, [pc, #380]	@ (8002484 <HAL_GPIO_Init+0x330>)
 8002308:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800230a:	4a5e      	ldr	r2, [pc, #376]	@ (8002484 <HAL_GPIO_Init+0x330>)
 800230c:	f043 0301 	orr.w	r3, r3, #1
 8002310:	6613      	str	r3, [r2, #96]	@ 0x60
 8002312:	4b5c      	ldr	r3, [pc, #368]	@ (8002484 <HAL_GPIO_Init+0x330>)
 8002314:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002316:	f003 0301 	and.w	r3, r3, #1
 800231a:	60bb      	str	r3, [r7, #8]
 800231c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800231e:	4a5a      	ldr	r2, [pc, #360]	@ (8002488 <HAL_GPIO_Init+0x334>)
 8002320:	697b      	ldr	r3, [r7, #20]
 8002322:	089b      	lsrs	r3, r3, #2
 8002324:	3302      	adds	r3, #2
 8002326:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800232a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800232c:	697b      	ldr	r3, [r7, #20]
 800232e:	f003 0303 	and.w	r3, r3, #3
 8002332:	009b      	lsls	r3, r3, #2
 8002334:	220f      	movs	r2, #15
 8002336:	fa02 f303 	lsl.w	r3, r2, r3
 800233a:	43db      	mvns	r3, r3
 800233c:	693a      	ldr	r2, [r7, #16]
 800233e:	4013      	ands	r3, r2
 8002340:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002348:	d025      	beq.n	8002396 <HAL_GPIO_Init+0x242>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4a4f      	ldr	r2, [pc, #316]	@ (800248c <HAL_GPIO_Init+0x338>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d01f      	beq.n	8002392 <HAL_GPIO_Init+0x23e>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	4a4e      	ldr	r2, [pc, #312]	@ (8002490 <HAL_GPIO_Init+0x33c>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d019      	beq.n	800238e <HAL_GPIO_Init+0x23a>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	4a4d      	ldr	r2, [pc, #308]	@ (8002494 <HAL_GPIO_Init+0x340>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d013      	beq.n	800238a <HAL_GPIO_Init+0x236>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	4a4c      	ldr	r2, [pc, #304]	@ (8002498 <HAL_GPIO_Init+0x344>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d00d      	beq.n	8002386 <HAL_GPIO_Init+0x232>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	4a4b      	ldr	r2, [pc, #300]	@ (800249c <HAL_GPIO_Init+0x348>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d007      	beq.n	8002382 <HAL_GPIO_Init+0x22e>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	4a4a      	ldr	r2, [pc, #296]	@ (80024a0 <HAL_GPIO_Init+0x34c>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d101      	bne.n	800237e <HAL_GPIO_Init+0x22a>
 800237a:	2306      	movs	r3, #6
 800237c:	e00c      	b.n	8002398 <HAL_GPIO_Init+0x244>
 800237e:	2307      	movs	r3, #7
 8002380:	e00a      	b.n	8002398 <HAL_GPIO_Init+0x244>
 8002382:	2305      	movs	r3, #5
 8002384:	e008      	b.n	8002398 <HAL_GPIO_Init+0x244>
 8002386:	2304      	movs	r3, #4
 8002388:	e006      	b.n	8002398 <HAL_GPIO_Init+0x244>
 800238a:	2303      	movs	r3, #3
 800238c:	e004      	b.n	8002398 <HAL_GPIO_Init+0x244>
 800238e:	2302      	movs	r3, #2
 8002390:	e002      	b.n	8002398 <HAL_GPIO_Init+0x244>
 8002392:	2301      	movs	r3, #1
 8002394:	e000      	b.n	8002398 <HAL_GPIO_Init+0x244>
 8002396:	2300      	movs	r3, #0
 8002398:	697a      	ldr	r2, [r7, #20]
 800239a:	f002 0203 	and.w	r2, r2, #3
 800239e:	0092      	lsls	r2, r2, #2
 80023a0:	4093      	lsls	r3, r2
 80023a2:	693a      	ldr	r2, [r7, #16]
 80023a4:	4313      	orrs	r3, r2
 80023a6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80023a8:	4937      	ldr	r1, [pc, #220]	@ (8002488 <HAL_GPIO_Init+0x334>)
 80023aa:	697b      	ldr	r3, [r7, #20]
 80023ac:	089b      	lsrs	r3, r3, #2
 80023ae:	3302      	adds	r3, #2
 80023b0:	693a      	ldr	r2, [r7, #16]
 80023b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80023b6:	4b3b      	ldr	r3, [pc, #236]	@ (80024a4 <HAL_GPIO_Init+0x350>)
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	43db      	mvns	r3, r3
 80023c0:	693a      	ldr	r2, [r7, #16]
 80023c2:	4013      	ands	r3, r2
 80023c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d003      	beq.n	80023da <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80023d2:	693a      	ldr	r2, [r7, #16]
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	4313      	orrs	r3, r2
 80023d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80023da:	4a32      	ldr	r2, [pc, #200]	@ (80024a4 <HAL_GPIO_Init+0x350>)
 80023dc:	693b      	ldr	r3, [r7, #16]
 80023de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80023e0:	4b30      	ldr	r3, [pc, #192]	@ (80024a4 <HAL_GPIO_Init+0x350>)
 80023e2:	68db      	ldr	r3, [r3, #12]
 80023e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	43db      	mvns	r3, r3
 80023ea:	693a      	ldr	r2, [r7, #16]
 80023ec:	4013      	ands	r3, r2
 80023ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d003      	beq.n	8002404 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80023fc:	693a      	ldr	r2, [r7, #16]
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	4313      	orrs	r3, r2
 8002402:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002404:	4a27      	ldr	r2, [pc, #156]	@ (80024a4 <HAL_GPIO_Init+0x350>)
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800240a:	4b26      	ldr	r3, [pc, #152]	@ (80024a4 <HAL_GPIO_Init+0x350>)
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	43db      	mvns	r3, r3
 8002414:	693a      	ldr	r2, [r7, #16]
 8002416:	4013      	ands	r3, r2
 8002418:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002422:	2b00      	cmp	r3, #0
 8002424:	d003      	beq.n	800242e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002426:	693a      	ldr	r2, [r7, #16]
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	4313      	orrs	r3, r2
 800242c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800242e:	4a1d      	ldr	r2, [pc, #116]	@ (80024a4 <HAL_GPIO_Init+0x350>)
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002434:	4b1b      	ldr	r3, [pc, #108]	@ (80024a4 <HAL_GPIO_Init+0x350>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	43db      	mvns	r3, r3
 800243e:	693a      	ldr	r2, [r7, #16]
 8002440:	4013      	ands	r3, r2
 8002442:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800244c:	2b00      	cmp	r3, #0
 800244e:	d003      	beq.n	8002458 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002450:	693a      	ldr	r2, [r7, #16]
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	4313      	orrs	r3, r2
 8002456:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002458:	4a12      	ldr	r2, [pc, #72]	@ (80024a4 <HAL_GPIO_Init+0x350>)
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800245e:	697b      	ldr	r3, [r7, #20]
 8002460:	3301      	adds	r3, #1
 8002462:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	fa22 f303 	lsr.w	r3, r2, r3
 800246e:	2b00      	cmp	r3, #0
 8002470:	f47f ae78 	bne.w	8002164 <HAL_GPIO_Init+0x10>
  }
}
 8002474:	bf00      	nop
 8002476:	bf00      	nop
 8002478:	371c      	adds	r7, #28
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr
 8002482:	bf00      	nop
 8002484:	40021000 	.word	0x40021000
 8002488:	40010000 	.word	0x40010000
 800248c:	48000400 	.word	0x48000400
 8002490:	48000800 	.word	0x48000800
 8002494:	48000c00 	.word	0x48000c00
 8002498:	48001000 	.word	0x48001000
 800249c:	48001400 	.word	0x48001400
 80024a0:	48001800 	.word	0x48001800
 80024a4:	40010400 	.word	0x40010400

080024a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
 80024b0:	460b      	mov	r3, r1
 80024b2:	807b      	strh	r3, [r7, #2]
 80024b4:	4613      	mov	r3, r2
 80024b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80024b8:	787b      	ldrb	r3, [r7, #1]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d003      	beq.n	80024c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80024be:	887a      	ldrh	r2, [r7, #2]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80024c4:	e002      	b.n	80024cc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80024c6:	887a      	ldrh	r2, [r7, #2]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80024cc:	bf00      	nop
 80024ce:	370c      	adds	r7, #12
 80024d0:	46bd      	mov	sp, r7
 80024d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d6:	4770      	bx	lr

080024d8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80024dc:	4b04      	ldr	r3, [pc, #16]	@ (80024f0 <HAL_PWREx_GetVoltageRange+0x18>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	46bd      	mov	sp, r7
 80024e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ec:	4770      	bx	lr
 80024ee:	bf00      	nop
 80024f0:	40007000 	.word	0x40007000

080024f4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b085      	sub	sp, #20
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002502:	d130      	bne.n	8002566 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002504:	4b23      	ldr	r3, [pc, #140]	@ (8002594 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800250c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002510:	d038      	beq.n	8002584 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002512:	4b20      	ldr	r3, [pc, #128]	@ (8002594 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800251a:	4a1e      	ldr	r2, [pc, #120]	@ (8002594 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800251c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002520:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002522:	4b1d      	ldr	r3, [pc, #116]	@ (8002598 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	2232      	movs	r2, #50	@ 0x32
 8002528:	fb02 f303 	mul.w	r3, r2, r3
 800252c:	4a1b      	ldr	r2, [pc, #108]	@ (800259c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800252e:	fba2 2303 	umull	r2, r3, r2, r3
 8002532:	0c9b      	lsrs	r3, r3, #18
 8002534:	3301      	adds	r3, #1
 8002536:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002538:	e002      	b.n	8002540 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	3b01      	subs	r3, #1
 800253e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002540:	4b14      	ldr	r3, [pc, #80]	@ (8002594 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002542:	695b      	ldr	r3, [r3, #20]
 8002544:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002548:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800254c:	d102      	bne.n	8002554 <HAL_PWREx_ControlVoltageScaling+0x60>
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d1f2      	bne.n	800253a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002554:	4b0f      	ldr	r3, [pc, #60]	@ (8002594 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002556:	695b      	ldr	r3, [r3, #20]
 8002558:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800255c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002560:	d110      	bne.n	8002584 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002562:	2303      	movs	r3, #3
 8002564:	e00f      	b.n	8002586 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002566:	4b0b      	ldr	r3, [pc, #44]	@ (8002594 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800256e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002572:	d007      	beq.n	8002584 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002574:	4b07      	ldr	r3, [pc, #28]	@ (8002594 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800257c:	4a05      	ldr	r2, [pc, #20]	@ (8002594 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800257e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002582:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002584:	2300      	movs	r3, #0
}
 8002586:	4618      	mov	r0, r3
 8002588:	3714      	adds	r7, #20
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr
 8002592:	bf00      	nop
 8002594:	40007000 	.word	0x40007000
 8002598:	20000200 	.word	0x20000200
 800259c:	431bde83 	.word	0x431bde83

080025a0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b088      	sub	sp, #32
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d101      	bne.n	80025b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	e3ca      	b.n	8002d48 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025b2:	4b97      	ldr	r3, [pc, #604]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 80025b4:	689b      	ldr	r3, [r3, #8]
 80025b6:	f003 030c 	and.w	r3, r3, #12
 80025ba:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80025bc:	4b94      	ldr	r3, [pc, #592]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 80025be:	68db      	ldr	r3, [r3, #12]
 80025c0:	f003 0303 	and.w	r3, r3, #3
 80025c4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f003 0310 	and.w	r3, r3, #16
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	f000 80e4 	beq.w	800279c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80025d4:	69bb      	ldr	r3, [r7, #24]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d007      	beq.n	80025ea <HAL_RCC_OscConfig+0x4a>
 80025da:	69bb      	ldr	r3, [r7, #24]
 80025dc:	2b0c      	cmp	r3, #12
 80025de:	f040 808b 	bne.w	80026f8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	2b01      	cmp	r3, #1
 80025e6:	f040 8087 	bne.w	80026f8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80025ea:	4b89      	ldr	r3, [pc, #548]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f003 0302 	and.w	r3, r3, #2
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d005      	beq.n	8002602 <HAL_RCC_OscConfig+0x62>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	699b      	ldr	r3, [r3, #24]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d101      	bne.n	8002602 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	e3a2      	b.n	8002d48 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6a1a      	ldr	r2, [r3, #32]
 8002606:	4b82      	ldr	r3, [pc, #520]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f003 0308 	and.w	r3, r3, #8
 800260e:	2b00      	cmp	r3, #0
 8002610:	d004      	beq.n	800261c <HAL_RCC_OscConfig+0x7c>
 8002612:	4b7f      	ldr	r3, [pc, #508]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800261a:	e005      	b.n	8002628 <HAL_RCC_OscConfig+0x88>
 800261c:	4b7c      	ldr	r3, [pc, #496]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 800261e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002622:	091b      	lsrs	r3, r3, #4
 8002624:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002628:	4293      	cmp	r3, r2
 800262a:	d223      	bcs.n	8002674 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6a1b      	ldr	r3, [r3, #32]
 8002630:	4618      	mov	r0, r3
 8002632:	f000 fd55 	bl	80030e0 <RCC_SetFlashLatencyFromMSIRange>
 8002636:	4603      	mov	r3, r0
 8002638:	2b00      	cmp	r3, #0
 800263a:	d001      	beq.n	8002640 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800263c:	2301      	movs	r3, #1
 800263e:	e383      	b.n	8002d48 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002640:	4b73      	ldr	r3, [pc, #460]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a72      	ldr	r2, [pc, #456]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 8002646:	f043 0308 	orr.w	r3, r3, #8
 800264a:	6013      	str	r3, [r2, #0]
 800264c:	4b70      	ldr	r3, [pc, #448]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6a1b      	ldr	r3, [r3, #32]
 8002658:	496d      	ldr	r1, [pc, #436]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 800265a:	4313      	orrs	r3, r2
 800265c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800265e:	4b6c      	ldr	r3, [pc, #432]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	69db      	ldr	r3, [r3, #28]
 800266a:	021b      	lsls	r3, r3, #8
 800266c:	4968      	ldr	r1, [pc, #416]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 800266e:	4313      	orrs	r3, r2
 8002670:	604b      	str	r3, [r1, #4]
 8002672:	e025      	b.n	80026c0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002674:	4b66      	ldr	r3, [pc, #408]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a65      	ldr	r2, [pc, #404]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 800267a:	f043 0308 	orr.w	r3, r3, #8
 800267e:	6013      	str	r3, [r2, #0]
 8002680:	4b63      	ldr	r3, [pc, #396]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6a1b      	ldr	r3, [r3, #32]
 800268c:	4960      	ldr	r1, [pc, #384]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 800268e:	4313      	orrs	r3, r2
 8002690:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002692:	4b5f      	ldr	r3, [pc, #380]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	69db      	ldr	r3, [r3, #28]
 800269e:	021b      	lsls	r3, r3, #8
 80026a0:	495b      	ldr	r1, [pc, #364]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 80026a2:	4313      	orrs	r3, r2
 80026a4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80026a6:	69bb      	ldr	r3, [r7, #24]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d109      	bne.n	80026c0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6a1b      	ldr	r3, [r3, #32]
 80026b0:	4618      	mov	r0, r3
 80026b2:	f000 fd15 	bl	80030e0 <RCC_SetFlashLatencyFromMSIRange>
 80026b6:	4603      	mov	r3, r0
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d001      	beq.n	80026c0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80026bc:	2301      	movs	r3, #1
 80026be:	e343      	b.n	8002d48 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80026c0:	f000 fc4a 	bl	8002f58 <HAL_RCC_GetSysClockFreq>
 80026c4:	4602      	mov	r2, r0
 80026c6:	4b52      	ldr	r3, [pc, #328]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 80026c8:	689b      	ldr	r3, [r3, #8]
 80026ca:	091b      	lsrs	r3, r3, #4
 80026cc:	f003 030f 	and.w	r3, r3, #15
 80026d0:	4950      	ldr	r1, [pc, #320]	@ (8002814 <HAL_RCC_OscConfig+0x274>)
 80026d2:	5ccb      	ldrb	r3, [r1, r3]
 80026d4:	f003 031f 	and.w	r3, r3, #31
 80026d8:	fa22 f303 	lsr.w	r3, r2, r3
 80026dc:	4a4e      	ldr	r2, [pc, #312]	@ (8002818 <HAL_RCC_OscConfig+0x278>)
 80026de:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80026e0:	4b4e      	ldr	r3, [pc, #312]	@ (800281c <HAL_RCC_OscConfig+0x27c>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4618      	mov	r0, r3
 80026e6:	f7ff fb49 	bl	8001d7c <HAL_InitTick>
 80026ea:	4603      	mov	r3, r0
 80026ec:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80026ee:	7bfb      	ldrb	r3, [r7, #15]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d052      	beq.n	800279a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80026f4:	7bfb      	ldrb	r3, [r7, #15]
 80026f6:	e327      	b.n	8002d48 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	699b      	ldr	r3, [r3, #24]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d032      	beq.n	8002766 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002700:	4b43      	ldr	r3, [pc, #268]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a42      	ldr	r2, [pc, #264]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 8002706:	f043 0301 	orr.w	r3, r3, #1
 800270a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800270c:	f7ff fb86 	bl	8001e1c <HAL_GetTick>
 8002710:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002712:	e008      	b.n	8002726 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002714:	f7ff fb82 	bl	8001e1c <HAL_GetTick>
 8002718:	4602      	mov	r2, r0
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	2b02      	cmp	r3, #2
 8002720:	d901      	bls.n	8002726 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002722:	2303      	movs	r3, #3
 8002724:	e310      	b.n	8002d48 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002726:	4b3a      	ldr	r3, [pc, #232]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 0302 	and.w	r3, r3, #2
 800272e:	2b00      	cmp	r3, #0
 8002730:	d0f0      	beq.n	8002714 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002732:	4b37      	ldr	r3, [pc, #220]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a36      	ldr	r2, [pc, #216]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 8002738:	f043 0308 	orr.w	r3, r3, #8
 800273c:	6013      	str	r3, [r2, #0]
 800273e:	4b34      	ldr	r3, [pc, #208]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6a1b      	ldr	r3, [r3, #32]
 800274a:	4931      	ldr	r1, [pc, #196]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 800274c:	4313      	orrs	r3, r2
 800274e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002750:	4b2f      	ldr	r3, [pc, #188]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	69db      	ldr	r3, [r3, #28]
 800275c:	021b      	lsls	r3, r3, #8
 800275e:	492c      	ldr	r1, [pc, #176]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 8002760:	4313      	orrs	r3, r2
 8002762:	604b      	str	r3, [r1, #4]
 8002764:	e01a      	b.n	800279c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002766:	4b2a      	ldr	r3, [pc, #168]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a29      	ldr	r2, [pc, #164]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 800276c:	f023 0301 	bic.w	r3, r3, #1
 8002770:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002772:	f7ff fb53 	bl	8001e1c <HAL_GetTick>
 8002776:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002778:	e008      	b.n	800278c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800277a:	f7ff fb4f 	bl	8001e1c <HAL_GetTick>
 800277e:	4602      	mov	r2, r0
 8002780:	693b      	ldr	r3, [r7, #16]
 8002782:	1ad3      	subs	r3, r2, r3
 8002784:	2b02      	cmp	r3, #2
 8002786:	d901      	bls.n	800278c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002788:	2303      	movs	r3, #3
 800278a:	e2dd      	b.n	8002d48 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800278c:	4b20      	ldr	r3, [pc, #128]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f003 0302 	and.w	r3, r3, #2
 8002794:	2b00      	cmp	r3, #0
 8002796:	d1f0      	bne.n	800277a <HAL_RCC_OscConfig+0x1da>
 8002798:	e000      	b.n	800279c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800279a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f003 0301 	and.w	r3, r3, #1
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d074      	beq.n	8002892 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80027a8:	69bb      	ldr	r3, [r7, #24]
 80027aa:	2b08      	cmp	r3, #8
 80027ac:	d005      	beq.n	80027ba <HAL_RCC_OscConfig+0x21a>
 80027ae:	69bb      	ldr	r3, [r7, #24]
 80027b0:	2b0c      	cmp	r3, #12
 80027b2:	d10e      	bne.n	80027d2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	2b03      	cmp	r3, #3
 80027b8:	d10b      	bne.n	80027d2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027ba:	4b15      	ldr	r3, [pc, #84]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d064      	beq.n	8002890 <HAL_RCC_OscConfig+0x2f0>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d160      	bne.n	8002890 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	e2ba      	b.n	8002d48 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027da:	d106      	bne.n	80027ea <HAL_RCC_OscConfig+0x24a>
 80027dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a0b      	ldr	r2, [pc, #44]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 80027e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027e6:	6013      	str	r3, [r2, #0]
 80027e8:	e026      	b.n	8002838 <HAL_RCC_OscConfig+0x298>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80027f2:	d115      	bne.n	8002820 <HAL_RCC_OscConfig+0x280>
 80027f4:	4b06      	ldr	r3, [pc, #24]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a05      	ldr	r2, [pc, #20]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 80027fa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80027fe:	6013      	str	r3, [r2, #0]
 8002800:	4b03      	ldr	r3, [pc, #12]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a02      	ldr	r2, [pc, #8]	@ (8002810 <HAL_RCC_OscConfig+0x270>)
 8002806:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800280a:	6013      	str	r3, [r2, #0]
 800280c:	e014      	b.n	8002838 <HAL_RCC_OscConfig+0x298>
 800280e:	bf00      	nop
 8002810:	40021000 	.word	0x40021000
 8002814:	08011b34 	.word	0x08011b34
 8002818:	20000200 	.word	0x20000200
 800281c:	20000204 	.word	0x20000204
 8002820:	4ba0      	ldr	r3, [pc, #640]	@ (8002aa4 <HAL_RCC_OscConfig+0x504>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a9f      	ldr	r2, [pc, #636]	@ (8002aa4 <HAL_RCC_OscConfig+0x504>)
 8002826:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800282a:	6013      	str	r3, [r2, #0]
 800282c:	4b9d      	ldr	r3, [pc, #628]	@ (8002aa4 <HAL_RCC_OscConfig+0x504>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a9c      	ldr	r2, [pc, #624]	@ (8002aa4 <HAL_RCC_OscConfig+0x504>)
 8002832:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002836:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d013      	beq.n	8002868 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002840:	f7ff faec 	bl	8001e1c <HAL_GetTick>
 8002844:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002846:	e008      	b.n	800285a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002848:	f7ff fae8 	bl	8001e1c <HAL_GetTick>
 800284c:	4602      	mov	r2, r0
 800284e:	693b      	ldr	r3, [r7, #16]
 8002850:	1ad3      	subs	r3, r2, r3
 8002852:	2b64      	cmp	r3, #100	@ 0x64
 8002854:	d901      	bls.n	800285a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002856:	2303      	movs	r3, #3
 8002858:	e276      	b.n	8002d48 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800285a:	4b92      	ldr	r3, [pc, #584]	@ (8002aa4 <HAL_RCC_OscConfig+0x504>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002862:	2b00      	cmp	r3, #0
 8002864:	d0f0      	beq.n	8002848 <HAL_RCC_OscConfig+0x2a8>
 8002866:	e014      	b.n	8002892 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002868:	f7ff fad8 	bl	8001e1c <HAL_GetTick>
 800286c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800286e:	e008      	b.n	8002882 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002870:	f7ff fad4 	bl	8001e1c <HAL_GetTick>
 8002874:	4602      	mov	r2, r0
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	2b64      	cmp	r3, #100	@ 0x64
 800287c:	d901      	bls.n	8002882 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800287e:	2303      	movs	r3, #3
 8002880:	e262      	b.n	8002d48 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002882:	4b88      	ldr	r3, [pc, #544]	@ (8002aa4 <HAL_RCC_OscConfig+0x504>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800288a:	2b00      	cmp	r3, #0
 800288c:	d1f0      	bne.n	8002870 <HAL_RCC_OscConfig+0x2d0>
 800288e:	e000      	b.n	8002892 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002890:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 0302 	and.w	r3, r3, #2
 800289a:	2b00      	cmp	r3, #0
 800289c:	d060      	beq.n	8002960 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800289e:	69bb      	ldr	r3, [r7, #24]
 80028a0:	2b04      	cmp	r3, #4
 80028a2:	d005      	beq.n	80028b0 <HAL_RCC_OscConfig+0x310>
 80028a4:	69bb      	ldr	r3, [r7, #24]
 80028a6:	2b0c      	cmp	r3, #12
 80028a8:	d119      	bne.n	80028de <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	2b02      	cmp	r3, #2
 80028ae:	d116      	bne.n	80028de <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80028b0:	4b7c      	ldr	r3, [pc, #496]	@ (8002aa4 <HAL_RCC_OscConfig+0x504>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d005      	beq.n	80028c8 <HAL_RCC_OscConfig+0x328>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	68db      	ldr	r3, [r3, #12]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d101      	bne.n	80028c8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	e23f      	b.n	8002d48 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028c8:	4b76      	ldr	r3, [pc, #472]	@ (8002aa4 <HAL_RCC_OscConfig+0x504>)
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	691b      	ldr	r3, [r3, #16]
 80028d4:	061b      	lsls	r3, r3, #24
 80028d6:	4973      	ldr	r1, [pc, #460]	@ (8002aa4 <HAL_RCC_OscConfig+0x504>)
 80028d8:	4313      	orrs	r3, r2
 80028da:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80028dc:	e040      	b.n	8002960 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	68db      	ldr	r3, [r3, #12]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d023      	beq.n	800292e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028e6:	4b6f      	ldr	r3, [pc, #444]	@ (8002aa4 <HAL_RCC_OscConfig+0x504>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a6e      	ldr	r2, [pc, #440]	@ (8002aa4 <HAL_RCC_OscConfig+0x504>)
 80028ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028f2:	f7ff fa93 	bl	8001e1c <HAL_GetTick>
 80028f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80028f8:	e008      	b.n	800290c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028fa:	f7ff fa8f 	bl	8001e1c <HAL_GetTick>
 80028fe:	4602      	mov	r2, r0
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	1ad3      	subs	r3, r2, r3
 8002904:	2b02      	cmp	r3, #2
 8002906:	d901      	bls.n	800290c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002908:	2303      	movs	r3, #3
 800290a:	e21d      	b.n	8002d48 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800290c:	4b65      	ldr	r3, [pc, #404]	@ (8002aa4 <HAL_RCC_OscConfig+0x504>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002914:	2b00      	cmp	r3, #0
 8002916:	d0f0      	beq.n	80028fa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002918:	4b62      	ldr	r3, [pc, #392]	@ (8002aa4 <HAL_RCC_OscConfig+0x504>)
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	691b      	ldr	r3, [r3, #16]
 8002924:	061b      	lsls	r3, r3, #24
 8002926:	495f      	ldr	r1, [pc, #380]	@ (8002aa4 <HAL_RCC_OscConfig+0x504>)
 8002928:	4313      	orrs	r3, r2
 800292a:	604b      	str	r3, [r1, #4]
 800292c:	e018      	b.n	8002960 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800292e:	4b5d      	ldr	r3, [pc, #372]	@ (8002aa4 <HAL_RCC_OscConfig+0x504>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a5c      	ldr	r2, [pc, #368]	@ (8002aa4 <HAL_RCC_OscConfig+0x504>)
 8002934:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002938:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800293a:	f7ff fa6f 	bl	8001e1c <HAL_GetTick>
 800293e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002940:	e008      	b.n	8002954 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002942:	f7ff fa6b 	bl	8001e1c <HAL_GetTick>
 8002946:	4602      	mov	r2, r0
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	1ad3      	subs	r3, r2, r3
 800294c:	2b02      	cmp	r3, #2
 800294e:	d901      	bls.n	8002954 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002950:	2303      	movs	r3, #3
 8002952:	e1f9      	b.n	8002d48 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002954:	4b53      	ldr	r3, [pc, #332]	@ (8002aa4 <HAL_RCC_OscConfig+0x504>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800295c:	2b00      	cmp	r3, #0
 800295e:	d1f0      	bne.n	8002942 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f003 0308 	and.w	r3, r3, #8
 8002968:	2b00      	cmp	r3, #0
 800296a:	d03c      	beq.n	80029e6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	695b      	ldr	r3, [r3, #20]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d01c      	beq.n	80029ae <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002974:	4b4b      	ldr	r3, [pc, #300]	@ (8002aa4 <HAL_RCC_OscConfig+0x504>)
 8002976:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800297a:	4a4a      	ldr	r2, [pc, #296]	@ (8002aa4 <HAL_RCC_OscConfig+0x504>)
 800297c:	f043 0301 	orr.w	r3, r3, #1
 8002980:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002984:	f7ff fa4a 	bl	8001e1c <HAL_GetTick>
 8002988:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800298a:	e008      	b.n	800299e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800298c:	f7ff fa46 	bl	8001e1c <HAL_GetTick>
 8002990:	4602      	mov	r2, r0
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	1ad3      	subs	r3, r2, r3
 8002996:	2b02      	cmp	r3, #2
 8002998:	d901      	bls.n	800299e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e1d4      	b.n	8002d48 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800299e:	4b41      	ldr	r3, [pc, #260]	@ (8002aa4 <HAL_RCC_OscConfig+0x504>)
 80029a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029a4:	f003 0302 	and.w	r3, r3, #2
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d0ef      	beq.n	800298c <HAL_RCC_OscConfig+0x3ec>
 80029ac:	e01b      	b.n	80029e6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029ae:	4b3d      	ldr	r3, [pc, #244]	@ (8002aa4 <HAL_RCC_OscConfig+0x504>)
 80029b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029b4:	4a3b      	ldr	r2, [pc, #236]	@ (8002aa4 <HAL_RCC_OscConfig+0x504>)
 80029b6:	f023 0301 	bic.w	r3, r3, #1
 80029ba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029be:	f7ff fa2d 	bl	8001e1c <HAL_GetTick>
 80029c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80029c4:	e008      	b.n	80029d8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029c6:	f7ff fa29 	bl	8001e1c <HAL_GetTick>
 80029ca:	4602      	mov	r2, r0
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	1ad3      	subs	r3, r2, r3
 80029d0:	2b02      	cmp	r3, #2
 80029d2:	d901      	bls.n	80029d8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80029d4:	2303      	movs	r3, #3
 80029d6:	e1b7      	b.n	8002d48 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80029d8:	4b32      	ldr	r3, [pc, #200]	@ (8002aa4 <HAL_RCC_OscConfig+0x504>)
 80029da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029de:	f003 0302 	and.w	r3, r3, #2
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d1ef      	bne.n	80029c6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 0304 	and.w	r3, r3, #4
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	f000 80a6 	beq.w	8002b40 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029f4:	2300      	movs	r3, #0
 80029f6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80029f8:	4b2a      	ldr	r3, [pc, #168]	@ (8002aa4 <HAL_RCC_OscConfig+0x504>)
 80029fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d10d      	bne.n	8002a20 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a04:	4b27      	ldr	r3, [pc, #156]	@ (8002aa4 <HAL_RCC_OscConfig+0x504>)
 8002a06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a08:	4a26      	ldr	r2, [pc, #152]	@ (8002aa4 <HAL_RCC_OscConfig+0x504>)
 8002a0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a0e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a10:	4b24      	ldr	r3, [pc, #144]	@ (8002aa4 <HAL_RCC_OscConfig+0x504>)
 8002a12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a18:	60bb      	str	r3, [r7, #8]
 8002a1a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a20:	4b21      	ldr	r3, [pc, #132]	@ (8002aa8 <HAL_RCC_OscConfig+0x508>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d118      	bne.n	8002a5e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a2c:	4b1e      	ldr	r3, [pc, #120]	@ (8002aa8 <HAL_RCC_OscConfig+0x508>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a1d      	ldr	r2, [pc, #116]	@ (8002aa8 <HAL_RCC_OscConfig+0x508>)
 8002a32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a36:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a38:	f7ff f9f0 	bl	8001e1c <HAL_GetTick>
 8002a3c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a3e:	e008      	b.n	8002a52 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a40:	f7ff f9ec 	bl	8001e1c <HAL_GetTick>
 8002a44:	4602      	mov	r2, r0
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	1ad3      	subs	r3, r2, r3
 8002a4a:	2b02      	cmp	r3, #2
 8002a4c:	d901      	bls.n	8002a52 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002a4e:	2303      	movs	r3, #3
 8002a50:	e17a      	b.n	8002d48 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a52:	4b15      	ldr	r3, [pc, #84]	@ (8002aa8 <HAL_RCC_OscConfig+0x508>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d0f0      	beq.n	8002a40 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	2b01      	cmp	r3, #1
 8002a64:	d108      	bne.n	8002a78 <HAL_RCC_OscConfig+0x4d8>
 8002a66:	4b0f      	ldr	r3, [pc, #60]	@ (8002aa4 <HAL_RCC_OscConfig+0x504>)
 8002a68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a6c:	4a0d      	ldr	r2, [pc, #52]	@ (8002aa4 <HAL_RCC_OscConfig+0x504>)
 8002a6e:	f043 0301 	orr.w	r3, r3, #1
 8002a72:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a76:	e029      	b.n	8002acc <HAL_RCC_OscConfig+0x52c>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	689b      	ldr	r3, [r3, #8]
 8002a7c:	2b05      	cmp	r3, #5
 8002a7e:	d115      	bne.n	8002aac <HAL_RCC_OscConfig+0x50c>
 8002a80:	4b08      	ldr	r3, [pc, #32]	@ (8002aa4 <HAL_RCC_OscConfig+0x504>)
 8002a82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a86:	4a07      	ldr	r2, [pc, #28]	@ (8002aa4 <HAL_RCC_OscConfig+0x504>)
 8002a88:	f043 0304 	orr.w	r3, r3, #4
 8002a8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a90:	4b04      	ldr	r3, [pc, #16]	@ (8002aa4 <HAL_RCC_OscConfig+0x504>)
 8002a92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a96:	4a03      	ldr	r2, [pc, #12]	@ (8002aa4 <HAL_RCC_OscConfig+0x504>)
 8002a98:	f043 0301 	orr.w	r3, r3, #1
 8002a9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002aa0:	e014      	b.n	8002acc <HAL_RCC_OscConfig+0x52c>
 8002aa2:	bf00      	nop
 8002aa4:	40021000 	.word	0x40021000
 8002aa8:	40007000 	.word	0x40007000
 8002aac:	4b9c      	ldr	r3, [pc, #624]	@ (8002d20 <HAL_RCC_OscConfig+0x780>)
 8002aae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ab2:	4a9b      	ldr	r2, [pc, #620]	@ (8002d20 <HAL_RCC_OscConfig+0x780>)
 8002ab4:	f023 0301 	bic.w	r3, r3, #1
 8002ab8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002abc:	4b98      	ldr	r3, [pc, #608]	@ (8002d20 <HAL_RCC_OscConfig+0x780>)
 8002abe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ac2:	4a97      	ldr	r2, [pc, #604]	@ (8002d20 <HAL_RCC_OscConfig+0x780>)
 8002ac4:	f023 0304 	bic.w	r3, r3, #4
 8002ac8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d016      	beq.n	8002b02 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ad4:	f7ff f9a2 	bl	8001e1c <HAL_GetTick>
 8002ad8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ada:	e00a      	b.n	8002af2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002adc:	f7ff f99e 	bl	8001e1c <HAL_GetTick>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	693b      	ldr	r3, [r7, #16]
 8002ae4:	1ad3      	subs	r3, r2, r3
 8002ae6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d901      	bls.n	8002af2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002aee:	2303      	movs	r3, #3
 8002af0:	e12a      	b.n	8002d48 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002af2:	4b8b      	ldr	r3, [pc, #556]	@ (8002d20 <HAL_RCC_OscConfig+0x780>)
 8002af4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002af8:	f003 0302 	and.w	r3, r3, #2
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d0ed      	beq.n	8002adc <HAL_RCC_OscConfig+0x53c>
 8002b00:	e015      	b.n	8002b2e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b02:	f7ff f98b 	bl	8001e1c <HAL_GetTick>
 8002b06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b08:	e00a      	b.n	8002b20 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b0a:	f7ff f987 	bl	8001e1c <HAL_GetTick>
 8002b0e:	4602      	mov	r2, r0
 8002b10:	693b      	ldr	r3, [r7, #16]
 8002b12:	1ad3      	subs	r3, r2, r3
 8002b14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d901      	bls.n	8002b20 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002b1c:	2303      	movs	r3, #3
 8002b1e:	e113      	b.n	8002d48 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b20:	4b7f      	ldr	r3, [pc, #508]	@ (8002d20 <HAL_RCC_OscConfig+0x780>)
 8002b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b26:	f003 0302 	and.w	r3, r3, #2
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d1ed      	bne.n	8002b0a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b2e:	7ffb      	ldrb	r3, [r7, #31]
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d105      	bne.n	8002b40 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b34:	4b7a      	ldr	r3, [pc, #488]	@ (8002d20 <HAL_RCC_OscConfig+0x780>)
 8002b36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b38:	4a79      	ldr	r2, [pc, #484]	@ (8002d20 <HAL_RCC_OscConfig+0x780>)
 8002b3a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b3e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	f000 80fe 	beq.w	8002d46 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b4e:	2b02      	cmp	r3, #2
 8002b50:	f040 80d0 	bne.w	8002cf4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002b54:	4b72      	ldr	r3, [pc, #456]	@ (8002d20 <HAL_RCC_OscConfig+0x780>)
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	f003 0203 	and.w	r2, r3, #3
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d130      	bne.n	8002bca <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b72:	3b01      	subs	r3, #1
 8002b74:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b76:	429a      	cmp	r2, r3
 8002b78:	d127      	bne.n	8002bca <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b84:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d11f      	bne.n	8002bca <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002b8a:	697b      	ldr	r3, [r7, #20]
 8002b8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b90:	687a      	ldr	r2, [r7, #4]
 8002b92:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002b94:	2a07      	cmp	r2, #7
 8002b96:	bf14      	ite	ne
 8002b98:	2201      	movne	r2, #1
 8002b9a:	2200      	moveq	r2, #0
 8002b9c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d113      	bne.n	8002bca <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bac:	085b      	lsrs	r3, r3, #1
 8002bae:	3b01      	subs	r3, #1
 8002bb0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	d109      	bne.n	8002bca <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bc0:	085b      	lsrs	r3, r3, #1
 8002bc2:	3b01      	subs	r3, #1
 8002bc4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d06e      	beq.n	8002ca8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002bca:	69bb      	ldr	r3, [r7, #24]
 8002bcc:	2b0c      	cmp	r3, #12
 8002bce:	d069      	beq.n	8002ca4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002bd0:	4b53      	ldr	r3, [pc, #332]	@ (8002d20 <HAL_RCC_OscConfig+0x780>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d105      	bne.n	8002be8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002bdc:	4b50      	ldr	r3, [pc, #320]	@ (8002d20 <HAL_RCC_OscConfig+0x780>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d001      	beq.n	8002bec <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002be8:	2301      	movs	r3, #1
 8002bea:	e0ad      	b.n	8002d48 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002bec:	4b4c      	ldr	r3, [pc, #304]	@ (8002d20 <HAL_RCC_OscConfig+0x780>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a4b      	ldr	r2, [pc, #300]	@ (8002d20 <HAL_RCC_OscConfig+0x780>)
 8002bf2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002bf6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002bf8:	f7ff f910 	bl	8001e1c <HAL_GetTick>
 8002bfc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bfe:	e008      	b.n	8002c12 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c00:	f7ff f90c 	bl	8001e1c <HAL_GetTick>
 8002c04:	4602      	mov	r2, r0
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	2b02      	cmp	r3, #2
 8002c0c:	d901      	bls.n	8002c12 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e09a      	b.n	8002d48 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c12:	4b43      	ldr	r3, [pc, #268]	@ (8002d20 <HAL_RCC_OscConfig+0x780>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d1f0      	bne.n	8002c00 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c1e:	4b40      	ldr	r3, [pc, #256]	@ (8002d20 <HAL_RCC_OscConfig+0x780>)
 8002c20:	68da      	ldr	r2, [r3, #12]
 8002c22:	4b40      	ldr	r3, [pc, #256]	@ (8002d24 <HAL_RCC_OscConfig+0x784>)
 8002c24:	4013      	ands	r3, r2
 8002c26:	687a      	ldr	r2, [r7, #4]
 8002c28:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002c2a:	687a      	ldr	r2, [r7, #4]
 8002c2c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002c2e:	3a01      	subs	r2, #1
 8002c30:	0112      	lsls	r2, r2, #4
 8002c32:	4311      	orrs	r1, r2
 8002c34:	687a      	ldr	r2, [r7, #4]
 8002c36:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002c38:	0212      	lsls	r2, r2, #8
 8002c3a:	4311      	orrs	r1, r2
 8002c3c:	687a      	ldr	r2, [r7, #4]
 8002c3e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002c40:	0852      	lsrs	r2, r2, #1
 8002c42:	3a01      	subs	r2, #1
 8002c44:	0552      	lsls	r2, r2, #21
 8002c46:	4311      	orrs	r1, r2
 8002c48:	687a      	ldr	r2, [r7, #4]
 8002c4a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002c4c:	0852      	lsrs	r2, r2, #1
 8002c4e:	3a01      	subs	r2, #1
 8002c50:	0652      	lsls	r2, r2, #25
 8002c52:	4311      	orrs	r1, r2
 8002c54:	687a      	ldr	r2, [r7, #4]
 8002c56:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002c58:	0912      	lsrs	r2, r2, #4
 8002c5a:	0452      	lsls	r2, r2, #17
 8002c5c:	430a      	orrs	r2, r1
 8002c5e:	4930      	ldr	r1, [pc, #192]	@ (8002d20 <HAL_RCC_OscConfig+0x780>)
 8002c60:	4313      	orrs	r3, r2
 8002c62:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002c64:	4b2e      	ldr	r3, [pc, #184]	@ (8002d20 <HAL_RCC_OscConfig+0x780>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a2d      	ldr	r2, [pc, #180]	@ (8002d20 <HAL_RCC_OscConfig+0x780>)
 8002c6a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002c6e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002c70:	4b2b      	ldr	r3, [pc, #172]	@ (8002d20 <HAL_RCC_OscConfig+0x780>)
 8002c72:	68db      	ldr	r3, [r3, #12]
 8002c74:	4a2a      	ldr	r2, [pc, #168]	@ (8002d20 <HAL_RCC_OscConfig+0x780>)
 8002c76:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002c7a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002c7c:	f7ff f8ce 	bl	8001e1c <HAL_GetTick>
 8002c80:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c82:	e008      	b.n	8002c96 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c84:	f7ff f8ca 	bl	8001e1c <HAL_GetTick>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	2b02      	cmp	r3, #2
 8002c90:	d901      	bls.n	8002c96 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002c92:	2303      	movs	r3, #3
 8002c94:	e058      	b.n	8002d48 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c96:	4b22      	ldr	r3, [pc, #136]	@ (8002d20 <HAL_RCC_OscConfig+0x780>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d0f0      	beq.n	8002c84 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ca2:	e050      	b.n	8002d46 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e04f      	b.n	8002d48 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ca8:	4b1d      	ldr	r3, [pc, #116]	@ (8002d20 <HAL_RCC_OscConfig+0x780>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d148      	bne.n	8002d46 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002cb4:	4b1a      	ldr	r3, [pc, #104]	@ (8002d20 <HAL_RCC_OscConfig+0x780>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a19      	ldr	r2, [pc, #100]	@ (8002d20 <HAL_RCC_OscConfig+0x780>)
 8002cba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002cbe:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002cc0:	4b17      	ldr	r3, [pc, #92]	@ (8002d20 <HAL_RCC_OscConfig+0x780>)
 8002cc2:	68db      	ldr	r3, [r3, #12]
 8002cc4:	4a16      	ldr	r2, [pc, #88]	@ (8002d20 <HAL_RCC_OscConfig+0x780>)
 8002cc6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002cca:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002ccc:	f7ff f8a6 	bl	8001e1c <HAL_GetTick>
 8002cd0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cd2:	e008      	b.n	8002ce6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cd4:	f7ff f8a2 	bl	8001e1c <HAL_GetTick>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	1ad3      	subs	r3, r2, r3
 8002cde:	2b02      	cmp	r3, #2
 8002ce0:	d901      	bls.n	8002ce6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002ce2:	2303      	movs	r3, #3
 8002ce4:	e030      	b.n	8002d48 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ce6:	4b0e      	ldr	r3, [pc, #56]	@ (8002d20 <HAL_RCC_OscConfig+0x780>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d0f0      	beq.n	8002cd4 <HAL_RCC_OscConfig+0x734>
 8002cf2:	e028      	b.n	8002d46 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002cf4:	69bb      	ldr	r3, [r7, #24]
 8002cf6:	2b0c      	cmp	r3, #12
 8002cf8:	d023      	beq.n	8002d42 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cfa:	4b09      	ldr	r3, [pc, #36]	@ (8002d20 <HAL_RCC_OscConfig+0x780>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a08      	ldr	r2, [pc, #32]	@ (8002d20 <HAL_RCC_OscConfig+0x780>)
 8002d00:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d04:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d06:	f7ff f889 	bl	8001e1c <HAL_GetTick>
 8002d0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d0c:	e00c      	b.n	8002d28 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d0e:	f7ff f885 	bl	8001e1c <HAL_GetTick>
 8002d12:	4602      	mov	r2, r0
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	1ad3      	subs	r3, r2, r3
 8002d18:	2b02      	cmp	r3, #2
 8002d1a:	d905      	bls.n	8002d28 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002d1c:	2303      	movs	r3, #3
 8002d1e:	e013      	b.n	8002d48 <HAL_RCC_OscConfig+0x7a8>
 8002d20:	40021000 	.word	0x40021000
 8002d24:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d28:	4b09      	ldr	r3, [pc, #36]	@ (8002d50 <HAL_RCC_OscConfig+0x7b0>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d1ec      	bne.n	8002d0e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002d34:	4b06      	ldr	r3, [pc, #24]	@ (8002d50 <HAL_RCC_OscConfig+0x7b0>)
 8002d36:	68da      	ldr	r2, [r3, #12]
 8002d38:	4905      	ldr	r1, [pc, #20]	@ (8002d50 <HAL_RCC_OscConfig+0x7b0>)
 8002d3a:	4b06      	ldr	r3, [pc, #24]	@ (8002d54 <HAL_RCC_OscConfig+0x7b4>)
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	60cb      	str	r3, [r1, #12]
 8002d40:	e001      	b.n	8002d46 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002d42:	2301      	movs	r3, #1
 8002d44:	e000      	b.n	8002d48 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002d46:	2300      	movs	r3, #0
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	3720      	adds	r7, #32
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bd80      	pop	{r7, pc}
 8002d50:	40021000 	.word	0x40021000
 8002d54:	feeefffc 	.word	0xfeeefffc

08002d58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b084      	sub	sp, #16
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
 8002d60:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d101      	bne.n	8002d6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	e0e7      	b.n	8002f3c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d6c:	4b75      	ldr	r3, [pc, #468]	@ (8002f44 <HAL_RCC_ClockConfig+0x1ec>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f003 0307 	and.w	r3, r3, #7
 8002d74:	683a      	ldr	r2, [r7, #0]
 8002d76:	429a      	cmp	r2, r3
 8002d78:	d910      	bls.n	8002d9c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d7a:	4b72      	ldr	r3, [pc, #456]	@ (8002f44 <HAL_RCC_ClockConfig+0x1ec>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f023 0207 	bic.w	r2, r3, #7
 8002d82:	4970      	ldr	r1, [pc, #448]	@ (8002f44 <HAL_RCC_ClockConfig+0x1ec>)
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	4313      	orrs	r3, r2
 8002d88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d8a:	4b6e      	ldr	r3, [pc, #440]	@ (8002f44 <HAL_RCC_ClockConfig+0x1ec>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f003 0307 	and.w	r3, r3, #7
 8002d92:	683a      	ldr	r2, [r7, #0]
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d001      	beq.n	8002d9c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	e0cf      	b.n	8002f3c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f003 0302 	and.w	r3, r3, #2
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d010      	beq.n	8002dca <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	689a      	ldr	r2, [r3, #8]
 8002dac:	4b66      	ldr	r3, [pc, #408]	@ (8002f48 <HAL_RCC_ClockConfig+0x1f0>)
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002db4:	429a      	cmp	r2, r3
 8002db6:	d908      	bls.n	8002dca <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002db8:	4b63      	ldr	r3, [pc, #396]	@ (8002f48 <HAL_RCC_ClockConfig+0x1f0>)
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	689b      	ldr	r3, [r3, #8]
 8002dc4:	4960      	ldr	r1, [pc, #384]	@ (8002f48 <HAL_RCC_ClockConfig+0x1f0>)
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f003 0301 	and.w	r3, r3, #1
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d04c      	beq.n	8002e70 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	2b03      	cmp	r3, #3
 8002ddc:	d107      	bne.n	8002dee <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dde:	4b5a      	ldr	r3, [pc, #360]	@ (8002f48 <HAL_RCC_ClockConfig+0x1f0>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d121      	bne.n	8002e2e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	e0a6      	b.n	8002f3c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	2b02      	cmp	r3, #2
 8002df4:	d107      	bne.n	8002e06 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002df6:	4b54      	ldr	r3, [pc, #336]	@ (8002f48 <HAL_RCC_ClockConfig+0x1f0>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d115      	bne.n	8002e2e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	e09a      	b.n	8002f3c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d107      	bne.n	8002e1e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002e0e:	4b4e      	ldr	r3, [pc, #312]	@ (8002f48 <HAL_RCC_ClockConfig+0x1f0>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f003 0302 	and.w	r3, r3, #2
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d109      	bne.n	8002e2e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e08e      	b.n	8002f3c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e1e:	4b4a      	ldr	r3, [pc, #296]	@ (8002f48 <HAL_RCC_ClockConfig+0x1f0>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d101      	bne.n	8002e2e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e086      	b.n	8002f3c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e2e:	4b46      	ldr	r3, [pc, #280]	@ (8002f48 <HAL_RCC_ClockConfig+0x1f0>)
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	f023 0203 	bic.w	r2, r3, #3
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	4943      	ldr	r1, [pc, #268]	@ (8002f48 <HAL_RCC_ClockConfig+0x1f0>)
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e40:	f7fe ffec 	bl	8001e1c <HAL_GetTick>
 8002e44:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e46:	e00a      	b.n	8002e5e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e48:	f7fe ffe8 	bl	8001e1c <HAL_GetTick>
 8002e4c:	4602      	mov	r2, r0
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	1ad3      	subs	r3, r2, r3
 8002e52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d901      	bls.n	8002e5e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	e06e      	b.n	8002f3c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e5e:	4b3a      	ldr	r3, [pc, #232]	@ (8002f48 <HAL_RCC_ClockConfig+0x1f0>)
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	f003 020c 	and.w	r2, r3, #12
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	009b      	lsls	r3, r3, #2
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	d1eb      	bne.n	8002e48 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f003 0302 	and.w	r3, r3, #2
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d010      	beq.n	8002e9e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	689a      	ldr	r2, [r3, #8]
 8002e80:	4b31      	ldr	r3, [pc, #196]	@ (8002f48 <HAL_RCC_ClockConfig+0x1f0>)
 8002e82:	689b      	ldr	r3, [r3, #8]
 8002e84:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002e88:	429a      	cmp	r2, r3
 8002e8a:	d208      	bcs.n	8002e9e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e8c:	4b2e      	ldr	r3, [pc, #184]	@ (8002f48 <HAL_RCC_ClockConfig+0x1f0>)
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	492b      	ldr	r1, [pc, #172]	@ (8002f48 <HAL_RCC_ClockConfig+0x1f0>)
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e9e:	4b29      	ldr	r3, [pc, #164]	@ (8002f44 <HAL_RCC_ClockConfig+0x1ec>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f003 0307 	and.w	r3, r3, #7
 8002ea6:	683a      	ldr	r2, [r7, #0]
 8002ea8:	429a      	cmp	r2, r3
 8002eaa:	d210      	bcs.n	8002ece <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eac:	4b25      	ldr	r3, [pc, #148]	@ (8002f44 <HAL_RCC_ClockConfig+0x1ec>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f023 0207 	bic.w	r2, r3, #7
 8002eb4:	4923      	ldr	r1, [pc, #140]	@ (8002f44 <HAL_RCC_ClockConfig+0x1ec>)
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ebc:	4b21      	ldr	r3, [pc, #132]	@ (8002f44 <HAL_RCC_ClockConfig+0x1ec>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f003 0307 	and.w	r3, r3, #7
 8002ec4:	683a      	ldr	r2, [r7, #0]
 8002ec6:	429a      	cmp	r2, r3
 8002ec8:	d001      	beq.n	8002ece <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e036      	b.n	8002f3c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f003 0304 	and.w	r3, r3, #4
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d008      	beq.n	8002eec <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002eda:	4b1b      	ldr	r3, [pc, #108]	@ (8002f48 <HAL_RCC_ClockConfig+0x1f0>)
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	68db      	ldr	r3, [r3, #12]
 8002ee6:	4918      	ldr	r1, [pc, #96]	@ (8002f48 <HAL_RCC_ClockConfig+0x1f0>)
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f003 0308 	and.w	r3, r3, #8
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d009      	beq.n	8002f0c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ef8:	4b13      	ldr	r3, [pc, #76]	@ (8002f48 <HAL_RCC_ClockConfig+0x1f0>)
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	691b      	ldr	r3, [r3, #16]
 8002f04:	00db      	lsls	r3, r3, #3
 8002f06:	4910      	ldr	r1, [pc, #64]	@ (8002f48 <HAL_RCC_ClockConfig+0x1f0>)
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f0c:	f000 f824 	bl	8002f58 <HAL_RCC_GetSysClockFreq>
 8002f10:	4602      	mov	r2, r0
 8002f12:	4b0d      	ldr	r3, [pc, #52]	@ (8002f48 <HAL_RCC_ClockConfig+0x1f0>)
 8002f14:	689b      	ldr	r3, [r3, #8]
 8002f16:	091b      	lsrs	r3, r3, #4
 8002f18:	f003 030f 	and.w	r3, r3, #15
 8002f1c:	490b      	ldr	r1, [pc, #44]	@ (8002f4c <HAL_RCC_ClockConfig+0x1f4>)
 8002f1e:	5ccb      	ldrb	r3, [r1, r3]
 8002f20:	f003 031f 	and.w	r3, r3, #31
 8002f24:	fa22 f303 	lsr.w	r3, r2, r3
 8002f28:	4a09      	ldr	r2, [pc, #36]	@ (8002f50 <HAL_RCC_ClockConfig+0x1f8>)
 8002f2a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002f2c:	4b09      	ldr	r3, [pc, #36]	@ (8002f54 <HAL_RCC_ClockConfig+0x1fc>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4618      	mov	r0, r3
 8002f32:	f7fe ff23 	bl	8001d7c <HAL_InitTick>
 8002f36:	4603      	mov	r3, r0
 8002f38:	72fb      	strb	r3, [r7, #11]

  return status;
 8002f3a:	7afb      	ldrb	r3, [r7, #11]
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	3710      	adds	r7, #16
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}
 8002f44:	40022000 	.word	0x40022000
 8002f48:	40021000 	.word	0x40021000
 8002f4c:	08011b34 	.word	0x08011b34
 8002f50:	20000200 	.word	0x20000200
 8002f54:	20000204 	.word	0x20000204

08002f58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b089      	sub	sp, #36	@ 0x24
 8002f5c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	61fb      	str	r3, [r7, #28]
 8002f62:	2300      	movs	r3, #0
 8002f64:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f66:	4b3e      	ldr	r3, [pc, #248]	@ (8003060 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f68:	689b      	ldr	r3, [r3, #8]
 8002f6a:	f003 030c 	and.w	r3, r3, #12
 8002f6e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f70:	4b3b      	ldr	r3, [pc, #236]	@ (8003060 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f72:	68db      	ldr	r3, [r3, #12]
 8002f74:	f003 0303 	and.w	r3, r3, #3
 8002f78:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d005      	beq.n	8002f8c <HAL_RCC_GetSysClockFreq+0x34>
 8002f80:	693b      	ldr	r3, [r7, #16]
 8002f82:	2b0c      	cmp	r3, #12
 8002f84:	d121      	bne.n	8002fca <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	2b01      	cmp	r3, #1
 8002f8a:	d11e      	bne.n	8002fca <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002f8c:	4b34      	ldr	r3, [pc, #208]	@ (8003060 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f003 0308 	and.w	r3, r3, #8
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d107      	bne.n	8002fa8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002f98:	4b31      	ldr	r3, [pc, #196]	@ (8003060 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002f9e:	0a1b      	lsrs	r3, r3, #8
 8002fa0:	f003 030f 	and.w	r3, r3, #15
 8002fa4:	61fb      	str	r3, [r7, #28]
 8002fa6:	e005      	b.n	8002fb4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002fa8:	4b2d      	ldr	r3, [pc, #180]	@ (8003060 <HAL_RCC_GetSysClockFreq+0x108>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	091b      	lsrs	r3, r3, #4
 8002fae:	f003 030f 	and.w	r3, r3, #15
 8002fb2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002fb4:	4a2b      	ldr	r2, [pc, #172]	@ (8003064 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002fb6:	69fb      	ldr	r3, [r7, #28]
 8002fb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fbc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d10d      	bne.n	8002fe0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002fc4:	69fb      	ldr	r3, [r7, #28]
 8002fc6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002fc8:	e00a      	b.n	8002fe0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002fca:	693b      	ldr	r3, [r7, #16]
 8002fcc:	2b04      	cmp	r3, #4
 8002fce:	d102      	bne.n	8002fd6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002fd0:	4b25      	ldr	r3, [pc, #148]	@ (8003068 <HAL_RCC_GetSysClockFreq+0x110>)
 8002fd2:	61bb      	str	r3, [r7, #24]
 8002fd4:	e004      	b.n	8002fe0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	2b08      	cmp	r3, #8
 8002fda:	d101      	bne.n	8002fe0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002fdc:	4b23      	ldr	r3, [pc, #140]	@ (800306c <HAL_RCC_GetSysClockFreq+0x114>)
 8002fde:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002fe0:	693b      	ldr	r3, [r7, #16]
 8002fe2:	2b0c      	cmp	r3, #12
 8002fe4:	d134      	bne.n	8003050 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002fe6:	4b1e      	ldr	r3, [pc, #120]	@ (8003060 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fe8:	68db      	ldr	r3, [r3, #12]
 8002fea:	f003 0303 	and.w	r3, r3, #3
 8002fee:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	2b02      	cmp	r3, #2
 8002ff4:	d003      	beq.n	8002ffe <HAL_RCC_GetSysClockFreq+0xa6>
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	2b03      	cmp	r3, #3
 8002ffa:	d003      	beq.n	8003004 <HAL_RCC_GetSysClockFreq+0xac>
 8002ffc:	e005      	b.n	800300a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002ffe:	4b1a      	ldr	r3, [pc, #104]	@ (8003068 <HAL_RCC_GetSysClockFreq+0x110>)
 8003000:	617b      	str	r3, [r7, #20]
      break;
 8003002:	e005      	b.n	8003010 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003004:	4b19      	ldr	r3, [pc, #100]	@ (800306c <HAL_RCC_GetSysClockFreq+0x114>)
 8003006:	617b      	str	r3, [r7, #20]
      break;
 8003008:	e002      	b.n	8003010 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800300a:	69fb      	ldr	r3, [r7, #28]
 800300c:	617b      	str	r3, [r7, #20]
      break;
 800300e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003010:	4b13      	ldr	r3, [pc, #76]	@ (8003060 <HAL_RCC_GetSysClockFreq+0x108>)
 8003012:	68db      	ldr	r3, [r3, #12]
 8003014:	091b      	lsrs	r3, r3, #4
 8003016:	f003 0307 	and.w	r3, r3, #7
 800301a:	3301      	adds	r3, #1
 800301c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800301e:	4b10      	ldr	r3, [pc, #64]	@ (8003060 <HAL_RCC_GetSysClockFreq+0x108>)
 8003020:	68db      	ldr	r3, [r3, #12]
 8003022:	0a1b      	lsrs	r3, r3, #8
 8003024:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003028:	697a      	ldr	r2, [r7, #20]
 800302a:	fb03 f202 	mul.w	r2, r3, r2
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	fbb2 f3f3 	udiv	r3, r2, r3
 8003034:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003036:	4b0a      	ldr	r3, [pc, #40]	@ (8003060 <HAL_RCC_GetSysClockFreq+0x108>)
 8003038:	68db      	ldr	r3, [r3, #12]
 800303a:	0e5b      	lsrs	r3, r3, #25
 800303c:	f003 0303 	and.w	r3, r3, #3
 8003040:	3301      	adds	r3, #1
 8003042:	005b      	lsls	r3, r3, #1
 8003044:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003046:	697a      	ldr	r2, [r7, #20]
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	fbb2 f3f3 	udiv	r3, r2, r3
 800304e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003050:	69bb      	ldr	r3, [r7, #24]
}
 8003052:	4618      	mov	r0, r3
 8003054:	3724      	adds	r7, #36	@ 0x24
 8003056:	46bd      	mov	sp, r7
 8003058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305c:	4770      	bx	lr
 800305e:	bf00      	nop
 8003060:	40021000 	.word	0x40021000
 8003064:	08011b4c 	.word	0x08011b4c
 8003068:	00f42400 	.word	0x00f42400
 800306c:	007a1200 	.word	0x007a1200

08003070 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003070:	b480      	push	{r7}
 8003072:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003074:	4b03      	ldr	r3, [pc, #12]	@ (8003084 <HAL_RCC_GetHCLKFreq+0x14>)
 8003076:	681b      	ldr	r3, [r3, #0]
}
 8003078:	4618      	mov	r0, r3
 800307a:	46bd      	mov	sp, r7
 800307c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003080:	4770      	bx	lr
 8003082:	bf00      	nop
 8003084:	20000200 	.word	0x20000200

08003088 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800308c:	f7ff fff0 	bl	8003070 <HAL_RCC_GetHCLKFreq>
 8003090:	4602      	mov	r2, r0
 8003092:	4b06      	ldr	r3, [pc, #24]	@ (80030ac <HAL_RCC_GetPCLK1Freq+0x24>)
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	0a1b      	lsrs	r3, r3, #8
 8003098:	f003 0307 	and.w	r3, r3, #7
 800309c:	4904      	ldr	r1, [pc, #16]	@ (80030b0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800309e:	5ccb      	ldrb	r3, [r1, r3]
 80030a0:	f003 031f 	and.w	r3, r3, #31
 80030a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030a8:	4618      	mov	r0, r3
 80030aa:	bd80      	pop	{r7, pc}
 80030ac:	40021000 	.word	0x40021000
 80030b0:	08011b44 	.word	0x08011b44

080030b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80030b8:	f7ff ffda 	bl	8003070 <HAL_RCC_GetHCLKFreq>
 80030bc:	4602      	mov	r2, r0
 80030be:	4b06      	ldr	r3, [pc, #24]	@ (80030d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	0adb      	lsrs	r3, r3, #11
 80030c4:	f003 0307 	and.w	r3, r3, #7
 80030c8:	4904      	ldr	r1, [pc, #16]	@ (80030dc <HAL_RCC_GetPCLK2Freq+0x28>)
 80030ca:	5ccb      	ldrb	r3, [r1, r3]
 80030cc:	f003 031f 	and.w	r3, r3, #31
 80030d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030d4:	4618      	mov	r0, r3
 80030d6:	bd80      	pop	{r7, pc}
 80030d8:	40021000 	.word	0x40021000
 80030dc:	08011b44 	.word	0x08011b44

080030e0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b086      	sub	sp, #24
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80030e8:	2300      	movs	r3, #0
 80030ea:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80030ec:	4b2a      	ldr	r3, [pc, #168]	@ (8003198 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80030ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d003      	beq.n	8003100 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80030f8:	f7ff f9ee 	bl	80024d8 <HAL_PWREx_GetVoltageRange>
 80030fc:	6178      	str	r0, [r7, #20]
 80030fe:	e014      	b.n	800312a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003100:	4b25      	ldr	r3, [pc, #148]	@ (8003198 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003102:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003104:	4a24      	ldr	r2, [pc, #144]	@ (8003198 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003106:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800310a:	6593      	str	r3, [r2, #88]	@ 0x58
 800310c:	4b22      	ldr	r3, [pc, #136]	@ (8003198 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800310e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003110:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003114:	60fb      	str	r3, [r7, #12]
 8003116:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003118:	f7ff f9de 	bl	80024d8 <HAL_PWREx_GetVoltageRange>
 800311c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800311e:	4b1e      	ldr	r3, [pc, #120]	@ (8003198 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003120:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003122:	4a1d      	ldr	r2, [pc, #116]	@ (8003198 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003124:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003128:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003130:	d10b      	bne.n	800314a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2b80      	cmp	r3, #128	@ 0x80
 8003136:	d919      	bls.n	800316c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2ba0      	cmp	r3, #160	@ 0xa0
 800313c:	d902      	bls.n	8003144 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800313e:	2302      	movs	r3, #2
 8003140:	613b      	str	r3, [r7, #16]
 8003142:	e013      	b.n	800316c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003144:	2301      	movs	r3, #1
 8003146:	613b      	str	r3, [r7, #16]
 8003148:	e010      	b.n	800316c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2b80      	cmp	r3, #128	@ 0x80
 800314e:	d902      	bls.n	8003156 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003150:	2303      	movs	r3, #3
 8003152:	613b      	str	r3, [r7, #16]
 8003154:	e00a      	b.n	800316c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2b80      	cmp	r3, #128	@ 0x80
 800315a:	d102      	bne.n	8003162 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800315c:	2302      	movs	r3, #2
 800315e:	613b      	str	r3, [r7, #16]
 8003160:	e004      	b.n	800316c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2b70      	cmp	r3, #112	@ 0x70
 8003166:	d101      	bne.n	800316c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003168:	2301      	movs	r3, #1
 800316a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800316c:	4b0b      	ldr	r3, [pc, #44]	@ (800319c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f023 0207 	bic.w	r2, r3, #7
 8003174:	4909      	ldr	r1, [pc, #36]	@ (800319c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	4313      	orrs	r3, r2
 800317a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800317c:	4b07      	ldr	r3, [pc, #28]	@ (800319c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f003 0307 	and.w	r3, r3, #7
 8003184:	693a      	ldr	r2, [r7, #16]
 8003186:	429a      	cmp	r2, r3
 8003188:	d001      	beq.n	800318e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800318a:	2301      	movs	r3, #1
 800318c:	e000      	b.n	8003190 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800318e:	2300      	movs	r3, #0
}
 8003190:	4618      	mov	r0, r3
 8003192:	3718      	adds	r7, #24
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}
 8003198:	40021000 	.word	0x40021000
 800319c:	40022000 	.word	0x40022000

080031a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b086      	sub	sp, #24
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80031a8:	2300      	movs	r3, #0
 80031aa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80031ac:	2300      	movs	r3, #0
 80031ae:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d041      	beq.n	8003240 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80031c0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80031c4:	d02a      	beq.n	800321c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80031c6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80031ca:	d824      	bhi.n	8003216 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80031cc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80031d0:	d008      	beq.n	80031e4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80031d2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80031d6:	d81e      	bhi.n	8003216 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d00a      	beq.n	80031f2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80031dc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80031e0:	d010      	beq.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80031e2:	e018      	b.n	8003216 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80031e4:	4b86      	ldr	r3, [pc, #536]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031e6:	68db      	ldr	r3, [r3, #12]
 80031e8:	4a85      	ldr	r2, [pc, #532]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031ee:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80031f0:	e015      	b.n	800321e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	3304      	adds	r3, #4
 80031f6:	2100      	movs	r1, #0
 80031f8:	4618      	mov	r0, r3
 80031fa:	f000 fabb 	bl	8003774 <RCCEx_PLLSAI1_Config>
 80031fe:	4603      	mov	r3, r0
 8003200:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003202:	e00c      	b.n	800321e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	3320      	adds	r3, #32
 8003208:	2100      	movs	r1, #0
 800320a:	4618      	mov	r0, r3
 800320c:	f000 fba6 	bl	800395c <RCCEx_PLLSAI2_Config>
 8003210:	4603      	mov	r3, r0
 8003212:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003214:	e003      	b.n	800321e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	74fb      	strb	r3, [r7, #19]
      break;
 800321a:	e000      	b.n	800321e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800321c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800321e:	7cfb      	ldrb	r3, [r7, #19]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d10b      	bne.n	800323c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003224:	4b76      	ldr	r3, [pc, #472]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003226:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800322a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003232:	4973      	ldr	r1, [pc, #460]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003234:	4313      	orrs	r3, r2
 8003236:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800323a:	e001      	b.n	8003240 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800323c:	7cfb      	ldrb	r3, [r7, #19]
 800323e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003248:	2b00      	cmp	r3, #0
 800324a:	d041      	beq.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003250:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003254:	d02a      	beq.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003256:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800325a:	d824      	bhi.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800325c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003260:	d008      	beq.n	8003274 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003262:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003266:	d81e      	bhi.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003268:	2b00      	cmp	r3, #0
 800326a:	d00a      	beq.n	8003282 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800326c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003270:	d010      	beq.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003272:	e018      	b.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003274:	4b62      	ldr	r3, [pc, #392]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003276:	68db      	ldr	r3, [r3, #12]
 8003278:	4a61      	ldr	r2, [pc, #388]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800327a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800327e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003280:	e015      	b.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	3304      	adds	r3, #4
 8003286:	2100      	movs	r1, #0
 8003288:	4618      	mov	r0, r3
 800328a:	f000 fa73 	bl	8003774 <RCCEx_PLLSAI1_Config>
 800328e:	4603      	mov	r3, r0
 8003290:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003292:	e00c      	b.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	3320      	adds	r3, #32
 8003298:	2100      	movs	r1, #0
 800329a:	4618      	mov	r0, r3
 800329c:	f000 fb5e 	bl	800395c <RCCEx_PLLSAI2_Config>
 80032a0:	4603      	mov	r3, r0
 80032a2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80032a4:	e003      	b.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	74fb      	strb	r3, [r7, #19]
      break;
 80032aa:	e000      	b.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80032ac:	bf00      	nop
    }

    if(ret == HAL_OK)
 80032ae:	7cfb      	ldrb	r3, [r7, #19]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d10b      	bne.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80032b4:	4b52      	ldr	r3, [pc, #328]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032ba:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80032c2:	494f      	ldr	r1, [pc, #316]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032c4:	4313      	orrs	r3, r2
 80032c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80032ca:	e001      	b.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032cc:	7cfb      	ldrb	r3, [r7, #19]
 80032ce:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032d8:	2b00      	cmp	r3, #0
 80032da:	f000 80a0 	beq.w	800341e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032de:	2300      	movs	r3, #0
 80032e0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80032e2:	4b47      	ldr	r3, [pc, #284]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d101      	bne.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80032ee:	2301      	movs	r3, #1
 80032f0:	e000      	b.n	80032f4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80032f2:	2300      	movs	r3, #0
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d00d      	beq.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032f8:	4b41      	ldr	r3, [pc, #260]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032fc:	4a40      	ldr	r2, [pc, #256]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003302:	6593      	str	r3, [r2, #88]	@ 0x58
 8003304:	4b3e      	ldr	r3, [pc, #248]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003306:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003308:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800330c:	60bb      	str	r3, [r7, #8]
 800330e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003310:	2301      	movs	r3, #1
 8003312:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003314:	4b3b      	ldr	r3, [pc, #236]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a3a      	ldr	r2, [pc, #232]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800331a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800331e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003320:	f7fe fd7c 	bl	8001e1c <HAL_GetTick>
 8003324:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003326:	e009      	b.n	800333c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003328:	f7fe fd78 	bl	8001e1c <HAL_GetTick>
 800332c:	4602      	mov	r2, r0
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	1ad3      	subs	r3, r2, r3
 8003332:	2b02      	cmp	r3, #2
 8003334:	d902      	bls.n	800333c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003336:	2303      	movs	r3, #3
 8003338:	74fb      	strb	r3, [r7, #19]
        break;
 800333a:	e005      	b.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800333c:	4b31      	ldr	r3, [pc, #196]	@ (8003404 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003344:	2b00      	cmp	r3, #0
 8003346:	d0ef      	beq.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003348:	7cfb      	ldrb	r3, [r7, #19]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d15c      	bne.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800334e:	4b2c      	ldr	r3, [pc, #176]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003350:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003354:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003358:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d01f      	beq.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003366:	697a      	ldr	r2, [r7, #20]
 8003368:	429a      	cmp	r2, r3
 800336a:	d019      	beq.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800336c:	4b24      	ldr	r3, [pc, #144]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800336e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003372:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003376:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003378:	4b21      	ldr	r3, [pc, #132]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800337a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800337e:	4a20      	ldr	r2, [pc, #128]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003380:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003384:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003388:	4b1d      	ldr	r3, [pc, #116]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800338a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800338e:	4a1c      	ldr	r2, [pc, #112]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003390:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003394:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003398:	4a19      	ldr	r2, [pc, #100]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	f003 0301 	and.w	r3, r3, #1
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d016      	beq.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033aa:	f7fe fd37 	bl	8001e1c <HAL_GetTick>
 80033ae:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033b0:	e00b      	b.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033b2:	f7fe fd33 	bl	8001e1c <HAL_GetTick>
 80033b6:	4602      	mov	r2, r0
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	1ad3      	subs	r3, r2, r3
 80033bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d902      	bls.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80033c4:	2303      	movs	r3, #3
 80033c6:	74fb      	strb	r3, [r7, #19]
            break;
 80033c8:	e006      	b.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033ca:	4b0d      	ldr	r3, [pc, #52]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033d0:	f003 0302 	and.w	r3, r3, #2
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d0ec      	beq.n	80033b2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80033d8:	7cfb      	ldrb	r3, [r7, #19]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d10c      	bne.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80033de:	4b08      	ldr	r3, [pc, #32]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033e4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80033ee:	4904      	ldr	r1, [pc, #16]	@ (8003400 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033f0:	4313      	orrs	r3, r2
 80033f2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80033f6:	e009      	b.n	800340c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80033f8:	7cfb      	ldrb	r3, [r7, #19]
 80033fa:	74bb      	strb	r3, [r7, #18]
 80033fc:	e006      	b.n	800340c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80033fe:	bf00      	nop
 8003400:	40021000 	.word	0x40021000
 8003404:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003408:	7cfb      	ldrb	r3, [r7, #19]
 800340a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800340c:	7c7b      	ldrb	r3, [r7, #17]
 800340e:	2b01      	cmp	r3, #1
 8003410:	d105      	bne.n	800341e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003412:	4b9e      	ldr	r3, [pc, #632]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003414:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003416:	4a9d      	ldr	r2, [pc, #628]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003418:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800341c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f003 0301 	and.w	r3, r3, #1
 8003426:	2b00      	cmp	r3, #0
 8003428:	d00a      	beq.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800342a:	4b98      	ldr	r3, [pc, #608]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800342c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003430:	f023 0203 	bic.w	r2, r3, #3
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003438:	4994      	ldr	r1, [pc, #592]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800343a:	4313      	orrs	r3, r2
 800343c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f003 0302 	and.w	r3, r3, #2
 8003448:	2b00      	cmp	r3, #0
 800344a:	d00a      	beq.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800344c:	4b8f      	ldr	r3, [pc, #572]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800344e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003452:	f023 020c 	bic.w	r2, r3, #12
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800345a:	498c      	ldr	r1, [pc, #560]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800345c:	4313      	orrs	r3, r2
 800345e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 0304 	and.w	r3, r3, #4
 800346a:	2b00      	cmp	r3, #0
 800346c:	d00a      	beq.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800346e:	4b87      	ldr	r3, [pc, #540]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003470:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003474:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800347c:	4983      	ldr	r1, [pc, #524]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800347e:	4313      	orrs	r3, r2
 8003480:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f003 0308 	and.w	r3, r3, #8
 800348c:	2b00      	cmp	r3, #0
 800348e:	d00a      	beq.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003490:	4b7e      	ldr	r3, [pc, #504]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003492:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003496:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800349e:	497b      	ldr	r1, [pc, #492]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034a0:	4313      	orrs	r3, r2
 80034a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 0310 	and.w	r3, r3, #16
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d00a      	beq.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80034b2:	4b76      	ldr	r3, [pc, #472]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034c0:	4972      	ldr	r1, [pc, #456]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034c2:	4313      	orrs	r3, r2
 80034c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f003 0320 	and.w	r3, r3, #32
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d00a      	beq.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80034d4:	4b6d      	ldr	r3, [pc, #436]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034da:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034e2:	496a      	ldr	r1, [pc, #424]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034e4:	4313      	orrs	r3, r2
 80034e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d00a      	beq.n	800350c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80034f6:	4b65      	ldr	r3, [pc, #404]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034fc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003504:	4961      	ldr	r1, [pc, #388]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003506:	4313      	orrs	r3, r2
 8003508:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003514:	2b00      	cmp	r3, #0
 8003516:	d00a      	beq.n	800352e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003518:	4b5c      	ldr	r3, [pc, #368]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800351a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800351e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003526:	4959      	ldr	r1, [pc, #356]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003528:	4313      	orrs	r3, r2
 800352a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003536:	2b00      	cmp	r3, #0
 8003538:	d00a      	beq.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800353a:	4b54      	ldr	r3, [pc, #336]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800353c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003540:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003548:	4950      	ldr	r1, [pc, #320]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800354a:	4313      	orrs	r3, r2
 800354c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003558:	2b00      	cmp	r3, #0
 800355a:	d00a      	beq.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800355c:	4b4b      	ldr	r3, [pc, #300]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800355e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003562:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800356a:	4948      	ldr	r1, [pc, #288]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800356c:	4313      	orrs	r3, r2
 800356e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800357a:	2b00      	cmp	r3, #0
 800357c:	d00a      	beq.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800357e:	4b43      	ldr	r3, [pc, #268]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003580:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003584:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800358c:	493f      	ldr	r1, [pc, #252]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800358e:	4313      	orrs	r3, r2
 8003590:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800359c:	2b00      	cmp	r3, #0
 800359e:	d028      	beq.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80035a0:	4b3a      	ldr	r3, [pc, #232]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035a6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80035ae:	4937      	ldr	r1, [pc, #220]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035b0:	4313      	orrs	r3, r2
 80035b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80035ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80035be:	d106      	bne.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80035c0:	4b32      	ldr	r3, [pc, #200]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035c2:	68db      	ldr	r3, [r3, #12]
 80035c4:	4a31      	ldr	r2, [pc, #196]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80035ca:	60d3      	str	r3, [r2, #12]
 80035cc:	e011      	b.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80035d2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80035d6:	d10c      	bne.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	3304      	adds	r3, #4
 80035dc:	2101      	movs	r1, #1
 80035de:	4618      	mov	r0, r3
 80035e0:	f000 f8c8 	bl	8003774 <RCCEx_PLLSAI1_Config>
 80035e4:	4603      	mov	r3, r0
 80035e6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80035e8:	7cfb      	ldrb	r3, [r7, #19]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d001      	beq.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80035ee:	7cfb      	ldrb	r3, [r7, #19]
 80035f0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d028      	beq.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80035fe:	4b23      	ldr	r3, [pc, #140]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003600:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003604:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800360c:	491f      	ldr	r1, [pc, #124]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800360e:	4313      	orrs	r3, r2
 8003610:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003618:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800361c:	d106      	bne.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800361e:	4b1b      	ldr	r3, [pc, #108]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003620:	68db      	ldr	r3, [r3, #12]
 8003622:	4a1a      	ldr	r2, [pc, #104]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003628:	60d3      	str	r3, [r2, #12]
 800362a:	e011      	b.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003630:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003634:	d10c      	bne.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	3304      	adds	r3, #4
 800363a:	2101      	movs	r1, #1
 800363c:	4618      	mov	r0, r3
 800363e:	f000 f899 	bl	8003774 <RCCEx_PLLSAI1_Config>
 8003642:	4603      	mov	r3, r0
 8003644:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003646:	7cfb      	ldrb	r3, [r7, #19]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d001      	beq.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800364c:	7cfb      	ldrb	r3, [r7, #19]
 800364e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003658:	2b00      	cmp	r3, #0
 800365a:	d02b      	beq.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800365c:	4b0b      	ldr	r3, [pc, #44]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800365e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003662:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800366a:	4908      	ldr	r1, [pc, #32]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800366c:	4313      	orrs	r3, r2
 800366e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003676:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800367a:	d109      	bne.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800367c:	4b03      	ldr	r3, [pc, #12]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800367e:	68db      	ldr	r3, [r3, #12]
 8003680:	4a02      	ldr	r2, [pc, #8]	@ (800368c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003682:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003686:	60d3      	str	r3, [r2, #12]
 8003688:	e014      	b.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800368a:	bf00      	nop
 800368c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003694:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003698:	d10c      	bne.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	3304      	adds	r3, #4
 800369e:	2101      	movs	r1, #1
 80036a0:	4618      	mov	r0, r3
 80036a2:	f000 f867 	bl	8003774 <RCCEx_PLLSAI1_Config>
 80036a6:	4603      	mov	r3, r0
 80036a8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80036aa:	7cfb      	ldrb	r3, [r7, #19]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d001      	beq.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80036b0:	7cfb      	ldrb	r3, [r7, #19]
 80036b2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d02f      	beq.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80036c0:	4b2b      	ldr	r3, [pc, #172]	@ (8003770 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80036c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036c6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80036ce:	4928      	ldr	r1, [pc, #160]	@ (8003770 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80036d0:	4313      	orrs	r3, r2
 80036d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80036da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80036de:	d10d      	bne.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	3304      	adds	r3, #4
 80036e4:	2102      	movs	r1, #2
 80036e6:	4618      	mov	r0, r3
 80036e8:	f000 f844 	bl	8003774 <RCCEx_PLLSAI1_Config>
 80036ec:	4603      	mov	r3, r0
 80036ee:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80036f0:	7cfb      	ldrb	r3, [r7, #19]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d014      	beq.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80036f6:	7cfb      	ldrb	r3, [r7, #19]
 80036f8:	74bb      	strb	r3, [r7, #18]
 80036fa:	e011      	b.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003700:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003704:	d10c      	bne.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	3320      	adds	r3, #32
 800370a:	2102      	movs	r1, #2
 800370c:	4618      	mov	r0, r3
 800370e:	f000 f925 	bl	800395c <RCCEx_PLLSAI2_Config>
 8003712:	4603      	mov	r3, r0
 8003714:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003716:	7cfb      	ldrb	r3, [r7, #19]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d001      	beq.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800371c:	7cfb      	ldrb	r3, [r7, #19]
 800371e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003728:	2b00      	cmp	r3, #0
 800372a:	d00a      	beq.n	8003742 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800372c:	4b10      	ldr	r3, [pc, #64]	@ (8003770 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800372e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003732:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800373a:	490d      	ldr	r1, [pc, #52]	@ (8003770 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800373c:	4313      	orrs	r3, r2
 800373e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800374a:	2b00      	cmp	r3, #0
 800374c:	d00b      	beq.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800374e:	4b08      	ldr	r3, [pc, #32]	@ (8003770 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003750:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003754:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800375e:	4904      	ldr	r1, [pc, #16]	@ (8003770 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003760:	4313      	orrs	r3, r2
 8003762:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003766:	7cbb      	ldrb	r3, [r7, #18]
}
 8003768:	4618      	mov	r0, r3
 800376a:	3718      	adds	r7, #24
 800376c:	46bd      	mov	sp, r7
 800376e:	bd80      	pop	{r7, pc}
 8003770:	40021000 	.word	0x40021000

08003774 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b084      	sub	sp, #16
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
 800377c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800377e:	2300      	movs	r3, #0
 8003780:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003782:	4b75      	ldr	r3, [pc, #468]	@ (8003958 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003784:	68db      	ldr	r3, [r3, #12]
 8003786:	f003 0303 	and.w	r3, r3, #3
 800378a:	2b00      	cmp	r3, #0
 800378c:	d018      	beq.n	80037c0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800378e:	4b72      	ldr	r3, [pc, #456]	@ (8003958 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003790:	68db      	ldr	r3, [r3, #12]
 8003792:	f003 0203 	and.w	r2, r3, #3
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	429a      	cmp	r2, r3
 800379c:	d10d      	bne.n	80037ba <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
       ||
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d009      	beq.n	80037ba <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80037a6:	4b6c      	ldr	r3, [pc, #432]	@ (8003958 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037a8:	68db      	ldr	r3, [r3, #12]
 80037aa:	091b      	lsrs	r3, r3, #4
 80037ac:	f003 0307 	and.w	r3, r3, #7
 80037b0:	1c5a      	adds	r2, r3, #1
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	685b      	ldr	r3, [r3, #4]
       ||
 80037b6:	429a      	cmp	r2, r3
 80037b8:	d047      	beq.n	800384a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	73fb      	strb	r3, [r7, #15]
 80037be:	e044      	b.n	800384a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	2b03      	cmp	r3, #3
 80037c6:	d018      	beq.n	80037fa <RCCEx_PLLSAI1_Config+0x86>
 80037c8:	2b03      	cmp	r3, #3
 80037ca:	d825      	bhi.n	8003818 <RCCEx_PLLSAI1_Config+0xa4>
 80037cc:	2b01      	cmp	r3, #1
 80037ce:	d002      	beq.n	80037d6 <RCCEx_PLLSAI1_Config+0x62>
 80037d0:	2b02      	cmp	r3, #2
 80037d2:	d009      	beq.n	80037e8 <RCCEx_PLLSAI1_Config+0x74>
 80037d4:	e020      	b.n	8003818 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80037d6:	4b60      	ldr	r3, [pc, #384]	@ (8003958 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f003 0302 	and.w	r3, r3, #2
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d11d      	bne.n	800381e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037e6:	e01a      	b.n	800381e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80037e8:	4b5b      	ldr	r3, [pc, #364]	@ (8003958 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d116      	bne.n	8003822 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037f8:	e013      	b.n	8003822 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80037fa:	4b57      	ldr	r3, [pc, #348]	@ (8003958 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003802:	2b00      	cmp	r3, #0
 8003804:	d10f      	bne.n	8003826 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003806:	4b54      	ldr	r3, [pc, #336]	@ (8003958 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800380e:	2b00      	cmp	r3, #0
 8003810:	d109      	bne.n	8003826 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003816:	e006      	b.n	8003826 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003818:	2301      	movs	r3, #1
 800381a:	73fb      	strb	r3, [r7, #15]
      break;
 800381c:	e004      	b.n	8003828 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800381e:	bf00      	nop
 8003820:	e002      	b.n	8003828 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003822:	bf00      	nop
 8003824:	e000      	b.n	8003828 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003826:	bf00      	nop
    }

    if(status == HAL_OK)
 8003828:	7bfb      	ldrb	r3, [r7, #15]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d10d      	bne.n	800384a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800382e:	4b4a      	ldr	r3, [pc, #296]	@ (8003958 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003830:	68db      	ldr	r3, [r3, #12]
 8003832:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6819      	ldr	r1, [r3, #0]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	3b01      	subs	r3, #1
 8003840:	011b      	lsls	r3, r3, #4
 8003842:	430b      	orrs	r3, r1
 8003844:	4944      	ldr	r1, [pc, #272]	@ (8003958 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003846:	4313      	orrs	r3, r2
 8003848:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800384a:	7bfb      	ldrb	r3, [r7, #15]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d17d      	bne.n	800394c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003850:	4b41      	ldr	r3, [pc, #260]	@ (8003958 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a40      	ldr	r2, [pc, #256]	@ (8003958 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003856:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800385a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800385c:	f7fe fade 	bl	8001e1c <HAL_GetTick>
 8003860:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003862:	e009      	b.n	8003878 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003864:	f7fe fada 	bl	8001e1c <HAL_GetTick>
 8003868:	4602      	mov	r2, r0
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	1ad3      	subs	r3, r2, r3
 800386e:	2b02      	cmp	r3, #2
 8003870:	d902      	bls.n	8003878 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003872:	2303      	movs	r3, #3
 8003874:	73fb      	strb	r3, [r7, #15]
        break;
 8003876:	e005      	b.n	8003884 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003878:	4b37      	ldr	r3, [pc, #220]	@ (8003958 <RCCEx_PLLSAI1_Config+0x1e4>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003880:	2b00      	cmp	r3, #0
 8003882:	d1ef      	bne.n	8003864 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003884:	7bfb      	ldrb	r3, [r7, #15]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d160      	bne.n	800394c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d111      	bne.n	80038b4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003890:	4b31      	ldr	r3, [pc, #196]	@ (8003958 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003892:	691b      	ldr	r3, [r3, #16]
 8003894:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003898:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800389c:	687a      	ldr	r2, [r7, #4]
 800389e:	6892      	ldr	r2, [r2, #8]
 80038a0:	0211      	lsls	r1, r2, #8
 80038a2:	687a      	ldr	r2, [r7, #4]
 80038a4:	68d2      	ldr	r2, [r2, #12]
 80038a6:	0912      	lsrs	r2, r2, #4
 80038a8:	0452      	lsls	r2, r2, #17
 80038aa:	430a      	orrs	r2, r1
 80038ac:	492a      	ldr	r1, [pc, #168]	@ (8003958 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038ae:	4313      	orrs	r3, r2
 80038b0:	610b      	str	r3, [r1, #16]
 80038b2:	e027      	b.n	8003904 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	2b01      	cmp	r3, #1
 80038b8:	d112      	bne.n	80038e0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80038ba:	4b27      	ldr	r3, [pc, #156]	@ (8003958 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038bc:	691b      	ldr	r3, [r3, #16]
 80038be:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80038c2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80038c6:	687a      	ldr	r2, [r7, #4]
 80038c8:	6892      	ldr	r2, [r2, #8]
 80038ca:	0211      	lsls	r1, r2, #8
 80038cc:	687a      	ldr	r2, [r7, #4]
 80038ce:	6912      	ldr	r2, [r2, #16]
 80038d0:	0852      	lsrs	r2, r2, #1
 80038d2:	3a01      	subs	r2, #1
 80038d4:	0552      	lsls	r2, r2, #21
 80038d6:	430a      	orrs	r2, r1
 80038d8:	491f      	ldr	r1, [pc, #124]	@ (8003958 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038da:	4313      	orrs	r3, r2
 80038dc:	610b      	str	r3, [r1, #16]
 80038de:	e011      	b.n	8003904 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80038e0:	4b1d      	ldr	r3, [pc, #116]	@ (8003958 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038e2:	691b      	ldr	r3, [r3, #16]
 80038e4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80038e8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80038ec:	687a      	ldr	r2, [r7, #4]
 80038ee:	6892      	ldr	r2, [r2, #8]
 80038f0:	0211      	lsls	r1, r2, #8
 80038f2:	687a      	ldr	r2, [r7, #4]
 80038f4:	6952      	ldr	r2, [r2, #20]
 80038f6:	0852      	lsrs	r2, r2, #1
 80038f8:	3a01      	subs	r2, #1
 80038fa:	0652      	lsls	r2, r2, #25
 80038fc:	430a      	orrs	r2, r1
 80038fe:	4916      	ldr	r1, [pc, #88]	@ (8003958 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003900:	4313      	orrs	r3, r2
 8003902:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003904:	4b14      	ldr	r3, [pc, #80]	@ (8003958 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a13      	ldr	r2, [pc, #76]	@ (8003958 <RCCEx_PLLSAI1_Config+0x1e4>)
 800390a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800390e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003910:	f7fe fa84 	bl	8001e1c <HAL_GetTick>
 8003914:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003916:	e009      	b.n	800392c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003918:	f7fe fa80 	bl	8001e1c <HAL_GetTick>
 800391c:	4602      	mov	r2, r0
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	1ad3      	subs	r3, r2, r3
 8003922:	2b02      	cmp	r3, #2
 8003924:	d902      	bls.n	800392c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003926:	2303      	movs	r3, #3
 8003928:	73fb      	strb	r3, [r7, #15]
          break;
 800392a:	e005      	b.n	8003938 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800392c:	4b0a      	ldr	r3, [pc, #40]	@ (8003958 <RCCEx_PLLSAI1_Config+0x1e4>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003934:	2b00      	cmp	r3, #0
 8003936:	d0ef      	beq.n	8003918 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003938:	7bfb      	ldrb	r3, [r7, #15]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d106      	bne.n	800394c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800393e:	4b06      	ldr	r3, [pc, #24]	@ (8003958 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003940:	691a      	ldr	r2, [r3, #16]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	699b      	ldr	r3, [r3, #24]
 8003946:	4904      	ldr	r1, [pc, #16]	@ (8003958 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003948:	4313      	orrs	r3, r2
 800394a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800394c:	7bfb      	ldrb	r3, [r7, #15]
}
 800394e:	4618      	mov	r0, r3
 8003950:	3710      	adds	r7, #16
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}
 8003956:	bf00      	nop
 8003958:	40021000 	.word	0x40021000

0800395c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b084      	sub	sp, #16
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
 8003964:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003966:	2300      	movs	r3, #0
 8003968:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800396a:	4b6a      	ldr	r3, [pc, #424]	@ (8003b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 800396c:	68db      	ldr	r3, [r3, #12]
 800396e:	f003 0303 	and.w	r3, r3, #3
 8003972:	2b00      	cmp	r3, #0
 8003974:	d018      	beq.n	80039a8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003976:	4b67      	ldr	r3, [pc, #412]	@ (8003b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003978:	68db      	ldr	r3, [r3, #12]
 800397a:	f003 0203 	and.w	r2, r3, #3
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	429a      	cmp	r2, r3
 8003984:	d10d      	bne.n	80039a2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
       ||
 800398a:	2b00      	cmp	r3, #0
 800398c:	d009      	beq.n	80039a2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800398e:	4b61      	ldr	r3, [pc, #388]	@ (8003b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003990:	68db      	ldr	r3, [r3, #12]
 8003992:	091b      	lsrs	r3, r3, #4
 8003994:	f003 0307 	and.w	r3, r3, #7
 8003998:	1c5a      	adds	r2, r3, #1
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	685b      	ldr	r3, [r3, #4]
       ||
 800399e:	429a      	cmp	r2, r3
 80039a0:	d047      	beq.n	8003a32 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	73fb      	strb	r3, [r7, #15]
 80039a6:	e044      	b.n	8003a32 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	2b03      	cmp	r3, #3
 80039ae:	d018      	beq.n	80039e2 <RCCEx_PLLSAI2_Config+0x86>
 80039b0:	2b03      	cmp	r3, #3
 80039b2:	d825      	bhi.n	8003a00 <RCCEx_PLLSAI2_Config+0xa4>
 80039b4:	2b01      	cmp	r3, #1
 80039b6:	d002      	beq.n	80039be <RCCEx_PLLSAI2_Config+0x62>
 80039b8:	2b02      	cmp	r3, #2
 80039ba:	d009      	beq.n	80039d0 <RCCEx_PLLSAI2_Config+0x74>
 80039bc:	e020      	b.n	8003a00 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80039be:	4b55      	ldr	r3, [pc, #340]	@ (8003b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f003 0302 	and.w	r3, r3, #2
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d11d      	bne.n	8003a06 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039ce:	e01a      	b.n	8003a06 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80039d0:	4b50      	ldr	r3, [pc, #320]	@ (8003b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d116      	bne.n	8003a0a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80039dc:	2301      	movs	r3, #1
 80039de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039e0:	e013      	b.n	8003a0a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80039e2:	4b4c      	ldr	r3, [pc, #304]	@ (8003b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d10f      	bne.n	8003a0e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80039ee:	4b49      	ldr	r3, [pc, #292]	@ (8003b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d109      	bne.n	8003a0e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80039fa:	2301      	movs	r3, #1
 80039fc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80039fe:	e006      	b.n	8003a0e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	73fb      	strb	r3, [r7, #15]
      break;
 8003a04:	e004      	b.n	8003a10 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003a06:	bf00      	nop
 8003a08:	e002      	b.n	8003a10 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003a0a:	bf00      	nop
 8003a0c:	e000      	b.n	8003a10 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003a0e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003a10:	7bfb      	ldrb	r3, [r7, #15]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d10d      	bne.n	8003a32 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003a16:	4b3f      	ldr	r3, [pc, #252]	@ (8003b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a18:	68db      	ldr	r3, [r3, #12]
 8003a1a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6819      	ldr	r1, [r3, #0]
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	3b01      	subs	r3, #1
 8003a28:	011b      	lsls	r3, r3, #4
 8003a2a:	430b      	orrs	r3, r1
 8003a2c:	4939      	ldr	r1, [pc, #228]	@ (8003b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003a32:	7bfb      	ldrb	r3, [r7, #15]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d167      	bne.n	8003b08 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003a38:	4b36      	ldr	r3, [pc, #216]	@ (8003b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a35      	ldr	r2, [pc, #212]	@ (8003b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a3e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a42:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a44:	f7fe f9ea 	bl	8001e1c <HAL_GetTick>
 8003a48:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003a4a:	e009      	b.n	8003a60 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003a4c:	f7fe f9e6 	bl	8001e1c <HAL_GetTick>
 8003a50:	4602      	mov	r2, r0
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	1ad3      	subs	r3, r2, r3
 8003a56:	2b02      	cmp	r3, #2
 8003a58:	d902      	bls.n	8003a60 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003a5a:	2303      	movs	r3, #3
 8003a5c:	73fb      	strb	r3, [r7, #15]
        break;
 8003a5e:	e005      	b.n	8003a6c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003a60:	4b2c      	ldr	r3, [pc, #176]	@ (8003b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d1ef      	bne.n	8003a4c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003a6c:	7bfb      	ldrb	r3, [r7, #15]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d14a      	bne.n	8003b08 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d111      	bne.n	8003a9c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003a78:	4b26      	ldr	r3, [pc, #152]	@ (8003b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a7a:	695b      	ldr	r3, [r3, #20]
 8003a7c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003a80:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a84:	687a      	ldr	r2, [r7, #4]
 8003a86:	6892      	ldr	r2, [r2, #8]
 8003a88:	0211      	lsls	r1, r2, #8
 8003a8a:	687a      	ldr	r2, [r7, #4]
 8003a8c:	68d2      	ldr	r2, [r2, #12]
 8003a8e:	0912      	lsrs	r2, r2, #4
 8003a90:	0452      	lsls	r2, r2, #17
 8003a92:	430a      	orrs	r2, r1
 8003a94:	491f      	ldr	r1, [pc, #124]	@ (8003b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a96:	4313      	orrs	r3, r2
 8003a98:	614b      	str	r3, [r1, #20]
 8003a9a:	e011      	b.n	8003ac0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003a9c:	4b1d      	ldr	r3, [pc, #116]	@ (8003b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a9e:	695b      	ldr	r3, [r3, #20]
 8003aa0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003aa4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003aa8:	687a      	ldr	r2, [r7, #4]
 8003aaa:	6892      	ldr	r2, [r2, #8]
 8003aac:	0211      	lsls	r1, r2, #8
 8003aae:	687a      	ldr	r2, [r7, #4]
 8003ab0:	6912      	ldr	r2, [r2, #16]
 8003ab2:	0852      	lsrs	r2, r2, #1
 8003ab4:	3a01      	subs	r2, #1
 8003ab6:	0652      	lsls	r2, r2, #25
 8003ab8:	430a      	orrs	r2, r1
 8003aba:	4916      	ldr	r1, [pc, #88]	@ (8003b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003abc:	4313      	orrs	r3, r2
 8003abe:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003ac0:	4b14      	ldr	r3, [pc, #80]	@ (8003b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4a13      	ldr	r2, [pc, #76]	@ (8003b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ac6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003aca:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003acc:	f7fe f9a6 	bl	8001e1c <HAL_GetTick>
 8003ad0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003ad2:	e009      	b.n	8003ae8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003ad4:	f7fe f9a2 	bl	8001e1c <HAL_GetTick>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	1ad3      	subs	r3, r2, r3
 8003ade:	2b02      	cmp	r3, #2
 8003ae0:	d902      	bls.n	8003ae8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003ae2:	2303      	movs	r3, #3
 8003ae4:	73fb      	strb	r3, [r7, #15]
          break;
 8003ae6:	e005      	b.n	8003af4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003ae8:	4b0a      	ldr	r3, [pc, #40]	@ (8003b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d0ef      	beq.n	8003ad4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003af4:	7bfb      	ldrb	r3, [r7, #15]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d106      	bne.n	8003b08 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003afa:	4b06      	ldr	r3, [pc, #24]	@ (8003b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003afc:	695a      	ldr	r2, [r3, #20]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	695b      	ldr	r3, [r3, #20]
 8003b02:	4904      	ldr	r1, [pc, #16]	@ (8003b14 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b04:	4313      	orrs	r3, r2
 8003b06:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003b08:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	3710      	adds	r7, #16
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bd80      	pop	{r7, pc}
 8003b12:	bf00      	nop
 8003b14:	40021000 	.word	0x40021000

08003b18 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b084      	sub	sp, #16
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d101      	bne.n	8003b2a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003b26:	2301      	movs	r3, #1
 8003b28:	e095      	b.n	8003c56 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d108      	bne.n	8003b44 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003b3a:	d009      	beq.n	8003b50 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	61da      	str	r2, [r3, #28]
 8003b42:	e005      	b.n	8003b50 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2200      	movs	r2, #0
 8003b48:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2200      	movs	r2, #0
 8003b54:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003b5c:	b2db      	uxtb	r3, r3
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d106      	bne.n	8003b70 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2200      	movs	r2, #0
 8003b66:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003b6a:	6878      	ldr	r0, [r7, #4]
 8003b6c:	f7fd fe34 	bl	80017d8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2202      	movs	r2, #2
 8003b74:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	681a      	ldr	r2, [r3, #0]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b86:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003b90:	d902      	bls.n	8003b98 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003b92:	2300      	movs	r3, #0
 8003b94:	60fb      	str	r3, [r7, #12]
 8003b96:	e002      	b.n	8003b9e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003b98:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003b9c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	68db      	ldr	r3, [r3, #12]
 8003ba2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003ba6:	d007      	beq.n	8003bb8 <HAL_SPI_Init+0xa0>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	68db      	ldr	r3, [r3, #12]
 8003bac:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003bb0:	d002      	beq.n	8003bb8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003bc8:	431a      	orrs	r2, r3
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	691b      	ldr	r3, [r3, #16]
 8003bce:	f003 0302 	and.w	r3, r3, #2
 8003bd2:	431a      	orrs	r2, r3
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	695b      	ldr	r3, [r3, #20]
 8003bd8:	f003 0301 	and.w	r3, r3, #1
 8003bdc:	431a      	orrs	r2, r3
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	699b      	ldr	r3, [r3, #24]
 8003be2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003be6:	431a      	orrs	r2, r3
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	69db      	ldr	r3, [r3, #28]
 8003bec:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003bf0:	431a      	orrs	r2, r3
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6a1b      	ldr	r3, [r3, #32]
 8003bf6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bfa:	ea42 0103 	orr.w	r1, r2, r3
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c02:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	430a      	orrs	r2, r1
 8003c0c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	699b      	ldr	r3, [r3, #24]
 8003c12:	0c1b      	lsrs	r3, r3, #16
 8003c14:	f003 0204 	and.w	r2, r3, #4
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c1c:	f003 0310 	and.w	r3, r3, #16
 8003c20:	431a      	orrs	r2, r3
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c26:	f003 0308 	and.w	r3, r3, #8
 8003c2a:	431a      	orrs	r2, r3
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	68db      	ldr	r3, [r3, #12]
 8003c30:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003c34:	ea42 0103 	orr.w	r1, r2, r3
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	430a      	orrs	r2, r1
 8003c44:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2201      	movs	r2, #1
 8003c50:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003c54:	2300      	movs	r3, #0
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	3710      	adds	r7, #16
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}

08003c5e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c5e:	b580      	push	{r7, lr}
 8003c60:	b088      	sub	sp, #32
 8003c62:	af00      	add	r7, sp, #0
 8003c64:	60f8      	str	r0, [r7, #12]
 8003c66:	60b9      	str	r1, [r7, #8]
 8003c68:	603b      	str	r3, [r7, #0]
 8003c6a:	4613      	mov	r3, r2
 8003c6c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003c6e:	f7fe f8d5 	bl	8001e1c <HAL_GetTick>
 8003c72:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003c74:	88fb      	ldrh	r3, [r7, #6]
 8003c76:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003c7e:	b2db      	uxtb	r3, r3
 8003c80:	2b01      	cmp	r3, #1
 8003c82:	d001      	beq.n	8003c88 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003c84:	2302      	movs	r3, #2
 8003c86:	e15c      	b.n	8003f42 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d002      	beq.n	8003c94 <HAL_SPI_Transmit+0x36>
 8003c8e:	88fb      	ldrh	r3, [r7, #6]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d101      	bne.n	8003c98 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003c94:	2301      	movs	r3, #1
 8003c96:	e154      	b.n	8003f42 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d101      	bne.n	8003ca6 <HAL_SPI_Transmit+0x48>
 8003ca2:	2302      	movs	r3, #2
 8003ca4:	e14d      	b.n	8003f42 <HAL_SPI_Transmit+0x2e4>
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2201      	movs	r2, #1
 8003caa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	2203      	movs	r2, #3
 8003cb2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	2200      	movs	r2, #0
 8003cba:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	68ba      	ldr	r2, [r7, #8]
 8003cc0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	88fa      	ldrh	r2, [r7, #6]
 8003cc6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	88fa      	ldrh	r2, [r7, #6]
 8003ccc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	2200      	movs	r2, #0
 8003cee:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003cf8:	d10f      	bne.n	8003d1a <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	681a      	ldr	r2, [r3, #0]
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d08:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	681a      	ldr	r2, [r3, #0]
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003d18:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d24:	2b40      	cmp	r3, #64	@ 0x40
 8003d26:	d007      	beq.n	8003d38 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	681a      	ldr	r2, [r3, #0]
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003d36:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	68db      	ldr	r3, [r3, #12]
 8003d3c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003d40:	d952      	bls.n	8003de8 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d002      	beq.n	8003d50 <HAL_SPI_Transmit+0xf2>
 8003d4a:	8b7b      	ldrh	r3, [r7, #26]
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d145      	bne.n	8003ddc <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d54:	881a      	ldrh	r2, [r3, #0]
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d60:	1c9a      	adds	r2, r3, #2
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d6a:	b29b      	uxth	r3, r3
 8003d6c:	3b01      	subs	r3, #1
 8003d6e:	b29a      	uxth	r2, r3
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003d74:	e032      	b.n	8003ddc <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	689b      	ldr	r3, [r3, #8]
 8003d7c:	f003 0302 	and.w	r3, r3, #2
 8003d80:	2b02      	cmp	r3, #2
 8003d82:	d112      	bne.n	8003daa <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d88:	881a      	ldrh	r2, [r3, #0]
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d94:	1c9a      	adds	r2, r3, #2
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d9e:	b29b      	uxth	r3, r3
 8003da0:	3b01      	subs	r3, #1
 8003da2:	b29a      	uxth	r2, r3
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003da8:	e018      	b.n	8003ddc <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003daa:	f7fe f837 	bl	8001e1c <HAL_GetTick>
 8003dae:	4602      	mov	r2, r0
 8003db0:	69fb      	ldr	r3, [r7, #28]
 8003db2:	1ad3      	subs	r3, r2, r3
 8003db4:	683a      	ldr	r2, [r7, #0]
 8003db6:	429a      	cmp	r2, r3
 8003db8:	d803      	bhi.n	8003dc2 <HAL_SPI_Transmit+0x164>
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dc0:	d102      	bne.n	8003dc8 <HAL_SPI_Transmit+0x16a>
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d109      	bne.n	8003ddc <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	2201      	movs	r2, #1
 8003dcc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003dd8:	2303      	movs	r3, #3
 8003dda:	e0b2      	b.n	8003f42 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003de0:	b29b      	uxth	r3, r3
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d1c7      	bne.n	8003d76 <HAL_SPI_Transmit+0x118>
 8003de6:	e083      	b.n	8003ef0 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d002      	beq.n	8003df6 <HAL_SPI_Transmit+0x198>
 8003df0:	8b7b      	ldrh	r3, [r7, #26]
 8003df2:	2b01      	cmp	r3, #1
 8003df4:	d177      	bne.n	8003ee6 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003dfa:	b29b      	uxth	r3, r3
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	d912      	bls.n	8003e26 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e04:	881a      	ldrh	r2, [r3, #0]
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e10:	1c9a      	adds	r2, r3, #2
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e1a:	b29b      	uxth	r3, r3
 8003e1c:	3b02      	subs	r3, #2
 8003e1e:	b29a      	uxth	r2, r3
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003e24:	e05f      	b.n	8003ee6 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	330c      	adds	r3, #12
 8003e30:	7812      	ldrb	r2, [r2, #0]
 8003e32:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e38:	1c5a      	adds	r2, r3, #1
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e42:	b29b      	uxth	r3, r3
 8003e44:	3b01      	subs	r3, #1
 8003e46:	b29a      	uxth	r2, r3
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003e4c:	e04b      	b.n	8003ee6 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	f003 0302 	and.w	r3, r3, #2
 8003e58:	2b02      	cmp	r3, #2
 8003e5a:	d12b      	bne.n	8003eb4 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e60:	b29b      	uxth	r3, r3
 8003e62:	2b01      	cmp	r3, #1
 8003e64:	d912      	bls.n	8003e8c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e6a:	881a      	ldrh	r2, [r3, #0]
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e76:	1c9a      	adds	r2, r3, #2
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e80:	b29b      	uxth	r3, r3
 8003e82:	3b02      	subs	r3, #2
 8003e84:	b29a      	uxth	r2, r3
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003e8a:	e02c      	b.n	8003ee6 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	330c      	adds	r3, #12
 8003e96:	7812      	ldrb	r2, [r2, #0]
 8003e98:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e9e:	1c5a      	adds	r2, r3, #1
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ea8:	b29b      	uxth	r3, r3
 8003eaa:	3b01      	subs	r3, #1
 8003eac:	b29a      	uxth	r2, r3
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003eb2:	e018      	b.n	8003ee6 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003eb4:	f7fd ffb2 	bl	8001e1c <HAL_GetTick>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	69fb      	ldr	r3, [r7, #28]
 8003ebc:	1ad3      	subs	r3, r2, r3
 8003ebe:	683a      	ldr	r2, [r7, #0]
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d803      	bhi.n	8003ecc <HAL_SPI_Transmit+0x26e>
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eca:	d102      	bne.n	8003ed2 <HAL_SPI_Transmit+0x274>
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d109      	bne.n	8003ee6 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2200      	movs	r2, #0
 8003ede:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003ee2:	2303      	movs	r3, #3
 8003ee4:	e02d      	b.n	8003f42 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003eea:	b29b      	uxth	r3, r3
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d1ae      	bne.n	8003e4e <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003ef0:	69fa      	ldr	r2, [r7, #28]
 8003ef2:	6839      	ldr	r1, [r7, #0]
 8003ef4:	68f8      	ldr	r0, [r7, #12]
 8003ef6:	f000 f947 	bl	8004188 <SPI_EndRxTxTransaction>
 8003efa:	4603      	mov	r3, r0
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d002      	beq.n	8003f06 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	2220      	movs	r2, #32
 8003f04:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	689b      	ldr	r3, [r3, #8]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d10a      	bne.n	8003f24 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003f0e:	2300      	movs	r3, #0
 8003f10:	617b      	str	r3, [r7, #20]
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	68db      	ldr	r3, [r3, #12]
 8003f18:	617b      	str	r3, [r7, #20]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	689b      	ldr	r3, [r3, #8]
 8003f20:	617b      	str	r3, [r7, #20]
 8003f22:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2201      	movs	r2, #1
 8003f28:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d001      	beq.n	8003f40 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e000      	b.n	8003f42 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8003f40:	2300      	movs	r3, #0
  }
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	3720      	adds	r7, #32
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}
	...

08003f4c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b088      	sub	sp, #32
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	60f8      	str	r0, [r7, #12]
 8003f54:	60b9      	str	r1, [r7, #8]
 8003f56:	603b      	str	r3, [r7, #0]
 8003f58:	4613      	mov	r3, r2
 8003f5a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003f5c:	f7fd ff5e 	bl	8001e1c <HAL_GetTick>
 8003f60:	4602      	mov	r2, r0
 8003f62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f64:	1a9b      	subs	r3, r3, r2
 8003f66:	683a      	ldr	r2, [r7, #0]
 8003f68:	4413      	add	r3, r2
 8003f6a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003f6c:	f7fd ff56 	bl	8001e1c <HAL_GetTick>
 8003f70:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003f72:	4b39      	ldr	r3, [pc, #228]	@ (8004058 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	015b      	lsls	r3, r3, #5
 8003f78:	0d1b      	lsrs	r3, r3, #20
 8003f7a:	69fa      	ldr	r2, [r7, #28]
 8003f7c:	fb02 f303 	mul.w	r3, r2, r3
 8003f80:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003f82:	e054      	b.n	800402e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f8a:	d050      	beq.n	800402e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003f8c:	f7fd ff46 	bl	8001e1c <HAL_GetTick>
 8003f90:	4602      	mov	r2, r0
 8003f92:	69bb      	ldr	r3, [r7, #24]
 8003f94:	1ad3      	subs	r3, r2, r3
 8003f96:	69fa      	ldr	r2, [r7, #28]
 8003f98:	429a      	cmp	r2, r3
 8003f9a:	d902      	bls.n	8003fa2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003f9c:	69fb      	ldr	r3, [r7, #28]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d13d      	bne.n	800401e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	685a      	ldr	r2, [r3, #4]
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003fb0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003fba:	d111      	bne.n	8003fe0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003fc4:	d004      	beq.n	8003fd0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	689b      	ldr	r3, [r3, #8]
 8003fca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fce:	d107      	bne.n	8003fe0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003fde:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fe4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003fe8:	d10f      	bne.n	800400a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	681a      	ldr	r2, [r3, #0]
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003ff8:	601a      	str	r2, [r3, #0]
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	681a      	ldr	r2, [r3, #0]
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004008:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	2201      	movs	r2, #1
 800400e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	2200      	movs	r2, #0
 8004016:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800401a:	2303      	movs	r3, #3
 800401c:	e017      	b.n	800404e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800401e:	697b      	ldr	r3, [r7, #20]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d101      	bne.n	8004028 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004024:	2300      	movs	r3, #0
 8004026:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	3b01      	subs	r3, #1
 800402c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	689a      	ldr	r2, [r3, #8]
 8004034:	68bb      	ldr	r3, [r7, #8]
 8004036:	4013      	ands	r3, r2
 8004038:	68ba      	ldr	r2, [r7, #8]
 800403a:	429a      	cmp	r2, r3
 800403c:	bf0c      	ite	eq
 800403e:	2301      	moveq	r3, #1
 8004040:	2300      	movne	r3, #0
 8004042:	b2db      	uxtb	r3, r3
 8004044:	461a      	mov	r2, r3
 8004046:	79fb      	ldrb	r3, [r7, #7]
 8004048:	429a      	cmp	r2, r3
 800404a:	d19b      	bne.n	8003f84 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800404c:	2300      	movs	r3, #0
}
 800404e:	4618      	mov	r0, r3
 8004050:	3720      	adds	r7, #32
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}
 8004056:	bf00      	nop
 8004058:	20000200 	.word	0x20000200

0800405c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b08a      	sub	sp, #40	@ 0x28
 8004060:	af00      	add	r7, sp, #0
 8004062:	60f8      	str	r0, [r7, #12]
 8004064:	60b9      	str	r1, [r7, #8]
 8004066:	607a      	str	r2, [r7, #4]
 8004068:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800406a:	2300      	movs	r3, #0
 800406c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800406e:	f7fd fed5 	bl	8001e1c <HAL_GetTick>
 8004072:	4602      	mov	r2, r0
 8004074:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004076:	1a9b      	subs	r3, r3, r2
 8004078:	683a      	ldr	r2, [r7, #0]
 800407a:	4413      	add	r3, r2
 800407c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800407e:	f7fd fecd 	bl	8001e1c <HAL_GetTick>
 8004082:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	330c      	adds	r3, #12
 800408a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800408c:	4b3d      	ldr	r3, [pc, #244]	@ (8004184 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800408e:	681a      	ldr	r2, [r3, #0]
 8004090:	4613      	mov	r3, r2
 8004092:	009b      	lsls	r3, r3, #2
 8004094:	4413      	add	r3, r2
 8004096:	00da      	lsls	r2, r3, #3
 8004098:	1ad3      	subs	r3, r2, r3
 800409a:	0d1b      	lsrs	r3, r3, #20
 800409c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800409e:	fb02 f303 	mul.w	r3, r2, r3
 80040a2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80040a4:	e060      	b.n	8004168 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80040ac:	d107      	bne.n	80040be <SPI_WaitFifoStateUntilTimeout+0x62>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d104      	bne.n	80040be <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80040b4:	69fb      	ldr	r3, [r7, #28]
 80040b6:	781b      	ldrb	r3, [r3, #0]
 80040b8:	b2db      	uxtb	r3, r3
 80040ba:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80040bc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040c4:	d050      	beq.n	8004168 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80040c6:	f7fd fea9 	bl	8001e1c <HAL_GetTick>
 80040ca:	4602      	mov	r2, r0
 80040cc:	6a3b      	ldr	r3, [r7, #32]
 80040ce:	1ad3      	subs	r3, r2, r3
 80040d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040d2:	429a      	cmp	r2, r3
 80040d4:	d902      	bls.n	80040dc <SPI_WaitFifoStateUntilTimeout+0x80>
 80040d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d13d      	bne.n	8004158 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	685a      	ldr	r2, [r3, #4]
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80040ea:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80040f4:	d111      	bne.n	800411a <SPI_WaitFifoStateUntilTimeout+0xbe>
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	689b      	ldr	r3, [r3, #8]
 80040fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040fe:	d004      	beq.n	800410a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004108:	d107      	bne.n	800411a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004118:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800411e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004122:	d10f      	bne.n	8004144 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004132:	601a      	str	r2, [r3, #0]
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004142:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2201      	movs	r2, #1
 8004148:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	2200      	movs	r2, #0
 8004150:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004154:	2303      	movs	r3, #3
 8004156:	e010      	b.n	800417a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004158:	69bb      	ldr	r3, [r7, #24]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d101      	bne.n	8004162 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800415e:	2300      	movs	r3, #0
 8004160:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004162:	69bb      	ldr	r3, [r7, #24]
 8004164:	3b01      	subs	r3, #1
 8004166:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	689a      	ldr	r2, [r3, #8]
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	4013      	ands	r3, r2
 8004172:	687a      	ldr	r2, [r7, #4]
 8004174:	429a      	cmp	r2, r3
 8004176:	d196      	bne.n	80040a6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004178:	2300      	movs	r3, #0
}
 800417a:	4618      	mov	r0, r3
 800417c:	3728      	adds	r7, #40	@ 0x28
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}
 8004182:	bf00      	nop
 8004184:	20000200 	.word	0x20000200

08004188 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b086      	sub	sp, #24
 800418c:	af02      	add	r7, sp, #8
 800418e:	60f8      	str	r0, [r7, #12]
 8004190:	60b9      	str	r1, [r7, #8]
 8004192:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	9300      	str	r3, [sp, #0]
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	2200      	movs	r2, #0
 800419c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80041a0:	68f8      	ldr	r0, [r7, #12]
 80041a2:	f7ff ff5b 	bl	800405c <SPI_WaitFifoStateUntilTimeout>
 80041a6:	4603      	mov	r3, r0
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d007      	beq.n	80041bc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041b0:	f043 0220 	orr.w	r2, r3, #32
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80041b8:	2303      	movs	r3, #3
 80041ba:	e027      	b.n	800420c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	9300      	str	r3, [sp, #0]
 80041c0:	68bb      	ldr	r3, [r7, #8]
 80041c2:	2200      	movs	r2, #0
 80041c4:	2180      	movs	r1, #128	@ 0x80
 80041c6:	68f8      	ldr	r0, [r7, #12]
 80041c8:	f7ff fec0 	bl	8003f4c <SPI_WaitFlagStateUntilTimeout>
 80041cc:	4603      	mov	r3, r0
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d007      	beq.n	80041e2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041d6:	f043 0220 	orr.w	r2, r3, #32
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80041de:	2303      	movs	r3, #3
 80041e0:	e014      	b.n	800420c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	9300      	str	r3, [sp, #0]
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	2200      	movs	r2, #0
 80041ea:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80041ee:	68f8      	ldr	r0, [r7, #12]
 80041f0:	f7ff ff34 	bl	800405c <SPI_WaitFifoStateUntilTimeout>
 80041f4:	4603      	mov	r3, r0
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d007      	beq.n	800420a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041fe:	f043 0220 	orr.w	r2, r3, #32
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004206:	2303      	movs	r3, #3
 8004208:	e000      	b.n	800420c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800420a:	2300      	movs	r3, #0
}
 800420c:	4618      	mov	r0, r3
 800420e:	3710      	adds	r7, #16
 8004210:	46bd      	mov	sp, r7
 8004212:	bd80      	pop	{r7, pc}

08004214 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b082      	sub	sp, #8
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d101      	bne.n	8004226 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	e040      	b.n	80042a8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800422a:	2b00      	cmp	r3, #0
 800422c:	d106      	bne.n	800423c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2200      	movs	r2, #0
 8004232:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f7fd fcfa 	bl	8001c30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2224      	movs	r2, #36	@ 0x24
 8004240:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f022 0201 	bic.w	r2, r2, #1
 8004250:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004256:	2b00      	cmp	r3, #0
 8004258:	d002      	beq.n	8004260 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800425a:	6878      	ldr	r0, [r7, #4]
 800425c:	f000 fea6 	bl	8004fac <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004260:	6878      	ldr	r0, [r7, #4]
 8004262:	f000 fbeb 	bl	8004a3c <UART_SetConfig>
 8004266:	4603      	mov	r3, r0
 8004268:	2b01      	cmp	r3, #1
 800426a:	d101      	bne.n	8004270 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800426c:	2301      	movs	r3, #1
 800426e:	e01b      	b.n	80042a8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	685a      	ldr	r2, [r3, #4]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800427e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	689a      	ldr	r2, [r3, #8]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800428e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	681a      	ldr	r2, [r3, #0]
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f042 0201 	orr.w	r2, r2, #1
 800429e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80042a0:	6878      	ldr	r0, [r7, #4]
 80042a2:	f000 ff25 	bl	80050f0 <UART_CheckIdleState>
 80042a6:	4603      	mov	r3, r0
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	3708      	adds	r7, #8
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}

080042b0 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80042b0:	b480      	push	{r7}
 80042b2:	b08b      	sub	sp, #44	@ 0x2c
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	60f8      	str	r0, [r7, #12]
 80042b8:	60b9      	str	r1, [r7, #8]
 80042ba:	4613      	mov	r3, r2
 80042bc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80042c2:	2b20      	cmp	r3, #32
 80042c4:	d147      	bne.n	8004356 <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d002      	beq.n	80042d2 <HAL_UART_Transmit_IT+0x22>
 80042cc:	88fb      	ldrh	r3, [r7, #6]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d101      	bne.n	80042d6 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	e040      	b.n	8004358 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	68ba      	ldr	r2, [r7, #8]
 80042da:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	88fa      	ldrh	r2, [r7, #6]
 80042e0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	88fa      	ldrh	r2, [r7, #6]
 80042e8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    huart->TxISR       = NULL;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	2200      	movs	r2, #0
 80042f0:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2200      	movs	r2, #0
 80042f6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	2221      	movs	r2, #33	@ 0x21
 80042fe:	67da      	str	r2, [r3, #124]	@ 0x7c
      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	689b      	ldr	r3, [r3, #8]
 8004304:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004308:	d107      	bne.n	800431a <HAL_UART_Transmit_IT+0x6a>
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	691b      	ldr	r3, [r3, #16]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d103      	bne.n	800431a <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	4a13      	ldr	r2, [pc, #76]	@ (8004364 <HAL_UART_Transmit_IT+0xb4>)
 8004316:	66da      	str	r2, [r3, #108]	@ 0x6c
 8004318:	e002      	b.n	8004320 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	4a12      	ldr	r2, [pc, #72]	@ (8004368 <HAL_UART_Transmit_IT+0xb8>)
 800431e:	66da      	str	r2, [r3, #108]	@ 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004326:	697b      	ldr	r3, [r7, #20]
 8004328:	e853 3f00 	ldrex	r3, [r3]
 800432c:	613b      	str	r3, [r7, #16]
   return(result);
 800432e:	693b      	ldr	r3, [r7, #16]
 8004330:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004334:	627b      	str	r3, [r7, #36]	@ 0x24
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	461a      	mov	r2, r3
 800433c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800433e:	623b      	str	r3, [r7, #32]
 8004340:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004342:	69f9      	ldr	r1, [r7, #28]
 8004344:	6a3a      	ldr	r2, [r7, #32]
 8004346:	e841 2300 	strex	r3, r2, [r1]
 800434a:	61bb      	str	r3, [r7, #24]
   return(result);
 800434c:	69bb      	ldr	r3, [r7, #24]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d1e6      	bne.n	8004320 <HAL_UART_Transmit_IT+0x70>
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8004352:	2300      	movs	r3, #0
 8004354:	e000      	b.n	8004358 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8004356:	2302      	movs	r3, #2
  }
}
 8004358:	4618      	mov	r0, r3
 800435a:	372c      	adds	r7, #44	@ 0x2c
 800435c:	46bd      	mov	sp, r7
 800435e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004362:	4770      	bx	lr
 8004364:	08005653 	.word	0x08005653
 8004368:	0800559d 	.word	0x0800559d

0800436c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b08a      	sub	sp, #40	@ 0x28
 8004370:	af00      	add	r7, sp, #0
 8004372:	60f8      	str	r0, [r7, #12]
 8004374:	60b9      	str	r1, [r7, #8]
 8004376:	4613      	mov	r3, r2
 8004378:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004380:	2b20      	cmp	r3, #32
 8004382:	d137      	bne.n	80043f4 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d002      	beq.n	8004390 <HAL_UART_Receive_IT+0x24>
 800438a:	88fb      	ldrh	r3, [r7, #6]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d101      	bne.n	8004394 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	e030      	b.n	80043f6 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	2200      	movs	r2, #0
 8004398:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4a18      	ldr	r2, [pc, #96]	@ (8004400 <HAL_UART_Receive_IT+0x94>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d01f      	beq.n	80043e4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d018      	beq.n	80043e4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	e853 3f00 	ldrex	r3, [r3]
 80043be:	613b      	str	r3, [r7, #16]
   return(result);
 80043c0:	693b      	ldr	r3, [r7, #16]
 80043c2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80043c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	461a      	mov	r2, r3
 80043ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043d0:	623b      	str	r3, [r7, #32]
 80043d2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043d4:	69f9      	ldr	r1, [r7, #28]
 80043d6:	6a3a      	ldr	r2, [r7, #32]
 80043d8:	e841 2300 	strex	r3, r2, [r1]
 80043dc:	61bb      	str	r3, [r7, #24]
   return(result);
 80043de:	69bb      	ldr	r3, [r7, #24]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d1e6      	bne.n	80043b2 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80043e4:	88fb      	ldrh	r3, [r7, #6]
 80043e6:	461a      	mov	r2, r3
 80043e8:	68b9      	ldr	r1, [r7, #8]
 80043ea:	68f8      	ldr	r0, [r7, #12]
 80043ec:	f000 ff96 	bl	800531c <UART_Start_Receive_IT>
 80043f0:	4603      	mov	r3, r0
 80043f2:	e000      	b.n	80043f6 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80043f4:	2302      	movs	r3, #2
  }
}
 80043f6:	4618      	mov	r0, r3
 80043f8:	3728      	adds	r7, #40	@ 0x28
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bd80      	pop	{r7, pc}
 80043fe:	bf00      	nop
 8004400:	40008000 	.word	0x40008000

08004404 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b0ba      	sub	sp, #232	@ 0xe8
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	69db      	ldr	r3, [r3, #28]
 8004412:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800442a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800442e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8004432:	4013      	ands	r3, r2
 8004434:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004438:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800443c:	2b00      	cmp	r3, #0
 800443e:	d115      	bne.n	800446c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004440:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004444:	f003 0320 	and.w	r3, r3, #32
 8004448:	2b00      	cmp	r3, #0
 800444a:	d00f      	beq.n	800446c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800444c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004450:	f003 0320 	and.w	r3, r3, #32
 8004454:	2b00      	cmp	r3, #0
 8004456:	d009      	beq.n	800446c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800445c:	2b00      	cmp	r3, #0
 800445e:	f000 82ca 	beq.w	80049f6 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004466:	6878      	ldr	r0, [r7, #4]
 8004468:	4798      	blx	r3
      }
      return;
 800446a:	e2c4      	b.n	80049f6 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800446c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004470:	2b00      	cmp	r3, #0
 8004472:	f000 8117 	beq.w	80046a4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004476:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800447a:	f003 0301 	and.w	r3, r3, #1
 800447e:	2b00      	cmp	r3, #0
 8004480:	d106      	bne.n	8004490 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004482:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004486:	4b85      	ldr	r3, [pc, #532]	@ (800469c <HAL_UART_IRQHandler+0x298>)
 8004488:	4013      	ands	r3, r2
 800448a:	2b00      	cmp	r3, #0
 800448c:	f000 810a 	beq.w	80046a4 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004490:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004494:	f003 0301 	and.w	r3, r3, #1
 8004498:	2b00      	cmp	r3, #0
 800449a:	d011      	beq.n	80044c0 <HAL_UART_IRQHandler+0xbc>
 800449c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80044a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d00b      	beq.n	80044c0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	2201      	movs	r2, #1
 80044ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044b6:	f043 0201 	orr.w	r2, r3, #1
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80044c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044c4:	f003 0302 	and.w	r3, r3, #2
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d011      	beq.n	80044f0 <HAL_UART_IRQHandler+0xec>
 80044cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80044d0:	f003 0301 	and.w	r3, r3, #1
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d00b      	beq.n	80044f0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	2202      	movs	r2, #2
 80044de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80044e6:	f043 0204 	orr.w	r2, r3, #4
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80044f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044f4:	f003 0304 	and.w	r3, r3, #4
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d011      	beq.n	8004520 <HAL_UART_IRQHandler+0x11c>
 80044fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004500:	f003 0301 	and.w	r3, r3, #1
 8004504:	2b00      	cmp	r3, #0
 8004506:	d00b      	beq.n	8004520 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	2204      	movs	r2, #4
 800450e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004516:	f043 0202 	orr.w	r2, r3, #2
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004520:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004524:	f003 0308 	and.w	r3, r3, #8
 8004528:	2b00      	cmp	r3, #0
 800452a:	d017      	beq.n	800455c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800452c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004530:	f003 0320 	and.w	r3, r3, #32
 8004534:	2b00      	cmp	r3, #0
 8004536:	d105      	bne.n	8004544 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004538:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800453c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004540:	2b00      	cmp	r3, #0
 8004542:	d00b      	beq.n	800455c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	2208      	movs	r2, #8
 800454a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004552:	f043 0208 	orr.w	r2, r3, #8
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800455c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004560:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004564:	2b00      	cmp	r3, #0
 8004566:	d012      	beq.n	800458e <HAL_UART_IRQHandler+0x18a>
 8004568:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800456c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004570:	2b00      	cmp	r3, #0
 8004572:	d00c      	beq.n	800458e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800457c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004584:	f043 0220 	orr.w	r2, r3, #32
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004594:	2b00      	cmp	r3, #0
 8004596:	f000 8230 	beq.w	80049fa <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800459a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800459e:	f003 0320 	and.w	r3, r3, #32
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d00d      	beq.n	80045c2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80045a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80045aa:	f003 0320 	and.w	r3, r3, #32
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d007      	beq.n	80045c2 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d003      	beq.n	80045c2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045c8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045d6:	2b40      	cmp	r3, #64	@ 0x40
 80045d8:	d005      	beq.n	80045e6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80045da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80045de:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d04f      	beq.n	8004686 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80045e6:	6878      	ldr	r0, [r7, #4]
 80045e8:	f000 ff5e 	bl	80054a8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045f6:	2b40      	cmp	r3, #64	@ 0x40
 80045f8:	d141      	bne.n	800467e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	3308      	adds	r3, #8
 8004600:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004604:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004608:	e853 3f00 	ldrex	r3, [r3]
 800460c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004610:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004614:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004618:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	3308      	adds	r3, #8
 8004622:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004626:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800462a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800462e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004632:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004636:	e841 2300 	strex	r3, r2, [r1]
 800463a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800463e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004642:	2b00      	cmp	r3, #0
 8004644:	d1d9      	bne.n	80045fa <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800464a:	2b00      	cmp	r3, #0
 800464c:	d013      	beq.n	8004676 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004652:	4a13      	ldr	r2, [pc, #76]	@ (80046a0 <HAL_UART_IRQHandler+0x29c>)
 8004654:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800465a:	4618      	mov	r0, r3
 800465c:	f7fd fd39 	bl	80020d2 <HAL_DMA_Abort_IT>
 8004660:	4603      	mov	r3, r0
 8004662:	2b00      	cmp	r3, #0
 8004664:	d017      	beq.n	8004696 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800466a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800466c:	687a      	ldr	r2, [r7, #4]
 800466e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004670:	4610      	mov	r0, r2
 8004672:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004674:	e00f      	b.n	8004696 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004676:	6878      	ldr	r0, [r7, #4]
 8004678:	f000 f9ca 	bl	8004a10 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800467c:	e00b      	b.n	8004696 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f000 f9c6 	bl	8004a10 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004684:	e007      	b.n	8004696 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f000 f9c2 	bl	8004a10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2200      	movs	r2, #0
 8004690:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8004694:	e1b1      	b.n	80049fa <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004696:	bf00      	nop
    return;
 8004698:	e1af      	b.n	80049fa <HAL_UART_IRQHandler+0x5f6>
 800469a:	bf00      	nop
 800469c:	04000120 	.word	0x04000120
 80046a0:	08005571 	.word	0x08005571

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046a8:	2b01      	cmp	r3, #1
 80046aa:	f040 816a 	bne.w	8004982 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80046ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046b2:	f003 0310 	and.w	r3, r3, #16
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	f000 8163 	beq.w	8004982 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80046bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046c0:	f003 0310 	and.w	r3, r3, #16
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	f000 815c 	beq.w	8004982 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	2210      	movs	r2, #16
 80046d0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	689b      	ldr	r3, [r3, #8]
 80046d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046dc:	2b40      	cmp	r3, #64	@ 0x40
 80046de:	f040 80d4 	bne.w	800488a <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80046ee:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	f000 80ad 	beq.w	8004852 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80046fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004702:	429a      	cmp	r2, r3
 8004704:	f080 80a5 	bcs.w	8004852 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800470e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f003 0320 	and.w	r3, r3, #32
 800471e:	2b00      	cmp	r3, #0
 8004720:	f040 8086 	bne.w	8004830 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800472c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004730:	e853 3f00 	ldrex	r3, [r3]
 8004734:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004738:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800473c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004740:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	461a      	mov	r2, r3
 800474a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800474e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004752:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004756:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800475a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800475e:	e841 2300 	strex	r3, r2, [r1]
 8004762:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004766:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800476a:	2b00      	cmp	r3, #0
 800476c:	d1da      	bne.n	8004724 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	3308      	adds	r3, #8
 8004774:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004776:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004778:	e853 3f00 	ldrex	r3, [r3]
 800477c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800477e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004780:	f023 0301 	bic.w	r3, r3, #1
 8004784:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	3308      	adds	r3, #8
 800478e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004792:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004796:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004798:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800479a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800479e:	e841 2300 	strex	r3, r2, [r1]
 80047a2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80047a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d1e1      	bne.n	800476e <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	3308      	adds	r3, #8
 80047b0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80047b4:	e853 3f00 	ldrex	r3, [r3]
 80047b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80047ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80047bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80047c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	3308      	adds	r3, #8
 80047ca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80047ce:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80047d0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047d2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80047d4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80047d6:	e841 2300 	strex	r3, r2, [r1]
 80047da:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80047dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d1e3      	bne.n	80047aa <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2220      	movs	r2, #32
 80047e6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2200      	movs	r2, #0
 80047ee:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80047f8:	e853 3f00 	ldrex	r3, [r3]
 80047fc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80047fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004800:	f023 0310 	bic.w	r3, r3, #16
 8004804:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	461a      	mov	r2, r3
 800480e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004812:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004814:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004816:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004818:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800481a:	e841 2300 	strex	r3, r2, [r1]
 800481e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004820:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004822:	2b00      	cmp	r3, #0
 8004824:	d1e4      	bne.n	80047f0 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800482a:	4618      	mov	r0, r3
 800482c:	f7fd fc13 	bl	8002056 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2202      	movs	r2, #2
 8004834:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004842:	b29b      	uxth	r3, r3
 8004844:	1ad3      	subs	r3, r2, r3
 8004846:	b29b      	uxth	r3, r3
 8004848:	4619      	mov	r1, r3
 800484a:	6878      	ldr	r0, [r7, #4]
 800484c:	f000 f8ea 	bl	8004a24 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004850:	e0d5      	b.n	80049fe <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004858:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800485c:	429a      	cmp	r2, r3
 800485e:	f040 80ce 	bne.w	80049fe <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f003 0320 	and.w	r3, r3, #32
 800486e:	2b20      	cmp	r3, #32
 8004870:	f040 80c5 	bne.w	80049fe <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2202      	movs	r2, #2
 8004878:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004880:	4619      	mov	r1, r3
 8004882:	6878      	ldr	r0, [r7, #4]
 8004884:	f000 f8ce 	bl	8004a24 <HAL_UARTEx_RxEventCallback>
      return;
 8004888:	e0b9      	b.n	80049fe <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004896:	b29b      	uxth	r3, r3
 8004898:	1ad3      	subs	r3, r2, r3
 800489a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80048a4:	b29b      	uxth	r3, r3
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	f000 80ab 	beq.w	8004a02 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 80048ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	f000 80a6 	beq.w	8004a02 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048be:	e853 3f00 	ldrex	r3, [r3]
 80048c2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80048c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048c6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80048ca:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	461a      	mov	r2, r3
 80048d4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80048d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80048da:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048dc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80048de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80048e0:	e841 2300 	strex	r3, r2, [r1]
 80048e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80048e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d1e4      	bne.n	80048b6 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	3308      	adds	r3, #8
 80048f2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048f6:	e853 3f00 	ldrex	r3, [r3]
 80048fa:	623b      	str	r3, [r7, #32]
   return(result);
 80048fc:	6a3b      	ldr	r3, [r7, #32]
 80048fe:	f023 0301 	bic.w	r3, r3, #1
 8004902:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	3308      	adds	r3, #8
 800490c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004910:	633a      	str	r2, [r7, #48]	@ 0x30
 8004912:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004914:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004916:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004918:	e841 2300 	strex	r3, r2, [r1]
 800491c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800491e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004920:	2b00      	cmp	r3, #0
 8004922:	d1e3      	bne.n	80048ec <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2220      	movs	r2, #32
 8004928:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2200      	movs	r2, #0
 8004930:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2200      	movs	r2, #0
 8004936:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800493e:	693b      	ldr	r3, [r7, #16]
 8004940:	e853 3f00 	ldrex	r3, [r3]
 8004944:	60fb      	str	r3, [r7, #12]
   return(result);
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	f023 0310 	bic.w	r3, r3, #16
 800494c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	461a      	mov	r2, r3
 8004956:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800495a:	61fb      	str	r3, [r7, #28]
 800495c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800495e:	69b9      	ldr	r1, [r7, #24]
 8004960:	69fa      	ldr	r2, [r7, #28]
 8004962:	e841 2300 	strex	r3, r2, [r1]
 8004966:	617b      	str	r3, [r7, #20]
   return(result);
 8004968:	697b      	ldr	r3, [r7, #20]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d1e4      	bne.n	8004938 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2202      	movs	r2, #2
 8004972:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004974:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004978:	4619      	mov	r1, r3
 800497a:	6878      	ldr	r0, [r7, #4]
 800497c:	f000 f852 	bl	8004a24 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004980:	e03f      	b.n	8004a02 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004982:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004986:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800498a:	2b00      	cmp	r3, #0
 800498c:	d00e      	beq.n	80049ac <HAL_UART_IRQHandler+0x5a8>
 800498e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004992:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004996:	2b00      	cmp	r3, #0
 8004998:	d008      	beq.n	80049ac <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80049a2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80049a4:	6878      	ldr	r0, [r7, #4]
 80049a6:	f001 f89b 	bl	8005ae0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80049aa:	e02d      	b.n	8004a08 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80049ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d00e      	beq.n	80049d6 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80049b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d008      	beq.n	80049d6 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d01c      	beq.n	8004a06 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80049d0:	6878      	ldr	r0, [r7, #4]
 80049d2:	4798      	blx	r3
    }
    return;
 80049d4:	e017      	b.n	8004a06 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80049d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d012      	beq.n	8004a08 <HAL_UART_IRQHandler+0x604>
 80049e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d00c      	beq.n	8004a08 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 80049ee:	6878      	ldr	r0, [r7, #4]
 80049f0:	f000 fe8f 	bl	8005712 <UART_EndTransmit_IT>
    return;
 80049f4:	e008      	b.n	8004a08 <HAL_UART_IRQHandler+0x604>
      return;
 80049f6:	bf00      	nop
 80049f8:	e006      	b.n	8004a08 <HAL_UART_IRQHandler+0x604>
    return;
 80049fa:	bf00      	nop
 80049fc:	e004      	b.n	8004a08 <HAL_UART_IRQHandler+0x604>
      return;
 80049fe:	bf00      	nop
 8004a00:	e002      	b.n	8004a08 <HAL_UART_IRQHandler+0x604>
      return;
 8004a02:	bf00      	nop
 8004a04:	e000      	b.n	8004a08 <HAL_UART_IRQHandler+0x604>
    return;
 8004a06:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8004a08:	37e8      	adds	r7, #232	@ 0xe8
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	bd80      	pop	{r7, pc}
 8004a0e:	bf00      	nop

08004a10 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004a10:	b480      	push	{r7}
 8004a12:	b083      	sub	sp, #12
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004a18:	bf00      	nop
 8004a1a:	370c      	adds	r7, #12
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a22:	4770      	bx	lr

08004a24 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b083      	sub	sp, #12
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
 8004a2c:	460b      	mov	r3, r1
 8004a2e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004a30:	bf00      	nop
 8004a32:	370c      	adds	r7, #12
 8004a34:	46bd      	mov	sp, r7
 8004a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3a:	4770      	bx	lr

08004a3c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a40:	b08a      	sub	sp, #40	@ 0x28
 8004a42:	af00      	add	r7, sp, #0
 8004a44:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004a46:	2300      	movs	r3, #0
 8004a48:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	689a      	ldr	r2, [r3, #8]
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	691b      	ldr	r3, [r3, #16]
 8004a54:	431a      	orrs	r2, r3
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	695b      	ldr	r3, [r3, #20]
 8004a5a:	431a      	orrs	r2, r3
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	69db      	ldr	r3, [r3, #28]
 8004a60:	4313      	orrs	r3, r2
 8004a62:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	681a      	ldr	r2, [r3, #0]
 8004a6a:	4ba4      	ldr	r3, [pc, #656]	@ (8004cfc <UART_SetConfig+0x2c0>)
 8004a6c:	4013      	ands	r3, r2
 8004a6e:	68fa      	ldr	r2, [r7, #12]
 8004a70:	6812      	ldr	r2, [r2, #0]
 8004a72:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004a74:	430b      	orrs	r3, r1
 8004a76:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	68da      	ldr	r2, [r3, #12]
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	430a      	orrs	r2, r1
 8004a8c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	699b      	ldr	r3, [r3, #24]
 8004a92:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4a99      	ldr	r2, [pc, #612]	@ (8004d00 <UART_SetConfig+0x2c4>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d004      	beq.n	8004aa8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	6a1b      	ldr	r3, [r3, #32]
 8004aa2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	689b      	ldr	r3, [r3, #8]
 8004aae:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ab8:	430a      	orrs	r2, r1
 8004aba:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a90      	ldr	r2, [pc, #576]	@ (8004d04 <UART_SetConfig+0x2c8>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d126      	bne.n	8004b14 <UART_SetConfig+0xd8>
 8004ac6:	4b90      	ldr	r3, [pc, #576]	@ (8004d08 <UART_SetConfig+0x2cc>)
 8004ac8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004acc:	f003 0303 	and.w	r3, r3, #3
 8004ad0:	2b03      	cmp	r3, #3
 8004ad2:	d81b      	bhi.n	8004b0c <UART_SetConfig+0xd0>
 8004ad4:	a201      	add	r2, pc, #4	@ (adr r2, 8004adc <UART_SetConfig+0xa0>)
 8004ad6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ada:	bf00      	nop
 8004adc:	08004aed 	.word	0x08004aed
 8004ae0:	08004afd 	.word	0x08004afd
 8004ae4:	08004af5 	.word	0x08004af5
 8004ae8:	08004b05 	.word	0x08004b05
 8004aec:	2301      	movs	r3, #1
 8004aee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004af2:	e116      	b.n	8004d22 <UART_SetConfig+0x2e6>
 8004af4:	2302      	movs	r3, #2
 8004af6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004afa:	e112      	b.n	8004d22 <UART_SetConfig+0x2e6>
 8004afc:	2304      	movs	r3, #4
 8004afe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b02:	e10e      	b.n	8004d22 <UART_SetConfig+0x2e6>
 8004b04:	2308      	movs	r3, #8
 8004b06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b0a:	e10a      	b.n	8004d22 <UART_SetConfig+0x2e6>
 8004b0c:	2310      	movs	r3, #16
 8004b0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b12:	e106      	b.n	8004d22 <UART_SetConfig+0x2e6>
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	4a7c      	ldr	r2, [pc, #496]	@ (8004d0c <UART_SetConfig+0x2d0>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d138      	bne.n	8004b90 <UART_SetConfig+0x154>
 8004b1e:	4b7a      	ldr	r3, [pc, #488]	@ (8004d08 <UART_SetConfig+0x2cc>)
 8004b20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b24:	f003 030c 	and.w	r3, r3, #12
 8004b28:	2b0c      	cmp	r3, #12
 8004b2a:	d82d      	bhi.n	8004b88 <UART_SetConfig+0x14c>
 8004b2c:	a201      	add	r2, pc, #4	@ (adr r2, 8004b34 <UART_SetConfig+0xf8>)
 8004b2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b32:	bf00      	nop
 8004b34:	08004b69 	.word	0x08004b69
 8004b38:	08004b89 	.word	0x08004b89
 8004b3c:	08004b89 	.word	0x08004b89
 8004b40:	08004b89 	.word	0x08004b89
 8004b44:	08004b79 	.word	0x08004b79
 8004b48:	08004b89 	.word	0x08004b89
 8004b4c:	08004b89 	.word	0x08004b89
 8004b50:	08004b89 	.word	0x08004b89
 8004b54:	08004b71 	.word	0x08004b71
 8004b58:	08004b89 	.word	0x08004b89
 8004b5c:	08004b89 	.word	0x08004b89
 8004b60:	08004b89 	.word	0x08004b89
 8004b64:	08004b81 	.word	0x08004b81
 8004b68:	2300      	movs	r3, #0
 8004b6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b6e:	e0d8      	b.n	8004d22 <UART_SetConfig+0x2e6>
 8004b70:	2302      	movs	r3, #2
 8004b72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b76:	e0d4      	b.n	8004d22 <UART_SetConfig+0x2e6>
 8004b78:	2304      	movs	r3, #4
 8004b7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b7e:	e0d0      	b.n	8004d22 <UART_SetConfig+0x2e6>
 8004b80:	2308      	movs	r3, #8
 8004b82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b86:	e0cc      	b.n	8004d22 <UART_SetConfig+0x2e6>
 8004b88:	2310      	movs	r3, #16
 8004b8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b8e:	e0c8      	b.n	8004d22 <UART_SetConfig+0x2e6>
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4a5e      	ldr	r2, [pc, #376]	@ (8004d10 <UART_SetConfig+0x2d4>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d125      	bne.n	8004be6 <UART_SetConfig+0x1aa>
 8004b9a:	4b5b      	ldr	r3, [pc, #364]	@ (8004d08 <UART_SetConfig+0x2cc>)
 8004b9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ba0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004ba4:	2b30      	cmp	r3, #48	@ 0x30
 8004ba6:	d016      	beq.n	8004bd6 <UART_SetConfig+0x19a>
 8004ba8:	2b30      	cmp	r3, #48	@ 0x30
 8004baa:	d818      	bhi.n	8004bde <UART_SetConfig+0x1a2>
 8004bac:	2b20      	cmp	r3, #32
 8004bae:	d00a      	beq.n	8004bc6 <UART_SetConfig+0x18a>
 8004bb0:	2b20      	cmp	r3, #32
 8004bb2:	d814      	bhi.n	8004bde <UART_SetConfig+0x1a2>
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d002      	beq.n	8004bbe <UART_SetConfig+0x182>
 8004bb8:	2b10      	cmp	r3, #16
 8004bba:	d008      	beq.n	8004bce <UART_SetConfig+0x192>
 8004bbc:	e00f      	b.n	8004bde <UART_SetConfig+0x1a2>
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004bc4:	e0ad      	b.n	8004d22 <UART_SetConfig+0x2e6>
 8004bc6:	2302      	movs	r3, #2
 8004bc8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004bcc:	e0a9      	b.n	8004d22 <UART_SetConfig+0x2e6>
 8004bce:	2304      	movs	r3, #4
 8004bd0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004bd4:	e0a5      	b.n	8004d22 <UART_SetConfig+0x2e6>
 8004bd6:	2308      	movs	r3, #8
 8004bd8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004bdc:	e0a1      	b.n	8004d22 <UART_SetConfig+0x2e6>
 8004bde:	2310      	movs	r3, #16
 8004be0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004be4:	e09d      	b.n	8004d22 <UART_SetConfig+0x2e6>
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4a4a      	ldr	r2, [pc, #296]	@ (8004d14 <UART_SetConfig+0x2d8>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d125      	bne.n	8004c3c <UART_SetConfig+0x200>
 8004bf0:	4b45      	ldr	r3, [pc, #276]	@ (8004d08 <UART_SetConfig+0x2cc>)
 8004bf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bf6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004bfa:	2bc0      	cmp	r3, #192	@ 0xc0
 8004bfc:	d016      	beq.n	8004c2c <UART_SetConfig+0x1f0>
 8004bfe:	2bc0      	cmp	r3, #192	@ 0xc0
 8004c00:	d818      	bhi.n	8004c34 <UART_SetConfig+0x1f8>
 8004c02:	2b80      	cmp	r3, #128	@ 0x80
 8004c04:	d00a      	beq.n	8004c1c <UART_SetConfig+0x1e0>
 8004c06:	2b80      	cmp	r3, #128	@ 0x80
 8004c08:	d814      	bhi.n	8004c34 <UART_SetConfig+0x1f8>
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d002      	beq.n	8004c14 <UART_SetConfig+0x1d8>
 8004c0e:	2b40      	cmp	r3, #64	@ 0x40
 8004c10:	d008      	beq.n	8004c24 <UART_SetConfig+0x1e8>
 8004c12:	e00f      	b.n	8004c34 <UART_SetConfig+0x1f8>
 8004c14:	2300      	movs	r3, #0
 8004c16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c1a:	e082      	b.n	8004d22 <UART_SetConfig+0x2e6>
 8004c1c:	2302      	movs	r3, #2
 8004c1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c22:	e07e      	b.n	8004d22 <UART_SetConfig+0x2e6>
 8004c24:	2304      	movs	r3, #4
 8004c26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c2a:	e07a      	b.n	8004d22 <UART_SetConfig+0x2e6>
 8004c2c:	2308      	movs	r3, #8
 8004c2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c32:	e076      	b.n	8004d22 <UART_SetConfig+0x2e6>
 8004c34:	2310      	movs	r3, #16
 8004c36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c3a:	e072      	b.n	8004d22 <UART_SetConfig+0x2e6>
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a35      	ldr	r2, [pc, #212]	@ (8004d18 <UART_SetConfig+0x2dc>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d12a      	bne.n	8004c9c <UART_SetConfig+0x260>
 8004c46:	4b30      	ldr	r3, [pc, #192]	@ (8004d08 <UART_SetConfig+0x2cc>)
 8004c48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c4c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c50:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c54:	d01a      	beq.n	8004c8c <UART_SetConfig+0x250>
 8004c56:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c5a:	d81b      	bhi.n	8004c94 <UART_SetConfig+0x258>
 8004c5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c60:	d00c      	beq.n	8004c7c <UART_SetConfig+0x240>
 8004c62:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c66:	d815      	bhi.n	8004c94 <UART_SetConfig+0x258>
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d003      	beq.n	8004c74 <UART_SetConfig+0x238>
 8004c6c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c70:	d008      	beq.n	8004c84 <UART_SetConfig+0x248>
 8004c72:	e00f      	b.n	8004c94 <UART_SetConfig+0x258>
 8004c74:	2300      	movs	r3, #0
 8004c76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c7a:	e052      	b.n	8004d22 <UART_SetConfig+0x2e6>
 8004c7c:	2302      	movs	r3, #2
 8004c7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c82:	e04e      	b.n	8004d22 <UART_SetConfig+0x2e6>
 8004c84:	2304      	movs	r3, #4
 8004c86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c8a:	e04a      	b.n	8004d22 <UART_SetConfig+0x2e6>
 8004c8c:	2308      	movs	r3, #8
 8004c8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c92:	e046      	b.n	8004d22 <UART_SetConfig+0x2e6>
 8004c94:	2310      	movs	r3, #16
 8004c96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c9a:	e042      	b.n	8004d22 <UART_SetConfig+0x2e6>
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a17      	ldr	r2, [pc, #92]	@ (8004d00 <UART_SetConfig+0x2c4>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d13a      	bne.n	8004d1c <UART_SetConfig+0x2e0>
 8004ca6:	4b18      	ldr	r3, [pc, #96]	@ (8004d08 <UART_SetConfig+0x2cc>)
 8004ca8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cac:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004cb0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004cb4:	d01a      	beq.n	8004cec <UART_SetConfig+0x2b0>
 8004cb6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004cba:	d81b      	bhi.n	8004cf4 <UART_SetConfig+0x2b8>
 8004cbc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004cc0:	d00c      	beq.n	8004cdc <UART_SetConfig+0x2a0>
 8004cc2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004cc6:	d815      	bhi.n	8004cf4 <UART_SetConfig+0x2b8>
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d003      	beq.n	8004cd4 <UART_SetConfig+0x298>
 8004ccc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cd0:	d008      	beq.n	8004ce4 <UART_SetConfig+0x2a8>
 8004cd2:	e00f      	b.n	8004cf4 <UART_SetConfig+0x2b8>
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004cda:	e022      	b.n	8004d22 <UART_SetConfig+0x2e6>
 8004cdc:	2302      	movs	r3, #2
 8004cde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ce2:	e01e      	b.n	8004d22 <UART_SetConfig+0x2e6>
 8004ce4:	2304      	movs	r3, #4
 8004ce6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004cea:	e01a      	b.n	8004d22 <UART_SetConfig+0x2e6>
 8004cec:	2308      	movs	r3, #8
 8004cee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004cf2:	e016      	b.n	8004d22 <UART_SetConfig+0x2e6>
 8004cf4:	2310      	movs	r3, #16
 8004cf6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004cfa:	e012      	b.n	8004d22 <UART_SetConfig+0x2e6>
 8004cfc:	efff69f3 	.word	0xefff69f3
 8004d00:	40008000 	.word	0x40008000
 8004d04:	40013800 	.word	0x40013800
 8004d08:	40021000 	.word	0x40021000
 8004d0c:	40004400 	.word	0x40004400
 8004d10:	40004800 	.word	0x40004800
 8004d14:	40004c00 	.word	0x40004c00
 8004d18:	40005000 	.word	0x40005000
 8004d1c:	2310      	movs	r3, #16
 8004d1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a9f      	ldr	r2, [pc, #636]	@ (8004fa4 <UART_SetConfig+0x568>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d17a      	bne.n	8004e22 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004d2c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004d30:	2b08      	cmp	r3, #8
 8004d32:	d824      	bhi.n	8004d7e <UART_SetConfig+0x342>
 8004d34:	a201      	add	r2, pc, #4	@ (adr r2, 8004d3c <UART_SetConfig+0x300>)
 8004d36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d3a:	bf00      	nop
 8004d3c:	08004d61 	.word	0x08004d61
 8004d40:	08004d7f 	.word	0x08004d7f
 8004d44:	08004d69 	.word	0x08004d69
 8004d48:	08004d7f 	.word	0x08004d7f
 8004d4c:	08004d6f 	.word	0x08004d6f
 8004d50:	08004d7f 	.word	0x08004d7f
 8004d54:	08004d7f 	.word	0x08004d7f
 8004d58:	08004d7f 	.word	0x08004d7f
 8004d5c:	08004d77 	.word	0x08004d77
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d60:	f7fe f992 	bl	8003088 <HAL_RCC_GetPCLK1Freq>
 8004d64:	61f8      	str	r0, [r7, #28]
        break;
 8004d66:	e010      	b.n	8004d8a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d68:	4b8f      	ldr	r3, [pc, #572]	@ (8004fa8 <UART_SetConfig+0x56c>)
 8004d6a:	61fb      	str	r3, [r7, #28]
        break;
 8004d6c:	e00d      	b.n	8004d8a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d6e:	f7fe f8f3 	bl	8002f58 <HAL_RCC_GetSysClockFreq>
 8004d72:	61f8      	str	r0, [r7, #28]
        break;
 8004d74:	e009      	b.n	8004d8a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d7a:	61fb      	str	r3, [r7, #28]
        break;
 8004d7c:	e005      	b.n	8004d8a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004d7e:	2300      	movs	r3, #0
 8004d80:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004d88:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004d8a:	69fb      	ldr	r3, [r7, #28]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	f000 80fb 	beq.w	8004f88 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	685a      	ldr	r2, [r3, #4]
 8004d96:	4613      	mov	r3, r2
 8004d98:	005b      	lsls	r3, r3, #1
 8004d9a:	4413      	add	r3, r2
 8004d9c:	69fa      	ldr	r2, [r7, #28]
 8004d9e:	429a      	cmp	r2, r3
 8004da0:	d305      	bcc.n	8004dae <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	685b      	ldr	r3, [r3, #4]
 8004da6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004da8:	69fa      	ldr	r2, [r7, #28]
 8004daa:	429a      	cmp	r2, r3
 8004dac:	d903      	bls.n	8004db6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
 8004db0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004db4:	e0e8      	b.n	8004f88 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004db6:	69fb      	ldr	r3, [r7, #28]
 8004db8:	2200      	movs	r2, #0
 8004dba:	461c      	mov	r4, r3
 8004dbc:	4615      	mov	r5, r2
 8004dbe:	f04f 0200 	mov.w	r2, #0
 8004dc2:	f04f 0300 	mov.w	r3, #0
 8004dc6:	022b      	lsls	r3, r5, #8
 8004dc8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004dcc:	0222      	lsls	r2, r4, #8
 8004dce:	68f9      	ldr	r1, [r7, #12]
 8004dd0:	6849      	ldr	r1, [r1, #4]
 8004dd2:	0849      	lsrs	r1, r1, #1
 8004dd4:	2000      	movs	r0, #0
 8004dd6:	4688      	mov	r8, r1
 8004dd8:	4681      	mov	r9, r0
 8004dda:	eb12 0a08 	adds.w	sl, r2, r8
 8004dde:	eb43 0b09 	adc.w	fp, r3, r9
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	2200      	movs	r2, #0
 8004de8:	603b      	str	r3, [r7, #0]
 8004dea:	607a      	str	r2, [r7, #4]
 8004dec:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004df0:	4650      	mov	r0, sl
 8004df2:	4659      	mov	r1, fp
 8004df4:	f7fb fa44 	bl	8000280 <__aeabi_uldivmod>
 8004df8:	4602      	mov	r2, r0
 8004dfa:	460b      	mov	r3, r1
 8004dfc:	4613      	mov	r3, r2
 8004dfe:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004e00:	69bb      	ldr	r3, [r7, #24]
 8004e02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004e06:	d308      	bcc.n	8004e1a <UART_SetConfig+0x3de>
 8004e08:	69bb      	ldr	r3, [r7, #24]
 8004e0a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e0e:	d204      	bcs.n	8004e1a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	69ba      	ldr	r2, [r7, #24]
 8004e16:	60da      	str	r2, [r3, #12]
 8004e18:	e0b6      	b.n	8004f88 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004e20:	e0b2      	b.n	8004f88 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	69db      	ldr	r3, [r3, #28]
 8004e26:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e2a:	d15e      	bne.n	8004eea <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004e2c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004e30:	2b08      	cmp	r3, #8
 8004e32:	d828      	bhi.n	8004e86 <UART_SetConfig+0x44a>
 8004e34:	a201      	add	r2, pc, #4	@ (adr r2, 8004e3c <UART_SetConfig+0x400>)
 8004e36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e3a:	bf00      	nop
 8004e3c:	08004e61 	.word	0x08004e61
 8004e40:	08004e69 	.word	0x08004e69
 8004e44:	08004e71 	.word	0x08004e71
 8004e48:	08004e87 	.word	0x08004e87
 8004e4c:	08004e77 	.word	0x08004e77
 8004e50:	08004e87 	.word	0x08004e87
 8004e54:	08004e87 	.word	0x08004e87
 8004e58:	08004e87 	.word	0x08004e87
 8004e5c:	08004e7f 	.word	0x08004e7f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e60:	f7fe f912 	bl	8003088 <HAL_RCC_GetPCLK1Freq>
 8004e64:	61f8      	str	r0, [r7, #28]
        break;
 8004e66:	e014      	b.n	8004e92 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004e68:	f7fe f924 	bl	80030b4 <HAL_RCC_GetPCLK2Freq>
 8004e6c:	61f8      	str	r0, [r7, #28]
        break;
 8004e6e:	e010      	b.n	8004e92 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e70:	4b4d      	ldr	r3, [pc, #308]	@ (8004fa8 <UART_SetConfig+0x56c>)
 8004e72:	61fb      	str	r3, [r7, #28]
        break;
 8004e74:	e00d      	b.n	8004e92 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e76:	f7fe f86f 	bl	8002f58 <HAL_RCC_GetSysClockFreq>
 8004e7a:	61f8      	str	r0, [r7, #28]
        break;
 8004e7c:	e009      	b.n	8004e92 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e7e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e82:	61fb      	str	r3, [r7, #28]
        break;
 8004e84:	e005      	b.n	8004e92 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004e86:	2300      	movs	r3, #0
 8004e88:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004e90:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004e92:	69fb      	ldr	r3, [r7, #28]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d077      	beq.n	8004f88 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004e98:	69fb      	ldr	r3, [r7, #28]
 8004e9a:	005a      	lsls	r2, r3, #1
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	085b      	lsrs	r3, r3, #1
 8004ea2:	441a      	add	r2, r3
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004eac:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004eae:	69bb      	ldr	r3, [r7, #24]
 8004eb0:	2b0f      	cmp	r3, #15
 8004eb2:	d916      	bls.n	8004ee2 <UART_SetConfig+0x4a6>
 8004eb4:	69bb      	ldr	r3, [r7, #24]
 8004eb6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004eba:	d212      	bcs.n	8004ee2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004ebc:	69bb      	ldr	r3, [r7, #24]
 8004ebe:	b29b      	uxth	r3, r3
 8004ec0:	f023 030f 	bic.w	r3, r3, #15
 8004ec4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004ec6:	69bb      	ldr	r3, [r7, #24]
 8004ec8:	085b      	lsrs	r3, r3, #1
 8004eca:	b29b      	uxth	r3, r3
 8004ecc:	f003 0307 	and.w	r3, r3, #7
 8004ed0:	b29a      	uxth	r2, r3
 8004ed2:	8afb      	ldrh	r3, [r7, #22]
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	8afa      	ldrh	r2, [r7, #22]
 8004ede:	60da      	str	r2, [r3, #12]
 8004ee0:	e052      	b.n	8004f88 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004ee8:	e04e      	b.n	8004f88 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004eea:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004eee:	2b08      	cmp	r3, #8
 8004ef0:	d827      	bhi.n	8004f42 <UART_SetConfig+0x506>
 8004ef2:	a201      	add	r2, pc, #4	@ (adr r2, 8004ef8 <UART_SetConfig+0x4bc>)
 8004ef4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ef8:	08004f1d 	.word	0x08004f1d
 8004efc:	08004f25 	.word	0x08004f25
 8004f00:	08004f2d 	.word	0x08004f2d
 8004f04:	08004f43 	.word	0x08004f43
 8004f08:	08004f33 	.word	0x08004f33
 8004f0c:	08004f43 	.word	0x08004f43
 8004f10:	08004f43 	.word	0x08004f43
 8004f14:	08004f43 	.word	0x08004f43
 8004f18:	08004f3b 	.word	0x08004f3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f1c:	f7fe f8b4 	bl	8003088 <HAL_RCC_GetPCLK1Freq>
 8004f20:	61f8      	str	r0, [r7, #28]
        break;
 8004f22:	e014      	b.n	8004f4e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004f24:	f7fe f8c6 	bl	80030b4 <HAL_RCC_GetPCLK2Freq>
 8004f28:	61f8      	str	r0, [r7, #28]
        break;
 8004f2a:	e010      	b.n	8004f4e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f2c:	4b1e      	ldr	r3, [pc, #120]	@ (8004fa8 <UART_SetConfig+0x56c>)
 8004f2e:	61fb      	str	r3, [r7, #28]
        break;
 8004f30:	e00d      	b.n	8004f4e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f32:	f7fe f811 	bl	8002f58 <HAL_RCC_GetSysClockFreq>
 8004f36:	61f8      	str	r0, [r7, #28]
        break;
 8004f38:	e009      	b.n	8004f4e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f3e:	61fb      	str	r3, [r7, #28]
        break;
 8004f40:	e005      	b.n	8004f4e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004f42:	2300      	movs	r3, #0
 8004f44:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004f46:	2301      	movs	r3, #1
 8004f48:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004f4c:	bf00      	nop
    }

    if (pclk != 0U)
 8004f4e:	69fb      	ldr	r3, [r7, #28]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d019      	beq.n	8004f88 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	685b      	ldr	r3, [r3, #4]
 8004f58:	085a      	lsrs	r2, r3, #1
 8004f5a:	69fb      	ldr	r3, [r7, #28]
 8004f5c:	441a      	add	r2, r3
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f66:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004f68:	69bb      	ldr	r3, [r7, #24]
 8004f6a:	2b0f      	cmp	r3, #15
 8004f6c:	d909      	bls.n	8004f82 <UART_SetConfig+0x546>
 8004f6e:	69bb      	ldr	r3, [r7, #24]
 8004f70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f74:	d205      	bcs.n	8004f82 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004f76:	69bb      	ldr	r3, [r7, #24]
 8004f78:	b29a      	uxth	r2, r3
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	60da      	str	r2, [r3, #12]
 8004f80:	e002      	b.n	8004f88 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004f82:	2301      	movs	r3, #1
 8004f84:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	2200      	movs	r2, #0
 8004f92:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004f94:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004f98:	4618      	mov	r0, r3
 8004f9a:	3728      	adds	r7, #40	@ 0x28
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004fa2:	bf00      	nop
 8004fa4:	40008000 	.word	0x40008000
 8004fa8:	00f42400 	.word	0x00f42400

08004fac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b083      	sub	sp, #12
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fb8:	f003 0308 	and.w	r3, r3, #8
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d00a      	beq.n	8004fd6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	430a      	orrs	r2, r1
 8004fd4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fda:	f003 0301 	and.w	r3, r3, #1
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d00a      	beq.n	8004ff8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	430a      	orrs	r2, r1
 8004ff6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ffc:	f003 0302 	and.w	r3, r3, #2
 8005000:	2b00      	cmp	r3, #0
 8005002:	d00a      	beq.n	800501a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	685b      	ldr	r3, [r3, #4]
 800500a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	430a      	orrs	r2, r1
 8005018:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800501e:	f003 0304 	and.w	r3, r3, #4
 8005022:	2b00      	cmp	r3, #0
 8005024:	d00a      	beq.n	800503c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	430a      	orrs	r2, r1
 800503a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005040:	f003 0310 	and.w	r3, r3, #16
 8005044:	2b00      	cmp	r3, #0
 8005046:	d00a      	beq.n	800505e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	689b      	ldr	r3, [r3, #8]
 800504e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	430a      	orrs	r2, r1
 800505c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005062:	f003 0320 	and.w	r3, r3, #32
 8005066:	2b00      	cmp	r3, #0
 8005068:	d00a      	beq.n	8005080 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	430a      	orrs	r2, r1
 800507e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005084:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005088:	2b00      	cmp	r3, #0
 800508a:	d01a      	beq.n	80050c2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	430a      	orrs	r2, r1
 80050a0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80050aa:	d10a      	bne.n	80050c2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	430a      	orrs	r2, r1
 80050c0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d00a      	beq.n	80050e4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	430a      	orrs	r2, r1
 80050e2:	605a      	str	r2, [r3, #4]
  }
}
 80050e4:	bf00      	nop
 80050e6:	370c      	adds	r7, #12
 80050e8:	46bd      	mov	sp, r7
 80050ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ee:	4770      	bx	lr

080050f0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b098      	sub	sp, #96	@ 0x60
 80050f4:	af02      	add	r7, sp, #8
 80050f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2200      	movs	r2, #0
 80050fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005100:	f7fc fe8c 	bl	8001e1c <HAL_GetTick>
 8005104:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f003 0308 	and.w	r3, r3, #8
 8005110:	2b08      	cmp	r3, #8
 8005112:	d12e      	bne.n	8005172 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005114:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005118:	9300      	str	r3, [sp, #0]
 800511a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800511c:	2200      	movs	r2, #0
 800511e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005122:	6878      	ldr	r0, [r7, #4]
 8005124:	f000 f88c 	bl	8005240 <UART_WaitOnFlagUntilTimeout>
 8005128:	4603      	mov	r3, r0
 800512a:	2b00      	cmp	r3, #0
 800512c:	d021      	beq.n	8005172 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005134:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005136:	e853 3f00 	ldrex	r3, [r3]
 800513a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800513c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800513e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005142:	653b      	str	r3, [r7, #80]	@ 0x50
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	461a      	mov	r2, r3
 800514a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800514c:	647b      	str	r3, [r7, #68]	@ 0x44
 800514e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005150:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005152:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005154:	e841 2300 	strex	r3, r2, [r1]
 8005158:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800515a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800515c:	2b00      	cmp	r3, #0
 800515e:	d1e6      	bne.n	800512e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2220      	movs	r2, #32
 8005164:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2200      	movs	r2, #0
 800516a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800516e:	2303      	movs	r3, #3
 8005170:	e062      	b.n	8005238 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f003 0304 	and.w	r3, r3, #4
 800517c:	2b04      	cmp	r3, #4
 800517e:	d149      	bne.n	8005214 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005180:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005184:	9300      	str	r3, [sp, #0]
 8005186:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005188:	2200      	movs	r2, #0
 800518a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800518e:	6878      	ldr	r0, [r7, #4]
 8005190:	f000 f856 	bl	8005240 <UART_WaitOnFlagUntilTimeout>
 8005194:	4603      	mov	r3, r0
 8005196:	2b00      	cmp	r3, #0
 8005198:	d03c      	beq.n	8005214 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051a2:	e853 3f00 	ldrex	r3, [r3]
 80051a6:	623b      	str	r3, [r7, #32]
   return(result);
 80051a8:	6a3b      	ldr	r3, [r7, #32]
 80051aa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80051ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	461a      	mov	r2, r3
 80051b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80051b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80051ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051bc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80051be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80051c0:	e841 2300 	strex	r3, r2, [r1]
 80051c4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80051c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d1e6      	bne.n	800519a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	3308      	adds	r3, #8
 80051d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051d4:	693b      	ldr	r3, [r7, #16]
 80051d6:	e853 3f00 	ldrex	r3, [r3]
 80051da:	60fb      	str	r3, [r7, #12]
   return(result);
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	f023 0301 	bic.w	r3, r3, #1
 80051e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	3308      	adds	r3, #8
 80051ea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80051ec:	61fa      	str	r2, [r7, #28]
 80051ee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051f0:	69b9      	ldr	r1, [r7, #24]
 80051f2:	69fa      	ldr	r2, [r7, #28]
 80051f4:	e841 2300 	strex	r3, r2, [r1]
 80051f8:	617b      	str	r3, [r7, #20]
   return(result);
 80051fa:	697b      	ldr	r3, [r7, #20]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d1e5      	bne.n	80051cc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2220      	movs	r2, #32
 8005204:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2200      	movs	r2, #0
 800520c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005210:	2303      	movs	r3, #3
 8005212:	e011      	b.n	8005238 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2220      	movs	r2, #32
 8005218:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2220      	movs	r2, #32
 800521e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2200      	movs	r2, #0
 8005226:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2200      	movs	r2, #0
 800522c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2200      	movs	r2, #0
 8005232:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005236:	2300      	movs	r3, #0
}
 8005238:	4618      	mov	r0, r3
 800523a:	3758      	adds	r7, #88	@ 0x58
 800523c:	46bd      	mov	sp, r7
 800523e:	bd80      	pop	{r7, pc}

08005240 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b084      	sub	sp, #16
 8005244:	af00      	add	r7, sp, #0
 8005246:	60f8      	str	r0, [r7, #12]
 8005248:	60b9      	str	r1, [r7, #8]
 800524a:	603b      	str	r3, [r7, #0]
 800524c:	4613      	mov	r3, r2
 800524e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005250:	e04f      	b.n	80052f2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005252:	69bb      	ldr	r3, [r7, #24]
 8005254:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005258:	d04b      	beq.n	80052f2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800525a:	f7fc fddf 	bl	8001e1c <HAL_GetTick>
 800525e:	4602      	mov	r2, r0
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	1ad3      	subs	r3, r2, r3
 8005264:	69ba      	ldr	r2, [r7, #24]
 8005266:	429a      	cmp	r2, r3
 8005268:	d302      	bcc.n	8005270 <UART_WaitOnFlagUntilTimeout+0x30>
 800526a:	69bb      	ldr	r3, [r7, #24]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d101      	bne.n	8005274 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005270:	2303      	movs	r3, #3
 8005272:	e04e      	b.n	8005312 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f003 0304 	and.w	r3, r3, #4
 800527e:	2b00      	cmp	r3, #0
 8005280:	d037      	beq.n	80052f2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	2b80      	cmp	r3, #128	@ 0x80
 8005286:	d034      	beq.n	80052f2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	2b40      	cmp	r3, #64	@ 0x40
 800528c:	d031      	beq.n	80052f2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	69db      	ldr	r3, [r3, #28]
 8005294:	f003 0308 	and.w	r3, r3, #8
 8005298:	2b08      	cmp	r3, #8
 800529a:	d110      	bne.n	80052be <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	2208      	movs	r2, #8
 80052a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80052a4:	68f8      	ldr	r0, [r7, #12]
 80052a6:	f000 f8ff 	bl	80054a8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	2208      	movs	r2, #8
 80052ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	2200      	movs	r2, #0
 80052b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80052ba:	2301      	movs	r3, #1
 80052bc:	e029      	b.n	8005312 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	69db      	ldr	r3, [r3, #28]
 80052c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80052c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80052cc:	d111      	bne.n	80052f2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80052d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80052d8:	68f8      	ldr	r0, [r7, #12]
 80052da:	f000 f8e5 	bl	80054a8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	2220      	movs	r2, #32
 80052e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	2200      	movs	r2, #0
 80052ea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80052ee:	2303      	movs	r3, #3
 80052f0:	e00f      	b.n	8005312 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	69da      	ldr	r2, [r3, #28]
 80052f8:	68bb      	ldr	r3, [r7, #8]
 80052fa:	4013      	ands	r3, r2
 80052fc:	68ba      	ldr	r2, [r7, #8]
 80052fe:	429a      	cmp	r2, r3
 8005300:	bf0c      	ite	eq
 8005302:	2301      	moveq	r3, #1
 8005304:	2300      	movne	r3, #0
 8005306:	b2db      	uxtb	r3, r3
 8005308:	461a      	mov	r2, r3
 800530a:	79fb      	ldrb	r3, [r7, #7]
 800530c:	429a      	cmp	r2, r3
 800530e:	d0a0      	beq.n	8005252 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005310:	2300      	movs	r3, #0
}
 8005312:	4618      	mov	r0, r3
 8005314:	3710      	adds	r7, #16
 8005316:	46bd      	mov	sp, r7
 8005318:	bd80      	pop	{r7, pc}
	...

0800531c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800531c:	b480      	push	{r7}
 800531e:	b097      	sub	sp, #92	@ 0x5c
 8005320:	af00      	add	r7, sp, #0
 8005322:	60f8      	str	r0, [r7, #12]
 8005324:	60b9      	str	r1, [r7, #8]
 8005326:	4613      	mov	r3, r2
 8005328:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	68ba      	ldr	r2, [r7, #8]
 800532e:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	88fa      	ldrh	r2, [r7, #6]
 8005334:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	88fa      	ldrh	r2, [r7, #6]
 800533c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	2200      	movs	r2, #0
 8005344:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	689b      	ldr	r3, [r3, #8]
 800534a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800534e:	d10e      	bne.n	800536e <UART_Start_Receive_IT+0x52>
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	691b      	ldr	r3, [r3, #16]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d105      	bne.n	8005364 <UART_Start_Receive_IT+0x48>
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800535e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005362:	e02d      	b.n	80053c0 <UART_Start_Receive_IT+0xa4>
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	22ff      	movs	r2, #255	@ 0xff
 8005368:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800536c:	e028      	b.n	80053c0 <UART_Start_Receive_IT+0xa4>
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	689b      	ldr	r3, [r3, #8]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d10d      	bne.n	8005392 <UART_Start_Receive_IT+0x76>
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	691b      	ldr	r3, [r3, #16]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d104      	bne.n	8005388 <UART_Start_Receive_IT+0x6c>
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	22ff      	movs	r2, #255	@ 0xff
 8005382:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005386:	e01b      	b.n	80053c0 <UART_Start_Receive_IT+0xa4>
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	227f      	movs	r2, #127	@ 0x7f
 800538c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005390:	e016      	b.n	80053c0 <UART_Start_Receive_IT+0xa4>
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	689b      	ldr	r3, [r3, #8]
 8005396:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800539a:	d10d      	bne.n	80053b8 <UART_Start_Receive_IT+0x9c>
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	691b      	ldr	r3, [r3, #16]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d104      	bne.n	80053ae <UART_Start_Receive_IT+0x92>
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	227f      	movs	r2, #127	@ 0x7f
 80053a8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80053ac:	e008      	b.n	80053c0 <UART_Start_Receive_IT+0xa4>
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	223f      	movs	r2, #63	@ 0x3f
 80053b2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80053b6:	e003      	b.n	80053c0 <UART_Start_Receive_IT+0xa4>
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2200      	movs	r2, #0
 80053bc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	2200      	movs	r2, #0
 80053c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2222      	movs	r2, #34	@ 0x22
 80053cc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	3308      	adds	r3, #8
 80053d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053da:	e853 3f00 	ldrex	r3, [r3]
 80053de:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80053e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053e2:	f043 0301 	orr.w	r3, r3, #1
 80053e6:	657b      	str	r3, [r7, #84]	@ 0x54
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	3308      	adds	r3, #8
 80053ee:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80053f0:	64ba      	str	r2, [r7, #72]	@ 0x48
 80053f2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053f4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80053f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80053f8:	e841 2300 	strex	r3, r2, [r1]
 80053fc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80053fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005400:	2b00      	cmp	r3, #0
 8005402:	d1e5      	bne.n	80053d0 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	689b      	ldr	r3, [r3, #8]
 8005408:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800540c:	d107      	bne.n	800541e <UART_Start_Receive_IT+0x102>
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	691b      	ldr	r3, [r3, #16]
 8005412:	2b00      	cmp	r3, #0
 8005414:	d103      	bne.n	800541e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	4a21      	ldr	r2, [pc, #132]	@ (80054a0 <UART_Start_Receive_IT+0x184>)
 800541a:	669a      	str	r2, [r3, #104]	@ 0x68
 800541c:	e002      	b.n	8005424 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	4a20      	ldr	r2, [pc, #128]	@ (80054a4 <UART_Start_Receive_IT+0x188>)
 8005422:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	691b      	ldr	r3, [r3, #16]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d019      	beq.n	8005460 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005432:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005434:	e853 3f00 	ldrex	r3, [r3]
 8005438:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800543a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800543c:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8005440:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	461a      	mov	r2, r3
 8005448:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800544a:	637b      	str	r3, [r7, #52]	@ 0x34
 800544c:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800544e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005450:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005452:	e841 2300 	strex	r3, r2, [r1]
 8005456:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800545a:	2b00      	cmp	r3, #0
 800545c:	d1e6      	bne.n	800542c <UART_Start_Receive_IT+0x110>
 800545e:	e018      	b.n	8005492 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005466:	697b      	ldr	r3, [r7, #20]
 8005468:	e853 3f00 	ldrex	r3, [r3]
 800546c:	613b      	str	r3, [r7, #16]
   return(result);
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	f043 0320 	orr.w	r3, r3, #32
 8005474:	653b      	str	r3, [r7, #80]	@ 0x50
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	461a      	mov	r2, r3
 800547c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800547e:	623b      	str	r3, [r7, #32]
 8005480:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005482:	69f9      	ldr	r1, [r7, #28]
 8005484:	6a3a      	ldr	r2, [r7, #32]
 8005486:	e841 2300 	strex	r3, r2, [r1]
 800548a:	61bb      	str	r3, [r7, #24]
   return(result);
 800548c:	69bb      	ldr	r3, [r7, #24]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d1e6      	bne.n	8005460 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8005492:	2300      	movs	r3, #0
}
 8005494:	4618      	mov	r0, r3
 8005496:	375c      	adds	r7, #92	@ 0x5c
 8005498:	46bd      	mov	sp, r7
 800549a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549e:	4770      	bx	lr
 80054a0:	08005925 	.word	0x08005925
 80054a4:	08005769 	.word	0x08005769

080054a8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80054a8:	b480      	push	{r7}
 80054aa:	b095      	sub	sp, #84	@ 0x54
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054b8:	e853 3f00 	ldrex	r3, [r3]
 80054bc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80054be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80054c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	461a      	mov	r2, r3
 80054cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80054ce:	643b      	str	r3, [r7, #64]	@ 0x40
 80054d0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054d2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80054d4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80054d6:	e841 2300 	strex	r3, r2, [r1]
 80054da:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80054dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d1e6      	bne.n	80054b0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	3308      	adds	r3, #8
 80054e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ea:	6a3b      	ldr	r3, [r7, #32]
 80054ec:	e853 3f00 	ldrex	r3, [r3]
 80054f0:	61fb      	str	r3, [r7, #28]
   return(result);
 80054f2:	69fb      	ldr	r3, [r7, #28]
 80054f4:	f023 0301 	bic.w	r3, r3, #1
 80054f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	3308      	adds	r3, #8
 8005500:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005502:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005504:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005506:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005508:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800550a:	e841 2300 	strex	r3, r2, [r1]
 800550e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005512:	2b00      	cmp	r3, #0
 8005514:	d1e5      	bne.n	80054e2 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800551a:	2b01      	cmp	r3, #1
 800551c:	d118      	bne.n	8005550 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	e853 3f00 	ldrex	r3, [r3]
 800552a:	60bb      	str	r3, [r7, #8]
   return(result);
 800552c:	68bb      	ldr	r3, [r7, #8]
 800552e:	f023 0310 	bic.w	r3, r3, #16
 8005532:	647b      	str	r3, [r7, #68]	@ 0x44
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	461a      	mov	r2, r3
 800553a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800553c:	61bb      	str	r3, [r7, #24]
 800553e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005540:	6979      	ldr	r1, [r7, #20]
 8005542:	69ba      	ldr	r2, [r7, #24]
 8005544:	e841 2300 	strex	r3, r2, [r1]
 8005548:	613b      	str	r3, [r7, #16]
   return(result);
 800554a:	693b      	ldr	r3, [r7, #16]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d1e6      	bne.n	800551e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2220      	movs	r2, #32
 8005554:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2200      	movs	r2, #0
 800555c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2200      	movs	r2, #0
 8005562:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005564:	bf00      	nop
 8005566:	3754      	adds	r7, #84	@ 0x54
 8005568:	46bd      	mov	sp, r7
 800556a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556e:	4770      	bx	lr

08005570 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b084      	sub	sp, #16
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800557c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	2200      	movs	r2, #0
 8005582:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2200      	movs	r2, #0
 800558a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800558e:	68f8      	ldr	r0, [r7, #12]
 8005590:	f7ff fa3e 	bl	8004a10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005594:	bf00      	nop
 8005596:	3710      	adds	r7, #16
 8005598:	46bd      	mov	sp, r7
 800559a:	bd80      	pop	{r7, pc}

0800559c <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800559c:	b480      	push	{r7}
 800559e:	b08f      	sub	sp, #60	@ 0x3c
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80055a8:	2b21      	cmp	r3, #33	@ 0x21
 80055aa:	d14c      	bne.n	8005646 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80055b2:	b29b      	uxth	r3, r3
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d132      	bne.n	800561e <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055be:	6a3b      	ldr	r3, [r7, #32]
 80055c0:	e853 3f00 	ldrex	r3, [r3]
 80055c4:	61fb      	str	r3, [r7, #28]
   return(result);
 80055c6:	69fb      	ldr	r3, [r7, #28]
 80055c8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80055cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	461a      	mov	r2, r3
 80055d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80055d8:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055da:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80055dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80055de:	e841 2300 	strex	r3, r2, [r1]
 80055e2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80055e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d1e6      	bne.n	80055b8 <UART_TxISR_8BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	e853 3f00 	ldrex	r3, [r3]
 80055f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80055f8:	68bb      	ldr	r3, [r7, #8]
 80055fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80055fe:	633b      	str	r3, [r7, #48]	@ 0x30
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	461a      	mov	r2, r3
 8005606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005608:	61bb      	str	r3, [r7, #24]
 800560a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800560c:	6979      	ldr	r1, [r7, #20]
 800560e:	69ba      	ldr	r2, [r7, #24]
 8005610:	e841 2300 	strex	r3, r2, [r1]
 8005614:	613b      	str	r3, [r7, #16]
   return(result);
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d1e6      	bne.n	80055ea <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800561c:	e013      	b.n	8005646 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005622:	781a      	ldrb	r2, [r3, #0]
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800562e:	1c5a      	adds	r2, r3, #1
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800563a:	b29b      	uxth	r3, r3
 800563c:	3b01      	subs	r3, #1
 800563e:	b29a      	uxth	r2, r3
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 8005646:	bf00      	nop
 8005648:	373c      	adds	r7, #60	@ 0x3c
 800564a:	46bd      	mov	sp, r7
 800564c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005650:	4770      	bx	lr

08005652 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005652:	b480      	push	{r7}
 8005654:	b091      	sub	sp, #68	@ 0x44
 8005656:	af00      	add	r7, sp, #0
 8005658:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800565e:	2b21      	cmp	r3, #33	@ 0x21
 8005660:	d151      	bne.n	8005706 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005668:	b29b      	uxth	r3, r3
 800566a:	2b00      	cmp	r3, #0
 800566c:	d132      	bne.n	80056d4 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005676:	e853 3f00 	ldrex	r3, [r3]
 800567a:	623b      	str	r3, [r7, #32]
   return(result);
 800567c:	6a3b      	ldr	r3, [r7, #32]
 800567e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005682:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	461a      	mov	r2, r3
 800568a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800568c:	633b      	str	r3, [r7, #48]	@ 0x30
 800568e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005690:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005692:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005694:	e841 2300 	strex	r3, r2, [r1]
 8005698:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800569a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800569c:	2b00      	cmp	r3, #0
 800569e:	d1e6      	bne.n	800566e <UART_TxISR_16BIT+0x1c>
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056a6:	693b      	ldr	r3, [r7, #16]
 80056a8:	e853 3f00 	ldrex	r3, [r3]
 80056ac:	60fb      	str	r3, [r7, #12]
   return(result);
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80056b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	461a      	mov	r2, r3
 80056bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056be:	61fb      	str	r3, [r7, #28]
 80056c0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056c2:	69b9      	ldr	r1, [r7, #24]
 80056c4:	69fa      	ldr	r2, [r7, #28]
 80056c6:	e841 2300 	strex	r3, r2, [r1]
 80056ca:	617b      	str	r3, [r7, #20]
   return(result);
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d1e6      	bne.n	80056a0 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80056d2:	e018      	b.n	8005706 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80056da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056dc:	881a      	ldrh	r2, [r3, #0]
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80056e6:	b292      	uxth	r2, r2
 80056e8:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056ee:	1c9a      	adds	r2, r3, #2
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80056fa:	b29b      	uxth	r3, r3
 80056fc:	3b01      	subs	r3, #1
 80056fe:	b29a      	uxth	r2, r3
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
}
 8005706:	bf00      	nop
 8005708:	3744      	adds	r7, #68	@ 0x44
 800570a:	46bd      	mov	sp, r7
 800570c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005710:	4770      	bx	lr

08005712 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005712:	b580      	push	{r7, lr}
 8005714:	b088      	sub	sp, #32
 8005716:	af00      	add	r7, sp, #0
 8005718:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	e853 3f00 	ldrex	r3, [r3]
 8005726:	60bb      	str	r3, [r7, #8]
   return(result);
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800572e:	61fb      	str	r3, [r7, #28]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	461a      	mov	r2, r3
 8005736:	69fb      	ldr	r3, [r7, #28]
 8005738:	61bb      	str	r3, [r7, #24]
 800573a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800573c:	6979      	ldr	r1, [r7, #20]
 800573e:	69ba      	ldr	r2, [r7, #24]
 8005740:	e841 2300 	strex	r3, r2, [r1]
 8005744:	613b      	str	r3, [r7, #16]
   return(result);
 8005746:	693b      	ldr	r3, [r7, #16]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d1e6      	bne.n	800571a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2220      	movs	r2, #32
 8005750:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2200      	movs	r2, #0
 8005756:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005758:	6878      	ldr	r0, [r7, #4]
 800575a:	f7fc f9dd 	bl	8001b18 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800575e:	bf00      	nop
 8005760:	3720      	adds	r7, #32
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}
	...

08005768 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b09c      	sub	sp, #112	@ 0x70
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005776:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005780:	2b22      	cmp	r3, #34	@ 0x22
 8005782:	f040 80be 	bne.w	8005902 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800578c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005790:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005794:	b2d9      	uxtb	r1, r3
 8005796:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800579a:	b2da      	uxtb	r2, r3
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057a0:	400a      	ands	r2, r1
 80057a2:	b2d2      	uxtb	r2, r2
 80057a4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057aa:	1c5a      	adds	r2, r3, #1
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80057b6:	b29b      	uxth	r3, r3
 80057b8:	3b01      	subs	r3, #1
 80057ba:	b29a      	uxth	r2, r3
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80057c8:	b29b      	uxth	r3, r3
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	f040 80a3 	bne.w	8005916 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80057d8:	e853 3f00 	ldrex	r3, [r3]
 80057dc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80057de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80057e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80057e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	461a      	mov	r2, r3
 80057ec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80057ee:	65bb      	str	r3, [r7, #88]	@ 0x58
 80057f0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057f2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80057f4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80057f6:	e841 2300 	strex	r3, r2, [r1]
 80057fa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80057fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d1e6      	bne.n	80057d0 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	3308      	adds	r3, #8
 8005808:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800580a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800580c:	e853 3f00 	ldrex	r3, [r3]
 8005810:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005812:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005814:	f023 0301 	bic.w	r3, r3, #1
 8005818:	667b      	str	r3, [r7, #100]	@ 0x64
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	3308      	adds	r3, #8
 8005820:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005822:	647a      	str	r2, [r7, #68]	@ 0x44
 8005824:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005826:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005828:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800582a:	e841 2300 	strex	r3, r2, [r1]
 800582e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005830:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005832:	2b00      	cmp	r3, #0
 8005834:	d1e5      	bne.n	8005802 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2220      	movs	r2, #32
 800583a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2200      	movs	r2, #0
 8005842:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2200      	movs	r2, #0
 8005848:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4a34      	ldr	r2, [pc, #208]	@ (8005920 <UART_RxISR_8BIT+0x1b8>)
 8005850:	4293      	cmp	r3, r2
 8005852:	d01f      	beq.n	8005894 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800585e:	2b00      	cmp	r3, #0
 8005860:	d018      	beq.n	8005894 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800586a:	e853 3f00 	ldrex	r3, [r3]
 800586e:	623b      	str	r3, [r7, #32]
   return(result);
 8005870:	6a3b      	ldr	r3, [r7, #32]
 8005872:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005876:	663b      	str	r3, [r7, #96]	@ 0x60
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	461a      	mov	r2, r3
 800587e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005880:	633b      	str	r3, [r7, #48]	@ 0x30
 8005882:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005884:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005886:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005888:	e841 2300 	strex	r3, r2, [r1]
 800588c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800588e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005890:	2b00      	cmp	r3, #0
 8005892:	d1e6      	bne.n	8005862 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005898:	2b01      	cmp	r3, #1
 800589a:	d12e      	bne.n	80058fa <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2200      	movs	r2, #0
 80058a0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058a8:	693b      	ldr	r3, [r7, #16]
 80058aa:	e853 3f00 	ldrex	r3, [r3]
 80058ae:	60fb      	str	r3, [r7, #12]
   return(result);
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	f023 0310 	bic.w	r3, r3, #16
 80058b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	461a      	mov	r2, r3
 80058be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80058c0:	61fb      	str	r3, [r7, #28]
 80058c2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058c4:	69b9      	ldr	r1, [r7, #24]
 80058c6:	69fa      	ldr	r2, [r7, #28]
 80058c8:	e841 2300 	strex	r3, r2, [r1]
 80058cc:	617b      	str	r3, [r7, #20]
   return(result);
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d1e6      	bne.n	80058a2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	69db      	ldr	r3, [r3, #28]
 80058da:	f003 0310 	and.w	r3, r3, #16
 80058de:	2b10      	cmp	r3, #16
 80058e0:	d103      	bne.n	80058ea <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	2210      	movs	r2, #16
 80058e8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80058f0:	4619      	mov	r1, r3
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f7ff f896 	bl	8004a24 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80058f8:	e00d      	b.n	8005916 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80058fa:	6878      	ldr	r0, [r7, #4]
 80058fc:	f7fc f940 	bl	8001b80 <HAL_UART_RxCpltCallback>
}
 8005900:	e009      	b.n	8005916 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	8b1b      	ldrh	r3, [r3, #24]
 8005908:	b29a      	uxth	r2, r3
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f042 0208 	orr.w	r2, r2, #8
 8005912:	b292      	uxth	r2, r2
 8005914:	831a      	strh	r2, [r3, #24]
}
 8005916:	bf00      	nop
 8005918:	3770      	adds	r7, #112	@ 0x70
 800591a:	46bd      	mov	sp, r7
 800591c:	bd80      	pop	{r7, pc}
 800591e:	bf00      	nop
 8005920:	40008000 	.word	0x40008000

08005924 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b09c      	sub	sp, #112	@ 0x70
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005932:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800593c:	2b22      	cmp	r3, #34	@ 0x22
 800593e:	f040 80be 	bne.w	8005abe <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005948:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005950:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8005952:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8005956:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800595a:	4013      	ands	r3, r2
 800595c:	b29a      	uxth	r2, r3
 800595e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005960:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005966:	1c9a      	adds	r2, r3, #2
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005972:	b29b      	uxth	r3, r3
 8005974:	3b01      	subs	r3, #1
 8005976:	b29a      	uxth	r2, r3
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005984:	b29b      	uxth	r3, r3
 8005986:	2b00      	cmp	r3, #0
 8005988:	f040 80a3 	bne.w	8005ad2 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005992:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005994:	e853 3f00 	ldrex	r3, [r3]
 8005998:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800599a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800599c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80059a0:	667b      	str	r3, [r7, #100]	@ 0x64
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	461a      	mov	r2, r3
 80059a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80059aa:	657b      	str	r3, [r7, #84]	@ 0x54
 80059ac:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ae:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80059b0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80059b2:	e841 2300 	strex	r3, r2, [r1]
 80059b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80059b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d1e6      	bne.n	800598c <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	3308      	adds	r3, #8
 80059c4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059c8:	e853 3f00 	ldrex	r3, [r3]
 80059cc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80059ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059d0:	f023 0301 	bic.w	r3, r3, #1
 80059d4:	663b      	str	r3, [r7, #96]	@ 0x60
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	3308      	adds	r3, #8
 80059dc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80059de:	643a      	str	r2, [r7, #64]	@ 0x40
 80059e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059e2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80059e4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80059e6:	e841 2300 	strex	r3, r2, [r1]
 80059ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80059ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d1e5      	bne.n	80059be <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2220      	movs	r2, #32
 80059f6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2200      	movs	r2, #0
 80059fe:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2200      	movs	r2, #0
 8005a04:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4a34      	ldr	r2, [pc, #208]	@ (8005adc <UART_RxISR_16BIT+0x1b8>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d01f      	beq.n	8005a50 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	685b      	ldr	r3, [r3, #4]
 8005a16:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d018      	beq.n	8005a50 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a24:	6a3b      	ldr	r3, [r7, #32]
 8005a26:	e853 3f00 	ldrex	r3, [r3]
 8005a2a:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a2c:	69fb      	ldr	r3, [r7, #28]
 8005a2e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005a32:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	461a      	mov	r2, r3
 8005a3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005a3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005a3e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a40:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a44:	e841 2300 	strex	r3, r2, [r1]
 8005a48:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d1e6      	bne.n	8005a1e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a54:	2b01      	cmp	r3, #1
 8005a56:	d12e      	bne.n	8005ab6 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	e853 3f00 	ldrex	r3, [r3]
 8005a6a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	f023 0310 	bic.w	r3, r3, #16
 8005a72:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	461a      	mov	r2, r3
 8005a7a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005a7c:	61bb      	str	r3, [r7, #24]
 8005a7e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a80:	6979      	ldr	r1, [r7, #20]
 8005a82:	69ba      	ldr	r2, [r7, #24]
 8005a84:	e841 2300 	strex	r3, r2, [r1]
 8005a88:	613b      	str	r3, [r7, #16]
   return(result);
 8005a8a:	693b      	ldr	r3, [r7, #16]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d1e6      	bne.n	8005a5e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	69db      	ldr	r3, [r3, #28]
 8005a96:	f003 0310 	and.w	r3, r3, #16
 8005a9a:	2b10      	cmp	r3, #16
 8005a9c:	d103      	bne.n	8005aa6 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	2210      	movs	r2, #16
 8005aa4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005aac:	4619      	mov	r1, r3
 8005aae:	6878      	ldr	r0, [r7, #4]
 8005ab0:	f7fe ffb8 	bl	8004a24 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005ab4:	e00d      	b.n	8005ad2 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8005ab6:	6878      	ldr	r0, [r7, #4]
 8005ab8:	f7fc f862 	bl	8001b80 <HAL_UART_RxCpltCallback>
}
 8005abc:	e009      	b.n	8005ad2 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	8b1b      	ldrh	r3, [r3, #24]
 8005ac4:	b29a      	uxth	r2, r3
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f042 0208 	orr.w	r2, r2, #8
 8005ace:	b292      	uxth	r2, r2
 8005ad0:	831a      	strh	r2, [r3, #24]
}
 8005ad2:	bf00      	nop
 8005ad4:	3770      	adds	r7, #112	@ 0x70
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bd80      	pop	{r7, pc}
 8005ada:	bf00      	nop
 8005adc:	40008000 	.word	0x40008000

08005ae0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005ae0:	b480      	push	{r7}
 8005ae2:	b083      	sub	sp, #12
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005ae8:	bf00      	nop
 8005aea:	370c      	adds	r7, #12
 8005aec:	46bd      	mov	sp, r7
 8005aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af2:	4770      	bx	lr

08005af4 <bitmap_init>:
    return bitmap->width * (bitmap->depth / 8) * bitmap->height;
};

/* Initialise bitmap with given buffer. */
void bitmap_init(bitmap_t *bitmap, uint8_t *buffer)
{
 8005af4:	b480      	push	{r7}
 8005af6:	b083      	sub	sp, #12
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
 8005afc:	6039      	str	r1, [r7, #0]
    bitmap->pitch = bitmap->width * (bitmap->depth / 8);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	881b      	ldrh	r3, [r3, #0]
 8005b02:	687a      	ldr	r2, [r7, #4]
 8005b04:	7992      	ldrb	r2, [r2, #6]
 8005b06:	08d2      	lsrs	r2, r2, #3
 8005b08:	b2d2      	uxtb	r2, r2
 8005b0a:	fb13 f302 	smulbb	r3, r3, r2
 8005b0e:	b29a      	uxth	r2, r3
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	809a      	strh	r2, [r3, #4]
    bitmap->size = bitmap->pitch * bitmap->height;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	889b      	ldrh	r3, [r3, #4]
 8005b18:	461a      	mov	r2, r3
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	885b      	ldrh	r3, [r3, #2]
 8005b1e:	fb02 f303 	mul.w	r3, r2, r3
 8005b22:	461a      	mov	r2, r3
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	609a      	str	r2, [r3, #8]
    bitmap->buffer = buffer;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	683a      	ldr	r2, [r7, #0]
 8005b2c:	60da      	str	r2, [r3, #12]
}
 8005b2e:	bf00      	nop
 8005b30:	370c      	adds	r7, #12
 8005b32:	46bd      	mov	sp, r7
 8005b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b38:	4770      	bx	lr

08005b3a <code>:
static const uint8_t RIGHT = 0b0010;
static const uint8_t BOTTOM = 0b0100;
static const uint8_t TOP = 0b1000;

static uint8_t code(int16_t x0, int16_t y0, window_t window)
{
 8005b3a:	b490      	push	{r4, r7}
 8005b3c:	b086      	sub	sp, #24
 8005b3e:	af00      	add	r7, sp, #0
 8005b40:	4604      	mov	r4, r0
 8005b42:	4608      	mov	r0, r1
 8005b44:	1d39      	adds	r1, r7, #4
 8005b46:	e881 000c 	stmia.w	r1, {r2, r3}
 8005b4a:	4623      	mov	r3, r4
 8005b4c:	81fb      	strh	r3, [r7, #14]
 8005b4e:	4603      	mov	r3, r0
 8005b50:	81bb      	strh	r3, [r7, #12]
    uint8_t code = INSIDE;
 8005b52:	2300      	movs	r3, #0
 8005b54:	75fb      	strb	r3, [r7, #23]

    if (x0 < window.x0) {
 8005b56:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005b5a:	88ba      	ldrh	r2, [r7, #4]
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	da04      	bge.n	8005b6a <code+0x30>
        code |= LEFT;
 8005b60:	2201      	movs	r2, #1
 8005b62:	7dfb      	ldrb	r3, [r7, #23]
 8005b64:	4313      	orrs	r3, r2
 8005b66:	75fb      	strb	r3, [r7, #23]
 8005b68:	e008      	b.n	8005b7c <code+0x42>
    } else if (x0 > window.x1) {
 8005b6a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005b6e:	893a      	ldrh	r2, [r7, #8]
 8005b70:	4293      	cmp	r3, r2
 8005b72:	dd03      	ble.n	8005b7c <code+0x42>
        code |= RIGHT;
 8005b74:	2202      	movs	r2, #2
 8005b76:	7dfb      	ldrb	r3, [r7, #23]
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	75fb      	strb	r3, [r7, #23]
    } if (y0 < window.y0) {
 8005b7c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8005b80:	88fa      	ldrh	r2, [r7, #6]
 8005b82:	4293      	cmp	r3, r2
 8005b84:	da04      	bge.n	8005b90 <code+0x56>
        code |= BOTTOM;
 8005b86:	2204      	movs	r2, #4
 8005b88:	7dfb      	ldrb	r3, [r7, #23]
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	75fb      	strb	r3, [r7, #23]
 8005b8e:	e008      	b.n	8005ba2 <code+0x68>
    } else if (y0 > window.y1) {
 8005b90:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8005b94:	897a      	ldrh	r2, [r7, #10]
 8005b96:	4293      	cmp	r3, r2
 8005b98:	dd03      	ble.n	8005ba2 <code+0x68>
        code |= TOP;
 8005b9a:	2208      	movs	r2, #8
 8005b9c:	7dfb      	ldrb	r3, [r7, #23]
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	75fb      	strb	r3, [r7, #23]
    }

    return code;
 8005ba2:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	3718      	adds	r7, #24
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	bc90      	pop	{r4, r7}
 8005bac:	4770      	bx	lr

08005bae <clip_line>:

bool clip_line(int16_t *x0, int16_t *y0, int16_t *x1, int16_t *y1, window_t window)
{
 8005bae:	b580      	push	{r7, lr}
 8005bb0:	b088      	sub	sp, #32
 8005bb2:	af00      	add	r7, sp, #0
 8005bb4:	60f8      	str	r0, [r7, #12]
 8005bb6:	60b9      	str	r1, [r7, #8]
 8005bb8:	607a      	str	r2, [r7, #4]
 8005bba:	603b      	str	r3, [r7, #0]
    uint8_t code0 = code(*x0, *y0, window);
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	f9b3 0000 	ldrsh.w	r0, [r3]
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	f9b3 1000 	ldrsh.w	r1, [r3]
 8005bc8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005bcc:	cb0c      	ldmia	r3, {r2, r3}
 8005bce:	f7ff ffb4 	bl	8005b3a <code>
 8005bd2:	4603      	mov	r3, r0
 8005bd4:	77fb      	strb	r3, [r7, #31]
    uint8_t code1 = code(*x1, *y1, window);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	f9b3 0000 	ldrsh.w	r0, [r3]
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	f9b3 1000 	ldrsh.w	r1, [r3]
 8005be2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005be6:	cb0c      	ldmia	r3, {r2, r3}
 8005be8:	f7ff ffa7 	bl	8005b3a <code>
 8005bec:	4603      	mov	r3, r0
 8005bee:	77bb      	strb	r3, [r7, #30]

    bool accept = false;
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	777b      	strb	r3, [r7, #29]

    while (true) {
        if (!(code0 | code1)) {
 8005bf4:	7ffa      	ldrb	r2, [r7, #31]
 8005bf6:	7fbb      	ldrb	r3, [r7, #30]
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	b2db      	uxtb	r3, r3
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d102      	bne.n	8005c06 <clip_line+0x58>
            /* Both endpoints inside clipping window, trivial accept. */
            accept = true;
 8005c00:	2301      	movs	r3, #1
 8005c02:	777b      	strb	r3, [r7, #29]
            break;
 8005c04:	e0e9      	b.n	8005dda <clip_line+0x22c>
        } else if (code0 & code1) {
 8005c06:	7ffa      	ldrb	r2, [r7, #31]
 8005c08:	7fbb      	ldrb	r3, [r7, #30]
 8005c0a:	4013      	ands	r3, r2
 8005c0c:	b2db      	uxtb	r3, r3
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	f040 80e2 	bne.w	8005dd8 <clip_line+0x22a>
            /* Both endpoints outside clipping window, trivial reject. */
            break;
        } else {
            /* Part of line inside clipping window, nontrivial situation. */

            int16_t x = 0;
 8005c14:	2300      	movs	r3, #0
 8005c16:	837b      	strh	r3, [r7, #26]
            int16_t y = 0;
 8005c18:	2300      	movs	r3, #0
 8005c1a:	833b      	strh	r3, [r7, #24]
            uint8_t code3 = code0 ? code0 : code1;
 8005c1c:	7ffb      	ldrb	r3, [r7, #31]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d001      	beq.n	8005c26 <clip_line+0x78>
 8005c22:	7ffb      	ldrb	r3, [r7, #31]
 8005c24:	e000      	b.n	8005c28 <clip_line+0x7a>
 8005c26:	7fbb      	ldrb	r3, [r7, #30]
 8005c28:	75fb      	strb	r3, [r7, #23]

            /* Find intersection point. */
            /* slope = (y1 - y0) / (x1 - x0) */
            /* x = x0 + (1 / slope) * (ym - y0), where ym is ymin or ymax */
            /* y = y0 + slope * (xm - x0), where xm is xmin or xmax */
            if (code3 & TOP) {
 8005c2a:	2208      	movs	r2, #8
 8005c2c:	7dfb      	ldrb	r3, [r7, #23]
 8005c2e:	4013      	ands	r3, r2
 8005c30:	b2db      	uxtb	r3, r3
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d024      	beq.n	8005c80 <clip_line+0xd2>
                x = *x0 + (*x1 - *x0) * (window.y1 - *y0) / (*y1 - *y0);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005c3c:	b29a      	uxth	r2, r3
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005c44:	4619      	mov	r1, r3
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005c4c:	1acb      	subs	r3, r1, r3
 8005c4e:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 8005c50:	4608      	mov	r0, r1
 8005c52:	68b9      	ldr	r1, [r7, #8]
 8005c54:	f9b1 1000 	ldrsh.w	r1, [r1]
 8005c58:	1a41      	subs	r1, r0, r1
 8005c5a:	fb03 f101 	mul.w	r1, r3, r1
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005c64:	4618      	mov	r0, r3
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005c6c:	1ac3      	subs	r3, r0, r3
 8005c6e:	fb91 f3f3 	sdiv	r3, r1, r3
 8005c72:	b29b      	uxth	r3, r3
 8005c74:	4413      	add	r3, r2
 8005c76:	b29b      	uxth	r3, r3
 8005c78:	837b      	strh	r3, [r7, #26]
                y = window.y1;
 8005c7a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8005c7c:	833b      	strh	r3, [r7, #24]
 8005c7e:	e07f      	b.n	8005d80 <clip_line+0x1d2>
            } else if (code3 & BOTTOM) {
 8005c80:	2204      	movs	r2, #4
 8005c82:	7dfb      	ldrb	r3, [r7, #23]
 8005c84:	4013      	ands	r3, r2
 8005c86:	b2db      	uxtb	r3, r3
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d024      	beq.n	8005cd6 <clip_line+0x128>
                x = *x0 + (*x1 - *x0) * (window.y0 - *y0) / (*y1 - *y0);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005c92:	b29a      	uxth	r2, r3
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005c9a:	4619      	mov	r1, r3
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005ca2:	1acb      	subs	r3, r1, r3
 8005ca4:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8005ca6:	4608      	mov	r0, r1
 8005ca8:	68b9      	ldr	r1, [r7, #8]
 8005caa:	f9b1 1000 	ldrsh.w	r1, [r1]
 8005cae:	1a41      	subs	r1, r0, r1
 8005cb0:	fb03 f101 	mul.w	r1, r3, r1
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005cba:	4618      	mov	r0, r3
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005cc2:	1ac3      	subs	r3, r0, r3
 8005cc4:	fb91 f3f3 	sdiv	r3, r1, r3
 8005cc8:	b29b      	uxth	r3, r3
 8005cca:	4413      	add	r3, r2
 8005ccc:	b29b      	uxth	r3, r3
 8005cce:	837b      	strh	r3, [r7, #26]
                y = window.y0;
 8005cd0:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8005cd2:	833b      	strh	r3, [r7, #24]
 8005cd4:	e054      	b.n	8005d80 <clip_line+0x1d2>
            } else if (code3 & RIGHT) {
 8005cd6:	2202      	movs	r2, #2
 8005cd8:	7dfb      	ldrb	r3, [r7, #23]
 8005cda:	4013      	ands	r3, r2
 8005cdc:	b2db      	uxtb	r3, r3
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d024      	beq.n	8005d2c <clip_line+0x17e>
                y = *y0 + (*y1 - *y0) * (window.x1 - *x0) / (*x1 - *x0);
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005ce8:	b29a      	uxth	r2, r3
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005cf0:	4619      	mov	r1, r3
 8005cf2:	68bb      	ldr	r3, [r7, #8]
 8005cf4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005cf8:	1acb      	subs	r3, r1, r3
 8005cfa:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 8005cfc:	4608      	mov	r0, r1
 8005cfe:	68f9      	ldr	r1, [r7, #12]
 8005d00:	f9b1 1000 	ldrsh.w	r1, [r1]
 8005d04:	1a41      	subs	r1, r0, r1
 8005d06:	fb03 f101 	mul.w	r1, r3, r1
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d10:	4618      	mov	r0, r3
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d18:	1ac3      	subs	r3, r0, r3
 8005d1a:	fb91 f3f3 	sdiv	r3, r1, r3
 8005d1e:	b29b      	uxth	r3, r3
 8005d20:	4413      	add	r3, r2
 8005d22:	b29b      	uxth	r3, r3
 8005d24:	833b      	strh	r3, [r7, #24]
                x = window.x1;
 8005d26:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8005d28:	837b      	strh	r3, [r7, #26]
 8005d2a:	e029      	b.n	8005d80 <clip_line+0x1d2>
            }  else if (code3 & LEFT) {
 8005d2c:	2201      	movs	r2, #1
 8005d2e:	7dfb      	ldrb	r3, [r7, #23]
 8005d30:	4013      	ands	r3, r2
 8005d32:	b2db      	uxtb	r3, r3
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d023      	beq.n	8005d80 <clip_line+0x1d2>
                y = *y0 + (*y1 - *y0) * (window.x0 - *x0) / (*x1 - *x0);
 8005d38:	68bb      	ldr	r3, [r7, #8]
 8005d3a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d3e:	b29a      	uxth	r2, r3
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d46:	4619      	mov	r1, r3
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d4e:	1acb      	subs	r3, r1, r3
 8005d50:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 8005d52:	4608      	mov	r0, r1
 8005d54:	68f9      	ldr	r1, [r7, #12]
 8005d56:	f9b1 1000 	ldrsh.w	r1, [r1]
 8005d5a:	1a41      	subs	r1, r0, r1
 8005d5c:	fb03 f101 	mul.w	r1, r3, r1
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d66:	4618      	mov	r0, r3
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d6e:	1ac3      	subs	r3, r0, r3
 8005d70:	fb91 f3f3 	sdiv	r3, r1, r3
 8005d74:	b29b      	uxth	r3, r3
 8005d76:	4413      	add	r3, r2
 8005d78:	b29b      	uxth	r3, r3
 8005d7a:	833b      	strh	r3, [r7, #24]
                x = window.x0;
 8005d7c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8005d7e:	837b      	strh	r3, [r7, #26]
            }

            /* Replace the outside point with the intersection point. */
            if (code3 == code0) {
 8005d80:	7dfa      	ldrb	r2, [r7, #23]
 8005d82:	7ffb      	ldrb	r3, [r7, #31]
 8005d84:	429a      	cmp	r2, r3
 8005d86:	d113      	bne.n	8005db0 <clip_line+0x202>
                *x0 = x;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	8b7a      	ldrh	r2, [r7, #26]
 8005d8c:	801a      	strh	r2, [r3, #0]
                *y0 = y;
 8005d8e:	68bb      	ldr	r3, [r7, #8]
 8005d90:	8b3a      	ldrh	r2, [r7, #24]
 8005d92:	801a      	strh	r2, [r3, #0]
                code0 = code(*x0, *y0, window);
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	f9b3 0000 	ldrsh.w	r0, [r3]
 8005d9a:	68bb      	ldr	r3, [r7, #8]
 8005d9c:	f9b3 1000 	ldrsh.w	r1, [r3]
 8005da0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005da4:	cb0c      	ldmia	r3, {r2, r3}
 8005da6:	f7ff fec8 	bl	8005b3a <code>
 8005daa:	4603      	mov	r3, r0
 8005dac:	77fb      	strb	r3, [r7, #31]
 8005dae:	e721      	b.n	8005bf4 <clip_line+0x46>
            } else {
                *x1 = x;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	8b7a      	ldrh	r2, [r7, #26]
 8005db4:	801a      	strh	r2, [r3, #0]
                *y1 = y;
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	8b3a      	ldrh	r2, [r7, #24]
 8005dba:	801a      	strh	r2, [r3, #0]
                code1 = code(*x1, *y1, window);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	f9b3 0000 	ldrsh.w	r0, [r3]
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	f9b3 1000 	ldrsh.w	r1, [r3]
 8005dc8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005dcc:	cb0c      	ldmia	r3, {r2, r3}
 8005dce:	f7ff feb4 	bl	8005b3a <code>
 8005dd2:	4603      	mov	r3, r0
 8005dd4:	77bb      	strb	r3, [r7, #30]
        if (!(code0 | code1)) {
 8005dd6:	e70d      	b.n	8005bf4 <clip_line+0x46>
            break;
 8005dd8:	bf00      	nop
            }
        }
    }

    return accept;
 8005dda:	7f7b      	ldrb	r3, [r7, #29]
 8005ddc:	4618      	mov	r0, r3
 8005dde:	3720      	adds	r7, #32
 8005de0:	46bd      	mov	sp, r7
 8005de2:	bd80      	pop	{r7, pc}

08005de4 <fontx_meta>:
#include <stddef.h>
#include <string.h>

#include "fontx.h"

uint8_t fontx_meta(fontx_meta_t *meta, const uint8_t *font) {
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b082      	sub	sp, #8
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
 8005dec:	6039      	str	r1, [r7, #0]

    memcpy(meta->name, &font[FONTX_NAME], 8);
 8005dee:	6878      	ldr	r0, [r7, #4]
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	3306      	adds	r3, #6
 8005df4:	2208      	movs	r2, #8
 8005df6:	4619      	mov	r1, r3
 8005df8:	f001 fc31 	bl	800765e <memcpy>
    meta->width = font[FONTX_WIDTH];
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	330e      	adds	r3, #14
 8005e00:	781a      	ldrb	r2, [r3, #0]
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	725a      	strb	r2, [r3, #9]
    meta->height = font[FONTX_HEIGHT];
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	330f      	adds	r3, #15
 8005e0a:	781a      	ldrb	r2, [r3, #0]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	729a      	strb	r2, [r3, #10]
    meta->type = font[FONTX_TYPE];
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	3310      	adds	r3, #16
 8005e14:	781a      	ldrb	r2, [r3, #0]
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	72da      	strb	r2, [r3, #11]

    return 0;
 8005e1a:	2300      	movs	r3, #0
}
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	3708      	adds	r7, #8
 8005e20:	46bd      	mov	sp, r7
 8005e22:	bd80      	pop	{r7, pc}

08005e24 <fontx_glyph>:


uint8_t fontx_glyph(fontx_glyph_t *glyph, wchar_t code, const uint8_t* font) {
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b08e      	sub	sp, #56	@ 0x38
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	60f8      	str	r0, [r7, #12]
 8005e2c:	60b9      	str	r1, [r7, #8]
 8005e2e:	607a      	str	r2, [r7, #4]
    uint32_t nc, bc, sb, eb;
    uint8_t status;
    const uint8_t *block_table;
    fontx_meta_t meta;

    status = fontx_meta(&meta, font);
 8005e30:	f107 0314 	add.w	r3, r7, #20
 8005e34:	6879      	ldr	r1, [r7, #4]
 8005e36:	4618      	mov	r0, r3
 8005e38:	f7ff ffd4 	bl	8005de4 <fontx_meta>
 8005e3c:	4603      	mov	r3, r0
 8005e3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    if (0 != status) {
 8005e42:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d002      	beq.n	8005e50 <fontx_glyph+0x2c>
        return status;
 8005e4a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005e4e:	e077      	b.n	8005f40 <fontx_glyph+0x11c>
    }

    glyph->width = meta.width;
 8005e50:	7f7a      	ldrb	r2, [r7, #29]
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	701a      	strb	r2, [r3, #0]
    glyph->height = meta.height;
 8005e56:	7fba      	ldrb	r2, [r7, #30]
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	705a      	strb	r2, [r3, #1]
    glyph->pitch = (meta.width + 7) / 8;
 8005e5c:	7f7b      	ldrb	r3, [r7, #29]
 8005e5e:	3307      	adds	r3, #7
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	da00      	bge.n	8005e66 <fontx_glyph+0x42>
 8005e64:	3307      	adds	r3, #7
 8005e66:	10db      	asrs	r3, r3, #3
 8005e68:	b2da      	uxtb	r2, r3
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	70da      	strb	r2, [r3, #3]
    glyph->size = glyph->pitch * meta.height;
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	78da      	ldrb	r2, [r3, #3]
 8005e72:	7fbb      	ldrb	r3, [r7, #30]
 8005e74:	fb12 f303 	smulbb	r3, r2, r3
 8005e78:	b2da      	uxtb	r2, r3
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	709a      	strb	r2, [r3, #2]

    if (FONTX_TYPE_SBCS == meta.type) {
 8005e7e:	7ffb      	ldrb	r3, [r7, #31]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d10f      	bne.n	8005ea4 <fontx_glyph+0x80>
        if (code < 0x100) {
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	2bff      	cmp	r3, #255	@ 0xff
 8005e88:	d859      	bhi.n	8005f3e <fontx_glyph+0x11a>
            glyph->buffer = &font[FONTX_GLYPH_DATA_START + code * glyph->size];
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	789b      	ldrb	r3, [r3, #2]
 8005e8e:	461a      	mov	r2, r3
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	fb02 f303 	mul.w	r3, r2, r3
 8005e96:	3311      	adds	r3, #17
 8005e98:	687a      	ldr	r2, [r7, #4]
 8005e9a:	441a      	add	r2, r3
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	605a      	str	r2, [r3, #4]
            return FONTX_OK;
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	e04d      	b.n	8005f40 <fontx_glyph+0x11c>
        }
    } else {
        block_table = &font[FONTX_BLOCK_TABLE_START];
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	3312      	adds	r3, #18
 8005ea8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        nc = 0;
 8005eaa:	2300      	movs	r3, #0
 8005eac:	637b      	str	r3, [r7, #52]	@ 0x34
        bc = font[FONTX_BLOCK_TABLE_SIZE];
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	3311      	adds	r3, #17
 8005eb2:	781b      	ldrb	r3, [r3, #0]
 8005eb4:	633b      	str	r3, [r7, #48]	@ 0x30
        while (bc--) {
 8005eb6:	e03d      	b.n	8005f34 <fontx_glyph+0x110>
            /* Get range of the code block_table. */
            sb = block_table[0] + block_table[1] * 0x100;
 8005eb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005eba:	781b      	ldrb	r3, [r3, #0]
 8005ebc:	461a      	mov	r2, r3
 8005ebe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ec0:	3301      	adds	r3, #1
 8005ec2:	781b      	ldrb	r3, [r3, #0]
 8005ec4:	021b      	lsls	r3, r3, #8
 8005ec6:	4413      	add	r3, r2
 8005ec8:	627b      	str	r3, [r7, #36]	@ 0x24
            eb = block_table[2] + block_table[3] * 0x100;
 8005eca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ecc:	3302      	adds	r3, #2
 8005ece:	781b      	ldrb	r3, [r3, #0]
 8005ed0:	461a      	mov	r2, r3
 8005ed2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ed4:	3303      	adds	r3, #3
 8005ed6:	781b      	ldrb	r3, [r3, #0]
 8005ed8:	021b      	lsls	r3, r3, #8
 8005eda:	4413      	add	r3, r2
 8005edc:	623b      	str	r3, [r7, #32]

             /* Check if in the code block_table. */
            if (code >= sb && code <= eb) {
 8005ede:	68ba      	ldr	r2, [r7, #8]
 8005ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ee2:	429a      	cmp	r2, r3
 8005ee4:	d31c      	bcc.n	8005f20 <fontx_glyph+0xfc>
 8005ee6:	68ba      	ldr	r2, [r7, #8]
 8005ee8:	6a3b      	ldr	r3, [r7, #32]
 8005eea:	429a      	cmp	r2, r3
 8005eec:	d818      	bhi.n	8005f20 <fontx_glyph+0xfc>
                /* Number of codes from top of the block_table. */
                nc += code - sb;
 8005eee:	68ba      	ldr	r2, [r7, #8]
 8005ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ef2:	1ad3      	subs	r3, r2, r3
 8005ef4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005ef6:	4413      	add	r3, r2
 8005ef8:	637b      	str	r3, [r7, #52]	@ 0x34
                glyph->buffer = &font[
                    FONTX_BLOCK_TABLE_START +
                    4 * font[FONTX_BLOCK_TABLE_SIZE] +
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	3311      	adds	r3, #17
 8005efe:	781b      	ldrb	r3, [r3, #0]
 8005f00:	009b      	lsls	r3, r3, #2
 8005f02:	461a      	mov	r2, r3
                    nc * glyph->size
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	789b      	ldrb	r3, [r3, #2]
 8005f08:	4619      	mov	r1, r3
 8005f0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f0c:	fb01 f303 	mul.w	r3, r1, r3
                    4 * font[FONTX_BLOCK_TABLE_SIZE] +
 8005f10:	4413      	add	r3, r2
 8005f12:	3312      	adds	r3, #18
                glyph->buffer = &font[
 8005f14:	687a      	ldr	r2, [r7, #4]
 8005f16:	441a      	add	r2, r3
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	605a      	str	r2, [r3, #4]
                ];
                return FONTX_OK;
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	e00f      	b.n	8005f40 <fontx_glyph+0x11c>
            }
            /* Number of codes in the previous block_tables. */
            nc += eb - sb + 1;
 8005f20:	6a3a      	ldr	r2, [r7, #32]
 8005f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f24:	1ad2      	subs	r2, r2, r3
 8005f26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f28:	4413      	add	r3, r2
 8005f2a:	3301      	adds	r3, #1
 8005f2c:	637b      	str	r3, [r7, #52]	@ 0x34
            /* Next code block_table. */
            block_table += 4;
 8005f2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f30:	3304      	adds	r3, #4
 8005f32:	62fb      	str	r3, [r7, #44]	@ 0x2c
        while (bc--) {
 8005f34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f36:	1e5a      	subs	r2, r3, #1
 8005f38:	633a      	str	r2, [r7, #48]	@ 0x30
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d1bc      	bne.n	8005eb8 <fontx_glyph+0x94>
        }
    }

    return FONTX_ERR_GLYPH_NOT_FOUND;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	4618      	mov	r0, r3
 8005f42:	3738      	adds	r7, #56	@ 0x38
 8005f44:	46bd      	mov	sp, r7
 8005f46:	bd80      	pop	{r7, pc}

08005f48 <min>:
#include "hsl.h"

hsl_t rgb888_to_hsl(rgb_t *rgb);
uint16_t rgb888_to_rgb565(rgb_t *input);

static inline int min(int a, int b) {
 8005f48:	b480      	push	{r7}
 8005f4a:	b083      	sub	sp, #12
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
 8005f50:	6039      	str	r1, [r7, #0]
    if (a > b) {
 8005f52:	687a      	ldr	r2, [r7, #4]
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	429a      	cmp	r2, r3
 8005f58:	dd01      	ble.n	8005f5e <min+0x16>
        return b;
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	e000      	b.n	8005f60 <min+0x18>
    };
    return a;
 8005f5e:	687b      	ldr	r3, [r7, #4]
}
 8005f60:	4618      	mov	r0, r3
 8005f62:	370c      	adds	r7, #12
 8005f64:	46bd      	mov	sp, r7
 8005f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6a:	4770      	bx	lr

08005f6c <max>:

static inline int max(int a, int b) {
 8005f6c:	b480      	push	{r7}
 8005f6e:	b083      	sub	sp, #12
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
 8005f74:	6039      	str	r1, [r7, #0]
    if (a > b) {
 8005f76:	687a      	ldr	r2, [r7, #4]
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	429a      	cmp	r2, r3
 8005f7c:	dd01      	ble.n	8005f82 <max+0x16>
        return a;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	e000      	b.n	8005f84 <max+0x18>
    }
    return b;
 8005f82:	683b      	ldr	r3, [r7, #0]
}
 8005f84:	4618      	mov	r0, r3
 8005f86:	370c      	adds	r7, #12
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8e:	4770      	bx	lr

08005f90 <hagl_put_pixel>:
    clip_window.x1 = x1;
    clip_window.y1 = y1;
}

void hagl_put_pixel(int16_t x0, int16_t y0, color_t color)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b082      	sub	sp, #8
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	4603      	mov	r3, r0
 8005f98:	80fb      	strh	r3, [r7, #6]
 8005f9a:	460b      	mov	r3, r1
 8005f9c:	80bb      	strh	r3, [r7, #4]
 8005f9e:	4613      	mov	r3, r2
 8005fa0:	807b      	strh	r3, [r7, #2]
    /* x0 or y0 is before the edge, nothing to do. */
    if ((x0 < clip_window.x0) || (y0 < clip_window.y0))  {
 8005fa2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005fa6:	4a12      	ldr	r2, [pc, #72]	@ (8005ff0 <hagl_put_pixel+0x60>)
 8005fa8:	8812      	ldrh	r2, [r2, #0]
 8005faa:	4293      	cmp	r3, r2
 8005fac:	db1a      	blt.n	8005fe4 <hagl_put_pixel+0x54>
 8005fae:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8005fb2:	4a0f      	ldr	r2, [pc, #60]	@ (8005ff0 <hagl_put_pixel+0x60>)
 8005fb4:	8852      	ldrh	r2, [r2, #2]
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	db14      	blt.n	8005fe4 <hagl_put_pixel+0x54>
        return;
    }

    /* x0 or y0 is after the edge, nothing to do. */
    if ((x0 > clip_window.x1) || (y0 > clip_window.y1)) {
 8005fba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005fbe:	4a0c      	ldr	r2, [pc, #48]	@ (8005ff0 <hagl_put_pixel+0x60>)
 8005fc0:	8892      	ldrh	r2, [r2, #4]
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	dc10      	bgt.n	8005fe8 <hagl_put_pixel+0x58>
 8005fc6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8005fca:	4a09      	ldr	r2, [pc, #36]	@ (8005ff0 <hagl_put_pixel+0x60>)
 8005fcc:	88d2      	ldrh	r2, [r2, #6]
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	dc0a      	bgt.n	8005fe8 <hagl_put_pixel+0x58>
        return;
    }

    /* If still in bounds set the pixel. */
    hagl_hal_put_pixel(x0, y0, color);
 8005fd2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005fd6:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8005fda:	887a      	ldrh	r2, [r7, #2]
 8005fdc:	4618      	mov	r0, r3
 8005fde:	f7fb f9e9 	bl	80013b4 <lcd_put_pixel>
 8005fe2:	e002      	b.n	8005fea <hagl_put_pixel+0x5a>
        return;
 8005fe4:	bf00      	nop
 8005fe6:	e000      	b.n	8005fea <hagl_put_pixel+0x5a>
        return;
 8005fe8:	bf00      	nop
}
 8005fea:	3708      	adds	r7, #8
 8005fec:	46bd      	mov	sp, r7
 8005fee:	bd80      	pop	{r7, pc}
 8005ff0:	2000020c 	.word	0x2000020c

08005ff4 <hagl_draw_hline>:
#else
    return hagl_color(0, 0, 0);
#endif /* HAGL_HAS_HAL_GET_PIXEL */
}

void hagl_draw_hline(int16_t x0, int16_t y0, uint16_t w, color_t color) {
 8005ff4:	b590      	push	{r4, r7, lr}
 8005ff6:	b085      	sub	sp, #20
 8005ff8:	af02      	add	r7, sp, #8
 8005ffa:	4604      	mov	r4, r0
 8005ffc:	4608      	mov	r0, r1
 8005ffe:	4611      	mov	r1, r2
 8006000:	461a      	mov	r2, r3
 8006002:	4623      	mov	r3, r4
 8006004:	80fb      	strh	r3, [r7, #6]
 8006006:	4603      	mov	r3, r0
 8006008:	80bb      	strh	r3, [r7, #4]
 800600a:	460b      	mov	r3, r1
 800600c:	807b      	strh	r3, [r7, #2]
 800600e:	4613      	mov	r3, r2
 8006010:	803b      	strh	r3, [r7, #0]
        width = width - (x0 + width - clip_window.x1);
    }

    hagl_hal_hline(x0, y0, width, color);
#else
    hagl_draw_line(x0, y0, x0 + w, y0, color);
 8006012:	88fa      	ldrh	r2, [r7, #6]
 8006014:	887b      	ldrh	r3, [r7, #2]
 8006016:	4413      	add	r3, r2
 8006018:	b29b      	uxth	r3, r3
 800601a:	b21a      	sxth	r2, r3
 800601c:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8006020:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8006024:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8006028:	883b      	ldrh	r3, [r7, #0]
 800602a:	9300      	str	r3, [sp, #0]
 800602c:	4623      	mov	r3, r4
 800602e:	f000 f827 	bl	8006080 <hagl_draw_line>
#endif
}
 8006032:	bf00      	nop
 8006034:	370c      	adds	r7, #12
 8006036:	46bd      	mov	sp, r7
 8006038:	bd90      	pop	{r4, r7, pc}

0800603a <hagl_draw_vline>:

/*
 * Draw a vertical line with given color. If HAL supports it uses
 * hardware vline drawing. If not falls back to vanilla line drawing.
 */
void hagl_draw_vline(int16_t x0, int16_t y0, uint16_t h, color_t color) {
 800603a:	b590      	push	{r4, r7, lr}
 800603c:	b085      	sub	sp, #20
 800603e:	af02      	add	r7, sp, #8
 8006040:	4604      	mov	r4, r0
 8006042:	4608      	mov	r0, r1
 8006044:	4611      	mov	r1, r2
 8006046:	461a      	mov	r2, r3
 8006048:	4623      	mov	r3, r4
 800604a:	80fb      	strh	r3, [r7, #6]
 800604c:	4603      	mov	r3, r0
 800604e:	80bb      	strh	r3, [r7, #4]
 8006050:	460b      	mov	r3, r1
 8006052:	807b      	strh	r3, [r7, #2]
 8006054:	4613      	mov	r3, r2
 8006056:	803b      	strh	r3, [r7, #0]
        height = height - (y0 + height - clip_window.y1);
    }

    hagl_hal_vline(x0, y0, height, color);
#else
    hagl_draw_line(x0, y0, x0, y0 + h, color);
 8006058:	88ba      	ldrh	r2, [r7, #4]
 800605a:	887b      	ldrh	r3, [r7, #2]
 800605c:	4413      	add	r3, r2
 800605e:	b29b      	uxth	r3, r3
 8006060:	b21c      	sxth	r4, r3
 8006062:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006066:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800606a:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800606e:	883b      	ldrh	r3, [r7, #0]
 8006070:	9300      	str	r3, [sp, #0]
 8006072:	4623      	mov	r3, r4
 8006074:	f000 f804 	bl	8006080 <hagl_draw_line>
#endif
}
 8006078:	bf00      	nop
 800607a:	370c      	adds	r7, #12
 800607c:	46bd      	mov	sp, r7
 800607e:	bd90      	pop	{r4, r7, pc}

08006080 <hagl_draw_line>:

/*
 * Draw a line using Bresenham's algorithm with given color.
 */
void hagl_draw_line(int16_t x0, int16_t y0, int16_t x1, int16_t y1, color_t color)
{
 8006080:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006082:	b089      	sub	sp, #36	@ 0x24
 8006084:	af02      	add	r7, sp, #8
 8006086:	4604      	mov	r4, r0
 8006088:	4608      	mov	r0, r1
 800608a:	4611      	mov	r1, r2
 800608c:	461a      	mov	r2, r3
 800608e:	4623      	mov	r3, r4
 8006090:	80fb      	strh	r3, [r7, #6]
 8006092:	4603      	mov	r3, r0
 8006094:	80bb      	strh	r3, [r7, #4]
 8006096:	460b      	mov	r3, r1
 8006098:	807b      	strh	r3, [r7, #2]
 800609a:	4613      	mov	r3, r2
 800609c:	803b      	strh	r3, [r7, #0]
    /* Clip coordinates to fit clip window. */
    if (false == clip_line(&x0, &y0, &x1, &y1, clip_window)) {
 800609e:	463b      	mov	r3, r7
 80060a0:	1cba      	adds	r2, r7, #2
 80060a2:	1d3d      	adds	r5, r7, #4
 80060a4:	1dbc      	adds	r4, r7, #6
 80060a6:	494a      	ldr	r1, [pc, #296]	@ (80061d0 <hagl_draw_line+0x150>)
 80060a8:	466e      	mov	r6, sp
 80060aa:	c903      	ldmia	r1, {r0, r1}
 80060ac:	e886 0003 	stmia.w	r6, {r0, r1}
 80060b0:	4629      	mov	r1, r5
 80060b2:	4620      	mov	r0, r4
 80060b4:	f7ff fd7b 	bl	8005bae <clip_line>
 80060b8:	4603      	mov	r3, r0
 80060ba:	f083 0301 	eor.w	r3, r3, #1
 80060be:	b2db      	uxtb	r3, r3
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d17e      	bne.n	80061c2 <hagl_draw_line+0x142>
    int16_t dy;
    int16_t sy;
    int16_t err;
    int16_t e2;

    dx = ABS(x1 - x0);
 80060c4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80060c8:	461a      	mov	r2, r3
 80060ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80060ce:	1ad3      	subs	r3, r2, r3
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	bfb8      	it	lt
 80060d4:	425b      	neglt	r3, r3
 80060d6:	82bb      	strh	r3, [r7, #20]
    sx = x0 < x1 ? 1 : -1;
 80060d8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80060dc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80060e0:	429a      	cmp	r2, r3
 80060e2:	da01      	bge.n	80060e8 <hagl_draw_line+0x68>
 80060e4:	2301      	movs	r3, #1
 80060e6:	e001      	b.n	80060ec <hagl_draw_line+0x6c>
 80060e8:	f04f 33ff 	mov.w	r3, #4294967295
 80060ec:	827b      	strh	r3, [r7, #18]
    dy = ABS(y1 - y0);
 80060ee:	f9b7 3000 	ldrsh.w	r3, [r7]
 80060f2:	461a      	mov	r2, r3
 80060f4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80060f8:	1ad3      	subs	r3, r2, r3
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	bfb8      	it	lt
 80060fe:	425b      	neglt	r3, r3
 8006100:	823b      	strh	r3, [r7, #16]
    sy = y0 < y1 ? 1 : -1;
 8006102:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8006106:	f9b7 3000 	ldrsh.w	r3, [r7]
 800610a:	429a      	cmp	r2, r3
 800610c:	da01      	bge.n	8006112 <hagl_draw_line+0x92>
 800610e:	2301      	movs	r3, #1
 8006110:	e001      	b.n	8006116 <hagl_draw_line+0x96>
 8006112:	f04f 33ff 	mov.w	r3, #4294967295
 8006116:	81fb      	strh	r3, [r7, #14]
    err = (dx > dy ? dx : -dy) / 2;
 8006118:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800611c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006120:	429a      	cmp	r2, r3
 8006122:	dd06      	ble.n	8006132 <hagl_draw_line+0xb2>
 8006124:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006128:	0fda      	lsrs	r2, r3, #31
 800612a:	4413      	add	r3, r2
 800612c:	105b      	asrs	r3, r3, #1
 800612e:	b21b      	sxth	r3, r3
 8006130:	e006      	b.n	8006140 <hagl_draw_line+0xc0>
 8006132:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006136:	0fda      	lsrs	r2, r3, #31
 8006138:	4413      	add	r3, r2
 800613a:	105b      	asrs	r3, r3, #1
 800613c:	425b      	negs	r3, r3
 800613e:	b21b      	sxth	r3, r3
 8006140:	82fb      	strh	r3, [r7, #22]

    while (1) {
        hagl_put_pixel(x0, y0, color);
 8006142:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006146:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800614a:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800614c:	4618      	mov	r0, r3
 800614e:	f7ff ff1f 	bl	8005f90 <hagl_put_pixel>

        if (x0 == x1 && y0 == y1) {
 8006152:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006156:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800615a:	429a      	cmp	r2, r3
 800615c:	d105      	bne.n	800616a <hagl_draw_line+0xea>
 800615e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8006162:	f9b7 3000 	ldrsh.w	r3, [r7]
 8006166:	429a      	cmp	r2, r3
 8006168:	d02d      	beq.n	80061c6 <hagl_draw_line+0x146>
            break;
        };

        e2 = err + err;
 800616a:	8afb      	ldrh	r3, [r7, #22]
 800616c:	005b      	lsls	r3, r3, #1
 800616e:	b29b      	uxth	r3, r3
 8006170:	81bb      	strh	r3, [r7, #12]

        if (e2 > -dx) {
 8006172:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8006176:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800617a:	425b      	negs	r3, r3
 800617c:	429a      	cmp	r2, r3
 800617e:	dd0c      	ble.n	800619a <hagl_draw_line+0x11a>
            err -= dy;
 8006180:	8afa      	ldrh	r2, [r7, #22]
 8006182:	8a3b      	ldrh	r3, [r7, #16]
 8006184:	1ad3      	subs	r3, r2, r3
 8006186:	b29b      	uxth	r3, r3
 8006188:	82fb      	strh	r3, [r7, #22]
            x0 += sx;
 800618a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800618e:	b29a      	uxth	r2, r3
 8006190:	8a7b      	ldrh	r3, [r7, #18]
 8006192:	4413      	add	r3, r2
 8006194:	b29b      	uxth	r3, r3
 8006196:	b21b      	sxth	r3, r3
 8006198:	80fb      	strh	r3, [r7, #6]
        }

        if (e2 < dy) {
 800619a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800619e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80061a2:	429a      	cmp	r2, r3
 80061a4:	dacd      	bge.n	8006142 <hagl_draw_line+0xc2>
            err += dx;
 80061a6:	8afa      	ldrh	r2, [r7, #22]
 80061a8:	8abb      	ldrh	r3, [r7, #20]
 80061aa:	4413      	add	r3, r2
 80061ac:	b29b      	uxth	r3, r3
 80061ae:	82fb      	strh	r3, [r7, #22]
            y0 += sy;
 80061b0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80061b4:	b29a      	uxth	r2, r3
 80061b6:	89fb      	ldrh	r3, [r7, #14]
 80061b8:	4413      	add	r3, r2
 80061ba:	b29b      	uxth	r3, r3
 80061bc:	b21b      	sxth	r3, r3
 80061be:	80bb      	strh	r3, [r7, #4]
        hagl_put_pixel(x0, y0, color);
 80061c0:	e7bf      	b.n	8006142 <hagl_draw_line+0xc2>
        return;
 80061c2:	bf00      	nop
 80061c4:	e000      	b.n	80061c8 <hagl_draw_line+0x148>
            break;
 80061c6:	bf00      	nop
        }
    }
}
 80061c8:	371c      	adds	r7, #28
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061ce:	bf00      	nop
 80061d0:	2000020c 	.word	0x2000020c

080061d4 <hagl_draw_rectangle>:

/*
 * Draw a rectangle with given color.
 */
void hagl_draw_rectangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, color_t color)
{
 80061d4:	b590      	push	{r4, r7, lr}
 80061d6:	b085      	sub	sp, #20
 80061d8:	af00      	add	r7, sp, #0
 80061da:	4604      	mov	r4, r0
 80061dc:	4608      	mov	r0, r1
 80061de:	4611      	mov	r1, r2
 80061e0:	461a      	mov	r2, r3
 80061e2:	4623      	mov	r3, r4
 80061e4:	80fb      	strh	r3, [r7, #6]
 80061e6:	4603      	mov	r3, r0
 80061e8:	80bb      	strh	r3, [r7, #4]
 80061ea:	460b      	mov	r3, r1
 80061ec:	807b      	strh	r3, [r7, #2]
 80061ee:	4613      	mov	r3, r2
 80061f0:	803b      	strh	r3, [r7, #0]
    /* Make sure x0 is smaller than x1. */
    if (x0 > x1) {
 80061f2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80061f6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80061fa:	429a      	cmp	r2, r3
 80061fc:	dd0e      	ble.n	800621c <hagl_draw_rectangle+0x48>
        x0 = x0 + x1;
 80061fe:	88fa      	ldrh	r2, [r7, #6]
 8006200:	887b      	ldrh	r3, [r7, #2]
 8006202:	4413      	add	r3, r2
 8006204:	b29b      	uxth	r3, r3
 8006206:	80fb      	strh	r3, [r7, #6]
        x1 = x0 - x1;
 8006208:	88fa      	ldrh	r2, [r7, #6]
 800620a:	887b      	ldrh	r3, [r7, #2]
 800620c:	1ad3      	subs	r3, r2, r3
 800620e:	b29b      	uxth	r3, r3
 8006210:	807b      	strh	r3, [r7, #2]
        x0 = x0 - x1;
 8006212:	88fa      	ldrh	r2, [r7, #6]
 8006214:	887b      	ldrh	r3, [r7, #2]
 8006216:	1ad3      	subs	r3, r2, r3
 8006218:	b29b      	uxth	r3, r3
 800621a:	80fb      	strh	r3, [r7, #6]
    }

    /* Make sure y0 is smaller than y1. */
    if (y0 > y1) {
 800621c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8006220:	f9b7 3000 	ldrsh.w	r3, [r7]
 8006224:	429a      	cmp	r2, r3
 8006226:	dd0e      	ble.n	8006246 <hagl_draw_rectangle+0x72>
        y0 = y0 + y1;
 8006228:	88ba      	ldrh	r2, [r7, #4]
 800622a:	883b      	ldrh	r3, [r7, #0]
 800622c:	4413      	add	r3, r2
 800622e:	b29b      	uxth	r3, r3
 8006230:	80bb      	strh	r3, [r7, #4]
        y1 = y0 - y1;
 8006232:	88ba      	ldrh	r2, [r7, #4]
 8006234:	883b      	ldrh	r3, [r7, #0]
 8006236:	1ad3      	subs	r3, r2, r3
 8006238:	b29b      	uxth	r3, r3
 800623a:	803b      	strh	r3, [r7, #0]
        y0 = y0 - y1;
 800623c:	88ba      	ldrh	r2, [r7, #4]
 800623e:	883b      	ldrh	r3, [r7, #0]
 8006240:	1ad3      	subs	r3, r2, r3
 8006242:	b29b      	uxth	r3, r3
 8006244:	80bb      	strh	r3, [r7, #4]
    }

    /* x1 or y1 is before the edge, nothing to do. */
    if ((x1 < clip_window.x0) || (y1 < clip_window.y0))  {
 8006246:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800624a:	4a24      	ldr	r2, [pc, #144]	@ (80062dc <hagl_draw_rectangle+0x108>)
 800624c:	8812      	ldrh	r2, [r2, #0]
 800624e:	4293      	cmp	r3, r2
 8006250:	db3e      	blt.n	80062d0 <hagl_draw_rectangle+0xfc>
 8006252:	f9b7 3000 	ldrsh.w	r3, [r7]
 8006256:	4a21      	ldr	r2, [pc, #132]	@ (80062dc <hagl_draw_rectangle+0x108>)
 8006258:	8852      	ldrh	r2, [r2, #2]
 800625a:	4293      	cmp	r3, r2
 800625c:	db38      	blt.n	80062d0 <hagl_draw_rectangle+0xfc>
        return;
    }

    /* x0 or y0 is after the edge, nothing to do. */
    if ((x0 > clip_window.x1) || (y0 > clip_window.y1)) {
 800625e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006262:	4a1e      	ldr	r2, [pc, #120]	@ (80062dc <hagl_draw_rectangle+0x108>)
 8006264:	8892      	ldrh	r2, [r2, #4]
 8006266:	4293      	cmp	r3, r2
 8006268:	dc34      	bgt.n	80062d4 <hagl_draw_rectangle+0x100>
 800626a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800626e:	4a1b      	ldr	r2, [pc, #108]	@ (80062dc <hagl_draw_rectangle+0x108>)
 8006270:	88d2      	ldrh	r2, [r2, #6]
 8006272:	4293      	cmp	r3, r2
 8006274:	dc2e      	bgt.n	80062d4 <hagl_draw_rectangle+0x100>
        return;
    }

    uint16_t width = x1 - x0 + 1;
 8006276:	887a      	ldrh	r2, [r7, #2]
 8006278:	88fb      	ldrh	r3, [r7, #6]
 800627a:	1ad3      	subs	r3, r2, r3
 800627c:	b29b      	uxth	r3, r3
 800627e:	3301      	adds	r3, #1
 8006280:	81fb      	strh	r3, [r7, #14]
    uint16_t height = y1 - y0 + 1;
 8006282:	883a      	ldrh	r2, [r7, #0]
 8006284:	88bb      	ldrh	r3, [r7, #4]
 8006286:	1ad3      	subs	r3, r2, r3
 8006288:	b29b      	uxth	r3, r3
 800628a:	3301      	adds	r3, #1
 800628c:	81bb      	strh	r3, [r7, #12]

    hagl_draw_hline(x0, y0, width, color);
 800628e:	8c3b      	ldrh	r3, [r7, #32]
 8006290:	89fa      	ldrh	r2, [r7, #14]
 8006292:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8006296:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800629a:	f7ff feab 	bl	8005ff4 <hagl_draw_hline>
    hagl_draw_hline(x0, y1, width, color);
 800629e:	8c3b      	ldrh	r3, [r7, #32]
 80062a0:	89fa      	ldrh	r2, [r7, #14]
 80062a2:	f9b7 1000 	ldrsh.w	r1, [r7]
 80062a6:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80062aa:	f7ff fea3 	bl	8005ff4 <hagl_draw_hline>
    hagl_draw_vline(x0, y0, height, color);
 80062ae:	8c3b      	ldrh	r3, [r7, #32]
 80062b0:	89ba      	ldrh	r2, [r7, #12]
 80062b2:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80062b6:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80062ba:	f7ff febe 	bl	800603a <hagl_draw_vline>
    hagl_draw_vline(x1, y0, height, color);
 80062be:	8c3b      	ldrh	r3, [r7, #32]
 80062c0:	89ba      	ldrh	r2, [r7, #12]
 80062c2:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80062c6:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 80062ca:	f7ff feb6 	bl	800603a <hagl_draw_vline>
 80062ce:	e002      	b.n	80062d6 <hagl_draw_rectangle+0x102>
        return;
 80062d0:	bf00      	nop
 80062d2:	e000      	b.n	80062d6 <hagl_draw_rectangle+0x102>
        return;
 80062d4:	bf00      	nop
}
 80062d6:	3714      	adds	r7, #20
 80062d8:	46bd      	mov	sp, r7
 80062da:	bd90      	pop	{r4, r7, pc}
 80062dc:	2000020c 	.word	0x2000020c

080062e0 <hagl_fill_rectangle>:

/*
 * Draw a filled rectangle with given color.
 */
void hagl_fill_rectangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, color_t color)
{
 80062e0:	b590      	push	{r4, r7, lr}
 80062e2:	b085      	sub	sp, #20
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	4604      	mov	r4, r0
 80062e8:	4608      	mov	r0, r1
 80062ea:	4611      	mov	r1, r2
 80062ec:	461a      	mov	r2, r3
 80062ee:	4623      	mov	r3, r4
 80062f0:	80fb      	strh	r3, [r7, #6]
 80062f2:	4603      	mov	r3, r0
 80062f4:	80bb      	strh	r3, [r7, #4]
 80062f6:	460b      	mov	r3, r1
 80062f8:	807b      	strh	r3, [r7, #2]
 80062fa:	4613      	mov	r3, r2
 80062fc:	803b      	strh	r3, [r7, #0]
    /* Make sure x0 is smaller than x1. */
    if (x0 > x1) {
 80062fe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006302:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006306:	429a      	cmp	r2, r3
 8006308:	dd0e      	ble.n	8006328 <hagl_fill_rectangle+0x48>
        x0 = x0 + x1;
 800630a:	88fa      	ldrh	r2, [r7, #6]
 800630c:	887b      	ldrh	r3, [r7, #2]
 800630e:	4413      	add	r3, r2
 8006310:	b29b      	uxth	r3, r3
 8006312:	80fb      	strh	r3, [r7, #6]
        x1 = x0 - x1;
 8006314:	88fa      	ldrh	r2, [r7, #6]
 8006316:	887b      	ldrh	r3, [r7, #2]
 8006318:	1ad3      	subs	r3, r2, r3
 800631a:	b29b      	uxth	r3, r3
 800631c:	807b      	strh	r3, [r7, #2]
        x0 = x0 - x1;
 800631e:	88fa      	ldrh	r2, [r7, #6]
 8006320:	887b      	ldrh	r3, [r7, #2]
 8006322:	1ad3      	subs	r3, r2, r3
 8006324:	b29b      	uxth	r3, r3
 8006326:	80fb      	strh	r3, [r7, #6]
    }

    /* Make sure y0 is smaller than y1. */
    if (y0 > y1) {
 8006328:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800632c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8006330:	429a      	cmp	r2, r3
 8006332:	dd0e      	ble.n	8006352 <hagl_fill_rectangle+0x72>
        y0 = y0 + y1;
 8006334:	88ba      	ldrh	r2, [r7, #4]
 8006336:	883b      	ldrh	r3, [r7, #0]
 8006338:	4413      	add	r3, r2
 800633a:	b29b      	uxth	r3, r3
 800633c:	80bb      	strh	r3, [r7, #4]
        y1 = y0 - y1;
 800633e:	88ba      	ldrh	r2, [r7, #4]
 8006340:	883b      	ldrh	r3, [r7, #0]
 8006342:	1ad3      	subs	r3, r2, r3
 8006344:	b29b      	uxth	r3, r3
 8006346:	803b      	strh	r3, [r7, #0]
        y0 = y0 - y1;
 8006348:	88ba      	ldrh	r2, [r7, #4]
 800634a:	883b      	ldrh	r3, [r7, #0]
 800634c:	1ad3      	subs	r3, r2, r3
 800634e:	b29b      	uxth	r3, r3
 8006350:	80bb      	strh	r3, [r7, #4]
    }

    /* x1 or y1 is before the edge, nothing to do. */
    if ((x1 < clip_window.x0) || (y1 < clip_window.y0))  {
 8006352:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006356:	4a33      	ldr	r2, [pc, #204]	@ (8006424 <hagl_fill_rectangle+0x144>)
 8006358:	8812      	ldrh	r2, [r2, #0]
 800635a:	4293      	cmp	r3, r2
 800635c:	db5b      	blt.n	8006416 <hagl_fill_rectangle+0x136>
 800635e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8006362:	4a30      	ldr	r2, [pc, #192]	@ (8006424 <hagl_fill_rectangle+0x144>)
 8006364:	8852      	ldrh	r2, [r2, #2]
 8006366:	4293      	cmp	r3, r2
 8006368:	db55      	blt.n	8006416 <hagl_fill_rectangle+0x136>
        return;
    }

    /* x0 or y0 is after the edge, nothing to do. */
    if ((x0 > clip_window.x1) || (y0 > clip_window.y1)) {
 800636a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800636e:	4a2d      	ldr	r2, [pc, #180]	@ (8006424 <hagl_fill_rectangle+0x144>)
 8006370:	8892      	ldrh	r2, [r2, #4]
 8006372:	4293      	cmp	r3, r2
 8006374:	dc51      	bgt.n	800641a <hagl_fill_rectangle+0x13a>
 8006376:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800637a:	4a2a      	ldr	r2, [pc, #168]	@ (8006424 <hagl_fill_rectangle+0x144>)
 800637c:	88d2      	ldrh	r2, [r2, #6]
 800637e:	4293      	cmp	r3, r2
 8006380:	dc4b      	bgt.n	800641a <hagl_fill_rectangle+0x13a>
        return;
    }

    x0 = max(x0, clip_window.x0);
 8006382:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006386:	4a27      	ldr	r2, [pc, #156]	@ (8006424 <hagl_fill_rectangle+0x144>)
 8006388:	8812      	ldrh	r2, [r2, #0]
 800638a:	4611      	mov	r1, r2
 800638c:	4618      	mov	r0, r3
 800638e:	f7ff fded 	bl	8005f6c <max>
 8006392:	4603      	mov	r3, r0
 8006394:	80fb      	strh	r3, [r7, #6]
    y0 = max(y0, clip_window.y0);
 8006396:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800639a:	4a22      	ldr	r2, [pc, #136]	@ (8006424 <hagl_fill_rectangle+0x144>)
 800639c:	8852      	ldrh	r2, [r2, #2]
 800639e:	4611      	mov	r1, r2
 80063a0:	4618      	mov	r0, r3
 80063a2:	f7ff fde3 	bl	8005f6c <max>
 80063a6:	4603      	mov	r3, r0
 80063a8:	80bb      	strh	r3, [r7, #4]
    x1 = min(x1, clip_window.x1);
 80063aa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80063ae:	4a1d      	ldr	r2, [pc, #116]	@ (8006424 <hagl_fill_rectangle+0x144>)
 80063b0:	8892      	ldrh	r2, [r2, #4]
 80063b2:	4611      	mov	r1, r2
 80063b4:	4618      	mov	r0, r3
 80063b6:	f7ff fdc7 	bl	8005f48 <min>
 80063ba:	4603      	mov	r3, r0
 80063bc:	807b      	strh	r3, [r7, #2]
    y1 = min(y1, clip_window.y1);
 80063be:	f9b7 3000 	ldrsh.w	r3, [r7]
 80063c2:	4a18      	ldr	r2, [pc, #96]	@ (8006424 <hagl_fill_rectangle+0x144>)
 80063c4:	88d2      	ldrh	r2, [r2, #6]
 80063c6:	4611      	mov	r1, r2
 80063c8:	4618      	mov	r0, r3
 80063ca:	f7ff fdbd 	bl	8005f48 <min>
 80063ce:	4603      	mov	r3, r0
 80063d0:	803b      	strh	r3, [r7, #0]

    uint16_t width = x1 - x0 + 1;
 80063d2:	887a      	ldrh	r2, [r7, #2]
 80063d4:	88fb      	ldrh	r3, [r7, #6]
 80063d6:	1ad3      	subs	r3, r2, r3
 80063d8:	b29b      	uxth	r3, r3
 80063da:	3301      	adds	r3, #1
 80063dc:	81bb      	strh	r3, [r7, #12]
    uint16_t height = y1 - y0 + 1;
 80063de:	883a      	ldrh	r2, [r7, #0]
 80063e0:	88bb      	ldrh	r3, [r7, #4]
 80063e2:	1ad3      	subs	r3, r2, r3
 80063e4:	b29b      	uxth	r3, r3
 80063e6:	3301      	adds	r3, #1
 80063e8:	817b      	strh	r3, [r7, #10]

    for (uint16_t i = 0; i < height; i++) {
 80063ea:	2300      	movs	r3, #0
 80063ec:	81fb      	strh	r3, [r7, #14]
 80063ee:	e00d      	b.n	800640c <hagl_fill_rectangle+0x12c>
#ifdef HAGL_HAS_HAL_HLINE
        /* Already clipped so can call HAL directly. */
        hagl_hal_hline(x0, y0 + i, width, color);
#else
        hagl_draw_hline(x0, y0 + i, width, color);
 80063f0:	88ba      	ldrh	r2, [r7, #4]
 80063f2:	89fb      	ldrh	r3, [r7, #14]
 80063f4:	4413      	add	r3, r2
 80063f6:	b29b      	uxth	r3, r3
 80063f8:	b219      	sxth	r1, r3
 80063fa:	8c3b      	ldrh	r3, [r7, #32]
 80063fc:	89ba      	ldrh	r2, [r7, #12]
 80063fe:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8006402:	f7ff fdf7 	bl	8005ff4 <hagl_draw_hline>
    for (uint16_t i = 0; i < height; i++) {
 8006406:	89fb      	ldrh	r3, [r7, #14]
 8006408:	3301      	adds	r3, #1
 800640a:	81fb      	strh	r3, [r7, #14]
 800640c:	89fa      	ldrh	r2, [r7, #14]
 800640e:	897b      	ldrh	r3, [r7, #10]
 8006410:	429a      	cmp	r2, r3
 8006412:	d3ed      	bcc.n	80063f0 <hagl_fill_rectangle+0x110>
 8006414:	e002      	b.n	800641c <hagl_fill_rectangle+0x13c>
        return;
 8006416:	bf00      	nop
 8006418:	e000      	b.n	800641c <hagl_fill_rectangle+0x13c>
        return;
 800641a:	bf00      	nop
#endif
    }
}
 800641c:	3714      	adds	r7, #20
 800641e:	46bd      	mov	sp, r7
 8006420:	bd90      	pop	{r4, r7, pc}
 8006422:	bf00      	nop
 8006424:	2000020c 	.word	0x2000020c

08006428 <hagl_put_char>:

    return 0;
}

uint8_t hagl_put_char(wchar_t code, int16_t x0, int16_t y0, color_t color, const uint8_t *font)
{
 8006428:	b590      	push	{r4, r7, lr}
 800642a:	f5ad 5d81 	sub.w	sp, sp, #4128	@ 0x1020
 800642e:	b085      	sub	sp, #20
 8006430:	af00      	add	r7, sp, #0
 8006432:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8006436:	f844 0c24 	str.w	r0, [r4, #-36]
 800643a:	460c      	mov	r4, r1
 800643c:	4610      	mov	r0, r2
 800643e:	4619      	mov	r1, r3
 8006440:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006444:	4622      	mov	r2, r4
 8006446:	f823 2c26 	strh.w	r2, [r3, #-38]
 800644a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800644e:	4602      	mov	r2, r0
 8006450:	f823 2c28 	strh.w	r2, [r3, #-40]
 8006454:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006458:	460a      	mov	r2, r1
 800645a:	f823 2c2a 	strh.w	r2, [r3, #-42]
    uint8_t set, status;
    color_t buffer[HAGL_CHAR_BUFFER_SIZE];
    bitmap_t bitmap;
    fontx_glyph_t glyph;

    status = fontx_glyph(&glyph, code, font);
 800645e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006462:	4619      	mov	r1, r3
 8006464:	f107 0310 	add.w	r3, r7, #16
 8006468:	f507 5282 	add.w	r2, r7, #4160	@ 0x1040
 800646c:	6812      	ldr	r2, [r2, #0]
 800646e:	f851 1c24 	ldr.w	r1, [r1, #-36]
 8006472:	4618      	mov	r0, r3
 8006474:	f7ff fcd6 	bl	8005e24 <fontx_glyph>
 8006478:	4603      	mov	r3, r0
 800647a:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800647e:	f102 0209 	add.w	r2, r2, #9
 8006482:	7013      	strb	r3, [r2, #0]

    if (0 != status) {
 8006484:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8006488:	f103 0309 	add.w	r3, r3, #9
 800648c:	781b      	ldrb	r3, [r3, #0]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d001      	beq.n	8006496 <hagl_put_char+0x6e>
        return 0;
 8006492:	2300      	movs	r3, #0
 8006494:	e0c0      	b.n	8006618 <hagl_put_char+0x1f0>
    }

    bitmap.width = glyph.width,
 8006496:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800649a:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 800649e:	461a      	mov	r2, r3
 80064a0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80064a4:	f823 2c18 	strh.w	r2, [r3, #-24]
    bitmap.height = glyph.height,
 80064a8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80064ac:	f813 3c1f 	ldrb.w	r3, [r3, #-31]
 80064b0:	461a      	mov	r2, r3
 80064b2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80064b6:	f823 2c16 	strh.w	r2, [r3, #-22]
    bitmap.depth = DISPLAY_DEPTH,
 80064ba:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80064be:	2210      	movs	r2, #16
 80064c0:	f803 2c12 	strb.w	r2, [r3, #-18]

    bitmap_init(&bitmap, (uint8_t *)buffer);
 80064c4:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80064c8:	3a08      	subs	r2, #8
 80064ca:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80064ce:	3b18      	subs	r3, #24
 80064d0:	4611      	mov	r1, r2
 80064d2:	4618      	mov	r0, r3
 80064d4:	f7ff fb0e 	bl	8005af4 <bitmap_init>

    color_t *ptr = (color_t *) bitmap.buffer;
 80064d8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80064dc:	f853 3c0c 	ldr.w	r3, [r3, #-12]
 80064e0:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80064e4:	f102 020c 	add.w	r2, r2, #12
 80064e8:	6013      	str	r3, [r2, #0]

    for (uint8_t y = 0; y < glyph.height; y++) {
 80064ea:	2300      	movs	r3, #0
 80064ec:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80064f0:	f102 020b 	add.w	r2, r2, #11
 80064f4:	7013      	strb	r3, [r2, #0]
 80064f6:	e071      	b.n	80065dc <hagl_put_char+0x1b4>
        for (uint8_t x = 0; x < glyph.width; x++) {
 80064f8:	2300      	movs	r3, #0
 80064fa:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80064fe:	f102 020a 	add.w	r2, r2, #10
 8006502:	7013      	strb	r3, [r2, #0]
 8006504:	e047      	b.n	8006596 <hagl_put_char+0x16e>
            set = *(glyph.buffer) & (0x80 >> (x % 8));
 8006506:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800650a:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 800650e:	781b      	ldrb	r3, [r3, #0]
 8006510:	b25a      	sxtb	r2, r3
 8006512:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8006516:	f103 030a 	add.w	r3, r3, #10
 800651a:	781b      	ldrb	r3, [r3, #0]
 800651c:	f003 0307 	and.w	r3, r3, #7
 8006520:	2180      	movs	r1, #128	@ 0x80
 8006522:	fa41 f303 	asr.w	r3, r1, r3
 8006526:	b25b      	sxtb	r3, r3
 8006528:	4013      	ands	r3, r2
 800652a:	b25b      	sxtb	r3, r3
 800652c:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8006530:	f102 0208 	add.w	r2, r2, #8
 8006534:	7013      	strb	r3, [r2, #0]
            if (set) {
 8006536:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800653a:	f103 0308 	add.w	r3, r3, #8
 800653e:	781b      	ldrb	r3, [r3, #0]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d010      	beq.n	8006566 <hagl_put_char+0x13e>
                *(ptr++) = color;
 8006544:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8006548:	f103 030c 	add.w	r3, r3, #12
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	1c9a      	adds	r2, r3, #2
 8006550:	f507 5181 	add.w	r1, r7, #4128	@ 0x1020
 8006554:	f101 010c 	add.w	r1, r1, #12
 8006558:	600a      	str	r2, [r1, #0]
 800655a:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800655e:	f832 2c2a 	ldrh.w	r2, [r2, #-42]
 8006562:	801a      	strh	r2, [r3, #0]
 8006564:	e00c      	b.n	8006580 <hagl_put_char+0x158>
            } else {
                *(ptr++) = 0x0000;
 8006566:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800656a:	f103 030c 	add.w	r3, r3, #12
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	1c9a      	adds	r2, r3, #2
 8006572:	f507 5181 	add.w	r1, r7, #4128	@ 0x1020
 8006576:	f101 010c 	add.w	r1, r1, #12
 800657a:	600a      	str	r2, [r1, #0]
 800657c:	2200      	movs	r2, #0
 800657e:	801a      	strh	r2, [r3, #0]
        for (uint8_t x = 0; x < glyph.width; x++) {
 8006580:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8006584:	f103 030a 	add.w	r3, r3, #10
 8006588:	781b      	ldrb	r3, [r3, #0]
 800658a:	3301      	adds	r3, #1
 800658c:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8006590:	f102 020a 	add.w	r2, r2, #10
 8006594:	7013      	strb	r3, [r2, #0]
 8006596:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800659a:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 800659e:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80065a2:	f102 020a 	add.w	r2, r2, #10
 80065a6:	7812      	ldrb	r2, [r2, #0]
 80065a8:	429a      	cmp	r2, r3
 80065aa:	d3ac      	bcc.n	8006506 <hagl_put_char+0xde>
            }
        }
        glyph.buffer += glyph.pitch;
 80065ac:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80065b0:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80065b4:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80065b8:	f812 2c1d 	ldrb.w	r2, [r2, #-29]
 80065bc:	4413      	add	r3, r2
 80065be:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80065c2:	f842 3c1c 	str.w	r3, [r2, #-28]
    for (uint8_t y = 0; y < glyph.height; y++) {
 80065c6:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80065ca:	f103 030b 	add.w	r3, r3, #11
 80065ce:	781b      	ldrb	r3, [r3, #0]
 80065d0:	3301      	adds	r3, #1
 80065d2:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80065d6:	f102 020b 	add.w	r2, r2, #11
 80065da:	7013      	strb	r3, [r2, #0]
 80065dc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80065e0:	f813 3c1f 	ldrb.w	r3, [r3, #-31]
 80065e4:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80065e8:	f102 020b 	add.w	r2, r2, #11
 80065ec:	7812      	ldrb	r2, [r2, #0]
 80065ee:	429a      	cmp	r2, r3
 80065f0:	d382      	bcc.n	80064f8 <hagl_put_char+0xd0>
    }

    hagl_blit(x0, y0, &bitmap);
 80065f2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80065f6:	3b18      	subs	r3, #24
 80065f8:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 80065fc:	f932 1c28 	ldrsh.w	r1, [r2, #-40]
 8006600:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8006604:	f932 0c26 	ldrsh.w	r0, [r2, #-38]
 8006608:	461a      	mov	r2, r3
 800660a:	f000 f85a 	bl	80066c2 <hagl_blit>

    return bitmap.width;
 800660e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006612:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8006616:	b2db      	uxtb	r3, r3
}
 8006618:	4618      	mov	r0, r3
 800661a:	f507 5781 	add.w	r7, r7, #4128	@ 0x1020
 800661e:	3714      	adds	r7, #20
 8006620:	46bd      	mov	sp, r7
 8006622:	bd90      	pop	{r4, r7, pc}

08006624 <hagl_put_text>:
 * Write a string of text by calling hagl_put_char() repeadetly. CR and LF
 * continue from the next line.
 */

uint16_t hagl_put_text(const wchar_t *str, int16_t x0, int16_t y0, color_t color, const unsigned char *font)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b08c      	sub	sp, #48	@ 0x30
 8006628:	af02      	add	r7, sp, #8
 800662a:	60f8      	str	r0, [r7, #12]
 800662c:	4608      	mov	r0, r1
 800662e:	4611      	mov	r1, r2
 8006630:	461a      	mov	r2, r3
 8006632:	4603      	mov	r3, r0
 8006634:	817b      	strh	r3, [r7, #10]
 8006636:	460b      	mov	r3, r1
 8006638:	813b      	strh	r3, [r7, #8]
 800663a:	4613      	mov	r3, r2
 800663c:	80fb      	strh	r3, [r7, #6]
    wchar_t temp;
    uint8_t status;
    uint16_t original = x0;
 800663e:	897b      	ldrh	r3, [r7, #10]
 8006640:	84fb      	strh	r3, [r7, #38]	@ 0x26
    fontx_meta_t meta;

    status = fontx_meta(&meta, font);
 8006642:	f107 0314 	add.w	r3, r7, #20
 8006646:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006648:	4618      	mov	r0, r3
 800664a:	f7ff fbcb 	bl	8005de4 <fontx_meta>
 800664e:	4603      	mov	r3, r0
 8006650:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    if (0 != status) {
 8006654:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006658:	2b00      	cmp	r3, #0
 800665a:	d001      	beq.n	8006660 <hagl_put_text+0x3c>
        return 0;
 800665c:	2300      	movs	r3, #0
 800665e:	e02c      	b.n	80066ba <hagl_put_text+0x96>
    }

    do {
        temp = *str++;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	1d1a      	adds	r2, r3, #4
 8006664:	60fa      	str	r2, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	623b      	str	r3, [r7, #32]
        if (13 == temp || 10 == temp) {
 800666a:	6a3b      	ldr	r3, [r7, #32]
 800666c:	2b0d      	cmp	r3, #13
 800666e:	d002      	beq.n	8006676 <hagl_put_text+0x52>
 8006670:	6a3b      	ldr	r3, [r7, #32]
 8006672:	2b0a      	cmp	r3, #10
 8006674:	d108      	bne.n	8006688 <hagl_put_text+0x64>
            x0 = 0;
 8006676:	2300      	movs	r3, #0
 8006678:	817b      	strh	r3, [r7, #10]
            y0 += meta.height;
 800667a:	7fbb      	ldrb	r3, [r7, #30]
 800667c:	461a      	mov	r2, r3
 800667e:	893b      	ldrh	r3, [r7, #8]
 8006680:	4413      	add	r3, r2
 8006682:	b29b      	uxth	r3, r3
 8006684:	813b      	strh	r3, [r7, #8]
 8006686:	e010      	b.n	80066aa <hagl_put_text+0x86>
        } else {
            x0 += hagl_put_char(temp, x0, y0, color, font);
 8006688:	88f8      	ldrh	r0, [r7, #6]
 800668a:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800668e:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 8006692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006694:	9300      	str	r3, [sp, #0]
 8006696:	4603      	mov	r3, r0
 8006698:	6a38      	ldr	r0, [r7, #32]
 800669a:	f7ff fec5 	bl	8006428 <hagl_put_char>
 800669e:	4603      	mov	r3, r0
 80066a0:	461a      	mov	r2, r3
 80066a2:	897b      	ldrh	r3, [r7, #10]
 80066a4:	4413      	add	r3, r2
 80066a6:	b29b      	uxth	r3, r3
 80066a8:	817b      	strh	r3, [r7, #10]
        }
    } while (*str != 0);
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d1d6      	bne.n	8006660 <hagl_put_text+0x3c>

    return x0 - original;
 80066b2:	897a      	ldrh	r2, [r7, #10]
 80066b4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80066b6:	1ad3      	subs	r3, r2, r3
 80066b8:	b29b      	uxth	r3, r3
}
 80066ba:	4618      	mov	r0, r3
 80066bc:	3728      	adds	r7, #40	@ 0x28
 80066be:	46bd      	mov	sp, r7
 80066c0:	bd80      	pop	{r7, pc}

080066c2 <hagl_blit>:
 * configurable source and destination see the file blit.c.
 *
 * TODO: Handle transparency.
 */

void hagl_blit(int16_t x0, int16_t y0, bitmap_t *source) {
 80066c2:	b580      	push	{r7, lr}
 80066c4:	b086      	sub	sp, #24
 80066c6:	af00      	add	r7, sp, #0
 80066c8:	4603      	mov	r3, r0
 80066ca:	603a      	str	r2, [r7, #0]
 80066cc:	80fb      	strh	r3, [r7, #6]
 80066ce:	460b      	mov	r3, r1
 80066d0:	80bb      	strh	r3, [r7, #4]
        /* Inside of bounds, can use HAL provided blit. */
        hagl_hal_blit(x0, y0, source);
    }
#else
    color_t color;
    color_t *ptr = (color_t *) source->buffer;
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	68db      	ldr	r3, [r3, #12]
 80066d6:	617b      	str	r3, [r7, #20]

    for (uint16_t y = 0; y < source->height; y++) {
 80066d8:	2300      	movs	r3, #0
 80066da:	827b      	strh	r3, [r7, #18]
 80066dc:	e020      	b.n	8006720 <hagl_blit+0x5e>
        for (uint16_t x = 0; x < source->width; x++) {
 80066de:	2300      	movs	r3, #0
 80066e0:	823b      	strh	r3, [r7, #16]
 80066e2:	e015      	b.n	8006710 <hagl_blit+0x4e>
            color = *(ptr++);
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	1c9a      	adds	r2, r3, #2
 80066e8:	617a      	str	r2, [r7, #20]
 80066ea:	881b      	ldrh	r3, [r3, #0]
 80066ec:	81fb      	strh	r3, [r7, #14]
            hagl_put_pixel(x0 + x, y0 + y, color);
 80066ee:	88fa      	ldrh	r2, [r7, #6]
 80066f0:	8a3b      	ldrh	r3, [r7, #16]
 80066f2:	4413      	add	r3, r2
 80066f4:	b29b      	uxth	r3, r3
 80066f6:	b218      	sxth	r0, r3
 80066f8:	88ba      	ldrh	r2, [r7, #4]
 80066fa:	8a7b      	ldrh	r3, [r7, #18]
 80066fc:	4413      	add	r3, r2
 80066fe:	b29b      	uxth	r3, r3
 8006700:	b21b      	sxth	r3, r3
 8006702:	89fa      	ldrh	r2, [r7, #14]
 8006704:	4619      	mov	r1, r3
 8006706:	f7ff fc43 	bl	8005f90 <hagl_put_pixel>
        for (uint16_t x = 0; x < source->width; x++) {
 800670a:	8a3b      	ldrh	r3, [r7, #16]
 800670c:	3301      	adds	r3, #1
 800670e:	823b      	strh	r3, [r7, #16]
 8006710:	683b      	ldr	r3, [r7, #0]
 8006712:	881b      	ldrh	r3, [r3, #0]
 8006714:	8a3a      	ldrh	r2, [r7, #16]
 8006716:	429a      	cmp	r2, r3
 8006718:	d3e4      	bcc.n	80066e4 <hagl_blit+0x22>
    for (uint16_t y = 0; y < source->height; y++) {
 800671a:	8a7b      	ldrh	r3, [r7, #18]
 800671c:	3301      	adds	r3, #1
 800671e:	827b      	strh	r3, [r7, #18]
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	885b      	ldrh	r3, [r3, #2]
 8006724:	8a7a      	ldrh	r2, [r7, #18]
 8006726:	429a      	cmp	r2, r3
 8006728:	d3d9      	bcc.n	80066de <hagl_blit+0x1c>
        }
    }
#endif
};
 800672a:	bf00      	nop
 800672c:	bf00      	nop
 800672e:	3718      	adds	r7, #24
 8006730:	46bd      	mov	sp, r7
 8006732:	bd80      	pop	{r7, pc}

08006734 <hagl_draw_circle>:
        clip_window.x0, clip_window.y0, clip_window.x1, clip_window.y1,
        0x00
    );
}

void hagl_draw_circle(int16_t xc, int16_t yc, int16_t r, color_t color) {
 8006734:	b590      	push	{r4, r7, lr}
 8006736:	b085      	sub	sp, #20
 8006738:	af00      	add	r7, sp, #0
 800673a:	4604      	mov	r4, r0
 800673c:	4608      	mov	r0, r1
 800673e:	4611      	mov	r1, r2
 8006740:	461a      	mov	r2, r3
 8006742:	4623      	mov	r3, r4
 8006744:	80fb      	strh	r3, [r7, #6]
 8006746:	4603      	mov	r3, r0
 8006748:	80bb      	strh	r3, [r7, #4]
 800674a:	460b      	mov	r3, r1
 800674c:	807b      	strh	r3, [r7, #2]
 800674e:	4613      	mov	r3, r2
 8006750:	803b      	strh	r3, [r7, #0]
    int16_t x = 0;
 8006752:	2300      	movs	r3, #0
 8006754:	81fb      	strh	r3, [r7, #14]
    int16_t y = r;
 8006756:	887b      	ldrh	r3, [r7, #2]
 8006758:	81bb      	strh	r3, [r7, #12]
    int16_t d = 3 - 2 * r;
 800675a:	887b      	ldrh	r3, [r7, #2]
 800675c:	005b      	lsls	r3, r3, #1
 800675e:	b29b      	uxth	r3, r3
 8006760:	f1c3 0303 	rsb	r3, r3, #3
 8006764:	b29b      	uxth	r3, r3
 8006766:	817b      	strh	r3, [r7, #10]

    hagl_put_pixel(xc + x, yc + y, color);
 8006768:	88fa      	ldrh	r2, [r7, #6]
 800676a:	89fb      	ldrh	r3, [r7, #14]
 800676c:	4413      	add	r3, r2
 800676e:	b29b      	uxth	r3, r3
 8006770:	b218      	sxth	r0, r3
 8006772:	88ba      	ldrh	r2, [r7, #4]
 8006774:	89bb      	ldrh	r3, [r7, #12]
 8006776:	4413      	add	r3, r2
 8006778:	b29b      	uxth	r3, r3
 800677a:	b21b      	sxth	r3, r3
 800677c:	883a      	ldrh	r2, [r7, #0]
 800677e:	4619      	mov	r1, r3
 8006780:	f7ff fc06 	bl	8005f90 <hagl_put_pixel>
    hagl_put_pixel(xc - x, yc + y, color);
 8006784:	88fa      	ldrh	r2, [r7, #6]
 8006786:	89fb      	ldrh	r3, [r7, #14]
 8006788:	1ad3      	subs	r3, r2, r3
 800678a:	b29b      	uxth	r3, r3
 800678c:	b218      	sxth	r0, r3
 800678e:	88ba      	ldrh	r2, [r7, #4]
 8006790:	89bb      	ldrh	r3, [r7, #12]
 8006792:	4413      	add	r3, r2
 8006794:	b29b      	uxth	r3, r3
 8006796:	b21b      	sxth	r3, r3
 8006798:	883a      	ldrh	r2, [r7, #0]
 800679a:	4619      	mov	r1, r3
 800679c:	f7ff fbf8 	bl	8005f90 <hagl_put_pixel>
    hagl_put_pixel(xc + x, yc - y, color);
 80067a0:	88fa      	ldrh	r2, [r7, #6]
 80067a2:	89fb      	ldrh	r3, [r7, #14]
 80067a4:	4413      	add	r3, r2
 80067a6:	b29b      	uxth	r3, r3
 80067a8:	b218      	sxth	r0, r3
 80067aa:	88ba      	ldrh	r2, [r7, #4]
 80067ac:	89bb      	ldrh	r3, [r7, #12]
 80067ae:	1ad3      	subs	r3, r2, r3
 80067b0:	b29b      	uxth	r3, r3
 80067b2:	b21b      	sxth	r3, r3
 80067b4:	883a      	ldrh	r2, [r7, #0]
 80067b6:	4619      	mov	r1, r3
 80067b8:	f7ff fbea 	bl	8005f90 <hagl_put_pixel>
    hagl_put_pixel(xc - x, yc - y, color);
 80067bc:	88fa      	ldrh	r2, [r7, #6]
 80067be:	89fb      	ldrh	r3, [r7, #14]
 80067c0:	1ad3      	subs	r3, r2, r3
 80067c2:	b29b      	uxth	r3, r3
 80067c4:	b218      	sxth	r0, r3
 80067c6:	88ba      	ldrh	r2, [r7, #4]
 80067c8:	89bb      	ldrh	r3, [r7, #12]
 80067ca:	1ad3      	subs	r3, r2, r3
 80067cc:	b29b      	uxth	r3, r3
 80067ce:	b21b      	sxth	r3, r3
 80067d0:	883a      	ldrh	r2, [r7, #0]
 80067d2:	4619      	mov	r1, r3
 80067d4:	f7ff fbdc 	bl	8005f90 <hagl_put_pixel>
    hagl_put_pixel(xc + y, yc + x, color);
 80067d8:	88fa      	ldrh	r2, [r7, #6]
 80067da:	89bb      	ldrh	r3, [r7, #12]
 80067dc:	4413      	add	r3, r2
 80067de:	b29b      	uxth	r3, r3
 80067e0:	b218      	sxth	r0, r3
 80067e2:	88ba      	ldrh	r2, [r7, #4]
 80067e4:	89fb      	ldrh	r3, [r7, #14]
 80067e6:	4413      	add	r3, r2
 80067e8:	b29b      	uxth	r3, r3
 80067ea:	b21b      	sxth	r3, r3
 80067ec:	883a      	ldrh	r2, [r7, #0]
 80067ee:	4619      	mov	r1, r3
 80067f0:	f7ff fbce 	bl	8005f90 <hagl_put_pixel>
    hagl_put_pixel(xc - y, yc + x, color);
 80067f4:	88fa      	ldrh	r2, [r7, #6]
 80067f6:	89bb      	ldrh	r3, [r7, #12]
 80067f8:	1ad3      	subs	r3, r2, r3
 80067fa:	b29b      	uxth	r3, r3
 80067fc:	b218      	sxth	r0, r3
 80067fe:	88ba      	ldrh	r2, [r7, #4]
 8006800:	89fb      	ldrh	r3, [r7, #14]
 8006802:	4413      	add	r3, r2
 8006804:	b29b      	uxth	r3, r3
 8006806:	b21b      	sxth	r3, r3
 8006808:	883a      	ldrh	r2, [r7, #0]
 800680a:	4619      	mov	r1, r3
 800680c:	f7ff fbc0 	bl	8005f90 <hagl_put_pixel>
    hagl_put_pixel(xc + y, yc - x, color);
 8006810:	88fa      	ldrh	r2, [r7, #6]
 8006812:	89bb      	ldrh	r3, [r7, #12]
 8006814:	4413      	add	r3, r2
 8006816:	b29b      	uxth	r3, r3
 8006818:	b218      	sxth	r0, r3
 800681a:	88ba      	ldrh	r2, [r7, #4]
 800681c:	89fb      	ldrh	r3, [r7, #14]
 800681e:	1ad3      	subs	r3, r2, r3
 8006820:	b29b      	uxth	r3, r3
 8006822:	b21b      	sxth	r3, r3
 8006824:	883a      	ldrh	r2, [r7, #0]
 8006826:	4619      	mov	r1, r3
 8006828:	f7ff fbb2 	bl	8005f90 <hagl_put_pixel>
    hagl_put_pixel(xc - y, yc - x, color);
 800682c:	88fa      	ldrh	r2, [r7, #6]
 800682e:	89bb      	ldrh	r3, [r7, #12]
 8006830:	1ad3      	subs	r3, r2, r3
 8006832:	b29b      	uxth	r3, r3
 8006834:	b218      	sxth	r0, r3
 8006836:	88ba      	ldrh	r2, [r7, #4]
 8006838:	89fb      	ldrh	r3, [r7, #14]
 800683a:	1ad3      	subs	r3, r2, r3
 800683c:	b29b      	uxth	r3, r3
 800683e:	b21b      	sxth	r3, r3
 8006840:	883a      	ldrh	r2, [r7, #0]
 8006842:	4619      	mov	r1, r3
 8006844:	f7ff fba4 	bl	8005f90 <hagl_put_pixel>

    while (y >= x) {
 8006848:	e097      	b.n	800697a <hagl_draw_circle+0x246>
        x++;
 800684a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800684e:	b29b      	uxth	r3, r3
 8006850:	3301      	adds	r3, #1
 8006852:	b29b      	uxth	r3, r3
 8006854:	81fb      	strh	r3, [r7, #14]

        if (d > 0) {
 8006856:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800685a:	2b00      	cmp	r3, #0
 800685c:	dd14      	ble.n	8006888 <hagl_draw_circle+0x154>
            y--;
 800685e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006862:	b29b      	uxth	r3, r3
 8006864:	3b01      	subs	r3, #1
 8006866:	b29b      	uxth	r3, r3
 8006868:	81bb      	strh	r3, [r7, #12]
            d = d + 4 * (x - y) + 10;
 800686a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800686e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006872:	1ad3      	subs	r3, r2, r3
 8006874:	b29b      	uxth	r3, r3
 8006876:	009b      	lsls	r3, r3, #2
 8006878:	b29a      	uxth	r2, r3
 800687a:	897b      	ldrh	r3, [r7, #10]
 800687c:	4413      	add	r3, r2
 800687e:	b29b      	uxth	r3, r3
 8006880:	330a      	adds	r3, #10
 8006882:	b29b      	uxth	r3, r3
 8006884:	817b      	strh	r3, [r7, #10]
 8006886:	e008      	b.n	800689a <hagl_draw_circle+0x166>
        } else {
            d = d + 4 * x + 6;
 8006888:	89fb      	ldrh	r3, [r7, #14]
 800688a:	009b      	lsls	r3, r3, #2
 800688c:	b29a      	uxth	r2, r3
 800688e:	897b      	ldrh	r3, [r7, #10]
 8006890:	4413      	add	r3, r2
 8006892:	b29b      	uxth	r3, r3
 8006894:	3306      	adds	r3, #6
 8006896:	b29b      	uxth	r3, r3
 8006898:	817b      	strh	r3, [r7, #10]
        }

        hagl_put_pixel(xc + x, yc + y, color);
 800689a:	88fa      	ldrh	r2, [r7, #6]
 800689c:	89fb      	ldrh	r3, [r7, #14]
 800689e:	4413      	add	r3, r2
 80068a0:	b29b      	uxth	r3, r3
 80068a2:	b218      	sxth	r0, r3
 80068a4:	88ba      	ldrh	r2, [r7, #4]
 80068a6:	89bb      	ldrh	r3, [r7, #12]
 80068a8:	4413      	add	r3, r2
 80068aa:	b29b      	uxth	r3, r3
 80068ac:	b21b      	sxth	r3, r3
 80068ae:	883a      	ldrh	r2, [r7, #0]
 80068b0:	4619      	mov	r1, r3
 80068b2:	f7ff fb6d 	bl	8005f90 <hagl_put_pixel>
        hagl_put_pixel(xc - x, yc + y, color);
 80068b6:	88fa      	ldrh	r2, [r7, #6]
 80068b8:	89fb      	ldrh	r3, [r7, #14]
 80068ba:	1ad3      	subs	r3, r2, r3
 80068bc:	b29b      	uxth	r3, r3
 80068be:	b218      	sxth	r0, r3
 80068c0:	88ba      	ldrh	r2, [r7, #4]
 80068c2:	89bb      	ldrh	r3, [r7, #12]
 80068c4:	4413      	add	r3, r2
 80068c6:	b29b      	uxth	r3, r3
 80068c8:	b21b      	sxth	r3, r3
 80068ca:	883a      	ldrh	r2, [r7, #0]
 80068cc:	4619      	mov	r1, r3
 80068ce:	f7ff fb5f 	bl	8005f90 <hagl_put_pixel>
        hagl_put_pixel(xc + x, yc - y, color);
 80068d2:	88fa      	ldrh	r2, [r7, #6]
 80068d4:	89fb      	ldrh	r3, [r7, #14]
 80068d6:	4413      	add	r3, r2
 80068d8:	b29b      	uxth	r3, r3
 80068da:	b218      	sxth	r0, r3
 80068dc:	88ba      	ldrh	r2, [r7, #4]
 80068de:	89bb      	ldrh	r3, [r7, #12]
 80068e0:	1ad3      	subs	r3, r2, r3
 80068e2:	b29b      	uxth	r3, r3
 80068e4:	b21b      	sxth	r3, r3
 80068e6:	883a      	ldrh	r2, [r7, #0]
 80068e8:	4619      	mov	r1, r3
 80068ea:	f7ff fb51 	bl	8005f90 <hagl_put_pixel>
        hagl_put_pixel(xc - x, yc - y, color);
 80068ee:	88fa      	ldrh	r2, [r7, #6]
 80068f0:	89fb      	ldrh	r3, [r7, #14]
 80068f2:	1ad3      	subs	r3, r2, r3
 80068f4:	b29b      	uxth	r3, r3
 80068f6:	b218      	sxth	r0, r3
 80068f8:	88ba      	ldrh	r2, [r7, #4]
 80068fa:	89bb      	ldrh	r3, [r7, #12]
 80068fc:	1ad3      	subs	r3, r2, r3
 80068fe:	b29b      	uxth	r3, r3
 8006900:	b21b      	sxth	r3, r3
 8006902:	883a      	ldrh	r2, [r7, #0]
 8006904:	4619      	mov	r1, r3
 8006906:	f7ff fb43 	bl	8005f90 <hagl_put_pixel>
        hagl_put_pixel(xc + y, yc + x, color);
 800690a:	88fa      	ldrh	r2, [r7, #6]
 800690c:	89bb      	ldrh	r3, [r7, #12]
 800690e:	4413      	add	r3, r2
 8006910:	b29b      	uxth	r3, r3
 8006912:	b218      	sxth	r0, r3
 8006914:	88ba      	ldrh	r2, [r7, #4]
 8006916:	89fb      	ldrh	r3, [r7, #14]
 8006918:	4413      	add	r3, r2
 800691a:	b29b      	uxth	r3, r3
 800691c:	b21b      	sxth	r3, r3
 800691e:	883a      	ldrh	r2, [r7, #0]
 8006920:	4619      	mov	r1, r3
 8006922:	f7ff fb35 	bl	8005f90 <hagl_put_pixel>
        hagl_put_pixel(xc - y, yc + x, color);
 8006926:	88fa      	ldrh	r2, [r7, #6]
 8006928:	89bb      	ldrh	r3, [r7, #12]
 800692a:	1ad3      	subs	r3, r2, r3
 800692c:	b29b      	uxth	r3, r3
 800692e:	b218      	sxth	r0, r3
 8006930:	88ba      	ldrh	r2, [r7, #4]
 8006932:	89fb      	ldrh	r3, [r7, #14]
 8006934:	4413      	add	r3, r2
 8006936:	b29b      	uxth	r3, r3
 8006938:	b21b      	sxth	r3, r3
 800693a:	883a      	ldrh	r2, [r7, #0]
 800693c:	4619      	mov	r1, r3
 800693e:	f7ff fb27 	bl	8005f90 <hagl_put_pixel>
        hagl_put_pixel(xc + y, yc - x, color);
 8006942:	88fa      	ldrh	r2, [r7, #6]
 8006944:	89bb      	ldrh	r3, [r7, #12]
 8006946:	4413      	add	r3, r2
 8006948:	b29b      	uxth	r3, r3
 800694a:	b218      	sxth	r0, r3
 800694c:	88ba      	ldrh	r2, [r7, #4]
 800694e:	89fb      	ldrh	r3, [r7, #14]
 8006950:	1ad3      	subs	r3, r2, r3
 8006952:	b29b      	uxth	r3, r3
 8006954:	b21b      	sxth	r3, r3
 8006956:	883a      	ldrh	r2, [r7, #0]
 8006958:	4619      	mov	r1, r3
 800695a:	f7ff fb19 	bl	8005f90 <hagl_put_pixel>
        hagl_put_pixel(xc - y, yc - x, color);
 800695e:	88fa      	ldrh	r2, [r7, #6]
 8006960:	89bb      	ldrh	r3, [r7, #12]
 8006962:	1ad3      	subs	r3, r2, r3
 8006964:	b29b      	uxth	r3, r3
 8006966:	b218      	sxth	r0, r3
 8006968:	88ba      	ldrh	r2, [r7, #4]
 800696a:	89fb      	ldrh	r3, [r7, #14]
 800696c:	1ad3      	subs	r3, r2, r3
 800696e:	b29b      	uxth	r3, r3
 8006970:	b21b      	sxth	r3, r3
 8006972:	883a      	ldrh	r2, [r7, #0]
 8006974:	4619      	mov	r1, r3
 8006976:	f7ff fb0b 	bl	8005f90 <hagl_put_pixel>
    while (y >= x) {
 800697a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800697e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006982:	429a      	cmp	r2, r3
 8006984:	f6bf af61 	bge.w	800684a <hagl_draw_circle+0x116>
    }
}
 8006988:	bf00      	nop
 800698a:	bf00      	nop
 800698c:	3714      	adds	r7, #20
 800698e:	46bd      	mov	sp, r7
 8006990:	bd90      	pop	{r4, r7, pc}

08006992 <hagl_fill_circle>:

void hagl_fill_circle(int16_t x0, int16_t y0, int16_t r, color_t color) {
 8006992:	b590      	push	{r4, r7, lr}
 8006994:	b085      	sub	sp, #20
 8006996:	af00      	add	r7, sp, #0
 8006998:	4604      	mov	r4, r0
 800699a:	4608      	mov	r0, r1
 800699c:	4611      	mov	r1, r2
 800699e:	461a      	mov	r2, r3
 80069a0:	4623      	mov	r3, r4
 80069a2:	80fb      	strh	r3, [r7, #6]
 80069a4:	4603      	mov	r3, r0
 80069a6:	80bb      	strh	r3, [r7, #4]
 80069a8:	460b      	mov	r3, r1
 80069aa:	807b      	strh	r3, [r7, #2]
 80069ac:	4613      	mov	r3, r2
 80069ae:	803b      	strh	r3, [r7, #0]
    int16_t x = 0;
 80069b0:	2300      	movs	r3, #0
 80069b2:	81fb      	strh	r3, [r7, #14]
    int16_t y = r;
 80069b4:	887b      	ldrh	r3, [r7, #2]
 80069b6:	81bb      	strh	r3, [r7, #12]
    int16_t d = 3 - 2 * r;
 80069b8:	887b      	ldrh	r3, [r7, #2]
 80069ba:	005b      	lsls	r3, r3, #1
 80069bc:	b29b      	uxth	r3, r3
 80069be:	f1c3 0303 	rsb	r3, r3, #3
 80069c2:	b29b      	uxth	r3, r3
 80069c4:	817b      	strh	r3, [r7, #10]

    while (y >= x) {
 80069c6:	e067      	b.n	8006a98 <hagl_fill_circle+0x106>
        hagl_draw_hline(x0 - x, y0 + y, x * 2, color);
 80069c8:	88fa      	ldrh	r2, [r7, #6]
 80069ca:	89fb      	ldrh	r3, [r7, #14]
 80069cc:	1ad3      	subs	r3, r2, r3
 80069ce:	b29b      	uxth	r3, r3
 80069d0:	b218      	sxth	r0, r3
 80069d2:	88ba      	ldrh	r2, [r7, #4]
 80069d4:	89bb      	ldrh	r3, [r7, #12]
 80069d6:	4413      	add	r3, r2
 80069d8:	b29b      	uxth	r3, r3
 80069da:	b219      	sxth	r1, r3
 80069dc:	89fb      	ldrh	r3, [r7, #14]
 80069de:	005b      	lsls	r3, r3, #1
 80069e0:	b29a      	uxth	r2, r3
 80069e2:	883b      	ldrh	r3, [r7, #0]
 80069e4:	f7ff fb06 	bl	8005ff4 <hagl_draw_hline>
        hagl_draw_hline(x0 - x, y0 - y, x * 2, color);
 80069e8:	88fa      	ldrh	r2, [r7, #6]
 80069ea:	89fb      	ldrh	r3, [r7, #14]
 80069ec:	1ad3      	subs	r3, r2, r3
 80069ee:	b29b      	uxth	r3, r3
 80069f0:	b218      	sxth	r0, r3
 80069f2:	88ba      	ldrh	r2, [r7, #4]
 80069f4:	89bb      	ldrh	r3, [r7, #12]
 80069f6:	1ad3      	subs	r3, r2, r3
 80069f8:	b29b      	uxth	r3, r3
 80069fa:	b219      	sxth	r1, r3
 80069fc:	89fb      	ldrh	r3, [r7, #14]
 80069fe:	005b      	lsls	r3, r3, #1
 8006a00:	b29a      	uxth	r2, r3
 8006a02:	883b      	ldrh	r3, [r7, #0]
 8006a04:	f7ff faf6 	bl	8005ff4 <hagl_draw_hline>
        hagl_draw_hline(x0 - y, y0 + x, y * 2, color);
 8006a08:	88fa      	ldrh	r2, [r7, #6]
 8006a0a:	89bb      	ldrh	r3, [r7, #12]
 8006a0c:	1ad3      	subs	r3, r2, r3
 8006a0e:	b29b      	uxth	r3, r3
 8006a10:	b218      	sxth	r0, r3
 8006a12:	88ba      	ldrh	r2, [r7, #4]
 8006a14:	89fb      	ldrh	r3, [r7, #14]
 8006a16:	4413      	add	r3, r2
 8006a18:	b29b      	uxth	r3, r3
 8006a1a:	b219      	sxth	r1, r3
 8006a1c:	89bb      	ldrh	r3, [r7, #12]
 8006a1e:	005b      	lsls	r3, r3, #1
 8006a20:	b29a      	uxth	r2, r3
 8006a22:	883b      	ldrh	r3, [r7, #0]
 8006a24:	f7ff fae6 	bl	8005ff4 <hagl_draw_hline>
        hagl_draw_hline(x0 - y, y0 - x, y * 2, color);
 8006a28:	88fa      	ldrh	r2, [r7, #6]
 8006a2a:	89bb      	ldrh	r3, [r7, #12]
 8006a2c:	1ad3      	subs	r3, r2, r3
 8006a2e:	b29b      	uxth	r3, r3
 8006a30:	b218      	sxth	r0, r3
 8006a32:	88ba      	ldrh	r2, [r7, #4]
 8006a34:	89fb      	ldrh	r3, [r7, #14]
 8006a36:	1ad3      	subs	r3, r2, r3
 8006a38:	b29b      	uxth	r3, r3
 8006a3a:	b219      	sxth	r1, r3
 8006a3c:	89bb      	ldrh	r3, [r7, #12]
 8006a3e:	005b      	lsls	r3, r3, #1
 8006a40:	b29a      	uxth	r2, r3
 8006a42:	883b      	ldrh	r3, [r7, #0]
 8006a44:	f7ff fad6 	bl	8005ff4 <hagl_draw_hline>
        x++;
 8006a48:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006a4c:	b29b      	uxth	r3, r3
 8006a4e:	3301      	adds	r3, #1
 8006a50:	b29b      	uxth	r3, r3
 8006a52:	81fb      	strh	r3, [r7, #14]

        if (d > 0) {
 8006a54:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	dd14      	ble.n	8006a86 <hagl_fill_circle+0xf4>
            y--;
 8006a5c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006a60:	b29b      	uxth	r3, r3
 8006a62:	3b01      	subs	r3, #1
 8006a64:	b29b      	uxth	r3, r3
 8006a66:	81bb      	strh	r3, [r7, #12]
            d = d + 4 * (x - y) + 10;
 8006a68:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8006a6c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006a70:	1ad3      	subs	r3, r2, r3
 8006a72:	b29b      	uxth	r3, r3
 8006a74:	009b      	lsls	r3, r3, #2
 8006a76:	b29a      	uxth	r2, r3
 8006a78:	897b      	ldrh	r3, [r7, #10]
 8006a7a:	4413      	add	r3, r2
 8006a7c:	b29b      	uxth	r3, r3
 8006a7e:	330a      	adds	r3, #10
 8006a80:	b29b      	uxth	r3, r3
 8006a82:	817b      	strh	r3, [r7, #10]
 8006a84:	e008      	b.n	8006a98 <hagl_fill_circle+0x106>
        } else {
            d = d + 4 * x + 6;
 8006a86:	89fb      	ldrh	r3, [r7, #14]
 8006a88:	009b      	lsls	r3, r3, #2
 8006a8a:	b29a      	uxth	r2, r3
 8006a8c:	897b      	ldrh	r3, [r7, #10]
 8006a8e:	4413      	add	r3, r2
 8006a90:	b29b      	uxth	r3, r3
 8006a92:	3306      	adds	r3, #6
 8006a94:	b29b      	uxth	r3, r3
 8006a96:	817b      	strh	r3, [r7, #10]
    while (y >= x) {
 8006a98:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8006a9c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006aa0:	429a      	cmp	r2, r3
 8006aa2:	da91      	bge.n	80069c8 <hagl_fill_circle+0x36>
        }
    }
}
 8006aa4:	bf00      	nop
 8006aa6:	bf00      	nop
 8006aa8:	3714      	adds	r7, #20
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	bd90      	pop	{r4, r7, pc}

08006aae <hagl_draw_polygon>:
        hagl_draw_hline(x0 - wx, y0 + wy, wx * 2, color);
    }
}


void hagl_draw_polygon(int16_t amount, int16_t *vertices, color_t color) {
 8006aae:	b590      	push	{r4, r7, lr}
 8006ab0:	b087      	sub	sp, #28
 8006ab2:	af02      	add	r7, sp, #8
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	6039      	str	r1, [r7, #0]
 8006ab8:	80fb      	strh	r3, [r7, #6]
 8006aba:	4613      	mov	r3, r2
 8006abc:	80bb      	strh	r3, [r7, #4]

    for(int16_t i = 0; i < amount - 1; i++) {
 8006abe:	2300      	movs	r3, #0
 8006ac0:	81fb      	strh	r3, [r7, #14]
 8006ac2:	e02a      	b.n	8006b1a <hagl_draw_polygon+0x6c>
        hagl_draw_line(
            vertices[(i << 1 ) + 0],
 8006ac4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006ac8:	009b      	lsls	r3, r3, #2
 8006aca:	683a      	ldr	r2, [r7, #0]
 8006acc:	4413      	add	r3, r2
        hagl_draw_line(
 8006ace:	f9b3 0000 	ldrsh.w	r0, [r3]
            vertices[(i << 1 ) + 1],
 8006ad2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006ad6:	009b      	lsls	r3, r3, #2
 8006ad8:	3302      	adds	r3, #2
 8006ada:	683a      	ldr	r2, [r7, #0]
 8006adc:	4413      	add	r3, r2
        hagl_draw_line(
 8006ade:	f9b3 1000 	ldrsh.w	r1, [r3]
            vertices[(i << 1 ) + 2],
 8006ae2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006ae6:	3301      	adds	r3, #1
 8006ae8:	009b      	lsls	r3, r3, #2
 8006aea:	683a      	ldr	r2, [r7, #0]
 8006aec:	4413      	add	r3, r2
        hagl_draw_line(
 8006aee:	f9b3 4000 	ldrsh.w	r4, [r3]
            vertices[(i << 1 ) + 3],
 8006af2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006af6:	009b      	lsls	r3, r3, #2
 8006af8:	3306      	adds	r3, #6
 8006afa:	683a      	ldr	r2, [r7, #0]
 8006afc:	4413      	add	r3, r2
        hagl_draw_line(
 8006afe:	f9b3 2000 	ldrsh.w	r2, [r3]
 8006b02:	88bb      	ldrh	r3, [r7, #4]
 8006b04:	9300      	str	r3, [sp, #0]
 8006b06:	4613      	mov	r3, r2
 8006b08:	4622      	mov	r2, r4
 8006b0a:	f7ff fab9 	bl	8006080 <hagl_draw_line>
    for(int16_t i = 0; i < amount - 1; i++) {
 8006b0e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006b12:	b29b      	uxth	r3, r3
 8006b14:	3301      	adds	r3, #1
 8006b16:	b29b      	uxth	r3, r3
 8006b18:	81fb      	strh	r3, [r7, #14]
 8006b1a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8006b1e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006b22:	3b01      	subs	r3, #1
 8006b24:	429a      	cmp	r2, r3
 8006b26:	dbcd      	blt.n	8006ac4 <hagl_draw_polygon+0x16>
            color
        );
    }
    hagl_draw_line(
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	f9b3 0000 	ldrsh.w	r0, [r3]
        vertices[0],
        vertices[1],
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	3302      	adds	r3, #2
    hagl_draw_line(
 8006b32:	f9b3 1000 	ldrsh.w	r1, [r3]
        vertices[(amount <<1 ) - 2],
 8006b36:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006b3a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006b3e:	3b01      	subs	r3, #1
 8006b40:	009b      	lsls	r3, r3, #2
 8006b42:	683a      	ldr	r2, [r7, #0]
 8006b44:	4413      	add	r3, r2
    hagl_draw_line(
 8006b46:	f9b3 4000 	ldrsh.w	r4, [r3]
        vertices[(amount <<1 ) - 1],
 8006b4a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006b4e:	009b      	lsls	r3, r3, #2
 8006b50:	3b02      	subs	r3, #2
 8006b52:	683a      	ldr	r2, [r7, #0]
 8006b54:	4413      	add	r3, r2
    hagl_draw_line(
 8006b56:	f9b3 2000 	ldrsh.w	r2, [r3]
 8006b5a:	88bb      	ldrh	r3, [r7, #4]
 8006b5c:	9300      	str	r3, [sp, #0]
 8006b5e:	4613      	mov	r3, r2
 8006b60:	4622      	mov	r2, r4
 8006b62:	f7ff fa8d 	bl	8006080 <hagl_draw_line>
        color
    );
}
 8006b66:	bf00      	nop
 8006b68:	3714      	adds	r7, #20
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	bd90      	pop	{r4, r7, pc}

08006b6e <hagl_fill_polygon>:

/* Adapted from  http://alienryderflex.com/polygon_fill/ */
void hagl_fill_polygon(int16_t amount, int16_t *vertices, color_t color) {
 8006b6e:	b580      	push	{r7, lr}
 8006b70:	b0ac      	sub	sp, #176	@ 0xb0
 8006b72:	af00      	add	r7, sp, #0
 8006b74:	4603      	mov	r3, r0
 8006b76:	6039      	str	r1, [r7, #0]
 8006b78:	80fb      	strh	r3, [r7, #6]
 8006b7a:	4613      	mov	r3, r2
 8006b7c:	80bb      	strh	r3, [r7, #4]
    float x0;
    float y0;
    float x1;
    float y1;

    int16_t miny = DISPLAY_HEIGHT;
 8006b7e:	2380      	movs	r3, #128	@ 0x80
 8006b80:	f8a7 30ac 	strh.w	r3, [r7, #172]	@ 0xac
    int16_t maxy = 0;
 8006b84:	2300      	movs	r3, #0
 8006b86:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa

    for (uint8_t i = 0; i < amount; i++) {
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	f887 30a9 	strb.w	r3, [r7, #169]	@ 0xa9
 8006b90:	e02e      	b.n	8006bf0 <hagl_fill_polygon+0x82>
        if (miny > vertices[(i << 1) + 1]) {
 8006b92:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8006b96:	009b      	lsls	r3, r3, #2
 8006b98:	3302      	adds	r3, #2
 8006b9a:	683a      	ldr	r2, [r7, #0]
 8006b9c:	4413      	add	r3, r2
 8006b9e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006ba2:	f9b7 20ac 	ldrsh.w	r2, [r7, #172]	@ 0xac
 8006ba6:	429a      	cmp	r2, r3
 8006ba8:	dd08      	ble.n	8006bbc <hagl_fill_polygon+0x4e>
            miny = vertices[(i << 1) + 1];
 8006baa:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8006bae:	009b      	lsls	r3, r3, #2
 8006bb0:	3302      	adds	r3, #2
 8006bb2:	683a      	ldr	r2, [r7, #0]
 8006bb4:	4413      	add	r3, r2
 8006bb6:	881b      	ldrh	r3, [r3, #0]
 8006bb8:	f8a7 30ac 	strh.w	r3, [r7, #172]	@ 0xac
        }
        if (maxy < vertices[(i << 1) + 1]) {
 8006bbc:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8006bc0:	009b      	lsls	r3, r3, #2
 8006bc2:	3302      	adds	r3, #2
 8006bc4:	683a      	ldr	r2, [r7, #0]
 8006bc6:	4413      	add	r3, r2
 8006bc8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006bcc:	f9b7 20aa 	ldrsh.w	r2, [r7, #170]	@ 0xaa
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	da08      	bge.n	8006be6 <hagl_fill_polygon+0x78>
            maxy = vertices[(i << 1) + 1];
 8006bd4:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8006bd8:	009b      	lsls	r3, r3, #2
 8006bda:	3302      	adds	r3, #2
 8006bdc:	683a      	ldr	r2, [r7, #0]
 8006bde:	4413      	add	r3, r2
 8006be0:	881b      	ldrh	r3, [r3, #0]
 8006be2:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
    for (uint8_t i = 0; i < amount; i++) {
 8006be6:	f897 30a9 	ldrb.w	r3, [r7, #169]	@ 0xa9
 8006bea:	3301      	adds	r3, #1
 8006bec:	f887 30a9 	strb.w	r3, [r7, #169]	@ 0xa9
 8006bf0:	f897 20a9 	ldrb.w	r2, [r7, #169]	@ 0xa9
 8006bf4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006bf8:	429a      	cmp	r2, r3
 8006bfa:	dbca      	blt.n	8006b92 <hagl_fill_polygon+0x24>
        }
    }

    /*  Loop through the rows of the image. */
    for (y = miny; y < maxy; y++) {
 8006bfc:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	@ 0xac
 8006c00:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 8006c04:	e144      	b.n	8006e90 <hagl_fill_polygon+0x322>

        /*  Build a list of nodes. */
        int16_t count = 0;
 8006c06:	2300      	movs	r3, #0
 8006c08:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
        int16_t j = amount - 1;
 8006c0c:	88fb      	ldrh	r3, [r7, #6]
 8006c0e:	3b01      	subs	r3, #1
 8006c10:	b29b      	uxth	r3, r3
 8006c12:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4

        for (int16_t i = 0; i < amount; i++) {
 8006c16:	2300      	movs	r3, #0
 8006c18:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
 8006c1c:	e0a6      	b.n	8006d6c <hagl_fill_polygon+0x1fe>
            x0 = vertices[(i << 1) + 0];
 8006c1e:	f9b7 30a2 	ldrsh.w	r3, [r7, #162]	@ 0xa2
 8006c22:	009b      	lsls	r3, r3, #2
 8006c24:	683a      	ldr	r2, [r7, #0]
 8006c26:	4413      	add	r3, r2
 8006c28:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006c2c:	ee07 3a90 	vmov	s15, r3
 8006c30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006c34:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
            y0 = vertices[(i << 1) + 1];
 8006c38:	f9b7 30a2 	ldrsh.w	r3, [r7, #162]	@ 0xa2
 8006c3c:	009b      	lsls	r3, r3, #2
 8006c3e:	3302      	adds	r3, #2
 8006c40:	683a      	ldr	r2, [r7, #0]
 8006c42:	4413      	add	r3, r2
 8006c44:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006c48:	ee07 3a90 	vmov	s15, r3
 8006c4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006c50:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
            x1 = vertices[(j << 1) + 0];
 8006c54:	f9b7 30a4 	ldrsh.w	r3, [r7, #164]	@ 0xa4
 8006c58:	009b      	lsls	r3, r3, #2
 8006c5a:	683a      	ldr	r2, [r7, #0]
 8006c5c:	4413      	add	r3, r2
 8006c5e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006c62:	ee07 3a90 	vmov	s15, r3
 8006c66:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006c6a:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
            y1 = vertices[(j << 1) + 1];
 8006c6e:	f9b7 30a4 	ldrsh.w	r3, [r7, #164]	@ 0xa4
 8006c72:	009b      	lsls	r3, r3, #2
 8006c74:	3302      	adds	r3, #2
 8006c76:	683a      	ldr	r2, [r7, #0]
 8006c78:	4413      	add	r3, r2
 8006c7a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006c7e:	ee07 3a90 	vmov	s15, r3
 8006c82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006c86:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88

            if (
                (y0 < (float)y && y1 >= (float)y) ||
 8006c8a:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	@ 0xae
 8006c8e:	ee07 3a90 	vmov	s15, r3
 8006c92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
            if (
 8006c96:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 8006c9a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006c9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ca2:	d50c      	bpl.n	8006cbe <hagl_fill_polygon+0x150>
                (y0 < (float)y && y1 >= (float)y) ||
 8006ca4:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	@ 0xae
 8006ca8:	ee07 3a90 	vmov	s15, r3
 8006cac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006cb0:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8006cb4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006cb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cbc:	da19      	bge.n	8006cf2 <hagl_fill_polygon+0x184>
                (y1 < (float)y && y0 >= (float)y)
 8006cbe:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	@ 0xae
 8006cc2:	ee07 3a90 	vmov	s15, r3
 8006cc6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
                (y0 < (float)y && y1 >= (float)y) ||
 8006cca:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8006cce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006cd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cd6:	d53e      	bpl.n	8006d56 <hagl_fill_polygon+0x1e8>
                (y1 < (float)y && y0 >= (float)y)
 8006cd8:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	@ 0xae
 8006cdc:	ee07 3a90 	vmov	s15, r3
 8006ce0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006ce4:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 8006ce8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006cec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006cf0:	db31      	blt.n	8006d56 <hagl_fill_polygon+0x1e8>
            ) {
                nodes[count] = (int16_t)(x0 + (y - y0) / (y1 - y0) * (x1 - x0));
 8006cf2:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	@ 0xae
 8006cf6:	ee07 3a90 	vmov	s15, r3
 8006cfa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006cfe:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8006d02:	ee77 6a67 	vsub.f32	s13, s14, s15
 8006d06:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 8006d0a:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8006d0e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006d12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d16:	edd7 6a23 	vldr	s13, [r7, #140]	@ 0x8c
 8006d1a:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8006d1e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8006d22:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006d26:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8006d2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006d2e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006d32:	ee17 3a90 	vmov	r3, s15
 8006d36:	b21a      	sxth	r2, r3
 8006d38:	f9b7 30a6 	ldrsh.w	r3, [r7, #166]	@ 0xa6
 8006d3c:	b292      	uxth	r2, r2
 8006d3e:	005b      	lsls	r3, r3, #1
 8006d40:	33b0      	adds	r3, #176	@ 0xb0
 8006d42:	443b      	add	r3, r7
 8006d44:	f823 2ca8 	strh.w	r2, [r3, #-168]
                count++;
 8006d48:	f9b7 30a6 	ldrsh.w	r3, [r7, #166]	@ 0xa6
 8006d4c:	b29b      	uxth	r3, r3
 8006d4e:	3301      	adds	r3, #1
 8006d50:	b29b      	uxth	r3, r3
 8006d52:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
            }
            j = i;
 8006d56:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8006d5a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
        for (int16_t i = 0; i < amount; i++) {
 8006d5e:	f9b7 30a2 	ldrsh.w	r3, [r7, #162]	@ 0xa2
 8006d62:	b29b      	uxth	r3, r3
 8006d64:	3301      	adds	r3, #1
 8006d66:	b29b      	uxth	r3, r3
 8006d68:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
 8006d6c:	f9b7 20a2 	ldrsh.w	r2, [r7, #162]	@ 0xa2
 8006d70:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006d74:	429a      	cmp	r2, r3
 8006d76:	f6ff af52 	blt.w	8006c1e <hagl_fill_polygon+0xb0>
        }

        /* Sort the nodes, via a simple “Bubble” sort. */
        int16_t i = 0;
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	f8a7 30a0 	strh.w	r3, [r7, #160]	@ 0xa0
        while (i < count - 1) {
 8006d80:	e046      	b.n	8006e10 <hagl_fill_polygon+0x2a2>
            if (nodes[i] > nodes[i + 1]) {
 8006d82:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8006d86:	005b      	lsls	r3, r3, #1
 8006d88:	33b0      	adds	r3, #176	@ 0xb0
 8006d8a:	443b      	add	r3, r7
 8006d8c:	f833 2ca8 	ldrh.w	r2, [r3, #-168]
 8006d90:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8006d94:	3301      	adds	r3, #1
 8006d96:	005b      	lsls	r3, r3, #1
 8006d98:	33b0      	adds	r3, #176	@ 0xb0
 8006d9a:	443b      	add	r3, r7
 8006d9c:	f833 3ca8 	ldrh.w	r3, [r3, #-168]
 8006da0:	429a      	cmp	r2, r3
 8006da2:	d92e      	bls.n	8006e02 <hagl_fill_polygon+0x294>
                int16_t swap = nodes[i];
 8006da4:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8006da8:	005b      	lsls	r3, r3, #1
 8006daa:	33b0      	adds	r3, #176	@ 0xb0
 8006dac:	443b      	add	r3, r7
 8006dae:	f833 3ca8 	ldrh.w	r3, [r3, #-168]
 8006db2:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
                nodes[i] = nodes[i + 1];
 8006db6:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8006dba:	3301      	adds	r3, #1
 8006dbc:	f9b7 20a0 	ldrsh.w	r2, [r7, #160]	@ 0xa0
 8006dc0:	005b      	lsls	r3, r3, #1
 8006dc2:	33b0      	adds	r3, #176	@ 0xb0
 8006dc4:	443b      	add	r3, r7
 8006dc6:	f833 1ca8 	ldrh.w	r1, [r3, #-168]
 8006dca:	0053      	lsls	r3, r2, #1
 8006dcc:	33b0      	adds	r3, #176	@ 0xb0
 8006dce:	443b      	add	r3, r7
 8006dd0:	460a      	mov	r2, r1
 8006dd2:	f823 2ca8 	strh.w	r2, [r3, #-168]
                nodes[i + 1] = swap;
 8006dd6:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8006dda:	3301      	adds	r3, #1
 8006ddc:	f8b7 209a 	ldrh.w	r2, [r7, #154]	@ 0x9a
 8006de0:	005b      	lsls	r3, r3, #1
 8006de2:	33b0      	adds	r3, #176	@ 0xb0
 8006de4:	443b      	add	r3, r7
 8006de6:	f823 2ca8 	strh.w	r2, [r3, #-168]
                if (i) {
 8006dea:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d00e      	beq.n	8006e10 <hagl_fill_polygon+0x2a2>
                    i--;
 8006df2:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8006df6:	b29b      	uxth	r3, r3
 8006df8:	3b01      	subs	r3, #1
 8006dfa:	b29b      	uxth	r3, r3
 8006dfc:	f8a7 30a0 	strh.w	r3, [r7, #160]	@ 0xa0
 8006e00:	e006      	b.n	8006e10 <hagl_fill_polygon+0x2a2>
                }
            } else {
                i++;
 8006e02:	f9b7 30a0 	ldrsh.w	r3, [r7, #160]	@ 0xa0
 8006e06:	b29b      	uxth	r3, r3
 8006e08:	3301      	adds	r3, #1
 8006e0a:	b29b      	uxth	r3, r3
 8006e0c:	f8a7 30a0 	strh.w	r3, [r7, #160]	@ 0xa0
        while (i < count - 1) {
 8006e10:	f9b7 20a0 	ldrsh.w	r2, [r7, #160]	@ 0xa0
 8006e14:	f9b7 30a6 	ldrsh.w	r3, [r7, #166]	@ 0xa6
 8006e18:	3b01      	subs	r3, #1
 8006e1a:	429a      	cmp	r2, r3
 8006e1c:	dbb1      	blt.n	8006d82 <hagl_fill_polygon+0x214>
            }
        }

        /* Draw lines between nodes. */
        for (int16_t i = 0; i < count; i += 2) {
 8006e1e:	2300      	movs	r3, #0
 8006e20:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
 8006e24:	e027      	b.n	8006e76 <hagl_fill_polygon+0x308>
            int16_t width = nodes[i + 1] - nodes[i];
 8006e26:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	@ 0x9e
 8006e2a:	3301      	adds	r3, #1
 8006e2c:	005b      	lsls	r3, r3, #1
 8006e2e:	33b0      	adds	r3, #176	@ 0xb0
 8006e30:	443b      	add	r3, r7
 8006e32:	f833 2ca8 	ldrh.w	r2, [r3, #-168]
 8006e36:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	@ 0x9e
 8006e3a:	005b      	lsls	r3, r3, #1
 8006e3c:	33b0      	adds	r3, #176	@ 0xb0
 8006e3e:	443b      	add	r3, r7
 8006e40:	f833 3ca8 	ldrh.w	r3, [r3, #-168]
 8006e44:	1ad3      	subs	r3, r2, r3
 8006e46:	b29b      	uxth	r3, r3
 8006e48:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
            hagl_draw_hline(nodes[i], y, width, color);
 8006e4c:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	@ 0x9e
 8006e50:	005b      	lsls	r3, r3, #1
 8006e52:	33b0      	adds	r3, #176	@ 0xb0
 8006e54:	443b      	add	r3, r7
 8006e56:	f833 3ca8 	ldrh.w	r3, [r3, #-168]
 8006e5a:	b218      	sxth	r0, r3
 8006e5c:	f8b7 209c 	ldrh.w	r2, [r7, #156]	@ 0x9c
 8006e60:	88bb      	ldrh	r3, [r7, #4]
 8006e62:	f9b7 10ae 	ldrsh.w	r1, [r7, #174]	@ 0xae
 8006e66:	f7ff f8c5 	bl	8005ff4 <hagl_draw_hline>
        for (int16_t i = 0; i < count; i += 2) {
 8006e6a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8006e6e:	3302      	adds	r3, #2
 8006e70:	b29b      	uxth	r3, r3
 8006e72:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
 8006e76:	f9b7 209e 	ldrsh.w	r2, [r7, #158]	@ 0x9e
 8006e7a:	f9b7 30a6 	ldrsh.w	r3, [r7, #166]	@ 0xa6
 8006e7e:	429a      	cmp	r2, r3
 8006e80:	dbd1      	blt.n	8006e26 <hagl_fill_polygon+0x2b8>
    for (y = miny; y < maxy; y++) {
 8006e82:	f9b7 30ae 	ldrsh.w	r3, [r7, #174]	@ 0xae
 8006e86:	b29b      	uxth	r3, r3
 8006e88:	3301      	adds	r3, #1
 8006e8a:	b29b      	uxth	r3, r3
 8006e8c:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 8006e90:	f9b7 20ae 	ldrsh.w	r2, [r7, #174]	@ 0xae
 8006e94:	f9b7 30aa 	ldrsh.w	r3, [r7, #170]	@ 0xaa
 8006e98:	429a      	cmp	r2, r3
 8006e9a:	f6ff aeb4 	blt.w	8006c06 <hagl_fill_polygon+0x98>
        }
    }
}
 8006e9e:	bf00      	nop
 8006ea0:	bf00      	nop
 8006ea2:	37b0      	adds	r7, #176	@ 0xb0
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	bd80      	pop	{r7, pc}

08006ea8 <hagl_draw_triangle>:

void hagl_draw_triangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t x2, int16_t y2, color_t color) {
 8006ea8:	b590      	push	{r4, r7, lr}
 8006eaa:	b087      	sub	sp, #28
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	4604      	mov	r4, r0
 8006eb0:	4608      	mov	r0, r1
 8006eb2:	4611      	mov	r1, r2
 8006eb4:	461a      	mov	r2, r3
 8006eb6:	4623      	mov	r3, r4
 8006eb8:	80fb      	strh	r3, [r7, #6]
 8006eba:	4603      	mov	r3, r0
 8006ebc:	80bb      	strh	r3, [r7, #4]
 8006ebe:	460b      	mov	r3, r1
 8006ec0:	807b      	strh	r3, [r7, #2]
 8006ec2:	4613      	mov	r3, r2
 8006ec4:	803b      	strh	r3, [r7, #0]
    int16_t vertices[6] = {x0, y0, x1, y1, x2, y2};
 8006ec6:	88fb      	ldrh	r3, [r7, #6]
 8006ec8:	81bb      	strh	r3, [r7, #12]
 8006eca:	88bb      	ldrh	r3, [r7, #4]
 8006ecc:	81fb      	strh	r3, [r7, #14]
 8006ece:	887b      	ldrh	r3, [r7, #2]
 8006ed0:	823b      	strh	r3, [r7, #16]
 8006ed2:	883b      	ldrh	r3, [r7, #0]
 8006ed4:	827b      	strh	r3, [r7, #18]
 8006ed6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006ed8:	82bb      	strh	r3, [r7, #20]
 8006eda:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006edc:	82fb      	strh	r3, [r7, #22]
    hagl_draw_polygon(3, vertices, color);
 8006ede:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8006ee0:	f107 030c 	add.w	r3, r7, #12
 8006ee4:	4619      	mov	r1, r3
 8006ee6:	2003      	movs	r0, #3
 8006ee8:	f7ff fde1 	bl	8006aae <hagl_draw_polygon>
};
 8006eec:	bf00      	nop
 8006eee:	371c      	adds	r7, #28
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	bd90      	pop	{r4, r7, pc}

08006ef4 <hagl_fill_triangle>:

void hagl_fill_triangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t x2, int16_t y2, color_t color) {
 8006ef4:	b590      	push	{r4, r7, lr}
 8006ef6:	b087      	sub	sp, #28
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	4604      	mov	r4, r0
 8006efc:	4608      	mov	r0, r1
 8006efe:	4611      	mov	r1, r2
 8006f00:	461a      	mov	r2, r3
 8006f02:	4623      	mov	r3, r4
 8006f04:	80fb      	strh	r3, [r7, #6]
 8006f06:	4603      	mov	r3, r0
 8006f08:	80bb      	strh	r3, [r7, #4]
 8006f0a:	460b      	mov	r3, r1
 8006f0c:	807b      	strh	r3, [r7, #2]
 8006f0e:	4613      	mov	r3, r2
 8006f10:	803b      	strh	r3, [r7, #0]
    int16_t vertices[6] = {x0, y0, x1, y1, x2, y2};
 8006f12:	88fb      	ldrh	r3, [r7, #6]
 8006f14:	81bb      	strh	r3, [r7, #12]
 8006f16:	88bb      	ldrh	r3, [r7, #4]
 8006f18:	81fb      	strh	r3, [r7, #14]
 8006f1a:	887b      	ldrh	r3, [r7, #2]
 8006f1c:	823b      	strh	r3, [r7, #16]
 8006f1e:	883b      	ldrh	r3, [r7, #0]
 8006f20:	827b      	strh	r3, [r7, #18]
 8006f22:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006f24:	82bb      	strh	r3, [r7, #20]
 8006f26:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006f28:	82fb      	strh	r3, [r7, #22]
    hagl_fill_polygon(3, vertices, color);
 8006f2a:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8006f2c:	f107 030c 	add.w	r3, r7, #12
 8006f30:	4619      	mov	r1, r3
 8006f32:	2003      	movs	r0, #3
 8006f34:	f7ff fe1b 	bl	8006b6e <hagl_fill_polygon>
}
 8006f38:	bf00      	nop
 8006f3a:	371c      	adds	r7, #28
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	bd90      	pop	{r4, r7, pc}

08006f40 <atoi>:
 8006f40:	220a      	movs	r2, #10
 8006f42:	2100      	movs	r1, #0
 8006f44:	f000 b87a 	b.w	800703c <strtol>

08006f48 <_strtol_l.constprop.0>:
 8006f48:	2b24      	cmp	r3, #36	@ 0x24
 8006f4a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f4e:	4686      	mov	lr, r0
 8006f50:	4690      	mov	r8, r2
 8006f52:	d801      	bhi.n	8006f58 <_strtol_l.constprop.0+0x10>
 8006f54:	2b01      	cmp	r3, #1
 8006f56:	d106      	bne.n	8006f66 <_strtol_l.constprop.0+0x1e>
 8006f58:	f000 fb54 	bl	8007604 <__errno>
 8006f5c:	2316      	movs	r3, #22
 8006f5e:	6003      	str	r3, [r0, #0]
 8006f60:	2000      	movs	r0, #0
 8006f62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f66:	4834      	ldr	r0, [pc, #208]	@ (8007038 <_strtol_l.constprop.0+0xf0>)
 8006f68:	460d      	mov	r5, r1
 8006f6a:	462a      	mov	r2, r5
 8006f6c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006f70:	5d06      	ldrb	r6, [r0, r4]
 8006f72:	f016 0608 	ands.w	r6, r6, #8
 8006f76:	d1f8      	bne.n	8006f6a <_strtol_l.constprop.0+0x22>
 8006f78:	2c2d      	cmp	r4, #45	@ 0x2d
 8006f7a:	d12d      	bne.n	8006fd8 <_strtol_l.constprop.0+0x90>
 8006f7c:	782c      	ldrb	r4, [r5, #0]
 8006f7e:	2601      	movs	r6, #1
 8006f80:	1c95      	adds	r5, r2, #2
 8006f82:	f033 0210 	bics.w	r2, r3, #16
 8006f86:	d109      	bne.n	8006f9c <_strtol_l.constprop.0+0x54>
 8006f88:	2c30      	cmp	r4, #48	@ 0x30
 8006f8a:	d12a      	bne.n	8006fe2 <_strtol_l.constprop.0+0x9a>
 8006f8c:	782a      	ldrb	r2, [r5, #0]
 8006f8e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006f92:	2a58      	cmp	r2, #88	@ 0x58
 8006f94:	d125      	bne.n	8006fe2 <_strtol_l.constprop.0+0x9a>
 8006f96:	786c      	ldrb	r4, [r5, #1]
 8006f98:	2310      	movs	r3, #16
 8006f9a:	3502      	adds	r5, #2
 8006f9c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8006fa0:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	fbbc f9f3 	udiv	r9, ip, r3
 8006faa:	4610      	mov	r0, r2
 8006fac:	fb03 ca19 	mls	sl, r3, r9, ip
 8006fb0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8006fb4:	2f09      	cmp	r7, #9
 8006fb6:	d81b      	bhi.n	8006ff0 <_strtol_l.constprop.0+0xa8>
 8006fb8:	463c      	mov	r4, r7
 8006fba:	42a3      	cmp	r3, r4
 8006fbc:	dd27      	ble.n	800700e <_strtol_l.constprop.0+0xc6>
 8006fbe:	1c57      	adds	r7, r2, #1
 8006fc0:	d007      	beq.n	8006fd2 <_strtol_l.constprop.0+0x8a>
 8006fc2:	4581      	cmp	r9, r0
 8006fc4:	d320      	bcc.n	8007008 <_strtol_l.constprop.0+0xc0>
 8006fc6:	d101      	bne.n	8006fcc <_strtol_l.constprop.0+0x84>
 8006fc8:	45a2      	cmp	sl, r4
 8006fca:	db1d      	blt.n	8007008 <_strtol_l.constprop.0+0xc0>
 8006fcc:	fb00 4003 	mla	r0, r0, r3, r4
 8006fd0:	2201      	movs	r2, #1
 8006fd2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006fd6:	e7eb      	b.n	8006fb0 <_strtol_l.constprop.0+0x68>
 8006fd8:	2c2b      	cmp	r4, #43	@ 0x2b
 8006fda:	bf04      	itt	eq
 8006fdc:	782c      	ldrbeq	r4, [r5, #0]
 8006fde:	1c95      	addeq	r5, r2, #2
 8006fe0:	e7cf      	b.n	8006f82 <_strtol_l.constprop.0+0x3a>
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d1da      	bne.n	8006f9c <_strtol_l.constprop.0+0x54>
 8006fe6:	2c30      	cmp	r4, #48	@ 0x30
 8006fe8:	bf0c      	ite	eq
 8006fea:	2308      	moveq	r3, #8
 8006fec:	230a      	movne	r3, #10
 8006fee:	e7d5      	b.n	8006f9c <_strtol_l.constprop.0+0x54>
 8006ff0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8006ff4:	2f19      	cmp	r7, #25
 8006ff6:	d801      	bhi.n	8006ffc <_strtol_l.constprop.0+0xb4>
 8006ff8:	3c37      	subs	r4, #55	@ 0x37
 8006ffa:	e7de      	b.n	8006fba <_strtol_l.constprop.0+0x72>
 8006ffc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007000:	2f19      	cmp	r7, #25
 8007002:	d804      	bhi.n	800700e <_strtol_l.constprop.0+0xc6>
 8007004:	3c57      	subs	r4, #87	@ 0x57
 8007006:	e7d8      	b.n	8006fba <_strtol_l.constprop.0+0x72>
 8007008:	f04f 32ff 	mov.w	r2, #4294967295
 800700c:	e7e1      	b.n	8006fd2 <_strtol_l.constprop.0+0x8a>
 800700e:	1c53      	adds	r3, r2, #1
 8007010:	d108      	bne.n	8007024 <_strtol_l.constprop.0+0xdc>
 8007012:	2322      	movs	r3, #34	@ 0x22
 8007014:	f8ce 3000 	str.w	r3, [lr]
 8007018:	4660      	mov	r0, ip
 800701a:	f1b8 0f00 	cmp.w	r8, #0
 800701e:	d0a0      	beq.n	8006f62 <_strtol_l.constprop.0+0x1a>
 8007020:	1e69      	subs	r1, r5, #1
 8007022:	e006      	b.n	8007032 <_strtol_l.constprop.0+0xea>
 8007024:	b106      	cbz	r6, 8007028 <_strtol_l.constprop.0+0xe0>
 8007026:	4240      	negs	r0, r0
 8007028:	f1b8 0f00 	cmp.w	r8, #0
 800702c:	d099      	beq.n	8006f62 <_strtol_l.constprop.0+0x1a>
 800702e:	2a00      	cmp	r2, #0
 8007030:	d1f6      	bne.n	8007020 <_strtol_l.constprop.0+0xd8>
 8007032:	f8c8 1000 	str.w	r1, [r8]
 8007036:	e794      	b.n	8006f62 <_strtol_l.constprop.0+0x1a>
 8007038:	08011b7d 	.word	0x08011b7d

0800703c <strtol>:
 800703c:	4613      	mov	r3, r2
 800703e:	460a      	mov	r2, r1
 8007040:	4601      	mov	r1, r0
 8007042:	4802      	ldr	r0, [pc, #8]	@ (800704c <strtol+0x10>)
 8007044:	6800      	ldr	r0, [r0, #0]
 8007046:	f7ff bf7f 	b.w	8006f48 <_strtol_l.constprop.0>
 800704a:	bf00      	nop
 800704c:	20000220 	.word	0x20000220

08007050 <__sflush_r>:
 8007050:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007054:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007058:	0716      	lsls	r6, r2, #28
 800705a:	4605      	mov	r5, r0
 800705c:	460c      	mov	r4, r1
 800705e:	d454      	bmi.n	800710a <__sflush_r+0xba>
 8007060:	684b      	ldr	r3, [r1, #4]
 8007062:	2b00      	cmp	r3, #0
 8007064:	dc02      	bgt.n	800706c <__sflush_r+0x1c>
 8007066:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007068:	2b00      	cmp	r3, #0
 800706a:	dd48      	ble.n	80070fe <__sflush_r+0xae>
 800706c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800706e:	2e00      	cmp	r6, #0
 8007070:	d045      	beq.n	80070fe <__sflush_r+0xae>
 8007072:	2300      	movs	r3, #0
 8007074:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007078:	682f      	ldr	r7, [r5, #0]
 800707a:	6a21      	ldr	r1, [r4, #32]
 800707c:	602b      	str	r3, [r5, #0]
 800707e:	d030      	beq.n	80070e2 <__sflush_r+0x92>
 8007080:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007082:	89a3      	ldrh	r3, [r4, #12]
 8007084:	0759      	lsls	r1, r3, #29
 8007086:	d505      	bpl.n	8007094 <__sflush_r+0x44>
 8007088:	6863      	ldr	r3, [r4, #4]
 800708a:	1ad2      	subs	r2, r2, r3
 800708c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800708e:	b10b      	cbz	r3, 8007094 <__sflush_r+0x44>
 8007090:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007092:	1ad2      	subs	r2, r2, r3
 8007094:	2300      	movs	r3, #0
 8007096:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007098:	6a21      	ldr	r1, [r4, #32]
 800709a:	4628      	mov	r0, r5
 800709c:	47b0      	blx	r6
 800709e:	1c43      	adds	r3, r0, #1
 80070a0:	89a3      	ldrh	r3, [r4, #12]
 80070a2:	d106      	bne.n	80070b2 <__sflush_r+0x62>
 80070a4:	6829      	ldr	r1, [r5, #0]
 80070a6:	291d      	cmp	r1, #29
 80070a8:	d82b      	bhi.n	8007102 <__sflush_r+0xb2>
 80070aa:	4a2a      	ldr	r2, [pc, #168]	@ (8007154 <__sflush_r+0x104>)
 80070ac:	410a      	asrs	r2, r1
 80070ae:	07d6      	lsls	r6, r2, #31
 80070b0:	d427      	bmi.n	8007102 <__sflush_r+0xb2>
 80070b2:	2200      	movs	r2, #0
 80070b4:	6062      	str	r2, [r4, #4]
 80070b6:	04d9      	lsls	r1, r3, #19
 80070b8:	6922      	ldr	r2, [r4, #16]
 80070ba:	6022      	str	r2, [r4, #0]
 80070bc:	d504      	bpl.n	80070c8 <__sflush_r+0x78>
 80070be:	1c42      	adds	r2, r0, #1
 80070c0:	d101      	bne.n	80070c6 <__sflush_r+0x76>
 80070c2:	682b      	ldr	r3, [r5, #0]
 80070c4:	b903      	cbnz	r3, 80070c8 <__sflush_r+0x78>
 80070c6:	6560      	str	r0, [r4, #84]	@ 0x54
 80070c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80070ca:	602f      	str	r7, [r5, #0]
 80070cc:	b1b9      	cbz	r1, 80070fe <__sflush_r+0xae>
 80070ce:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80070d2:	4299      	cmp	r1, r3
 80070d4:	d002      	beq.n	80070dc <__sflush_r+0x8c>
 80070d6:	4628      	mov	r0, r5
 80070d8:	f000 faee 	bl	80076b8 <_free_r>
 80070dc:	2300      	movs	r3, #0
 80070de:	6363      	str	r3, [r4, #52]	@ 0x34
 80070e0:	e00d      	b.n	80070fe <__sflush_r+0xae>
 80070e2:	2301      	movs	r3, #1
 80070e4:	4628      	mov	r0, r5
 80070e6:	47b0      	blx	r6
 80070e8:	4602      	mov	r2, r0
 80070ea:	1c50      	adds	r0, r2, #1
 80070ec:	d1c9      	bne.n	8007082 <__sflush_r+0x32>
 80070ee:	682b      	ldr	r3, [r5, #0]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d0c6      	beq.n	8007082 <__sflush_r+0x32>
 80070f4:	2b1d      	cmp	r3, #29
 80070f6:	d001      	beq.n	80070fc <__sflush_r+0xac>
 80070f8:	2b16      	cmp	r3, #22
 80070fa:	d11e      	bne.n	800713a <__sflush_r+0xea>
 80070fc:	602f      	str	r7, [r5, #0]
 80070fe:	2000      	movs	r0, #0
 8007100:	e022      	b.n	8007148 <__sflush_r+0xf8>
 8007102:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007106:	b21b      	sxth	r3, r3
 8007108:	e01b      	b.n	8007142 <__sflush_r+0xf2>
 800710a:	690f      	ldr	r7, [r1, #16]
 800710c:	2f00      	cmp	r7, #0
 800710e:	d0f6      	beq.n	80070fe <__sflush_r+0xae>
 8007110:	0793      	lsls	r3, r2, #30
 8007112:	680e      	ldr	r6, [r1, #0]
 8007114:	bf08      	it	eq
 8007116:	694b      	ldreq	r3, [r1, #20]
 8007118:	600f      	str	r7, [r1, #0]
 800711a:	bf18      	it	ne
 800711c:	2300      	movne	r3, #0
 800711e:	eba6 0807 	sub.w	r8, r6, r7
 8007122:	608b      	str	r3, [r1, #8]
 8007124:	f1b8 0f00 	cmp.w	r8, #0
 8007128:	dde9      	ble.n	80070fe <__sflush_r+0xae>
 800712a:	6a21      	ldr	r1, [r4, #32]
 800712c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800712e:	4643      	mov	r3, r8
 8007130:	463a      	mov	r2, r7
 8007132:	4628      	mov	r0, r5
 8007134:	47b0      	blx	r6
 8007136:	2800      	cmp	r0, #0
 8007138:	dc08      	bgt.n	800714c <__sflush_r+0xfc>
 800713a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800713e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007142:	81a3      	strh	r3, [r4, #12]
 8007144:	f04f 30ff 	mov.w	r0, #4294967295
 8007148:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800714c:	4407      	add	r7, r0
 800714e:	eba8 0800 	sub.w	r8, r8, r0
 8007152:	e7e7      	b.n	8007124 <__sflush_r+0xd4>
 8007154:	dfbffffe 	.word	0xdfbffffe

08007158 <_fflush_r>:
 8007158:	b538      	push	{r3, r4, r5, lr}
 800715a:	690b      	ldr	r3, [r1, #16]
 800715c:	4605      	mov	r5, r0
 800715e:	460c      	mov	r4, r1
 8007160:	b913      	cbnz	r3, 8007168 <_fflush_r+0x10>
 8007162:	2500      	movs	r5, #0
 8007164:	4628      	mov	r0, r5
 8007166:	bd38      	pop	{r3, r4, r5, pc}
 8007168:	b118      	cbz	r0, 8007172 <_fflush_r+0x1a>
 800716a:	6a03      	ldr	r3, [r0, #32]
 800716c:	b90b      	cbnz	r3, 8007172 <_fflush_r+0x1a>
 800716e:	f000 f8a7 	bl	80072c0 <__sinit>
 8007172:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d0f3      	beq.n	8007162 <_fflush_r+0xa>
 800717a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800717c:	07d0      	lsls	r0, r2, #31
 800717e:	d404      	bmi.n	800718a <_fflush_r+0x32>
 8007180:	0599      	lsls	r1, r3, #22
 8007182:	d402      	bmi.n	800718a <_fflush_r+0x32>
 8007184:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007186:	f000 fa68 	bl	800765a <__retarget_lock_acquire_recursive>
 800718a:	4628      	mov	r0, r5
 800718c:	4621      	mov	r1, r4
 800718e:	f7ff ff5f 	bl	8007050 <__sflush_r>
 8007192:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007194:	07da      	lsls	r2, r3, #31
 8007196:	4605      	mov	r5, r0
 8007198:	d4e4      	bmi.n	8007164 <_fflush_r+0xc>
 800719a:	89a3      	ldrh	r3, [r4, #12]
 800719c:	059b      	lsls	r3, r3, #22
 800719e:	d4e1      	bmi.n	8007164 <_fflush_r+0xc>
 80071a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80071a2:	f000 fa5b 	bl	800765c <__retarget_lock_release_recursive>
 80071a6:	e7dd      	b.n	8007164 <_fflush_r+0xc>

080071a8 <std>:
 80071a8:	2300      	movs	r3, #0
 80071aa:	b510      	push	{r4, lr}
 80071ac:	4604      	mov	r4, r0
 80071ae:	e9c0 3300 	strd	r3, r3, [r0]
 80071b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80071b6:	6083      	str	r3, [r0, #8]
 80071b8:	8181      	strh	r1, [r0, #12]
 80071ba:	6643      	str	r3, [r0, #100]	@ 0x64
 80071bc:	81c2      	strh	r2, [r0, #14]
 80071be:	6183      	str	r3, [r0, #24]
 80071c0:	4619      	mov	r1, r3
 80071c2:	2208      	movs	r2, #8
 80071c4:	305c      	adds	r0, #92	@ 0x5c
 80071c6:	f000 f94d 	bl	8007464 <memset>
 80071ca:	4b0d      	ldr	r3, [pc, #52]	@ (8007200 <std+0x58>)
 80071cc:	6263      	str	r3, [r4, #36]	@ 0x24
 80071ce:	4b0d      	ldr	r3, [pc, #52]	@ (8007204 <std+0x5c>)
 80071d0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80071d2:	4b0d      	ldr	r3, [pc, #52]	@ (8007208 <std+0x60>)
 80071d4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80071d6:	4b0d      	ldr	r3, [pc, #52]	@ (800720c <std+0x64>)
 80071d8:	6323      	str	r3, [r4, #48]	@ 0x30
 80071da:	4b0d      	ldr	r3, [pc, #52]	@ (8007210 <std+0x68>)
 80071dc:	6224      	str	r4, [r4, #32]
 80071de:	429c      	cmp	r4, r3
 80071e0:	d006      	beq.n	80071f0 <std+0x48>
 80071e2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80071e6:	4294      	cmp	r4, r2
 80071e8:	d002      	beq.n	80071f0 <std+0x48>
 80071ea:	33d0      	adds	r3, #208	@ 0xd0
 80071ec:	429c      	cmp	r4, r3
 80071ee:	d105      	bne.n	80071fc <std+0x54>
 80071f0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80071f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071f8:	f000 ba2e 	b.w	8007658 <__retarget_lock_init_recursive>
 80071fc:	bd10      	pop	{r4, pc}
 80071fe:	bf00      	nop
 8007200:	0800732d 	.word	0x0800732d
 8007204:	0800734f 	.word	0x0800734f
 8007208:	08007387 	.word	0x08007387
 800720c:	080073ab 	.word	0x080073ab
 8007210:	2000ae20 	.word	0x2000ae20

08007214 <stdio_exit_handler>:
 8007214:	4a02      	ldr	r2, [pc, #8]	@ (8007220 <stdio_exit_handler+0xc>)
 8007216:	4903      	ldr	r1, [pc, #12]	@ (8007224 <stdio_exit_handler+0x10>)
 8007218:	4803      	ldr	r0, [pc, #12]	@ (8007228 <stdio_exit_handler+0x14>)
 800721a:	f000 b869 	b.w	80072f0 <_fwalk_sglue>
 800721e:	bf00      	nop
 8007220:	20000214 	.word	0x20000214
 8007224:	08007159 	.word	0x08007159
 8007228:	20000224 	.word	0x20000224

0800722c <cleanup_stdio>:
 800722c:	6841      	ldr	r1, [r0, #4]
 800722e:	4b0c      	ldr	r3, [pc, #48]	@ (8007260 <cleanup_stdio+0x34>)
 8007230:	4299      	cmp	r1, r3
 8007232:	b510      	push	{r4, lr}
 8007234:	4604      	mov	r4, r0
 8007236:	d001      	beq.n	800723c <cleanup_stdio+0x10>
 8007238:	f7ff ff8e 	bl	8007158 <_fflush_r>
 800723c:	68a1      	ldr	r1, [r4, #8]
 800723e:	4b09      	ldr	r3, [pc, #36]	@ (8007264 <cleanup_stdio+0x38>)
 8007240:	4299      	cmp	r1, r3
 8007242:	d002      	beq.n	800724a <cleanup_stdio+0x1e>
 8007244:	4620      	mov	r0, r4
 8007246:	f7ff ff87 	bl	8007158 <_fflush_r>
 800724a:	68e1      	ldr	r1, [r4, #12]
 800724c:	4b06      	ldr	r3, [pc, #24]	@ (8007268 <cleanup_stdio+0x3c>)
 800724e:	4299      	cmp	r1, r3
 8007250:	d004      	beq.n	800725c <cleanup_stdio+0x30>
 8007252:	4620      	mov	r0, r4
 8007254:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007258:	f7ff bf7e 	b.w	8007158 <_fflush_r>
 800725c:	bd10      	pop	{r4, pc}
 800725e:	bf00      	nop
 8007260:	2000ae20 	.word	0x2000ae20
 8007264:	2000ae88 	.word	0x2000ae88
 8007268:	2000aef0 	.word	0x2000aef0

0800726c <global_stdio_init.part.0>:
 800726c:	b510      	push	{r4, lr}
 800726e:	4b0b      	ldr	r3, [pc, #44]	@ (800729c <global_stdio_init.part.0+0x30>)
 8007270:	4c0b      	ldr	r4, [pc, #44]	@ (80072a0 <global_stdio_init.part.0+0x34>)
 8007272:	4a0c      	ldr	r2, [pc, #48]	@ (80072a4 <global_stdio_init.part.0+0x38>)
 8007274:	601a      	str	r2, [r3, #0]
 8007276:	4620      	mov	r0, r4
 8007278:	2200      	movs	r2, #0
 800727a:	2104      	movs	r1, #4
 800727c:	f7ff ff94 	bl	80071a8 <std>
 8007280:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007284:	2201      	movs	r2, #1
 8007286:	2109      	movs	r1, #9
 8007288:	f7ff ff8e 	bl	80071a8 <std>
 800728c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007290:	2202      	movs	r2, #2
 8007292:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007296:	2112      	movs	r1, #18
 8007298:	f7ff bf86 	b.w	80071a8 <std>
 800729c:	2000af58 	.word	0x2000af58
 80072a0:	2000ae20 	.word	0x2000ae20
 80072a4:	08007215 	.word	0x08007215

080072a8 <__sfp_lock_acquire>:
 80072a8:	4801      	ldr	r0, [pc, #4]	@ (80072b0 <__sfp_lock_acquire+0x8>)
 80072aa:	f000 b9d6 	b.w	800765a <__retarget_lock_acquire_recursive>
 80072ae:	bf00      	nop
 80072b0:	2000af61 	.word	0x2000af61

080072b4 <__sfp_lock_release>:
 80072b4:	4801      	ldr	r0, [pc, #4]	@ (80072bc <__sfp_lock_release+0x8>)
 80072b6:	f000 b9d1 	b.w	800765c <__retarget_lock_release_recursive>
 80072ba:	bf00      	nop
 80072bc:	2000af61 	.word	0x2000af61

080072c0 <__sinit>:
 80072c0:	b510      	push	{r4, lr}
 80072c2:	4604      	mov	r4, r0
 80072c4:	f7ff fff0 	bl	80072a8 <__sfp_lock_acquire>
 80072c8:	6a23      	ldr	r3, [r4, #32]
 80072ca:	b11b      	cbz	r3, 80072d4 <__sinit+0x14>
 80072cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80072d0:	f7ff bff0 	b.w	80072b4 <__sfp_lock_release>
 80072d4:	4b04      	ldr	r3, [pc, #16]	@ (80072e8 <__sinit+0x28>)
 80072d6:	6223      	str	r3, [r4, #32]
 80072d8:	4b04      	ldr	r3, [pc, #16]	@ (80072ec <__sinit+0x2c>)
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d1f5      	bne.n	80072cc <__sinit+0xc>
 80072e0:	f7ff ffc4 	bl	800726c <global_stdio_init.part.0>
 80072e4:	e7f2      	b.n	80072cc <__sinit+0xc>
 80072e6:	bf00      	nop
 80072e8:	0800722d 	.word	0x0800722d
 80072ec:	2000af58 	.word	0x2000af58

080072f0 <_fwalk_sglue>:
 80072f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072f4:	4607      	mov	r7, r0
 80072f6:	4688      	mov	r8, r1
 80072f8:	4614      	mov	r4, r2
 80072fa:	2600      	movs	r6, #0
 80072fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007300:	f1b9 0901 	subs.w	r9, r9, #1
 8007304:	d505      	bpl.n	8007312 <_fwalk_sglue+0x22>
 8007306:	6824      	ldr	r4, [r4, #0]
 8007308:	2c00      	cmp	r4, #0
 800730a:	d1f7      	bne.n	80072fc <_fwalk_sglue+0xc>
 800730c:	4630      	mov	r0, r6
 800730e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007312:	89ab      	ldrh	r3, [r5, #12]
 8007314:	2b01      	cmp	r3, #1
 8007316:	d907      	bls.n	8007328 <_fwalk_sglue+0x38>
 8007318:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800731c:	3301      	adds	r3, #1
 800731e:	d003      	beq.n	8007328 <_fwalk_sglue+0x38>
 8007320:	4629      	mov	r1, r5
 8007322:	4638      	mov	r0, r7
 8007324:	47c0      	blx	r8
 8007326:	4306      	orrs	r6, r0
 8007328:	3568      	adds	r5, #104	@ 0x68
 800732a:	e7e9      	b.n	8007300 <_fwalk_sglue+0x10>

0800732c <__sread>:
 800732c:	b510      	push	{r4, lr}
 800732e:	460c      	mov	r4, r1
 8007330:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007334:	f000 f942 	bl	80075bc <_read_r>
 8007338:	2800      	cmp	r0, #0
 800733a:	bfab      	itete	ge
 800733c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800733e:	89a3      	ldrhlt	r3, [r4, #12]
 8007340:	181b      	addge	r3, r3, r0
 8007342:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007346:	bfac      	ite	ge
 8007348:	6563      	strge	r3, [r4, #84]	@ 0x54
 800734a:	81a3      	strhlt	r3, [r4, #12]
 800734c:	bd10      	pop	{r4, pc}

0800734e <__swrite>:
 800734e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007352:	461f      	mov	r7, r3
 8007354:	898b      	ldrh	r3, [r1, #12]
 8007356:	05db      	lsls	r3, r3, #23
 8007358:	4605      	mov	r5, r0
 800735a:	460c      	mov	r4, r1
 800735c:	4616      	mov	r6, r2
 800735e:	d505      	bpl.n	800736c <__swrite+0x1e>
 8007360:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007364:	2302      	movs	r3, #2
 8007366:	2200      	movs	r2, #0
 8007368:	f000 f916 	bl	8007598 <_lseek_r>
 800736c:	89a3      	ldrh	r3, [r4, #12]
 800736e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007372:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007376:	81a3      	strh	r3, [r4, #12]
 8007378:	4632      	mov	r2, r6
 800737a:	463b      	mov	r3, r7
 800737c:	4628      	mov	r0, r5
 800737e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007382:	f000 b92d 	b.w	80075e0 <_write_r>

08007386 <__sseek>:
 8007386:	b510      	push	{r4, lr}
 8007388:	460c      	mov	r4, r1
 800738a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800738e:	f000 f903 	bl	8007598 <_lseek_r>
 8007392:	1c43      	adds	r3, r0, #1
 8007394:	89a3      	ldrh	r3, [r4, #12]
 8007396:	bf15      	itete	ne
 8007398:	6560      	strne	r0, [r4, #84]	@ 0x54
 800739a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800739e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80073a2:	81a3      	strheq	r3, [r4, #12]
 80073a4:	bf18      	it	ne
 80073a6:	81a3      	strhne	r3, [r4, #12]
 80073a8:	bd10      	pop	{r4, pc}

080073aa <__sclose>:
 80073aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073ae:	f000 b8e3 	b.w	8007578 <_close_r>

080073b2 <_vsniprintf_r>:
 80073b2:	b530      	push	{r4, r5, lr}
 80073b4:	4614      	mov	r4, r2
 80073b6:	2c00      	cmp	r4, #0
 80073b8:	b09b      	sub	sp, #108	@ 0x6c
 80073ba:	4605      	mov	r5, r0
 80073bc:	461a      	mov	r2, r3
 80073be:	da05      	bge.n	80073cc <_vsniprintf_r+0x1a>
 80073c0:	238b      	movs	r3, #139	@ 0x8b
 80073c2:	6003      	str	r3, [r0, #0]
 80073c4:	f04f 30ff 	mov.w	r0, #4294967295
 80073c8:	b01b      	add	sp, #108	@ 0x6c
 80073ca:	bd30      	pop	{r4, r5, pc}
 80073cc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80073d0:	f8ad 300c 	strh.w	r3, [sp, #12]
 80073d4:	bf14      	ite	ne
 80073d6:	f104 33ff 	addne.w	r3, r4, #4294967295
 80073da:	4623      	moveq	r3, r4
 80073dc:	9302      	str	r3, [sp, #8]
 80073de:	9305      	str	r3, [sp, #20]
 80073e0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80073e4:	9100      	str	r1, [sp, #0]
 80073e6:	9104      	str	r1, [sp, #16]
 80073e8:	f8ad 300e 	strh.w	r3, [sp, #14]
 80073ec:	4669      	mov	r1, sp
 80073ee:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80073f0:	f000 fabe 	bl	8007970 <_svfiprintf_r>
 80073f4:	1c43      	adds	r3, r0, #1
 80073f6:	bfbc      	itt	lt
 80073f8:	238b      	movlt	r3, #139	@ 0x8b
 80073fa:	602b      	strlt	r3, [r5, #0]
 80073fc:	2c00      	cmp	r4, #0
 80073fe:	d0e3      	beq.n	80073c8 <_vsniprintf_r+0x16>
 8007400:	9b00      	ldr	r3, [sp, #0]
 8007402:	2200      	movs	r2, #0
 8007404:	701a      	strb	r2, [r3, #0]
 8007406:	e7df      	b.n	80073c8 <_vsniprintf_r+0x16>

08007408 <vsniprintf>:
 8007408:	b507      	push	{r0, r1, r2, lr}
 800740a:	9300      	str	r3, [sp, #0]
 800740c:	4613      	mov	r3, r2
 800740e:	460a      	mov	r2, r1
 8007410:	4601      	mov	r1, r0
 8007412:	4803      	ldr	r0, [pc, #12]	@ (8007420 <vsniprintf+0x18>)
 8007414:	6800      	ldr	r0, [r0, #0]
 8007416:	f7ff ffcc 	bl	80073b2 <_vsniprintf_r>
 800741a:	b003      	add	sp, #12
 800741c:	f85d fb04 	ldr.w	pc, [sp], #4
 8007420:	20000220 	.word	0x20000220

08007424 <_vsiprintf_r>:
 8007424:	b500      	push	{lr}
 8007426:	b09b      	sub	sp, #108	@ 0x6c
 8007428:	9100      	str	r1, [sp, #0]
 800742a:	9104      	str	r1, [sp, #16]
 800742c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007430:	9105      	str	r1, [sp, #20]
 8007432:	9102      	str	r1, [sp, #8]
 8007434:	4905      	ldr	r1, [pc, #20]	@ (800744c <_vsiprintf_r+0x28>)
 8007436:	9103      	str	r1, [sp, #12]
 8007438:	4669      	mov	r1, sp
 800743a:	f000 fa99 	bl	8007970 <_svfiprintf_r>
 800743e:	9b00      	ldr	r3, [sp, #0]
 8007440:	2200      	movs	r2, #0
 8007442:	701a      	strb	r2, [r3, #0]
 8007444:	b01b      	add	sp, #108	@ 0x6c
 8007446:	f85d fb04 	ldr.w	pc, [sp], #4
 800744a:	bf00      	nop
 800744c:	ffff0208 	.word	0xffff0208

08007450 <vsiprintf>:
 8007450:	4613      	mov	r3, r2
 8007452:	460a      	mov	r2, r1
 8007454:	4601      	mov	r1, r0
 8007456:	4802      	ldr	r0, [pc, #8]	@ (8007460 <vsiprintf+0x10>)
 8007458:	6800      	ldr	r0, [r0, #0]
 800745a:	f7ff bfe3 	b.w	8007424 <_vsiprintf_r>
 800745e:	bf00      	nop
 8007460:	20000220 	.word	0x20000220

08007464 <memset>:
 8007464:	4402      	add	r2, r0
 8007466:	4603      	mov	r3, r0
 8007468:	4293      	cmp	r3, r2
 800746a:	d100      	bne.n	800746e <memset+0xa>
 800746c:	4770      	bx	lr
 800746e:	f803 1b01 	strb.w	r1, [r3], #1
 8007472:	e7f9      	b.n	8007468 <memset+0x4>

08007474 <strncmp>:
 8007474:	b510      	push	{r4, lr}
 8007476:	b16a      	cbz	r2, 8007494 <strncmp+0x20>
 8007478:	3901      	subs	r1, #1
 800747a:	1884      	adds	r4, r0, r2
 800747c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007480:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007484:	429a      	cmp	r2, r3
 8007486:	d103      	bne.n	8007490 <strncmp+0x1c>
 8007488:	42a0      	cmp	r0, r4
 800748a:	d001      	beq.n	8007490 <strncmp+0x1c>
 800748c:	2a00      	cmp	r2, #0
 800748e:	d1f5      	bne.n	800747c <strncmp+0x8>
 8007490:	1ad0      	subs	r0, r2, r3
 8007492:	bd10      	pop	{r4, pc}
 8007494:	4610      	mov	r0, r2
 8007496:	e7fc      	b.n	8007492 <strncmp+0x1e>

08007498 <strncpy>:
 8007498:	b510      	push	{r4, lr}
 800749a:	3901      	subs	r1, #1
 800749c:	4603      	mov	r3, r0
 800749e:	b132      	cbz	r2, 80074ae <strncpy+0x16>
 80074a0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80074a4:	f803 4b01 	strb.w	r4, [r3], #1
 80074a8:	3a01      	subs	r2, #1
 80074aa:	2c00      	cmp	r4, #0
 80074ac:	d1f7      	bne.n	800749e <strncpy+0x6>
 80074ae:	441a      	add	r2, r3
 80074b0:	2100      	movs	r1, #0
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d100      	bne.n	80074b8 <strncpy+0x20>
 80074b6:	bd10      	pop	{r4, pc}
 80074b8:	f803 1b01 	strb.w	r1, [r3], #1
 80074bc:	e7f9      	b.n	80074b2 <strncpy+0x1a>
	...

080074c0 <strtok>:
 80074c0:	4b16      	ldr	r3, [pc, #88]	@ (800751c <strtok+0x5c>)
 80074c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074c6:	681f      	ldr	r7, [r3, #0]
 80074c8:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 80074ca:	4605      	mov	r5, r0
 80074cc:	460e      	mov	r6, r1
 80074ce:	b9ec      	cbnz	r4, 800750c <strtok+0x4c>
 80074d0:	2050      	movs	r0, #80	@ 0x50
 80074d2:	f000 f93b 	bl	800774c <malloc>
 80074d6:	4602      	mov	r2, r0
 80074d8:	6478      	str	r0, [r7, #68]	@ 0x44
 80074da:	b920      	cbnz	r0, 80074e6 <strtok+0x26>
 80074dc:	4b10      	ldr	r3, [pc, #64]	@ (8007520 <strtok+0x60>)
 80074de:	4811      	ldr	r0, [pc, #68]	@ (8007524 <strtok+0x64>)
 80074e0:	215b      	movs	r1, #91	@ 0x5b
 80074e2:	f000 f8cb 	bl	800767c <__assert_func>
 80074e6:	e9c0 4400 	strd	r4, r4, [r0]
 80074ea:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80074ee:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80074f2:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 80074f6:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 80074fa:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 80074fe:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8007502:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8007506:	6184      	str	r4, [r0, #24]
 8007508:	7704      	strb	r4, [r0, #28]
 800750a:	6244      	str	r4, [r0, #36]	@ 0x24
 800750c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800750e:	4631      	mov	r1, r6
 8007510:	4628      	mov	r0, r5
 8007512:	2301      	movs	r3, #1
 8007514:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007518:	f000 b806 	b.w	8007528 <__strtok_r>
 800751c:	20000220 	.word	0x20000220
 8007520:	08011c7d 	.word	0x08011c7d
 8007524:	08011c94 	.word	0x08011c94

08007528 <__strtok_r>:
 8007528:	b5f0      	push	{r4, r5, r6, r7, lr}
 800752a:	4604      	mov	r4, r0
 800752c:	b908      	cbnz	r0, 8007532 <__strtok_r+0xa>
 800752e:	6814      	ldr	r4, [r2, #0]
 8007530:	b144      	cbz	r4, 8007544 <__strtok_r+0x1c>
 8007532:	4620      	mov	r0, r4
 8007534:	f814 5b01 	ldrb.w	r5, [r4], #1
 8007538:	460f      	mov	r7, r1
 800753a:	f817 6b01 	ldrb.w	r6, [r7], #1
 800753e:	b91e      	cbnz	r6, 8007548 <__strtok_r+0x20>
 8007540:	b965      	cbnz	r5, 800755c <__strtok_r+0x34>
 8007542:	6015      	str	r5, [r2, #0]
 8007544:	2000      	movs	r0, #0
 8007546:	e005      	b.n	8007554 <__strtok_r+0x2c>
 8007548:	42b5      	cmp	r5, r6
 800754a:	d1f6      	bne.n	800753a <__strtok_r+0x12>
 800754c:	2b00      	cmp	r3, #0
 800754e:	d1f0      	bne.n	8007532 <__strtok_r+0xa>
 8007550:	6014      	str	r4, [r2, #0]
 8007552:	7003      	strb	r3, [r0, #0]
 8007554:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007556:	461c      	mov	r4, r3
 8007558:	e00c      	b.n	8007574 <__strtok_r+0x4c>
 800755a:	b915      	cbnz	r5, 8007562 <__strtok_r+0x3a>
 800755c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007560:	460e      	mov	r6, r1
 8007562:	f816 5b01 	ldrb.w	r5, [r6], #1
 8007566:	42ab      	cmp	r3, r5
 8007568:	d1f7      	bne.n	800755a <__strtok_r+0x32>
 800756a:	2b00      	cmp	r3, #0
 800756c:	d0f3      	beq.n	8007556 <__strtok_r+0x2e>
 800756e:	2300      	movs	r3, #0
 8007570:	f804 3c01 	strb.w	r3, [r4, #-1]
 8007574:	6014      	str	r4, [r2, #0]
 8007576:	e7ed      	b.n	8007554 <__strtok_r+0x2c>

08007578 <_close_r>:
 8007578:	b538      	push	{r3, r4, r5, lr}
 800757a:	4d06      	ldr	r5, [pc, #24]	@ (8007594 <_close_r+0x1c>)
 800757c:	2300      	movs	r3, #0
 800757e:	4604      	mov	r4, r0
 8007580:	4608      	mov	r0, r1
 8007582:	602b      	str	r3, [r5, #0]
 8007584:	f7fa fa4c 	bl	8001a20 <_close>
 8007588:	1c43      	adds	r3, r0, #1
 800758a:	d102      	bne.n	8007592 <_close_r+0x1a>
 800758c:	682b      	ldr	r3, [r5, #0]
 800758e:	b103      	cbz	r3, 8007592 <_close_r+0x1a>
 8007590:	6023      	str	r3, [r4, #0]
 8007592:	bd38      	pop	{r3, r4, r5, pc}
 8007594:	2000af5c 	.word	0x2000af5c

08007598 <_lseek_r>:
 8007598:	b538      	push	{r3, r4, r5, lr}
 800759a:	4d07      	ldr	r5, [pc, #28]	@ (80075b8 <_lseek_r+0x20>)
 800759c:	4604      	mov	r4, r0
 800759e:	4608      	mov	r0, r1
 80075a0:	4611      	mov	r1, r2
 80075a2:	2200      	movs	r2, #0
 80075a4:	602a      	str	r2, [r5, #0]
 80075a6:	461a      	mov	r2, r3
 80075a8:	f7fa fa61 	bl	8001a6e <_lseek>
 80075ac:	1c43      	adds	r3, r0, #1
 80075ae:	d102      	bne.n	80075b6 <_lseek_r+0x1e>
 80075b0:	682b      	ldr	r3, [r5, #0]
 80075b2:	b103      	cbz	r3, 80075b6 <_lseek_r+0x1e>
 80075b4:	6023      	str	r3, [r4, #0]
 80075b6:	bd38      	pop	{r3, r4, r5, pc}
 80075b8:	2000af5c 	.word	0x2000af5c

080075bc <_read_r>:
 80075bc:	b538      	push	{r3, r4, r5, lr}
 80075be:	4d07      	ldr	r5, [pc, #28]	@ (80075dc <_read_r+0x20>)
 80075c0:	4604      	mov	r4, r0
 80075c2:	4608      	mov	r0, r1
 80075c4:	4611      	mov	r1, r2
 80075c6:	2200      	movs	r2, #0
 80075c8:	602a      	str	r2, [r5, #0]
 80075ca:	461a      	mov	r2, r3
 80075cc:	f7fa f9ef 	bl	80019ae <_read>
 80075d0:	1c43      	adds	r3, r0, #1
 80075d2:	d102      	bne.n	80075da <_read_r+0x1e>
 80075d4:	682b      	ldr	r3, [r5, #0]
 80075d6:	b103      	cbz	r3, 80075da <_read_r+0x1e>
 80075d8:	6023      	str	r3, [r4, #0]
 80075da:	bd38      	pop	{r3, r4, r5, pc}
 80075dc:	2000af5c 	.word	0x2000af5c

080075e0 <_write_r>:
 80075e0:	b538      	push	{r3, r4, r5, lr}
 80075e2:	4d07      	ldr	r5, [pc, #28]	@ (8007600 <_write_r+0x20>)
 80075e4:	4604      	mov	r4, r0
 80075e6:	4608      	mov	r0, r1
 80075e8:	4611      	mov	r1, r2
 80075ea:	2200      	movs	r2, #0
 80075ec:	602a      	str	r2, [r5, #0]
 80075ee:	461a      	mov	r2, r3
 80075f0:	f7fa f9fa 	bl	80019e8 <_write>
 80075f4:	1c43      	adds	r3, r0, #1
 80075f6:	d102      	bne.n	80075fe <_write_r+0x1e>
 80075f8:	682b      	ldr	r3, [r5, #0]
 80075fa:	b103      	cbz	r3, 80075fe <_write_r+0x1e>
 80075fc:	6023      	str	r3, [r4, #0]
 80075fe:	bd38      	pop	{r3, r4, r5, pc}
 8007600:	2000af5c 	.word	0x2000af5c

08007604 <__errno>:
 8007604:	4b01      	ldr	r3, [pc, #4]	@ (800760c <__errno+0x8>)
 8007606:	6818      	ldr	r0, [r3, #0]
 8007608:	4770      	bx	lr
 800760a:	bf00      	nop
 800760c:	20000220 	.word	0x20000220

08007610 <__libc_init_array>:
 8007610:	b570      	push	{r4, r5, r6, lr}
 8007612:	4d0d      	ldr	r5, [pc, #52]	@ (8007648 <__libc_init_array+0x38>)
 8007614:	4c0d      	ldr	r4, [pc, #52]	@ (800764c <__libc_init_array+0x3c>)
 8007616:	1b64      	subs	r4, r4, r5
 8007618:	10a4      	asrs	r4, r4, #2
 800761a:	2600      	movs	r6, #0
 800761c:	42a6      	cmp	r6, r4
 800761e:	d109      	bne.n	8007634 <__libc_init_array+0x24>
 8007620:	4d0b      	ldr	r5, [pc, #44]	@ (8007650 <__libc_init_array+0x40>)
 8007622:	4c0c      	ldr	r4, [pc, #48]	@ (8007654 <__libc_init_array+0x44>)
 8007624:	f000 ff44 	bl	80084b0 <_init>
 8007628:	1b64      	subs	r4, r4, r5
 800762a:	10a4      	asrs	r4, r4, #2
 800762c:	2600      	movs	r6, #0
 800762e:	42a6      	cmp	r6, r4
 8007630:	d105      	bne.n	800763e <__libc_init_array+0x2e>
 8007632:	bd70      	pop	{r4, r5, r6, pc}
 8007634:	f855 3b04 	ldr.w	r3, [r5], #4
 8007638:	4798      	blx	r3
 800763a:	3601      	adds	r6, #1
 800763c:	e7ee      	b.n	800761c <__libc_init_array+0xc>
 800763e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007642:	4798      	blx	r3
 8007644:	3601      	adds	r6, #1
 8007646:	e7f2      	b.n	800762e <__libc_init_array+0x1e>
 8007648:	08011d68 	.word	0x08011d68
 800764c:	08011d68 	.word	0x08011d68
 8007650:	08011d68 	.word	0x08011d68
 8007654:	08011d6c 	.word	0x08011d6c

08007658 <__retarget_lock_init_recursive>:
 8007658:	4770      	bx	lr

0800765a <__retarget_lock_acquire_recursive>:
 800765a:	4770      	bx	lr

0800765c <__retarget_lock_release_recursive>:
 800765c:	4770      	bx	lr

0800765e <memcpy>:
 800765e:	440a      	add	r2, r1
 8007660:	4291      	cmp	r1, r2
 8007662:	f100 33ff 	add.w	r3, r0, #4294967295
 8007666:	d100      	bne.n	800766a <memcpy+0xc>
 8007668:	4770      	bx	lr
 800766a:	b510      	push	{r4, lr}
 800766c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007670:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007674:	4291      	cmp	r1, r2
 8007676:	d1f9      	bne.n	800766c <memcpy+0xe>
 8007678:	bd10      	pop	{r4, pc}
	...

0800767c <__assert_func>:
 800767c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800767e:	4614      	mov	r4, r2
 8007680:	461a      	mov	r2, r3
 8007682:	4b09      	ldr	r3, [pc, #36]	@ (80076a8 <__assert_func+0x2c>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	4605      	mov	r5, r0
 8007688:	68d8      	ldr	r0, [r3, #12]
 800768a:	b954      	cbnz	r4, 80076a2 <__assert_func+0x26>
 800768c:	4b07      	ldr	r3, [pc, #28]	@ (80076ac <__assert_func+0x30>)
 800768e:	461c      	mov	r4, r3
 8007690:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007694:	9100      	str	r1, [sp, #0]
 8007696:	462b      	mov	r3, r5
 8007698:	4905      	ldr	r1, [pc, #20]	@ (80076b0 <__assert_func+0x34>)
 800769a:	f000 fbf3 	bl	8007e84 <fiprintf>
 800769e:	f000 fcb1 	bl	8008004 <abort>
 80076a2:	4b04      	ldr	r3, [pc, #16]	@ (80076b4 <__assert_func+0x38>)
 80076a4:	e7f4      	b.n	8007690 <__assert_func+0x14>
 80076a6:	bf00      	nop
 80076a8:	20000220 	.word	0x20000220
 80076ac:	08011d29 	.word	0x08011d29
 80076b0:	08011cfb 	.word	0x08011cfb
 80076b4:	08011cee 	.word	0x08011cee

080076b8 <_free_r>:
 80076b8:	b538      	push	{r3, r4, r5, lr}
 80076ba:	4605      	mov	r5, r0
 80076bc:	2900      	cmp	r1, #0
 80076be:	d041      	beq.n	8007744 <_free_r+0x8c>
 80076c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80076c4:	1f0c      	subs	r4, r1, #4
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	bfb8      	it	lt
 80076ca:	18e4      	addlt	r4, r4, r3
 80076cc:	f000 f8e8 	bl	80078a0 <__malloc_lock>
 80076d0:	4a1d      	ldr	r2, [pc, #116]	@ (8007748 <_free_r+0x90>)
 80076d2:	6813      	ldr	r3, [r2, #0]
 80076d4:	b933      	cbnz	r3, 80076e4 <_free_r+0x2c>
 80076d6:	6063      	str	r3, [r4, #4]
 80076d8:	6014      	str	r4, [r2, #0]
 80076da:	4628      	mov	r0, r5
 80076dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80076e0:	f000 b8e4 	b.w	80078ac <__malloc_unlock>
 80076e4:	42a3      	cmp	r3, r4
 80076e6:	d908      	bls.n	80076fa <_free_r+0x42>
 80076e8:	6820      	ldr	r0, [r4, #0]
 80076ea:	1821      	adds	r1, r4, r0
 80076ec:	428b      	cmp	r3, r1
 80076ee:	bf01      	itttt	eq
 80076f0:	6819      	ldreq	r1, [r3, #0]
 80076f2:	685b      	ldreq	r3, [r3, #4]
 80076f4:	1809      	addeq	r1, r1, r0
 80076f6:	6021      	streq	r1, [r4, #0]
 80076f8:	e7ed      	b.n	80076d6 <_free_r+0x1e>
 80076fa:	461a      	mov	r2, r3
 80076fc:	685b      	ldr	r3, [r3, #4]
 80076fe:	b10b      	cbz	r3, 8007704 <_free_r+0x4c>
 8007700:	42a3      	cmp	r3, r4
 8007702:	d9fa      	bls.n	80076fa <_free_r+0x42>
 8007704:	6811      	ldr	r1, [r2, #0]
 8007706:	1850      	adds	r0, r2, r1
 8007708:	42a0      	cmp	r0, r4
 800770a:	d10b      	bne.n	8007724 <_free_r+0x6c>
 800770c:	6820      	ldr	r0, [r4, #0]
 800770e:	4401      	add	r1, r0
 8007710:	1850      	adds	r0, r2, r1
 8007712:	4283      	cmp	r3, r0
 8007714:	6011      	str	r1, [r2, #0]
 8007716:	d1e0      	bne.n	80076da <_free_r+0x22>
 8007718:	6818      	ldr	r0, [r3, #0]
 800771a:	685b      	ldr	r3, [r3, #4]
 800771c:	6053      	str	r3, [r2, #4]
 800771e:	4408      	add	r0, r1
 8007720:	6010      	str	r0, [r2, #0]
 8007722:	e7da      	b.n	80076da <_free_r+0x22>
 8007724:	d902      	bls.n	800772c <_free_r+0x74>
 8007726:	230c      	movs	r3, #12
 8007728:	602b      	str	r3, [r5, #0]
 800772a:	e7d6      	b.n	80076da <_free_r+0x22>
 800772c:	6820      	ldr	r0, [r4, #0]
 800772e:	1821      	adds	r1, r4, r0
 8007730:	428b      	cmp	r3, r1
 8007732:	bf04      	itt	eq
 8007734:	6819      	ldreq	r1, [r3, #0]
 8007736:	685b      	ldreq	r3, [r3, #4]
 8007738:	6063      	str	r3, [r4, #4]
 800773a:	bf04      	itt	eq
 800773c:	1809      	addeq	r1, r1, r0
 800773e:	6021      	streq	r1, [r4, #0]
 8007740:	6054      	str	r4, [r2, #4]
 8007742:	e7ca      	b.n	80076da <_free_r+0x22>
 8007744:	bd38      	pop	{r3, r4, r5, pc}
 8007746:	bf00      	nop
 8007748:	2000af68 	.word	0x2000af68

0800774c <malloc>:
 800774c:	4b02      	ldr	r3, [pc, #8]	@ (8007758 <malloc+0xc>)
 800774e:	4601      	mov	r1, r0
 8007750:	6818      	ldr	r0, [r3, #0]
 8007752:	f000 b825 	b.w	80077a0 <_malloc_r>
 8007756:	bf00      	nop
 8007758:	20000220 	.word	0x20000220

0800775c <sbrk_aligned>:
 800775c:	b570      	push	{r4, r5, r6, lr}
 800775e:	4e0f      	ldr	r6, [pc, #60]	@ (800779c <sbrk_aligned+0x40>)
 8007760:	460c      	mov	r4, r1
 8007762:	6831      	ldr	r1, [r6, #0]
 8007764:	4605      	mov	r5, r0
 8007766:	b911      	cbnz	r1, 800776e <sbrk_aligned+0x12>
 8007768:	f000 fc3c 	bl	8007fe4 <_sbrk_r>
 800776c:	6030      	str	r0, [r6, #0]
 800776e:	4621      	mov	r1, r4
 8007770:	4628      	mov	r0, r5
 8007772:	f000 fc37 	bl	8007fe4 <_sbrk_r>
 8007776:	1c43      	adds	r3, r0, #1
 8007778:	d103      	bne.n	8007782 <sbrk_aligned+0x26>
 800777a:	f04f 34ff 	mov.w	r4, #4294967295
 800777e:	4620      	mov	r0, r4
 8007780:	bd70      	pop	{r4, r5, r6, pc}
 8007782:	1cc4      	adds	r4, r0, #3
 8007784:	f024 0403 	bic.w	r4, r4, #3
 8007788:	42a0      	cmp	r0, r4
 800778a:	d0f8      	beq.n	800777e <sbrk_aligned+0x22>
 800778c:	1a21      	subs	r1, r4, r0
 800778e:	4628      	mov	r0, r5
 8007790:	f000 fc28 	bl	8007fe4 <_sbrk_r>
 8007794:	3001      	adds	r0, #1
 8007796:	d1f2      	bne.n	800777e <sbrk_aligned+0x22>
 8007798:	e7ef      	b.n	800777a <sbrk_aligned+0x1e>
 800779a:	bf00      	nop
 800779c:	2000af64 	.word	0x2000af64

080077a0 <_malloc_r>:
 80077a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077a4:	1ccd      	adds	r5, r1, #3
 80077a6:	f025 0503 	bic.w	r5, r5, #3
 80077aa:	3508      	adds	r5, #8
 80077ac:	2d0c      	cmp	r5, #12
 80077ae:	bf38      	it	cc
 80077b0:	250c      	movcc	r5, #12
 80077b2:	2d00      	cmp	r5, #0
 80077b4:	4606      	mov	r6, r0
 80077b6:	db01      	blt.n	80077bc <_malloc_r+0x1c>
 80077b8:	42a9      	cmp	r1, r5
 80077ba:	d904      	bls.n	80077c6 <_malloc_r+0x26>
 80077bc:	230c      	movs	r3, #12
 80077be:	6033      	str	r3, [r6, #0]
 80077c0:	2000      	movs	r0, #0
 80077c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800789c <_malloc_r+0xfc>
 80077ca:	f000 f869 	bl	80078a0 <__malloc_lock>
 80077ce:	f8d8 3000 	ldr.w	r3, [r8]
 80077d2:	461c      	mov	r4, r3
 80077d4:	bb44      	cbnz	r4, 8007828 <_malloc_r+0x88>
 80077d6:	4629      	mov	r1, r5
 80077d8:	4630      	mov	r0, r6
 80077da:	f7ff ffbf 	bl	800775c <sbrk_aligned>
 80077de:	1c43      	adds	r3, r0, #1
 80077e0:	4604      	mov	r4, r0
 80077e2:	d158      	bne.n	8007896 <_malloc_r+0xf6>
 80077e4:	f8d8 4000 	ldr.w	r4, [r8]
 80077e8:	4627      	mov	r7, r4
 80077ea:	2f00      	cmp	r7, #0
 80077ec:	d143      	bne.n	8007876 <_malloc_r+0xd6>
 80077ee:	2c00      	cmp	r4, #0
 80077f0:	d04b      	beq.n	800788a <_malloc_r+0xea>
 80077f2:	6823      	ldr	r3, [r4, #0]
 80077f4:	4639      	mov	r1, r7
 80077f6:	4630      	mov	r0, r6
 80077f8:	eb04 0903 	add.w	r9, r4, r3
 80077fc:	f000 fbf2 	bl	8007fe4 <_sbrk_r>
 8007800:	4581      	cmp	r9, r0
 8007802:	d142      	bne.n	800788a <_malloc_r+0xea>
 8007804:	6821      	ldr	r1, [r4, #0]
 8007806:	1a6d      	subs	r5, r5, r1
 8007808:	4629      	mov	r1, r5
 800780a:	4630      	mov	r0, r6
 800780c:	f7ff ffa6 	bl	800775c <sbrk_aligned>
 8007810:	3001      	adds	r0, #1
 8007812:	d03a      	beq.n	800788a <_malloc_r+0xea>
 8007814:	6823      	ldr	r3, [r4, #0]
 8007816:	442b      	add	r3, r5
 8007818:	6023      	str	r3, [r4, #0]
 800781a:	f8d8 3000 	ldr.w	r3, [r8]
 800781e:	685a      	ldr	r2, [r3, #4]
 8007820:	bb62      	cbnz	r2, 800787c <_malloc_r+0xdc>
 8007822:	f8c8 7000 	str.w	r7, [r8]
 8007826:	e00f      	b.n	8007848 <_malloc_r+0xa8>
 8007828:	6822      	ldr	r2, [r4, #0]
 800782a:	1b52      	subs	r2, r2, r5
 800782c:	d420      	bmi.n	8007870 <_malloc_r+0xd0>
 800782e:	2a0b      	cmp	r2, #11
 8007830:	d917      	bls.n	8007862 <_malloc_r+0xc2>
 8007832:	1961      	adds	r1, r4, r5
 8007834:	42a3      	cmp	r3, r4
 8007836:	6025      	str	r5, [r4, #0]
 8007838:	bf18      	it	ne
 800783a:	6059      	strne	r1, [r3, #4]
 800783c:	6863      	ldr	r3, [r4, #4]
 800783e:	bf08      	it	eq
 8007840:	f8c8 1000 	streq.w	r1, [r8]
 8007844:	5162      	str	r2, [r4, r5]
 8007846:	604b      	str	r3, [r1, #4]
 8007848:	4630      	mov	r0, r6
 800784a:	f000 f82f 	bl	80078ac <__malloc_unlock>
 800784e:	f104 000b 	add.w	r0, r4, #11
 8007852:	1d23      	adds	r3, r4, #4
 8007854:	f020 0007 	bic.w	r0, r0, #7
 8007858:	1ac2      	subs	r2, r0, r3
 800785a:	bf1c      	itt	ne
 800785c:	1a1b      	subne	r3, r3, r0
 800785e:	50a3      	strne	r3, [r4, r2]
 8007860:	e7af      	b.n	80077c2 <_malloc_r+0x22>
 8007862:	6862      	ldr	r2, [r4, #4]
 8007864:	42a3      	cmp	r3, r4
 8007866:	bf0c      	ite	eq
 8007868:	f8c8 2000 	streq.w	r2, [r8]
 800786c:	605a      	strne	r2, [r3, #4]
 800786e:	e7eb      	b.n	8007848 <_malloc_r+0xa8>
 8007870:	4623      	mov	r3, r4
 8007872:	6864      	ldr	r4, [r4, #4]
 8007874:	e7ae      	b.n	80077d4 <_malloc_r+0x34>
 8007876:	463c      	mov	r4, r7
 8007878:	687f      	ldr	r7, [r7, #4]
 800787a:	e7b6      	b.n	80077ea <_malloc_r+0x4a>
 800787c:	461a      	mov	r2, r3
 800787e:	685b      	ldr	r3, [r3, #4]
 8007880:	42a3      	cmp	r3, r4
 8007882:	d1fb      	bne.n	800787c <_malloc_r+0xdc>
 8007884:	2300      	movs	r3, #0
 8007886:	6053      	str	r3, [r2, #4]
 8007888:	e7de      	b.n	8007848 <_malloc_r+0xa8>
 800788a:	230c      	movs	r3, #12
 800788c:	6033      	str	r3, [r6, #0]
 800788e:	4630      	mov	r0, r6
 8007890:	f000 f80c 	bl	80078ac <__malloc_unlock>
 8007894:	e794      	b.n	80077c0 <_malloc_r+0x20>
 8007896:	6005      	str	r5, [r0, #0]
 8007898:	e7d6      	b.n	8007848 <_malloc_r+0xa8>
 800789a:	bf00      	nop
 800789c:	2000af68 	.word	0x2000af68

080078a0 <__malloc_lock>:
 80078a0:	4801      	ldr	r0, [pc, #4]	@ (80078a8 <__malloc_lock+0x8>)
 80078a2:	f7ff beda 	b.w	800765a <__retarget_lock_acquire_recursive>
 80078a6:	bf00      	nop
 80078a8:	2000af60 	.word	0x2000af60

080078ac <__malloc_unlock>:
 80078ac:	4801      	ldr	r0, [pc, #4]	@ (80078b4 <__malloc_unlock+0x8>)
 80078ae:	f7ff bed5 	b.w	800765c <__retarget_lock_release_recursive>
 80078b2:	bf00      	nop
 80078b4:	2000af60 	.word	0x2000af60

080078b8 <__ssputs_r>:
 80078b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078bc:	688e      	ldr	r6, [r1, #8]
 80078be:	461f      	mov	r7, r3
 80078c0:	42be      	cmp	r6, r7
 80078c2:	680b      	ldr	r3, [r1, #0]
 80078c4:	4682      	mov	sl, r0
 80078c6:	460c      	mov	r4, r1
 80078c8:	4690      	mov	r8, r2
 80078ca:	d82d      	bhi.n	8007928 <__ssputs_r+0x70>
 80078cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80078d0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80078d4:	d026      	beq.n	8007924 <__ssputs_r+0x6c>
 80078d6:	6965      	ldr	r5, [r4, #20]
 80078d8:	6909      	ldr	r1, [r1, #16]
 80078da:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80078de:	eba3 0901 	sub.w	r9, r3, r1
 80078e2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80078e6:	1c7b      	adds	r3, r7, #1
 80078e8:	444b      	add	r3, r9
 80078ea:	106d      	asrs	r5, r5, #1
 80078ec:	429d      	cmp	r5, r3
 80078ee:	bf38      	it	cc
 80078f0:	461d      	movcc	r5, r3
 80078f2:	0553      	lsls	r3, r2, #21
 80078f4:	d527      	bpl.n	8007946 <__ssputs_r+0x8e>
 80078f6:	4629      	mov	r1, r5
 80078f8:	f7ff ff52 	bl	80077a0 <_malloc_r>
 80078fc:	4606      	mov	r6, r0
 80078fe:	b360      	cbz	r0, 800795a <__ssputs_r+0xa2>
 8007900:	6921      	ldr	r1, [r4, #16]
 8007902:	464a      	mov	r2, r9
 8007904:	f7ff feab 	bl	800765e <memcpy>
 8007908:	89a3      	ldrh	r3, [r4, #12]
 800790a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800790e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007912:	81a3      	strh	r3, [r4, #12]
 8007914:	6126      	str	r6, [r4, #16]
 8007916:	6165      	str	r5, [r4, #20]
 8007918:	444e      	add	r6, r9
 800791a:	eba5 0509 	sub.w	r5, r5, r9
 800791e:	6026      	str	r6, [r4, #0]
 8007920:	60a5      	str	r5, [r4, #8]
 8007922:	463e      	mov	r6, r7
 8007924:	42be      	cmp	r6, r7
 8007926:	d900      	bls.n	800792a <__ssputs_r+0x72>
 8007928:	463e      	mov	r6, r7
 800792a:	6820      	ldr	r0, [r4, #0]
 800792c:	4632      	mov	r2, r6
 800792e:	4641      	mov	r1, r8
 8007930:	f000 fb1c 	bl	8007f6c <memmove>
 8007934:	68a3      	ldr	r3, [r4, #8]
 8007936:	1b9b      	subs	r3, r3, r6
 8007938:	60a3      	str	r3, [r4, #8]
 800793a:	6823      	ldr	r3, [r4, #0]
 800793c:	4433      	add	r3, r6
 800793e:	6023      	str	r3, [r4, #0]
 8007940:	2000      	movs	r0, #0
 8007942:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007946:	462a      	mov	r2, r5
 8007948:	f000 fb63 	bl	8008012 <_realloc_r>
 800794c:	4606      	mov	r6, r0
 800794e:	2800      	cmp	r0, #0
 8007950:	d1e0      	bne.n	8007914 <__ssputs_r+0x5c>
 8007952:	6921      	ldr	r1, [r4, #16]
 8007954:	4650      	mov	r0, sl
 8007956:	f7ff feaf 	bl	80076b8 <_free_r>
 800795a:	230c      	movs	r3, #12
 800795c:	f8ca 3000 	str.w	r3, [sl]
 8007960:	89a3      	ldrh	r3, [r4, #12]
 8007962:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007966:	81a3      	strh	r3, [r4, #12]
 8007968:	f04f 30ff 	mov.w	r0, #4294967295
 800796c:	e7e9      	b.n	8007942 <__ssputs_r+0x8a>
	...

08007970 <_svfiprintf_r>:
 8007970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007974:	4698      	mov	r8, r3
 8007976:	898b      	ldrh	r3, [r1, #12]
 8007978:	061b      	lsls	r3, r3, #24
 800797a:	b09d      	sub	sp, #116	@ 0x74
 800797c:	4607      	mov	r7, r0
 800797e:	460d      	mov	r5, r1
 8007980:	4614      	mov	r4, r2
 8007982:	d510      	bpl.n	80079a6 <_svfiprintf_r+0x36>
 8007984:	690b      	ldr	r3, [r1, #16]
 8007986:	b973      	cbnz	r3, 80079a6 <_svfiprintf_r+0x36>
 8007988:	2140      	movs	r1, #64	@ 0x40
 800798a:	f7ff ff09 	bl	80077a0 <_malloc_r>
 800798e:	6028      	str	r0, [r5, #0]
 8007990:	6128      	str	r0, [r5, #16]
 8007992:	b930      	cbnz	r0, 80079a2 <_svfiprintf_r+0x32>
 8007994:	230c      	movs	r3, #12
 8007996:	603b      	str	r3, [r7, #0]
 8007998:	f04f 30ff 	mov.w	r0, #4294967295
 800799c:	b01d      	add	sp, #116	@ 0x74
 800799e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079a2:	2340      	movs	r3, #64	@ 0x40
 80079a4:	616b      	str	r3, [r5, #20]
 80079a6:	2300      	movs	r3, #0
 80079a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80079aa:	2320      	movs	r3, #32
 80079ac:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80079b0:	f8cd 800c 	str.w	r8, [sp, #12]
 80079b4:	2330      	movs	r3, #48	@ 0x30
 80079b6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007b54 <_svfiprintf_r+0x1e4>
 80079ba:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80079be:	f04f 0901 	mov.w	r9, #1
 80079c2:	4623      	mov	r3, r4
 80079c4:	469a      	mov	sl, r3
 80079c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80079ca:	b10a      	cbz	r2, 80079d0 <_svfiprintf_r+0x60>
 80079cc:	2a25      	cmp	r2, #37	@ 0x25
 80079ce:	d1f9      	bne.n	80079c4 <_svfiprintf_r+0x54>
 80079d0:	ebba 0b04 	subs.w	fp, sl, r4
 80079d4:	d00b      	beq.n	80079ee <_svfiprintf_r+0x7e>
 80079d6:	465b      	mov	r3, fp
 80079d8:	4622      	mov	r2, r4
 80079da:	4629      	mov	r1, r5
 80079dc:	4638      	mov	r0, r7
 80079de:	f7ff ff6b 	bl	80078b8 <__ssputs_r>
 80079e2:	3001      	adds	r0, #1
 80079e4:	f000 80a7 	beq.w	8007b36 <_svfiprintf_r+0x1c6>
 80079e8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80079ea:	445a      	add	r2, fp
 80079ec:	9209      	str	r2, [sp, #36]	@ 0x24
 80079ee:	f89a 3000 	ldrb.w	r3, [sl]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	f000 809f 	beq.w	8007b36 <_svfiprintf_r+0x1c6>
 80079f8:	2300      	movs	r3, #0
 80079fa:	f04f 32ff 	mov.w	r2, #4294967295
 80079fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007a02:	f10a 0a01 	add.w	sl, sl, #1
 8007a06:	9304      	str	r3, [sp, #16]
 8007a08:	9307      	str	r3, [sp, #28]
 8007a0a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007a0e:	931a      	str	r3, [sp, #104]	@ 0x68
 8007a10:	4654      	mov	r4, sl
 8007a12:	2205      	movs	r2, #5
 8007a14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a18:	484e      	ldr	r0, [pc, #312]	@ (8007b54 <_svfiprintf_r+0x1e4>)
 8007a1a:	f7f8 fbe1 	bl	80001e0 <memchr>
 8007a1e:	9a04      	ldr	r2, [sp, #16]
 8007a20:	b9d8      	cbnz	r0, 8007a5a <_svfiprintf_r+0xea>
 8007a22:	06d0      	lsls	r0, r2, #27
 8007a24:	bf44      	itt	mi
 8007a26:	2320      	movmi	r3, #32
 8007a28:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a2c:	0711      	lsls	r1, r2, #28
 8007a2e:	bf44      	itt	mi
 8007a30:	232b      	movmi	r3, #43	@ 0x2b
 8007a32:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007a36:	f89a 3000 	ldrb.w	r3, [sl]
 8007a3a:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a3c:	d015      	beq.n	8007a6a <_svfiprintf_r+0xfa>
 8007a3e:	9a07      	ldr	r2, [sp, #28]
 8007a40:	4654      	mov	r4, sl
 8007a42:	2000      	movs	r0, #0
 8007a44:	f04f 0c0a 	mov.w	ip, #10
 8007a48:	4621      	mov	r1, r4
 8007a4a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007a4e:	3b30      	subs	r3, #48	@ 0x30
 8007a50:	2b09      	cmp	r3, #9
 8007a52:	d94b      	bls.n	8007aec <_svfiprintf_r+0x17c>
 8007a54:	b1b0      	cbz	r0, 8007a84 <_svfiprintf_r+0x114>
 8007a56:	9207      	str	r2, [sp, #28]
 8007a58:	e014      	b.n	8007a84 <_svfiprintf_r+0x114>
 8007a5a:	eba0 0308 	sub.w	r3, r0, r8
 8007a5e:	fa09 f303 	lsl.w	r3, r9, r3
 8007a62:	4313      	orrs	r3, r2
 8007a64:	9304      	str	r3, [sp, #16]
 8007a66:	46a2      	mov	sl, r4
 8007a68:	e7d2      	b.n	8007a10 <_svfiprintf_r+0xa0>
 8007a6a:	9b03      	ldr	r3, [sp, #12]
 8007a6c:	1d19      	adds	r1, r3, #4
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	9103      	str	r1, [sp, #12]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	bfbb      	ittet	lt
 8007a76:	425b      	neglt	r3, r3
 8007a78:	f042 0202 	orrlt.w	r2, r2, #2
 8007a7c:	9307      	strge	r3, [sp, #28]
 8007a7e:	9307      	strlt	r3, [sp, #28]
 8007a80:	bfb8      	it	lt
 8007a82:	9204      	strlt	r2, [sp, #16]
 8007a84:	7823      	ldrb	r3, [r4, #0]
 8007a86:	2b2e      	cmp	r3, #46	@ 0x2e
 8007a88:	d10a      	bne.n	8007aa0 <_svfiprintf_r+0x130>
 8007a8a:	7863      	ldrb	r3, [r4, #1]
 8007a8c:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a8e:	d132      	bne.n	8007af6 <_svfiprintf_r+0x186>
 8007a90:	9b03      	ldr	r3, [sp, #12]
 8007a92:	1d1a      	adds	r2, r3, #4
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	9203      	str	r2, [sp, #12]
 8007a98:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007a9c:	3402      	adds	r4, #2
 8007a9e:	9305      	str	r3, [sp, #20]
 8007aa0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007b64 <_svfiprintf_r+0x1f4>
 8007aa4:	7821      	ldrb	r1, [r4, #0]
 8007aa6:	2203      	movs	r2, #3
 8007aa8:	4650      	mov	r0, sl
 8007aaa:	f7f8 fb99 	bl	80001e0 <memchr>
 8007aae:	b138      	cbz	r0, 8007ac0 <_svfiprintf_r+0x150>
 8007ab0:	9b04      	ldr	r3, [sp, #16]
 8007ab2:	eba0 000a 	sub.w	r0, r0, sl
 8007ab6:	2240      	movs	r2, #64	@ 0x40
 8007ab8:	4082      	lsls	r2, r0
 8007aba:	4313      	orrs	r3, r2
 8007abc:	3401      	adds	r4, #1
 8007abe:	9304      	str	r3, [sp, #16]
 8007ac0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ac4:	4824      	ldr	r0, [pc, #144]	@ (8007b58 <_svfiprintf_r+0x1e8>)
 8007ac6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007aca:	2206      	movs	r2, #6
 8007acc:	f7f8 fb88 	bl	80001e0 <memchr>
 8007ad0:	2800      	cmp	r0, #0
 8007ad2:	d036      	beq.n	8007b42 <_svfiprintf_r+0x1d2>
 8007ad4:	4b21      	ldr	r3, [pc, #132]	@ (8007b5c <_svfiprintf_r+0x1ec>)
 8007ad6:	bb1b      	cbnz	r3, 8007b20 <_svfiprintf_r+0x1b0>
 8007ad8:	9b03      	ldr	r3, [sp, #12]
 8007ada:	3307      	adds	r3, #7
 8007adc:	f023 0307 	bic.w	r3, r3, #7
 8007ae0:	3308      	adds	r3, #8
 8007ae2:	9303      	str	r3, [sp, #12]
 8007ae4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ae6:	4433      	add	r3, r6
 8007ae8:	9309      	str	r3, [sp, #36]	@ 0x24
 8007aea:	e76a      	b.n	80079c2 <_svfiprintf_r+0x52>
 8007aec:	fb0c 3202 	mla	r2, ip, r2, r3
 8007af0:	460c      	mov	r4, r1
 8007af2:	2001      	movs	r0, #1
 8007af4:	e7a8      	b.n	8007a48 <_svfiprintf_r+0xd8>
 8007af6:	2300      	movs	r3, #0
 8007af8:	3401      	adds	r4, #1
 8007afa:	9305      	str	r3, [sp, #20]
 8007afc:	4619      	mov	r1, r3
 8007afe:	f04f 0c0a 	mov.w	ip, #10
 8007b02:	4620      	mov	r0, r4
 8007b04:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007b08:	3a30      	subs	r2, #48	@ 0x30
 8007b0a:	2a09      	cmp	r2, #9
 8007b0c:	d903      	bls.n	8007b16 <_svfiprintf_r+0x1a6>
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d0c6      	beq.n	8007aa0 <_svfiprintf_r+0x130>
 8007b12:	9105      	str	r1, [sp, #20]
 8007b14:	e7c4      	b.n	8007aa0 <_svfiprintf_r+0x130>
 8007b16:	fb0c 2101 	mla	r1, ip, r1, r2
 8007b1a:	4604      	mov	r4, r0
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	e7f0      	b.n	8007b02 <_svfiprintf_r+0x192>
 8007b20:	ab03      	add	r3, sp, #12
 8007b22:	9300      	str	r3, [sp, #0]
 8007b24:	462a      	mov	r2, r5
 8007b26:	4b0e      	ldr	r3, [pc, #56]	@ (8007b60 <_svfiprintf_r+0x1f0>)
 8007b28:	a904      	add	r1, sp, #16
 8007b2a:	4638      	mov	r0, r7
 8007b2c:	f3af 8000 	nop.w
 8007b30:	1c42      	adds	r2, r0, #1
 8007b32:	4606      	mov	r6, r0
 8007b34:	d1d6      	bne.n	8007ae4 <_svfiprintf_r+0x174>
 8007b36:	89ab      	ldrh	r3, [r5, #12]
 8007b38:	065b      	lsls	r3, r3, #25
 8007b3a:	f53f af2d 	bmi.w	8007998 <_svfiprintf_r+0x28>
 8007b3e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007b40:	e72c      	b.n	800799c <_svfiprintf_r+0x2c>
 8007b42:	ab03      	add	r3, sp, #12
 8007b44:	9300      	str	r3, [sp, #0]
 8007b46:	462a      	mov	r2, r5
 8007b48:	4b05      	ldr	r3, [pc, #20]	@ (8007b60 <_svfiprintf_r+0x1f0>)
 8007b4a:	a904      	add	r1, sp, #16
 8007b4c:	4638      	mov	r0, r7
 8007b4e:	f000 f879 	bl	8007c44 <_printf_i>
 8007b52:	e7ed      	b.n	8007b30 <_svfiprintf_r+0x1c0>
 8007b54:	08011d2a 	.word	0x08011d2a
 8007b58:	08011d34 	.word	0x08011d34
 8007b5c:	00000000 	.word	0x00000000
 8007b60:	080078b9 	.word	0x080078b9
 8007b64:	08011d30 	.word	0x08011d30

08007b68 <_printf_common>:
 8007b68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b6c:	4616      	mov	r6, r2
 8007b6e:	4698      	mov	r8, r3
 8007b70:	688a      	ldr	r2, [r1, #8]
 8007b72:	690b      	ldr	r3, [r1, #16]
 8007b74:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007b78:	4293      	cmp	r3, r2
 8007b7a:	bfb8      	it	lt
 8007b7c:	4613      	movlt	r3, r2
 8007b7e:	6033      	str	r3, [r6, #0]
 8007b80:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007b84:	4607      	mov	r7, r0
 8007b86:	460c      	mov	r4, r1
 8007b88:	b10a      	cbz	r2, 8007b8e <_printf_common+0x26>
 8007b8a:	3301      	adds	r3, #1
 8007b8c:	6033      	str	r3, [r6, #0]
 8007b8e:	6823      	ldr	r3, [r4, #0]
 8007b90:	0699      	lsls	r1, r3, #26
 8007b92:	bf42      	ittt	mi
 8007b94:	6833      	ldrmi	r3, [r6, #0]
 8007b96:	3302      	addmi	r3, #2
 8007b98:	6033      	strmi	r3, [r6, #0]
 8007b9a:	6825      	ldr	r5, [r4, #0]
 8007b9c:	f015 0506 	ands.w	r5, r5, #6
 8007ba0:	d106      	bne.n	8007bb0 <_printf_common+0x48>
 8007ba2:	f104 0a19 	add.w	sl, r4, #25
 8007ba6:	68e3      	ldr	r3, [r4, #12]
 8007ba8:	6832      	ldr	r2, [r6, #0]
 8007baa:	1a9b      	subs	r3, r3, r2
 8007bac:	42ab      	cmp	r3, r5
 8007bae:	dc26      	bgt.n	8007bfe <_printf_common+0x96>
 8007bb0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007bb4:	6822      	ldr	r2, [r4, #0]
 8007bb6:	3b00      	subs	r3, #0
 8007bb8:	bf18      	it	ne
 8007bba:	2301      	movne	r3, #1
 8007bbc:	0692      	lsls	r2, r2, #26
 8007bbe:	d42b      	bmi.n	8007c18 <_printf_common+0xb0>
 8007bc0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007bc4:	4641      	mov	r1, r8
 8007bc6:	4638      	mov	r0, r7
 8007bc8:	47c8      	blx	r9
 8007bca:	3001      	adds	r0, #1
 8007bcc:	d01e      	beq.n	8007c0c <_printf_common+0xa4>
 8007bce:	6823      	ldr	r3, [r4, #0]
 8007bd0:	6922      	ldr	r2, [r4, #16]
 8007bd2:	f003 0306 	and.w	r3, r3, #6
 8007bd6:	2b04      	cmp	r3, #4
 8007bd8:	bf02      	ittt	eq
 8007bda:	68e5      	ldreq	r5, [r4, #12]
 8007bdc:	6833      	ldreq	r3, [r6, #0]
 8007bde:	1aed      	subeq	r5, r5, r3
 8007be0:	68a3      	ldr	r3, [r4, #8]
 8007be2:	bf0c      	ite	eq
 8007be4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007be8:	2500      	movne	r5, #0
 8007bea:	4293      	cmp	r3, r2
 8007bec:	bfc4      	itt	gt
 8007bee:	1a9b      	subgt	r3, r3, r2
 8007bf0:	18ed      	addgt	r5, r5, r3
 8007bf2:	2600      	movs	r6, #0
 8007bf4:	341a      	adds	r4, #26
 8007bf6:	42b5      	cmp	r5, r6
 8007bf8:	d11a      	bne.n	8007c30 <_printf_common+0xc8>
 8007bfa:	2000      	movs	r0, #0
 8007bfc:	e008      	b.n	8007c10 <_printf_common+0xa8>
 8007bfe:	2301      	movs	r3, #1
 8007c00:	4652      	mov	r2, sl
 8007c02:	4641      	mov	r1, r8
 8007c04:	4638      	mov	r0, r7
 8007c06:	47c8      	blx	r9
 8007c08:	3001      	adds	r0, #1
 8007c0a:	d103      	bne.n	8007c14 <_printf_common+0xac>
 8007c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8007c10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c14:	3501      	adds	r5, #1
 8007c16:	e7c6      	b.n	8007ba6 <_printf_common+0x3e>
 8007c18:	18e1      	adds	r1, r4, r3
 8007c1a:	1c5a      	adds	r2, r3, #1
 8007c1c:	2030      	movs	r0, #48	@ 0x30
 8007c1e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007c22:	4422      	add	r2, r4
 8007c24:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007c28:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007c2c:	3302      	adds	r3, #2
 8007c2e:	e7c7      	b.n	8007bc0 <_printf_common+0x58>
 8007c30:	2301      	movs	r3, #1
 8007c32:	4622      	mov	r2, r4
 8007c34:	4641      	mov	r1, r8
 8007c36:	4638      	mov	r0, r7
 8007c38:	47c8      	blx	r9
 8007c3a:	3001      	adds	r0, #1
 8007c3c:	d0e6      	beq.n	8007c0c <_printf_common+0xa4>
 8007c3e:	3601      	adds	r6, #1
 8007c40:	e7d9      	b.n	8007bf6 <_printf_common+0x8e>
	...

08007c44 <_printf_i>:
 8007c44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007c48:	7e0f      	ldrb	r7, [r1, #24]
 8007c4a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007c4c:	2f78      	cmp	r7, #120	@ 0x78
 8007c4e:	4691      	mov	r9, r2
 8007c50:	4680      	mov	r8, r0
 8007c52:	460c      	mov	r4, r1
 8007c54:	469a      	mov	sl, r3
 8007c56:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007c5a:	d807      	bhi.n	8007c6c <_printf_i+0x28>
 8007c5c:	2f62      	cmp	r7, #98	@ 0x62
 8007c5e:	d80a      	bhi.n	8007c76 <_printf_i+0x32>
 8007c60:	2f00      	cmp	r7, #0
 8007c62:	f000 80d2 	beq.w	8007e0a <_printf_i+0x1c6>
 8007c66:	2f58      	cmp	r7, #88	@ 0x58
 8007c68:	f000 80b9 	beq.w	8007dde <_printf_i+0x19a>
 8007c6c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007c70:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007c74:	e03a      	b.n	8007cec <_printf_i+0xa8>
 8007c76:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007c7a:	2b15      	cmp	r3, #21
 8007c7c:	d8f6      	bhi.n	8007c6c <_printf_i+0x28>
 8007c7e:	a101      	add	r1, pc, #4	@ (adr r1, 8007c84 <_printf_i+0x40>)
 8007c80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007c84:	08007cdd 	.word	0x08007cdd
 8007c88:	08007cf1 	.word	0x08007cf1
 8007c8c:	08007c6d 	.word	0x08007c6d
 8007c90:	08007c6d 	.word	0x08007c6d
 8007c94:	08007c6d 	.word	0x08007c6d
 8007c98:	08007c6d 	.word	0x08007c6d
 8007c9c:	08007cf1 	.word	0x08007cf1
 8007ca0:	08007c6d 	.word	0x08007c6d
 8007ca4:	08007c6d 	.word	0x08007c6d
 8007ca8:	08007c6d 	.word	0x08007c6d
 8007cac:	08007c6d 	.word	0x08007c6d
 8007cb0:	08007df1 	.word	0x08007df1
 8007cb4:	08007d1b 	.word	0x08007d1b
 8007cb8:	08007dab 	.word	0x08007dab
 8007cbc:	08007c6d 	.word	0x08007c6d
 8007cc0:	08007c6d 	.word	0x08007c6d
 8007cc4:	08007e13 	.word	0x08007e13
 8007cc8:	08007c6d 	.word	0x08007c6d
 8007ccc:	08007d1b 	.word	0x08007d1b
 8007cd0:	08007c6d 	.word	0x08007c6d
 8007cd4:	08007c6d 	.word	0x08007c6d
 8007cd8:	08007db3 	.word	0x08007db3
 8007cdc:	6833      	ldr	r3, [r6, #0]
 8007cde:	1d1a      	adds	r2, r3, #4
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	6032      	str	r2, [r6, #0]
 8007ce4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007ce8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007cec:	2301      	movs	r3, #1
 8007cee:	e09d      	b.n	8007e2c <_printf_i+0x1e8>
 8007cf0:	6833      	ldr	r3, [r6, #0]
 8007cf2:	6820      	ldr	r0, [r4, #0]
 8007cf4:	1d19      	adds	r1, r3, #4
 8007cf6:	6031      	str	r1, [r6, #0]
 8007cf8:	0606      	lsls	r6, r0, #24
 8007cfa:	d501      	bpl.n	8007d00 <_printf_i+0xbc>
 8007cfc:	681d      	ldr	r5, [r3, #0]
 8007cfe:	e003      	b.n	8007d08 <_printf_i+0xc4>
 8007d00:	0645      	lsls	r5, r0, #25
 8007d02:	d5fb      	bpl.n	8007cfc <_printf_i+0xb8>
 8007d04:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007d08:	2d00      	cmp	r5, #0
 8007d0a:	da03      	bge.n	8007d14 <_printf_i+0xd0>
 8007d0c:	232d      	movs	r3, #45	@ 0x2d
 8007d0e:	426d      	negs	r5, r5
 8007d10:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007d14:	4859      	ldr	r0, [pc, #356]	@ (8007e7c <_printf_i+0x238>)
 8007d16:	230a      	movs	r3, #10
 8007d18:	e011      	b.n	8007d3e <_printf_i+0xfa>
 8007d1a:	6821      	ldr	r1, [r4, #0]
 8007d1c:	6833      	ldr	r3, [r6, #0]
 8007d1e:	0608      	lsls	r0, r1, #24
 8007d20:	f853 5b04 	ldr.w	r5, [r3], #4
 8007d24:	d402      	bmi.n	8007d2c <_printf_i+0xe8>
 8007d26:	0649      	lsls	r1, r1, #25
 8007d28:	bf48      	it	mi
 8007d2a:	b2ad      	uxthmi	r5, r5
 8007d2c:	2f6f      	cmp	r7, #111	@ 0x6f
 8007d2e:	4853      	ldr	r0, [pc, #332]	@ (8007e7c <_printf_i+0x238>)
 8007d30:	6033      	str	r3, [r6, #0]
 8007d32:	bf14      	ite	ne
 8007d34:	230a      	movne	r3, #10
 8007d36:	2308      	moveq	r3, #8
 8007d38:	2100      	movs	r1, #0
 8007d3a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007d3e:	6866      	ldr	r6, [r4, #4]
 8007d40:	60a6      	str	r6, [r4, #8]
 8007d42:	2e00      	cmp	r6, #0
 8007d44:	bfa2      	ittt	ge
 8007d46:	6821      	ldrge	r1, [r4, #0]
 8007d48:	f021 0104 	bicge.w	r1, r1, #4
 8007d4c:	6021      	strge	r1, [r4, #0]
 8007d4e:	b90d      	cbnz	r5, 8007d54 <_printf_i+0x110>
 8007d50:	2e00      	cmp	r6, #0
 8007d52:	d04b      	beq.n	8007dec <_printf_i+0x1a8>
 8007d54:	4616      	mov	r6, r2
 8007d56:	fbb5 f1f3 	udiv	r1, r5, r3
 8007d5a:	fb03 5711 	mls	r7, r3, r1, r5
 8007d5e:	5dc7      	ldrb	r7, [r0, r7]
 8007d60:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007d64:	462f      	mov	r7, r5
 8007d66:	42bb      	cmp	r3, r7
 8007d68:	460d      	mov	r5, r1
 8007d6a:	d9f4      	bls.n	8007d56 <_printf_i+0x112>
 8007d6c:	2b08      	cmp	r3, #8
 8007d6e:	d10b      	bne.n	8007d88 <_printf_i+0x144>
 8007d70:	6823      	ldr	r3, [r4, #0]
 8007d72:	07df      	lsls	r7, r3, #31
 8007d74:	d508      	bpl.n	8007d88 <_printf_i+0x144>
 8007d76:	6923      	ldr	r3, [r4, #16]
 8007d78:	6861      	ldr	r1, [r4, #4]
 8007d7a:	4299      	cmp	r1, r3
 8007d7c:	bfde      	ittt	le
 8007d7e:	2330      	movle	r3, #48	@ 0x30
 8007d80:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007d84:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007d88:	1b92      	subs	r2, r2, r6
 8007d8a:	6122      	str	r2, [r4, #16]
 8007d8c:	f8cd a000 	str.w	sl, [sp]
 8007d90:	464b      	mov	r3, r9
 8007d92:	aa03      	add	r2, sp, #12
 8007d94:	4621      	mov	r1, r4
 8007d96:	4640      	mov	r0, r8
 8007d98:	f7ff fee6 	bl	8007b68 <_printf_common>
 8007d9c:	3001      	adds	r0, #1
 8007d9e:	d14a      	bne.n	8007e36 <_printf_i+0x1f2>
 8007da0:	f04f 30ff 	mov.w	r0, #4294967295
 8007da4:	b004      	add	sp, #16
 8007da6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007daa:	6823      	ldr	r3, [r4, #0]
 8007dac:	f043 0320 	orr.w	r3, r3, #32
 8007db0:	6023      	str	r3, [r4, #0]
 8007db2:	4833      	ldr	r0, [pc, #204]	@ (8007e80 <_printf_i+0x23c>)
 8007db4:	2778      	movs	r7, #120	@ 0x78
 8007db6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007dba:	6823      	ldr	r3, [r4, #0]
 8007dbc:	6831      	ldr	r1, [r6, #0]
 8007dbe:	061f      	lsls	r7, r3, #24
 8007dc0:	f851 5b04 	ldr.w	r5, [r1], #4
 8007dc4:	d402      	bmi.n	8007dcc <_printf_i+0x188>
 8007dc6:	065f      	lsls	r7, r3, #25
 8007dc8:	bf48      	it	mi
 8007dca:	b2ad      	uxthmi	r5, r5
 8007dcc:	6031      	str	r1, [r6, #0]
 8007dce:	07d9      	lsls	r1, r3, #31
 8007dd0:	bf44      	itt	mi
 8007dd2:	f043 0320 	orrmi.w	r3, r3, #32
 8007dd6:	6023      	strmi	r3, [r4, #0]
 8007dd8:	b11d      	cbz	r5, 8007de2 <_printf_i+0x19e>
 8007dda:	2310      	movs	r3, #16
 8007ddc:	e7ac      	b.n	8007d38 <_printf_i+0xf4>
 8007dde:	4827      	ldr	r0, [pc, #156]	@ (8007e7c <_printf_i+0x238>)
 8007de0:	e7e9      	b.n	8007db6 <_printf_i+0x172>
 8007de2:	6823      	ldr	r3, [r4, #0]
 8007de4:	f023 0320 	bic.w	r3, r3, #32
 8007de8:	6023      	str	r3, [r4, #0]
 8007dea:	e7f6      	b.n	8007dda <_printf_i+0x196>
 8007dec:	4616      	mov	r6, r2
 8007dee:	e7bd      	b.n	8007d6c <_printf_i+0x128>
 8007df0:	6833      	ldr	r3, [r6, #0]
 8007df2:	6825      	ldr	r5, [r4, #0]
 8007df4:	6961      	ldr	r1, [r4, #20]
 8007df6:	1d18      	adds	r0, r3, #4
 8007df8:	6030      	str	r0, [r6, #0]
 8007dfa:	062e      	lsls	r6, r5, #24
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	d501      	bpl.n	8007e04 <_printf_i+0x1c0>
 8007e00:	6019      	str	r1, [r3, #0]
 8007e02:	e002      	b.n	8007e0a <_printf_i+0x1c6>
 8007e04:	0668      	lsls	r0, r5, #25
 8007e06:	d5fb      	bpl.n	8007e00 <_printf_i+0x1bc>
 8007e08:	8019      	strh	r1, [r3, #0]
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	6123      	str	r3, [r4, #16]
 8007e0e:	4616      	mov	r6, r2
 8007e10:	e7bc      	b.n	8007d8c <_printf_i+0x148>
 8007e12:	6833      	ldr	r3, [r6, #0]
 8007e14:	1d1a      	adds	r2, r3, #4
 8007e16:	6032      	str	r2, [r6, #0]
 8007e18:	681e      	ldr	r6, [r3, #0]
 8007e1a:	6862      	ldr	r2, [r4, #4]
 8007e1c:	2100      	movs	r1, #0
 8007e1e:	4630      	mov	r0, r6
 8007e20:	f7f8 f9de 	bl	80001e0 <memchr>
 8007e24:	b108      	cbz	r0, 8007e2a <_printf_i+0x1e6>
 8007e26:	1b80      	subs	r0, r0, r6
 8007e28:	6060      	str	r0, [r4, #4]
 8007e2a:	6863      	ldr	r3, [r4, #4]
 8007e2c:	6123      	str	r3, [r4, #16]
 8007e2e:	2300      	movs	r3, #0
 8007e30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e34:	e7aa      	b.n	8007d8c <_printf_i+0x148>
 8007e36:	6923      	ldr	r3, [r4, #16]
 8007e38:	4632      	mov	r2, r6
 8007e3a:	4649      	mov	r1, r9
 8007e3c:	4640      	mov	r0, r8
 8007e3e:	47d0      	blx	sl
 8007e40:	3001      	adds	r0, #1
 8007e42:	d0ad      	beq.n	8007da0 <_printf_i+0x15c>
 8007e44:	6823      	ldr	r3, [r4, #0]
 8007e46:	079b      	lsls	r3, r3, #30
 8007e48:	d413      	bmi.n	8007e72 <_printf_i+0x22e>
 8007e4a:	68e0      	ldr	r0, [r4, #12]
 8007e4c:	9b03      	ldr	r3, [sp, #12]
 8007e4e:	4298      	cmp	r0, r3
 8007e50:	bfb8      	it	lt
 8007e52:	4618      	movlt	r0, r3
 8007e54:	e7a6      	b.n	8007da4 <_printf_i+0x160>
 8007e56:	2301      	movs	r3, #1
 8007e58:	4632      	mov	r2, r6
 8007e5a:	4649      	mov	r1, r9
 8007e5c:	4640      	mov	r0, r8
 8007e5e:	47d0      	blx	sl
 8007e60:	3001      	adds	r0, #1
 8007e62:	d09d      	beq.n	8007da0 <_printf_i+0x15c>
 8007e64:	3501      	adds	r5, #1
 8007e66:	68e3      	ldr	r3, [r4, #12]
 8007e68:	9903      	ldr	r1, [sp, #12]
 8007e6a:	1a5b      	subs	r3, r3, r1
 8007e6c:	42ab      	cmp	r3, r5
 8007e6e:	dcf2      	bgt.n	8007e56 <_printf_i+0x212>
 8007e70:	e7eb      	b.n	8007e4a <_printf_i+0x206>
 8007e72:	2500      	movs	r5, #0
 8007e74:	f104 0619 	add.w	r6, r4, #25
 8007e78:	e7f5      	b.n	8007e66 <_printf_i+0x222>
 8007e7a:	bf00      	nop
 8007e7c:	08011d3b 	.word	0x08011d3b
 8007e80:	08011d4c 	.word	0x08011d4c

08007e84 <fiprintf>:
 8007e84:	b40e      	push	{r1, r2, r3}
 8007e86:	b503      	push	{r0, r1, lr}
 8007e88:	4601      	mov	r1, r0
 8007e8a:	ab03      	add	r3, sp, #12
 8007e8c:	4805      	ldr	r0, [pc, #20]	@ (8007ea4 <fiprintf+0x20>)
 8007e8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e92:	6800      	ldr	r0, [r0, #0]
 8007e94:	9301      	str	r3, [sp, #4]
 8007e96:	f000 f913 	bl	80080c0 <_vfiprintf_r>
 8007e9a:	b002      	add	sp, #8
 8007e9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007ea0:	b003      	add	sp, #12
 8007ea2:	4770      	bx	lr
 8007ea4:	20000220 	.word	0x20000220

08007ea8 <__swhatbuf_r>:
 8007ea8:	b570      	push	{r4, r5, r6, lr}
 8007eaa:	460c      	mov	r4, r1
 8007eac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007eb0:	2900      	cmp	r1, #0
 8007eb2:	b096      	sub	sp, #88	@ 0x58
 8007eb4:	4615      	mov	r5, r2
 8007eb6:	461e      	mov	r6, r3
 8007eb8:	da0d      	bge.n	8007ed6 <__swhatbuf_r+0x2e>
 8007eba:	89a3      	ldrh	r3, [r4, #12]
 8007ebc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007ec0:	f04f 0100 	mov.w	r1, #0
 8007ec4:	bf14      	ite	ne
 8007ec6:	2340      	movne	r3, #64	@ 0x40
 8007ec8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007ecc:	2000      	movs	r0, #0
 8007ece:	6031      	str	r1, [r6, #0]
 8007ed0:	602b      	str	r3, [r5, #0]
 8007ed2:	b016      	add	sp, #88	@ 0x58
 8007ed4:	bd70      	pop	{r4, r5, r6, pc}
 8007ed6:	466a      	mov	r2, sp
 8007ed8:	f000 f862 	bl	8007fa0 <_fstat_r>
 8007edc:	2800      	cmp	r0, #0
 8007ede:	dbec      	blt.n	8007eba <__swhatbuf_r+0x12>
 8007ee0:	9901      	ldr	r1, [sp, #4]
 8007ee2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007ee6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007eea:	4259      	negs	r1, r3
 8007eec:	4159      	adcs	r1, r3
 8007eee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007ef2:	e7eb      	b.n	8007ecc <__swhatbuf_r+0x24>

08007ef4 <__smakebuf_r>:
 8007ef4:	898b      	ldrh	r3, [r1, #12]
 8007ef6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007ef8:	079d      	lsls	r5, r3, #30
 8007efa:	4606      	mov	r6, r0
 8007efc:	460c      	mov	r4, r1
 8007efe:	d507      	bpl.n	8007f10 <__smakebuf_r+0x1c>
 8007f00:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007f04:	6023      	str	r3, [r4, #0]
 8007f06:	6123      	str	r3, [r4, #16]
 8007f08:	2301      	movs	r3, #1
 8007f0a:	6163      	str	r3, [r4, #20]
 8007f0c:	b003      	add	sp, #12
 8007f0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f10:	ab01      	add	r3, sp, #4
 8007f12:	466a      	mov	r2, sp
 8007f14:	f7ff ffc8 	bl	8007ea8 <__swhatbuf_r>
 8007f18:	9f00      	ldr	r7, [sp, #0]
 8007f1a:	4605      	mov	r5, r0
 8007f1c:	4639      	mov	r1, r7
 8007f1e:	4630      	mov	r0, r6
 8007f20:	f7ff fc3e 	bl	80077a0 <_malloc_r>
 8007f24:	b948      	cbnz	r0, 8007f3a <__smakebuf_r+0x46>
 8007f26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f2a:	059a      	lsls	r2, r3, #22
 8007f2c:	d4ee      	bmi.n	8007f0c <__smakebuf_r+0x18>
 8007f2e:	f023 0303 	bic.w	r3, r3, #3
 8007f32:	f043 0302 	orr.w	r3, r3, #2
 8007f36:	81a3      	strh	r3, [r4, #12]
 8007f38:	e7e2      	b.n	8007f00 <__smakebuf_r+0xc>
 8007f3a:	89a3      	ldrh	r3, [r4, #12]
 8007f3c:	6020      	str	r0, [r4, #0]
 8007f3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f42:	81a3      	strh	r3, [r4, #12]
 8007f44:	9b01      	ldr	r3, [sp, #4]
 8007f46:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007f4a:	b15b      	cbz	r3, 8007f64 <__smakebuf_r+0x70>
 8007f4c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f50:	4630      	mov	r0, r6
 8007f52:	f000 f837 	bl	8007fc4 <_isatty_r>
 8007f56:	b128      	cbz	r0, 8007f64 <__smakebuf_r+0x70>
 8007f58:	89a3      	ldrh	r3, [r4, #12]
 8007f5a:	f023 0303 	bic.w	r3, r3, #3
 8007f5e:	f043 0301 	orr.w	r3, r3, #1
 8007f62:	81a3      	strh	r3, [r4, #12]
 8007f64:	89a3      	ldrh	r3, [r4, #12]
 8007f66:	431d      	orrs	r5, r3
 8007f68:	81a5      	strh	r5, [r4, #12]
 8007f6a:	e7cf      	b.n	8007f0c <__smakebuf_r+0x18>

08007f6c <memmove>:
 8007f6c:	4288      	cmp	r0, r1
 8007f6e:	b510      	push	{r4, lr}
 8007f70:	eb01 0402 	add.w	r4, r1, r2
 8007f74:	d902      	bls.n	8007f7c <memmove+0x10>
 8007f76:	4284      	cmp	r4, r0
 8007f78:	4623      	mov	r3, r4
 8007f7a:	d807      	bhi.n	8007f8c <memmove+0x20>
 8007f7c:	1e43      	subs	r3, r0, #1
 8007f7e:	42a1      	cmp	r1, r4
 8007f80:	d008      	beq.n	8007f94 <memmove+0x28>
 8007f82:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007f86:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007f8a:	e7f8      	b.n	8007f7e <memmove+0x12>
 8007f8c:	4402      	add	r2, r0
 8007f8e:	4601      	mov	r1, r0
 8007f90:	428a      	cmp	r2, r1
 8007f92:	d100      	bne.n	8007f96 <memmove+0x2a>
 8007f94:	bd10      	pop	{r4, pc}
 8007f96:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007f9a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007f9e:	e7f7      	b.n	8007f90 <memmove+0x24>

08007fa0 <_fstat_r>:
 8007fa0:	b538      	push	{r3, r4, r5, lr}
 8007fa2:	4d07      	ldr	r5, [pc, #28]	@ (8007fc0 <_fstat_r+0x20>)
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	4604      	mov	r4, r0
 8007fa8:	4608      	mov	r0, r1
 8007faa:	4611      	mov	r1, r2
 8007fac:	602b      	str	r3, [r5, #0]
 8007fae:	f7f9 fd43 	bl	8001a38 <_fstat>
 8007fb2:	1c43      	adds	r3, r0, #1
 8007fb4:	d102      	bne.n	8007fbc <_fstat_r+0x1c>
 8007fb6:	682b      	ldr	r3, [r5, #0]
 8007fb8:	b103      	cbz	r3, 8007fbc <_fstat_r+0x1c>
 8007fba:	6023      	str	r3, [r4, #0]
 8007fbc:	bd38      	pop	{r3, r4, r5, pc}
 8007fbe:	bf00      	nop
 8007fc0:	2000af5c 	.word	0x2000af5c

08007fc4 <_isatty_r>:
 8007fc4:	b538      	push	{r3, r4, r5, lr}
 8007fc6:	4d06      	ldr	r5, [pc, #24]	@ (8007fe0 <_isatty_r+0x1c>)
 8007fc8:	2300      	movs	r3, #0
 8007fca:	4604      	mov	r4, r0
 8007fcc:	4608      	mov	r0, r1
 8007fce:	602b      	str	r3, [r5, #0]
 8007fd0:	f7f9 fd42 	bl	8001a58 <_isatty>
 8007fd4:	1c43      	adds	r3, r0, #1
 8007fd6:	d102      	bne.n	8007fde <_isatty_r+0x1a>
 8007fd8:	682b      	ldr	r3, [r5, #0]
 8007fda:	b103      	cbz	r3, 8007fde <_isatty_r+0x1a>
 8007fdc:	6023      	str	r3, [r4, #0]
 8007fde:	bd38      	pop	{r3, r4, r5, pc}
 8007fe0:	2000af5c 	.word	0x2000af5c

08007fe4 <_sbrk_r>:
 8007fe4:	b538      	push	{r3, r4, r5, lr}
 8007fe6:	4d06      	ldr	r5, [pc, #24]	@ (8008000 <_sbrk_r+0x1c>)
 8007fe8:	2300      	movs	r3, #0
 8007fea:	4604      	mov	r4, r0
 8007fec:	4608      	mov	r0, r1
 8007fee:	602b      	str	r3, [r5, #0]
 8007ff0:	f7f9 fd4a 	bl	8001a88 <_sbrk>
 8007ff4:	1c43      	adds	r3, r0, #1
 8007ff6:	d102      	bne.n	8007ffe <_sbrk_r+0x1a>
 8007ff8:	682b      	ldr	r3, [r5, #0]
 8007ffa:	b103      	cbz	r3, 8007ffe <_sbrk_r+0x1a>
 8007ffc:	6023      	str	r3, [r4, #0]
 8007ffe:	bd38      	pop	{r3, r4, r5, pc}
 8008000:	2000af5c 	.word	0x2000af5c

08008004 <abort>:
 8008004:	b508      	push	{r3, lr}
 8008006:	2006      	movs	r0, #6
 8008008:	f000 fa2e 	bl	8008468 <raise>
 800800c:	2001      	movs	r0, #1
 800800e:	f7f9 fcc3 	bl	8001998 <_exit>

08008012 <_realloc_r>:
 8008012:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008016:	4680      	mov	r8, r0
 8008018:	4615      	mov	r5, r2
 800801a:	460c      	mov	r4, r1
 800801c:	b921      	cbnz	r1, 8008028 <_realloc_r+0x16>
 800801e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008022:	4611      	mov	r1, r2
 8008024:	f7ff bbbc 	b.w	80077a0 <_malloc_r>
 8008028:	b92a      	cbnz	r2, 8008036 <_realloc_r+0x24>
 800802a:	f7ff fb45 	bl	80076b8 <_free_r>
 800802e:	2400      	movs	r4, #0
 8008030:	4620      	mov	r0, r4
 8008032:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008036:	f000 fa33 	bl	80084a0 <_malloc_usable_size_r>
 800803a:	4285      	cmp	r5, r0
 800803c:	4606      	mov	r6, r0
 800803e:	d802      	bhi.n	8008046 <_realloc_r+0x34>
 8008040:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008044:	d8f4      	bhi.n	8008030 <_realloc_r+0x1e>
 8008046:	4629      	mov	r1, r5
 8008048:	4640      	mov	r0, r8
 800804a:	f7ff fba9 	bl	80077a0 <_malloc_r>
 800804e:	4607      	mov	r7, r0
 8008050:	2800      	cmp	r0, #0
 8008052:	d0ec      	beq.n	800802e <_realloc_r+0x1c>
 8008054:	42b5      	cmp	r5, r6
 8008056:	462a      	mov	r2, r5
 8008058:	4621      	mov	r1, r4
 800805a:	bf28      	it	cs
 800805c:	4632      	movcs	r2, r6
 800805e:	f7ff fafe 	bl	800765e <memcpy>
 8008062:	4621      	mov	r1, r4
 8008064:	4640      	mov	r0, r8
 8008066:	f7ff fb27 	bl	80076b8 <_free_r>
 800806a:	463c      	mov	r4, r7
 800806c:	e7e0      	b.n	8008030 <_realloc_r+0x1e>

0800806e <__sfputc_r>:
 800806e:	6893      	ldr	r3, [r2, #8]
 8008070:	3b01      	subs	r3, #1
 8008072:	2b00      	cmp	r3, #0
 8008074:	b410      	push	{r4}
 8008076:	6093      	str	r3, [r2, #8]
 8008078:	da08      	bge.n	800808c <__sfputc_r+0x1e>
 800807a:	6994      	ldr	r4, [r2, #24]
 800807c:	42a3      	cmp	r3, r4
 800807e:	db01      	blt.n	8008084 <__sfputc_r+0x16>
 8008080:	290a      	cmp	r1, #10
 8008082:	d103      	bne.n	800808c <__sfputc_r+0x1e>
 8008084:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008088:	f000 b932 	b.w	80082f0 <__swbuf_r>
 800808c:	6813      	ldr	r3, [r2, #0]
 800808e:	1c58      	adds	r0, r3, #1
 8008090:	6010      	str	r0, [r2, #0]
 8008092:	7019      	strb	r1, [r3, #0]
 8008094:	4608      	mov	r0, r1
 8008096:	f85d 4b04 	ldr.w	r4, [sp], #4
 800809a:	4770      	bx	lr

0800809c <__sfputs_r>:
 800809c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800809e:	4606      	mov	r6, r0
 80080a0:	460f      	mov	r7, r1
 80080a2:	4614      	mov	r4, r2
 80080a4:	18d5      	adds	r5, r2, r3
 80080a6:	42ac      	cmp	r4, r5
 80080a8:	d101      	bne.n	80080ae <__sfputs_r+0x12>
 80080aa:	2000      	movs	r0, #0
 80080ac:	e007      	b.n	80080be <__sfputs_r+0x22>
 80080ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080b2:	463a      	mov	r2, r7
 80080b4:	4630      	mov	r0, r6
 80080b6:	f7ff ffda 	bl	800806e <__sfputc_r>
 80080ba:	1c43      	adds	r3, r0, #1
 80080bc:	d1f3      	bne.n	80080a6 <__sfputs_r+0xa>
 80080be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080080c0 <_vfiprintf_r>:
 80080c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080c4:	460d      	mov	r5, r1
 80080c6:	b09d      	sub	sp, #116	@ 0x74
 80080c8:	4614      	mov	r4, r2
 80080ca:	4698      	mov	r8, r3
 80080cc:	4606      	mov	r6, r0
 80080ce:	b118      	cbz	r0, 80080d8 <_vfiprintf_r+0x18>
 80080d0:	6a03      	ldr	r3, [r0, #32]
 80080d2:	b90b      	cbnz	r3, 80080d8 <_vfiprintf_r+0x18>
 80080d4:	f7ff f8f4 	bl	80072c0 <__sinit>
 80080d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80080da:	07d9      	lsls	r1, r3, #31
 80080dc:	d405      	bmi.n	80080ea <_vfiprintf_r+0x2a>
 80080de:	89ab      	ldrh	r3, [r5, #12]
 80080e0:	059a      	lsls	r2, r3, #22
 80080e2:	d402      	bmi.n	80080ea <_vfiprintf_r+0x2a>
 80080e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80080e6:	f7ff fab8 	bl	800765a <__retarget_lock_acquire_recursive>
 80080ea:	89ab      	ldrh	r3, [r5, #12]
 80080ec:	071b      	lsls	r3, r3, #28
 80080ee:	d501      	bpl.n	80080f4 <_vfiprintf_r+0x34>
 80080f0:	692b      	ldr	r3, [r5, #16]
 80080f2:	b99b      	cbnz	r3, 800811c <_vfiprintf_r+0x5c>
 80080f4:	4629      	mov	r1, r5
 80080f6:	4630      	mov	r0, r6
 80080f8:	f000 f938 	bl	800836c <__swsetup_r>
 80080fc:	b170      	cbz	r0, 800811c <_vfiprintf_r+0x5c>
 80080fe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008100:	07dc      	lsls	r4, r3, #31
 8008102:	d504      	bpl.n	800810e <_vfiprintf_r+0x4e>
 8008104:	f04f 30ff 	mov.w	r0, #4294967295
 8008108:	b01d      	add	sp, #116	@ 0x74
 800810a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800810e:	89ab      	ldrh	r3, [r5, #12]
 8008110:	0598      	lsls	r0, r3, #22
 8008112:	d4f7      	bmi.n	8008104 <_vfiprintf_r+0x44>
 8008114:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008116:	f7ff faa1 	bl	800765c <__retarget_lock_release_recursive>
 800811a:	e7f3      	b.n	8008104 <_vfiprintf_r+0x44>
 800811c:	2300      	movs	r3, #0
 800811e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008120:	2320      	movs	r3, #32
 8008122:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008126:	f8cd 800c 	str.w	r8, [sp, #12]
 800812a:	2330      	movs	r3, #48	@ 0x30
 800812c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80082dc <_vfiprintf_r+0x21c>
 8008130:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008134:	f04f 0901 	mov.w	r9, #1
 8008138:	4623      	mov	r3, r4
 800813a:	469a      	mov	sl, r3
 800813c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008140:	b10a      	cbz	r2, 8008146 <_vfiprintf_r+0x86>
 8008142:	2a25      	cmp	r2, #37	@ 0x25
 8008144:	d1f9      	bne.n	800813a <_vfiprintf_r+0x7a>
 8008146:	ebba 0b04 	subs.w	fp, sl, r4
 800814a:	d00b      	beq.n	8008164 <_vfiprintf_r+0xa4>
 800814c:	465b      	mov	r3, fp
 800814e:	4622      	mov	r2, r4
 8008150:	4629      	mov	r1, r5
 8008152:	4630      	mov	r0, r6
 8008154:	f7ff ffa2 	bl	800809c <__sfputs_r>
 8008158:	3001      	adds	r0, #1
 800815a:	f000 80a7 	beq.w	80082ac <_vfiprintf_r+0x1ec>
 800815e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008160:	445a      	add	r2, fp
 8008162:	9209      	str	r2, [sp, #36]	@ 0x24
 8008164:	f89a 3000 	ldrb.w	r3, [sl]
 8008168:	2b00      	cmp	r3, #0
 800816a:	f000 809f 	beq.w	80082ac <_vfiprintf_r+0x1ec>
 800816e:	2300      	movs	r3, #0
 8008170:	f04f 32ff 	mov.w	r2, #4294967295
 8008174:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008178:	f10a 0a01 	add.w	sl, sl, #1
 800817c:	9304      	str	r3, [sp, #16]
 800817e:	9307      	str	r3, [sp, #28]
 8008180:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008184:	931a      	str	r3, [sp, #104]	@ 0x68
 8008186:	4654      	mov	r4, sl
 8008188:	2205      	movs	r2, #5
 800818a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800818e:	4853      	ldr	r0, [pc, #332]	@ (80082dc <_vfiprintf_r+0x21c>)
 8008190:	f7f8 f826 	bl	80001e0 <memchr>
 8008194:	9a04      	ldr	r2, [sp, #16]
 8008196:	b9d8      	cbnz	r0, 80081d0 <_vfiprintf_r+0x110>
 8008198:	06d1      	lsls	r1, r2, #27
 800819a:	bf44      	itt	mi
 800819c:	2320      	movmi	r3, #32
 800819e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80081a2:	0713      	lsls	r3, r2, #28
 80081a4:	bf44      	itt	mi
 80081a6:	232b      	movmi	r3, #43	@ 0x2b
 80081a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80081ac:	f89a 3000 	ldrb.w	r3, [sl]
 80081b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80081b2:	d015      	beq.n	80081e0 <_vfiprintf_r+0x120>
 80081b4:	9a07      	ldr	r2, [sp, #28]
 80081b6:	4654      	mov	r4, sl
 80081b8:	2000      	movs	r0, #0
 80081ba:	f04f 0c0a 	mov.w	ip, #10
 80081be:	4621      	mov	r1, r4
 80081c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80081c4:	3b30      	subs	r3, #48	@ 0x30
 80081c6:	2b09      	cmp	r3, #9
 80081c8:	d94b      	bls.n	8008262 <_vfiprintf_r+0x1a2>
 80081ca:	b1b0      	cbz	r0, 80081fa <_vfiprintf_r+0x13a>
 80081cc:	9207      	str	r2, [sp, #28]
 80081ce:	e014      	b.n	80081fa <_vfiprintf_r+0x13a>
 80081d0:	eba0 0308 	sub.w	r3, r0, r8
 80081d4:	fa09 f303 	lsl.w	r3, r9, r3
 80081d8:	4313      	orrs	r3, r2
 80081da:	9304      	str	r3, [sp, #16]
 80081dc:	46a2      	mov	sl, r4
 80081de:	e7d2      	b.n	8008186 <_vfiprintf_r+0xc6>
 80081e0:	9b03      	ldr	r3, [sp, #12]
 80081e2:	1d19      	adds	r1, r3, #4
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	9103      	str	r1, [sp, #12]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	bfbb      	ittet	lt
 80081ec:	425b      	neglt	r3, r3
 80081ee:	f042 0202 	orrlt.w	r2, r2, #2
 80081f2:	9307      	strge	r3, [sp, #28]
 80081f4:	9307      	strlt	r3, [sp, #28]
 80081f6:	bfb8      	it	lt
 80081f8:	9204      	strlt	r2, [sp, #16]
 80081fa:	7823      	ldrb	r3, [r4, #0]
 80081fc:	2b2e      	cmp	r3, #46	@ 0x2e
 80081fe:	d10a      	bne.n	8008216 <_vfiprintf_r+0x156>
 8008200:	7863      	ldrb	r3, [r4, #1]
 8008202:	2b2a      	cmp	r3, #42	@ 0x2a
 8008204:	d132      	bne.n	800826c <_vfiprintf_r+0x1ac>
 8008206:	9b03      	ldr	r3, [sp, #12]
 8008208:	1d1a      	adds	r2, r3, #4
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	9203      	str	r2, [sp, #12]
 800820e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008212:	3402      	adds	r4, #2
 8008214:	9305      	str	r3, [sp, #20]
 8008216:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80082ec <_vfiprintf_r+0x22c>
 800821a:	7821      	ldrb	r1, [r4, #0]
 800821c:	2203      	movs	r2, #3
 800821e:	4650      	mov	r0, sl
 8008220:	f7f7 ffde 	bl	80001e0 <memchr>
 8008224:	b138      	cbz	r0, 8008236 <_vfiprintf_r+0x176>
 8008226:	9b04      	ldr	r3, [sp, #16]
 8008228:	eba0 000a 	sub.w	r0, r0, sl
 800822c:	2240      	movs	r2, #64	@ 0x40
 800822e:	4082      	lsls	r2, r0
 8008230:	4313      	orrs	r3, r2
 8008232:	3401      	adds	r4, #1
 8008234:	9304      	str	r3, [sp, #16]
 8008236:	f814 1b01 	ldrb.w	r1, [r4], #1
 800823a:	4829      	ldr	r0, [pc, #164]	@ (80082e0 <_vfiprintf_r+0x220>)
 800823c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008240:	2206      	movs	r2, #6
 8008242:	f7f7 ffcd 	bl	80001e0 <memchr>
 8008246:	2800      	cmp	r0, #0
 8008248:	d03f      	beq.n	80082ca <_vfiprintf_r+0x20a>
 800824a:	4b26      	ldr	r3, [pc, #152]	@ (80082e4 <_vfiprintf_r+0x224>)
 800824c:	bb1b      	cbnz	r3, 8008296 <_vfiprintf_r+0x1d6>
 800824e:	9b03      	ldr	r3, [sp, #12]
 8008250:	3307      	adds	r3, #7
 8008252:	f023 0307 	bic.w	r3, r3, #7
 8008256:	3308      	adds	r3, #8
 8008258:	9303      	str	r3, [sp, #12]
 800825a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800825c:	443b      	add	r3, r7
 800825e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008260:	e76a      	b.n	8008138 <_vfiprintf_r+0x78>
 8008262:	fb0c 3202 	mla	r2, ip, r2, r3
 8008266:	460c      	mov	r4, r1
 8008268:	2001      	movs	r0, #1
 800826a:	e7a8      	b.n	80081be <_vfiprintf_r+0xfe>
 800826c:	2300      	movs	r3, #0
 800826e:	3401      	adds	r4, #1
 8008270:	9305      	str	r3, [sp, #20]
 8008272:	4619      	mov	r1, r3
 8008274:	f04f 0c0a 	mov.w	ip, #10
 8008278:	4620      	mov	r0, r4
 800827a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800827e:	3a30      	subs	r2, #48	@ 0x30
 8008280:	2a09      	cmp	r2, #9
 8008282:	d903      	bls.n	800828c <_vfiprintf_r+0x1cc>
 8008284:	2b00      	cmp	r3, #0
 8008286:	d0c6      	beq.n	8008216 <_vfiprintf_r+0x156>
 8008288:	9105      	str	r1, [sp, #20]
 800828a:	e7c4      	b.n	8008216 <_vfiprintf_r+0x156>
 800828c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008290:	4604      	mov	r4, r0
 8008292:	2301      	movs	r3, #1
 8008294:	e7f0      	b.n	8008278 <_vfiprintf_r+0x1b8>
 8008296:	ab03      	add	r3, sp, #12
 8008298:	9300      	str	r3, [sp, #0]
 800829a:	462a      	mov	r2, r5
 800829c:	4b12      	ldr	r3, [pc, #72]	@ (80082e8 <_vfiprintf_r+0x228>)
 800829e:	a904      	add	r1, sp, #16
 80082a0:	4630      	mov	r0, r6
 80082a2:	f3af 8000 	nop.w
 80082a6:	4607      	mov	r7, r0
 80082a8:	1c78      	adds	r0, r7, #1
 80082aa:	d1d6      	bne.n	800825a <_vfiprintf_r+0x19a>
 80082ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80082ae:	07d9      	lsls	r1, r3, #31
 80082b0:	d405      	bmi.n	80082be <_vfiprintf_r+0x1fe>
 80082b2:	89ab      	ldrh	r3, [r5, #12]
 80082b4:	059a      	lsls	r2, r3, #22
 80082b6:	d402      	bmi.n	80082be <_vfiprintf_r+0x1fe>
 80082b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80082ba:	f7ff f9cf 	bl	800765c <__retarget_lock_release_recursive>
 80082be:	89ab      	ldrh	r3, [r5, #12]
 80082c0:	065b      	lsls	r3, r3, #25
 80082c2:	f53f af1f 	bmi.w	8008104 <_vfiprintf_r+0x44>
 80082c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80082c8:	e71e      	b.n	8008108 <_vfiprintf_r+0x48>
 80082ca:	ab03      	add	r3, sp, #12
 80082cc:	9300      	str	r3, [sp, #0]
 80082ce:	462a      	mov	r2, r5
 80082d0:	4b05      	ldr	r3, [pc, #20]	@ (80082e8 <_vfiprintf_r+0x228>)
 80082d2:	a904      	add	r1, sp, #16
 80082d4:	4630      	mov	r0, r6
 80082d6:	f7ff fcb5 	bl	8007c44 <_printf_i>
 80082da:	e7e4      	b.n	80082a6 <_vfiprintf_r+0x1e6>
 80082dc:	08011d2a 	.word	0x08011d2a
 80082e0:	08011d34 	.word	0x08011d34
 80082e4:	00000000 	.word	0x00000000
 80082e8:	0800809d 	.word	0x0800809d
 80082ec:	08011d30 	.word	0x08011d30

080082f0 <__swbuf_r>:
 80082f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082f2:	460e      	mov	r6, r1
 80082f4:	4614      	mov	r4, r2
 80082f6:	4605      	mov	r5, r0
 80082f8:	b118      	cbz	r0, 8008302 <__swbuf_r+0x12>
 80082fa:	6a03      	ldr	r3, [r0, #32]
 80082fc:	b90b      	cbnz	r3, 8008302 <__swbuf_r+0x12>
 80082fe:	f7fe ffdf 	bl	80072c0 <__sinit>
 8008302:	69a3      	ldr	r3, [r4, #24]
 8008304:	60a3      	str	r3, [r4, #8]
 8008306:	89a3      	ldrh	r3, [r4, #12]
 8008308:	071a      	lsls	r2, r3, #28
 800830a:	d501      	bpl.n	8008310 <__swbuf_r+0x20>
 800830c:	6923      	ldr	r3, [r4, #16]
 800830e:	b943      	cbnz	r3, 8008322 <__swbuf_r+0x32>
 8008310:	4621      	mov	r1, r4
 8008312:	4628      	mov	r0, r5
 8008314:	f000 f82a 	bl	800836c <__swsetup_r>
 8008318:	b118      	cbz	r0, 8008322 <__swbuf_r+0x32>
 800831a:	f04f 37ff 	mov.w	r7, #4294967295
 800831e:	4638      	mov	r0, r7
 8008320:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008322:	6823      	ldr	r3, [r4, #0]
 8008324:	6922      	ldr	r2, [r4, #16]
 8008326:	1a98      	subs	r0, r3, r2
 8008328:	6963      	ldr	r3, [r4, #20]
 800832a:	b2f6      	uxtb	r6, r6
 800832c:	4283      	cmp	r3, r0
 800832e:	4637      	mov	r7, r6
 8008330:	dc05      	bgt.n	800833e <__swbuf_r+0x4e>
 8008332:	4621      	mov	r1, r4
 8008334:	4628      	mov	r0, r5
 8008336:	f7fe ff0f 	bl	8007158 <_fflush_r>
 800833a:	2800      	cmp	r0, #0
 800833c:	d1ed      	bne.n	800831a <__swbuf_r+0x2a>
 800833e:	68a3      	ldr	r3, [r4, #8]
 8008340:	3b01      	subs	r3, #1
 8008342:	60a3      	str	r3, [r4, #8]
 8008344:	6823      	ldr	r3, [r4, #0]
 8008346:	1c5a      	adds	r2, r3, #1
 8008348:	6022      	str	r2, [r4, #0]
 800834a:	701e      	strb	r6, [r3, #0]
 800834c:	6962      	ldr	r2, [r4, #20]
 800834e:	1c43      	adds	r3, r0, #1
 8008350:	429a      	cmp	r2, r3
 8008352:	d004      	beq.n	800835e <__swbuf_r+0x6e>
 8008354:	89a3      	ldrh	r3, [r4, #12]
 8008356:	07db      	lsls	r3, r3, #31
 8008358:	d5e1      	bpl.n	800831e <__swbuf_r+0x2e>
 800835a:	2e0a      	cmp	r6, #10
 800835c:	d1df      	bne.n	800831e <__swbuf_r+0x2e>
 800835e:	4621      	mov	r1, r4
 8008360:	4628      	mov	r0, r5
 8008362:	f7fe fef9 	bl	8007158 <_fflush_r>
 8008366:	2800      	cmp	r0, #0
 8008368:	d0d9      	beq.n	800831e <__swbuf_r+0x2e>
 800836a:	e7d6      	b.n	800831a <__swbuf_r+0x2a>

0800836c <__swsetup_r>:
 800836c:	b538      	push	{r3, r4, r5, lr}
 800836e:	4b29      	ldr	r3, [pc, #164]	@ (8008414 <__swsetup_r+0xa8>)
 8008370:	4605      	mov	r5, r0
 8008372:	6818      	ldr	r0, [r3, #0]
 8008374:	460c      	mov	r4, r1
 8008376:	b118      	cbz	r0, 8008380 <__swsetup_r+0x14>
 8008378:	6a03      	ldr	r3, [r0, #32]
 800837a:	b90b      	cbnz	r3, 8008380 <__swsetup_r+0x14>
 800837c:	f7fe ffa0 	bl	80072c0 <__sinit>
 8008380:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008384:	0719      	lsls	r1, r3, #28
 8008386:	d422      	bmi.n	80083ce <__swsetup_r+0x62>
 8008388:	06da      	lsls	r2, r3, #27
 800838a:	d407      	bmi.n	800839c <__swsetup_r+0x30>
 800838c:	2209      	movs	r2, #9
 800838e:	602a      	str	r2, [r5, #0]
 8008390:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008394:	81a3      	strh	r3, [r4, #12]
 8008396:	f04f 30ff 	mov.w	r0, #4294967295
 800839a:	e033      	b.n	8008404 <__swsetup_r+0x98>
 800839c:	0758      	lsls	r0, r3, #29
 800839e:	d512      	bpl.n	80083c6 <__swsetup_r+0x5a>
 80083a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80083a2:	b141      	cbz	r1, 80083b6 <__swsetup_r+0x4a>
 80083a4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80083a8:	4299      	cmp	r1, r3
 80083aa:	d002      	beq.n	80083b2 <__swsetup_r+0x46>
 80083ac:	4628      	mov	r0, r5
 80083ae:	f7ff f983 	bl	80076b8 <_free_r>
 80083b2:	2300      	movs	r3, #0
 80083b4:	6363      	str	r3, [r4, #52]	@ 0x34
 80083b6:	89a3      	ldrh	r3, [r4, #12]
 80083b8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80083bc:	81a3      	strh	r3, [r4, #12]
 80083be:	2300      	movs	r3, #0
 80083c0:	6063      	str	r3, [r4, #4]
 80083c2:	6923      	ldr	r3, [r4, #16]
 80083c4:	6023      	str	r3, [r4, #0]
 80083c6:	89a3      	ldrh	r3, [r4, #12]
 80083c8:	f043 0308 	orr.w	r3, r3, #8
 80083cc:	81a3      	strh	r3, [r4, #12]
 80083ce:	6923      	ldr	r3, [r4, #16]
 80083d0:	b94b      	cbnz	r3, 80083e6 <__swsetup_r+0x7a>
 80083d2:	89a3      	ldrh	r3, [r4, #12]
 80083d4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80083d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80083dc:	d003      	beq.n	80083e6 <__swsetup_r+0x7a>
 80083de:	4621      	mov	r1, r4
 80083e0:	4628      	mov	r0, r5
 80083e2:	f7ff fd87 	bl	8007ef4 <__smakebuf_r>
 80083e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083ea:	f013 0201 	ands.w	r2, r3, #1
 80083ee:	d00a      	beq.n	8008406 <__swsetup_r+0x9a>
 80083f0:	2200      	movs	r2, #0
 80083f2:	60a2      	str	r2, [r4, #8]
 80083f4:	6962      	ldr	r2, [r4, #20]
 80083f6:	4252      	negs	r2, r2
 80083f8:	61a2      	str	r2, [r4, #24]
 80083fa:	6922      	ldr	r2, [r4, #16]
 80083fc:	b942      	cbnz	r2, 8008410 <__swsetup_r+0xa4>
 80083fe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008402:	d1c5      	bne.n	8008390 <__swsetup_r+0x24>
 8008404:	bd38      	pop	{r3, r4, r5, pc}
 8008406:	0799      	lsls	r1, r3, #30
 8008408:	bf58      	it	pl
 800840a:	6962      	ldrpl	r2, [r4, #20]
 800840c:	60a2      	str	r2, [r4, #8]
 800840e:	e7f4      	b.n	80083fa <__swsetup_r+0x8e>
 8008410:	2000      	movs	r0, #0
 8008412:	e7f7      	b.n	8008404 <__swsetup_r+0x98>
 8008414:	20000220 	.word	0x20000220

08008418 <_raise_r>:
 8008418:	291f      	cmp	r1, #31
 800841a:	b538      	push	{r3, r4, r5, lr}
 800841c:	4605      	mov	r5, r0
 800841e:	460c      	mov	r4, r1
 8008420:	d904      	bls.n	800842c <_raise_r+0x14>
 8008422:	2316      	movs	r3, #22
 8008424:	6003      	str	r3, [r0, #0]
 8008426:	f04f 30ff 	mov.w	r0, #4294967295
 800842a:	bd38      	pop	{r3, r4, r5, pc}
 800842c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800842e:	b112      	cbz	r2, 8008436 <_raise_r+0x1e>
 8008430:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008434:	b94b      	cbnz	r3, 800844a <_raise_r+0x32>
 8008436:	4628      	mov	r0, r5
 8008438:	f000 f830 	bl	800849c <_getpid_r>
 800843c:	4622      	mov	r2, r4
 800843e:	4601      	mov	r1, r0
 8008440:	4628      	mov	r0, r5
 8008442:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008446:	f000 b817 	b.w	8008478 <_kill_r>
 800844a:	2b01      	cmp	r3, #1
 800844c:	d00a      	beq.n	8008464 <_raise_r+0x4c>
 800844e:	1c59      	adds	r1, r3, #1
 8008450:	d103      	bne.n	800845a <_raise_r+0x42>
 8008452:	2316      	movs	r3, #22
 8008454:	6003      	str	r3, [r0, #0]
 8008456:	2001      	movs	r0, #1
 8008458:	e7e7      	b.n	800842a <_raise_r+0x12>
 800845a:	2100      	movs	r1, #0
 800845c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008460:	4620      	mov	r0, r4
 8008462:	4798      	blx	r3
 8008464:	2000      	movs	r0, #0
 8008466:	e7e0      	b.n	800842a <_raise_r+0x12>

08008468 <raise>:
 8008468:	4b02      	ldr	r3, [pc, #8]	@ (8008474 <raise+0xc>)
 800846a:	4601      	mov	r1, r0
 800846c:	6818      	ldr	r0, [r3, #0]
 800846e:	f7ff bfd3 	b.w	8008418 <_raise_r>
 8008472:	bf00      	nop
 8008474:	20000220 	.word	0x20000220

08008478 <_kill_r>:
 8008478:	b538      	push	{r3, r4, r5, lr}
 800847a:	4d07      	ldr	r5, [pc, #28]	@ (8008498 <_kill_r+0x20>)
 800847c:	2300      	movs	r3, #0
 800847e:	4604      	mov	r4, r0
 8008480:	4608      	mov	r0, r1
 8008482:	4611      	mov	r1, r2
 8008484:	602b      	str	r3, [r5, #0]
 8008486:	f7f9 fa77 	bl	8001978 <_kill>
 800848a:	1c43      	adds	r3, r0, #1
 800848c:	d102      	bne.n	8008494 <_kill_r+0x1c>
 800848e:	682b      	ldr	r3, [r5, #0]
 8008490:	b103      	cbz	r3, 8008494 <_kill_r+0x1c>
 8008492:	6023      	str	r3, [r4, #0]
 8008494:	bd38      	pop	{r3, r4, r5, pc}
 8008496:	bf00      	nop
 8008498:	2000af5c 	.word	0x2000af5c

0800849c <_getpid_r>:
 800849c:	f7f9 ba64 	b.w	8001968 <_getpid>

080084a0 <_malloc_usable_size_r>:
 80084a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80084a4:	1f18      	subs	r0, r3, #4
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	bfbc      	itt	lt
 80084aa:	580b      	ldrlt	r3, [r1, r0]
 80084ac:	18c0      	addlt	r0, r0, r3
 80084ae:	4770      	bx	lr

080084b0 <_init>:
 80084b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084b2:	bf00      	nop
 80084b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084b6:	bc08      	pop	{r3}
 80084b8:	469e      	mov	lr, r3
 80084ba:	4770      	bx	lr

080084bc <_fini>:
 80084bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084be:	bf00      	nop
 80084c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084c2:	bc08      	pop	{r3}
 80084c4:	469e      	mov	lr, r3
 80084c6:	4770      	bx	lr
