#ifndef __MSMHWIOREG_H__
#define __MSMHWIOREG_H__
/*
===========================================================================
*/
/**
  @file msmhwioreg.h
  @brief Auto-generated HWIO interface include file.

  Reference chip release:
    SDX24 (Chiron) [chiron_v1.0_p3q3r80_MTO]
 
  This file contains HWIO register definitions for the following modules:
    CRYPTO.*
    SECURITY_CONTROL_CORE
    TCSR.*

  'Exclude' filters applied: DUMMY RESERVED 

  Generation parameters: 
  { u'exclude-reserved': True,
    u'filename': u'msmhwioreg.h',
    u'header': u'#include "msmhwiobase.h"',
    u'module-filter-exclude': { },
    u'module-filter-include': { },
    u'modules': [u'CRYPTO.*', u'SECURITY_CONTROL_CORE', u'TCSR.*'],
    u'output-offsets': True}
*/
/*
  ===========================================================================

  Copyright (c) 2017 Qualcomm Technologies, Inc.
  All Rights Reserved.
  Confidential and Proprietary - Qualcomm Technologies, Inc.

  Export of this technology or software is regulated by the U.S. Government.
  Diversion contrary to U.S. law prohibited.

  All ideas, data and information contained in or disclosed by
  this document are confidential and proprietary information of
  Qualcomm Technologies, Inc. and all rights therein are expressly reserved.
  By accepting this material the recipient agrees that this material
  and the information contained therein are held in confidence and in
  trust and will not be used, copied, reproduced in whole or in part,
  nor its contents revealed in any manner to others without the express
  written permission of Qualcomm Technologies, Inc.

  ===========================================================================

  $Header: //components/rel/core.mpss/3.10/securemsm/secboot/hw/hwio_stub/msmhwioreg.h#1 $
  $DateTime: 2018/11/08 03:29:06 $
  $Author: pwbldsvc $

  ===========================================================================
*/

#include "msmhwiobase.h"

/*----------------------------------------------------------------------------
 * MODULE: CRYPTO0_CRYPTO_BAM_VMIDMT_BAM
 *--------------------------------------------------------------------------*/

#define CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE                                  (CRYPTO0_CRYPTO_TOP_BASE      + 0x00000000)
#define CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS                             0x00000000

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_ADDR                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000000)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_OFFS                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000000)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_RMSK                                0x3ff707f5
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_NSCFG_BMSK                          0x30000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_NSCFG_SHFT                                0x1c
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_WACFG_BMSK                           0xc000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_WACFG_SHFT                                0x1a
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_RACFG_BMSK                           0x3000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_RACFG_SHFT                                0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_SHCFG_BMSK                            0xc00000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_SHCFG_SHFT                                0x16
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_SMCFCFG_BMSK                          0x200000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_SMCFCFG_SHFT                              0x15
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_MTCFG_BMSK                            0x100000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_MTCFG_SHFT                                0x14
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_MEMATTR_BMSK                           0x70000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_MEMATTR_SHFT                              0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_USFCFG_BMSK                              0x400
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_USFCFG_SHFT                                0xa
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_GSE_BMSK                                 0x200
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_GSE_SHFT                                   0x9
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_STALLD_BMSK                              0x100
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_STALLD_SHFT                                0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_TRANSIENTCFG_BMSK                         0xc0
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_TRANSIENTCFG_SHFT                          0x6
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_GCFGFIE_BMSK                              0x20
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_GCFGFIE_SHFT                               0x5
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_GCFGERE_BMSK                              0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_GCFGERE_SHFT                               0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_GFIE_BMSK                                  0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_GFIE_SHFT                                  0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_CLIENTPD_BMSK                              0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR0_CLIENTPD_SHFT                              0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR1_ADDR                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000004)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR1_OFFS                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000004)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR1_RMSK                                 0x1001f00
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR1_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR1_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR1_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR1_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR1_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR1_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR1_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR1_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR1_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR1_GASRAE_BMSK                          0x1000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR1_GASRAE_SHFT                               0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR1_NSNUMSMRGO_BMSK                         0x1f00
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR1_NSNUMSMRGO_SHFT                            0x8

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR2_ADDR                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000008)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR2_OFFS                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000008)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR2_RMSK                                      0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR2_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR2_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR2_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR2_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR2_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR2_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR2_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR2_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR2_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR2_BPVMID_BMSK                               0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SCR2_BPVMID_SHFT                                0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_ADDR                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000010)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_OFFS                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000010)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_RMSK                                0x70000013
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_BPRCNSH_BMSK                        0x40000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_BPRCNSH_SHFT                              0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_BPRCISH_BMSK                        0x20000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_BPRCISH_SHFT                              0x1d
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_BPRCOSH_BMSK                        0x10000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_BPRCOSH_SHFT                              0x1c
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_BPREQPRIORITYCFG_BMSK                     0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_BPREQPRIORITYCFG_SHFT                      0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_BPREQPRIORITY_BMSK                         0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SACR_BPREQPRIORITY_SHFT                         0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR0_ADDR                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000020)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR0_OFFS                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000020)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR0_RMSK                               0x88001eff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR0_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR0_SES_BMSK                           0x80000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR0_SES_SHFT                                 0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR0_SMS_BMSK                            0x8000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR0_SMS_SHFT                                 0x1b
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR0_NUMSIDB_BMSK                           0x1e00
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR0_NUMSIDB_SHFT                              0x9
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR0_NUMSMRG_BMSK                             0xff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR0_NUMSMRG_SHFT                              0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR1_ADDR                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000024)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR1_OFFS                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000024)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR1_RMSK                                   0x9f00
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR1_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR1_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR1_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR1_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR1_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR1_SMCD_BMSK                              0x8000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR1_SMCD_SHFT                                 0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR1_SSDTP_BMSK                             0x1000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR1_SSDTP_SHFT                                0xc
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR1_NUMSSDNDX_BMSK                          0xf00
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR1_NUMSSDNDX_SHFT                            0x8

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR2_ADDR                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000028)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR2_OFFS                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000028)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR2_RMSK                                     0xff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR2_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR2_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR2_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR2_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR2_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR2_OAS_BMSK                                 0xf0
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR2_OAS_SHFT                                  0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR2_IAS_BMSK                                  0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR2_IAS_SHFT                                  0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR4_ADDR                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000030)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR4_OFFS                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000030)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR4_RMSK                               0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR4_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR4_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR4_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR4_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR4_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR4_MAJOR_BMSK                         0xf0000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR4_MAJOR_SHFT                               0x1c
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR4_MINOR_BMSK                          0xfff0000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR4_MINOR_SHFT                               0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR4_STEP_BMSK                              0xffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR4_STEP_SHFT                                 0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR5_ADDR                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000034)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR5_OFFS                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000034)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR5_RMSK                                 0xff03ff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR5_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR5_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR5_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR5_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR5_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR5_NUMMSDRB_BMSK                        0xff0000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR5_NUMMSDRB_SHFT                            0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR5_MSAE_BMSK                               0x200
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR5_MSAE_SHFT                                 0x9
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR5_QRIBE_BMSK                              0x100
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR5_QRIBE_SHFT                                0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR5_NVMID_BMSK                               0xff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR5_NVMID_SHFT                                0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR7_ADDR                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x0000003c)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR7_OFFS                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x0000003c)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR7_RMSK                                     0xff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR7_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR7_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR7_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR7_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR7_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR7_MAJOR_BMSK                               0xf0
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR7_MAJOR_SHFT                                0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR7_MINOR_BMSK                                0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SIDR7_MINOR_SHFT                                0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFAR0_ADDR                              (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000040)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFAR0_OFFS                              (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000040)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFAR0_RMSK                              0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFAR0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFAR0_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFAR0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFAR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFAR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFAR0_SGFEA0_BMSK                       0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFAR0_SGFEA0_SHFT                              0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_ADDR                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000048)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_OFFS                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000048)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_RMSK                               0xc0000026
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_MULTI_CLIENT_BMSK                  0x80000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_MULTI_CLIENT_SHFT                        0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_MULTI_CFG_BMSK                     0x40000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_MULTI_CFG_SHFT                           0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_CAF_BMSK                                 0x20
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_CAF_SHFT                                  0x5
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_SMCF_BMSK                                 0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_SMCF_SHFT                                 0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_USF_BMSK                                  0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSR_USF_SHFT                                  0x1

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_ADDR                        (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x0000004c)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_OFFS                        (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x0000004c)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_RMSK                        0xc0000026
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_BMSK           0x80000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_SHFT                 0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_MULTI_CFG_BMSK              0x40000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_MULTI_CFG_SHFT                    0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_CAF_BMSK                          0x20
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_CAF_SHFT                           0x5
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_SMCF_BMSK                          0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_SMCF_SHFT                          0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_USF_BMSK                           0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSRRESTORE_USF_SHFT                           0x1

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR0_ADDR                           (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000050)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR0_OFFS                           (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000050)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR0_RMSK                                0x132
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR0_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR0_MSSSELFAUTH_BMSK                    0x100
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR0_MSSSELFAUTH_SHFT                      0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR0_NSATTR_BMSK                          0x20
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR0_NSATTR_SHFT                           0x5
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR0_NSSTATE_BMSK                         0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR0_NSSTATE_SHFT                          0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR0_WNR_BMSK                              0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR0_WNR_SHFT                              0x1

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR1_ADDR                           (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000054)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR1_OFFS                           (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000054)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR1_RMSK                           0x1f1f001f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR1_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR1_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR1_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR1_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR1_MSDINDEX_BMSK                  0x1f000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR1_MSDINDEX_SHFT                        0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR1_SSDINDEX_BMSK                    0x1f0000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR1_SSDINDEX_SHFT                        0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR1_STREAMINDEX_BMSK                     0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR1_STREAMINDEX_SHFT                      0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR2_ADDR                           (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000058)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR2_OFFS                           (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000058)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR2_RMSK                           0x3f1fffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR2_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR2_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR2_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR2_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR2_ATID_BMSK                      0x3f000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR2_ATID_SHFT                            0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR2_AVMID_BMSK                       0x1f0000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR2_AVMID_SHFT                           0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR2_ABID_BMSK                          0xe000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR2_ABID_SHFT                             0xd
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR2_APID_BMSK                          0x1f00
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR2_APID_SHFT                             0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR2_AMID_BMSK                            0xff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SGFSYNDR2_AMID_SHFT                             0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTSCR0_ADDR                          (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000090)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTSCR0_OFFS                          (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000090)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTSCR0_RMSK                                 0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTSCR0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTSCR0_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTSCR0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTSCR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTSCR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTSCR0_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTSCR0_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTSCR0_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTSCR0_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTSCR0_CLKONOFFE_BMSK                       0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTSCR0_CLKONOFFE_SHFT                       0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_ADDR                                 (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000000)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_OFFS                                 (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000000)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_RMSK                                  0xff70ff5
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_WACFG_BMSK                            0xc000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_WACFG_SHFT                                 0x1a
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_RACFG_BMSK                            0x3000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_RACFG_SHFT                                 0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_SHCFG_BMSK                             0xc00000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_SHCFG_SHFT                                 0x16
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_SMCFCFG_BMSK                           0x200000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_SMCFCFG_SHFT                               0x15
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_MTCFG_BMSK                             0x100000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_MTCFG_SHFT                                 0x14
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_MEMATTR_BMSK                            0x70000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_MEMATTR_SHFT                               0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_VMIDPNE_BMSK                              0x800
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_VMIDPNE_SHFT                                0xb
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_USFCFG_BMSK                               0x400
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_USFCFG_SHFT                                 0xa
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_GSE_BMSK                                  0x200
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_GSE_SHFT                                    0x9
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_STALLD_BMSK                               0x100
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_STALLD_SHFT                                 0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_TRANSIENTCFG_BMSK                          0xc0
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_TRANSIENTCFG_SHFT                           0x6
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_GCFGFIE_BMSK                               0x20
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_GCFGFIE_SHFT                                0x5
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_GCFGERE_BMSK                               0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_GCFGERE_SHFT                                0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_GFIE_BMSK                                   0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_GFIE_SHFT                                   0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_CLIENTPD_BMSK                               0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR0_CLIENTPD_SHFT                               0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR2_ADDR                                 (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000008)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR2_OFFS                                 (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000008)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR2_RMSK                                       0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR2_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR2_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR2_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR2_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR2_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR2_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR2_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR2_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR2_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR2_BPVMID_BMSK                                0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_CR2_BPVMID_SHFT                                 0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_ADDR                                 (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000010)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_OFFS                                 (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000010)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_RMSK                                 0x70000013
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_BPRCNSH_BMSK                         0x40000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_BPRCNSH_SHFT                               0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_BPRCISH_BMSK                         0x20000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_BPRCISH_SHFT                               0x1d
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_BPRCOSH_BMSK                         0x10000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_BPRCOSH_SHFT                               0x1c
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_BPREQPRIORITYCFG_BMSK                      0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_BPREQPRIORITYCFG_SHFT                       0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_BPREQPRIORITY_BMSK                          0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_ACR_BPREQPRIORITY_SHFT                          0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR0_ADDR                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000020)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR0_OFFS                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000020)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR0_RMSK                                 0x8001eff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR0_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR0_SMS_BMSK                             0x8000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR0_SMS_SHFT                                  0x1b
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR0_NUMSIDB_BMSK                            0x1e00
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR0_NUMSIDB_SHFT                               0x9
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR0_NUMSMRG_BMSK                              0xff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR0_NUMSMRG_SHFT                               0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR1_ADDR                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000024)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR1_OFFS                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000024)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR1_RMSK                                    0x9f00
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR1_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR1_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR1_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR1_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR1_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR1_SMCD_BMSK                               0x8000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR1_SMCD_SHFT                                  0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR1_SSDTP_BMSK                              0x1000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR1_SSDTP_SHFT                                 0xc
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR1_NUMSSDNDX_BMSK                           0xf00
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR1_NUMSSDNDX_SHFT                             0x8

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR2_ADDR                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000028)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR2_OFFS                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000028)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR2_RMSK                                      0xff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR2_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR2_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR2_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR2_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR2_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR2_OAS_BMSK                                  0xf0
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR2_OAS_SHFT                                   0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR2_IAS_BMSK                                   0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR2_IAS_SHFT                                   0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR4_ADDR                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000030)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR4_OFFS                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000030)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR4_RMSK                                0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR4_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR4_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR4_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR4_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR4_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR4_MAJOR_BMSK                          0xf0000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR4_MAJOR_SHFT                                0x1c
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR4_MINOR_BMSK                           0xfff0000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR4_MINOR_SHFT                                0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR4_STEP_BMSK                               0xffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR4_STEP_SHFT                                  0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR5_ADDR                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000034)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR5_OFFS                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000034)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR5_RMSK                                  0xff03ff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR5_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR5_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR5_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR5_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR5_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR5_NUMMSDRB_BMSK                         0xff0000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR5_NUMMSDRB_SHFT                             0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR5_MSAE_BMSK                                0x200
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR5_MSAE_SHFT                                  0x9
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR5_QRIBE_BMSK                               0x100
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR5_QRIBE_SHFT                                 0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR5_NVMID_BMSK                                0xff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR5_NVMID_SHFT                                 0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR7_ADDR                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x0000003c)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR7_OFFS                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x0000003c)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR7_RMSK                                      0xff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR7_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR7_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR7_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR7_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR7_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR7_MAJOR_BMSK                                0xf0
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR7_MAJOR_SHFT                                 0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR7_MINOR_BMSK                                 0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_IDR7_MINOR_SHFT                                 0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFAR0_ADDR                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000040)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFAR0_OFFS                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000040)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFAR0_RMSK                               0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFAR0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFAR0_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFAR0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFAR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFAR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFAR0_GFEA0_BMSK                         0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFAR0_GFEA0_SHFT                                0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_ADDR                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000048)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_OFFS                                (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000048)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_RMSK                                0xc00000a6
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_MULTI_CLIENT_BMSK                   0x80000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_MULTI_CLIENT_SHFT                         0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_MULTI_CFG_BMSK                      0x40000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_MULTI_CFG_SHFT                            0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_PF_BMSK                                   0x80
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_PF_SHFT                                    0x7
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_CAF_BMSK                                  0x20
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_CAF_SHFT                                   0x5
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_SMCF_BMSK                                  0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_SMCF_SHFT                                  0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_USF_BMSK                                   0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSR_USF_SHFT                                   0x1

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_ADDR                         (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x0000004c)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_OFFS                         (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x0000004c)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_RMSK                         0xc00000a6
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_MULTI_CLIENT_BMSK            0x80000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_MULTI_CLIENT_SHFT                  0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_MULTI_CFG_BMSK               0x40000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_MULTI_CFG_SHFT                     0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_PF_BMSK                            0x80
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_PF_SHFT                             0x7
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_CAF_BMSK                           0x20
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_CAF_SHFT                            0x5
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_SMCF_BMSK                           0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_SMCF_SHFT                           0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_USF_BMSK                            0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSRRESTORE_USF_SHFT                            0x1

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR0_ADDR                            (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000050)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR0_OFFS                            (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000050)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR0_RMSK                                 0x132
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR0_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR0_MSSSELFAUTH_BMSK                     0x100
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR0_MSSSELFAUTH_SHFT                       0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR0_NSATTR_BMSK                           0x20
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR0_NSATTR_SHFT                            0x5
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR0_NSSTATE_BMSK                          0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR0_NSSTATE_SHFT                           0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR0_WNR_BMSK                               0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR0_WNR_SHFT                               0x1

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR1_ADDR                            (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000054)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR1_OFFS                            (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000054)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR1_RMSK                            0x1f1f001f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR1_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR1_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR1_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR1_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR1_MSDINDEX_BMSK                   0x1f000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR1_MSDINDEX_SHFT                         0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR1_SSDINDEX_BMSK                     0x1f0000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR1_SSDINDEX_SHFT                         0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR1_STREAMINDEX_BMSK                      0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR1_STREAMINDEX_SHFT                       0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR2_ADDR                            (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000058)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR2_OFFS                            (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000058)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR2_RMSK                            0x3f1fffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR2_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR2_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR2_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR2_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR2_ATID_BMSK                       0x3f000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR2_ATID_SHFT                             0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR2_AVMID_BMSK                        0x1f0000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR2_AVMID_SHFT                            0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR2_ABID_BMSK                           0xe000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR2_ABID_SHFT                              0xd
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR2_APID_BMSK                           0x1f00
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR2_APID_SHFT                              0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR2_AMID_BMSK                             0xff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_GFSYNDR2_AMID_SHFT                              0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTCR0_ADDR                           (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000090)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTCR0_OFFS                           (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000090)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTCR0_RMSK                                  0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTCR0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTCR0_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTCR0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTCR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTCR0_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTCR0_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTCR0_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTCR0_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTCR0_CLKONOFFE_BMSK                        0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTCR0_CLKONOFFE_SHFT                        0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTACR_ADDR                           (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x0000009c)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTACR_OFFS                           (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x0000009c)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTACR_RMSK                           0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTACR_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTACR_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTACR_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTACR_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTACR_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTACR_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTACR_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTACR_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTACR_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTACR_RWE_BMSK                       0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_VMIDMTACR_RWE_SHFT                              0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_ADDR                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000400)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_OFFS                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000400)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_RMSK                                0xff70ff5
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_WACFG_BMSK                          0xc000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_WACFG_SHFT                               0x1a
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_RACFG_BMSK                          0x3000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_RACFG_SHFT                               0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_SHCFG_BMSK                           0xc00000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_SHCFG_SHFT                               0x16
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_SMCFCFG_BMSK                         0x200000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_SMCFCFG_SHFT                             0x15
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_MTCFG_BMSK                           0x100000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_MTCFG_SHFT                               0x14
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_MEMATTR_BMSK                          0x70000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_MEMATTR_SHFT                             0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_VMIDPNE_BMSK                            0x800
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_VMIDPNE_SHFT                              0xb
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_USFCFG_BMSK                             0x400
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_USFCFG_SHFT                               0xa
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_GSE_BMSK                                0x200
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_GSE_SHFT                                  0x9
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_STALLD_BMSK                             0x100
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_STALLD_SHFT                               0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_TRANSIENTCFG_BMSK                        0xc0
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_TRANSIENTCFG_SHFT                         0x6
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_GCFGFIE_BMSK                             0x20
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_GCFGFIE_SHFT                              0x5
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_GCFGERE_BMSK                             0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_GCFGERE_SHFT                              0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_GFIE_BMSK                                 0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_GFIE_SHFT                                 0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_CLIENTPD_BMSK                             0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR0_CLIENTPD_SHFT                             0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR2_ADDR                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000408)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR2_OFFS                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000408)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR2_RMSK                                     0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR2_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR2_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR2_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR2_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR2_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR2_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR2_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR2_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR2_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR2_BPVMID_BMSK                              0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSCR2_BPVMID_SHFT                               0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_ADDR                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000410)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_OFFS                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000410)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_RMSK                               0x70000013
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_BPRCNSH_BMSK                       0x40000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_BPRCNSH_SHFT                             0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_BPRCISH_BMSK                       0x20000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_BPRCISH_SHFT                             0x1d
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_BPRCOSH_BMSK                       0x10000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_BPRCOSH_SHFT                             0x1c
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_BPREQPRIORITYCFG_BMSK                    0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_BPREQPRIORITYCFG_SHFT                     0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_BPREQPRIORITY_BMSK                        0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSACR_BPREQPRIORITY_SHFT                        0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFAR0_ADDR                             (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000440)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFAR0_OFFS                             (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000440)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFAR0_RMSK                             0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFAR0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFAR0_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFAR0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFAR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFAR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFAR0_GFEA0_BMSK                       0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFAR0_GFEA0_SHFT                              0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_ADDR                              (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000448)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_OFFS                              (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000448)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_RMSK                              0xc00000a6
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_MULTI_CLIENT_BMSK                 0x80000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_MULTI_CLIENT_SHFT                       0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_MULTI_CFG_BMSK                    0x40000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_MULTI_CFG_SHFT                          0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_PF_BMSK                                 0x80
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_PF_SHFT                                  0x7
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_CAF_BMSK                                0x20
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_CAF_SHFT                                 0x5
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_SMCF_BMSK                                0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_SMCF_SHFT                                0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_USF_BMSK                                 0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSR_USF_SHFT                                 0x1

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_ADDR                       (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x0000044c)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_OFFS                       (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x0000044c)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_RMSK                       0xc00000a6
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_BMSK          0x80000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_SHFT                0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_MULTI_CFG_BMSK             0x40000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_MULTI_CFG_SHFT                   0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_PF_BMSK                          0x80
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_PF_SHFT                           0x7
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_CAF_BMSK                         0x20
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_CAF_SHFT                          0x5
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_SMCF_BMSK                         0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_SMCF_SHFT                         0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_USF_BMSK                          0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSRRESTORE_USF_SHFT                          0x1

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR0_ADDR                          (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000450)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR0_OFFS                          (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000450)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR0_RMSK                               0x132
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR0_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_BMSK                   0x100
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_SHFT                     0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR0_NSATTR_BMSK                         0x20
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR0_NSATTR_SHFT                          0x5
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR0_NSSTATE_BMSK                        0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR0_NSSTATE_SHFT                         0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR0_WNR_BMSK                             0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR0_WNR_SHFT                             0x1

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR1_ADDR                          (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000454)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR1_OFFS                          (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000454)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR1_RMSK                          0x1f1f001f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR1_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR1_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR1_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR1_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR1_MSDINDEX_BMSK                 0x1f000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR1_MSDINDEX_SHFT                       0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR1_SSDINDEX_BMSK                   0x1f0000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR1_SSDINDEX_SHFT                       0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR1_STREAMINDEX_BMSK                    0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR1_STREAMINDEX_SHFT                     0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR2_ADDR                          (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000458)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR2_OFFS                          (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000458)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR2_RMSK                          0x3f1fffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR2_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR2_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR2_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR2_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR2_ATID_BMSK                     0x3f000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR2_ATID_SHFT                           0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR2_AVMID_BMSK                      0x1f0000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR2_AVMID_SHFT                          0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR2_ABID_BMSK                         0xe000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR2_ABID_SHFT                            0xd
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR2_APID_BMSK                         0x1f00
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR2_APID_SHFT                            0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR2_AMID_BMSK                           0xff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSGFSYNDR2_AMID_SHFT                            0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSVMIDMTCR0_ADDR                         (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000490)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSVMIDMTCR0_OFFS                         (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000490)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSVMIDMTCR0_RMSK                                0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSVMIDMTCR0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSVMIDMTCR0_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSVMIDMTCR0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSVMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSVMIDMTCR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSVMIDMTCR0_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSVMIDMTCR0_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSVMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSVMIDMTCR0_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSVMIDMTCR0_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSVMIDMTCR0_CLKONOFFE_BMSK                      0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_NSVMIDMTCR0_CLKONOFFE_SHFT                      0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SSDR0_ADDR                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000080)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SSDR0_OFFS                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000080)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SSDR0_RMSK                               0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SSDR0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SSDR0_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SSDR0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SSDR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SSDR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SSDR0_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SSDR0_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SSDR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SSDR0_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SSDR0_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SSDR0_RWE_BMSK                           0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SSDR0_RWE_SHFT                                  0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MSDR0_ADDR                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000480)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MSDR0_OFFS                               (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000480)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MSDR0_RMSK                                  0x1ffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MSDR0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MSDR0_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MSDR0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MSDR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MSDR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MSDR0_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MSDR0_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MSDR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MSDR0_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MSDR0_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MSDR0_RWE_BMSK                              0x1ffff
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MSDR0_RWE_SHFT                                  0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_ADDR                                 (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000494)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_OFFS                                 (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000494)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_RMSK                                        0x7
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_CLKONOFFE_BMSK                              0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_CLKONOFFE_SHFT                              0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_BPMSACFG_BMSK                               0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_BPMSACFG_SHFT                               0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_BPSMSACFG_BMSK                              0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_MCR_BPSMSACFG_SHFT                              0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_ADDR(n)                            (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000c00 + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_OFFS(n)                            (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000c00 + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_RMSK                               0x30ff7b1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_MAXn                                       16
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_TRANSIENTCFG_BMSK                  0x30000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_TRANSIENTCFG_SHFT                        0x1c
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_WACFG_BMSK                           0xc00000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_WACFG_SHFT                               0x16
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_RACFG_BMSK                           0x300000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_RACFG_SHFT                               0x14
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_NSCFG_BMSK                            0xc0000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_NSCFG_SHFT                               0x12
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_TYPE_BMSK                             0x30000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_TYPE_SHFT                                0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_MEMATTR_BMSK                           0x7000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_MEMATTR_SHFT                              0xc
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_MTCFG_BMSK                              0x800
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_MTCFG_SHFT                                0xb
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_SHCFG_BMSK                              0x300
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_SHCFG_SHFT                                0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_VMID_BMSK                                0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_S2VRn_VMID_SHFT                                 0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_ADDR(n)                           (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000e00 + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_OFFS(n)                           (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000e00 + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_RMSK                              0x70000013
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_MAXn                                      16
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_RCNSH_BMSK                        0x40000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_RCNSH_SHFT                              0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_RCISH_BMSK                        0x20000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_RCISH_SHFT                              0x1d
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_RCOSH_BMSK                        0x10000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_RCOSH_SHFT                              0x1c
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_REQPRIORITYCFG_BMSK                     0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_REQPRIORITYCFG_SHFT                      0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_REQPRIORITY_BMSK                         0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_AS2VRn_REQPRIORITY_SHFT                         0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_ADDR(n)                             (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE      + 0x00000800 + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_OFFS(n)                             (CRYPTO0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS + 0x00000800 + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_RMSK                                0x801f001f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_MAXn                                        16
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_VALID_BMSK                          0x80000000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_VALID_SHFT                                0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_MASK_BMSK                             0x1f0000
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_MASK_SHFT                                 0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_ID_BMSK                                   0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_VMIDMT_SMRn_ID_SHFT                                    0x0

/*----------------------------------------------------------------------------
 * MODULE: CRYPTO0_CRYPTO_BAM_XPU3_BAM
 *--------------------------------------------------------------------------*/

#define CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE                                      (CRYPTO0_CRYPTO_TOP_BASE      + 0x00001000)
#define CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS                                 0x00001000

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_GCR0_ADDR                                    (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00000000)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_GCR0_OFFS                                    (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00000000)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_GCR0_RMSK                                           0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_GCR0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_GCR0_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_GCR0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_GCR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_GCR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_GCR0_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_GCR0_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_GCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_GCR0_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_XPU3_GCR0_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_GCR0_AADEN_BMSK                                     0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_GCR0_AADEN_SHFT                                     0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SCR0_ADDR                                    (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00000008)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SCR0_OFFS                                    (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00000008)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SCR0_RMSK                                         0x10f
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SCR0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SCR0_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SCR0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SCR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SCR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SCR0_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SCR0_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SCR0_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SCR0_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SCR0_DYNAMIC_CLK_EN_BMSK                          0x100
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SCR0_DYNAMIC_CLK_EN_SHFT                            0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SCR0_SCLEIE_BMSK                                    0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SCR0_SCLEIE_SHFT                                    0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SCR0_SCFGEIE_BMSK                                   0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SCR0_SCFGEIE_SHFT                                   0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SCR0_SCLERE_BMSK                                    0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SCR0_SCLERE_SHFT                                    0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SCR0_SCFGERE_BMSK                                   0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SCR0_SCFGERE_SHFT                                   0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_CR0_ADDR                                     (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00000010)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_CR0_OFFS                                     (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00000010)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_CR0_RMSK                                          0x18f
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_CR0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_CR0_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_CR0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_CR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_CR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_CR0_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_CR0_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_CR0_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_XPU3_CR0_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_CR0_DYNAMIC_CLK_EN_BMSK                           0x100
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_CR0_DYNAMIC_CLK_EN_SHFT                             0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_CR0_VMIDEN_BMSK                                    0x80
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_CR0_VMIDEN_SHFT                                     0x7
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_CR0_CLEIE_BMSK                                      0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_CR0_CLEIE_SHFT                                      0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_CR0_CFGEIE_BMSK                                     0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_CR0_CFGEIE_SHFT                                     0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_CR0_CLERE_BMSK                                      0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_CR0_CLERE_SHFT                                      0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_CR0_CFGERE_BMSK                                     0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_CR0_CFGERE_SHFT                                     0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RPU_ACR0_ADDR                                (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00000020)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RPU_ACR0_OFFS                                (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00000020)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RPU_ACR0_RMSK                                0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RPU_ACR0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RPU_ACR0_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RPU_ACR0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RPU_ACR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RPU_ACR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RPU_ACR0_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RPU_ACR0_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RPU_ACR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RPU_ACR0_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RPU_ACR0_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RPU_ACR0_SUVMID_BMSK                         0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RPU_ACR0_SUVMID_SHFT                                0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_GCR0_ADDR                               (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00000080)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_GCR0_OFFS                               (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00000080)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_GCR0_RMSK                                      0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_GCR0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_GCR0_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_GCR0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_GCR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_GCR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_GCR0_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_GCR0_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_GCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_GCR0_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_GCR0_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_GCR0_QAD0DEN_BMSK                              0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_GCR0_QAD0DEN_SHFT                              0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_CR0_ADDR                                (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00000090)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_CR0_OFFS                                (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00000090)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_CR0_RMSK                                     0x10f
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_CR0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_CR0_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_CR0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_CR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_CR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_CR0_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_CR0_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_CR0_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_CR0_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_CR0_DYNAMIC_CLK_EN_BMSK                      0x100
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_CR0_DYNAMIC_CLK_EN_SHFT                        0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_CR0_CLEIE_BMSK                                 0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_CR0_CLEIE_SHFT                                 0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_CR0_CFGEIE_BMSK                                0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_CR0_CFGEIE_SHFT                                0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_CR0_CLERE_BMSK                                 0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_CR0_CLERE_SHFT                                 0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_CR0_CFGERE_BMSK                                0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_CR0_CFGERE_SHFT                                0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_GCR0_ADDR                               (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00000100)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_GCR0_OFFS                               (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00000100)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_GCR0_RMSK                                      0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_GCR0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_GCR0_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_GCR0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_GCR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_GCR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_GCR0_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_GCR0_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_GCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_GCR0_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_GCR0_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_GCR0_QAD1DEN_BMSK                              0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_GCR0_QAD1DEN_SHFT                              0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_CR0_ADDR                                (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00000110)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_CR0_OFFS                                (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00000110)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_CR0_RMSK                                     0x10f
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_CR0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_CR0_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_CR0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_CR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_CR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_CR0_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_CR0_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_CR0_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_CR0_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_CR0_DYNAMIC_CLK_EN_BMSK                      0x100
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_CR0_DYNAMIC_CLK_EN_SHFT                        0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_CR0_CLEIE_BMSK                                 0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_CR0_CLEIE_SHFT                                 0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_CR0_CFGEIE_BMSK                                0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_CR0_CFGEIE_SHFT                                0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_CR0_CLERE_BMSK                                 0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_CR0_CLERE_SHFT                                 0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_CR0_CFGERE_BMSK                                0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_CR0_CFGERE_SHFT                                0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR3_ADDR                                    (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x000003ec)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR3_OFFS                                    (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x000003ec)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR3_RMSK                                         0x3ff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR3_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR3_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR3_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR3_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR3_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR3_PT_BMSK                                      0x200
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR3_PT_SHFT                                        0x9
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR3_MV_BMSK                                      0x100
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR3_MV_SHFT                                        0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR3_NVMID_BMSK                                    0xff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR3_NVMID_SHFT                                     0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR2_ADDR                                    (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x000003f0)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR2_OFFS                                    (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x000003f0)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR2_RMSK                                    0xffffff0f
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR2_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR2_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR2_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR2_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR2_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR2_NONSEC_EN_BMSK                          0xff000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR2_NONSEC_EN_SHFT                                0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR2_SEC_EN_BMSK                               0xff0000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR2_SEC_EN_SHFT                                   0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR2_VMIDACR_EN_BMSK                             0xff00
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR2_VMIDACR_EN_SHFT                                0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR2_NUM_QAD_BMSK                                   0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR2_NUM_QAD_SHFT                                   0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR1_ADDR                                    (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x000003f4)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR1_OFFS                                    (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x000003f4)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR1_RMSK                                    0x3f3f0000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR1_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR1_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR1_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR1_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR1_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR1_CLIENT_ADDR_WIDTH_BMSK                  0x3f000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR1_CLIENT_ADDR_WIDTH_SHFT                        0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR1_CONFIG_ADDR_WIDTH_BMSK                    0x3f0000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR1_CONFIG_ADDR_WIDTH_SHFT                        0x10

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR0_ADDR                                    (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x000003f8)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR0_OFFS                                    (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x000003f8)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR0_RMSK                                     0x3ff0023
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR0_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR0_NRG_BMSK                                 0x3ff0000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR0_NRG_SHFT                                      0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR0_CLIENTREQ_HALT_ACK_HW_EN_BMSK                 0x20
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR0_CLIENTREQ_HALT_ACK_HW_EN_SHFT                  0x5
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR0_XPUTYPE_BMSK                                   0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_IDR0_XPUTYPE_SHFT                                   0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_REV_ADDR                                     (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x000003fc)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_REV_OFFS                                     (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x000003fc)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_REV_RMSK                                     0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_REV_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_REV_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_REV_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_REV_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_REV_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_REV_MAJOR_BMSK                               0xf0000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_REV_MAJOR_SHFT                                     0x1c
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_REV_MINOR_BMSK                                0xfff0000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_REV_MINOR_SHFT                                     0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_REV_STEP_BMSK                                    0xffff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_REV_STEP_SHFT                                       0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGN_FREESTATUSr_ADDR(r)                      (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00000500 + 0x4 * (r))
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGN_FREESTATUSr_OFFS(r)                      (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00000500 + 0x4 * (r))
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGN_FREESTATUSr_RMSK                         0x1fffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGN_FREESTATUSr_MAXr                                  0
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGN_FREESTATUSr_INI(r)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGN_FREESTATUSr_ADDR(r), HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGN_FREESTATUSr_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGN_FREESTATUSr_INMI(r,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGN_FREESTATUSr_ADDR(r), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGN_FREESTATUSr_RGFREESTATUS_BMSK            0x1fffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGN_FREESTATUSr_RGFREESTATUS_SHFT                   0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SEAR0_ADDR                                   (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00000800)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SEAR0_OFFS                                   (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00000800)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SEAR0_RMSK                                   0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SEAR0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SEAR0_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SEAR0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SEAR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SEAR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SEAR0_ADDR_31_0_BMSK                         0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SEAR0_ADDR_31_0_SHFT                                0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESR_ADDR                                    (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00000808)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESR_OFFS                                    (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00000808)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESR_RMSK                                           0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESR_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESR_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESR_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESR_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESR_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESR_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESR_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESR_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESR_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESR_CLMULTI_BMSK                                   0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESR_CLMULTI_SHFT                                   0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESR_CFGMULTI_BMSK                                  0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESR_CFGMULTI_SHFT                                  0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESR_CLIENT_BMSK                                    0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESR_CLIENT_SHFT                                    0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESR_CFG_BMSK                                       0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESR_CFG_SHFT                                       0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESRRESTORE_ADDR                             (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x0000080c)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESRRESTORE_OFFS                             (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x0000080c)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESRRESTORE_RMSK                                    0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESRRESTORE_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESRRESTORE_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESRRESTORE_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESRRESTORE_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESRRESTORE_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESRRESTORE_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESRRESTORE_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESRRESTORE_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESRRESTORE_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESRRESTORE_CLMULTI_BMSK                            0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESRRESTORE_CLMULTI_SHFT                            0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESRRESTORE_CFGMULTI_BMSK                           0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESRRESTORE_CFGMULTI_SHFT                           0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESRRESTORE_CLIENT_BMSK                             0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESRRESTORE_CLIENT_SHFT                             0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESRRESTORE_CFG_BMSK                                0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESRRESTORE_CFG_SHFT                                0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR0_ADDR                                 (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00000810)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR0_OFFS                                 (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00000810)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR0_RMSK                                 0x67ffff0f
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR0_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR0_AC_BMSK                              0x40000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR0_AC_SHFT                                    0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR0_BURSTLEN_BMSK                        0x20000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR0_BURSTLEN_SHFT                              0x1d
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR0_ASIZE_BMSK                            0x7000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR0_ASIZE_SHFT                                 0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR0_ALEN_BMSK                              0xff0000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR0_ALEN_SHFT                                  0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR0_QAD_BMSK                                 0xff00
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR0_QAD_SHFT                                    0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR0_XPRIV_BMSK                                  0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR0_XPRIV_SHFT                                  0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR0_XINST_BMSK                                  0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR0_XINST_SHFT                                  0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR0_AWRITE_BMSK                                 0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR0_AWRITE_SHFT                                 0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR0_XPROTNS_BMSK                                0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR0_XPROTNS_SHFT                                0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR1_ADDR                                 (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00000814)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR1_OFFS                                 (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00000814)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR1_RMSK                                 0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR1_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR1_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR1_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR1_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR1_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR1_TID_BMSK                             0xff000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR1_TID_SHFT                                   0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR1_VMID_BMSK                              0xff0000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR1_VMID_SHFT                                  0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR1_BID_BMSK                                 0xe000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR1_BID_SHFT                                    0xd
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR1_PID_BMSK                                 0x1f00
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR1_PID_SHFT                                    0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR1_MID_BMSK                                   0xff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR1_MID_SHFT                                    0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_ADDR                                 (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00000818)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_OFFS                                 (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00000818)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_RMSK                                 0xffffff87
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_BAR_BMSK                             0xc0000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_BAR_SHFT                                   0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_BURST_BMSK                           0x20000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_BURST_SHFT                                 0x1d
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_CACHEABLE_BMSK                       0x10000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_CACHEABLE_SHFT                             0x1c
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_DEVICE_BMSK                           0x8000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_DEVICE_SHFT                                0x1b
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_DEVICE_TYPE_BMSK                      0x6000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_DEVICE_TYPE_SHFT                           0x19
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_EARLYWRRESP_BMSK                      0x1000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_EARLYWRRESP_SHFT                           0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_ERROR_BMSK                             0x800000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_ERROR_SHFT                                 0x17
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_EXCLUSIVE_BMSK                         0x400000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_EXCLUSIVE_SHFT                             0x16
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_FULL_BMSK                              0x200000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_FULL_SHFT                                  0x15
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_SHARED_BMSK                            0x100000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_SHARED_SHFT                                0x14
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_WRITETHROUGH_BMSK                       0x80000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_WRITETHROUGH_SHFT                          0x13
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_INNERNOALLOCATE_BMSK                    0x40000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_INNERNOALLOCATE_SHFT                       0x12
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_INNERCACHEABLE_BMSK                     0x20000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_INNERCACHEABLE_SHFT                        0x11
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_INNERSHARED_BMSK                        0x10000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_INNERSHARED_SHFT                           0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_INNERTRANSIENT_BMSK                      0x8000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_INNERTRANSIENT_SHFT                         0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_INNERWRITETHROUGH_BMSK                   0x4000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_INNERWRITETHROUGH_SHFT                      0xe
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_PORTMREL_BMSK                            0x2000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_PORTMREL_SHFT                               0xd
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_ORDEREDRD_BMSK                           0x1000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_ORDEREDRD_SHFT                              0xc
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_ORDEREDWR_BMSK                            0x800
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_ORDEREDWR_SHFT                              0xb
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_OOORD_BMSK                                0x400
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_OOORD_SHFT                                  0xa
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_OOOWR_BMSK                                0x200
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_OOOWR_SHFT                                  0x9
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_NOALLOCATE_BMSK                           0x100
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_NOALLOCATE_SHFT                             0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_TRANSIENT_BMSK                             0x80
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_TRANSIENT_SHFT                              0x7
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_MEMTYPE_BMSK                                0x7
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SESYNR2_MEMTYPE_SHFT                                0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SEAR1_ADDR                                   (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00000804)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SEAR1_OFFS                                   (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00000804)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SEAR1_RMSK                                   0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SEAR1_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SEAR1_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SEAR1_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SEAR1_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SEAR1_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SEAR1_ADDR_63_32_BMSK                        0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_SEAR1_ADDR_63_32_SHFT                               0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_EAR0_ADDR                                    (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00000880)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_EAR0_OFFS                                    (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00000880)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_EAR0_RMSK                                    0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_EAR0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_EAR0_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_EAR0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_EAR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_EAR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_EAR0_ADDR_31_0_BMSK                          0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_EAR0_ADDR_31_0_SHFT                                 0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESR_ADDR                                     (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00000888)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESR_OFFS                                     (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00000888)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESR_RMSK                                            0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESR_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESR_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESR_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESR_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESR_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESR_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESR_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESR_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESR_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESR_CLMULTI_BMSK                                    0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESR_CLMULTI_SHFT                                    0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESR_CFGMULTI_BMSK                                   0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESR_CFGMULTI_SHFT                                   0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESR_CLIENT_BMSK                                     0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESR_CLIENT_SHFT                                     0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESR_CFG_BMSK                                        0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESR_CFG_SHFT                                        0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESRRESTORE_ADDR                              (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x0000088c)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESRRESTORE_OFFS                              (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x0000088c)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESRRESTORE_RMSK                                     0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESRRESTORE_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESRRESTORE_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESRRESTORE_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESRRESTORE_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESRRESTORE_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESRRESTORE_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESRRESTORE_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESRRESTORE_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESRRESTORE_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESRRESTORE_CLMULTI_BMSK                             0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESRRESTORE_CLMULTI_SHFT                             0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESRRESTORE_CFGMULTI_BMSK                            0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESRRESTORE_CFGMULTI_SHFT                            0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESRRESTORE_CLIENT_BMSK                              0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESRRESTORE_CLIENT_SHFT                              0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESRRESTORE_CFG_BMSK                                 0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESRRESTORE_CFG_SHFT                                 0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR0_ADDR                                  (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00000890)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR0_OFFS                                  (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00000890)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR0_RMSK                                  0x67ffff0f
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR0_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR0_AC_BMSK                               0x40000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR0_AC_SHFT                                     0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR0_BURSTLEN_BMSK                         0x20000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR0_BURSTLEN_SHFT                               0x1d
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR0_ASIZE_BMSK                             0x7000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR0_ASIZE_SHFT                                  0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR0_ALEN_BMSK                               0xff0000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR0_ALEN_SHFT                                   0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR0_QAD_BMSK                                  0xff00
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR0_QAD_SHFT                                     0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR0_XPRIV_BMSK                                   0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR0_XPRIV_SHFT                                   0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR0_XINST_BMSK                                   0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR0_XINST_SHFT                                   0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR0_AWRITE_BMSK                                  0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR0_AWRITE_SHFT                                  0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR0_XPROTNS_BMSK                                 0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR0_XPROTNS_SHFT                                 0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR1_ADDR                                  (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00000894)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR1_OFFS                                  (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00000894)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR1_RMSK                                  0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR1_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR1_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR1_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR1_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR1_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR1_TID_BMSK                              0xff000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR1_TID_SHFT                                    0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR1_VMID_BMSK                               0xff0000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR1_VMID_SHFT                                   0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR1_BID_BMSK                                  0xe000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR1_BID_SHFT                                     0xd
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR1_PID_BMSK                                  0x1f00
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR1_PID_SHFT                                     0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR1_MID_BMSK                                    0xff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR1_MID_SHFT                                     0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_ADDR                                  (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00000898)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_OFFS                                  (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00000898)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_RMSK                                  0xffffff87
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_BAR_BMSK                              0xc0000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_BAR_SHFT                                    0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_BURST_BMSK                            0x20000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_BURST_SHFT                                  0x1d
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_CACHEABLE_BMSK                        0x10000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_CACHEABLE_SHFT                              0x1c
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_DEVICE_BMSK                            0x8000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_DEVICE_SHFT                                 0x1b
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_DEVICE_TYPE_BMSK                       0x6000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_DEVICE_TYPE_SHFT                            0x19
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_EARLYWRRESP_BMSK                       0x1000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_EARLYWRRESP_SHFT                            0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_ERROR_BMSK                              0x800000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_ERROR_SHFT                                  0x17
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_EXCLUSIVE_BMSK                          0x400000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_EXCLUSIVE_SHFT                              0x16
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_FULL_BMSK                               0x200000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_FULL_SHFT                                   0x15
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_SHARED_BMSK                             0x100000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_SHARED_SHFT                                 0x14
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_WRITETHROUGH_BMSK                        0x80000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_WRITETHROUGH_SHFT                           0x13
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_INNERNOALLOCATE_BMSK                     0x40000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_INNERNOALLOCATE_SHFT                        0x12
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_INNERCACHEABLE_BMSK                      0x20000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_INNERCACHEABLE_SHFT                         0x11
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_INNERSHARED_BMSK                         0x10000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_INNERSHARED_SHFT                            0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_INNERTRANSIENT_BMSK                       0x8000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_INNERTRANSIENT_SHFT                          0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_INNERWRITETHROUGH_BMSK                    0x4000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_INNERWRITETHROUGH_SHFT                       0xe
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_PORTMREL_BMSK                             0x2000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_PORTMREL_SHFT                                0xd
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_ORDEREDRD_BMSK                            0x1000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_ORDEREDRD_SHFT                               0xc
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_ORDEREDWR_BMSK                             0x800
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_ORDEREDWR_SHFT                               0xb
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_OOORD_BMSK                                 0x400
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_OOORD_SHFT                                   0xa
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_OOOWR_BMSK                                 0x200
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_OOOWR_SHFT                                   0x9
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_NOALLOCATE_BMSK                            0x100
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_NOALLOCATE_SHFT                              0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_TRANSIENT_BMSK                              0x80
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_TRANSIENT_SHFT                               0x7
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_MEMTYPE_BMSK                                 0x7
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_ESYNR2_MEMTYPE_SHFT                                 0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_EAR1_ADDR                                    (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00000884)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_EAR1_OFFS                                    (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00000884)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_EAR1_RMSK                                    0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_EAR1_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_EAR1_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_EAR1_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_EAR1_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_EAR1_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_EAR1_ADDR_63_32_BMSK                         0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_EAR1_ADDR_63_32_SHFT                                0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_EAR0_ADDR                               (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00000880)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_EAR0_OFFS                               (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00000880)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_EAR0_RMSK                               0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_EAR0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_EAR0_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_EAR0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_EAR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_EAR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_EAR0_ADDR_31_0_BMSK                     0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_EAR0_ADDR_31_0_SHFT                            0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESR_ADDR                                (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00000888)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESR_OFFS                                (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00000888)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESR_RMSK                                       0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESR_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESR_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESR_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESR_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESR_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESR_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESR_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESR_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESR_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESR_CLMULTI_BMSK                               0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESR_CLMULTI_SHFT                               0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESR_CFGMULTI_BMSK                              0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESR_CFGMULTI_SHFT                              0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESR_CLIENT_BMSK                                0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESR_CLIENT_SHFT                                0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESR_CFG_BMSK                                   0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESR_CFG_SHFT                                   0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESRRESTORE_ADDR                         (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x0000088c)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESRRESTORE_OFFS                         (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x0000088c)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESRRESTORE_RMSK                                0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESRRESTORE_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESRRESTORE_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESRRESTORE_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESRRESTORE_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESRRESTORE_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESRRESTORE_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESRRESTORE_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESRRESTORE_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESRRESTORE_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESRRESTORE_CLMULTI_BMSK                        0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESRRESTORE_CLMULTI_SHFT                        0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESRRESTORE_CFGMULTI_BMSK                       0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESRRESTORE_CFGMULTI_SHFT                       0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESRRESTORE_CLIENT_BMSK                         0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESRRESTORE_CLIENT_SHFT                         0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESRRESTORE_CFG_BMSK                            0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESRRESTORE_CFG_SHFT                            0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR0_ADDR                             (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00000890)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR0_OFFS                             (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00000890)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR0_RMSK                             0x67ffff0f
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR0_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR0_AC_BMSK                          0x40000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR0_AC_SHFT                                0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR0_BURSTLEN_BMSK                    0x20000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR0_BURSTLEN_SHFT                          0x1d
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR0_ASIZE_BMSK                        0x7000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR0_ASIZE_SHFT                             0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR0_ALEN_BMSK                          0xff0000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR0_ALEN_SHFT                              0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR0_QAD_BMSK                             0xff00
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR0_QAD_SHFT                                0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR0_XPRIV_BMSK                              0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR0_XPRIV_SHFT                              0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR0_XINST_BMSK                              0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR0_XINST_SHFT                              0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR0_AWRITE_BMSK                             0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR0_AWRITE_SHFT                             0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR0_XPROTNS_BMSK                            0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR0_XPROTNS_SHFT                            0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR1_ADDR                             (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00000894)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR1_OFFS                             (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00000894)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR1_RMSK                             0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR1_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR1_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR1_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR1_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR1_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR1_TID_BMSK                         0xff000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR1_TID_SHFT                               0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR1_VMID_BMSK                          0xff0000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR1_VMID_SHFT                              0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR1_BID_BMSK                             0xe000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR1_BID_SHFT                                0xd
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR1_PID_BMSK                             0x1f00
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR1_PID_SHFT                                0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR1_MID_BMSK                               0xff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR1_MID_SHFT                                0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_ADDR                             (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00000898)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_OFFS                             (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00000898)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_RMSK                             0xffffff87
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_BAR_BMSK                         0xc0000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_BAR_SHFT                               0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_BURST_BMSK                       0x20000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_BURST_SHFT                             0x1d
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_CACHEABLE_BMSK                   0x10000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_CACHEABLE_SHFT                         0x1c
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_DEVICE_BMSK                       0x8000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_DEVICE_SHFT                            0x1b
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_DEVICE_TYPE_BMSK                  0x6000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_DEVICE_TYPE_SHFT                       0x19
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_EARLYWRRESP_BMSK                  0x1000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_EARLYWRRESP_SHFT                       0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_ERROR_BMSK                         0x800000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_ERROR_SHFT                             0x17
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_EXCLUSIVE_BMSK                     0x400000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_EXCLUSIVE_SHFT                         0x16
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_FULL_BMSK                          0x200000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_FULL_SHFT                              0x15
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_SHARED_BMSK                        0x100000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_SHARED_SHFT                            0x14
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_WRITETHROUGH_BMSK                   0x80000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_WRITETHROUGH_SHFT                      0x13
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_INNERNOALLOCATE_BMSK                0x40000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_INNERNOALLOCATE_SHFT                   0x12
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_INNERCACHEABLE_BMSK                 0x20000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_INNERCACHEABLE_SHFT                    0x11
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_INNERSHARED_BMSK                    0x10000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_INNERSHARED_SHFT                       0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_INNERTRANSIENT_BMSK                  0x8000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_INNERTRANSIENT_SHFT                     0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_INNERWRITETHROUGH_BMSK               0x4000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_INNERWRITETHROUGH_SHFT                  0xe
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_PORTMREL_BMSK                        0x2000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_PORTMREL_SHFT                           0xd
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_ORDEREDRD_BMSK                       0x1000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_ORDEREDRD_SHFT                          0xc
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_ORDEREDWR_BMSK                        0x800
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_ORDEREDWR_SHFT                          0xb
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_OOORD_BMSK                            0x400
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_OOORD_SHFT                              0xa
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_OOOWR_BMSK                            0x200
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_OOOWR_SHFT                              0x9
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_NOALLOCATE_BMSK                       0x100
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_NOALLOCATE_SHFT                         0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_TRANSIENT_BMSK                         0x80
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_TRANSIENT_SHFT                          0x7
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_MEMTYPE_BMSK                            0x7
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_ESYNR2_MEMTYPE_SHFT                            0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_EAR1_ADDR                               (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00000884)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_EAR1_OFFS                               (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00000884)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_EAR1_RMSK                               0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_EAR1_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_EAR1_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_EAR1_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_EAR1_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_EAR1_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_EAR1_ADDR_63_32_BMSK                    0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD0_EAR1_ADDR_63_32_SHFT                           0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_EAR0_ADDR                               (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00000880)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_EAR0_OFFS                               (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00000880)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_EAR0_RMSK                               0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_EAR0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_EAR0_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_EAR0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_EAR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_EAR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_EAR0_ADDR_31_0_BMSK                     0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_EAR0_ADDR_31_0_SHFT                            0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESR_ADDR                                (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00000888)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESR_OFFS                                (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00000888)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESR_RMSK                                       0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESR_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESR_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESR_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESR_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESR_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESR_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESR_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESR_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESR_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESR_CLMULTI_BMSK                               0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESR_CLMULTI_SHFT                               0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESR_CFGMULTI_BMSK                              0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESR_CFGMULTI_SHFT                              0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESR_CLIENT_BMSK                                0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESR_CLIENT_SHFT                                0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESR_CFG_BMSK                                   0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESR_CFG_SHFT                                   0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESRRESTORE_ADDR                         (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x0000088c)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESRRESTORE_OFFS                         (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x0000088c)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESRRESTORE_RMSK                                0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESRRESTORE_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESRRESTORE_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESRRESTORE_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESRRESTORE_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESRRESTORE_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESRRESTORE_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESRRESTORE_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESRRESTORE_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESRRESTORE_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESRRESTORE_CLMULTI_BMSK                        0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESRRESTORE_CLMULTI_SHFT                        0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESRRESTORE_CFGMULTI_BMSK                       0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESRRESTORE_CFGMULTI_SHFT                       0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESRRESTORE_CLIENT_BMSK                         0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESRRESTORE_CLIENT_SHFT                         0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESRRESTORE_CFG_BMSK                            0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESRRESTORE_CFG_SHFT                            0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR0_ADDR                             (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00000890)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR0_OFFS                             (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00000890)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR0_RMSK                             0x67ffff0f
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR0_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR0_AC_BMSK                          0x40000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR0_AC_SHFT                                0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR0_BURSTLEN_BMSK                    0x20000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR0_BURSTLEN_SHFT                          0x1d
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR0_ASIZE_BMSK                        0x7000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR0_ASIZE_SHFT                             0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR0_ALEN_BMSK                          0xff0000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR0_ALEN_SHFT                              0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR0_QAD_BMSK                             0xff00
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR0_QAD_SHFT                                0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR0_XPRIV_BMSK                              0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR0_XPRIV_SHFT                              0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR0_XINST_BMSK                              0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR0_XINST_SHFT                              0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR0_AWRITE_BMSK                             0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR0_AWRITE_SHFT                             0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR0_XPROTNS_BMSK                            0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR0_XPROTNS_SHFT                            0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR1_ADDR                             (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00000894)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR1_OFFS                             (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00000894)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR1_RMSK                             0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR1_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR1_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR1_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR1_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR1_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR1_TID_BMSK                         0xff000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR1_TID_SHFT                               0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR1_VMID_BMSK                          0xff0000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR1_VMID_SHFT                              0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR1_BID_BMSK                             0xe000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR1_BID_SHFT                                0xd
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR1_PID_BMSK                             0x1f00
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR1_PID_SHFT                                0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR1_MID_BMSK                               0xff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR1_MID_SHFT                                0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_ADDR                             (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00000898)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_OFFS                             (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00000898)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_RMSK                             0xffffff87
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_BAR_BMSK                         0xc0000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_BAR_SHFT                               0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_BURST_BMSK                       0x20000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_BURST_SHFT                             0x1d
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_CACHEABLE_BMSK                   0x10000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_CACHEABLE_SHFT                         0x1c
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_DEVICE_BMSK                       0x8000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_DEVICE_SHFT                            0x1b
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_DEVICE_TYPE_BMSK                  0x6000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_DEVICE_TYPE_SHFT                       0x19
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_EARLYWRRESP_BMSK                  0x1000000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_EARLYWRRESP_SHFT                       0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_ERROR_BMSK                         0x800000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_ERROR_SHFT                             0x17
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_EXCLUSIVE_BMSK                     0x400000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_EXCLUSIVE_SHFT                         0x16
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_FULL_BMSK                          0x200000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_FULL_SHFT                              0x15
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_SHARED_BMSK                        0x100000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_SHARED_SHFT                            0x14
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_WRITETHROUGH_BMSK                   0x80000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_WRITETHROUGH_SHFT                      0x13
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_INNERNOALLOCATE_BMSK                0x40000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_INNERNOALLOCATE_SHFT                   0x12
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_INNERCACHEABLE_BMSK                 0x20000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_INNERCACHEABLE_SHFT                    0x11
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_INNERSHARED_BMSK                    0x10000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_INNERSHARED_SHFT                       0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_INNERTRANSIENT_BMSK                  0x8000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_INNERTRANSIENT_SHFT                     0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_INNERWRITETHROUGH_BMSK               0x4000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_INNERWRITETHROUGH_SHFT                  0xe
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_PORTMREL_BMSK                        0x2000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_PORTMREL_SHFT                           0xd
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_ORDEREDRD_BMSK                       0x1000
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_ORDEREDRD_SHFT                          0xc
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_ORDEREDWR_BMSK                        0x800
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_ORDEREDWR_SHFT                          0xb
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_OOORD_BMSK                            0x400
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_OOORD_SHFT                              0xa
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_OOOWR_BMSK                            0x200
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_OOOWR_SHFT                              0x9
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_NOALLOCATE_BMSK                       0x100
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_NOALLOCATE_SHFT                         0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_TRANSIENT_BMSK                         0x80
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_TRANSIENT_SHFT                          0x7
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_MEMTYPE_BMSK                            0x7
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_ESYNR2_MEMTYPE_SHFT                            0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_EAR1_ADDR                               (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00000884)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_EAR1_OFFS                               (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00000884)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_EAR1_RMSK                               0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_EAR1_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_EAR1_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_EAR1_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_EAR1_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_EAR1_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_EAR1_ADDR_63_32_BMSK                    0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_QAD1_EAR1_ADDR_63_32_SHFT                           0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGN_OWNERSTATUSr_ADDR(r)                     (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00000900 + 0x4 * (r))
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGN_OWNERSTATUSr_OFFS(r)                     (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00000900 + 0x4 * (r))
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGN_OWNERSTATUSr_RMSK                        0x1fffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGN_OWNERSTATUSr_MAXr                                 0
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGN_OWNERSTATUSr_INI(r)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGN_OWNERSTATUSr_ADDR(r), HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGN_OWNERSTATUSr_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGN_OWNERSTATUSr_INMI(r,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGN_OWNERSTATUSr_ADDR(r), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGN_OWNERSTATUSr_RGOWNERSTATUS_BMSK          0x1fffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGN_OWNERSTATUSr_RGOWNERSTATUS_SHFT                 0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_GCR0_ADDR(n)                             (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00001000 + 0x80 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_GCR0_OFFS(n)                             (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00001000 + 0x80 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_GCR0_RMSK                                     0x107
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_GCR0_MAXn                                        28
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_GCR0_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_GCR0_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_GCR0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_GCR0_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_GCR0_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_GCR0_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_GCR0_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_GCR0_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_GCR0_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_GCR0_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_GCR0_RG_SEC_APPS_BMSK                         0x100
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_GCR0_RG_SEC_APPS_SHFT                           0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_GCR0_RG_OWNER_BMSK                              0x7
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_GCR0_RG_OWNER_SHFT                              0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR0_ADDR(n)                              (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00001010 + 0x80 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR0_OFFS(n)                              (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00001010 + 0x80 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR0_RMSK                                        0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR0_MAXn                                         28
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR0_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR0_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR0_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR0_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR0_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR0_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR0_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR0_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR0_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR0_RGSCLRDEN_APPS_BMSK                         0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR0_RGSCLRDEN_APPS_SHFT                         0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR1_ADDR(n)                              (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00001014 + 0x80 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR1_OFFS(n)                              (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00001014 + 0x80 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR1_RMSK                                        0x7
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR1_MAXn                                         28
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR1_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR1_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR1_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR1_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR1_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR1_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR1_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR1_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR1_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR1_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR1_RGCLRDEN_BMSK                               0x7
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR1_RGCLRDEN_SHFT                               0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR2_ADDR(n)                              (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00001018 + 0x80 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR2_OFFS(n)                              (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00001018 + 0x80 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR2_RMSK                                        0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR2_MAXn                                         28
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR2_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR2_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR2_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR2_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR2_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR2_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR2_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR2_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR2_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR2_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR2_RGSCLWREN_APPS_BMSK                         0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR2_RGSCLWREN_APPS_SHFT                         0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR3_ADDR(n)                              (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x0000101c + 0x80 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR3_OFFS(n)                              (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x0000101c + 0x80 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR3_RMSK                                        0x7
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR3_MAXn                                         28
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR3_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR3_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR3_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR3_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR3_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR3_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR3_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR3_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR3_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR3_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR3_RGCLWREN_BMSK                               0x7
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_CR3_RGCLWREN_SHFT                               0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_RACR_ADDR(n)                             (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00001040 + 0x80 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_RACR_OFFS(n)                             (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00001040 + 0x80 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_RACR_RMSK                                0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_RACR_MAXn                                        28
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_RACR_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_RACR_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_RACR_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_RACR_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_RACR_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_RACR_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_RACR_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_RACR_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_RACR_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_RACR_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_RACR_RE_BMSK                             0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_RACR_RE_SHFT                                    0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_WACR_ADDR(n)                             (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE      + 0x00001060 + 0x80 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_WACR_OFFS(n)                             (CRYPTO0_CRYPTO_BAM_XPU3_BAM_REG_BASE_OFFS + 0x00001060 + 0x80 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_WACR_RMSK                                0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_WACR_MAXn                                        28
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_WACR_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_WACR_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_WACR_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_WACR_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_WACR_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_WACR_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_WACR_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_WACR_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_WACR_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_WACR_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_WACR_WE_BMSK                             0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_XPU3_RGn_WACR_WE_SHFT                                    0x0

/*----------------------------------------------------------------------------
 * MODULE: CRYPTO0_CRYPTO_BAM
 *--------------------------------------------------------------------------*/

#define CRYPTO0_CRYPTO_BAM_REG_BASE                                                             (CRYPTO0_CRYPTO_TOP_BASE      + 0x00004000)
#define CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS                                                        0x00004000

#define HWIO_CRYPTO0_CRYPTO_BAM_CTRL_ADDR                                                       (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00000000)
#define HWIO_CRYPTO0_CRYPTO_BAM_CTRL_OFFS                                                       (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00000000)
#define HWIO_CRYPTO0_CRYPTO_BAM_CTRL_RMSK                                                         0x1feff3
#define HWIO_CRYPTO0_CRYPTO_BAM_CTRL_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_CTRL_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_CTRL_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_CTRL_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_CTRL_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_CTRL_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_CTRL_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_CTRL_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_CTRL_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_CTRL_BAM_MESS_ONLY_CANCEL_WB_BMSK                                 0x100000
#define HWIO_CRYPTO0_CRYPTO_BAM_CTRL_BAM_MESS_ONLY_CANCEL_WB_SHFT                                     0x14
#define HWIO_CRYPTO0_CRYPTO_BAM_CTRL_CACHE_MISS_ERR_RESP_EN_BMSK                                   0x80000
#define HWIO_CRYPTO0_CRYPTO_BAM_CTRL_CACHE_MISS_ERR_RESP_EN_SHFT                                      0x13
#define HWIO_CRYPTO0_CRYPTO_BAM_CTRL_LOCAL_CLK_GATING_BMSK                                         0x60000
#define HWIO_CRYPTO0_CRYPTO_BAM_CTRL_LOCAL_CLK_GATING_SHFT                                            0x11
#define HWIO_CRYPTO0_CRYPTO_BAM_CTRL_IBC_DISABLE_BMSK                                              0x10000
#define HWIO_CRYPTO0_CRYPTO_BAM_CTRL_IBC_DISABLE_SHFT                                                 0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_CTRL_BAM_CACHED_DESC_STORE_BMSK                                     0x8000
#define HWIO_CRYPTO0_CRYPTO_BAM_CTRL_BAM_CACHED_DESC_STORE_SHFT                                        0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_CTRL_BAM_DESC_CACHE_SEL_BMSK                                        0x6000
#define HWIO_CRYPTO0_CRYPTO_BAM_CTRL_BAM_DESC_CACHE_SEL_SHFT                                           0xd
#define HWIO_CRYPTO0_CRYPTO_BAM_CTRL_BAM_TESTBUS_SEL_BMSK                                            0xfe0
#define HWIO_CRYPTO0_CRYPTO_BAM_CTRL_BAM_TESTBUS_SEL_SHFT                                              0x5
#define HWIO_CRYPTO0_CRYPTO_BAM_CTRL_BAM_EN_ACCUM_BMSK                                                0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_CTRL_BAM_EN_ACCUM_SHFT                                                 0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_CTRL_BAM_EN_BMSK                                                       0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_CTRL_BAM_EN_SHFT                                                       0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_CTRL_BAM_SW_RST_BMSK                                                   0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_CTRL_BAM_SW_RST_SHFT                                                   0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_TIMER_ADDR                                                      (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00000040)
#define HWIO_CRYPTO0_CRYPTO_BAM_TIMER_OFFS                                                      (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00000040)
#define HWIO_CRYPTO0_CRYPTO_BAM_TIMER_RMSK                                                          0xffff
#define HWIO_CRYPTO0_CRYPTO_BAM_TIMER_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_TIMER_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_TIMER_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_TIMER_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_TIMER_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_TIMER_TIMER_BMSK                                                    0xffff
#define HWIO_CRYPTO0_CRYPTO_BAM_TIMER_TIMER_SHFT                                                       0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_TIMER_CTRL_ADDR                                                 (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00000044)
#define HWIO_CRYPTO0_CRYPTO_BAM_TIMER_CTRL_OFFS                                                 (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00000044)
#define HWIO_CRYPTO0_CRYPTO_BAM_TIMER_CTRL_RMSK                                                 0xe000ffff
#define HWIO_CRYPTO0_CRYPTO_BAM_TIMER_CTRL_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_TIMER_CTRL_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_TIMER_CTRL_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_TIMER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_TIMER_CTRL_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_TIMER_CTRL_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_TIMER_CTRL_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_TIMER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_TIMER_CTRL_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_TIMER_CTRL_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_TIMER_CTRL_TIMER_RST_BMSK                                       0x80000000
#define HWIO_CRYPTO0_CRYPTO_BAM_TIMER_CTRL_TIMER_RST_SHFT                                             0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_TIMER_CTRL_TIMER_RUN_BMSK                                       0x40000000
#define HWIO_CRYPTO0_CRYPTO_BAM_TIMER_CTRL_TIMER_RUN_SHFT                                             0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_TIMER_CTRL_TIMER_MODE_BMSK                                      0x20000000
#define HWIO_CRYPTO0_CRYPTO_BAM_TIMER_CTRL_TIMER_MODE_SHFT                                            0x1d
#define HWIO_CRYPTO0_CRYPTO_BAM_TIMER_CTRL_TIMER_TRSHLD_BMSK                                        0xffff
#define HWIO_CRYPTO0_CRYPTO_BAM_TIMER_CTRL_TIMER_TRSHLD_SHFT                                           0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_DESC_CNT_TRSHLD_ADDR                                            (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00000008)
#define HWIO_CRYPTO0_CRYPTO_BAM_DESC_CNT_TRSHLD_OFFS                                            (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00000008)
#define HWIO_CRYPTO0_CRYPTO_BAM_DESC_CNT_TRSHLD_RMSK                                                0xffff
#define HWIO_CRYPTO0_CRYPTO_BAM_DESC_CNT_TRSHLD_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_DESC_CNT_TRSHLD_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_DESC_CNT_TRSHLD_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_DESC_CNT_TRSHLD_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_DESC_CNT_TRSHLD_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_DESC_CNT_TRSHLD_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_DESC_CNT_TRSHLD_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_DESC_CNT_TRSHLD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_DESC_CNT_TRSHLD_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_DESC_CNT_TRSHLD_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_DESC_CNT_TRSHLD_CNT_TRSHLD_BMSK                                     0xffff
#define HWIO_CRYPTO0_CRYPTO_BAM_DESC_CNT_TRSHLD_CNT_TRSHLD_SHFT                                        0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_STTS_ADDR                                                   (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00000014)
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_STTS_OFFS                                                   (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00000014)
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_STTS_RMSK                                                         0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_STTS_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_IRQ_STTS_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_IRQ_STTS_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_STTS_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_IRQ_STTS_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_STTS_BAM_TIMER_IRQ_BMSK                                           0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_STTS_BAM_TIMER_IRQ_SHFT                                            0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_STTS_BAM_EMPTY_IRQ_BMSK                                            0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_STTS_BAM_EMPTY_IRQ_SHFT                                            0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_STTS_BAM_ERROR_IRQ_BMSK                                            0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_STTS_BAM_ERROR_IRQ_SHFT                                            0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_STTS_BAM_HRESP_ERR_IRQ_BMSK                                        0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_STTS_BAM_HRESP_ERR_IRQ_SHFT                                        0x1

#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_CLR_ADDR                                                    (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00000018)
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_CLR_OFFS                                                    (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00000018)
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_CLR_RMSK                                                          0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_CLR_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_IRQ_CLR_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_CLR_BAM_TIMER_CLR_BMSK                                            0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_CLR_BAM_TIMER_CLR_SHFT                                             0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_CLR_BAM_EMPTY_CLR_BMSK                                             0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_CLR_BAM_EMPTY_CLR_SHFT                                             0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_CLR_BAM_ERROR_CLR_BMSK                                             0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_CLR_BAM_ERROR_CLR_SHFT                                             0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_CLR_BAM_HRESP_ERR_CLR_BMSK                                         0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_CLR_BAM_HRESP_ERR_CLR_SHFT                                         0x1

#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_EN_ADDR                                                     (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x0000001c)
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_EN_OFFS                                                     (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x0000001c)
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_EN_RMSK                                                           0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_EN_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_IRQ_EN_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_IRQ_EN_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_EN_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_IRQ_EN_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_EN_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_IRQ_EN_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_IRQ_EN_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_IRQ_EN_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_EN_BAM_TIMER_EN_BMSK                                              0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_EN_BAM_TIMER_EN_SHFT                                               0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_EN_BAM_EMPTY_EN_BMSK                                               0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_EN_BAM_EMPTY_EN_SHFT                                               0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_EN_BAM_ERROR_EN_BMSK                                               0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_EN_BAM_ERROR_EN_SHFT                                               0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_EN_BAM_HRESP_ERR_EN_BMSK                                           0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_EN_BAM_HRESP_ERR_EN_SHFT                                           0x1

#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_ADDR                                                  (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x0000007c)
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_OFFS                                                  (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x0000007c)
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_RMSK                                                  0xfffff80f
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_AOS_OVERFLOW_PRVNT_BMSK                               0x80000000
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_AOS_OVERFLOW_PRVNT_SHFT                                     0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_MULTIPLE_EVENTS_DESC_AVAIL_EN_BMSK                    0x40000000
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_MULTIPLE_EVENTS_DESC_AVAIL_EN_SHFT                          0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_MULTIPLE_EVENTS_SIZE_EN_BMSK                          0x20000000
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_MULTIPLE_EVENTS_SIZE_EN_SHFT                                0x1d
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_ZLT_W_CD_SUPPORT_BMSK                             0x10000000
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_ZLT_W_CD_SUPPORT_SHFT                                   0x1c
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_CD_ENABLE_BMSK                                     0x8000000
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_CD_ENABLE_SHFT                                          0x1b
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_AU_ACCUMED_BMSK                                    0x4000000
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_AU_ACCUMED_SHFT                                         0x1a
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_PSM_P_HD_DATA_BMSK                                 0x2000000
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_PSM_P_HD_DATA_SHFT                                      0x19
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_REG_P_EN_BMSK                                      0x1000000
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_REG_P_EN_SHFT                                           0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_WB_DSC_AVL_P_RST_BMSK                               0x800000
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_WB_DSC_AVL_P_RST_SHFT                                   0x17
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_WB_RETR_SVPNT_BMSK                                  0x400000
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_WB_RETR_SVPNT_SHFT                                      0x16
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_WB_CSW_ACK_IDL_BMSK                                 0x200000
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_WB_CSW_ACK_IDL_SHFT                                     0x15
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_WB_BLK_CSW_BMSK                                     0x100000
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_WB_BLK_CSW_SHFT                                         0x14
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_WB_P_RES_BMSK                                        0x80000
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_WB_P_RES_SHFT                                           0x13
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_SI_P_RES_BMSK                                        0x40000
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_SI_P_RES_SHFT                                           0x12
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_AU_P_RES_BMSK                                        0x20000
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_AU_P_RES_SHFT                                           0x11
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_PSM_P_RES_BMSK                                       0x10000
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_PSM_P_RES_SHFT                                          0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_PSM_CSW_REQ_BMSK                                      0x8000
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_PSM_CSW_REQ_SHFT                                         0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_SB_CLK_REQ_BMSK                                       0x4000
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_SB_CLK_REQ_SHFT                                          0xe
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_IBC_DISABLE_BMSK                                      0x2000
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_IBC_DISABLE_SHFT                                         0xd
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_NO_EXT_P_RST_BMSK                                     0x1000
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_NO_EXT_P_RST_SHFT                                        0xc
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_FULL_PIPE_BMSK                                         0x800
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_FULL_PIPE_SHFT                                           0xb
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_ADML_SYNC_BRIDGE_BMSK                                    0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_ADML_SYNC_BRIDGE_SHFT                                    0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_PIPE_CNFG_BMSK                                           0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_PIPE_CNFG_SHFT                                           0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_ADML_DEEP_CONS_FIFO_BMSK                                 0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_ADML_DEEP_CONS_FIFO_SHFT                                 0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_ADML_INCR4_EN_N_BMSK                                     0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_BAM_ADML_INCR4_EN_N_SHFT                                     0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_2_ADDR                                                (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00000084)
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_2_OFFS                                                (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00000084)
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_2_RMSK                                                       0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_2_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_2_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_2_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_2_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_2_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_2_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_2_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_2_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_2_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_2_SUP_GRP_LOCKER_RST_SUPPORT_BMSK                            0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_2_SUP_GRP_LOCKER_RST_SUPPORT_SHFT                            0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_2_ACTIVE_PIPE_RST_SUPPORT_BMSK                               0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_2_ACTIVE_PIPE_RST_SUPPORT_SHFT                               0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_2_NO_SW_OFFSET_REVERT_BACK_BMSK                              0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_2_NO_SW_OFFSET_REVERT_BACK_SHFT                              0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_2_CNFG_NO_ACCEPT_AT_FIFO_FULL_BMSK                           0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_CNFG_BITS_2_CNFG_NO_ACCEPT_AT_FIFO_FULL_SHFT                           0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_REVISION_ADDR                                                   (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00001000)
#define HWIO_CRYPTO0_CRYPTO_BAM_REVISION_OFFS                                                   (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00001000)
#define HWIO_CRYPTO0_CRYPTO_BAM_REVISION_RMSK                                                   0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_REVISION_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_REVISION_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_REVISION_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_REVISION_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_REVISION_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_REVISION_INACTIV_TMR_BASE_BMSK                                  0xff000000
#define HWIO_CRYPTO0_CRYPTO_BAM_REVISION_INACTIV_TMR_BASE_SHFT                                        0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_REVISION_CMD_DESC_EN_BMSK                                         0x800000
#define HWIO_CRYPTO0_CRYPTO_BAM_REVISION_CMD_DESC_EN_SHFT                                             0x17
#define HWIO_CRYPTO0_CRYPTO_BAM_REVISION_DESC_CACHE_DEPTH_BMSK                                    0x600000
#define HWIO_CRYPTO0_CRYPTO_BAM_REVISION_DESC_CACHE_DEPTH_SHFT                                        0x15
#define HWIO_CRYPTO0_CRYPTO_BAM_REVISION_NUM_INACTIV_TMRS_BMSK                                    0x100000
#define HWIO_CRYPTO0_CRYPTO_BAM_REVISION_NUM_INACTIV_TMRS_SHFT                                        0x14
#define HWIO_CRYPTO0_CRYPTO_BAM_REVISION_INACTIV_TMRS_EXST_BMSK                                    0x80000
#define HWIO_CRYPTO0_CRYPTO_BAM_REVISION_INACTIV_TMRS_EXST_SHFT                                       0x13
#define HWIO_CRYPTO0_CRYPTO_BAM_REVISION_HIGH_FREQUENCY_BAM_BMSK                                   0x40000
#define HWIO_CRYPTO0_CRYPTO_BAM_REVISION_HIGH_FREQUENCY_BAM_SHFT                                      0x12
#define HWIO_CRYPTO0_CRYPTO_BAM_REVISION_BAM_HAS_NO_BYPASS_BMSK                                    0x20000
#define HWIO_CRYPTO0_CRYPTO_BAM_REVISION_BAM_HAS_NO_BYPASS_SHFT                                       0x11
#define HWIO_CRYPTO0_CRYPTO_BAM_REVISION_SECURED_BMSK                                              0x10000
#define HWIO_CRYPTO0_CRYPTO_BAM_REVISION_SECURED_SHFT                                                 0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_REVISION_USE_VMIDMT_BMSK                                            0x8000
#define HWIO_CRYPTO0_CRYPTO_BAM_REVISION_USE_VMIDMT_SHFT                                               0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_REVISION_AXI_ACTIVE_BMSK                                            0x4000
#define HWIO_CRYPTO0_CRYPTO_BAM_REVISION_AXI_ACTIVE_SHFT                                               0xe
#define HWIO_CRYPTO0_CRYPTO_BAM_REVISION_CE_BUFFER_SIZE_BMSK                                        0x3000
#define HWIO_CRYPTO0_CRYPTO_BAM_REVISION_CE_BUFFER_SIZE_SHFT                                           0xc
#define HWIO_CRYPTO0_CRYPTO_BAM_REVISION_NUM_EES_BMSK                                                0xf00
#define HWIO_CRYPTO0_CRYPTO_BAM_REVISION_NUM_EES_SHFT                                                  0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_REVISION_REVISION_BMSK                                                0xff
#define HWIO_CRYPTO0_CRYPTO_BAM_REVISION_REVISION_SHFT                                                 0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_SW_VERSION_ADDR                                                 (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00001004)
#define HWIO_CRYPTO0_CRYPTO_BAM_SW_VERSION_OFFS                                                 (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00001004)
#define HWIO_CRYPTO0_CRYPTO_BAM_SW_VERSION_RMSK                                                 0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_SW_VERSION_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_SW_VERSION_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_SW_VERSION_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_SW_VERSION_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_SW_VERSION_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_SW_VERSION_MAJOR_BMSK                                           0xf0000000
#define HWIO_CRYPTO0_CRYPTO_BAM_SW_VERSION_MAJOR_SHFT                                                 0x1c
#define HWIO_CRYPTO0_CRYPTO_BAM_SW_VERSION_MINOR_BMSK                                            0xfff0000
#define HWIO_CRYPTO0_CRYPTO_BAM_SW_VERSION_MINOR_SHFT                                                 0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_SW_VERSION_STEP_BMSK                                                0xffff
#define HWIO_CRYPTO0_CRYPTO_BAM_SW_VERSION_STEP_SHFT                                                   0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_NUM_PIPES_ADDR                                                  (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00001008)
#define HWIO_CRYPTO0_CRYPTO_BAM_NUM_PIPES_OFFS                                                  (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00001008)
#define HWIO_CRYPTO0_CRYPTO_BAM_NUM_PIPES_RMSK                                                  0xffffc0ff
#define HWIO_CRYPTO0_CRYPTO_BAM_NUM_PIPES_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_NUM_PIPES_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_NUM_PIPES_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_NUM_PIPES_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_NUM_PIPES_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_NUM_PIPES_BAM_NON_PIPE_GRP_BMSK                                 0xff000000
#define HWIO_CRYPTO0_CRYPTO_BAM_NUM_PIPES_BAM_NON_PIPE_GRP_SHFT                                       0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_NUM_PIPES_PERIPH_NON_PIPE_GRP_BMSK                                0xff0000
#define HWIO_CRYPTO0_CRYPTO_BAM_NUM_PIPES_PERIPH_NON_PIPE_GRP_SHFT                                    0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_NUM_PIPES_BAM_DATA_ADDR_BUS_WIDTH_BMSK                              0xc000
#define HWIO_CRYPTO0_CRYPTO_BAM_NUM_PIPES_BAM_DATA_ADDR_BUS_WIDTH_SHFT                                 0xe
#define HWIO_CRYPTO0_CRYPTO_BAM_NUM_PIPES_BAM_NUM_PIPES_BMSK                                          0xff
#define HWIO_CRYPTO0_CRYPTO_BAM_NUM_PIPES_BAM_NUM_PIPES_SHFT                                           0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_TEST_BUS_SEL_ADDR                                               (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00001010)
#define HWIO_CRYPTO0_CRYPTO_BAM_TEST_BUS_SEL_OFFS                                               (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00001010)
#define HWIO_CRYPTO0_CRYPTO_BAM_TEST_BUS_SEL_RMSK                                                 0x3f007f
#define HWIO_CRYPTO0_CRYPTO_BAM_TEST_BUS_SEL_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_TEST_BUS_SEL_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_TEST_BUS_SEL_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_TEST_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_TEST_BUS_SEL_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_TEST_BUS_SEL_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_TEST_BUS_SEL_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_TEST_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_TEST_BUS_SEL_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_TEST_BUS_SEL_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_TEST_BUS_SEL_SW_EVENTS_ZERO_BMSK                                  0x200000
#define HWIO_CRYPTO0_CRYPTO_BAM_TEST_BUS_SEL_SW_EVENTS_ZERO_SHFT                                      0x15
#define HWIO_CRYPTO0_CRYPTO_BAM_TEST_BUS_SEL_SW_EVENTS_SEL_BMSK                                   0x180000
#define HWIO_CRYPTO0_CRYPTO_BAM_TEST_BUS_SEL_SW_EVENTS_SEL_SHFT                                       0x13
#define HWIO_CRYPTO0_CRYPTO_BAM_TEST_BUS_SEL_BAM_DATA_ERASE_BMSK                                   0x40000
#define HWIO_CRYPTO0_CRYPTO_BAM_TEST_BUS_SEL_BAM_DATA_ERASE_SHFT                                      0x12
#define HWIO_CRYPTO0_CRYPTO_BAM_TEST_BUS_SEL_BAM_DATA_FLUSH_BMSK                                   0x20000
#define HWIO_CRYPTO0_CRYPTO_BAM_TEST_BUS_SEL_BAM_DATA_FLUSH_SHFT                                      0x11
#define HWIO_CRYPTO0_CRYPTO_BAM_TEST_BUS_SEL_BAM_CLK_ALWAYS_ON_BMSK                                0x10000
#define HWIO_CRYPTO0_CRYPTO_BAM_TEST_BUS_SEL_BAM_CLK_ALWAYS_ON_SHFT                                   0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_TEST_BUS_SEL_BAM_TESTBUS_SEL_BMSK                                     0x7f
#define HWIO_CRYPTO0_CRYPTO_BAM_TEST_BUS_SEL_BAM_TESTBUS_SEL_SHFT                                      0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_TEST_BUS_REG_ADDR                                               (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00001014)
#define HWIO_CRYPTO0_CRYPTO_BAM_TEST_BUS_REG_OFFS                                               (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00001014)
#define HWIO_CRYPTO0_CRYPTO_BAM_TEST_BUS_REG_RMSK                                               0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_TEST_BUS_REG_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_TEST_BUS_REG_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_TEST_BUS_REG_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_TEST_BUS_REG_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_TEST_BUS_REG_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_TEST_BUS_REG_BAM_TESTBUS_REG_BMSK                               0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_TEST_BUS_REG_BAM_TESTBUS_REG_SHFT                                      0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_CTRLS_ADDR                                       (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00001024)
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_CTRLS_OFFS                                       (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00001024)
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_CTRLS_RMSK                                         0x7fffff
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_CTRLS_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_CTRLS_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_CTRLS_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_CTRLS_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_CTRLS_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HVMID_BMSK                           0x7c0000
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HVMID_SHFT                               0x12
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_DIRECT_MODE_BMSK                      0x20000
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_DIRECT_MODE_SHFT                         0x11
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HCID_BMSK                             0x1f000
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HCID_SHFT                                 0xc
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HPROT_BMSK                              0xf00
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HPROT_SHFT                                0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HBURST_BMSK                              0xe0
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HBURST_SHFT                               0x5
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HSIZE_BMSK                               0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HSIZE_SHFT                                0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HWRITE_BMSK                               0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HWRITE_SHFT                               0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HTRANS_BMSK                               0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HTRANS_SHFT                               0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_ADDR_ADDR                                        (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00001028)
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_ADDR_OFFS                                        (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00001028)
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_ADDR_RMSK                                        0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_ADDR_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_ADDR_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_ADDR_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_ADDR_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_ADDR_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_ADDR_BAM_ERR_ADDR_BMSK                           0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_ADDR_BAM_ERR_ADDR_SHFT                                  0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_DATA_ADDR                                        (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x0000102c)
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_DATA_OFFS                                        (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x0000102c)
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_DATA_RMSK                                        0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_DATA_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_DATA_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_DATA_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_DATA_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_DATA_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_DATA_BAM_ERR_DATA_BMSK                           0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_DATA_BAM_ERR_DATA_SHFT                                  0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_ADDR_LSB_ADDR                                    (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00001100)
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_ADDR_LSB_OFFS                                    (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00001100)
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_ADDR_LSB_RMSK                                    0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_ADDR_LSB_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_ADDR_LSB_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_ADDR_LSB_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_ADDR_LSB_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_ADDR_LSB_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_ADDR_LSB_BAM_ERR_ADDR_BMSK                       0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_ADDR_LSB_BAM_ERR_ADDR_SHFT                              0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_ADDR_MSB_ADDR                                    (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00001104)
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_ADDR_MSB_OFFS                                    (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00001104)
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_ADDR_MSB_RMSK                                           0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_ADDR_MSB_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_ADDR_MSB_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_ADDR_MSB_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_ADDR_MSB_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_ADDR_MSB_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_ADDR_MSB_BAM_ERR_ADDR_BMSK                              0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_AHB_MASTER_ERR_ADDR_MSB_BAM_ERR_ADDR_SHFT                              0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_TRUST_REG_ADDR                                                  (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00002000)
#define HWIO_CRYPTO0_CRYPTO_BAM_TRUST_REG_OFFS                                                  (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00002000)
#define HWIO_CRYPTO0_CRYPTO_BAM_TRUST_REG_RMSK                                                      0x3f87
#define HWIO_CRYPTO0_CRYPTO_BAM_TRUST_REG_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_TRUST_REG_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_TRUST_REG_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_TRUST_REG_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_TRUST_REG_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_TRUST_REG_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_TRUST_REG_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_TRUST_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_TRUST_REG_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_TRUST_REG_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_TRUST_REG_LOCK_EE_CTRL_BMSK                                         0x2000
#define HWIO_CRYPTO0_CRYPTO_BAM_TRUST_REG_LOCK_EE_CTRL_SHFT                                            0xd
#define HWIO_CRYPTO0_CRYPTO_BAM_TRUST_REG_BAM_VMID_BMSK                                             0x1f00
#define HWIO_CRYPTO0_CRYPTO_BAM_TRUST_REG_BAM_VMID_SHFT                                                0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_TRUST_REG_BAM_RST_BLOCK_BMSK                                          0x80
#define HWIO_CRYPTO0_CRYPTO_BAM_TRUST_REG_BAM_RST_BLOCK_SHFT                                           0x7
#define HWIO_CRYPTO0_CRYPTO_BAM_TRUST_REG_BAM_EE_BMSK                                                  0x7
#define HWIO_CRYPTO0_CRYPTO_BAM_TRUST_REG_BAM_EE_SHFT                                                  0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_P_TRUST_REGn_ADDR(n)                                            (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00002020 + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_TRUST_REGn_OFFS(n)                                            (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00002020 + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_TRUST_REGn_RMSK                                                   0x1fff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_TRUST_REGn_MAXn                                                       15
#define HWIO_CRYPTO0_CRYPTO_BAM_P_TRUST_REGn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_TRUST_REGn_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_P_TRUST_REGn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_TRUST_REGn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_TRUST_REGn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_TRUST_REGn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_P_TRUST_REGn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_TRUST_REGn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_P_TRUST_REGn_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_P_TRUST_REGn_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_TRUST_REGn_BAM_P_VMID_BMSK                                        0x1f00
#define HWIO_CRYPTO0_CRYPTO_BAM_P_TRUST_REGn_BAM_P_VMID_SHFT                                           0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_P_TRUST_REGn_BAM_P_SUP_GROUP_BMSK                                     0xf8
#define HWIO_CRYPTO0_CRYPTO_BAM_P_TRUST_REGn_BAM_P_SUP_GROUP_SHFT                                      0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_P_TRUST_REGn_BAM_P_EE_BMSK                                             0x7
#define HWIO_CRYPTO0_CRYPTO_BAM_P_TRUST_REGn_BAM_P_EE_SHFT                                             0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_EEn_ADDR(n)                                            (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00003000 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_EEn_OFFS(n)                                            (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00003000 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_EEn_RMSK                                               0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_EEn_MAXn                                                        3
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_EEn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_EEn_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_EEn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_EEn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_EEn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_EEn_BAM_IRQ_BMSK                                       0x80000000
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_EEn_BAM_IRQ_SHFT                                             0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_EEn_P_IRQ_BMSK                                         0x7fffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_EEn_P_IRQ_SHFT                                                0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_MSK_EEn_ADDR(n)                                        (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00003004 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_MSK_EEn_OFFS(n)                                        (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00003004 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_MSK_EEn_RMSK                                           0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_MSK_EEn_MAXn                                                    3
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_MSK_EEn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_MSK_EEn_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_MSK_EEn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_MSK_EEn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_MSK_EEn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_MSK_EEn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_MSK_EEn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_MSK_EEn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_MSK_EEn_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_MSK_EEn_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_MSK_EEn_BAM_IRQ_MSK_BMSK                               0x80000000
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_MSK_EEn_BAM_IRQ_MSK_SHFT                                     0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_MSK_EEn_P_IRQ_MSK_BMSK                                 0x7fffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_MSK_EEn_P_IRQ_MSK_SHFT                                        0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_UNMASKED_EEn_ADDR(n)                                   (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00003008 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_UNMASKED_EEn_OFFS(n)                                   (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00003008 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_UNMASKED_EEn_RMSK                                      0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_UNMASKED_EEn_MAXn                                               3
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_UNMASKED_EEn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_UNMASKED_EEn_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_UNMASKED_EEn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_UNMASKED_EEn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_UNMASKED_EEn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_UNMASKED_EEn_BAM_IRQ_UNMASKED_BMSK                     0x80000000
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_UNMASKED_EEn_BAM_IRQ_UNMASKED_SHFT                           0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_UNMASKED_EEn_P_IRQ_UNMASKED_BMSK                       0x7fffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_UNMASKED_EEn_P_IRQ_UNMASKED_SHFT                              0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_PIPE_ATTR_EEn_ADDR(n)                                           (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x0000300c + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_PIPE_ATTR_EEn_OFFS(n)                                           (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x0000300c + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_PIPE_ATTR_EEn_RMSK                                              0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_PIPE_ATTR_EEn_MAXn                                                       3
#define HWIO_CRYPTO0_CRYPTO_BAM_PIPE_ATTR_EEn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_PIPE_ATTR_EEn_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_PIPE_ATTR_EEn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_PIPE_ATTR_EEn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_PIPE_ATTR_EEn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_PIPE_ATTR_EEn_BAM_ENABLED_BMSK                                  0x80000000
#define HWIO_CRYPTO0_CRYPTO_BAM_PIPE_ATTR_EEn_BAM_ENABLED_SHFT                                        0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_PIPE_ATTR_EEn_P_ATTR_BMSK                                       0x7fffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_PIPE_ATTR_EEn_P_ATTR_SHFT                                              0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_ADDR                                                   (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00003010)
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_OFFS                                                   (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00003010)
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_RMSK                                                   0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_BAM_IRQ_BMSK                                           0x80000000
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_BAM_IRQ_SHFT                                                 0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_P_IRQ_BMSK                                             0x7fffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_P_IRQ_SHFT                                                    0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_MSK_ADDR                                               (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00003014)
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_MSK_OFFS                                               (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00003014)
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_MSK_RMSK                                               0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_MSK_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_MSK_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_MSK_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_MSK_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_MSK_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_MSK_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_MSK_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_MSK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_MSK_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_MSK_IN)
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_MSK_BAM_IRQ_MSK_BMSK                                   0x80000000
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_MSK_BAM_IRQ_MSK_SHFT                                         0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_MSK_P_IRQ_MSK_BMSK                                     0x7fffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_MSK_P_IRQ_MSK_SHFT                                            0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_UNMASKED_ADDR                                          (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00003018)
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_UNMASKED_OFFS                                          (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00003018)
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_UNMASKED_RMSK                                          0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_UNMASKED_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_UNMASKED_ADDR, HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_UNMASKED_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_UNMASKED_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_UNMASKED_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_UNMASKED_BAM_IRQ_UNMASKED_BMSK                         0x80000000
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_UNMASKED_BAM_IRQ_UNMASKED_SHFT                               0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_UNMASKED_P_IRQ_UNMASKED_BMSK                           0x7fffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_IRQ_SRCS_UNMASKED_P_IRQ_UNMASKED_SHFT                                  0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_P_CTRLn_ADDR(n)                                                 (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00013000 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CTRLn_OFFS(n)                                                 (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00013000 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CTRLn_RMSK                                                      0x1f0ffa
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CTRLn_MAXn                                                            15
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CTRLn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_CTRLn_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_P_CTRLn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CTRLn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_CTRLn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CTRLn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_P_CTRLn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CTRLn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_P_CTRLn_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_P_CTRLn_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CTRLn_P_LOCK_GROUP_BMSK                                         0x1f0000
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CTRLn_P_LOCK_GROUP_SHFT                                             0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CTRLn_P_WRITE_NWD_BMSK                                             0x800
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CTRLn_P_WRITE_NWD_SHFT                                               0xb
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CTRLn_P_PREFETCH_LIMIT_BMSK                                        0x600
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CTRLn_P_PREFETCH_LIMIT_SHFT                                          0x9
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CTRLn_P_AUTO_EOB_SEL_BMSK                                          0x180
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CTRLn_P_AUTO_EOB_SEL_SHFT                                            0x7
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CTRLn_P_AUTO_EOB_BMSK                                               0x40
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CTRLn_P_AUTO_EOB_SHFT                                                0x6
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CTRLn_P_SYS_MODE_BMSK                                               0x20
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CTRLn_P_SYS_MODE_SHFT                                                0x5
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CTRLn_P_SYS_STRM_BMSK                                               0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CTRLn_P_SYS_STRM_SHFT                                                0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CTRLn_P_DIRECTION_BMSK                                               0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CTRLn_P_DIRECTION_SHFT                                               0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CTRLn_P_EN_BMSK                                                      0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CTRLn_P_EN_SHFT                                                      0x1

#define HWIO_CRYPTO0_CRYPTO_BAM_P_RSTn_ADDR(n)                                                  (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00013004 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_RSTn_OFFS(n)                                                  (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00013004 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_RSTn_RMSK                                                            0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_P_RSTn_MAXn                                                             15
#define HWIO_CRYPTO0_CRYPTO_BAM_P_RSTn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_P_RSTn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_RSTn_P_SW_RST_BMSK                                                   0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_P_RSTn_P_SW_RST_SHFT                                                   0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_P_HALTn_ADDR(n)                                                 (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00013008 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_HALTn_OFFS(n)                                                 (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00013008 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_HALTn_RMSK                                                          0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_P_HALTn_MAXn                                                            15
#define HWIO_CRYPTO0_CRYPTO_BAM_P_HALTn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_HALTn_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_P_HALTn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_HALTn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_HALTn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_HALTn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_P_HALTn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_HALTn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_P_HALTn_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_P_HALTn_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_HALTn_P_FORCE_DESC_FIFO_FULL_BMSK                                   0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_P_HALTn_P_FORCE_DESC_FIFO_FULL_SHFT                                    0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_P_HALTn_P_PIPE_EMPTY_BMSK                                              0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_P_HALTn_P_PIPE_EMPTY_SHFT                                              0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_P_HALTn_P_LAST_DESC_ZLT_BMSK                                           0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_P_HALTn_P_LAST_DESC_ZLT_SHFT                                           0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_P_HALTn_P_PROD_HALTED_BMSK                                             0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_P_HALTn_P_PROD_HALTED_SHFT                                             0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_P_HALTn_P_HALT_BMSK                                                    0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_P_HALTn_P_HALT_SHFT                                                    0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_STTSn_ADDR(n)                                             (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00013010 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_STTSn_OFFS(n)                                             (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00013010 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_STTSn_RMSK                                                      0xff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_STTSn_MAXn                                                        15
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_STTSn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_STTSn_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_STTSn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_STTSn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_STTSn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_STTSn_P_HRESP_ERR_IRQ_BMSK                                      0x80
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_STTSn_P_HRESP_ERR_IRQ_SHFT                                       0x7
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_STTSn_P_PIPE_RST_ERROR_IRQ_BMSK                                 0x40
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_STTSn_P_PIPE_RST_ERROR_IRQ_SHFT                                  0x6
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_STTSn_P_TRNSFR_END_IRQ_BMSK                                     0x20
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_STTSn_P_TRNSFR_END_IRQ_SHFT                                      0x5
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_STTSn_P_ERR_IRQ_BMSK                                            0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_STTSn_P_ERR_IRQ_SHFT                                             0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_STTSn_P_OUT_OF_DESC_IRQ_BMSK                                     0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_STTSn_P_OUT_OF_DESC_IRQ_SHFT                                     0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_STTSn_P_WAKE_IRQ_BMSK                                            0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_STTSn_P_WAKE_IRQ_SHFT                                            0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_STTSn_P_TIMER_IRQ_BMSK                                           0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_STTSn_P_TIMER_IRQ_SHFT                                           0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_STTSn_P_PRCSD_DESC_IRQ_BMSK                                      0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_STTSn_P_PRCSD_DESC_IRQ_SHFT                                      0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_CLRn_ADDR(n)                                              (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00013014 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_CLRn_OFFS(n)                                              (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00013014 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_CLRn_RMSK                                                       0xff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_CLRn_MAXn                                                         15
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_CLRn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_CLRn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_CLRn_P_HRESP_ERR_CLR_BMSK                                       0x80
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_CLRn_P_HRESP_ERR_CLR_SHFT                                        0x7
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_CLRn_P_PIPE_RST_ERROR_CLR_BMSK                                  0x40
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_CLRn_P_PIPE_RST_ERROR_CLR_SHFT                                   0x6
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_CLRn_P_TRNSFR_END_CLR_BMSK                                      0x20
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_CLRn_P_TRNSFR_END_CLR_SHFT                                       0x5
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_CLRn_P_ERR_CLR_BMSK                                             0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_CLRn_P_ERR_CLR_SHFT                                              0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_CLRn_P_OUT_OF_DESC_CLR_BMSK                                      0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_CLRn_P_OUT_OF_DESC_CLR_SHFT                                      0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_CLRn_P_WAKE_CLR_BMSK                                             0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_CLRn_P_WAKE_CLR_SHFT                                             0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_CLRn_P_TIMER_CLR_BMSK                                            0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_CLRn_P_TIMER_CLR_SHFT                                            0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_CLRn_P_PRCSD_DESC_CLR_BMSK                                       0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_CLRn_P_PRCSD_DESC_CLR_SHFT                                       0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_ENn_ADDR(n)                                               (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00013018 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_ENn_OFFS(n)                                               (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00013018 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_ENn_RMSK                                                        0xff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_ENn_MAXn                                                          15
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_ENn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_ENn_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_ENn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_ENn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_ENn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_ENn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_ENn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_ENn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_ENn_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_ENn_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_ENn_P_HRESP_ERR_EN_BMSK                                         0x80
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_ENn_P_HRESP_ERR_EN_SHFT                                          0x7
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_ENn_P_PIPE_RST_ERROR_EN_BMSK                                    0x40
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_ENn_P_PIPE_RST_ERROR_EN_SHFT                                     0x6
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_ENn_P_TRNSFR_END_EN_BMSK                                        0x20
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_ENn_P_TRNSFR_END_EN_SHFT                                         0x5
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_ENn_P_ERR_EN_BMSK                                               0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_ENn_P_ERR_EN_SHFT                                                0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_ENn_P_OUT_OF_DESC_EN_BMSK                                        0x8
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_ENn_P_OUT_OF_DESC_EN_SHFT                                        0x3
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_ENn_P_WAKE_EN_BMSK                                               0x4
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_ENn_P_WAKE_EN_SHFT                                               0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_ENn_P_TIMER_EN_BMSK                                              0x2
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_ENn_P_TIMER_EN_SHFT                                              0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_ENn_P_PRCSD_DESC_EN_BMSK                                         0x1
#define HWIO_CRYPTO0_CRYPTO_BAM_P_IRQ_ENn_P_PRCSD_DESC_EN_SHFT                                         0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_P_TIMERn_ADDR(n)                                                (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x0001301c + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_TIMERn_OFFS(n)                                                (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x0001301c + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_TIMERn_RMSK                                                       0xffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_TIMERn_MAXn                                                           15
#define HWIO_CRYPTO0_CRYPTO_BAM_P_TIMERn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_TIMERn_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_P_TIMERn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_TIMERn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_TIMERn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_TIMERn_P_TIMER_BMSK                                               0xffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_TIMERn_P_TIMER_SHFT                                                  0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_P_TIMER_CTRLn_ADDR(n)                                           (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00013020 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_TIMER_CTRLn_OFFS(n)                                           (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00013020 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_TIMER_CTRLn_RMSK                                              0xe000ffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_TIMER_CTRLn_MAXn                                                      15
#define HWIO_CRYPTO0_CRYPTO_BAM_P_TIMER_CTRLn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_TIMER_CTRLn_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_P_TIMER_CTRLn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_TIMER_CTRLn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_TIMER_CTRLn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_TIMER_CTRLn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_P_TIMER_CTRLn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_TIMER_CTRLn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_P_TIMER_CTRLn_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_P_TIMER_CTRLn_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_TIMER_CTRLn_P_TIMER_RST_BMSK                                  0x80000000
#define HWIO_CRYPTO0_CRYPTO_BAM_P_TIMER_CTRLn_P_TIMER_RST_SHFT                                        0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_P_TIMER_CTRLn_P_TIMER_RUN_BMSK                                  0x40000000
#define HWIO_CRYPTO0_CRYPTO_BAM_P_TIMER_CTRLn_P_TIMER_RUN_SHFT                                        0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_P_TIMER_CTRLn_P_TIMER_MODE_BMSK                                 0x20000000
#define HWIO_CRYPTO0_CRYPTO_BAM_P_TIMER_CTRLn_P_TIMER_MODE_SHFT                                       0x1d
#define HWIO_CRYPTO0_CRYPTO_BAM_P_TIMER_CTRLn_P_TIMER_TRSHLD_BMSK                                   0xffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_TIMER_CTRLn_P_TIMER_TRSHLD_SHFT                                      0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_P_PRDCR_SDBNDn_ADDR(n)                                          (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00013024 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PRDCR_SDBNDn_OFFS(n)                                          (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00013024 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PRDCR_SDBNDn_RMSK                                              0x11fffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PRDCR_SDBNDn_MAXn                                                     15
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PRDCR_SDBNDn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_PRDCR_SDBNDn_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_P_PRDCR_SDBNDn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PRDCR_SDBNDn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_PRDCR_SDBNDn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PRDCR_SDBNDn_BAM_P_SB_UPDATED_BMSK                             0x1000000
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PRDCR_SDBNDn_BAM_P_SB_UPDATED_SHFT                                  0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PRDCR_SDBNDn_BAM_P_TOGGLE_BMSK                                  0x100000
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PRDCR_SDBNDn_BAM_P_TOGGLE_SHFT                                      0x14
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PRDCR_SDBNDn_BAM_P_CTRL_BMSK                                     0xf0000
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PRDCR_SDBNDn_BAM_P_CTRL_SHFT                                        0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PRDCR_SDBNDn_BAM_P_BYTES_FREE_BMSK                                0xffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PRDCR_SDBNDn_BAM_P_BYTES_FREE_SHFT                                   0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_P_CNSMR_SDBNDn_ADDR(n)                                          (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00013028 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CNSMR_SDBNDn_OFFS(n)                                          (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00013028 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CNSMR_SDBNDn_RMSK                                             0x7fffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CNSMR_SDBNDn_MAXn                                                     15
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CNSMR_SDBNDn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_CNSMR_SDBNDn_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_P_CNSMR_SDBNDn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CNSMR_SDBNDn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_CNSMR_SDBNDn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CNSMR_SDBNDn_BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE_BMSK          0x40000000
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CNSMR_SDBNDn_BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE_SHFT                0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CNSMR_SDBNDn_BAM_P_ACK_ON_SUCCESS_CTRL_BMSK                   0x30000000
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CNSMR_SDBNDn_BAM_P_ACK_ON_SUCCESS_CTRL_SHFT                         0x1c
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CNSMR_SDBNDn_BAM_P_ACK_ON_SUCCESS_TOGGLE_BMSK                  0x8000000
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CNSMR_SDBNDn_BAM_P_ACK_ON_SUCCESS_TOGGLE_SHFT                       0x1b
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CNSMR_SDBNDn_BAM_P_SB_UPDATED_BMSK                             0x4000000
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CNSMR_SDBNDn_BAM_P_SB_UPDATED_SHFT                                  0x1a
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CNSMR_SDBNDn_BAM_P_NWD_TOGGLE_BMSK                             0x2000000
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CNSMR_SDBNDn_BAM_P_NWD_TOGGLE_SHFT                                  0x19
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CNSMR_SDBNDn_BAM_P_NWD_TOGGLE_R_BMSK                           0x1000000
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CNSMR_SDBNDn_BAM_P_NWD_TOGGLE_R_SHFT                                0x18
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CNSMR_SDBNDn_BAM_P_WAIT_4_ACK_BMSK                              0x800000
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CNSMR_SDBNDn_BAM_P_WAIT_4_ACK_SHFT                                  0x17
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CNSMR_SDBNDn_BAM_P_ACK_TOGGLE_BMSK                              0x400000
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CNSMR_SDBNDn_BAM_P_ACK_TOGGLE_SHFT                                  0x16
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CNSMR_SDBNDn_BAM_P_ACK_TOGGLE_R_BMSK                            0x200000
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CNSMR_SDBNDn_BAM_P_ACK_TOGGLE_R_SHFT                                0x15
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CNSMR_SDBNDn_BAM_P_TOGGLE_BMSK                                  0x100000
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CNSMR_SDBNDn_BAM_P_TOGGLE_SHFT                                      0x14
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CNSMR_SDBNDn_BAM_P_CTRL_BMSK                                     0xf0000
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CNSMR_SDBNDn_BAM_P_CTRL_SHFT                                        0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CNSMR_SDBNDn_BAM_P_BYTES_AVAIL_BMSK                               0xffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_CNSMR_SDBNDn_BAM_P_BYTES_AVAIL_SHFT                                  0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_P_SW_OFSTSn_ADDR(n)                                             (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00013800 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_SW_OFSTSn_OFFS(n)                                             (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00013800 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_SW_OFSTSn_RMSK                                                0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_SW_OFSTSn_MAXn                                                        15
#define HWIO_CRYPTO0_CRYPTO_BAM_P_SW_OFSTSn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_SW_OFSTSn_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_P_SW_OFSTSn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_SW_OFSTSn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_SW_OFSTSn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_SW_OFSTSn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_P_SW_OFSTSn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_SW_OFSTSn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_P_SW_OFSTSn_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_P_SW_OFSTSn_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_SW_OFSTSn_SW_OFST_IN_DESC_BMSK                                0xffff0000
#define HWIO_CRYPTO0_CRYPTO_BAM_P_SW_OFSTSn_SW_OFST_IN_DESC_SHFT                                      0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_P_SW_OFSTSn_SW_DESC_OFST_BMSK                                       0xffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_SW_OFSTSn_SW_DESC_OFST_SHFT                                          0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_P_AU_PSM_CNTXT_1_n_ADDR(n)                                      (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00013804 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_AU_PSM_CNTXT_1_n_OFFS(n)                                      (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00013804 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_AU_PSM_CNTXT_1_n_RMSK                                         0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_AU_PSM_CNTXT_1_n_MAXn                                                 15
#define HWIO_CRYPTO0_CRYPTO_BAM_P_AU_PSM_CNTXT_1_n_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_AU_PSM_CNTXT_1_n_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_P_AU_PSM_CNTXT_1_n_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_AU_PSM_CNTXT_1_n_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_AU_PSM_CNTXT_1_n_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_AU_PSM_CNTXT_1_n_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_P_AU_PSM_CNTXT_1_n_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_AU_PSM_CNTXT_1_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_P_AU_PSM_CNTXT_1_n_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_P_AU_PSM_CNTXT_1_n_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_AU_PSM_CNTXT_1_n_AU_PSM_ACCUMED_BMSK                          0xffff0000
#define HWIO_CRYPTO0_CRYPTO_BAM_P_AU_PSM_CNTXT_1_n_AU_PSM_ACCUMED_SHFT                                0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_P_AU_PSM_CNTXT_1_n_AU_ACKED_BMSK                                    0xffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_AU_PSM_CNTXT_1_n_AU_ACKED_SHFT                                       0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_2_n_ADDR(n)                                         (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00013808 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_2_n_OFFS(n)                                         (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00013808 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_2_n_RMSK                                            0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_2_n_MAXn                                                    15
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_2_n_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_2_n_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_2_n_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_2_n_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_2_n_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_2_n_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_2_n_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_2_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_2_n_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_2_n_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_2_n_PSM_DESC_VALID_BMSK                             0x80000000
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_2_n_PSM_DESC_VALID_SHFT                                   0x1f
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_2_n_PSM_DESC_IRQ_BMSK                               0x40000000
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_2_n_PSM_DESC_IRQ_SHFT                                     0x1e
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_2_n_PSM_DESC_IRQ_DONE_BMSK                          0x20000000
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_2_n_PSM_DESC_IRQ_DONE_SHFT                                0x1d
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_2_n_PSM_GENERAL_BITS_BMSK                           0x1e000000
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_2_n_PSM_GENERAL_BITS_SHFT                                 0x19
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_2_n_PSM_CONS_STATE_BMSK                              0x1c00000
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_2_n_PSM_CONS_STATE_SHFT                                   0x16
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_2_n_PSM_PROD_SYS_STATE_BMSK                           0x380000
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_2_n_PSM_PROD_SYS_STATE_SHFT                               0x13
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_2_n_PSM_PROD_B2B_STATE_BMSK                            0x70000
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_2_n_PSM_PROD_B2B_STATE_SHFT                               0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_2_n_PSM_DESC_SIZE_BMSK                                  0xffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_2_n_PSM_DESC_SIZE_SHFT                                     0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_n_ADDR(n)                                         (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x0001380c + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_n_OFFS(n)                                         (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x0001380c + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_n_RMSK                                            0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_n_MAXn                                                    15
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_n_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_n_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_n_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_n_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_n_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_n_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_n_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_n_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_n_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_n_PSM_DESC_ADDR_BMSK                              0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_n_PSM_DESC_ADDR_SHFT                                     0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_4_n_ADDR(n)                                         (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00013810 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_4_n_OFFS(n)                                         (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00013810 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_4_n_RMSK                                            0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_4_n_MAXn                                                    15
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_4_n_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_4_n_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_4_n_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_4_n_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_4_n_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_4_n_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_4_n_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_4_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_4_n_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_4_n_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_4_n_PSM_DESC_OFST_BMSK                              0xffff0000
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_4_n_PSM_DESC_OFST_SHFT                                    0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_4_n_PSM_SAVED_ACCUMED_SIZE_BMSK                         0xffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_4_n_PSM_SAVED_ACCUMED_SIZE_SHFT                            0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_5_n_ADDR(n)                                         (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00013814 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_5_n_OFFS(n)                                         (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00013814 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_5_n_RMSK                                            0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_5_n_MAXn                                                    15
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_5_n_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_5_n_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_5_n_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_5_n_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_5_n_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_5_n_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_5_n_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_5_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_5_n_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_5_n_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_5_n_PSM_BLOCK_BYTE_CNT_BMSK                         0xffff0000
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_5_n_PSM_BLOCK_BYTE_CNT_SHFT                               0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_5_n_PSM_OFST_IN_DESC_BMSK                               0xffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_5_n_PSM_OFST_IN_DESC_SHFT                                  0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_REGn_ADDR(n)                                             (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00013818 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_REGn_OFFS(n)                                             (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00013818 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_REGn_RMSK                                                0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_REGn_MAXn                                                        15
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_REGn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_REGn_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_REGn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_REGn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_REGn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_REGn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_REGn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_REGn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_REGn_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_REGn_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_REGn_P_BYTES_CONSUMED_BMSK                               0xffff0000
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_REGn_P_BYTES_CONSUMED_SHFT                                     0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_REGn_P_DESC_FIFO_PEER_OFST_BMSK                              0xffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_REGn_P_DESC_FIFO_PEER_OFST_SHFT                                 0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDRn_ADDR(n)                                       (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x0001381c + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDRn_OFFS(n)                                       (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x0001381c + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDRn_RMSK                                          0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDRn_MAXn                                                  15
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDRn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDRn_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDRn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDRn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDRn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDRn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDRn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDRn_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDRn_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDRn_P_DESC_FIFO_ADDR_BMSK                         0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDRn_P_DESC_FIFO_ADDR_SHFT                                0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_P_FIFO_SIZESn_ADDR(n)                                           (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00013820 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_FIFO_SIZESn_OFFS(n)                                           (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00013820 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_FIFO_SIZESn_RMSK                                              0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_FIFO_SIZESn_MAXn                                                      15
#define HWIO_CRYPTO0_CRYPTO_BAM_P_FIFO_SIZESn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_FIFO_SIZESn_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_P_FIFO_SIZESn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_FIFO_SIZESn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_FIFO_SIZESn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_FIFO_SIZESn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_P_FIFO_SIZESn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_FIFO_SIZESn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_P_FIFO_SIZESn_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_P_FIFO_SIZESn_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_FIFO_SIZESn_P_DATA_FIFO_SIZE_BMSK                             0xffff0000
#define HWIO_CRYPTO0_CRYPTO_BAM_P_FIFO_SIZESn_P_DATA_FIFO_SIZE_SHFT                                   0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_P_FIFO_SIZESn_P_DESC_FIFO_SIZE_BMSK                                 0xffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_FIFO_SIZESn_P_DESC_FIFO_SIZE_SHFT                                    0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDRn_ADDR(n)                                       (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00013824 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDRn_OFFS(n)                                       (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00013824 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDRn_RMSK                                          0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDRn_MAXn                                                  15
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDRn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDRn_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDRn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDRn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDRn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDRn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDRn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDRn_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDRn_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDRn_P_DATA_FIFO_ADDR_BMSK                         0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDRn_P_DATA_FIFO_ADDR_SHFT                                0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_GEN_TRSHLDn_ADDR(n)                                      (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00013828 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_GEN_TRSHLDn_OFFS(n)                                      (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00013828 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_GEN_TRSHLDn_RMSK                                             0xffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_GEN_TRSHLDn_MAXn                                                 15
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_GEN_TRSHLDn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_GEN_TRSHLDn_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_GEN_TRSHLDn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_GEN_TRSHLDn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_GEN_TRSHLDn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_GEN_TRSHLDn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_GEN_TRSHLDn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_GEN_TRSHLDn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_GEN_TRSHLDn_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_GEN_TRSHLDn_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_GEN_TRSHLDn_P_TRSHLD_BMSK                                    0xffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_GEN_TRSHLDn_P_TRSHLD_SHFT                                       0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDRn_ADDR(n)                                       (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x0001382c + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDRn_OFFS(n)                                       (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x0001382c + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDRn_RMSK                                          0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDRn_MAXn                                                  15
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDRn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDRn_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDRn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDRn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDRn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDRn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDRn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDRn_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDRn_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDRn_P_EVNT_DEST_ADDR_BMSK                         0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDRn_P_EVNT_DEST_ADDR_SHFT                                0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_P_DF_CNTXT_n_ADDR(n)                                            (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00013830 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DF_CNTXT_n_OFFS(n)                                            (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00013830 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DF_CNTXT_n_RMSK                                               0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DF_CNTXT_n_MAXn                                                       15
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DF_CNTXT_n_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_DF_CNTXT_n_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_P_DF_CNTXT_n_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DF_CNTXT_n_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_DF_CNTXT_n_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DF_CNTXT_n_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_P_DF_CNTXT_n_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DF_CNTXT_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_P_DF_CNTXT_n_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_P_DF_CNTXT_n_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DF_CNTXT_n_WB_ACCUMULATED_BMSK                                0xffff0000
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DF_CNTXT_n_WB_ACCUMULATED_SHFT                                      0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DF_CNTXT_n_DF_DESC_OFST_BMSK                                      0xffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DF_CNTXT_n_DF_DESC_OFST_SHFT                                         0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_P_RETR_CNTXT_n_ADDR(n)                                          (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00013834 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_RETR_CNTXT_n_OFFS(n)                                          (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00013834 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_RETR_CNTXT_n_RMSK                                             0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_RETR_CNTXT_n_MAXn                                                     15
#define HWIO_CRYPTO0_CRYPTO_BAM_P_RETR_CNTXT_n_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_RETR_CNTXT_n_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_P_RETR_CNTXT_n_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_RETR_CNTXT_n_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_RETR_CNTXT_n_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_RETR_CNTXT_n_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_P_RETR_CNTXT_n_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_RETR_CNTXT_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_P_RETR_CNTXT_n_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_P_RETR_CNTXT_n_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_RETR_CNTXT_n_RETR_DESC_OFST_BMSK                              0xffff0000
#define HWIO_CRYPTO0_CRYPTO_BAM_P_RETR_CNTXT_n_RETR_DESC_OFST_SHFT                                    0x10
#define HWIO_CRYPTO0_CRYPTO_BAM_P_RETR_CNTXT_n_RETR_OFST_IN_DESC_BMSK                               0xffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_RETR_CNTXT_n_RETR_OFST_IN_DESC_SHFT                                  0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_P_SI_CNTXT_n_ADDR(n)                                            (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00013838 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_SI_CNTXT_n_OFFS(n)                                            (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00013838 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_SI_CNTXT_n_RMSK                                                   0xffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_SI_CNTXT_n_MAXn                                                       15
#define HWIO_CRYPTO0_CRYPTO_BAM_P_SI_CNTXT_n_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_SI_CNTXT_n_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_P_SI_CNTXT_n_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_SI_CNTXT_n_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_SI_CNTXT_n_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_SI_CNTXT_n_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_P_SI_CNTXT_n_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_SI_CNTXT_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_P_SI_CNTXT_n_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_P_SI_CNTXT_n_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_SI_CNTXT_n_SI_DESC_OFST_BMSK                                      0xffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_SI_CNTXT_n_SI_DESC_OFST_SHFT                                         0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_LSBn_ADDR(n)                                      (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00013900 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_LSBn_OFFS(n)                                      (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00013900 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_LSBn_RMSK                                         0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_LSBn_MAXn                                                 15
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_LSBn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_LSBn_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_LSBn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_LSBn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_LSBn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_LSBn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_LSBn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_LSBn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_LSBn_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_LSBn_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_LSBn_PSM_DESC_ADDR_BMSK                           0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_LSBn_PSM_DESC_ADDR_SHFT                                  0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_MSBn_ADDR(n)                                      (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00013904 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_MSBn_OFFS(n)                                      (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00013904 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_MSBn_RMSK                                                0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_MSBn_MAXn                                                 15
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_MSBn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_MSBn_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_MSBn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_MSBn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_MSBn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_MSBn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_MSBn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_MSBn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_MSBn_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_MSBn_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_MSBn_PSM_DESC_ADDR_BMSK                                  0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_P_PSM_CNTXT_3_MSBn_PSM_DESC_ADDR_SHFT                                  0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDR_LSBn_ADDR(n)                                   (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00013910 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDR_LSBn_OFFS(n)                                   (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00013910 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDR_LSBn_RMSK                                      0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDR_LSBn_MAXn                                              15
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDR_LSBn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDR_LSBn_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDR_LSBn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDR_LSBn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDR_LSBn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDR_LSBn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDR_LSBn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDR_LSBn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDR_LSBn_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDR_LSBn_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDR_LSBn_P_DESC_FIFO_ADDR_BMSK                     0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDR_LSBn_P_DESC_FIFO_ADDR_SHFT                            0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDR_MSBn_ADDR(n)                                   (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00013914 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDR_MSBn_OFFS(n)                                   (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00013914 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDR_MSBn_RMSK                                             0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDR_MSBn_MAXn                                              15
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDR_MSBn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDR_MSBn_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDR_MSBn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDR_MSBn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDR_MSBn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDR_MSBn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDR_MSBn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDR_MSBn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDR_MSBn_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDR_MSBn_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDR_MSBn_P_DESC_FIFO_ADDR_BMSK                            0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DESC_FIFO_ADDR_MSBn_P_DESC_FIFO_ADDR_SHFT                            0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDR_LSBn_ADDR(n)                                   (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00013920 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDR_LSBn_OFFS(n)                                   (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00013920 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDR_LSBn_RMSK                                      0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDR_LSBn_MAXn                                              15
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDR_LSBn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDR_LSBn_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDR_LSBn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDR_LSBn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDR_LSBn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDR_LSBn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDR_LSBn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDR_LSBn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDR_LSBn_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDR_LSBn_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDR_LSBn_P_DATA_FIFO_ADDR_BMSK                     0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDR_LSBn_P_DATA_FIFO_ADDR_SHFT                            0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDR_MSBn_ADDR(n)                                   (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00013924 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDR_MSBn_OFFS(n)                                   (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00013924 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDR_MSBn_RMSK                                             0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDR_MSBn_MAXn                                              15
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDR_MSBn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDR_MSBn_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDR_MSBn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDR_MSBn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDR_MSBn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDR_MSBn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDR_MSBn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDR_MSBn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDR_MSBn_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDR_MSBn_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDR_MSBn_P_DATA_FIFO_ADDR_BMSK                            0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_P_DATA_FIFO_ADDR_MSBn_P_DATA_FIFO_ADDR_SHFT                            0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDR_LSBn_ADDR(n)                                   (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00013930 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDR_LSBn_OFFS(n)                                   (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00013930 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDR_LSBn_RMSK                                      0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDR_LSBn_MAXn                                              15
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDR_LSBn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDR_LSBn_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDR_LSBn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDR_LSBn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDR_LSBn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDR_LSBn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDR_LSBn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDR_LSBn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDR_LSBn_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDR_LSBn_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDR_LSBn_P_EVNT_DEST_ADDR_BMSK                     0xffffffff
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDR_LSBn_P_EVNT_DEST_ADDR_SHFT                            0x0

#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDR_MSBn_ADDR(n)                                   (CRYPTO0_CRYPTO_BAM_REG_BASE      + 0x00013934 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDR_MSBn_OFFS(n)                                   (CRYPTO0_CRYPTO_BAM_REG_BASE_OFFS + 0x00013934 + 0x1000 * (n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDR_MSBn_RMSK                                             0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDR_MSBn_MAXn                                              15
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDR_MSBn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDR_MSBn_ADDR(n), HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDR_MSBn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDR_MSBn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDR_MSBn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDR_MSBn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDR_MSBn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDR_MSBn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDR_MSBn_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDR_MSBn_INI(n))
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDR_MSBn_P_EVNT_DEST_ADDR_BMSK                            0xf
#define HWIO_CRYPTO0_CRYPTO_BAM_P_EVNT_DEST_ADDR_MSBn_P_EVNT_DEST_ADDR_SHFT                            0x0

/*----------------------------------------------------------------------------
 * MODULE: CRYPTO0_CRYPTO
 *--------------------------------------------------------------------------*/

#define CRYPTO0_CRYPTO_REG_BASE                                                                (CRYPTO0_CRYPTO_TOP_BASE      + 0x0003a000)
#define CRYPTO0_CRYPTO_REG_BASE_OFFS                                                           0x0003a000

#define HWIO_CRYPTO0_CRYPTO_VERSION_ADDR                                                       (CRYPTO0_CRYPTO_REG_BASE      + 0x00000000)
#define HWIO_CRYPTO0_CRYPTO_VERSION_OFFS                                                       (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00000000)
#define HWIO_CRYPTO0_CRYPTO_VERSION_RMSK                                                       0xffffffff
#define HWIO_CRYPTO0_CRYPTO_VERSION_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_VERSION_ADDR, HWIO_CRYPTO0_CRYPTO_VERSION_RMSK)
#define HWIO_CRYPTO0_CRYPTO_VERSION_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_VERSION_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_VERSION_MAJ_VER_BMSK                                               0xff000000
#define HWIO_CRYPTO0_CRYPTO_VERSION_MAJ_VER_SHFT                                                     0x18
#define HWIO_CRYPTO0_CRYPTO_VERSION_MIN_VER_BMSK                                                 0xff0000
#define HWIO_CRYPTO0_CRYPTO_VERSION_MIN_VER_SHFT                                                     0x10
#define HWIO_CRYPTO0_CRYPTO_VERSION_STEP_VER_BMSK                                                  0xffff
#define HWIO_CRYPTO0_CRYPTO_VERSION_STEP_VER_SHFT                                                     0x0

#define HWIO_CRYPTO0_CRYPTO_LIB_VERSION_ADDR                                                   (CRYPTO0_CRYPTO_REG_BASE      + 0x00000004)
#define HWIO_CRYPTO0_CRYPTO_LIB_VERSION_OFFS                                                   (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00000004)
#define HWIO_CRYPTO0_CRYPTO_LIB_VERSION_RMSK                                                   0xffffffff
#define HWIO_CRYPTO0_CRYPTO_LIB_VERSION_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_LIB_VERSION_ADDR, HWIO_CRYPTO0_CRYPTO_LIB_VERSION_RMSK)
#define HWIO_CRYPTO0_CRYPTO_LIB_VERSION_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_LIB_VERSION_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_LIB_VERSION_MAJ_VER_BMSK                                           0xff000000
#define HWIO_CRYPTO0_CRYPTO_LIB_VERSION_MAJ_VER_SHFT                                                 0x18
#define HWIO_CRYPTO0_CRYPTO_LIB_VERSION_MIN_VER_BMSK                                             0xff0000
#define HWIO_CRYPTO0_CRYPTO_LIB_VERSION_MIN_VER_SHFT                                                 0x10
#define HWIO_CRYPTO0_CRYPTO_LIB_VERSION_STEP_VER_BMSK                                              0xffff
#define HWIO_CRYPTO0_CRYPTO_LIB_VERSION_STEP_VER_SHFT                                                 0x0

#define HWIO_CRYPTO0_CRYPTO_DATA_INn_ADDR(n)                                                   (CRYPTO0_CRYPTO_REG_BASE      + 0x00000010 + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_DATA_INn_OFFS(n)                                                   (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00000010 + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_DATA_INn_RMSK                                                      0xffffffff
#define HWIO_CRYPTO0_CRYPTO_DATA_INn_MAXn                                                               3
#define HWIO_CRYPTO0_CRYPTO_DATA_INn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_DATA_INn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_DATA_INn_DATA_IN_BMSK                                              0xffffffff
#define HWIO_CRYPTO0_CRYPTO_DATA_INn_DATA_IN_SHFT                                                     0x0

#define HWIO_CRYPTO0_CRYPTO_DATA_OUTn_ADDR(n)                                                  (CRYPTO0_CRYPTO_REG_BASE      + 0x00000020 + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_DATA_OUTn_OFFS(n)                                                  (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00000020 + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_DATA_OUTn_RMSK                                                     0xffffffff
#define HWIO_CRYPTO0_CRYPTO_DATA_OUTn_MAXn                                                              3
#define HWIO_CRYPTO0_CRYPTO_DATA_OUTn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_DATA_OUTn_ADDR(n), HWIO_CRYPTO0_CRYPTO_DATA_OUTn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_DATA_OUTn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_DATA_OUTn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_DATA_OUTn_DATA_OUT_BMSK                                            0xffffffff
#define HWIO_CRYPTO0_CRYPTO_DATA_OUTn_DATA_OUT_SHFT                                                   0x0

#define HWIO_CRYPTO0_CRYPTO_STATUS_ADDR                                                        (CRYPTO0_CRYPTO_REG_BASE      + 0x00000100)
#define HWIO_CRYPTO0_CRYPTO_STATUS_OFFS                                                        (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00000100)
#define HWIO_CRYPTO0_CRYPTO_STATUS_RMSK                                                        0xffffffff
#define HWIO_CRYPTO0_CRYPTO_STATUS_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_STATUS_ADDR, HWIO_CRYPTO0_CRYPTO_STATUS_RMSK)
#define HWIO_CRYPTO0_CRYPTO_STATUS_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_STATUS_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_STATUS_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_STATUS_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_STATUS_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_STATUS_IN)
#define HWIO_CRYPTO0_CRYPTO_STATUS_MAC_FAILED_BMSK                                             0x80000000
#define HWIO_CRYPTO0_CRYPTO_STATUS_MAC_FAILED_SHFT                                                   0x1f
#define HWIO_CRYPTO0_CRYPTO_STATUS_DOUT_SIZE_AVAIL_BMSK                                        0x7c000000
#define HWIO_CRYPTO0_CRYPTO_STATUS_DOUT_SIZE_AVAIL_SHFT                                              0x1a
#define HWIO_CRYPTO0_CRYPTO_STATUS_DIN_SIZE_AVAIL_BMSK                                          0x3e00000
#define HWIO_CRYPTO0_CRYPTO_STATUS_DIN_SIZE_AVAIL_SHFT                                               0x15
#define HWIO_CRYPTO0_CRYPTO_STATUS_HSD_ERR_BMSK                                                  0x100000
#define HWIO_CRYPTO0_CRYPTO_STATUS_HSD_ERR_SHFT                                                      0x14
#define HWIO_CRYPTO0_CRYPTO_STATUS_ACCESS_VIOL_BMSK                                               0x80000
#define HWIO_CRYPTO0_CRYPTO_STATUS_ACCESS_VIOL_SHFT                                                  0x13
#define HWIO_CRYPTO0_CRYPTO_STATUS_PIPE_ACTIVE_ERR_BMSK                                           0x40000
#define HWIO_CRYPTO0_CRYPTO_STATUS_PIPE_ACTIVE_ERR_SHFT                                              0x12
#define HWIO_CRYPTO0_CRYPTO_STATUS_CFG_CHNG_ERR_BMSK                                              0x20000
#define HWIO_CRYPTO0_CRYPTO_STATUS_CFG_CHNG_ERR_SHFT                                                 0x11
#define HWIO_CRYPTO0_CRYPTO_STATUS_DOUT_ERR_BMSK                                                  0x10000
#define HWIO_CRYPTO0_CRYPTO_STATUS_DOUT_ERR_SHFT                                                     0x10
#define HWIO_CRYPTO0_CRYPTO_STATUS_DIN_ERR_BMSK                                                    0x8000
#define HWIO_CRYPTO0_CRYPTO_STATUS_DIN_ERR_SHFT                                                       0xf
#define HWIO_CRYPTO0_CRYPTO_STATUS_AXI_ERR_BMSK                                                    0x4000
#define HWIO_CRYPTO0_CRYPTO_STATUS_AXI_ERR_SHFT                                                       0xe
#define HWIO_CRYPTO0_CRYPTO_STATUS_CRYPTO_STATE_BMSK                                               0x3c00
#define HWIO_CRYPTO0_CRYPTO_STATUS_CRYPTO_STATE_SHFT                                                  0xa
#define HWIO_CRYPTO0_CRYPTO_STATUS_ENCR_BUSY_BMSK                                                   0x200
#define HWIO_CRYPTO0_CRYPTO_STATUS_ENCR_BUSY_SHFT                                                     0x9
#define HWIO_CRYPTO0_CRYPTO_STATUS_AUTH_BUSY_BMSK                                                   0x100
#define HWIO_CRYPTO0_CRYPTO_STATUS_AUTH_BUSY_SHFT                                                     0x8
#define HWIO_CRYPTO0_CRYPTO_STATUS_DOUT_INTR_BMSK                                                    0x80
#define HWIO_CRYPTO0_CRYPTO_STATUS_DOUT_INTR_SHFT                                                     0x7
#define HWIO_CRYPTO0_CRYPTO_STATUS_DIN_INTR_BMSK                                                     0x40
#define HWIO_CRYPTO0_CRYPTO_STATUS_DIN_INTR_SHFT                                                      0x6
#define HWIO_CRYPTO0_CRYPTO_STATUS_OP_DONE_INTR_BMSK                                                 0x20
#define HWIO_CRYPTO0_CRYPTO_STATUS_OP_DONE_INTR_SHFT                                                  0x5
#define HWIO_CRYPTO0_CRYPTO_STATUS_ERR_INTR_BMSK                                                     0x10
#define HWIO_CRYPTO0_CRYPTO_STATUS_ERR_INTR_SHFT                                                      0x4
#define HWIO_CRYPTO0_CRYPTO_STATUS_DOUT_RDY_BMSK                                                      0x8
#define HWIO_CRYPTO0_CRYPTO_STATUS_DOUT_RDY_SHFT                                                      0x3
#define HWIO_CRYPTO0_CRYPTO_STATUS_DIN_RDY_BMSK                                                       0x4
#define HWIO_CRYPTO0_CRYPTO_STATUS_DIN_RDY_SHFT                                                       0x2
#define HWIO_CRYPTO0_CRYPTO_STATUS_OPERATION_DONE_BMSK                                                0x2
#define HWIO_CRYPTO0_CRYPTO_STATUS_OPERATION_DONE_SHFT                                                0x1
#define HWIO_CRYPTO0_CRYPTO_STATUS_SW_ERR_BMSK                                                        0x1
#define HWIO_CRYPTO0_CRYPTO_STATUS_SW_ERR_SHFT                                                        0x0

#define HWIO_CRYPTO0_CRYPTO_STATUS2_ADDR                                                       (CRYPTO0_CRYPTO_REG_BASE      + 0x00000104)
#define HWIO_CRYPTO0_CRYPTO_STATUS2_OFFS                                                       (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00000104)
#define HWIO_CRYPTO0_CRYPTO_STATUS2_RMSK                                                       0xe0000003
#define HWIO_CRYPTO0_CRYPTO_STATUS2_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_STATUS2_ADDR, HWIO_CRYPTO0_CRYPTO_STATUS2_RMSK)
#define HWIO_CRYPTO0_CRYPTO_STATUS2_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_STATUS2_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_STATUS2_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_STATUS2_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_STATUS2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_STATUS2_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_STATUS2_IN)
#define HWIO_CRYPTO0_CRYPTO_STATUS2_BIST_ERROR_BMSK                                            0x80000000
#define HWIO_CRYPTO0_CRYPTO_STATUS2_BIST_ERROR_SHFT                                                  0x1f
#define HWIO_CRYPTO0_CRYPTO_STATUS2_BIST_BUSY_BMSK                                             0x40000000
#define HWIO_CRYPTO0_CRYPTO_STATUS2_BIST_BUSY_SHFT                                                   0x1e
#define HWIO_CRYPTO0_CRYPTO_STATUS2_KEY_ERR_BMSK                                               0x20000000
#define HWIO_CRYPTO0_CRYPTO_STATUS2_KEY_ERR_SHFT                                                     0x1d
#define HWIO_CRYPTO0_CRYPTO_STATUS2_AXI_EXTRA_BMSK                                                    0x2
#define HWIO_CRYPTO0_CRYPTO_STATUS2_AXI_EXTRA_SHFT                                                    0x1
#define HWIO_CRYPTO0_CRYPTO_STATUS2_LOCKED_BMSK                                                       0x1
#define HWIO_CRYPTO0_CRYPTO_STATUS2_LOCKED_SHFT                                                       0x0

#define HWIO_CRYPTO0_CRYPTO_BIST_STATUS_ADDR                                                   (CRYPTO0_CRYPTO_REG_BASE      + 0x00000114)
#define HWIO_CRYPTO0_CRYPTO_BIST_STATUS_OFFS                                                   (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00000114)
#define HWIO_CRYPTO0_CRYPTO_BIST_STATUS_RMSK                                                       0x3fff
#define HWIO_CRYPTO0_CRYPTO_BIST_STATUS_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BIST_STATUS_ADDR, HWIO_CRYPTO0_CRYPTO_BIST_STATUS_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BIST_STATUS_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BIST_STATUS_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BIST_STATUS_BIST_HMAC_SHA_512_ERR_BMSK                                 0x2000
#define HWIO_CRYPTO0_CRYPTO_BIST_STATUS_BIST_HMAC_SHA_512_ERR_SHFT                                    0xd
#define HWIO_CRYPTO0_CRYPTO_BIST_STATUS_BIST_HMAC_SHA_384_ERR_BMSK                                 0x1000
#define HWIO_CRYPTO0_CRYPTO_BIST_STATUS_BIST_HMAC_SHA_384_ERR_SHFT                                    0xc
#define HWIO_CRYPTO0_CRYPTO_BIST_STATUS_BIST_HMAC_SHA_2_ERR_BMSK                                    0x800
#define HWIO_CRYPTO0_CRYPTO_BIST_STATUS_BIST_HMAC_SHA_2_ERR_SHFT                                      0xb
#define HWIO_CRYPTO0_CRYPTO_BIST_STATUS_BIST_HMAC_SHA_1_ERR_BMSK                                    0x400
#define HWIO_CRYPTO0_CRYPTO_BIST_STATUS_BIST_HMAC_SHA_1_ERR_SHFT                                      0xa
#define HWIO_CRYPTO0_CRYPTO_BIST_STATUS_BIST_CCM_AES_256_DEC_ERR_BMSK                               0x200
#define HWIO_CRYPTO0_CRYPTO_BIST_STATUS_BIST_CCM_AES_256_DEC_ERR_SHFT                                 0x9
#define HWIO_CRYPTO0_CRYPTO_BIST_STATUS_BIST_CCM_AES_256_ENC_ERR_BMSK                               0x100
#define HWIO_CRYPTO0_CRYPTO_BIST_STATUS_BIST_CCM_AES_256_ENC_ERR_SHFT                                 0x8
#define HWIO_CRYPTO0_CRYPTO_BIST_STATUS_BIST_CMAC_AES_256_ERR_BMSK                                   0x80
#define HWIO_CRYPTO0_CRYPTO_BIST_STATUS_BIST_CMAC_AES_256_ERR_SHFT                                    0x7
#define HWIO_CRYPTO0_CRYPTO_BIST_STATUS_BIST_CMAC_AES_128_ERR_BMSK                                   0x40
#define HWIO_CRYPTO0_CRYPTO_BIST_STATUS_BIST_CMAC_AES_128_ERR_SHFT                                    0x6
#define HWIO_CRYPTO0_CRYPTO_BIST_STATUS_BIST_TDES_DEC_ERR_BMSK                                       0x20
#define HWIO_CRYPTO0_CRYPTO_BIST_STATUS_BIST_TDES_DEC_ERR_SHFT                                        0x5
#define HWIO_CRYPTO0_CRYPTO_BIST_STATUS_BIST_TDES_ENC_ERR_BMSK                                       0x10
#define HWIO_CRYPTO0_CRYPTO_BIST_STATUS_BIST_TDES_ENC_ERR_SHFT                                        0x4
#define HWIO_CRYPTO0_CRYPTO_BIST_STATUS_BIST_AES_256_DEC_ERR_BMSK                                     0x8
#define HWIO_CRYPTO0_CRYPTO_BIST_STATUS_BIST_AES_256_DEC_ERR_SHFT                                     0x3
#define HWIO_CRYPTO0_CRYPTO_BIST_STATUS_BIST_AES_256_ENC_ERR_BMSK                                     0x4
#define HWIO_CRYPTO0_CRYPTO_BIST_STATUS_BIST_AES_256_ENC_ERR_SHFT                                     0x2
#define HWIO_CRYPTO0_CRYPTO_BIST_STATUS_BIST_AES_128_DEC_ERR_BMSK                                     0x2
#define HWIO_CRYPTO0_CRYPTO_BIST_STATUS_BIST_AES_128_DEC_ERR_SHFT                                     0x1
#define HWIO_CRYPTO0_CRYPTO_BIST_STATUS_BIST_AES_128_ENC_ERR_BMSK                                     0x1
#define HWIO_CRYPTO0_CRYPTO_BIST_STATUS_BIST_AES_128_ENC_ERR_SHFT                                     0x0

#define HWIO_CRYPTO0_CRYPTO_BIST_FINISH_ADDR                                                   (CRYPTO0_CRYPTO_REG_BASE      + 0x00000118)
#define HWIO_CRYPTO0_CRYPTO_BIST_FINISH_OFFS                                                   (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00000118)
#define HWIO_CRYPTO0_CRYPTO_BIST_FINISH_RMSK                                                       0x3fff
#define HWIO_CRYPTO0_CRYPTO_BIST_FINISH_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BIST_FINISH_ADDR, HWIO_CRYPTO0_CRYPTO_BIST_FINISH_RMSK)
#define HWIO_CRYPTO0_CRYPTO_BIST_FINISH_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_BIST_FINISH_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_BIST_FINISH_BIST_HMAC_SHA_512_FIN_BMSK                                 0x2000
#define HWIO_CRYPTO0_CRYPTO_BIST_FINISH_BIST_HMAC_SHA_512_FIN_SHFT                                    0xd
#define HWIO_CRYPTO0_CRYPTO_BIST_FINISH_BIST_HMAC_SHA_384_FIN_BMSK                                 0x1000
#define HWIO_CRYPTO0_CRYPTO_BIST_FINISH_BIST_HMAC_SHA_384_FIN_SHFT                                    0xc
#define HWIO_CRYPTO0_CRYPTO_BIST_FINISH_BIST_HMAC_SHA_2_FIN_BMSK                                    0x800
#define HWIO_CRYPTO0_CRYPTO_BIST_FINISH_BIST_HMAC_SHA_2_FIN_SHFT                                      0xb
#define HWIO_CRYPTO0_CRYPTO_BIST_FINISH_BIST_HMAC_SHA_1_FIN_BMSK                                    0x400
#define HWIO_CRYPTO0_CRYPTO_BIST_FINISH_BIST_HMAC_SHA_1_FIN_SHFT                                      0xa
#define HWIO_CRYPTO0_CRYPTO_BIST_FINISH_BIST_CCM_AES_256_DEC_FIN_BMSK                               0x200
#define HWIO_CRYPTO0_CRYPTO_BIST_FINISH_BIST_CCM_AES_256_DEC_FIN_SHFT                                 0x9
#define HWIO_CRYPTO0_CRYPTO_BIST_FINISH_BIST_CCM_AES_256_ENC_FIN_BMSK                               0x100
#define HWIO_CRYPTO0_CRYPTO_BIST_FINISH_BIST_CCM_AES_256_ENC_FIN_SHFT                                 0x8
#define HWIO_CRYPTO0_CRYPTO_BIST_FINISH_BIST_CMAC_AES_256_FIN_BMSK                                   0x80
#define HWIO_CRYPTO0_CRYPTO_BIST_FINISH_BIST_CMAC_AES_256_FIN_SHFT                                    0x7
#define HWIO_CRYPTO0_CRYPTO_BIST_FINISH_BIST_CMAC_AES_128_FIN_BMSK                                   0x40
#define HWIO_CRYPTO0_CRYPTO_BIST_FINISH_BIST_CMAC_AES_128_FIN_SHFT                                    0x6
#define HWIO_CRYPTO0_CRYPTO_BIST_FINISH_BIST_TDES_DEC_FIN_BMSK                                       0x20
#define HWIO_CRYPTO0_CRYPTO_BIST_FINISH_BIST_TDES_DEC_FIN_SHFT                                        0x5
#define HWIO_CRYPTO0_CRYPTO_BIST_FINISH_BIST_TDES_ENC_FIN_BMSK                                       0x10
#define HWIO_CRYPTO0_CRYPTO_BIST_FINISH_BIST_TDES_ENC_FIN_SHFT                                        0x4
#define HWIO_CRYPTO0_CRYPTO_BIST_FINISH_BIST_AES_256_DEC_FIN_BMSK                                     0x8
#define HWIO_CRYPTO0_CRYPTO_BIST_FINISH_BIST_AES_256_DEC_FIN_SHFT                                     0x3
#define HWIO_CRYPTO0_CRYPTO_BIST_FINISH_BIST_AES_256_ENC_FIN_BMSK                                     0x4
#define HWIO_CRYPTO0_CRYPTO_BIST_FINISH_BIST_AES_256_ENC_FIN_SHFT                                     0x2
#define HWIO_CRYPTO0_CRYPTO_BIST_FINISH_BIST_AES_128_DEC_FIN_BMSK                                     0x2
#define HWIO_CRYPTO0_CRYPTO_BIST_FINISH_BIST_AES_128_DEC_FIN_SHFT                                     0x1
#define HWIO_CRYPTO0_CRYPTO_BIST_FINISH_BIST_AES_128_ENC_FIN_BMSK                                     0x1
#define HWIO_CRYPTO0_CRYPTO_BIST_FINISH_BIST_AES_128_ENC_FIN_SHFT                                     0x0

#define HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_ADDR                                                 (CRYPTO0_CRYPTO_REG_BASE      + 0x00000108)
#define HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_OFFS                                                 (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00000108)
#define HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_RMSK                                                 0x1fffffff
#define HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_ADDR, HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_RMSK)
#define HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_ZUC_ENABLE_BMSK                                      0x10000000
#define HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_ZUC_ENABLE_SHFT                                            0x1c
#define HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_AUTH_ZUC_SEL_BMSK                                     0x8000000
#define HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_AUTH_ZUC_SEL_SHFT                                          0x1b
#define HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_ENCR_ZUC_SEL_BMSK                                     0x4000000
#define HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_ENCR_ZUC_SEL_SHFT                                          0x1a
#define HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_MAX_AXI_RD_BEATS_BMSK                                 0x3f80000
#define HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_MAX_AXI_RD_BEATS_SHFT                                      0x13
#define HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_MAX_AXI_WR_BEATS_BMSK                                   0x7e000
#define HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_MAX_AXI_WR_BEATS_SHFT                                       0xd
#define HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_NUM_BAM_PIPE_SETS_BMSK                                   0x1e00
#define HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_NUM_BAM_PIPE_SETS_SHFT                                      0x9
#define HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_AUTH_KASUMI_SEL_BMSK                                      0x100
#define HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_AUTH_KASUMI_SEL_SHFT                                        0x8
#define HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_AUTH_SNOW3G_SEL_BMSK                                       0x80
#define HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_AUTH_SNOW3G_SEL_SHFT                                        0x7
#define HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_AUTH_AES_SEL_BMSK                                          0x40
#define HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_AUTH_AES_SEL_SHFT                                           0x6
#define HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_AUTH_SHA512_SEL_BMSK                                       0x20
#define HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_AUTH_SHA512_SEL_SHFT                                        0x5
#define HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_AUTH_SHA_SEL_BMSK                                          0x10
#define HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_AUTH_SHA_SEL_SHFT                                           0x4
#define HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_ENCR_KASUMI_SEL_BMSK                                        0x8
#define HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_ENCR_KASUMI_SEL_SHFT                                        0x3
#define HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_ENCR_SNOW3G_SEL_BMSK                                        0x4
#define HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_ENCR_SNOW3G_SEL_SHFT                                        0x2
#define HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_ENCR_DES_SEL_BMSK                                           0x2
#define HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_ENCR_DES_SEL_SHFT                                           0x1
#define HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_ENCR_AES_SEL_BMSK                                           0x1
#define HWIO_CRYPTO0_CRYPTO_ENGINES_AVAIL_ENCR_AES_SEL_SHFT                                           0x0

#define HWIO_CRYPTO0_CRYPTO_FIFO_SIZES_ADDR                                                    (CRYPTO0_CRYPTO_REG_BASE      + 0x0000010c)
#define HWIO_CRYPTO0_CRYPTO_FIFO_SIZES_OFFS                                                    (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x0000010c)
#define HWIO_CRYPTO0_CRYPTO_FIFO_SIZES_RMSK                                                        0xffff
#define HWIO_CRYPTO0_CRYPTO_FIFO_SIZES_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_FIFO_SIZES_ADDR, HWIO_CRYPTO0_CRYPTO_FIFO_SIZES_RMSK)
#define HWIO_CRYPTO0_CRYPTO_FIFO_SIZES_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_FIFO_SIZES_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_FIFO_SIZES_ENG_DOUT_FIFO_DEPTH_BMSK                                    0xff00
#define HWIO_CRYPTO0_CRYPTO_FIFO_SIZES_ENG_DOUT_FIFO_DEPTH_SHFT                                       0x8
#define HWIO_CRYPTO0_CRYPTO_FIFO_SIZES_ENG_DIN_FIFO_DEPTH_BMSK                                       0xff
#define HWIO_CRYPTO0_CRYPTO_FIFO_SIZES_ENG_DIN_FIFO_DEPTH_SHFT                                        0x0

#define HWIO_CRYPTO0_CRYPTO_SEG_SIZE_ADDR                                                      (CRYPTO0_CRYPTO_REG_BASE      + 0x00000110)
#define HWIO_CRYPTO0_CRYPTO_SEG_SIZE_OFFS                                                      (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00000110)
#define HWIO_CRYPTO0_CRYPTO_SEG_SIZE_RMSK                                                      0xffffffff
#define HWIO_CRYPTO0_CRYPTO_SEG_SIZE_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_SEG_SIZE_ADDR, HWIO_CRYPTO0_CRYPTO_SEG_SIZE_RMSK)
#define HWIO_CRYPTO0_CRYPTO_SEG_SIZE_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_SEG_SIZE_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_SEG_SIZE_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_SEG_SIZE_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_SEG_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_SEG_SIZE_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_SEG_SIZE_IN)
#define HWIO_CRYPTO0_CRYPTO_SEG_SIZE_SEG_SIZE_BMSK                                             0xffffffff
#define HWIO_CRYPTO0_CRYPTO_SEG_SIZE_SEG_SIZE_SHFT                                                    0x0

#define HWIO_CRYPTO0_CRYPTO_GOPROC_ADDR                                                        (CRYPTO0_CRYPTO_REG_BASE      + 0x00000120)
#define HWIO_CRYPTO0_CRYPTO_GOPROC_OFFS                                                        (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00000120)
#define HWIO_CRYPTO0_CRYPTO_GOPROC_RMSK                                                               0x7
#define HWIO_CRYPTO0_CRYPTO_GOPROC_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_GOPROC_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_GOPROC_RESULTS_DUMP_BMSK                                                  0x4
#define HWIO_CRYPTO0_CRYPTO_GOPROC_RESULTS_DUMP_SHFT                                                  0x2
#define HWIO_CRYPTO0_CRYPTO_GOPROC_CLR_CNTXT_BMSK                                                     0x2
#define HWIO_CRYPTO0_CRYPTO_GOPROC_CLR_CNTXT_SHFT                                                     0x1
#define HWIO_CRYPTO0_CRYPTO_GOPROC_GO_BMSK                                                            0x1
#define HWIO_CRYPTO0_CRYPTO_GOPROC_GO_SHFT                                                            0x0

#define HWIO_CRYPTO0_CRYPTO_GOPROC_QC_KEY_ADDR                                                 (CRYPTO0_CRYPTO_REG_BASE      + 0x00001000)
#define HWIO_CRYPTO0_CRYPTO_GOPROC_QC_KEY_OFFS                                                 (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00001000)
#define HWIO_CRYPTO0_CRYPTO_GOPROC_QC_KEY_RMSK                                                        0x7
#define HWIO_CRYPTO0_CRYPTO_GOPROC_QC_KEY_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_GOPROC_QC_KEY_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_GOPROC_QC_KEY_RESULTS_DUMP_BMSK                                           0x4
#define HWIO_CRYPTO0_CRYPTO_GOPROC_QC_KEY_RESULTS_DUMP_SHFT                                           0x2
#define HWIO_CRYPTO0_CRYPTO_GOPROC_QC_KEY_CLR_CNTXT_BMSK                                              0x2
#define HWIO_CRYPTO0_CRYPTO_GOPROC_QC_KEY_CLR_CNTXT_SHFT                                              0x1
#define HWIO_CRYPTO0_CRYPTO_GOPROC_QC_KEY_GO_BMSK                                                     0x1
#define HWIO_CRYPTO0_CRYPTO_GOPROC_QC_KEY_GO_SHFT                                                     0x0

#define HWIO_CRYPTO0_CRYPTO_GOPROC_OEM_KEY_ADDR                                                (CRYPTO0_CRYPTO_REG_BASE      + 0x00002000)
#define HWIO_CRYPTO0_CRYPTO_GOPROC_OEM_KEY_OFFS                                                (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00002000)
#define HWIO_CRYPTO0_CRYPTO_GOPROC_OEM_KEY_RMSK                                                       0x7
#define HWIO_CRYPTO0_CRYPTO_GOPROC_OEM_KEY_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_GOPROC_OEM_KEY_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_GOPROC_OEM_KEY_RESULTS_DUMP_BMSK                                          0x4
#define HWIO_CRYPTO0_CRYPTO_GOPROC_OEM_KEY_RESULTS_DUMP_SHFT                                          0x2
#define HWIO_CRYPTO0_CRYPTO_GOPROC_OEM_KEY_CLR_CNTXT_BMSK                                             0x2
#define HWIO_CRYPTO0_CRYPTO_GOPROC_OEM_KEY_CLR_CNTXT_SHFT                                             0x1
#define HWIO_CRYPTO0_CRYPTO_GOPROC_OEM_KEY_GO_BMSK                                                    0x1
#define HWIO_CRYPTO0_CRYPTO_GOPROC_OEM_KEY_GO_SHFT                                                    0x0

#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_CFG_ADDR                                                  (CRYPTO0_CRYPTO_REG_BASE      + 0x00000200)
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_CFG_OFFS                                                  (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00000200)
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_CFG_RMSK                                                     0x7ffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_CFG_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_ENCR_SEG_CFG_ADDR, HWIO_CRYPTO0_CRYPTO_ENCR_SEG_CFG_RMSK)
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_CFG_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_ENCR_SEG_CFG_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_CFG_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_ENCR_SEG_CFG_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_ENCR_SEG_CFG_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_ENCR_SEG_CFG_IN)
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_CFG_ODD_KEY_SEL_BMSK                                         0x40000
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_CFG_ODD_KEY_SEL_SHFT                                            0x12
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_CFG_KEYSTREAM_ENABLE_BMSK                                    0x20000
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_CFG_KEYSTREAM_ENABLE_SHFT                                       0x11
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_CFG_F8_DIRECTION_BMSK                                        0x10000
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_CFG_F8_DIRECTION_SHFT                                           0x10
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_CFG_USE_PIPE_KEY_ENCR_BMSK                                    0x8000
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_CFG_USE_PIPE_KEY_ENCR_SHFT                                       0xf
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_CFG_USE_HW_KEY_ENCR_BMSK                                      0x4000
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_CFG_USE_HW_KEY_ENCR_SHFT                                         0xe
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_CFG_LAST_BMSK                                                 0x2000
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_CFG_LAST_SHFT                                                    0xd
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_CFG_CNTR_ALG_BMSK                                             0x1800
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_CFG_CNTR_ALG_SHFT                                                0xb
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_CFG_ENCODE_BMSK                                                0x400
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_CFG_ENCODE_SHFT                                                  0xa
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_CFG_ENCR_MODE_BMSK                                             0x3c0
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_CFG_ENCR_MODE_SHFT                                               0x6
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_CFG_ENCR_KEY_SZ_BMSK                                            0x38
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_CFG_ENCR_KEY_SZ_SHFT                                             0x3
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_CFG_ENCR_ALG_BMSK                                                0x7
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_CFG_ENCR_ALG_SHFT                                                0x0

#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_SIZE_ADDR                                                 (CRYPTO0_CRYPTO_REG_BASE      + 0x00000204)
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_SIZE_OFFS                                                 (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00000204)
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_SIZE_RMSK                                                 0xffffffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_SIZE_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_ENCR_SEG_SIZE_ADDR, HWIO_CRYPTO0_CRYPTO_ENCR_SEG_SIZE_RMSK)
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_SIZE_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_ENCR_SEG_SIZE_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_SIZE_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_ENCR_SEG_SIZE_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_ENCR_SEG_SIZE_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_ENCR_SEG_SIZE_IN)
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_SIZE_ENCR_SIZE_BMSK                                       0xffffffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_SIZE_ENCR_SIZE_SHFT                                              0x0

#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_START_ADDR                                                (CRYPTO0_CRYPTO_REG_BASE      + 0x00000208)
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_START_OFFS                                                (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00000208)
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_START_RMSK                                                0xffffffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_START_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_ENCR_SEG_START_ADDR, HWIO_CRYPTO0_CRYPTO_ENCR_SEG_START_RMSK)
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_START_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_ENCR_SEG_START_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_START_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_ENCR_SEG_START_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_START_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_ENCR_SEG_START_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_ENCR_SEG_START_IN)
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_START_ENCR_START_BMSK                                     0xffffffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_SEG_START_ENCR_START_SHFT                                            0x0

#define HWIO_CRYPTO0_CRYPTO_ENCR_KEYn_ADDR(n)                                                  (CRYPTO0_CRYPTO_REG_BASE      + 0x00003000 + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_ENCR_KEYn_OFFS(n)                                                  (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00003000 + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_ENCR_KEYn_RMSK                                                     0xffffffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_KEYn_MAXn                                                              7
#define HWIO_CRYPTO0_CRYPTO_ENCR_KEYn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_ENCR_KEYn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_ENCR_KEYn_CRYPTO_ENCR_KEY_BMSK                                     0xffffffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_KEYn_CRYPTO_ENCR_KEY_SHFT                                            0x0

#define HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_KEYn_ADDR(m,n)                                          (CRYPTO0_CRYPTO_REG_BASE      + 0x00004000 + 0x20 * (m) + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_KEYn_OFFS(m,n)                                          (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00004000 + 0x20 * (m) + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_KEYn_RMSK                                               0xffffffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_KEYn_MAXm                                                        7
#define HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_KEYn_MAXn                                                        7
#define HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_KEYn_OUTI2(m,n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_KEYn_ADDR(m,n),val)
#define HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_KEYn_CRYPTO_ENCR_PIPE_KEY_BMSK                          0xffffffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_KEYn_CRYPTO_ENCR_PIPE_KEY_SHFT                                 0x0

#define HWIO_CRYPTO0_CRYPTO_ENCR_XTS_KEYn_ADDR(n)                                              (CRYPTO0_CRYPTO_REG_BASE      + 0x00003020 + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_ENCR_XTS_KEYn_OFFS(n)                                              (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00003020 + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_ENCR_XTS_KEYn_RMSK                                                 0xffffffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_XTS_KEYn_MAXn                                                          7
#define HWIO_CRYPTO0_CRYPTO_ENCR_XTS_KEYn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_ENCR_XTS_KEYn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_ENCR_XTS_KEYn_CRYPTO_ENCR_XTS_KEY_BMSK                             0xffffffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_XTS_KEYn_CRYPTO_ENCR_XTS_KEY_SHFT                                    0x0

#define HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_XTS_KEYn_ADDR(m,n)                                      (CRYPTO0_CRYPTO_REG_BASE      + 0x00004200 + 0x20 * (m) + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_XTS_KEYn_OFFS(m,n)                                      (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00004200 + 0x20 * (m) + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_XTS_KEYn_RMSK                                           0xffffffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_XTS_KEYn_MAXm                                                    7
#define HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_XTS_KEYn_MAXn                                                    7
#define HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_XTS_KEYn_OUTI2(m,n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_XTS_KEYn_ADDR(m,n),val)
#define HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_XTS_KEYn_CRYPTO_ENCR_PIPE_XTS_KEY_BMSK                  0xffffffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_XTS_KEYn_CRYPTO_ENCR_PIPE_XTS_KEY_SHFT                         0x0

#define HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_ODD_KEYn_ADDR(m,n)                                      (CRYPTO0_CRYPTO_REG_BASE      + 0x00004400 + 0x20 * (m) + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_ODD_KEYn_OFFS(m,n)                                      (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00004400 + 0x20 * (m) + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_ODD_KEYn_RMSK                                           0xffffffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_ODD_KEYn_MAXm                                                    7
#define HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_ODD_KEYn_MAXn                                                    7
#define HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_ODD_KEYn_OUTI2(m,n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_ODD_KEYn_ADDR(m,n),val)
#define HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_ODD_KEYn_CRYPTO_ENCR_PIPE_ODD_KEY_BMSK                  0xffffffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_ODD_KEYn_CRYPTO_ENCR_PIPE_ODD_KEY_SHFT                         0x0

#define HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_XTS_ODD_KEYn_ADDR(m,n)                                  (CRYPTO0_CRYPTO_REG_BASE      + 0x00004600 + 0x20 * (m) + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_XTS_ODD_KEYn_OFFS(m,n)                                  (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00004600 + 0x20 * (m) + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_XTS_ODD_KEYn_RMSK                                       0xffffffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_XTS_ODD_KEYn_MAXm                                                7
#define HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_XTS_ODD_KEYn_MAXn                                                7
#define HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_XTS_ODD_KEYn_OUTI2(m,n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_XTS_ODD_KEYn_ADDR(m,n),val)
#define HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_XTS_ODD_KEYn_CRYPTO_ENCR_PIPE_XTS_ODD_KEY_BMSK          0xffffffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_PIPEm_XTS_ODD_KEYn_CRYPTO_ENCR_PIPE_XTS_ODD_KEY_SHFT                 0x0

#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR0_IV0_ADDR                                                (CRYPTO0_CRYPTO_REG_BASE      + 0x0000020c)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR0_IV0_OFFS                                                (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x0000020c)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR0_IV0_RMSK                                                0xffffffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR0_IV0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_ENCR_CNTR0_IV0_ADDR, HWIO_CRYPTO0_CRYPTO_ENCR_CNTR0_IV0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR0_IV0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_ENCR_CNTR0_IV0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR0_IV0_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_ENCR_CNTR0_IV0_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR0_IV0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_ENCR_CNTR0_IV0_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_ENCR_CNTR0_IV0_IN)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR0_IV0_CRYPTO_CNTR0_IV0_BMSK                               0xffffffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR0_IV0_CRYPTO_CNTR0_IV0_SHFT                                      0x0

#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR1_IV1_ADDR                                                (CRYPTO0_CRYPTO_REG_BASE      + 0x00000210)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR1_IV1_OFFS                                                (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00000210)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR1_IV1_RMSK                                                0xffffffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR1_IV1_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_ENCR_CNTR1_IV1_ADDR, HWIO_CRYPTO0_CRYPTO_ENCR_CNTR1_IV1_RMSK)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR1_IV1_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_ENCR_CNTR1_IV1_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR1_IV1_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_ENCR_CNTR1_IV1_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR1_IV1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_ENCR_CNTR1_IV1_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_ENCR_CNTR1_IV1_IN)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR1_IV1_CRYPTO_CNTR1_IV1_BMSK                               0xffffffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR1_IV1_CRYPTO_CNTR1_IV1_SHFT                                      0x0

#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR2_IV2_ADDR                                                (CRYPTO0_CRYPTO_REG_BASE      + 0x00000214)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR2_IV2_OFFS                                                (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00000214)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR2_IV2_RMSK                                                0xffffffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR2_IV2_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_ENCR_CNTR2_IV2_ADDR, HWIO_CRYPTO0_CRYPTO_ENCR_CNTR2_IV2_RMSK)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR2_IV2_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_ENCR_CNTR2_IV2_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR2_IV2_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_ENCR_CNTR2_IV2_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR2_IV2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_ENCR_CNTR2_IV2_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_ENCR_CNTR2_IV2_IN)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR2_IV2_CRYPTO_CNTR2_IV2_BMSK                               0xffffffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR2_IV2_CRYPTO_CNTR2_IV2_SHFT                                      0x0

#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR3_IV3_ADDR                                                (CRYPTO0_CRYPTO_REG_BASE      + 0x00000218)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR3_IV3_OFFS                                                (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00000218)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR3_IV3_RMSK                                                0xffffffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR3_IV3_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_ENCR_CNTR3_IV3_ADDR, HWIO_CRYPTO0_CRYPTO_ENCR_CNTR3_IV3_RMSK)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR3_IV3_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_ENCR_CNTR3_IV3_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR3_IV3_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_ENCR_CNTR3_IV3_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR3_IV3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_ENCR_CNTR3_IV3_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_ENCR_CNTR3_IV3_IN)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR3_IV3_CRYPTO_CNTR3_IV3_BMSK                               0xffffffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR3_IV3_CRYPTO_CNTR3_IV3_SHFT                                      0x0

#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK_ADDR                                                (CRYPTO0_CRYPTO_REG_BASE      + 0x0000021c)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK_OFFS                                                (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x0000021c)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK_RMSK                                                0xffffffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK_ADDR, HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK_RMSK)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK_IN)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK_CNTR_MASK_BMSK                                      0xffffffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK_CNTR_MASK_SHFT                                             0x0

#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK2_ADDR                                               (CRYPTO0_CRYPTO_REG_BASE      + 0x00000234)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK2_OFFS                                               (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00000234)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK2_RMSK                                               0xffffffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK2_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK2_ADDR, HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK2_RMSK)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK2_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK2_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK2_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK2_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK2_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK2_IN)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK2_CNTR_MASK_BMSK                                     0xffffffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK2_CNTR_MASK_SHFT                                            0x0

#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK1_ADDR                                               (CRYPTO0_CRYPTO_REG_BASE      + 0x00000238)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK1_OFFS                                               (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00000238)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK1_RMSK                                               0xffffffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK1_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK1_ADDR, HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK1_RMSK)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK1_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK1_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK1_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK1_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK1_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK1_IN)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK1_CNTR_MASK_BMSK                                     0xffffffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK1_CNTR_MASK_SHFT                                            0x0

#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK0_ADDR                                               (CRYPTO0_CRYPTO_REG_BASE      + 0x0000023c)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK0_OFFS                                               (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x0000023c)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK0_RMSK                                               0xffffffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK0_ADDR, HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK0_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK0_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK0_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK0_IN)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK0_CNTR_MASK_BMSK                                     0xffffffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_CNTR_MASK0_CNTR_MASK_SHFT                                            0x0

#define HWIO_CRYPTO0_CRYPTO_ENCR_CCM_INIT_CNTRn_ADDR(n)                                        (CRYPTO0_CRYPTO_REG_BASE      + 0x00000220 + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_ENCR_CCM_INIT_CNTRn_OFFS(n)                                        (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00000220 + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_ENCR_CCM_INIT_CNTRn_RMSK                                           0xffffffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_CCM_INIT_CNTRn_MAXn                                                    3
#define HWIO_CRYPTO0_CRYPTO_ENCR_CCM_INIT_CNTRn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_ENCR_CCM_INIT_CNTRn_ADDR(n), HWIO_CRYPTO0_CRYPTO_ENCR_CCM_INIT_CNTRn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CCM_INIT_CNTRn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_ENCR_CCM_INIT_CNTRn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CCM_INIT_CNTRn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_ENCR_CCM_INIT_CNTRn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_ENCR_CCM_INIT_CNTRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_ENCR_CCM_INIT_CNTRn_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_ENCR_CCM_INIT_CNTRn_INI(n))
#define HWIO_CRYPTO0_CRYPTO_ENCR_CCM_INIT_CNTRn_CCM_INIT_CNTR_BMSK                             0xffffffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_CCM_INIT_CNTRn_CCM_INIT_CNTR_SHFT                                    0x0

#define HWIO_CRYPTO0_CRYPTO_ENCR_XTS_DU_SIZE_ADDR                                              (CRYPTO0_CRYPTO_REG_BASE      + 0x00000230)
#define HWIO_CRYPTO0_CRYPTO_ENCR_XTS_DU_SIZE_OFFS                                              (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00000230)
#define HWIO_CRYPTO0_CRYPTO_ENCR_XTS_DU_SIZE_RMSK                                                 0xfffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_XTS_DU_SIZE_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_ENCR_XTS_DU_SIZE_ADDR, HWIO_CRYPTO0_CRYPTO_ENCR_XTS_DU_SIZE_RMSK)
#define HWIO_CRYPTO0_CRYPTO_ENCR_XTS_DU_SIZE_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_ENCR_XTS_DU_SIZE_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_ENCR_XTS_DU_SIZE_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_ENCR_XTS_DU_SIZE_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_ENCR_XTS_DU_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_ENCR_XTS_DU_SIZE_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_ENCR_XTS_DU_SIZE_IN)
#define HWIO_CRYPTO0_CRYPTO_ENCR_XTS_DU_SIZE_DU_SIZE_BMSK                                         0xfffff
#define HWIO_CRYPTO0_CRYPTO_ENCR_XTS_DU_SIZE_DU_SIZE_SHFT                                             0x0

#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_ADDR                                                  (CRYPTO0_CRYPTO_REG_BASE      + 0x00000300)
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_OFFS                                                  (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00000300)
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_RMSK                                                   0x1ffffff
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_ADDR, HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_RMSK)
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_IN)
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_COMP_EXP_MAC_BMSK                                      0x1000000
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_COMP_EXP_MAC_SHFT                                           0x18
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_F9_DIRECTION_BMSK                                       0x800000
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_F9_DIRECTION_SHFT                                           0x17
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_AUTH_NONCE_NUM_WORDS_BMSK                               0x700000
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_AUTH_NONCE_NUM_WORDS_SHFT                                   0x14
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_USE_PIPE_KEY_AUTH_BMSK                                   0x80000
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_USE_PIPE_KEY_AUTH_SHFT                                      0x13
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_USE_HW_KEY_AUTH_BMSK                                     0x40000
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_USE_HW_KEY_AUTH_SHFT                                        0x12
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_FIRST_BMSK                                               0x20000
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_FIRST_SHFT                                                  0x11
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_LAST_BMSK                                                0x10000
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_LAST_SHFT                                                   0x10
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_AUTH_POS_BMSK                                             0xc000
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_AUTH_POS_SHFT                                                0xe
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_AUTH_SIZE_BMSK                                            0x3e00
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_AUTH_SIZE_SHFT                                               0x9
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_AUTH_MODE_BMSK                                             0x1c0
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_AUTH_MODE_SHFT                                               0x6
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_AUTH_KEY_SZ_BMSK                                            0x38
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_AUTH_KEY_SZ_SHFT                                             0x3
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_AUTH_ALG_BMSK                                                0x7
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_CFG_AUTH_ALG_SHFT                                                0x0

#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_SIZE_ADDR                                                 (CRYPTO0_CRYPTO_REG_BASE      + 0x00000304)
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_SIZE_OFFS                                                 (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00000304)
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_SIZE_RMSK                                                 0xffffffff
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_SIZE_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_AUTH_SEG_SIZE_ADDR, HWIO_CRYPTO0_CRYPTO_AUTH_SEG_SIZE_RMSK)
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_SIZE_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_AUTH_SEG_SIZE_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_SIZE_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_AUTH_SEG_SIZE_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_AUTH_SEG_SIZE_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_AUTH_SEG_SIZE_IN)
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_SIZE_AUTH_SIZE_BMSK                                       0xffffffff
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_SIZE_AUTH_SIZE_SHFT                                              0x0

#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_START_ADDR                                                (CRYPTO0_CRYPTO_REG_BASE      + 0x00000308)
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_START_OFFS                                                (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00000308)
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_START_RMSK                                                0xffffffff
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_START_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_AUTH_SEG_START_ADDR, HWIO_CRYPTO0_CRYPTO_AUTH_SEG_START_RMSK)
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_START_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_AUTH_SEG_START_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_START_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_AUTH_SEG_START_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_START_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_AUTH_SEG_START_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_AUTH_SEG_START_IN)
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_START_AUTH_START_BMSK                                     0xffffffff
#define HWIO_CRYPTO0_CRYPTO_AUTH_SEG_START_AUTH_START_SHFT                                            0x0

#define HWIO_CRYPTO0_CRYPTO_AUTH_KEYn_ADDR(n)                                                  (CRYPTO0_CRYPTO_REG_BASE      + 0x00003040 + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_AUTH_KEYn_OFFS(n)                                                  (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00003040 + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_AUTH_KEYn_RMSK                                                     0xffffffff
#define HWIO_CRYPTO0_CRYPTO_AUTH_KEYn_MAXn                                                             31
#define HWIO_CRYPTO0_CRYPTO_AUTH_KEYn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_AUTH_KEYn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_AUTH_KEYn_CRYPTO_AUTH_KEY_BMSK                                     0xffffffff
#define HWIO_CRYPTO0_CRYPTO_AUTH_KEYn_CRYPTO_AUTH_KEY_SHFT                                            0x0

#define HWIO_CRYPTO0_CRYPTO_AUTH_PIPEm_KEYn_ADDR(m,n)                                          (CRYPTO0_CRYPTO_REG_BASE      + 0x00004800 + 0x80 * (m) + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_AUTH_PIPEm_KEYn_OFFS(m,n)                                          (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00004800 + 0x80 * (m) + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_AUTH_PIPEm_KEYn_RMSK                                               0xffffffff
#define HWIO_CRYPTO0_CRYPTO_AUTH_PIPEm_KEYn_MAXm                                                        7
#define HWIO_CRYPTO0_CRYPTO_AUTH_PIPEm_KEYn_MAXn                                                       31
#define HWIO_CRYPTO0_CRYPTO_AUTH_PIPEm_KEYn_OUTI2(m,n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_AUTH_PIPEm_KEYn_ADDR(m,n),val)
#define HWIO_CRYPTO0_CRYPTO_AUTH_PIPEm_KEYn_CRYPTO_AUTH_PIPE_KEY_BMSK                          0xffffffff
#define HWIO_CRYPTO0_CRYPTO_AUTH_PIPEm_KEYn_CRYPTO_AUTH_PIPE_KEY_SHFT                                 0x0

#define HWIO_CRYPTO0_CRYPTO_AUTH_IVn_ADDR(n)                                                   (CRYPTO0_CRYPTO_REG_BASE      + 0x00000310 + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_AUTH_IVn_OFFS(n)                                                   (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00000310 + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_AUTH_IVn_RMSK                                                      0xffffffff
#define HWIO_CRYPTO0_CRYPTO_AUTH_IVn_MAXn                                                              15
#define HWIO_CRYPTO0_CRYPTO_AUTH_IVn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_AUTH_IVn_ADDR(n), HWIO_CRYPTO0_CRYPTO_AUTH_IVn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_AUTH_IVn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_AUTH_IVn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_AUTH_IVn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_AUTH_IVn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_AUTH_IVn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_AUTH_IVn_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_AUTH_IVn_INI(n))
#define HWIO_CRYPTO0_CRYPTO_AUTH_IVn_AUTH_IVN_BMSK                                             0xffffffff
#define HWIO_CRYPTO0_CRYPTO_AUTH_IVn_AUTH_IVN_SHFT                                                    0x0

#define HWIO_CRYPTO0_CRYPTO_AUTH_INFO_NONCEn_ADDR(n)                                           (CRYPTO0_CRYPTO_REG_BASE      + 0x00000350 + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_AUTH_INFO_NONCEn_OFFS(n)                                           (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00000350 + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_AUTH_INFO_NONCEn_RMSK                                              0xffffffff
#define HWIO_CRYPTO0_CRYPTO_AUTH_INFO_NONCEn_MAXn                                                       3
#define HWIO_CRYPTO0_CRYPTO_AUTH_INFO_NONCEn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_AUTH_INFO_NONCEn_ADDR(n), HWIO_CRYPTO0_CRYPTO_AUTH_INFO_NONCEn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_AUTH_INFO_NONCEn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_AUTH_INFO_NONCEn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_AUTH_INFO_NONCEn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_AUTH_INFO_NONCEn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_AUTH_INFO_NONCEn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_AUTH_INFO_NONCEn_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_AUTH_INFO_NONCEn_INI(n))
#define HWIO_CRYPTO0_CRYPTO_AUTH_INFO_NONCEn_CTRL_INFO_NONCE_BMSK                              0xffffffff
#define HWIO_CRYPTO0_CRYPTO_AUTH_INFO_NONCEn_CTRL_INFO_NONCE_SHFT                                     0x0

#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT0_ADDR                                                 (CRYPTO0_CRYPTO_REG_BASE      + 0x00000390)
#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT0_OFFS                                                 (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00000390)
#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT0_RMSK                                                 0xffffffff
#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT0_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT0_ADDR, HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT0_RMSK)
#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT0_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT0_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT0_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT0_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT0_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT0_IN)
#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT0_AUTH_BYTECNT0_BMSK                                   0xffffffff
#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT0_AUTH_BYTECNT0_SHFT                                          0x0

#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT1_ADDR                                                 (CRYPTO0_CRYPTO_REG_BASE      + 0x00000394)
#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT1_OFFS                                                 (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00000394)
#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT1_RMSK                                                 0xffffffff
#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT1_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT1_ADDR, HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT1_RMSK)
#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT1_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT1_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT1_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT1_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT1_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT1_IN)
#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT1_AUTH_BYTECNT1_BMSK                                   0xffffffff
#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT1_AUTH_BYTECNT1_SHFT                                          0x0

#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT2_ADDR                                                 (CRYPTO0_CRYPTO_REG_BASE      + 0x00000398)
#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT2_OFFS                                                 (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00000398)
#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT2_RMSK                                                 0xffffffff
#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT2_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT2_ADDR, HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT2_RMSK)
#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT2_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT2_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT2_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT2_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT2_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT2_IN)
#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT2_AUTH_BYTECNT2_BMSK                                   0xffffffff
#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT2_AUTH_BYTECNT2_SHFT                                          0x0

#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT3_ADDR                                                 (CRYPTO0_CRYPTO_REG_BASE      + 0x0000039c)
#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT3_OFFS                                                 (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x0000039c)
#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT3_RMSK                                                 0xffffffff
#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT3_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT3_ADDR, HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT3_RMSK)
#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT3_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT3_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT3_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT3_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT3_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT3_IN)
#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT3_AUTH_BYTECNT3_BMSK                                   0xffffffff
#define HWIO_CRYPTO0_CRYPTO_AUTH_BYTECNT3_AUTH_BYTECNT3_SHFT                                          0x0

#define HWIO_CRYPTO0_CRYPTO_AUTH_EXP_MACn_ADDR(n)                                              (CRYPTO0_CRYPTO_REG_BASE      + 0x000003a0 + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_AUTH_EXP_MACn_OFFS(n)                                              (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x000003a0 + 0x4 * (n))
#define HWIO_CRYPTO0_CRYPTO_AUTH_EXP_MACn_RMSK                                                 0xffffffff
#define HWIO_CRYPTO0_CRYPTO_AUTH_EXP_MACn_MAXn                                                         15
#define HWIO_CRYPTO0_CRYPTO_AUTH_EXP_MACn_INI(n)        \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_AUTH_EXP_MACn_ADDR(n), HWIO_CRYPTO0_CRYPTO_AUTH_EXP_MACn_RMSK)
#define HWIO_CRYPTO0_CRYPTO_AUTH_EXP_MACn_INMI(n,mask)    \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_AUTH_EXP_MACn_ADDR(n), mask)
#define HWIO_CRYPTO0_CRYPTO_AUTH_EXP_MACn_OUTI(n,val)    \
        out_dword(HWIO_CRYPTO0_CRYPTO_AUTH_EXP_MACn_ADDR(n),val)
#define HWIO_CRYPTO0_CRYPTO_AUTH_EXP_MACn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_AUTH_EXP_MACn_ADDR(n),mask,val,HWIO_CRYPTO0_CRYPTO_AUTH_EXP_MACn_INI(n))
#define HWIO_CRYPTO0_CRYPTO_AUTH_EXP_MACn_EXP_MAC_BMSK                                         0xffffffff
#define HWIO_CRYPTO0_CRYPTO_AUTH_EXP_MACn_EXP_MAC_SHFT                                                0x0

#define HWIO_CRYPTO0_CRYPTO_CONFIG_ADDR                                                        (CRYPTO0_CRYPTO_REG_BASE      + 0x00000400)
#define HWIO_CRYPTO0_CRYPTO_CONFIG_OFFS                                                        (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00000400)
#define HWIO_CRYPTO0_CRYPTO_CONFIG_RMSK                                                          0x1fffff
#define HWIO_CRYPTO0_CRYPTO_CONFIG_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_CONFIG_ADDR, HWIO_CRYPTO0_CRYPTO_CONFIG_RMSK)
#define HWIO_CRYPTO0_CRYPTO_CONFIG_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_CONFIG_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_CONFIG_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_CONFIG_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_CONFIG_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_CONFIG_IN)
#define HWIO_CRYPTO0_CRYPTO_CONFIG_REQ_SIZE_BMSK                                                 0x1e0000
#define HWIO_CRYPTO0_CRYPTO_CONFIG_REQ_SIZE_SHFT                                                     0x11
#define HWIO_CRYPTO0_CRYPTO_CONFIG_MAX_QUEUED_REQS_BMSK                                           0x1c000
#define HWIO_CRYPTO0_CRYPTO_CONFIG_MAX_QUEUED_REQS_SHFT                                               0xe
#define HWIO_CRYPTO0_CRYPTO_CONFIG_IRQ_ENABLE_BMSK                                                 0x3c00
#define HWIO_CRYPTO0_CRYPTO_CONFIG_IRQ_ENABLE_SHFT                                                    0xa
#define HWIO_CRYPTO0_CRYPTO_CONFIG_LITTLE_ENDIAN_MODE_BMSK                                          0x200
#define HWIO_CRYPTO0_CRYPTO_CONFIG_LITTLE_ENDIAN_MODE_SHFT                                            0x9
#define HWIO_CRYPTO0_CRYPTO_CONFIG_PIPE_SET_SELECT_BMSK                                             0x1e0
#define HWIO_CRYPTO0_CRYPTO_CONFIG_PIPE_SET_SELECT_SHFT                                               0x5
#define HWIO_CRYPTO0_CRYPTO_CONFIG_HIGH_SPD_DATA_EN_N_BMSK                                           0x10
#define HWIO_CRYPTO0_CRYPTO_CONFIG_HIGH_SPD_DATA_EN_N_SHFT                                            0x4
#define HWIO_CRYPTO0_CRYPTO_CONFIG_MASK_DOUT_INTR_BMSK                                                0x8
#define HWIO_CRYPTO0_CRYPTO_CONFIG_MASK_DOUT_INTR_SHFT                                                0x3
#define HWIO_CRYPTO0_CRYPTO_CONFIG_MASK_DIN_INTR_BMSK                                                 0x4
#define HWIO_CRYPTO0_CRYPTO_CONFIG_MASK_DIN_INTR_SHFT                                                 0x2
#define HWIO_CRYPTO0_CRYPTO_CONFIG_MASK_OP_DONE_INTR_BMSK                                             0x2
#define HWIO_CRYPTO0_CRYPTO_CONFIG_MASK_OP_DONE_INTR_SHFT                                             0x1
#define HWIO_CRYPTO0_CRYPTO_CONFIG_MASK_ERR_INTR_BMSK                                                 0x1
#define HWIO_CRYPTO0_CRYPTO_CONFIG_MASK_ERR_INTR_SHFT                                                 0x0

#define HWIO_CRYPTO0_CRYPTO_PWR_CTRL_ADDR                                                      (CRYPTO0_CRYPTO_REG_BASE      + 0x00000408)
#define HWIO_CRYPTO0_CRYPTO_PWR_CTRL_OFFS                                                      (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00000408)
#define HWIO_CRYPTO0_CRYPTO_PWR_CTRL_RMSK                                                             0x1
#define HWIO_CRYPTO0_CRYPTO_PWR_CTRL_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_PWR_CTRL_ADDR, HWIO_CRYPTO0_CRYPTO_PWR_CTRL_RMSK)
#define HWIO_CRYPTO0_CRYPTO_PWR_CTRL_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_PWR_CTRL_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_PWR_CTRL_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_PWR_CTRL_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_PWR_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_PWR_CTRL_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_PWR_CTRL_IN)
#define HWIO_CRYPTO0_CRYPTO_PWR_CTRL_AUTO_SHUTDOWN_EN_BMSK                                            0x1
#define HWIO_CRYPTO0_CRYPTO_PWR_CTRL_AUTO_SHUTDOWN_EN_SHFT                                            0x0

#define HWIO_CRYPTO0_CRYPTO_DEBUG_ENABLE_ADDR                                                  (CRYPTO0_CRYPTO_REG_BASE      + 0x00005000)
#define HWIO_CRYPTO0_CRYPTO_DEBUG_ENABLE_OFFS                                                  (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00005000)
#define HWIO_CRYPTO0_CRYPTO_DEBUG_ENABLE_RMSK                                                       0x3ff
#define HWIO_CRYPTO0_CRYPTO_DEBUG_ENABLE_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_DEBUG_ENABLE_ADDR, HWIO_CRYPTO0_CRYPTO_DEBUG_ENABLE_RMSK)
#define HWIO_CRYPTO0_CRYPTO_DEBUG_ENABLE_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_DEBUG_ENABLE_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_DEBUG_ENABLE_OUT(v)      \
        out_dword(HWIO_CRYPTO0_CRYPTO_DEBUG_ENABLE_ADDR,v)
#define HWIO_CRYPTO0_CRYPTO_DEBUG_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CRYPTO0_CRYPTO_DEBUG_ENABLE_ADDR,m,v,HWIO_CRYPTO0_CRYPTO_DEBUG_ENABLE_IN)
#define HWIO_CRYPTO0_CRYPTO_DEBUG_ENABLE_DBG_EN_BMSK                                                0x200
#define HWIO_CRYPTO0_CRYPTO_DEBUG_ENABLE_DBG_EN_SHFT                                                  0x9
#define HWIO_CRYPTO0_CRYPTO_DEBUG_ENABLE_MAXI2AXI_DBG_SEL_BMSK                                      0x1c0
#define HWIO_CRYPTO0_CRYPTO_DEBUG_ENABLE_MAXI2AXI_DBG_SEL_SHFT                                        0x6
#define HWIO_CRYPTO0_CRYPTO_DEBUG_ENABLE_DBG_SEL_BMSK                                                0x3f
#define HWIO_CRYPTO0_CRYPTO_DEBUG_ENABLE_DBG_SEL_SHFT                                                 0x0

#define HWIO_CRYPTO0_CRYPTO_DEBUG_ADDR                                                         (CRYPTO0_CRYPTO_REG_BASE      + 0x00005004)
#define HWIO_CRYPTO0_CRYPTO_DEBUG_OFFS                                                         (CRYPTO0_CRYPTO_REG_BASE_OFFS + 0x00005004)
#define HWIO_CRYPTO0_CRYPTO_DEBUG_RMSK                                                         0xffffffff
#define HWIO_CRYPTO0_CRYPTO_DEBUG_IN          \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_DEBUG_ADDR, HWIO_CRYPTO0_CRYPTO_DEBUG_RMSK)
#define HWIO_CRYPTO0_CRYPTO_DEBUG_INM(m)      \
        in_dword_masked(HWIO_CRYPTO0_CRYPTO_DEBUG_ADDR, m)
#define HWIO_CRYPTO0_CRYPTO_DEBUG_DEBUG_DISABLED_BMSK                                          0xffffffff
#define HWIO_CRYPTO0_CRYPTO_DEBUG_DEBUG_DISABLED_SHFT                                                 0x0

/*----------------------------------------------------------------------------
 * MODULE: SECURITY_CONTROL_CORE
 *--------------------------------------------------------------------------*/

#define SECURITY_CONTROL_CORE_REG_BASE                                                          (SECURITY_CONTROL_BASE      + 0x00000000)
#define SECURITY_CONTROL_CORE_REG_BASE_OFFS                                                     0x00000000

#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_ADDR(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000000 + 0x4 * (n))
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_OFFS(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000000 + 0x4 * (n))
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_MAXn                                                            71
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_ADDR(n), HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_RMSK)
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_ADDR(n), mask)
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_CRI_CM_PRIVATE_BMSK                                     0xffffffff
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_CRI_CM_PRIVATE_SHFT                                            0x0

#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000120)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000120)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_RSVD0_BMSK                                             0xfffffff0
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_RSVD0_SHFT                                                    0x4
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_ROOT_CERT_ACTIVATION_LIST_BMSK                                0xf
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_LSB_ROOT_CERT_ACTIVATION_LIST_SHFT                                0x0

#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000124)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000124)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_RSVD1_BMSK                                             0xfffffffe
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_RSVD1_SHFT                                                    0x1
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_CURRENT_UIE_KEY_SEL_BMSK                                      0x1
#define HWIO_QFPROM_RAW_MRC_2_0_ROW0_MSB_CURRENT_UIE_KEY_SEL_SHFT                                      0x0

#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000128)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000128)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_RSVD0_BMSK                                             0xfffffff0
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_RSVD0_SHFT                                                    0x4
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_ROOT_CERT_REVOCATION_LIST_BMSK                                0xf
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_LSB_ROOT_CERT_REVOCATION_LIST_SHFT                                0x0

#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000012c)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000012c)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_RSVD0_BMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_MRC_2_0_ROW1_MSB_RSVD0_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000130)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000130)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_RSVD0_BMSK                                                 0xe0000000
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_RSVD0_SHFT                                                       0x1d
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_MACCHIATO_EN_BMSK                                          0x10000000
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_MACCHIATO_EN_SHFT                                                0x1c
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_FEATURE_ID_BMSK                                             0xff00000
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_FEATURE_ID_SHFT                                                  0x14
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_JTAG_ID_BMSK                                                  0xfffff
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_JTAG_ID_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000134)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000134)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_PTE_DATA1_BMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_PTE_DATA1_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000138)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000138)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_SERIAL_NUM_BMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_SERIAL_NUM_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000013c)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000013c)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_PTE_DATA1_BMSK                                             0xffff0000
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_PTE_DATA1_SHFT                                                   0x10
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_CHIP_ID_BMSK                                                   0xffff
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_CHIP_ID_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000140)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000140)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW2_LSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW2_LSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_PTE_DATA0_BMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_PTE_DATA0_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000144)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000144)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW2_MSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW2_MSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_PTE_DATA1_BMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_PTE_DATA1_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000148)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000148)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW3_LSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW3_LSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW3_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW3_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW3_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_PTE_DATA0_BMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_PTE_DATA0_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000014c)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000014c)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW3_MSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW3_MSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW3_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW3_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW3_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_PTE_DATA1_BMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_PTE_DATA1_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_RD_PERM_LSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000150)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OFFS                                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000150)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_RAW_RD_PERM_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_RD_PERM_LSB_ADDR, HWIO_QFPROM_RAW_RD_PERM_LSB_RMSK)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_RD_PERM_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_RD_PERM_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_RD_PERM_LSB_ADDR,m,v,HWIO_QFPROM_RAW_RD_PERM_LSB_IN)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_RSVD0_BMSK                                                  0x80000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_RSVD0_SHFT                                                        0x1f
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG30_BMSK                                        0x40000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG30_SHFT                                              0x1e
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG29_BMSK                                        0x20000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG29_SHFT                                              0x1d
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG28_BMSK                                        0x10000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG28_SHFT                                              0x1c
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG27_BMSK                                         0x8000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG27_SHFT                                              0x1b
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG26_BMSK                                         0x4000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG26_SHFT                                              0x1a
#define HWIO_QFPROM_RAW_RD_PERM_LSB_USER_DATA_KEY_BMSK                                           0x2000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_USER_DATA_KEY_SHFT                                                0x19
#define HWIO_QFPROM_RAW_RD_PERM_LSB_IMAGE_ENCR_KEY1_BMSK                                         0x1000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_IMAGE_ENCR_KEY1_SHFT                                              0x18
#define HWIO_QFPROM_RAW_RD_PERM_LSB_BOOT_ROM_PATCH_BMSK                                           0x800000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_BOOT_ROM_PATCH_SHFT                                               0x17
#define HWIO_QFPROM_RAW_RD_PERM_LSB_SEC_KEY_DERIVATION_KEY_BMSK                                   0x400000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_SEC_KEY_DERIVATION_KEY_SHFT                                       0x16
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PRI_KEY_DERIVATION_KEY_BMSK                                   0x200000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PRI_KEY_DERIVATION_KEY_SHFT                                       0x15
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SEC_BOOT_BMSK                                             0x100000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SEC_BOOT_SHFT                                                 0x14
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_IMAGE_ENCR_KEY_BMSK                                        0x80000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_IMAGE_ENCR_KEY_SHFT                                           0x13
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REG18_BMSK                                            0x40000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REG18_SHFT                                               0x12
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REG17_BMSK                                            0x20000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REG17_SHFT                                               0x11
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REG16_BMSK                                            0x10000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REG16_SHFT                                               0x10
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CM_FEAT_CONFIG_BMSK                                             0x8000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CM_FEAT_CONFIG_SHFT                                                0xf
#define HWIO_QFPROM_RAW_RD_PERM_LSB_MEM_CONFIG_BMSK                                                 0x4000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_MEM_CONFIG_SHFT                                                    0xe
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CALIB_BMSK                                                      0x2000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CALIB_SHFT                                                         0xd
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PK_HASH0_BMSK                                                   0x1000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PK_HASH0_SHFT                                                      0xc
#define HWIO_QFPROM_RAW_RD_PERM_LSB_FEAT_CONFIG_BMSK                                                 0x800
#define HWIO_QFPROM_RAW_RD_PERM_LSB_FEAT_CONFIG_SHFT                                                   0xb
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_CONFIG_BMSK                                                  0x400
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_CONFIG_SHFT                                                    0xa
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_4_BMSK                                             0x200
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_4_SHFT                                               0x9
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_3_BMSK                                             0x100
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_3_SHFT                                               0x8
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_2_BMSK                                              0x80
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_2_SHFT                                               0x7
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_1_BMSK                                              0x40
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_1_SHFT                                               0x6
#define HWIO_QFPROM_RAW_RD_PERM_LSB_FEC_EN_BMSK                                                       0x20
#define HWIO_QFPROM_RAW_RD_PERM_LSB_FEC_EN_SHFT                                                        0x5
#define HWIO_QFPROM_RAW_RD_PERM_LSB_WR_PERM_BMSK                                                      0x10
#define HWIO_QFPROM_RAW_RD_PERM_LSB_WR_PERM_SHFT                                                       0x4
#define HWIO_QFPROM_RAW_RD_PERM_LSB_RD_PERM_BMSK                                                       0x8
#define HWIO_QFPROM_RAW_RD_PERM_LSB_RD_PERM_SHFT                                                       0x3
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PTE_BMSK                                                           0x4
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PTE_SHFT                                                           0x2
#define HWIO_QFPROM_RAW_RD_PERM_LSB_MRC_2_0_BMSK                                                       0x2
#define HWIO_QFPROM_RAW_RD_PERM_LSB_MRC_2_0_SHFT                                                       0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CRI_CM_PRIVATE_BMSK                                                0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CRI_CM_PRIVATE_SHFT                                                0x0

#define HWIO_QFPROM_RAW_RD_PERM_MSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000154)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_OFFS                                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000154)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_RAW_RD_PERM_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_RD_PERM_MSB_ADDR, HWIO_QFPROM_RAW_RD_PERM_MSB_RMSK)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_RD_PERM_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_RD_PERM_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_RD_PERM_MSB_ADDR,m,v,HWIO_QFPROM_RAW_RD_PERM_MSB_IN)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_RSVD0_BMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_RD_PERM_MSB_RSVD0_SHFT                                                         0x0

#define HWIO_QFPROM_RAW_WR_PERM_LSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000158)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OFFS                                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000158)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_RAW_WR_PERM_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_WR_PERM_LSB_ADDR, HWIO_QFPROM_RAW_WR_PERM_LSB_RMSK)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_WR_PERM_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_WR_PERM_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_WR_PERM_LSB_ADDR,m,v,HWIO_QFPROM_RAW_WR_PERM_LSB_IN)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_RSVD0_BMSK                                                  0x80000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_RSVD0_SHFT                                                        0x1f
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG30_BMSK                                        0x40000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG30_SHFT                                              0x1e
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG29_BMSK                                        0x20000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG29_SHFT                                              0x1d
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG28_BMSK                                        0x10000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG28_SHFT                                              0x1c
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG27_BMSK                                         0x8000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG27_SHFT                                              0x1b
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG26_BMSK                                         0x4000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG26_SHFT                                              0x1a
#define HWIO_QFPROM_RAW_WR_PERM_LSB_USER_DATA_KEY_BMSK                                           0x2000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_USER_DATA_KEY_SHFT                                                0x19
#define HWIO_QFPROM_RAW_WR_PERM_LSB_IMAGE_ENCR_KEY1_BMSK                                         0x1000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_IMAGE_ENCR_KEY1_SHFT                                              0x18
#define HWIO_QFPROM_RAW_WR_PERM_LSB_BOOT_ROM_PATCH_BMSK                                           0x800000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_BOOT_ROM_PATCH_SHFT                                               0x17
#define HWIO_QFPROM_RAW_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_BMSK                                   0x400000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_SHFT                                       0x16
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_BMSK                                   0x200000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_SHFT                                       0x15
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SEC_BOOT_BMSK                                             0x100000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SEC_BOOT_SHFT                                                 0x14
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_IMAGE_ENCR_KEY_BMSK                                        0x80000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_IMAGE_ENCR_KEY_SHFT                                           0x13
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REG18_BMSK                                            0x40000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REG18_SHFT                                               0x12
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REG17_BMSK                                            0x20000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REG17_SHFT                                               0x11
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REG16_BMSK                                            0x10000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REG16_SHFT                                               0x10
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CM_FEAT_CONFIG_BMSK                                             0x8000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CM_FEAT_CONFIG_SHFT                                                0xf
#define HWIO_QFPROM_RAW_WR_PERM_LSB_MEM_CONFIG_BMSK                                                 0x4000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_MEM_CONFIG_SHFT                                                    0xe
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CALIB_BMSK                                                      0x2000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CALIB_SHFT                                                         0xd
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PK_HASH0_BMSK                                                   0x1000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PK_HASH0_SHFT                                                      0xc
#define HWIO_QFPROM_RAW_WR_PERM_LSB_FEAT_CONFIG_BMSK                                                 0x800
#define HWIO_QFPROM_RAW_WR_PERM_LSB_FEAT_CONFIG_SHFT                                                   0xb
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_CONFIG_BMSK                                                  0x400
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_CONFIG_SHFT                                                    0xa
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_4_BMSK                                             0x200
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_4_SHFT                                               0x9
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_3_BMSK                                             0x100
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_3_SHFT                                               0x8
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_2_BMSK                                              0x80
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_2_SHFT                                               0x7
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_1_BMSK                                              0x40
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_1_SHFT                                               0x6
#define HWIO_QFPROM_RAW_WR_PERM_LSB_FEC_EN_BMSK                                                       0x20
#define HWIO_QFPROM_RAW_WR_PERM_LSB_FEC_EN_SHFT                                                        0x5
#define HWIO_QFPROM_RAW_WR_PERM_LSB_WR_PERM_BMSK                                                      0x10
#define HWIO_QFPROM_RAW_WR_PERM_LSB_WR_PERM_SHFT                                                       0x4
#define HWIO_QFPROM_RAW_WR_PERM_LSB_RD_PERM_BMSK                                                       0x8
#define HWIO_QFPROM_RAW_WR_PERM_LSB_RD_PERM_SHFT                                                       0x3
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PTE_BMSK                                                           0x4
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PTE_SHFT                                                           0x2
#define HWIO_QFPROM_RAW_WR_PERM_LSB_MRC_2_0_BMSK                                                       0x2
#define HWIO_QFPROM_RAW_WR_PERM_LSB_MRC_2_0_SHFT                                                       0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CRI_CM_PRIVATE_BMSK                                                0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CRI_CM_PRIVATE_SHFT                                                0x0

#define HWIO_QFPROM_RAW_WR_PERM_MSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000015c)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_OFFS                                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000015c)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_RAW_WR_PERM_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_WR_PERM_MSB_ADDR, HWIO_QFPROM_RAW_WR_PERM_MSB_RMSK)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_WR_PERM_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_WR_PERM_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_WR_PERM_MSB_ADDR,m,v,HWIO_QFPROM_RAW_WR_PERM_MSB_IN)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_RSVD0_BMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_WR_PERM_MSB_RSVD0_SHFT                                                         0x0

#define HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000160)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000160)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_FEC_EN_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR, HWIO_QFPROM_RAW_FEC_EN_LSB_RMSK)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEC_EN_LSB_IN)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_RSVD0_BMSK                                                   0x80000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_RSVD0_SHFT                                                         0x1f
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OEM_SPARE_30_FEC_EN_BMSK                                     0x40000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OEM_SPARE_30_FEC_EN_SHFT                                           0x1e
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OEM_SPARE_29_FEC_EN_BMSK                                     0x20000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OEM_SPARE_29_FEC_EN_SHFT                                           0x1d
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OEM_SPARE_28_FEC_EN_BMSK                                     0x10000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OEM_SPARE_28_FEC_EN_SHFT                                           0x1c
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OEM_SPARE_27_FEC_EN_BMSK                                      0x8000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OEM_SPARE_27_FEC_EN_SHFT                                           0x1b
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OEM_SPARE_26_FEC_EN_BMSK                                      0x4000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OEM_SPARE_26_FEC_EN_SHFT                                           0x1a
#define HWIO_QFPROM_RAW_FEC_EN_LSB_USER_DATA_KEY_FEC_EN_BMSK                                     0x2000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_USER_DATA_KEY_FEC_EN_SHFT                                          0x19
#define HWIO_QFPROM_RAW_FEC_EN_LSB_IMAGE_ENCR_KEY1_FEC_EN_BMSK                                   0x1000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_IMAGE_ENCR_KEY1_FEC_EN_SHFT                                        0x18
#define HWIO_QFPROM_RAW_FEC_EN_LSB_BOOT_ROM_PATCH_FEC_EN_BMSK                                     0x800000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_BOOT_ROM_PATCH_FEC_EN_SHFT                                         0x17
#define HWIO_QFPROM_RAW_FEC_EN_LSB_SEC_KEY_DERIVATION_KEY_FEC_EN_BMSK                             0x400000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_SEC_KEY_DERIVATION_KEY_FEC_EN_SHFT                                 0x16
#define HWIO_QFPROM_RAW_FEC_EN_LSB_PRI_KEY_DERIVATION_KEY_FEC_EN_BMSK                             0x200000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_PRI_KEY_DERIVATION_KEY_FEC_EN_SHFT                                 0x15
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OEM_SEC_BOOT_FEC_EN_BMSK                                       0x100000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OEM_SEC_BOOT_FEC_EN_SHFT                                           0x14
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OEM_IMAGE_ENCR_KEY_FEC_EN_BMSK                                  0x80000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OEM_IMAGE_ENCR_KEY_FEC_EN_SHFT                                     0x13
#define HWIO_QFPROM_RAW_FEC_EN_LSB_QC_SPARE_REG18_FEC_EN_BMSK                                      0x40000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_QC_SPARE_REG18_FEC_EN_SHFT                                         0x12
#define HWIO_QFPROM_RAW_FEC_EN_LSB_QC_SPARE_REG17_FEC_EN_BMSK                                      0x20000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_QC_SPARE_REG17_FEC_EN_SHFT                                         0x11
#define HWIO_QFPROM_RAW_FEC_EN_LSB_QC_SPARE_REG16_FEC_EN_BMSK                                      0x10000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_QC_SPARE_REG16_FEC_EN_SHFT                                         0x10
#define HWIO_QFPROM_RAW_FEC_EN_LSB_CM_FEAT_CONFIG_FEC_EN_BMSK                                       0x8000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_CM_FEAT_CONFIG_FEC_EN_SHFT                                          0xf
#define HWIO_QFPROM_RAW_FEC_EN_LSB_MEM_CONFIG_FEC_EN_BMSK                                           0x4000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_MEM_CONFIG_FEC_EN_SHFT                                              0xe
#define HWIO_QFPROM_RAW_FEC_EN_LSB_CALIB_FEC_EN_BMSK                                                0x2000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_CALIB_FEC_EN_SHFT                                                   0xd
#define HWIO_QFPROM_RAW_FEC_EN_LSB_PK_HASH0_FEC_EN_BMSK                                             0x1000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_PK_HASH0_FEC_EN_SHFT                                                0xc
#define HWIO_QFPROM_RAW_FEC_EN_LSB_FEAT_CONFIG_FEC_EN_BMSK                                           0x800
#define HWIO_QFPROM_RAW_FEC_EN_LSB_FEAT_CONFIG_FEC_EN_SHFT                                             0xb
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OEM_CONFIG_FEC_EN_BMSK                                            0x400
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OEM_CONFIG_FEC_EN_SHFT                                              0xa
#define HWIO_QFPROM_RAW_FEC_EN_LSB_ANTI_ROLLBACK_4_FEC_EN_BMSK                                       0x200
#define HWIO_QFPROM_RAW_FEC_EN_LSB_ANTI_ROLLBACK_4_FEC_EN_SHFT                                         0x9
#define HWIO_QFPROM_RAW_FEC_EN_LSB_ANTI_ROLLBACK_3_FEC_EN_BMSK                                       0x100
#define HWIO_QFPROM_RAW_FEC_EN_LSB_ANTI_ROLLBACK_3_FEC_EN_SHFT                                         0x8
#define HWIO_QFPROM_RAW_FEC_EN_LSB_ANTI_ROLLBACK_2_FEC_EN_BMSK                                        0x80
#define HWIO_QFPROM_RAW_FEC_EN_LSB_ANTI_ROLLBACK_2_FEC_EN_SHFT                                         0x7
#define HWIO_QFPROM_RAW_FEC_EN_LSB_ANTI_ROLLBACK_1_FEC_EN_BMSK                                        0x40
#define HWIO_QFPROM_RAW_FEC_EN_LSB_ANTI_ROLLBACK_1_FEC_EN_SHFT                                         0x6
#define HWIO_QFPROM_RAW_FEC_EN_LSB_FEC_EN_FEC_EN_BMSK                                                 0x20
#define HWIO_QFPROM_RAW_FEC_EN_LSB_FEC_EN_FEC_EN_SHFT                                                  0x5
#define HWIO_QFPROM_RAW_FEC_EN_LSB_WR_PERM_FEC_EN_BMSK                                                0x10
#define HWIO_QFPROM_RAW_FEC_EN_LSB_WR_PERM_FEC_EN_SHFT                                                 0x4
#define HWIO_QFPROM_RAW_FEC_EN_LSB_RD_PERM_FEC_EN_BMSK                                                 0x8
#define HWIO_QFPROM_RAW_FEC_EN_LSB_RD_PERM_FEC_EN_SHFT                                                 0x3
#define HWIO_QFPROM_RAW_FEC_EN_LSB_PTE_FEC_EN_BMSK                                                     0x4
#define HWIO_QFPROM_RAW_FEC_EN_LSB_PTE_FEC_EN_SHFT                                                     0x2
#define HWIO_QFPROM_RAW_FEC_EN_LSB_MRC_2_0_FEC_EN_BMSK                                                 0x2
#define HWIO_QFPROM_RAW_FEC_EN_LSB_MRC_2_0_FEC_EN_SHFT                                                 0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_CRI_CM_FEC_EN_BMSK                                                  0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_CRI_CM_FEC_EN_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000164)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_OFFS                                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000164)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_FEC_EN_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR, HWIO_QFPROM_RAW_FEC_EN_MSB_RMSK)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEC_EN_MSB_IN)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_RSVD0_BMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_FEC_EN_MSB_RSVD0_SHFT                                                          0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000168)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_OFFS                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000168)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_XBL0_BMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_XBL0_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000016c)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_OFFS                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000016c)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_XBL1_BMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_XBL1_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000170)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_OFFS                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000170)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_PIL_SUBSYSTEM_31_0_BMSK                             0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_PIL_SUBSYSTEM_31_0_SHFT                                    0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000174)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_OFFS                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000174)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_XBL_SEC_BMSK                                        0xfe000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_XBL_SEC_SHFT                                              0x19
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_RPM_BMSK                                             0x1fe0000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_RPM_SHFT                                                  0x11
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_TZ_BMSK                                                0x1ffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_TZ_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000178)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_OFFS                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000178)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_RSVD1_BMSK                                          0xc0000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_RSVD1_SHFT                                                0x1e
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_TQS_HASH_ACTIVE_BMSK                                0x3e000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_TQS_HASH_ACTIVE_SHFT                                      0x19
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_RPMB_KEY_PROVISIONED_BMSK                            0x1000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_RPMB_KEY_PROVISIONED_SHFT                                 0x18
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_PIL_SUBSYSTEM_47_32_BMSK                              0xffff00
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_PIL_SUBSYSTEM_47_32_SHFT                                   0x8
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_SAFESWITCH_BMSK                                           0xff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_SAFESWITCH_SHFT                                            0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000017c)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_OFFS                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000017c)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_RSVD1_BMSK                                          0xf0000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_RSVD1_SHFT                                                0x1c
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_DEVICE_CFG_BMSK                                      0xffe0000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_DEVICE_CFG_SHFT                                           0x11
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_DEBUG_POLICY_BMSK                                      0x1f000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_DEBUG_POLICY_SHFT                                          0xc
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_HYPERVISOR_BMSK                                          0xfff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_HYPERVISOR_SHFT                                            0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000180)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_OFFS                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000180)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_MSS_BMSK                                            0xffff0000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_MSS_SHFT                                                  0x10
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_MBA_BMSK                                                0xffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_MBA_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000184)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_OFFS                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000184)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_SIMLOCK_BMSK                                        0x80000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_SIMLOCK_SHFT                                              0x1f
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_RSVD0_BMSK                                          0x7ffffff0
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_RSVD0_SHFT                                                 0x4
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ROOT_CERT_PK_HASH_INDEX_BMSK                               0xf
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ROOT_CERT_PK_HASH_INDEX_SHFT                               0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000188)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_OFFS                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000188)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DCC_DEBUG_DISABLE_BMSK                              0x80000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DCC_DEBUG_DISABLE_SHFT                                    0x1f
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_NAND_XFER_PARAM_BMSK                                0x40000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_NAND_XFER_PARAM_SHFT                                      0x1e
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_BMSK                              0x20000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_SHFT                                    0x1d
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DEBUG_POLICY_DISABLE_BMSK                           0x10000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DEBUG_POLICY_DISABLE_SHFT                                 0x1c
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SP_DISABLE_BMSK                                      0x8000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SP_DISABLE_SHFT                                           0x1b
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_UDK_DISABLE_BMSK                                     0x4000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_UDK_DISABLE_SHFT                                          0x1a
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DEBUG_DISABLE_IN_ROM_BMSK                            0x2000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DEBUG_DISABLE_IN_ROM_SHFT                                 0x19
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_MSS_HASH_INTEGRITY_CHECK_DISABLE_BMSK                0x1000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_MSS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                     0x18
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_APPS_HASH_INTEGRITY_CHECK_DISABLE_BMSK                0x800000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_APPS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                    0x17
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_USB_SS_DISABLE_BMSK                                   0x400000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_USB_SS_DISABLE_SHFT                                       0x16
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SW_ROT_USE_SERIAL_NUM_BMSK                            0x200000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SW_ROT_USE_SERIAL_NUM_SHFT                                0x15
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DISABLE_ROT_TRANSFER_BMSK                             0x100000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DISABLE_ROT_TRANSFER_SHFT                                 0x14
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IMAGE_ENCRYPTION_ENABLE_BMSK                           0x80000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IMAGE_ENCRYPTION_ENABLE_SHFT                              0x13
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ROOT_CERT_TOTAL_NUM_BMSK                               0x60000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ROOT_CERT_TOTAL_NUM_SHFT                                  0x11
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_PBL_USB_TYPE_C_DISABLE_BMSK                            0x10000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_PBL_USB_TYPE_C_DISABLE_SHFT                               0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_PBL_LOG_DISABLE_BMSK                                    0x8000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_PBL_LOG_DISABLE_SHFT                                       0xf
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_WDOG_EN_BMSK                                            0x4000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_WDOG_EN_SHFT                                               0xe
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_BMSK                                   0x2000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_SHFT                                      0xd
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SW_FUSE_PROG_DISABLE_BMSK                               0x1000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SW_FUSE_PROG_DISABLE_SHFT                                  0xc
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RSVD0_BMSK                                               0xf00
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RSVD0_SHFT                                                 0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FAST_BOOT_BMSK                                            0xe0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FAST_BOOT_SHFT                                             0x5
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SDCC_MCLK_BOOT_FREQ_BMSK                                  0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SDCC_MCLK_BOOT_FREQ_SHFT                                   0x4
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_USB_BOOT_DISABLE_BMSK                                0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_USB_BOOT_DISABLE_SHFT                                0x3
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_BMSK                                   0x4
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_SHFT                                   0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_BMSK                                          0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_SHFT                                          0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_BMSK                                       0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_SHFT                                       0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000018c)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_OFFS                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000018c)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_LLCC_DSRW_DISABLE_BMSK                              0x80000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_LLCC_DSRW_DISABLE_SHFT                                    0x1f
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE5_DISABLE_BMSK                                 0x40000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE5_DISABLE_SHFT                                       0x1e
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_SPIDEN_DISABLE_BMSK                             0x20000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_SPIDEN_DISABLE_SHFT                                   0x1d
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_SPIDEN_DISABLE_BMSK                            0x10000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_SPIDEN_DISABLE_SHFT                                  0x1c
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE4_DISABLE_BMSK                                  0x8000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE4_DISABLE_SHFT                                       0x1b
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE3_DISABLE_BMSK                                  0x4000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE3_DISABLE_SHFT                                       0x1a
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE2_DISABLE_BMSK                                  0x2000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE2_DISABLE_SHFT                                       0x19
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_SPNIDEN_DISABLE_BMSK                             0x1000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_SPNIDEN_DISABLE_SHFT                                  0x18
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_SPNIDEN_DISABLE_BMSK                             0x800000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_SPNIDEN_DISABLE_SHFT                                 0x17
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_MSS_NIDEN_DISABLE_BMSK                                0x400000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_MSS_NIDEN_DISABLE_SHFT                                    0x16
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RSVD2_BMSK                                            0x300000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RSVD2_SHFT                                                0x14
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_AOSS_AOP_NIDEN_DISABLE_BMSK                            0x80000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_AOSS_AOP_NIDEN_DISABLE_SHFT                               0x13
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RSVD1_BMSK                                             0x60000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RSVD1_SHFT                                                0x11
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_NIDEN_DISABLE_BMSK                                 0x10000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_NIDEN_DISABLE_SHFT                                    0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_BMSK                                 0x8000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_SHFT                                    0xf
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_MSS_DBGEN_DISABLE_BMSK                                  0x4000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_MSS_DBGEN_DISABLE_SHFT                                     0xe
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RSVD0_BMSK                                              0x3000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RSVD0_SHFT                                                 0xc
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE1_DISABLE_BMSK                                      0x800
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SPARE1_DISABLE_SHFT                                        0xb
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SSC_DBGEN_DISABLE_BMSK                                   0x400
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_SSC_DBGEN_DISABLE_SHFT                                     0xa
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_CAM_ICP_DBGEN_DISABLE_BMSK                               0x200
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_CAM_ICP_DBGEN_DISABLE_SHFT                                 0x9
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_AOSS_AOP_DBGEN_DISABLE_BMSK                              0x100
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_AOSS_AOP_DBGEN_DISABLE_SHFT                                0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_WCSS_DBGEN_DISABLE_BMSK                                   0x80
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_WCSS_DBGEN_DISABLE_SHFT                                    0x7
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_LPASS_TURING_DBGEN_DISABLE_BMSK                           0x40
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_LPASS_TURING_DBGEN_DISABLE_SHFT                            0x6
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_DBGEN_DISABLE_BMSK                                    0x20
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_DBGEN_DISABLE_SHFT                                     0x5
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_BMSK                                   0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_SHFT                                    0x4
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_DEVICEEN_DISABLE_BMSK                                  0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_DEVICEEN_DISABLE_SHFT                                  0x3
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_EUD_DISABLE_BMSK                                           0x4
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_EUD_DISABLE_SHFT                                           0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_AOSS_AOP_DFD_DISABLE_BMSK                                  0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_AOSS_AOP_DFD_DISABLE_SHFT                                  0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DEBUG_BUS_DISABLE_BMSK                                     0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DEBUG_BUS_DISABLE_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000190)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OFFS                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000190)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_DISABLE_RSA_BMSK                                    0x80000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_DISABLE_RSA_SHFT                                          0x1f
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RSVD1_BMSK                                          0x7fff8000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RSVD1_SHFT                                                 0xf
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG30_SECURE_BMSK                             0x4000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG30_SECURE_SHFT                                0xe
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG29_SECURE_BMSK                             0x2000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG29_SECURE_SHFT                                0xd
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG28_SECURE_BMSK                             0x1000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG28_SECURE_SHFT                                0xc
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG27_SECURE_BMSK                              0x800
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG27_SECURE_SHFT                                0xb
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG26_SECURE_BMSK                              0x400
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG26_SECURE_SHFT                                0xa
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RSVD0_BMSK                                               0x3ff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RSVD0_SHFT                                                 0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000194)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OFFS                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000194)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OEM_PRODUCT_ID_BMSK                                 0xffff0000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OEM_PRODUCT_ID_SHFT                                       0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OEM_HW_ID_BMSK                                          0xffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OEM_HW_ID_SHFT                                             0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000198)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_OFFS                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000198)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_ADDR, HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_PERIPH_VID_BMSK                                     0xffff0000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_PERIPH_VID_SHFT                                           0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_PERIPH_PID_BMSK                                         0xffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_PERIPH_PID_SHFT                                            0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000019c)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_OFFS                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000019c)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ADDR, HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_RSVD0_BMSK                                          0xffffff00
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_RSVD0_SHFT                                                 0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ANTI_ROLLBACK_FEATURE_EN_BMSK                             0xff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ANTI_ROLLBACK_FEATURE_EN_SHFT                              0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001a0)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_OFFS                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001a0)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_RSVD0_BMSK                                         0xf0000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_RSVD0_SHFT                                               0x1c
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_FEATURE_DISABLE_SOFT_BMSK                     0xffffff0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MODEM_FEATURE_DISABLE_SOFT_SHFT                           0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_BMSK                                     0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_SHFT                                     0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_BOOT_ROM_PATCH_DISABLE_BMSK                               0x7
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_BOOT_ROM_PATCH_DISABLE_SHFT                               0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001a4)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_OFFS                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001a4)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RSVD5_BMSK                                         0xe0000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RSVD5_SHFT                                               0x1d
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_LLCC_FUSE_CACHE_SIZE_ZERO_BMSK                     0x10000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_LLCC_FUSE_CACHE_SIZE_ZERO_SHFT                           0x1c
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RSVD4_BMSK                                          0xf800000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RSVD4_SHFT                                               0x17
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APS_RESET_DISABLE_BMSK                               0x400000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APS_RESET_DISABLE_SHFT                                   0x16
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RSVD3_BMSK                                           0x300000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RSVD3_SHFT                                               0x14
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_QC_UDK_DISABLE_BMSK                                   0x80000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_QC_UDK_DISABLE_SHFT                                      0x13
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_BMSK                                0x7c000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_SHFT                                    0xe
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RSVD2_BMSK                                             0x2000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RSVD2_SHFT                                                0xd
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RSVD1_BMSK                                             0x1000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RSVD1_SHFT                                                0xc
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_MOCHA_PART_BMSK                                         0x800
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_MOCHA_PART_SHFT                                           0xb
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_NIDNT_DISABLE_BMSK                                      0x400
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_NIDNT_DISABLE_SHFT                                        0xa
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SMMU_DISABLE_BMSK                                       0x200
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_SMMU_DISABLE_SHFT                                         0x9
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_VENDOR_LOCK_BMSK                                        0x1e0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_VENDOR_LOCK_SHFT                                          0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_BMSK                              0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_SHFT                               0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_EMAC_DISABLE_BMSK                                         0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_EMAC_DISABLE_SHFT                                         0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RSVD0_BMSK                                                0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RSVD0_SHFT                                                0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE_BMSK                                 0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE_SHFT                                 0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_PCIE_0_DISABLE_BMSK                                       0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_PCIE_0_DISABLE_SHFT                                       0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001a8)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_OFFS                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001a8)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_HARD_11_0_BMSK               0xfff00000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_HARD_11_0_SHFT                     0x14
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_MODEM_TCM_BOOT_DISABLE_BMSK                           0x80000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_MODEM_TCM_BOOT_DISABLE_SHFT                              0x13
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_NAV_DISABLE_BMSK                                      0x40000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_NAV_DISABLE_SHFT                                         0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_RSVD1_BMSK                                            0x38000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_RSVD1_SHFT                                                0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SPARE_BMSK                       0x7fe0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SPARE_SHFT                          0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_RSVD0_BMSK                                               0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_RSVD0_SHFT                                                0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_IU_BMSK                             0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_IU_SHFT                             0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001ac)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_OFFS                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001ac)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_RSVD0_BMSK                                         0xfff00000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_RSVD0_SHFT                                               0x14
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_APPS_PLL_CFG_BMSK                                     0xfffc0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_APPS_PLL_CFG_SHFT                                         0x6
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_MODEM_FEATURE_DISABLE_HARD_17_12_BMSK                    0x3f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_MODEM_FEATURE_DISABLE_HARD_17_12_SHFT                     0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001b0)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_OFFS                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001b0)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_APPS_SPNIDEN_DISABLE_BMSK                       0x80000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_APPS_SPNIDEN_DISABLE_SHFT                             0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_MSS_NIDEN_DISABLE_BMSK                          0x40000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_MSS_NIDEN_DISABLE_SHFT                                0x1e
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_SSC_NIDEN_DISABLE_BMSK                          0x20000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_SSC_NIDEN_DISABLE_SHFT                                0x1d
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_CAM_ICP_NIDEN_DISABLE_BMSK                      0x10000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_CAM_ICP_NIDEN_DISABLE_SHFT                            0x1c
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_NIDEN_DISABLE_BMSK                      0x8000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_NIDEN_DISABLE_SHFT                           0x1b
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_RSVD3_BMSK                                          0x6000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_RSVD3_SHFT                                               0x19
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_DAP_NIDEN_DISABLE_BMSK                           0x1000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_DAP_NIDEN_DISABLE_SHFT                                0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_APPS_NIDEN_DISABLE_BMSK                           0x800000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_APPS_NIDEN_DISABLE_SHFT                               0x17
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_MSS_DBGEN_DISABLE_BMSK                            0x400000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_MSS_DBGEN_DISABLE_SHFT                                0x16
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_A5X_ISDB_DBGEN_DISABLE_BMSK                       0x200000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_A5X_ISDB_DBGEN_DISABLE_SHFT                           0x15
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_VENUS_0_DBGEN_DISABLE_BMSK                        0x100000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_VENUS_0_DBGEN_DISABLE_SHFT                            0x14
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_SPARE1_DISABLE_BMSK                                0x80000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_SPARE1_DISABLE_SHFT                                   0x13
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_RSVD2_BMSK                                            0x60000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_RSVD2_SHFT                                               0x11
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_DBGEN_DISABLE_BMSK                        0x10000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_DBGEN_DISABLE_SHFT                           0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_WCSS_DBGEN_DISABLE_BMSK                             0x8000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_WCSS_DBGEN_DISABLE_SHFT                                0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_LPASS_TURING_DBGEN_DISABLE_BMSK                     0x4000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_LPASS_TURING_DBGEN_DISABLE_SHFT                        0xe
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_DAP_DBGEN_DISABLE_BMSK                              0x2000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_DAP_DBGEN_DISABLE_SHFT                                 0xd
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_APPS_DBGEN_DISABLE_BMSK                             0x1000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_APPS_DBGEN_DISABLE_SHFT                                0xc
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_DAP_DEVICEEN_DISABLE_BMSK                            0x800
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_DAP_DEVICEEN_DISABLE_SHFT                              0xb
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_RSVD1_BMSK                                              0x400
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_RSVD1_SHFT                                                0xa
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_AOSS_APB_DFD_DISABLE_BMSK                            0x200
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_AOSS_APB_DFD_DISABLE_SHFT                              0x9
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_DEBUG_BUS_DISABLE_BMSK                               0x100
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_DEBUG_BUS_DISABLE_SHFT                                 0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_DCC_DEBUG_DISABLE_BMSK                                0x80
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_DCC_DEBUG_DISABLE_SHFT                                 0x7
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_RSVD0_BMSK                                               0x78
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_RSVD0_SHFT                                                0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QDI_SPMI_DISABLE_BMSK                                     0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QDI_SPMI_DISABLE_SHFT                                     0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_SM_BIST_DISABLE_BMSK                                      0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_SM_BIST_DISABLE_SHFT                                      0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_TIC_DISABLE_BMSK                                          0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_TIC_DISABLE_SHFT                                          0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001b4)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_OFFS                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001b4)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_CE_BAM_DISABLE_BMSK                                0x80000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_CE_BAM_DISABLE_SHFT                                      0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_RSVD1_BMSK                                         0x7ffc0000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_RSVD1_SHFT                                               0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FSM_FUSE_BMSK                               0x38000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FSM_FUSE_SHFT                                   0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_RSVD0_BMSK                                             0x7e00
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_RSVD0_SHFT                                                0x9
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_SPARE0_DISABLE_BMSK                                  0x100
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_SPARE0_DISABLE_SHFT                                    0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_LLCC_DSRW_DISABLE_BMSK                                0x80
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_LLCC_DSRW_DISABLE_SHFT                                 0x7
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_SPARE5_DISABLE_BMSK                                   0x40
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_SPARE5_DISABLE_SHFT                                    0x6
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPIDEN_DISABLE_BMSK                               0x20
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPIDEN_DISABLE_SHFT                                0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_APPS_SPIDEN_DISABLE_BMSK                              0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_APPS_SPIDEN_DISABLE_SHFT                               0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_SPARE4_DISABLE_BMSK                                    0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_SPARE4_DISABLE_SHFT                                    0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_SPARE3_DISABLE_BMSK                                    0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_SPARE3_DISABLE_SHFT                                    0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_SPARE2_DISABLE_BMSK                                    0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_SPARE2_DISABLE_SHFT                                    0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPNIDEN_DISABLE_BMSK                               0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPNIDEN_DISABLE_SHFT                               0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001b8)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_OFFS                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001b8)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_TAP_GEN_SPARE_INSTR_DISABLE_13_0_BMSK              0xfffc0000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_TAP_GEN_SPARE_INSTR_DISABLE_13_0_SHFT                    0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_TAP_INSTR_DISABLE_BMSK                                0x3ffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_TAP_INSTR_DISABLE_SHFT                                    0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001bc)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_OFFS                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001bc)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_SEC_TAP_ACCESS_DISABLE_BMSK                        0xfffc0000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_SEC_TAP_ACCESS_DISABLE_SHFT                              0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_TAP_GEN_SPARE_INSTR_DISABLE_31_14_BMSK                0x3ffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_TAP_GEN_SPARE_INSTR_DISABLE_31_14_SHFT                    0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001c0)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_OFFS                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001c0)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_MODEM_PBL_PATCH_VERSION_BMSK                       0xfe000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_MODEM_PBL_PATCH_VERSION_SHFT                             0x19
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_APPS_PBL_PATCH_VERSION_BMSK                         0x1fc0000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_APPS_PBL_PATCH_VERSION_SHFT                              0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_APPS_PBL_BOOT_SPEED_BMSK                              0x30000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_APPS_PBL_BOOT_SPEED_SHFT                                 0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_MODEM_PBL_BOOT_BMSK                                    0x8000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_MODEM_PBL_BOOT_SHFT                                       0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_RSVD2_BMSK                                             0x4000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_RSVD2_SHFT                                                0xe
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_APPS_BOOT_FROM_ROM_BMSK                                0x2000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_APPS_BOOT_FROM_ROM_SHFT                                   0xd
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_RSVD1_BMSK                                             0x1000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_RSVD1_SHFT                                                0xc
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_MODEM_BOOT_FROM_ROM_BMSK                                0x800
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_MODEM_BOOT_FROM_ROM_SHFT                                  0xb
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_RSVD0_BMSK                                              0x400
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_RSVD0_SHFT                                                0xa
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_FORCE_MSA_AUTH_EN_BMSK                                  0x200
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_FORCE_MSA_AUTH_EN_SHFT                                    0x9
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_ARM_CE_DISABLE_USAGE_BMSK                               0x100
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_ARM_CE_DISABLE_USAGE_SHFT                                 0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_BOOT_ROM_CFG_BMSK                                        0xff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_BOOT_ROM_CFG_SHFT                                         0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001c4)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_OFFS                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001c4)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_APPS_BOOT_TRIGGER_DISABLE_BMSK                     0x80000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_APPS_BOOT_TRIGGER_DISABLE_SHFT                           0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_BMSK                    0x40000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_SHFT                          0x1e
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_XBL_SEC_AUTH_DISABLE_BMSK                          0x20000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_XBL_SEC_AUTH_DISABLE_SHFT                                0x1d
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_MSM_PKG_TYPE_BMSK                                  0x10000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_MSM_PKG_TYPE_SHFT                                        0x1c
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_USB_PHY_TUNING_BMSK                                 0xf000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_USB_PHY_TUNING_SHFT                                      0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_REF_CLK_SEL_BMSK                                     0x800000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_REF_CLK_SEL_SHFT                                         0x17
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_LEGACY_MAV_SECBOOT_BMSK                              0x400000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_LEGACY_MAV_SECBOOT_SHFT                                  0x16
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_FOUNDRY_ID_BMSK                                      0x3c0000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_FOUNDRY_ID_SHFT                                          0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_PLL_CFG_BMSK                                          0x3fff0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_PLL_CFG_SHFT                                              0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_APPS_PBL_PLL_CTRL_BMSK                                    0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_APPS_PBL_PLL_CTRL_SHFT                                    0x0

#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001c8 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_OFFS(n)                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001c8 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_MAXn                                                           5
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_HASH_DATA0_BMSK                                       0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_HASH_DATA0_SHFT                                              0x0

#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001cc + 0x8 * (n))
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_OFFS(n)                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001cc + 0x8 * (n))
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_MAXn                                                           5
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_HASH_DATA1_BMSK                                       0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_HASH_DATA1_SHFT                                              0x0

#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001f8)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001f8)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_RSVD5_BMSK                                               0x80000000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_RSVD5_SHFT                                                     0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_PARTIAL_BIN_BMSK                                         0x70000000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_PARTIAL_BIN_SHFT                                               0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_RSVD4_BMSK                                                0x8000000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_RSVD4_SHFT                                                     0x1b
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_RSVD6_BMSK                                                0x7000000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_RSVD6_SHFT                                                     0x18
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_RSVD3_BMSK                                                 0x800000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_RSVD3_SHFT                                                     0x17
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_MSS_SVS3_DISABLED_BMSK                                     0x400000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_MSS_SVS3_DISABLED_SHFT                                         0x16
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_MSS_SVS2_DISABLED_BMSK                                     0x200000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_MSS_SVS2_DISABLED_SHFT                                         0x15
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_MSS_SVS_DISABLED_BMSK                                      0x100000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_MSS_SVS_DISABLED_SHFT                                          0x14
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_RSVD2_BMSK                                                  0x80000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_RSVD2_SHFT                                                     0x13
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_CX_SVS3_DISABLED_BMSK                                       0x40000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_CX_SVS3_DISABLED_SHFT                                          0x12
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_CX_SVS2_DISABLED_BMSK                                       0x20000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_CX_SVS2_DISABLED_SHFT                                          0x11
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_CX_SVS_DISABLED_BMSK                                        0x10000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_CX_SVS_DISABLED_SHFT                                           0x10
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_LDO_ENABLE_SVSP_BMSK                                         0x8000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_LDO_ENABLE_SVSP_SHFT                                            0xf
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_LDO_ENABLE_SVS3_BMSK                                         0x4000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_LDO_ENABLE_SVS3_SHFT                                            0xe
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_LDO_ENABLE_SVS2_BMSK                                         0x2000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_LDO_ENABLE_SVS2_SHFT                                            0xd
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_LDO_ENABLE_SVS_BMSK                                          0x1000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_LDO_ENABLE_SVS_SHFT                                             0xc
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_MSS_VQ6SS_LDO_VREF_TRIM_BMSK                                  0xf80
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_MSS_VQ6SS_LDO_VREF_TRIM_SHFT                                    0x7
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_RSVD0_BMSK                                                     0x40
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_RSVD0_SHFT                                                      0x6
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_MSS_Q6SS0_LDO_VREF_TRIM_BMSK                                   0x3e
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_MSS_Q6SS0_LDO_VREF_TRIM_SHFT                                    0x1
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_MSS_Q6SS0_LDO_ENABLE_BMSK                                       0x1
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_MSS_Q6SS0_LDO_ENABLE_SHFT                                       0x0

#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001fc)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000001fc)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_RSVD0_BMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_RSVD0_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000200)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000200)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_RSVD0_BMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_RSVD0_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000204)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000204)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_RSVD2_BMSK                                               0x80000000
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_RSVD2_SHFT                                                     0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_REFGEN_BGV_TRIM_BMSK                                     0x7f800000
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_REFGEN_BGV_TRIM_SHFT                                           0x17
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_RSVD0_BMSK                                                 0x7fffff
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_RSVD0_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000208)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000208)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW2_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_RSVD0_BMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_RSVD0_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000020c)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000020c)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW2_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_RSVD0_BMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_RSVD0_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000210)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000210)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW3_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW3_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR0_TARG_VOLT_OFFSET_SVS_BMSK                           0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR0_TARG_VOLT_OFFSET_SVS_SHFT                                 0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR0_TARG_VOLT_OFFSET_NOM_BMSK                            0xf000000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR0_TARG_VOLT_OFFSET_NOM_SHFT                                 0x18
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR0_TARG_VOLT_OFFSET_TUR_BMSK                             0xf00000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR0_TARG_VOLT_OFFSET_TUR_SHFT                                 0x14
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR0_TARG_VOLT_SVS3_BMSK                                    0xf8000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR0_TARG_VOLT_SVS3_SHFT                                        0xf
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR0_TARG_VOLT_SVS_BMSK                                      0x7c00
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR0_TARG_VOLT_SVS_SHFT                                         0xa
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR0_TARG_VOLT_NOM_BMSK                                       0x3e0
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR0_TARG_VOLT_NOM_SHFT                                         0x5
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR0_TARG_VOLT_TUR_BMSK                                        0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR0_TARG_VOLT_TUR_SHFT                                         0x0

#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000214)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000214)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW3_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW3_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR1_TARG_VOLT_SVS3_BMSK                                 0xf8000000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR1_TARG_VOLT_SVS3_SHFT                                       0x1b
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR1_TARG_VOLT_SVS_BMSK                                   0x7c00000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR1_TARG_VOLT_SVS_SHFT                                        0x16
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR1_TARG_VOLT_NOM_BMSK                                    0x3e0000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR1_TARG_VOLT_NOM_SHFT                                        0x11
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR1_TARG_VOLT_TUR_BMSK                                     0x1f000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR1_TARG_VOLT_TUR_SHFT                                         0xc
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR0_AGING_BMSK                                               0xff0
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR0_AGING_SHFT                                                 0x4
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR0_TARG_VOLT_OFFSET_SVS3_BMSK                                 0xf
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR0_TARG_VOLT_OFFSET_SVS3_SHFT                                 0x0

#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000218)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000218)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW4_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW4_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR_REV_BMSK                                             0xe0000000
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR_REV_SHFT                                                   0x1d
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR2_TARG_VOLT_TUR_BMSK                                  0x1f000000
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR2_TARG_VOLT_TUR_SHFT                                        0x18
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR1_AGING_BMSK                                            0xff0000
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR1_AGING_SHFT                                                0x10
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR1_TARG_VOLT_OFFSET_SVS3_BMSK                              0xf000
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR1_TARG_VOLT_OFFSET_SVS3_SHFT                                 0xc
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR1_TARG_VOLT_OFFSET_SVS_BMSK                                0xf00
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR1_TARG_VOLT_OFFSET_SVS_SHFT                                  0x8
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR1_TARG_VOLT_OFFSET_NOM_BMSK                                 0xf0
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR1_TARG_VOLT_OFFSET_NOM_SHFT                                  0x4
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR1_TARG_VOLT_OFFSET_TUR_BMSK                                  0xf
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR1_TARG_VOLT_OFFSET_TUR_SHFT                                  0x0

#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000021c)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000021c)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW4_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW4_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR3_TARG_VOLT_OFFSET_SVS_BMSK                           0x78000000
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR3_TARG_VOLT_OFFSET_SVS_SHFT                                 0x1b
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR3_TARG_VOLT_OFFSET_SVSLUS_BMSK                         0x7800000
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR3_TARG_VOLT_OFFSET_SVSLUS_SHFT                              0x17
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR3_AGING_BMSK                                            0x7f8000
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR3_AGING_SHFT                                                 0xf
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR2_TARG_VOLT_TURL1_BMSK                                    0x7c00
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR2_TARG_VOLT_TURL1_SHFT                                       0xa
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR2_TARG_VOLT_SVSPLUS_BMSK                                   0x3e0
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR2_TARG_VOLT_SVSPLUS_SHFT                                     0x5
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR2_TARG_VOLT_NOM_BMSK                                        0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR2_TARG_VOLT_NOM_SHFT                                         0x0

#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000220)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000220)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW5_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW5_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW5_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW5_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW5_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW5_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR1_TARG_VOLT_TURL1_BMSK                                 0x7c00000
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR1_TARG_VOLT_TURL1_SHFT                                      0x16
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR1_TARG_VOLT_OFFSET_TURL1_BMSK                           0x3c0000
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR1_TARG_VOLT_OFFSET_TURL1_SHFT                               0x12
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR4_TARG_VOLT_NOM_BMSK                                     0x3e000
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR4_TARG_VOLT_NOM_SHFT                                         0xd
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR4_TARG_VOLT_TUR_BMSK                                      0x1f00
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR4_TARG_VOLT_TUR_SHFT                                         0x8
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR3_TARG_VOLT_OFFSET_SVS3_BMSK                                0xf0
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR3_TARG_VOLT_OFFSET_SVS3_SHFT                                 0x4
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR3_TARG_VOLT_OFFSET_SVS2_BMSK                                 0xf
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR3_TARG_VOLT_OFFSET_SVS2_SHFT                                 0x0

#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000224)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000224)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW5_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW5_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW5_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW5_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW5_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW5_MSB_IN)

#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000228)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000228)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW6_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW6_LSB_IN)

#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000022c)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000022c)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW6_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW6_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW6_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW6_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW6_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW6_MSB_IN)

#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000230)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000230)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW7_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW7_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW7_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW7_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW7_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW7_LSB_IN)

#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000234)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000234)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW7_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW7_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW7_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW7_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW7_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW7_MSB_IN)

#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000238)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000238)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW8_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW8_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW8_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW8_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW8_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW8_LSB_IN)

#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000023c)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000023c)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW8_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW8_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW8_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW8_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW8_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW8_MSB_IN)

#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000240)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000240)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW9_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW9_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW9_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW9_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW9_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW9_LSB_IN)

#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000244)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_OFFS                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000244)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW9_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW9_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW9_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW9_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW9_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW9_MSB_IN)

#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000248)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000248)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW10_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW10_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW10_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW10_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW10_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW10_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_SPARE3_0_BMSK                                            0x1e00000
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_SPARE3_0_SHFT                                                 0x15
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_REFCLK_SEL_BMSK                                           0x100000
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_REFCLK_SEL_SHFT                                               0x14
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_CPR_FUSES_467_448_BMSK                                     0xfffff
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_CPR_FUSES_467_448_SHFT                                         0x0

#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000024c)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000024c)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW10_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW10_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW10_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW10_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW10_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW10_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_SPARE0_BMSK                                             0x80000000
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_SPARE0_SHFT                                                   0x1f

#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000250)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000250)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW11_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW11_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW11_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW11_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW11_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW11_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_SPARE0_BMSK                                             0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_SPARE0_SHFT                                                   0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_SW_CAL_REDUN_SEL_BMSK                                    0xe000000
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_SW_CAL_REDUN_SEL_SHFT                                         0x19
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_SRAM_AGING_SENSOR_1_BMSK                                 0x1fe0000
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_SRAM_AGING_SENSOR_1_SHFT                                      0x11
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_SRAM_AGING_SENSOR_0_BMSK                                   0x1fe00
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_SRAM_AGING_SENSOR_0_SHFT                                       0x9
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_RSVD_BMSK                                                    0x1ff
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_RSVD_SHFT                                                      0x0

#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000254)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000254)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW11_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW11_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW11_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW11_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW11_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW11_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_RSVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_RSVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_TSENS1_OFFSET_BMSK                                      0x78000000
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_TSENS1_OFFSET_SHFT                                            0x1b
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_TSENS0_OFFSET_BMSK                                       0x7800000
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_TSENS0_OFFSET_SHFT                                            0x17
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_TSENS0_BASE1_BMSK                                         0x7fe000
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_TSENS0_BASE1_SHFT                                              0xd
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_TSENS0_BASE0_BMSK                                           0x1ff8
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_TSENS0_BASE0_SHFT                                              0x3
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_TSENS_CAL_SEL_BMSK                                             0x7
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_TSENS_CAL_SEL_SHFT                                             0x0

#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000258)
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000258)
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW12_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW12_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW12_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW12_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW12_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW12_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_VSENS_MSS_OFFSET2_BMSK                                  0xfc000000
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_VSENS_MSS_OFFSET2_SHFT                                        0x1a
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_VSENS_MSS_OFFSET1_BMSK                                   0x3f00000
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_VSENS_MSS_OFFSET1_SHFT                                        0x14
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_VSENS_MSS_BASE_BMSK                                        0xff000
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_VSENS_MSS_BASE_SHFT                                            0xc
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_TSENS4_OFFSET_BMSK                                           0xf00
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_TSENS4_OFFSET_SHFT                                             0x8
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_TSENS3_OFFSET_BMSK                                            0xf0
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_TSENS3_OFFSET_SHFT                                             0x4
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_TSENS2_OFFSET_BMSK                                             0xf
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_TSENS2_OFFSET_SHFT                                             0x0

#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000025c)
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000025c)
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW12_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW12_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW12_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW12_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW12_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW12_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_RSVD0_BMSK                                              0x80000000
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_RSVD0_SHFT                                                    0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_VSENS_FUSE1_S4_BMSK                                     0x70000000
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_VSENS_FUSE1_S4_SHFT                                           0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_VSENS_FUSE1_S3_BMSK                                      0xe000000
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_VSENS_FUSE1_S3_SHFT                                           0x19
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_VSENS_FUSE1_S2_BMSK                                      0x1c00000
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_VSENS_FUSE1_S2_SHFT                                           0x16
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_VSENS_FUSE1_S1_BMSK                                       0x380000
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_VSENS_FUSE1_S1_SHFT                                           0x13
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_VSENS_FUSE1_S0_BMSK                                        0x70000
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_VSENS_FUSE1_S0_SHFT                                           0x10
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_VSENS_FUSE2_BMSK                                            0xff00
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_VSENS_FUSE2_SHFT                                               0x8
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_VSENS_FUSE1_BMSK                                              0xff
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_VSENS_FUSE1_SHFT                                               0x0

#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000260)
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000260)
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW13_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW13_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW13_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW13_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW13_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW13_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_VSENS_CX_OFFSET1_3_0_BMSK                               0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_VSENS_CX_OFFSET1_3_0_SHFT                                     0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_VSENS_CX_BASE_BMSK                                       0xff00000
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_VSENS_CX_BASE_SHFT                                            0x14
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_VSENS_FUSE2_S6_BMSK                                        0xc0000
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_VSENS_FUSE2_S6_SHFT                                           0x12
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_VSENS_FUSE2_S5_BMSK                                        0x30000
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_VSENS_FUSE2_S5_SHFT                                           0x10
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_VSENS_FUSE2_S4_BMSK                                         0xc000
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_VSENS_FUSE2_S4_SHFT                                            0xe
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_VSENS_FUSE2_S3_BMSK                                         0x3000
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_VSENS_FUSE2_S3_SHFT                                            0xc
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_VSENS_FUSE2_S2_BMSK                                          0xc00
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_VSENS_FUSE2_S2_SHFT                                            0xa
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_VSENS_FUSE2_S1_BMSK                                          0x300
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_VSENS_FUSE2_S1_SHFT                                            0x8
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_VSENS_FUSE2_S0_BMSK                                           0xc0
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_VSENS_FUSE2_S0_SHFT                                            0x6
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_VSENS_FUSE1_S6_BMSK                                           0x38
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_VSENS_FUSE1_S6_SHFT                                            0x3
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_VSENS_FUSE1_S5_BMSK                                            0x7
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_VSENS_FUSE1_S5_SHFT                                            0x0

#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000264)
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000264)
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW13_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW13_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW13_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW13_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW13_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW13_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_SW_CAL_REDUN_20_0_BMSK                                  0xfffff800
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_SW_CAL_REDUN_20_0_SHFT                                         0xb
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_RSVD0_BMSK                                                   0x700
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_RSVD0_SHFT                                                     0x8
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_VSENS_CX_OFFSET2_BMSK                                         0xfc
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_VSENS_CX_OFFSET2_SHFT                                          0x2
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_VSENS_CX_OFFSET1_5_4_BMSK                                      0x3
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_VSENS_CX_OFFSET1_5_4_SHFT                                      0x0

#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000268)
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000268)
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW14_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW14_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW14_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW14_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW14_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW14_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_SW_CAL_REDUN_52_21_BMSK                                 0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_SW_CAL_REDUN_52_21_SHFT                                        0x0

#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000026c)
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000026c)
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW14_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW14_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW14_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW14_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW14_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW14_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_SW_CAL_REDUN_84_53_BMSK                                 0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_SW_CAL_REDUN_84_53_SHFT                                        0x0

#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000270)
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000270)
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW15_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW15_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW15_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW15_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW15_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW15_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_SW_CAL_REDUN_116_85_BMSK                                0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_SW_CAL_REDUN_116_85_SHFT                                       0x0

#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000274)
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000274)
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW15_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW15_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW15_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW15_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW15_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW15_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_SW_CAL_REDUN_148_117_BMSK                               0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_SW_CAL_REDUN_148_117_SHFT                                      0x0

#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000278)
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000278)
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW16_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW16_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW16_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW16_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW16_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW16_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_SW_CAL_REDUN_180_149_BMSK                               0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_SW_CAL_REDUN_180_149_SHFT                                      0x0

#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000027c)
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000027c)
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW16_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW16_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW16_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW16_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW16_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW16_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_SW_CAL_REDUN_212_181_BMSK                               0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_SW_CAL_REDUN_212_181_SHFT                                      0x0

#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_ADDR(n)                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000280 + 0x8 * (n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_OFFS(n)                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000280 + 0x8 * (n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_MAXn                                                        24
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_REDUN_DATA_BMSK                                     0xffffffff
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_REDUN_DATA_SHFT                                            0x0

#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_ADDR(n)                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000284 + 0x8 * (n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_OFFS(n)                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000284 + 0x8 * (n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_MAXn                                                        24
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_REDUN_DATA_BMSK                                     0xffffffff
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_REDUN_DATA_SHFT                                            0x0

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000348)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_OFFS                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000348)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_RSVD0_BMSK                                      0xf0000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_RSVD0_SHFT                                            0x1c
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_FEATURE_DISABLE_SOFT_BMSK                  0xffffff0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MODEM_FEATURE_DISABLE_SOFT_SHFT                        0x4
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_BMSK                                  0x8
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_SHFT                                  0x3
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_BOOT_ROM_PATCH_DISABLE_BMSK                            0x7
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_BOOT_ROM_PATCH_DISABLE_SHFT                            0x0

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000034c)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_OFFS                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000034c)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_RSVD5_BMSK                                      0xe0000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_RSVD5_SHFT                                            0x1d
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_LLCC_FUSE_CACHE_SIZE_ZERO_BMSK                  0x10000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_LLCC_FUSE_CACHE_SIZE_ZERO_SHFT                        0x1c
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_RSVD4_BMSK                                       0xf800000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_RSVD4_SHFT                                            0x17
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APS_RESET_DISABLE_BMSK                            0x400000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APS_RESET_DISABLE_SHFT                                0x16
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_RSVD3_BMSK                                        0x300000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_RSVD3_SHFT                                            0x14
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_QC_UDK_DISABLE_BMSK                                0x80000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_QC_UDK_DISABLE_SHFT                                   0x13
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_BMSK                             0x7c000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_SHFT                                 0xe
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_RSVD2_BMSK                                          0x2000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_RSVD2_SHFT                                             0xd
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_RSVD1_BMSK                                          0x1000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_RSVD1_SHFT                                             0xc
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_MOCHA_PART_BMSK                                      0x800
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_MOCHA_PART_SHFT                                        0xb
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_NIDNT_DISABLE_BMSK                                   0x400
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_NIDNT_DISABLE_SHFT                                     0xa
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_SMMU_DISABLE_BMSK                                    0x200
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_SMMU_DISABLE_SHFT                                      0x9
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_VENDOR_LOCK_BMSK                                     0x1e0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_VENDOR_LOCK_SHFT                                       0x5
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_BMSK                           0x10
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_SHFT                            0x4
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_EMAC_DISABLE_BMSK                                      0x8
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_EMAC_DISABLE_SHFT                                      0x3
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_RSVD0_BMSK                                             0x4
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_RSVD0_SHFT                                             0x2
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE_BMSK                              0x2
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE_SHFT                              0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_PCIE_0_DISABLE_BMSK                                    0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_PCIE_0_DISABLE_SHFT                                    0x0

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000350)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_OFFS                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000350)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_HARD_11_0_BMSK            0xfff00000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_HARD_11_0_SHFT                  0x14
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_MODEM_TCM_BOOT_DISABLE_BMSK                        0x80000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_MODEM_TCM_BOOT_DISABLE_SHFT                           0x13
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_NAV_DISABLE_BMSK                                   0x40000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_NAV_DISABLE_SHFT                                      0x12
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_RSVD1_BMSK                                         0x38000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_RSVD1_SHFT                                             0xf
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SPARE_BMSK                    0x7fe0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SPARE_SHFT                       0x5
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_RSVD0_BMSK                                            0x10
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_RSVD0_SHFT                                             0x4
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_IU_BMSK                          0xf
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_IU_SHFT                          0x0

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000354)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_OFFS                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000354)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_RMSK                                            0xffff003f
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_RSVD0_BMSK                                      0xfff00000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_RSVD0_SHFT                                            0x14
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_APPS_PLL_CFG_BMSK                                  0xf0000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_APPS_PLL_CFG_SHFT                                     0x10
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_MODEM_FEATURE_DISABLE_HARD_17_12_BMSK                 0x3f
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_MODEM_FEATURE_DISABLE_HARD_17_12_SHFT                  0x0

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000358)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_OFFS                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000358)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_ADDR, HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_RMSK)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_SPNIDEN_DISABLE_BMSK                    0x80000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_SPNIDEN_DISABLE_SHFT                          0x1f
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_MSS_NIDEN_DISABLE_BMSK                       0x40000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_MSS_NIDEN_DISABLE_SHFT                             0x1e
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_SSC_NIDEN_DISABLE_BMSK                       0x20000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_SSC_NIDEN_DISABLE_SHFT                             0x1d
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_CAM_ICP_NIDEN_DISABLE_BMSK                   0x10000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_CAM_ICP_NIDEN_DISABLE_SHFT                         0x1c
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_NIDEN_DISABLE_BMSK                   0x8000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_NIDEN_DISABLE_SHFT                        0x1b
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_RSVD3_BMSK                                       0x6000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_RSVD3_SHFT                                            0x19
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_NIDEN_DISABLE_BMSK                        0x1000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_NIDEN_DISABLE_SHFT                             0x18
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_NIDEN_DISABLE_BMSK                        0x800000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_NIDEN_DISABLE_SHFT                            0x17
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_MSS_DBGEN_DISABLE_BMSK                         0x400000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_MSS_DBGEN_DISABLE_SHFT                             0x16
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_A5X_ISDB_DBGEN_DISABLE_BMSK                    0x200000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_A5X_ISDB_DBGEN_DISABLE_SHFT                        0x15
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_VENUS_0_DBGEN_DISABLE_BMSK                     0x100000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_VENUS_0_DBGEN_DISABLE_SHFT                         0x14
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_SPARE1_DISABLE_BMSK                             0x80000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_SPARE1_DISABLE_SHFT                                0x13
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_RSVD2_BMSK                                         0x60000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_RSVD2_SHFT                                            0x11
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_DBGEN_DISABLE_BMSK                     0x10000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_DBGEN_DISABLE_SHFT                        0x10
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_WCSS_DBGEN_DISABLE_BMSK                          0x8000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_WCSS_DBGEN_DISABLE_SHFT                             0xf
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_LPASS_TURING_DBGEN_DISABLE_BMSK                  0x4000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_LPASS_TURING_DBGEN_DISABLE_SHFT                     0xe
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_DBGEN_DISABLE_BMSK                           0x2000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_DBGEN_DISABLE_SHFT                              0xd
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_DBGEN_DISABLE_BMSK                          0x1000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_DBGEN_DISABLE_SHFT                             0xc
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_DEVICEEN_DISABLE_BMSK                         0x800
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_DEVICEEN_DISABLE_SHFT                           0xb
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_RSVD1_BMSK                                           0x400
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_RSVD1_SHFT                                             0xa
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_AOSS_APB_DFD_DISABLE_BMSK                         0x200
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_AOSS_APB_DFD_DISABLE_SHFT                           0x9
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_DEBUG_BUS_DISABLE_BMSK                            0x100
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_DEBUG_BUS_DISABLE_SHFT                              0x8
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_DCC_DEBUG_DISABLE_BMSK                             0x80
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_DCC_DEBUG_DISABLE_SHFT                              0x7
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_RSVD0_BMSK                                            0x78
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_RSVD0_SHFT                                             0x3
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QDI_SPMI_DISABLE_BMSK                                  0x4
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QDI_SPMI_DISABLE_SHFT                                  0x2
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_SM_BIST_DISABLE_BMSK                                   0x2
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_SM_BIST_DISABLE_SHFT                                   0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_TIC_DISABLE_BMSK                                       0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_TIC_DISABLE_SHFT                                       0x0

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000035c)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_OFFS                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000035c)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_ADDR, HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_RMSK)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_CE_BAM_DISABLE_BMSK                             0x80000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_CE_BAM_DISABLE_SHFT                                   0x1f
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_RSVD1_BMSK                                      0x7ffc0000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_RSVD1_SHFT                                            0x12
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FSM_FUSE_BMSK                            0x38000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FSM_FUSE_SHFT                                0xf
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_RSVD0_BMSK                                          0x7e00
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_RSVD0_SHFT                                             0x9
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE0_DISABLE_BMSK                               0x100
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE0_DISABLE_SHFT                                 0x8
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_LLCC_DSRW_DISABLE_BMSK                             0x80
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_LLCC_DSRW_DISABLE_SHFT                              0x7
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE5_DISABLE_BMSK                                0x40
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE5_DISABLE_SHFT                                 0x6
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPIDEN_DISABLE_BMSK                            0x20
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPIDEN_DISABLE_SHFT                             0x5
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_APPS_SPIDEN_DISABLE_BMSK                           0x10
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_APPS_SPIDEN_DISABLE_SHFT                            0x4
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE4_DISABLE_BMSK                                 0x8
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE4_DISABLE_SHFT                                 0x3
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE3_DISABLE_BMSK                                 0x4
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE3_DISABLE_SHFT                                 0x2
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE2_DISABLE_BMSK                                 0x2
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE2_DISABLE_SHFT                                 0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPNIDEN_DISABLE_BMSK                            0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPNIDEN_DISABLE_SHFT                            0x0

#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000002e0 + 0x8 * (n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_OFFS(n)                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000002e0 + 0x8 * (n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_MAXn                                                          18
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_ADDR(n), HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_RMSK)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_INI(n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_QC_SPARE_BMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_QC_SPARE_SHFT                                                0x0

#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000002e4 + 0x8 * (n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_OFFS(n)                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000002e4 + 0x8 * (n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_MAXn                                                          18
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_ADDR(n), HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_RMSK)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_INI(n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_RSVD0_BMSK                                            0x80000000
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_RSVD0_SHFT                                                  0x1f
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_FEC_VALUE_BMSK                                        0x7f000000
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_FEC_VALUE_SHFT                                              0x18
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_QC_SPARE_BMSK                                           0xffffff
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_QC_SPARE_SHFT                                                0x0

#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n)                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000378 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_OFFS(n)                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000378 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_MAXn                                                 1
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_KEY_DATA0_BMSK                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_KEY_DATA0_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n)                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000037c + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_OFFS(n)                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000037c + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_MAXn                                                 1
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RSVD1_BMSK                                  0x80000000
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RSVD1_SHFT                                        0x1f
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_FEC_VALUE_BMSK                              0x7f000000
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_FEC_VALUE_SHFT                                    0x18
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_KEY_DATA1_BMSK                                0xffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_KEY_DATA1_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000388)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_OFFS                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000388)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR, HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RSVD0_BMSK                                  0xffff0000
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RSVD0_SHFT                                        0x10
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_KEY_DATA0_BMSK                                  0xffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_KEY_DATA0_SHFT                                     0x0

#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000038c)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_OFFS                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000038c)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR, HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD1_BMSK                                  0x80000000
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD1_SHFT                                        0x1f
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_FEC_VALUE_BMSK                              0x7f000000
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_FEC_VALUE_SHFT                                    0x18
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD0_BMSK                                    0xffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD0_SHFT                                         0x0

#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_ADDR(n)                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000390 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_OFFS(n)                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000390 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_MAXn                                                       1
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT4_BMSK                                    0xff000000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT4_SHFT                                          0x18
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT3_BMSK                                      0xff0000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT3_SHFT                                          0x10
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT2_BMSK                                        0xff00
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT2_SHFT                                           0x8
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT1_BMSK                                          0xff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT1_SHFT                                           0x0

#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_ADDR(n)                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000394 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_OFFS(n)                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000394 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_MAXn                                                       1
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_RSVD1_BMSK                                        0x80000000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_RSVD1_SHFT                                              0x1f
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_FEC_VALUE_BMSK                                    0x7f000000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_FEC_VALUE_SHFT                                          0x18
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT7_BMSK                                      0xff0000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT7_SHFT                                          0x10
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT6_BMSK                                        0xff00
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT6_SHFT                                           0x8
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT5_BMSK                                          0xff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT5_SHFT                                           0x0

#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003a0 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_OFFS(n)                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003a0 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                    0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                             3
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                          0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                                 0x0

#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003a4 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_OFFS(n)                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003a4 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                    0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                             3
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RSVD1_BMSK                              0x80000000
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RSVD1_SHFT                                    0x1f
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_BMSK                          0x7f000000
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_SHFT                                0x18
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                            0xffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                                 0x0

#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003c0)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_OFFS                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003c0)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_RMSK                                    0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_RMSK)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_BMSK                          0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_SHFT                                 0x0

#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003c4)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_OFFS                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003c4)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RMSK                                    0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RMSK)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RSVD1_BMSK                              0x80000000
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RSVD1_SHFT                                    0x1f
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_FEC_VALUE_BMSK                          0x7f000000
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_FEC_VALUE_SHFT                                0x18
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_BMSK                                0xffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_SHFT                                     0x0

#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003c8 + 0x8 * (n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_OFFS(n)                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003c8 + 0x8 * (n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                    0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                             3
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                          0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                                 0x0

#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003cc + 0x8 * (n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_OFFS(n)                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003cc + 0x8 * (n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                    0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                             3
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RSVD1_BMSK                              0x80000000
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RSVD1_SHFT                                    0x1f
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_BMSK                          0x7f000000
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_SHFT                                0x18
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                            0xffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                                 0x0

#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003e8)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_OFFS                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003e8)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_RMSK                                    0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_RMSK)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_BMSK                          0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_SHFT                                 0x0

#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003ec)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_OFFS                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003ec)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RMSK                                    0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RMSK)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD1_BMSK                              0x80000000
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD1_SHFT                                    0x1f
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_FEC_VALUE_BMSK                          0x7f000000
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_FEC_VALUE_SHFT                                0x18
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_BMSK                                0xffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_SHFT                                     0x0

#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n)                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003f0 + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_OFFS(n)                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003f0 + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_MAXn                                                         39
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_PATCH_DATA_BMSK                                      0xffffffff
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_PATCH_DATA_SHFT                                             0x0

#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n)                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003f4 + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_OFFS(n)                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003f4 + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_MAXn                                                         39
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RSVD1_BMSK                                           0x80000000
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RSVD1_SHFT                                                 0x1f
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_FEC_VALUE_BMSK                                       0x7f000000
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_FEC_VALUE_SHFT                                             0x18
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RSVD0_BMSK                                             0xfe0000
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RSVD0_SHFT                                                 0x11
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_PATCH_ADDR_BMSK                                         0x1fffe
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_PATCH_ADDR_SHFT                                             0x1
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_PATCH_EN_BMSK                                               0x1
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_PATCH_EN_SHFT                                               0x0

#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n)                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000530 + 0x8 * (n))
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_OFFS(n)                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000530 + 0x8 * (n))
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_RMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_MAXn                                                    1
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_KEY_DATA0_BMSK                                 0xffffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_KEY_DATA0_SHFT                                        0x0

#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n)                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000534 + 0x8 * (n))
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_OFFS(n)                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000534 + 0x8 * (n))
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_RMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_MAXn                                                    1
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_RSVD1_BMSK                                     0x80000000
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_RSVD1_SHFT                                           0x1f
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_FEC_VALUE_BMSK                                 0x7f000000
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_FEC_VALUE_SHFT                                       0x18
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_KEY_DATA1_BMSK                                   0xffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_KEY_DATA1_SHFT                                        0x0

#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000540)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_OFFS                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000540)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_RMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR, HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_RMSK)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_RSVD0_BMSK                                     0xffff0000
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_RSVD0_SHFT                                           0x10
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_KEY_DATA0_BMSK                                     0xffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_KEY_DATA0_SHFT                                        0x0

#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000544)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_OFFS                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000544)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_RMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR, HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_RMSK)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD1_BMSK                                     0x80000000
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD1_SHFT                                           0x1f
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_FEC_VALUE_BMSK                                 0x7f000000
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_FEC_VALUE_SHFT                                       0x18
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD0_BMSK                                       0xffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD0_SHFT                                            0x0

#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_ADDR(n)                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000548 + 0x8 * (n))
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_OFFS(n)                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000548 + 0x8 * (n))
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_MAXn                                                      3
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_USER_DATA_KEY_BMSK                               0xffffffff
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_LSB_USER_DATA_KEY_SHFT                                      0x0

#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_ADDR(n)                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000054c + 0x8 * (n))
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_OFFS(n)                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000054c + 0x8 * (n))
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_MAXn                                                      3
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_RSVD1_BMSK                                       0x80000000
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_RSVD1_SHFT                                             0x1f
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_FEC_VALUE_BMSK                                   0x7f000000
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_FEC_VALUE_SHFT                                         0x18
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_USER_DATA_KEY_BMSK                                 0xffffff
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROWn_MSB_USER_DATA_KEY_SHFT                                      0x0

#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000568)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00000568)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_ADDR, HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_RMSK)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_USER_DATA_KEY_BMSK                               0xffffffff
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_LSB_USER_DATA_KEY_SHFT                                      0x0

#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000056c)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_OFFS                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000056c)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_ADDR, HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_RMSK)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_RSVD1_BMSK                                       0x80000000
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_RSVD1_SHFT                                             0x1f
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_FEC_VALUE_BMSK                                   0x7f000000
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_FEC_VALUE_SHFT                                         0x18
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_RSVD0_BMSK                                         0xffffff
#define HWIO_QFPROM_RAW_USER_DATA_KEY_ROW4_MSB_RSVD0_SHFT                                              0x0

#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_ADDR(n)                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003d0 + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_OFFS(n)                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003d0 + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_MAXn                                                    30
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_OEM_SPARE_BMSK                                  0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_OEM_SPARE_SHFT                                         0x0

#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_ADDR(n)                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003d4 + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_OFFS(n)                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003d4 + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_MAXn                                                    30
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_OEM_SPARE_BMSK                                  0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_OEM_SPARE_SHFT                                         0x0

#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_ADDR(n)                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003d8 + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_OFFS(n)                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003d8 + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_MAXn                                                    30
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_OEM_SPARE_BMSK                                  0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_OEM_SPARE_SHFT                                         0x0

#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_ADDR(n)                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003dc + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_OFFS(n)                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000003dc + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_MAXn                                                    30
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_OEM_SPARE_BMSK                                  0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_OEM_SPARE_SHFT                                         0x0

#define HWIO_QFPROM_BLOW_TIMER_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000203c)
#define HWIO_QFPROM_BLOW_TIMER_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000203c)
#define HWIO_QFPROM_BLOW_TIMER_RMSK                                                                  0xfff
#define HWIO_QFPROM_BLOW_TIMER_IN          \
        in_dword_masked(HWIO_QFPROM_BLOW_TIMER_ADDR, HWIO_QFPROM_BLOW_TIMER_RMSK)
#define HWIO_QFPROM_BLOW_TIMER_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BLOW_TIMER_ADDR, m)
#define HWIO_QFPROM_BLOW_TIMER_OUT(v)      \
        out_dword(HWIO_QFPROM_BLOW_TIMER_ADDR,v)
#define HWIO_QFPROM_BLOW_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_BLOW_TIMER_ADDR,m,v,HWIO_QFPROM_BLOW_TIMER_IN)
#define HWIO_QFPROM_BLOW_TIMER_BLOW_TIMER_BMSK                                                       0xfff
#define HWIO_QFPROM_BLOW_TIMER_BLOW_TIMER_SHFT                                                         0x0

#define HWIO_QFPROM_TEST_CTRL_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002040)
#define HWIO_QFPROM_TEST_CTRL_OFFS                                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002040)
#define HWIO_QFPROM_TEST_CTRL_RMSK                                                                     0xf
#define HWIO_QFPROM_TEST_CTRL_IN          \
        in_dword_masked(HWIO_QFPROM_TEST_CTRL_ADDR, HWIO_QFPROM_TEST_CTRL_RMSK)
#define HWIO_QFPROM_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_TEST_CTRL_ADDR, m)
#define HWIO_QFPROM_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_QFPROM_TEST_CTRL_ADDR,v)
#define HWIO_QFPROM_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_TEST_CTRL_ADDR,m,v,HWIO_QFPROM_TEST_CTRL_IN)
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_ROM_BMSK                                                         0x8
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_ROM_SHFT                                                         0x3
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_WL_BMSK                                                          0x4
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_WL_SHFT                                                          0x2
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_BL_BMSK                                                          0x2
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_BL_SHFT                                                          0x1
#define HWIO_QFPROM_TEST_CTRL_EN_FUSE_RES_MEAS_BMSK                                                    0x1
#define HWIO_QFPROM_TEST_CTRL_EN_FUSE_RES_MEAS_SHFT                                                    0x0

#define HWIO_QFPROM_ACCEL_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002044)
#define HWIO_QFPROM_ACCEL_OFFS                                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002044)
#define HWIO_QFPROM_ACCEL_RMSK                                                                       0xfff
#define HWIO_QFPROM_ACCEL_IN          \
        in_dword_masked(HWIO_QFPROM_ACCEL_ADDR, HWIO_QFPROM_ACCEL_RMSK)
#define HWIO_QFPROM_ACCEL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_ACCEL_ADDR, m)
#define HWIO_QFPROM_ACCEL_OUT(v)      \
        out_dword(HWIO_QFPROM_ACCEL_ADDR,v)
#define HWIO_QFPROM_ACCEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_ACCEL_ADDR,m,v,HWIO_QFPROM_ACCEL_IN)
#define HWIO_QFPROM_ACCEL_QFPROM_GATELAST_BMSK                                                       0x800
#define HWIO_QFPROM_ACCEL_QFPROM_GATELAST_SHFT                                                         0xb
#define HWIO_QFPROM_ACCEL_QFPROM_TRIPPT_SEL_BMSK                                                     0x700
#define HWIO_QFPROM_ACCEL_QFPROM_TRIPPT_SEL_SHFT                                                       0x8
#define HWIO_QFPROM_ACCEL_QFPROM_ACCEL_BMSK                                                           0xff
#define HWIO_QFPROM_ACCEL_QFPROM_ACCEL_SHFT                                                            0x0

#define HWIO_QFPROM_BLOW_STATUS_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002048)
#define HWIO_QFPROM_BLOW_STATUS_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002048)
#define HWIO_QFPROM_BLOW_STATUS_RMSK                                                                   0x3
#define HWIO_QFPROM_BLOW_STATUS_IN          \
        in_dword_masked(HWIO_QFPROM_BLOW_STATUS_ADDR, HWIO_QFPROM_BLOW_STATUS_RMSK)
#define HWIO_QFPROM_BLOW_STATUS_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BLOW_STATUS_ADDR, m)
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_WR_ERR_BMSK                                                     0x2
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_WR_ERR_SHFT                                                     0x1
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_BUSY_BMSK                                                       0x1
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_BUSY_SHFT                                                       0x0

#define HWIO_QFPROM_ROM_ERROR_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000204c)
#define HWIO_QFPROM_ROM_ERROR_OFFS                                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000204c)
#define HWIO_QFPROM_ROM_ERROR_RMSK                                                                     0x1
#define HWIO_QFPROM_ROM_ERROR_IN          \
        in_dword_masked(HWIO_QFPROM_ROM_ERROR_ADDR, HWIO_QFPROM_ROM_ERROR_RMSK)
#define HWIO_QFPROM_ROM_ERROR_INM(m)      \
        in_dword_masked(HWIO_QFPROM_ROM_ERROR_ADDR, m)
#define HWIO_QFPROM_ROM_ERROR_ERROR_BMSK                                                               0x1
#define HWIO_QFPROM_ROM_ERROR_ERROR_SHFT                                                               0x0

#define HWIO_QFPROM0_MATCH_STATUS_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002050)
#define HWIO_QFPROM0_MATCH_STATUS_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002050)
#define HWIO_QFPROM0_MATCH_STATUS_RMSK                                                          0xffffffff
#define HWIO_QFPROM0_MATCH_STATUS_IN          \
        in_dword_masked(HWIO_QFPROM0_MATCH_STATUS_ADDR, HWIO_QFPROM0_MATCH_STATUS_RMSK)
#define HWIO_QFPROM0_MATCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_QFPROM0_MATCH_STATUS_ADDR, m)
#define HWIO_QFPROM0_MATCH_STATUS_FLAG_BMSK                                                     0xffffffff
#define HWIO_QFPROM0_MATCH_STATUS_FLAG_SHFT                                                            0x0

#define HWIO_QFPROM1_MATCH_STATUS_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002054)
#define HWIO_QFPROM1_MATCH_STATUS_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002054)
#define HWIO_QFPROM1_MATCH_STATUS_RMSK                                                          0xffffffff
#define HWIO_QFPROM1_MATCH_STATUS_IN          \
        in_dword_masked(HWIO_QFPROM1_MATCH_STATUS_ADDR, HWIO_QFPROM1_MATCH_STATUS_RMSK)
#define HWIO_QFPROM1_MATCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_QFPROM1_MATCH_STATUS_ADDR, m)
#define HWIO_QFPROM1_MATCH_STATUS_FLAG_BMSK                                                     0xffffffff
#define HWIO_QFPROM1_MATCH_STATUS_FLAG_SHFT                                                            0x0

#define HWIO_FEC_ESR_ADDR                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002058)
#define HWIO_FEC_ESR_OFFS                                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002058)
#define HWIO_FEC_ESR_RMSK                                                                           0x2fdf
#define HWIO_FEC_ESR_IN          \
        in_dword_masked(HWIO_FEC_ESR_ADDR, HWIO_FEC_ESR_RMSK)
#define HWIO_FEC_ESR_INM(m)      \
        in_dword_masked(HWIO_FEC_ESR_ADDR, m)
#define HWIO_FEC_ESR_OUT(v)      \
        out_dword(HWIO_FEC_ESR_ADDR,v)
#define HWIO_FEC_ESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_FEC_ESR_ADDR,m,v,HWIO_FEC_ESR_IN)
#define HWIO_FEC_ESR_CORR_SW_ACC_BMSK                                                               0x2000
#define HWIO_FEC_ESR_CORR_SW_ACC_SHFT                                                                  0xd
#define HWIO_FEC_ESR_CORR_SECURE_CHANNEL_BMSK                                                        0x800
#define HWIO_FEC_ESR_CORR_SECURE_CHANNEL_SHFT                                                          0xb
#define HWIO_FEC_ESR_CORR_BOOT_ROM_BMSK                                                              0x400
#define HWIO_FEC_ESR_CORR_BOOT_ROM_SHFT                                                                0xa
#define HWIO_FEC_ESR_CORR_FUSE_SENSE_BMSK                                                            0x200
#define HWIO_FEC_ESR_CORR_FUSE_SENSE_SHFT                                                              0x9
#define HWIO_FEC_ESR_CORR_MULT_BMSK                                                                  0x100
#define HWIO_FEC_ESR_CORR_MULT_SHFT                                                                    0x8
#define HWIO_FEC_ESR_CORR_SEEN_BMSK                                                                   0x80
#define HWIO_FEC_ESR_CORR_SEEN_SHFT                                                                    0x7
#define HWIO_FEC_ESR_ERR_SW_ACC_BMSK                                                                  0x40
#define HWIO_FEC_ESR_ERR_SW_ACC_SHFT                                                                   0x6
#define HWIO_FEC_ESR_ERR_SECURE_CHANNEL_BMSK                                                          0x10
#define HWIO_FEC_ESR_ERR_SECURE_CHANNEL_SHFT                                                           0x4
#define HWIO_FEC_ESR_ERR_BOOT_ROM_BMSK                                                                 0x8
#define HWIO_FEC_ESR_ERR_BOOT_ROM_SHFT                                                                 0x3
#define HWIO_FEC_ESR_ERR_FUSE_SENSE_BMSK                                                               0x4
#define HWIO_FEC_ESR_ERR_FUSE_SENSE_SHFT                                                               0x2
#define HWIO_FEC_ESR_ERR_MULT_BMSK                                                                     0x2
#define HWIO_FEC_ESR_ERR_MULT_SHFT                                                                     0x1
#define HWIO_FEC_ESR_ERR_SEEN_BMSK                                                                     0x1
#define HWIO_FEC_ESR_ERR_SEEN_SHFT                                                                     0x0

#define HWIO_FEC_EAR_ADDR                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000205c)
#define HWIO_FEC_EAR_OFFS                                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000205c)
#define HWIO_FEC_EAR_RMSK                                                                       0xffffffff
#define HWIO_FEC_EAR_IN          \
        in_dword_masked(HWIO_FEC_EAR_ADDR, HWIO_FEC_EAR_RMSK)
#define HWIO_FEC_EAR_INM(m)      \
        in_dword_masked(HWIO_FEC_EAR_ADDR, m)
#define HWIO_FEC_EAR_CORR_ADDR_BMSK                                                             0xffff0000
#define HWIO_FEC_EAR_CORR_ADDR_SHFT                                                                   0x10
#define HWIO_FEC_EAR_ERR_ADDR_BMSK                                                                  0xffff
#define HWIO_FEC_EAR_ERR_ADDR_SHFT                                                                     0x0

#define HWIO_QFPROM_BIST_CTRL_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002060)
#define HWIO_QFPROM_BIST_CTRL_OFFS                                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002060)
#define HWIO_QFPROM_BIST_CTRL_RMSK                                                                    0xff
#define HWIO_QFPROM_BIST_CTRL_IN          \
        in_dword_masked(HWIO_QFPROM_BIST_CTRL_ADDR, HWIO_QFPROM_BIST_CTRL_RMSK)
#define HWIO_QFPROM_BIST_CTRL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BIST_CTRL_ADDR, m)
#define HWIO_QFPROM_BIST_CTRL_OUT(v)      \
        out_dword(HWIO_QFPROM_BIST_CTRL_ADDR,v)
#define HWIO_QFPROM_BIST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_BIST_CTRL_ADDR,m,v,HWIO_QFPROM_BIST_CTRL_IN)
#define HWIO_QFPROM_BIST_CTRL_AUTH_REGION_BMSK                                                        0xfc
#define HWIO_QFPROM_BIST_CTRL_AUTH_REGION_SHFT                                                         0x2
#define HWIO_QFPROM_BIST_CTRL_SHA_ENABLE_BMSK                                                          0x2
#define HWIO_QFPROM_BIST_CTRL_SHA_ENABLE_SHFT                                                          0x1
#define HWIO_QFPROM_BIST_CTRL_START_BMSK                                                               0x1
#define HWIO_QFPROM_BIST_CTRL_START_SHFT                                                               0x0

#define HWIO_QFPROM_BIST_ERROR0_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002064)
#define HWIO_QFPROM_BIST_ERROR0_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002064)
#define HWIO_QFPROM_BIST_ERROR0_RMSK                                                            0xffffffff
#define HWIO_QFPROM_BIST_ERROR0_IN          \
        in_dword_masked(HWIO_QFPROM_BIST_ERROR0_ADDR, HWIO_QFPROM_BIST_ERROR0_RMSK)
#define HWIO_QFPROM_BIST_ERROR0_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BIST_ERROR0_ADDR, m)
#define HWIO_QFPROM_BIST_ERROR0_ERROR_BMSK                                                      0xffffffff
#define HWIO_QFPROM_BIST_ERROR0_ERROR_SHFT                                                             0x0

#define HWIO_QFPROM_BIST_ERROR1_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002068)
#define HWIO_QFPROM_BIST_ERROR1_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002068)
#define HWIO_QFPROM_BIST_ERROR1_RMSK                                                            0xffffffff
#define HWIO_QFPROM_BIST_ERROR1_IN          \
        in_dword_masked(HWIO_QFPROM_BIST_ERROR1_ADDR, HWIO_QFPROM_BIST_ERROR1_RMSK)
#define HWIO_QFPROM_BIST_ERROR1_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BIST_ERROR1_ADDR, m)
#define HWIO_QFPROM_BIST_ERROR1_ERROR_BMSK                                                      0xffffffff
#define HWIO_QFPROM_BIST_ERROR1_ERROR_SHFT                                                             0x0

#define HWIO_QFPROM_HASH_SIGNATUREn_ADDR(n)                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000206c + 0x4 * (n))
#define HWIO_QFPROM_HASH_SIGNATUREn_OFFS(n)                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000206c + 0x4 * (n))
#define HWIO_QFPROM_HASH_SIGNATUREn_RMSK                                                        0xffffffff
#define HWIO_QFPROM_HASH_SIGNATUREn_MAXn                                                                 7
#define HWIO_QFPROM_HASH_SIGNATUREn_INI(n)        \
        in_dword_masked(HWIO_QFPROM_HASH_SIGNATUREn_ADDR(n), HWIO_QFPROM_HASH_SIGNATUREn_RMSK)
#define HWIO_QFPROM_HASH_SIGNATUREn_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_HASH_SIGNATUREn_ADDR(n), mask)
#define HWIO_QFPROM_HASH_SIGNATUREn_HASH_VALUE_BMSK                                             0xffffffff
#define HWIO_QFPROM_HASH_SIGNATUREn_HASH_VALUE_SHFT                                                    0x0

#define HWIO_HW_KEY_STATUS_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000208c)
#define HWIO_HW_KEY_STATUS_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000208c)
#define HWIO_HW_KEY_STATUS_RMSK                                                                      0x7ff
#define HWIO_HW_KEY_STATUS_IN          \
        in_dword_masked(HWIO_HW_KEY_STATUS_ADDR, HWIO_HW_KEY_STATUS_RMSK)
#define HWIO_HW_KEY_STATUS_INM(m)      \
        in_dword_masked(HWIO_HW_KEY_STATUS_ADDR, m)
#define HWIO_HW_KEY_STATUS_MSA_SECURE_BMSK                                                           0x400
#define HWIO_HW_KEY_STATUS_MSA_SECURE_SHFT                                                             0xa
#define HWIO_HW_KEY_STATUS_APPS_SECURE_BMSK                                                          0x200
#define HWIO_HW_KEY_STATUS_APPS_SECURE_SHFT                                                            0x9
#define HWIO_HW_KEY_STATUS_KDF_AND_HW_KEY_SHIFT_DONE_BMSK                                            0x100
#define HWIO_HW_KEY_STATUS_KDF_AND_HW_KEY_SHIFT_DONE_SHFT                                              0x8
#define HWIO_HW_KEY_STATUS_HW_KEY_SHIFT_DONE_BMSK                                                     0x80
#define HWIO_HW_KEY_STATUS_HW_KEY_SHIFT_DONE_SHFT                                                      0x7
#define HWIO_HW_KEY_STATUS_FUSE_SENSE_DONE_BMSK                                                       0x40
#define HWIO_HW_KEY_STATUS_FUSE_SENSE_DONE_SHFT                                                        0x6
#define HWIO_HW_KEY_STATUS_CRI_CM_BOOT_DONE_BMSK                                                      0x20
#define HWIO_HW_KEY_STATUS_CRI_CM_BOOT_DONE_SHFT                                                       0x5
#define HWIO_HW_KEY_STATUS_KDF_DONE_BMSK                                                              0x10
#define HWIO_HW_KEY_STATUS_KDF_DONE_SHFT                                                               0x4
#define HWIO_HW_KEY_STATUS_MSA_KEYS_BLOCKED_BMSK                                                       0x8
#define HWIO_HW_KEY_STATUS_MSA_KEYS_BLOCKED_SHFT                                                       0x3
#define HWIO_HW_KEY_STATUS_APPS_KEYS_BLOCKED_BMSK                                                      0x4
#define HWIO_HW_KEY_STATUS_APPS_KEYS_BLOCKED_SHFT                                                      0x2
#define HWIO_HW_KEY_STATUS_SEC_KEY_DERIVATION_KEY_BLOWN_BMSK                                           0x2
#define HWIO_HW_KEY_STATUS_SEC_KEY_DERIVATION_KEY_BLOWN_SHFT                                           0x1
#define HWIO_HW_KEY_STATUS_PRI_KEY_DERIVATION_KEY_BLOWN_BMSK                                           0x1
#define HWIO_HW_KEY_STATUS_PRI_KEY_DERIVATION_KEY_BLOWN_SHFT                                           0x0

#define HWIO_RESET_JDR_STATUS_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002090)
#define HWIO_RESET_JDR_STATUS_OFFS                                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002090)
#define HWIO_RESET_JDR_STATUS_RMSK                                                                     0x3
#define HWIO_RESET_JDR_STATUS_IN          \
        in_dword_masked(HWIO_RESET_JDR_STATUS_ADDR, HWIO_RESET_JDR_STATUS_RMSK)
#define HWIO_RESET_JDR_STATUS_INM(m)      \
        in_dword_masked(HWIO_RESET_JDR_STATUS_ADDR, m)
#define HWIO_RESET_JDR_STATUS_FORCE_RESET_BMSK                                                         0x2
#define HWIO_RESET_JDR_STATUS_FORCE_RESET_SHFT                                                         0x1
#define HWIO_RESET_JDR_STATUS_DISABLE_SYSTEM_RESET_BMSK                                                0x1
#define HWIO_RESET_JDR_STATUS_DISABLE_SYSTEM_RESET_SHFT                                                0x0

#define HWIO_ATPG_JDR_STATUS_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002094)
#define HWIO_ATPG_JDR_STATUS_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002094)
#define HWIO_ATPG_JDR_STATUS_RMSK                                                                      0x1
#define HWIO_ATPG_JDR_STATUS_IN          \
        in_dword_masked(HWIO_ATPG_JDR_STATUS_ADDR, HWIO_ATPG_JDR_STATUS_RMSK)
#define HWIO_ATPG_JDR_STATUS_INM(m)      \
        in_dword_masked(HWIO_ATPG_JDR_STATUS_ADDR, m)
#define HWIO_ATPG_JDR_STATUS_FUSE_SENSE_ATPG_CTL_BMSK                                                  0x1
#define HWIO_ATPG_JDR_STATUS_FUSE_SENSE_ATPG_CTL_SHFT                                                  0x0

#define HWIO_FEAT_PROV_OUTn_ADDR(n)                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002098 + 0x4 * (n))
#define HWIO_FEAT_PROV_OUTn_OFFS(n)                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00002098 + 0x4 * (n))
#define HWIO_FEAT_PROV_OUTn_RMSK                                                                0xffffffff
#define HWIO_FEAT_PROV_OUTn_MAXn                                                                         3
#define HWIO_FEAT_PROV_OUTn_INI(n)        \
        in_dword_masked(HWIO_FEAT_PROV_OUTn_ADDR(n), HWIO_FEAT_PROV_OUTn_RMSK)
#define HWIO_FEAT_PROV_OUTn_INMI(n,mask)    \
        in_dword_masked(HWIO_FEAT_PROV_OUTn_ADDR(n), mask)
#define HWIO_FEAT_PROV_OUTn_FEAT_PROV_OUT_VALUE_BMSK                                            0xffffffff
#define HWIO_FEAT_PROV_OUTn_FEAT_PROV_OUT_VALUE_SHFT                                                   0x0

#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000020a8 + 0x4 * (n))
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_OFFS(n)                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000020a8 + 0x4 * (n))
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_RMSK                                                  0xffffffff
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_MAXn                                                           3
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_INI(n)        \
        in_dword_masked(HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_ADDR(n), HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_RMSK)
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_INMI(n,mask)    \
        in_dword_masked(HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_ADDR(n), mask)
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_SEC_CTRL_MISC_CONFIG_STATUS_VALUE_BMSK                0xffffffff
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_SEC_CTRL_MISC_CONFIG_STATUS_VALUE_SHFT                       0x0

#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_ADDR(n)                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004000 + 0x4 * (n))
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_OFFS(n)                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004000 + 0x4 * (n))
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_MAXn                                                           71
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_ADDR(n), HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_RMSK)
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_ADDR(n), mask)
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_CRI_CM_PRIVATE_BMSK                                    0xffffffff
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_CRI_CM_PRIVATE_SHFT                                           0x0

#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004120)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004120)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_RSVD0_BMSK                                            0xfffffff0
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_RSVD0_SHFT                                                   0x4
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_ROOT_CERT_ACTIVATION_LIST_BMSK                               0xf
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_LSB_ROOT_CERT_ACTIVATION_LIST_SHFT                               0x0

#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004124)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004124)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_RSVD1_BMSK                                            0xfffffffe
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_RSVD1_SHFT                                                   0x1
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_CURRENT_UIE_KEY_SEL_BMSK                                     0x1
#define HWIO_QFPROM_CORR_MRC_2_0_ROW0_MSB_CURRENT_UIE_KEY_SEL_SHFT                                     0x0

#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004128)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004128)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_RSVD0_BMSK                                            0xfffffff0
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_RSVD0_SHFT                                                   0x4
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_ROOT_CERT_REVOCATION_LIST_BMSK                               0xf
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_LSB_ROOT_CERT_REVOCATION_LIST_SHFT                               0x0

#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000412c)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_OFFS                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000412c)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_RSVD0_BMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_MRC_2_0_ROW1_MSB_RSVD0_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004130)
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004130)
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_RSVD0_BMSK                                                0xe0000000
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_RSVD0_SHFT                                                      0x1d
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_MACCHIATO_EN_BMSK                                         0x10000000
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_MACCHIATO_EN_SHFT                                               0x1c
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_FEATURE_ID_BMSK                                            0xff00000
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_FEATURE_ID_SHFT                                                 0x14
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_JTAG_ID_BMSK                                                 0xfffff
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_JTAG_ID_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004134)
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004134)
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_PTE_DATA1_BMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_PTE_DATA1_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004138)
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004138)
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_SERIAL_NUM_BMSK                                           0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_SERIAL_NUM_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000413c)
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000413c)
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_PTE_DATA1_BMSK                                            0xffff0000
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_PTE_DATA1_SHFT                                                  0x10
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_CHIP_ID_BMSK                                                  0xffff
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_CHIP_ID_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004140)
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004140)
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW2_LSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW2_LSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_PTE_DATA0_BMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_PTE_DATA0_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004144)
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004144)
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW2_MSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW2_MSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_PTE_DATA1_BMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_PTE_DATA1_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004148)
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004148)
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW3_LSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW3_LSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_PTE_DATA0_BMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_PTE_DATA0_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000414c)
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_OFFS                                                      (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000414c)
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW3_MSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW3_MSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_PTE_DATA1_BMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_PTE_DATA1_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_RD_PERM_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004150)
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004150)
#define HWIO_QFPROM_CORR_RD_PERM_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_CORR_RD_PERM_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_RD_PERM_LSB_ADDR, HWIO_QFPROM_CORR_RD_PERM_LSB_RMSK)
#define HWIO_QFPROM_CORR_RD_PERM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_RD_PERM_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_RD_PERM_LSB_RSVD0_BMSK                                                 0x80000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_RSVD0_SHFT                                                       0x1f
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG30_BMSK                                       0x40000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG30_SHFT                                             0x1e
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG29_BMSK                                       0x20000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG29_SHFT                                             0x1d
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG28_BMSK                                       0x10000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG28_SHFT                                             0x1c
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG27_BMSK                                        0x8000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG27_SHFT                                             0x1b
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG26_BMSK                                        0x4000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG26_SHFT                                             0x1a
#define HWIO_QFPROM_CORR_RD_PERM_LSB_USER_DATA_KEY_BMSK                                          0x2000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_USER_DATA_KEY_SHFT                                               0x19
#define HWIO_QFPROM_CORR_RD_PERM_LSB_IMAGE_ENCR_KEY1_BMSK                                        0x1000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_IMAGE_ENCR_KEY1_SHFT                                             0x18
#define HWIO_QFPROM_CORR_RD_PERM_LSB_BOOT_ROM_PATCH_BMSK                                          0x800000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_BOOT_ROM_PATCH_SHFT                                              0x17
#define HWIO_QFPROM_CORR_RD_PERM_LSB_SEC_KEY_DERIVATION_KEY_BMSK                                  0x400000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_SEC_KEY_DERIVATION_KEY_SHFT                                      0x16
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PRI_KEY_DERIVATION_KEY_BMSK                                  0x200000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PRI_KEY_DERIVATION_KEY_SHFT                                      0x15
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SEC_BOOT_BMSK                                            0x100000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SEC_BOOT_SHFT                                                0x14
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_IMAGE_ENCR_KEY_BMSK                                       0x80000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_IMAGE_ENCR_KEY_SHFT                                          0x13
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REG18_BMSK                                           0x40000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REG18_SHFT                                              0x12
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REG17_BMSK                                           0x20000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REG17_SHFT                                              0x11
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REG16_BMSK                                           0x10000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REG16_SHFT                                              0x10
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CM_FEAT_CONFIG_BMSK                                            0x8000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CM_FEAT_CONFIG_SHFT                                               0xf
#define HWIO_QFPROM_CORR_RD_PERM_LSB_MEM_CONFIG_BMSK                                                0x4000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_MEM_CONFIG_SHFT                                                   0xe
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CALIB_BMSK                                                     0x2000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CALIB_SHFT                                                        0xd
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PK_HASH0_BMSK                                                  0x1000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PK_HASH0_SHFT                                                     0xc
#define HWIO_QFPROM_CORR_RD_PERM_LSB_FEAT_CONFIG_BMSK                                                0x800
#define HWIO_QFPROM_CORR_RD_PERM_LSB_FEAT_CONFIG_SHFT                                                  0xb
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_CONFIG_BMSK                                                 0x400
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_CONFIG_SHFT                                                   0xa
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_4_BMSK                                            0x200
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_4_SHFT                                              0x9
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_3_BMSK                                            0x100
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_3_SHFT                                              0x8
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_2_BMSK                                             0x80
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_2_SHFT                                              0x7
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_1_BMSK                                             0x40
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_1_SHFT                                              0x6
#define HWIO_QFPROM_CORR_RD_PERM_LSB_FEC_EN_BMSK                                                      0x20
#define HWIO_QFPROM_CORR_RD_PERM_LSB_FEC_EN_SHFT                                                       0x5
#define HWIO_QFPROM_CORR_RD_PERM_LSB_WR_PERM_BMSK                                                     0x10
#define HWIO_QFPROM_CORR_RD_PERM_LSB_WR_PERM_SHFT                                                      0x4
#define HWIO_QFPROM_CORR_RD_PERM_LSB_RD_PERM_BMSK                                                      0x8
#define HWIO_QFPROM_CORR_RD_PERM_LSB_RD_PERM_SHFT                                                      0x3
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PTE_BMSK                                                          0x4
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PTE_SHFT                                                          0x2
#define HWIO_QFPROM_CORR_RD_PERM_LSB_MRC_2_0_BMSK                                                      0x2
#define HWIO_QFPROM_CORR_RD_PERM_LSB_MRC_2_0_SHFT                                                      0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CRI_CM_PRIVATE_BMSK                                               0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CRI_CM_PRIVATE_SHFT                                               0x0

#define HWIO_QFPROM_CORR_RD_PERM_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004154)
#define HWIO_QFPROM_CORR_RD_PERM_MSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004154)
#define HWIO_QFPROM_CORR_RD_PERM_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_CORR_RD_PERM_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_RD_PERM_MSB_ADDR, HWIO_QFPROM_CORR_RD_PERM_MSB_RMSK)
#define HWIO_QFPROM_CORR_RD_PERM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_RD_PERM_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_RD_PERM_MSB_RSVD0_BMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_RD_PERM_MSB_RSVD0_SHFT                                                        0x0

#define HWIO_QFPROM_CORR_WR_PERM_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004158)
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004158)
#define HWIO_QFPROM_CORR_WR_PERM_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_CORR_WR_PERM_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_WR_PERM_LSB_ADDR, HWIO_QFPROM_CORR_WR_PERM_LSB_RMSK)
#define HWIO_QFPROM_CORR_WR_PERM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_WR_PERM_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_WR_PERM_LSB_RSVD0_BMSK                                                 0x80000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_RSVD0_SHFT                                                       0x1f
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG30_BMSK                                       0x40000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG30_SHFT                                             0x1e
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG29_BMSK                                       0x20000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG29_SHFT                                             0x1d
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG28_BMSK                                       0x10000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG28_SHFT                                             0x1c
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG27_BMSK                                        0x8000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG27_SHFT                                             0x1b
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG26_BMSK                                        0x4000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG26_SHFT                                             0x1a
#define HWIO_QFPROM_CORR_WR_PERM_LSB_USER_DATA_KEY_BMSK                                          0x2000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_USER_DATA_KEY_SHFT                                               0x19
#define HWIO_QFPROM_CORR_WR_PERM_LSB_IMAGE_ENCR_KEY1_BMSK                                        0x1000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_IMAGE_ENCR_KEY1_SHFT                                             0x18
#define HWIO_QFPROM_CORR_WR_PERM_LSB_BOOT_ROM_PATCH_BMSK                                          0x800000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_BOOT_ROM_PATCH_SHFT                                              0x17
#define HWIO_QFPROM_CORR_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_BMSK                                  0x400000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_SHFT                                      0x16
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_BMSK                                  0x200000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_SHFT                                      0x15
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SEC_BOOT_BMSK                                            0x100000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SEC_BOOT_SHFT                                                0x14
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_IMAGE_ENCR_KEY_BMSK                                       0x80000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_IMAGE_ENCR_KEY_SHFT                                          0x13
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REG18_BMSK                                           0x40000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REG18_SHFT                                              0x12
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REG17_BMSK                                           0x20000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REG17_SHFT                                              0x11
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REG16_BMSK                                           0x10000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REG16_SHFT                                              0x10
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CM_FEAT_CONFIG_BMSK                                            0x8000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CM_FEAT_CONFIG_SHFT                                               0xf
#define HWIO_QFPROM_CORR_WR_PERM_LSB_MEM_CONFIG_BMSK                                                0x4000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_MEM_CONFIG_SHFT                                                   0xe
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CALIB_BMSK                                                     0x2000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CALIB_SHFT                                                        0xd
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PK_HASH0_BMSK                                                  0x1000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PK_HASH0_SHFT                                                     0xc
#define HWIO_QFPROM_CORR_WR_PERM_LSB_FEAT_CONFIG_BMSK                                                0x800
#define HWIO_QFPROM_CORR_WR_PERM_LSB_FEAT_CONFIG_SHFT                                                  0xb
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_CONFIG_BMSK                                                 0x400
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_CONFIG_SHFT                                                   0xa
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_4_BMSK                                            0x200
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_4_SHFT                                              0x9
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_3_BMSK                                            0x100
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_3_SHFT                                              0x8
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_2_BMSK                                             0x80
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_2_SHFT                                              0x7
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_1_BMSK                                             0x40
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_1_SHFT                                              0x6
#define HWIO_QFPROM_CORR_WR_PERM_LSB_FEC_EN_BMSK                                                      0x20
#define HWIO_QFPROM_CORR_WR_PERM_LSB_FEC_EN_SHFT                                                       0x5
#define HWIO_QFPROM_CORR_WR_PERM_LSB_WR_PERM_BMSK                                                     0x10
#define HWIO_QFPROM_CORR_WR_PERM_LSB_WR_PERM_SHFT                                                      0x4
#define HWIO_QFPROM_CORR_WR_PERM_LSB_RD_PERM_BMSK                                                      0x8
#define HWIO_QFPROM_CORR_WR_PERM_LSB_RD_PERM_SHFT                                                      0x3
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PTE_BMSK                                                          0x4
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PTE_SHFT                                                          0x2
#define HWIO_QFPROM_CORR_WR_PERM_LSB_MRC_2_0_BMSK                                                      0x2
#define HWIO_QFPROM_CORR_WR_PERM_LSB_MRC_2_0_SHFT                                                      0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CRI_CM_PRIVATE_BMSK                                               0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CRI_CM_PRIVATE_SHFT                                               0x0

#define HWIO_QFPROM_CORR_WR_PERM_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000415c)
#define HWIO_QFPROM_CORR_WR_PERM_MSB_OFFS                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000415c)
#define HWIO_QFPROM_CORR_WR_PERM_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_CORR_WR_PERM_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_WR_PERM_MSB_ADDR, HWIO_QFPROM_CORR_WR_PERM_MSB_RMSK)
#define HWIO_QFPROM_CORR_WR_PERM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_WR_PERM_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_WR_PERM_MSB_RSVD0_BMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_WR_PERM_MSB_RSVD0_SHFT                                                        0x0

#define HWIO_QFPROM_CORR_FEC_EN_LSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004160)
#define HWIO_QFPROM_CORR_FEC_EN_LSB_OFFS                                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004160)
#define HWIO_QFPROM_CORR_FEC_EN_LSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_FEC_EN_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEC_EN_LSB_ADDR, HWIO_QFPROM_CORR_FEC_EN_LSB_RMSK)
#define HWIO_QFPROM_CORR_FEC_EN_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEC_EN_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEC_EN_LSB_RSVD0_BMSK                                                  0x80000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_RSVD0_SHFT                                                        0x1f
#define HWIO_QFPROM_CORR_FEC_EN_LSB_OEM_SPARE_30_FEC_EN_BMSK                                    0x40000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_OEM_SPARE_30_FEC_EN_SHFT                                          0x1e
#define HWIO_QFPROM_CORR_FEC_EN_LSB_OEM_SPARE_29_FEC_EN_BMSK                                    0x20000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_OEM_SPARE_29_FEC_EN_SHFT                                          0x1d
#define HWIO_QFPROM_CORR_FEC_EN_LSB_OEM_SPARE_28_FEC_EN_BMSK                                    0x10000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_OEM_SPARE_28_FEC_EN_SHFT                                          0x1c
#define HWIO_QFPROM_CORR_FEC_EN_LSB_OEM_SPARE_27_FEC_EN_BMSK                                     0x8000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_OEM_SPARE_27_FEC_EN_SHFT                                          0x1b
#define HWIO_QFPROM_CORR_FEC_EN_LSB_OEM_SPARE_26_FEC_EN_BMSK                                     0x4000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_OEM_SPARE_26_FEC_EN_SHFT                                          0x1a
#define HWIO_QFPROM_CORR_FEC_EN_LSB_USER_DATA_KEY_FEC_EN_BMSK                                    0x2000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_USER_DATA_KEY_FEC_EN_SHFT                                         0x19
#define HWIO_QFPROM_CORR_FEC_EN_LSB_IMAGE_ENCR_KEY1_FEC_EN_BMSK                                  0x1000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_IMAGE_ENCR_KEY1_FEC_EN_SHFT                                       0x18
#define HWIO_QFPROM_CORR_FEC_EN_LSB_BOOT_ROM_PATCH_FEC_EN_BMSK                                    0x800000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_BOOT_ROM_PATCH_FEC_EN_SHFT                                        0x17
#define HWIO_QFPROM_CORR_FEC_EN_LSB_SEC_KEY_DERIVATION_KEY_FEC_EN_BMSK                            0x400000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_SEC_KEY_DERIVATION_KEY_FEC_EN_SHFT                                0x16
#define HWIO_QFPROM_CORR_FEC_EN_LSB_PRI_KEY_DERIVATION_KEY_FEC_EN_BMSK                            0x200000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_PRI_KEY_DERIVATION_KEY_FEC_EN_SHFT                                0x15
#define HWIO_QFPROM_CORR_FEC_EN_LSB_OEM_SEC_BOOT_FEC_EN_BMSK                                      0x100000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_OEM_SEC_BOOT_FEC_EN_SHFT                                          0x14
#define HWIO_QFPROM_CORR_FEC_EN_LSB_OEM_IMAGE_ENCR_KEY_FEC_EN_BMSK                                 0x80000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_OEM_IMAGE_ENCR_KEY_FEC_EN_SHFT                                    0x13
#define HWIO_QFPROM_CORR_FEC_EN_LSB_QC_SPARE_REG18_FEC_EN_BMSK                                     0x40000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_QC_SPARE_REG18_FEC_EN_SHFT                                        0x12
#define HWIO_QFPROM_CORR_FEC_EN_LSB_QC_SPARE_REG17_FEC_EN_BMSK                                     0x20000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_QC_SPARE_REG17_FEC_EN_SHFT                                        0x11
#define HWIO_QFPROM_CORR_FEC_EN_LSB_QC_SPARE_REG16_FEC_EN_BMSK                                     0x10000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_QC_SPARE_REG16_FEC_EN_SHFT                                        0x10
#define HWIO_QFPROM_CORR_FEC_EN_LSB_CM_FEAT_CONFIG_FEC_EN_BMSK                                      0x8000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_CM_FEAT_CONFIG_FEC_EN_SHFT                                         0xf
#define HWIO_QFPROM_CORR_FEC_EN_LSB_MEM_CONFIG_FEC_EN_BMSK                                          0x4000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_MEM_CONFIG_FEC_EN_SHFT                                             0xe
#define HWIO_QFPROM_CORR_FEC_EN_LSB_CALIB_FEC_EN_BMSK                                               0x2000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_CALIB_FEC_EN_SHFT                                                  0xd
#define HWIO_QFPROM_CORR_FEC_EN_LSB_PK_HASH0_FEC_EN_BMSK                                            0x1000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_PK_HASH0_FEC_EN_SHFT                                               0xc
#define HWIO_QFPROM_CORR_FEC_EN_LSB_FEAT_CONFIG_FEC_EN_BMSK                                          0x800
#define HWIO_QFPROM_CORR_FEC_EN_LSB_FEAT_CONFIG_FEC_EN_SHFT                                            0xb
#define HWIO_QFPROM_CORR_FEC_EN_LSB_OEM_CONFIG_FEC_EN_BMSK                                           0x400
#define HWIO_QFPROM_CORR_FEC_EN_LSB_OEM_CONFIG_FEC_EN_SHFT                                             0xa
#define HWIO_QFPROM_CORR_FEC_EN_LSB_ANTI_ROLLBACK_4_FEC_EN_BMSK                                      0x200
#define HWIO_QFPROM_CORR_FEC_EN_LSB_ANTI_ROLLBACK_4_FEC_EN_SHFT                                        0x9
#define HWIO_QFPROM_CORR_FEC_EN_LSB_ANTI_ROLLBACK_3_FEC_EN_BMSK                                      0x100
#define HWIO_QFPROM_CORR_FEC_EN_LSB_ANTI_ROLLBACK_3_FEC_EN_SHFT                                        0x8
#define HWIO_QFPROM_CORR_FEC_EN_LSB_ANTI_ROLLBACK_2_FEC_EN_BMSK                                       0x80
#define HWIO_QFPROM_CORR_FEC_EN_LSB_ANTI_ROLLBACK_2_FEC_EN_SHFT                                        0x7
#define HWIO_QFPROM_CORR_FEC_EN_LSB_ANTI_ROLLBACK_1_FEC_EN_BMSK                                       0x40
#define HWIO_QFPROM_CORR_FEC_EN_LSB_ANTI_ROLLBACK_1_FEC_EN_SHFT                                        0x6
#define HWIO_QFPROM_CORR_FEC_EN_LSB_FEC_EN_FEC_EN_BMSK                                                0x20
#define HWIO_QFPROM_CORR_FEC_EN_LSB_FEC_EN_FEC_EN_SHFT                                                 0x5
#define HWIO_QFPROM_CORR_FEC_EN_LSB_WR_PERM_FEC_EN_BMSK                                               0x10
#define HWIO_QFPROM_CORR_FEC_EN_LSB_WR_PERM_FEC_EN_SHFT                                                0x4
#define HWIO_QFPROM_CORR_FEC_EN_LSB_RD_PERM_FEC_EN_BMSK                                                0x8
#define HWIO_QFPROM_CORR_FEC_EN_LSB_RD_PERM_FEC_EN_SHFT                                                0x3
#define HWIO_QFPROM_CORR_FEC_EN_LSB_PTE_FEC_EN_BMSK                                                    0x4
#define HWIO_QFPROM_CORR_FEC_EN_LSB_PTE_FEC_EN_SHFT                                                    0x2
#define HWIO_QFPROM_CORR_FEC_EN_LSB_MRC_2_0_FEC_EN_BMSK                                                0x2
#define HWIO_QFPROM_CORR_FEC_EN_LSB_MRC_2_0_FEC_EN_SHFT                                                0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_CRI_CM_FEC_EN_BMSK                                                 0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_CRI_CM_FEC_EN_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_FEC_EN_MSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004164)
#define HWIO_QFPROM_CORR_FEC_EN_MSB_OFFS                                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004164)
#define HWIO_QFPROM_CORR_FEC_EN_MSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_FEC_EN_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEC_EN_MSB_ADDR, HWIO_QFPROM_CORR_FEC_EN_MSB_RMSK)
#define HWIO_QFPROM_CORR_FEC_EN_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEC_EN_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEC_EN_MSB_RSVD0_BMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_FEC_EN_MSB_RSVD0_SHFT                                                         0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004168)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_OFFS                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004168)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_XBL0_BMSK                                          0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_XBL0_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000416c)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_OFFS                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000416c)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_XBL1_BMSK                                          0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_XBL1_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004170)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_OFFS                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004170)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_PIL_SUBSYSTEM_31_0_BMSK                            0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_PIL_SUBSYSTEM_31_0_SHFT                                   0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004174)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_OFFS                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004174)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_XBL_SEC_BMSK                                       0xfe000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_XBL_SEC_SHFT                                             0x19
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_RPM_BMSK                                            0x1fe0000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_RPM_SHFT                                                 0x11
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_TZ_BMSK                                               0x1ffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_TZ_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004178)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_OFFS                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004178)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_RSVD1_BMSK                                         0xc0000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_RSVD1_SHFT                                               0x1e
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_TQS_HASH_ACTIVE_BMSK                               0x3e000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_TQS_HASH_ACTIVE_SHFT                                     0x19
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_RPMB_KEY_PROVISIONED_BMSK                           0x1000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_RPMB_KEY_PROVISIONED_SHFT                                0x18
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_PIL_SUBSYSTEM_47_32_BMSK                             0xffff00
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_PIL_SUBSYSTEM_47_32_SHFT                                  0x8
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_SAFESWITCH_BMSK                                          0xff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_SAFESWITCH_SHFT                                           0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000417c)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_OFFS                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000417c)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_RSVD1_BMSK                                         0xf0000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_RSVD1_SHFT                                               0x1c
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_DEVICE_CFG_BMSK                                     0xffe0000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_DEVICE_CFG_SHFT                                          0x11
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_DEBUG_POLICY_BMSK                                     0x1f000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_DEBUG_POLICY_SHFT                                         0xc
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_HYPERVISOR_BMSK                                         0xfff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_HYPERVISOR_SHFT                                           0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004180)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_OFFS                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004180)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_MSS_BMSK                                           0xffff0000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_MSS_SHFT                                                 0x10
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_MBA_BMSK                                               0xffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_MBA_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004184)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_OFFS                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004184)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_SIMLOCK_BMSK                                       0x80000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_SIMLOCK_SHFT                                             0x1f
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_RSVD0_BMSK                                         0x7ffffff0
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_RSVD0_SHFT                                                0x4
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_ROOT_CERT_PK_HASH_INDEX_BMSK                              0xf
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_ROOT_CERT_PK_HASH_INDEX_SHFT                              0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004188)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_OFFS                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004188)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DCC_DEBUG_DISABLE_BMSK                             0x80000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DCC_DEBUG_DISABLE_SHFT                                   0x1f
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_NAND_XFER_PARAM_BMSK                               0x40000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_NAND_XFER_PARAM_SHFT                                     0x1e
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_BMSK                             0x20000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_SHFT                                   0x1d
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DEBUG_POLICY_DISABLE_BMSK                          0x10000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DEBUG_POLICY_DISABLE_SHFT                                0x1c
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SP_DISABLE_BMSK                                     0x8000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SP_DISABLE_SHFT                                          0x1b
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_UDK_DISABLE_BMSK                                    0x4000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_UDK_DISABLE_SHFT                                         0x1a
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DEBUG_DISABLE_IN_ROM_BMSK                           0x2000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DEBUG_DISABLE_IN_ROM_SHFT                                0x19
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_MSS_HASH_INTEGRITY_CHECK_DISABLE_BMSK               0x1000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_MSS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                    0x18
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_APPS_HASH_INTEGRITY_CHECK_DISABLE_BMSK               0x800000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_APPS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                   0x17
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_USB_SS_DISABLE_BMSK                                  0x400000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_USB_SS_DISABLE_SHFT                                      0x16
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SW_ROT_USE_SERIAL_NUM_BMSK                           0x200000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SW_ROT_USE_SERIAL_NUM_SHFT                               0x15
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DISABLE_ROT_TRANSFER_BMSK                            0x100000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DISABLE_ROT_TRANSFER_SHFT                                0x14
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_IMAGE_ENCRYPTION_ENABLE_BMSK                          0x80000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_IMAGE_ENCRYPTION_ENABLE_SHFT                             0x13
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ROOT_CERT_TOTAL_NUM_BMSK                              0x60000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ROOT_CERT_TOTAL_NUM_SHFT                                 0x11
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_PBL_USB_TYPE_C_DISABLE_BMSK                           0x10000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_PBL_USB_TYPE_C_DISABLE_SHFT                              0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_PBL_LOG_DISABLE_BMSK                                   0x8000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_PBL_LOG_DISABLE_SHFT                                      0xf
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_WDOG_EN_BMSK                                           0x4000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_WDOG_EN_SHFT                                              0xe
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_BMSK                                  0x2000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_SHFT                                     0xd
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SW_FUSE_PROG_DISABLE_BMSK                              0x1000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SW_FUSE_PROG_DISABLE_SHFT                                 0xc
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RSVD0_BMSK                                              0xf00
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RSVD0_SHFT                                                0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FAST_BOOT_BMSK                                           0xe0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FAST_BOOT_SHFT                                            0x5
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SDCC_MCLK_BOOT_FREQ_BMSK                                 0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SDCC_MCLK_BOOT_FREQ_SHFT                                  0x4
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_USB_BOOT_DISABLE_BMSK                               0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_USB_BOOT_DISABLE_SHFT                               0x3
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_BMSK                                  0x4
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_SHFT                                  0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_BMSK                                         0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_SHFT                                         0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_BMSK                                      0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_SHFT                                      0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000418c)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_OFFS                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000418c)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_LLCC_DSR_DISABLE_BMSK                              0x80000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_LLCC_DSR_DISABLE_SHFT                                    0x1f
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE5_DISABLE_BMSK                                0x40000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE5_DISABLE_SHFT                                      0x1e
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_SPIDEN_DISABLE_BMSK                            0x20000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_SPIDEN_DISABLE_SHFT                                  0x1d
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_SPIDEN_DISABLE_BMSK                           0x10000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_SPIDEN_DISABLE_SHFT                                 0x1c
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE4_DISABLE_BMSK                                 0x8000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE4_DISABLE_SHFT                                      0x1b
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE3_DISABLE_BMSK                                 0x4000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE3_DISABLE_SHFT                                      0x1a
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE2_DISABLE_BMSK                                 0x2000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE2_DISABLE_SHFT                                      0x19
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_SPNIDEN_DISABLE_BMSK                            0x1000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_SPNIDEN_DISABLE_SHFT                                 0x18
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_SPNIDEN_DISABLE_BMSK                            0x800000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_SPNIDEN_DISABLE_SHFT                                0x17
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_MSS_NIDEN_DISABLE_BMSK                               0x400000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_MSS_NIDEN_DISABLE_SHFT                                   0x16
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RSVD2_BMSK                                           0x300000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RSVD2_SHFT                                               0x14
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_AOSS_AOP_NIDEN_DISABLE_BMSK                           0x80000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_AOSS_AOP_NIDEN_DISABLE_SHFT                              0x13
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RSVD1_BMSK                                            0x60000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RSVD1_SHFT                                               0x11
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_NIDEN_DISABLE_BMSK                                0x10000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_NIDEN_DISABLE_SHFT                                   0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_BMSK                                0x8000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_SHFT                                   0xf
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_MSS_DBGEN_DISABLE_BMSK                                 0x4000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_MSS_DBGEN_DISABLE_SHFT                                    0xe
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RSVD0_BMSK                                             0x3000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RSVD0_SHFT                                                0xc
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE1_DISABLE_BMSK                                     0x800
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SPARE1_DISABLE_SHFT                                       0xb
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SSC_DBGEN_DISABLE_BMSK                                  0x400
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_SSC_DBGEN_DISABLE_SHFT                                    0xa
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_CAM_ICP_DBGEN_DISABLE_BMSK                              0x200
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_CAM_ICP_DBGEN_DISABLE_SHFT                                0x9
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_AOSS_AOP_DBGEN_DISABLE_BMSK                             0x100
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_AOSS_AOP_DBGEN_DISABLE_SHFT                               0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_WCSS_DBGEN_DISABLE_BMSK                                  0x80
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_WCSS_DBGEN_DISABLE_SHFT                                   0x7
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_LPASS_TURING_DBGEN_DISABLE_BMSK                          0x40
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_LPASS_TURING_DBGEN_DISABLE_SHFT                           0x6
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_DBGEN_DISABLE_BMSK                                   0x20
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_DBGEN_DISABLE_SHFT                                    0x5
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_BMSK                                  0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_SHFT                                   0x4
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_DEVICEEN_DISABLE_BMSK                                 0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_DEVICEEN_DISABLE_SHFT                                 0x3
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_EUD_DISABLE_BMSK                                          0x4
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_EUD_DISABLE_SHFT                                          0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_AOSS_AOP_DFD_DISABLE_BMSK                                 0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_AOSS_AOP_DFD_DISABLE_SHFT                                 0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DEBUG_BUS_DISABLE_BMSK                                    0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DEBUG_BUS_DISABLE_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004190)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OFFS                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004190)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_DISABLE_RSA_BMSK                                   0x80000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_DISABLE_RSA_SHFT                                         0x1f
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RSVD1_BMSK                                         0x7fff8000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RSVD1_SHFT                                                0xf
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG30_SECURE_BMSK                            0x4000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG30_SECURE_SHFT                               0xe
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG29_SECURE_BMSK                            0x2000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG29_SECURE_SHFT                               0xd
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG28_SECURE_BMSK                            0x1000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG28_SECURE_SHFT                               0xc
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG27_SECURE_BMSK                             0x800
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG27_SECURE_SHFT                               0xb
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG26_SECURE_BMSK                             0x400
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG26_SECURE_SHFT                               0xa
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RSVD0_BMSK                                              0x3ff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RSVD0_SHFT                                                0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004194)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_OFFS                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004194)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_OEM_PRODUCT_ID_BMSK                                0xffff0000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_OEM_PRODUCT_ID_SHFT                                      0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_OEM_HW_ID_BMSK                                         0xffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_OEM_HW_ID_SHFT                                            0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004198)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_OFFS                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004198)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_ADDR, HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_PERIPH_VID_BMSK                                    0xffff0000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_PERIPH_VID_SHFT                                          0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_PERIPH_PID_BMSK                                        0xffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_PERIPH_PID_SHFT                                           0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000419c)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_OFFS                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000419c)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_ADDR, HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_RSVD0_BMSK                                         0xffffff00
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_RSVD0_SHFT                                                0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_ANTI_ROLLBACK_FEATURE_EN_BMSK                            0xff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_ANTI_ROLLBACK_FEATURE_EN_SHFT                             0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041a0)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041a0)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_RSVD0_BMSK                                        0xf0000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_RSVD0_SHFT                                              0x1c
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_FEATURE_DISABLE_SOFT_BMSK                    0xffffff0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MODEM_FEATURE_DISABLE_SOFT_SHFT                          0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_BMSK                                    0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_SHFT                                    0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_BOOT_ROM_PATCH_DISABLE_BMSK                              0x7
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_BOOT_ROM_PATCH_DISABLE_SHFT                              0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041a4)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041a4)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RSVD5_BMSK                                        0xe0000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RSVD5_SHFT                                              0x1d
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_LLCC_FUSE_CACHE_SIZE_ZERO_BMSK                    0x10000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_LLCC_FUSE_CACHE_SIZE_ZERO_SHFT                          0x1c
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RSVD4_BMSK                                         0xf800000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RSVD4_SHFT                                              0x17
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APS_RESET_DISABLE_BMSK                              0x400000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APS_RESET_DISABLE_SHFT                                  0x16
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RSVD3_BMSK                                          0x300000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RSVD3_SHFT                                              0x14
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_QC_UDK_DISABLE_BMSK                                  0x80000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_QC_UDK_DISABLE_SHFT                                     0x13
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_BMSK                               0x7c000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_SHFT                                   0xe
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RSVD2_BMSK                                            0x2000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RSVD2_SHFT                                               0xd
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RSVD1_BMSK                                            0x1000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RSVD1_SHFT                                               0xc
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_MOCHA_PART_BMSK                                        0x800
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_MOCHA_PART_SHFT                                          0xb
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_NIDNT_DISABLE_BMSK                                     0x400
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_NIDNT_DISABLE_SHFT                                       0xa
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SMMU_DISABLE_BMSK                                      0x200
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_SMMU_DISABLE_SHFT                                        0x9
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_VENDOR_LOCK_BMSK                                       0x1e0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_VENDOR_LOCK_SHFT                                         0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_BMSK                             0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_SHFT                              0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_EMAC_DISABLE_BMSK                                        0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_EMAC_DISABLE_SHFT                                        0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RSVD0_BMSK                                               0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RSVD0_SHFT                                               0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE_BMSK                                0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE_SHFT                                0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_PCIE_0_DISABLE_BMSK                                      0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_PCIE_0_DISABLE_SHFT                                      0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041a8)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041a8)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_HARD_11_0_BMSK              0xfff00000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_HARD_11_0_SHFT                    0x14
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_MODEM_TCM_BOOT_DISABLE_BMSK                          0x80000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_MODEM_TCM_BOOT_DISABLE_SHFT                             0x13
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_NAV_DISABLE_BMSK                                     0x40000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_NAV_DISABLE_SHFT                                        0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_RSVD1_BMSK                                           0x38000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_RSVD1_SHFT                                               0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SPARE_BMSK                      0x7fe0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SPARE_SHFT                         0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_RSVD0_BMSK                                              0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_RSVD0_SHFT                                               0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_IU_BMSK                            0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_IU_SHFT                            0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041ac)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041ac)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_RSVD0_BMSK                                        0xfff00000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_RSVD0_SHFT                                              0x14
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_APPS_PLL_CFG_BMSK                                    0xfffc0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_APPS_PLL_CFG_SHFT                                        0x6
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_MODEM_FEATURE_DISABLE_HARD_17_12_BMSK                   0x3f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_MODEM_FEATURE_DISABLE_HARD_17_12_SHFT                    0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041b0)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041b0)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_APPS_SPNIDEN_DISABLE_BMSK                      0x80000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_APPS_SPNIDEN_DISABLE_SHFT                            0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_MSS_NIDEN_DISABLE_BMSK                         0x40000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_MSS_NIDEN_DISABLE_SHFT                               0x1e
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_SSC_NIDEN_DISABLE_BMSK                         0x20000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_SSC_NIDEN_DISABLE_SHFT                               0x1d
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_CAM_ICP_NIDEN_DISABLE_BMSK                     0x10000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_CAM_ICP_NIDEN_DISABLE_SHFT                           0x1c
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_NIDEN_DISABLE_BMSK                     0x8000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_NIDEN_DISABLE_SHFT                          0x1b
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_RSVD3_BMSK                                         0x6000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_RSVD3_SHFT                                              0x19
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_DAP_NIDEN_DISABLE_BMSK                          0x1000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_DAP_NIDEN_DISABLE_SHFT                               0x18
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_APPS_NIDEN_DISABLE_BMSK                          0x800000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_APPS_NIDEN_DISABLE_SHFT                              0x17
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_MSS_DBGEN_DISABLE_BMSK                           0x400000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_MSS_DBGEN_DISABLE_SHFT                               0x16
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_A5X_ISDB_DBGEN_DISABLE_BMSK                      0x200000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_A5X_ISDB_DBGEN_DISABLE_SHFT                          0x15
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_VENUS_0_DBGEN_DISABLE_BMSK                       0x100000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_VENUS_0_DBGEN_DISABLE_SHFT                           0x14
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_SPARE1_DISABLE_BMSK                               0x80000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_SPARE1_DISABLE_SHFT                                  0x13
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_RSVD2_BMSK                                           0x60000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_RSVD2_SHFT                                              0x11
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_DBGEN_DISABLE_BMSK                       0x10000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_DBGEN_DISABLE_SHFT                          0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_WCSS_DBGEN_DISABLE_BMSK                            0x8000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_WCSS_DBGEN_DISABLE_SHFT                               0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_LPASS_TURING_DBGEN_DISABLE_BMSK                    0x4000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_LPASS_TURING_DBGEN_DISABLE_SHFT                       0xe
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_DAP_DBGEN_DISABLE_BMSK                             0x2000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_DAP_DBGEN_DISABLE_SHFT                                0xd
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_APPS_DBGEN_DISABLE_BMSK                            0x1000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_APPS_DBGEN_DISABLE_SHFT                               0xc
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_DAP_DEVICEEN_DISABLE_BMSK                           0x800
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_DAP_DEVICEEN_DISABLE_SHFT                             0xb
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_RSVD1_BMSK                                             0x400
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_RSVD1_SHFT                                               0xa
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_AOSS_APB_DFD_DISABLE_BMSK                           0x200
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_AOSS_APB_DFD_DISABLE_SHFT                             0x9
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_DEBUG_BUS_DISABLE_BMSK                              0x100
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_DEBUG_BUS_DISABLE_SHFT                                0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_DCC_DEBUG_DISABLE_BMSK                               0x80
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_DCC_DEBUG_DISABLE_SHFT                                0x7
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_RSVD0_BMSK                                              0x78
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_RSVD0_SHFT                                               0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QDI_SPMI_DISABLE_BMSK                                    0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QDI_SPMI_DISABLE_SHFT                                    0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_SM_BIST_DISABLE_BMSK                                     0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_SM_BIST_DISABLE_SHFT                                     0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_TIC_DISABLE_BMSK                                         0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_TIC_DISABLE_SHFT                                         0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041b4)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041b4)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_CE_BAM_DISABLE_BMSK                               0x80000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_CE_BAM_DISABLE_SHFT                                     0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_RSVD1_BMSK                                        0x7ffc0000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_RSVD1_SHFT                                              0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FSM_FUSE_BMSK                              0x38000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FSM_FUSE_SHFT                                  0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_RSVD0_BMSK                                            0x7e00
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_RSVD0_SHFT                                               0x9
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_SPARE0_DISABLE_BMSK                                 0x100
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_SPARE0_DISABLE_SHFT                                   0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_LLCC_DSR_DISABLE_BMSK                                0x80
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_LLCC_DSR_DISABLE_SHFT                                 0x7
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_SPARE5_DISABLE_BMSK                                  0x40
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_SPARE5_DISABLE_SHFT                                   0x6
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPIDEN_DISABLE_BMSK                              0x20
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPIDEN_DISABLE_SHFT                               0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_APPS_SPIDEN_DISABLE_BMSK                             0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_APPS_SPIDEN_DISABLE_SHFT                              0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_SPARE4_DISABLE_BMSK                                   0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_SPARE4_DISABLE_SHFT                                   0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_SPARE3_DISABLE_BMSK                                   0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_SPARE3_DISABLE_SHFT                                   0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_SPARE2_DISABLE_BMSK                                   0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_SPARE2_DISABLE_SHFT                                   0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPNIDEN_DISABLE_BMSK                              0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPNIDEN_DISABLE_SHFT                              0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041b8)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041b8)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_TAP_GEN_SPARE_INSTR_DISABLE_13_0_BMSK             0xfffc0000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_TAP_GEN_SPARE_INSTR_DISABLE_13_0_SHFT                   0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_TAP_INSTR_DISABLE_BMSK                               0x3ffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_TAP_INSTR_DISABLE_SHFT                                   0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041bc)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041bc)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_SEC_TAP_ACCESS_DISABLE_BMSK                       0xfffc0000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_SEC_TAP_ACCESS_DISABLE_SHFT                             0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_TAP_GEN_SPARE_INSTR_DISABLE_31_14_BMSK               0x3ffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_TAP_GEN_SPARE_INSTR_DISABLE_31_14_SHFT                   0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041c0)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041c0)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_MODEM_PBL_PATCH_VERSION_BMSK                      0xfe000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_MODEM_PBL_PATCH_VERSION_SHFT                            0x19
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_APPS_PBL_PATCH_VERSION_BMSK                        0x1fc0000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_APPS_PBL_PATCH_VERSION_SHFT                             0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_APPS_PBL_BOOT_SPEED_BMSK                             0x30000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_APPS_PBL_BOOT_SPEED_SHFT                                0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_MODEM_PBL_BOOT_BMSK                                   0x8000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_MODEM_PBL_BOOT_SHFT                                      0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_RSVD2_BMSK                                            0x4000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_RSVD2_SHFT                                               0xe
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_APPS_BOOT_FROM_ROM_BMSK                               0x2000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_APPS_BOOT_FROM_ROM_SHFT                                  0xd
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_RSVD1_BMSK                                            0x1000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_RSVD1_SHFT                                               0xc
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_MODEM_BOOT_FROM_ROM_BMSK                               0x800
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_MODEM_BOOT_FROM_ROM_SHFT                                 0xb
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_RSVD0_BMSK                                             0x400
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_RSVD0_SHFT                                               0xa
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_FORCE_MSA_AUTH_EN_BMSK                                 0x200
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_FORCE_MSA_AUTH_EN_SHFT                                   0x9
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_ARM_CE_DISABLE_USAGE_BMSK                              0x100
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_ARM_CE_DISABLE_USAGE_SHFT                                0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_BOOT_ROM_CFG_BMSK                                       0xff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_BOOT_ROM_CFG_SHFT                                        0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041c4)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041c4)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_APPS_BOOT_TRIGGER_DISABLE_BMSK                    0x80000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_APPS_BOOT_TRIGGER_DISABLE_SHFT                          0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_BMSK                   0x40000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_SHFT                         0x1e
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_XBL_SEC_AUTH_DISABLE_BMSK                         0x20000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_XBL_SEC_AUTH_DISABLE_SHFT                               0x1d
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_MSM_PKG_TYPE_BMSK                                 0x10000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_MSM_PKG_TYPE_SHFT                                       0x1c
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_USB_PHY_TUNING_BMSK                                0xf000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_USB_PHY_TUNING_SHFT                                     0x18
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_REF_CLK_SEL_BMSK                                    0x800000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_REF_CLK_SEL_SHFT                                        0x17
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_LEGACY_MAV_SECBOOT_BMSK                             0x400000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_LEGACY_MAV_SECBOOT_SHFT                                 0x16
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_FOUNDRY_ID_BMSK                                     0x3c0000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_FOUNDRY_ID_SHFT                                         0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_PLL_CFG_BMSK                                         0x3fff0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_PLL_CFG_SHFT                                             0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_APPS_PBL_PLL_CTRL_BMSK                                   0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_APPS_PBL_PLL_CTRL_SHFT                                   0x0

#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_ADDR(n)                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041c8 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_OFFS(n)                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041c8 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_MAXn                                                          5
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_HASH_DATA0_BMSK                                      0xffffffff
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_HASH_DATA0_SHFT                                             0x0

#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_ADDR(n)                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041cc + 0x8 * (n))
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_OFFS(n)                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041cc + 0x8 * (n))
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_MAXn                                                          5
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_HASH_DATA1_BMSK                                      0xffffffff
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_HASH_DATA1_SHFT                                             0x0

#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041f8)
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041f8)
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_RSVD5_BMSK                                              0x80000000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_RSVD5_SHFT                                                    0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_PARTIAL_BIN_BMSK                                        0x70000000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_PARTIAL_BIN_SHFT                                              0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_RSVD4_BMSK                                               0x8000000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_RSVD4_SHFT                                                    0x1b
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_RSVD6_BMSK                                               0x7000000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_RSVD6_SHFT                                                    0x18
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_RSVD3_BMSK                                                0x800000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_RSVD3_SHFT                                                    0x17
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_MSS_SVS3_DISABLED_BMSK                                    0x400000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_MSS_SVS3_DISABLED_SHFT                                        0x16
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_MSS_SVS2_DISABLED_BMSK                                    0x200000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_MSS_SVS2_DISABLED_SHFT                                        0x15
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_MSS_SVS_DISABLED_BMSK                                     0x100000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_MSS_SVS_DISABLED_SHFT                                         0x14
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_RSVD2_BMSK                                                 0x80000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_RSVD2_SHFT                                                    0x13
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_CX_SVS3_DISABLED_BMSK                                      0x40000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_CX_SVS3_DISABLED_SHFT                                         0x12
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_CX_SVS2_DISABLED_BMSK                                      0x20000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_CX_SVS2_DISABLED_SHFT                                         0x11
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_CX_SVS_DISABLED_BMSK                                       0x10000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_CX_SVS_DISABLED_SHFT                                          0x10
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_LDO_ENABLE_SVSP_BMSK                                        0x8000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_LDO_ENABLE_SVSP_SHFT                                           0xf
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_LDO_ENABLE_SVS3_BMSK                                        0x4000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_LDO_ENABLE_SVS3_SHFT                                           0xe
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_LDO_ENABLE_SVS2_BMSK                                        0x2000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_LDO_ENABLE_SVS2_SHFT                                           0xd
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_LDO_ENABLE_SVS_BMSK                                         0x1000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_LDO_ENABLE_SVS_SHFT                                            0xc
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_MSS_VQ6SS_LDO_VREF_TRIM_BMSK                                 0xf80
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_MSS_VQ6SS_LDO_VREF_TRIM_SHFT                                   0x7
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_RSVD0_BMSK                                                    0x40
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_RSVD0_SHFT                                                     0x6
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_MSS_Q6SS0_LDO_VREF_TRIM_BMSK                                  0x3e
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_MSS_Q6SS0_LDO_VREF_TRIM_SHFT                                   0x1
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_MSS_Q6SS0_LDO_ENABLE_BMSK                                      0x1
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_MSS_Q6SS0_LDO_ENABLE_SHFT                                      0x0

#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041fc)
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000041fc)
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_RSVD0_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_RSVD0_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004200)
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004200)
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_RSVD0_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_RSVD0_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004204)
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004204)
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_RSVD2_BMSK                                              0x80000000
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_RSVD2_SHFT                                                    0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_REFGEN_BGV_TRIM_BMSK                                    0x7f800000
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_REFGEN_BGV_TRIM_SHFT                                          0x17
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_RSVD0_BMSK                                                0x7fffff
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_RSVD0_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004208)
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004208)
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW2_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW2_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_RSVD0_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_RSVD0_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000420c)
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000420c)
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW2_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW2_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_RSVD0_BMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_RSVD0_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004210)
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004210)
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW3_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW3_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR0_TARG_VOLT_OFFSET_SVS_BMSK                          0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR0_TARG_VOLT_OFFSET_SVS_SHFT                                0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR0_TARG_VOLT_OFFSET_NOM_BMSK                           0xf000000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR0_TARG_VOLT_OFFSET_NOM_SHFT                                0x18
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR0_TARG_VOLT_OFFSET_TUR_BMSK                            0xf00000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR0_TARG_VOLT_OFFSET_TUR_SHFT                                0x14
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR0_TARG_VOLT_SVS3_BMSK                                   0xf8000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR0_TARG_VOLT_SVS3_SHFT                                       0xf
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR0_TARG_VOLT_SVS_BMSK                                     0x7c00
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR0_TARG_VOLT_SVS_SHFT                                        0xa
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR0_TARG_VOLT_NOM_BMSK                                      0x3e0
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR0_TARG_VOLT_NOM_SHFT                                        0x5
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR0_TARG_VOLT_TUR_BMSK                                       0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR0_TARG_VOLT_TUR_SHFT                                        0x0

#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004214)
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004214)
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW3_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW3_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR1_TARG_VOLT_SVS3_BMSK                                0xf8000000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR1_TARG_VOLT_SVS3_SHFT                                      0x1b
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR1_TARG_VOLT_SVS_BMSK                                  0x7c00000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR1_TARG_VOLT_SVS_SHFT                                       0x16
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR1_TARG_VOLT_NOM_BMSK                                   0x3e0000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR1_TARG_VOLT_NOM_SHFT                                       0x11
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR1_TARG_VOLT_TUR_BMSK                                    0x1f000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR1_TARG_VOLT_TUR_SHFT                                        0xc
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR0_AGING_BMSK                                              0xff0
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR0_AGING_SHFT                                                0x4
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR0_TARG_VOLT_OFFSET_SVS3_BMSK                                0xf
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR0_TARG_VOLT_OFFSET_SVS3_SHFT                                0x0

#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004218)
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004218)
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW4_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW4_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR_REV_BMSK                                            0xe0000000
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR_REV_SHFT                                                  0x1d
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR2_TARG_VOLT_TUR_BMSK                                 0x1f000000
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR2_TARG_VOLT_TUR_SHFT                                       0x18
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR1_AGING_BMSK                                           0xff0000
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR1_AGING_SHFT                                               0x10
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR1_TARG_VOLT_OFFSET_SVS3_BMSK                             0xf000
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR1_TARG_VOLT_OFFSET_SVS3_SHFT                                0xc
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR1_TARG_VOLT_OFFSET_SVS_BMSK                               0xf00
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR1_TARG_VOLT_OFFSET_SVS_SHFT                                 0x8
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR1_TARG_VOLT_OFFSET_NOM_BMSK                                0xf0
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR1_TARG_VOLT_OFFSET_NOM_SHFT                                 0x4
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR1_TARG_VOLT_OFFSET_TUR_BMSK                                 0xf
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR1_TARG_VOLT_OFFSET_TUR_SHFT                                 0x0

#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000421c)
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000421c)
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW4_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW4_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR3_TARG_VOLT_OFFSET_SVS_BMSK                          0x78000000
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR3_TARG_VOLT_OFFSET_SVS_SHFT                                0x1b
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR3_TARG_VOLT_OFFSET_SVSLUS_BMSK                        0x7800000
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR3_TARG_VOLT_OFFSET_SVSLUS_SHFT                             0x17
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR3_AGING_BMSK                                           0x7f8000
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR3_AGING_SHFT                                                0xf
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR2_TARG_VOLT_TURL1_BMSK                                   0x7c00
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR2_TARG_VOLT_TURL1_SHFT                                      0xa
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR2_TARG_VOLT_SVSPLUS_BMSK                                  0x3e0
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR2_TARG_VOLT_SVSPLUS_SHFT                                    0x5
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR2_TARG_VOLT_NOM_BMSK                                       0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR2_TARG_VOLT_NOM_SHFT                                        0x0

#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004220)
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004220)
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW5_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW5_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW5_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR1_TARG_VOLT_TURL1_BMSK                                0x7c00000
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR1_TARG_VOLT_TURL1_SHFT                                     0x16
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR1_TARG_VOLT_OFFSET_TURL1_BMSK                          0x3c0000
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR1_TARG_VOLT_OFFSET_TURL1_SHFT                              0x12
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR4_TARG_VOLT_NOM_BMSK                                    0x3e000
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR4_TARG_VOLT_NOM_SHFT                                        0xd
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR4_TARG_VOLT_TUR_BMSK                                     0x1f00
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR4_TARG_VOLT_TUR_SHFT                                        0x8
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR3_TARG_VOLT_OFFSET_SVS3_BMSK                               0xf0
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR3_TARG_VOLT_OFFSET_SVS3_SHFT                                0x4
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR3_TARG_VOLT_OFFSET_SVS2_BMSK                                0xf
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR3_TARG_VOLT_OFFSET_SVS2_SHFT                                0x0

#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004224)
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004224)
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW5_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW5_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW5_MSB_ADDR, m)

#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004228)
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004228)
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW6_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW6_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW6_LSB_ADDR, m)

#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000422c)
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000422c)
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW6_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW6_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW6_MSB_ADDR, m)

#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004230)
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004230)
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW7_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW7_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW7_LSB_ADDR, m)

#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004234)
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004234)
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW7_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW7_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW7_MSB_ADDR, m)

#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004238)
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004238)
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW8_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW8_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW8_LSB_ADDR, m)

#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000423c)
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000423c)
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW8_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW8_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW8_MSB_ADDR, m)

#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004240)
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004240)
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW9_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW9_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW9_LSB_ADDR, m)

#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004244)
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_OFFS                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004244)
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW9_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW9_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW9_MSB_ADDR, m)

#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004248)
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004248)
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW10_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW10_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW10_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_SPARE3_0_BMSK                                           0x1e00000
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_SPARE3_0_SHFT                                                0x15
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_REFCLK_SEL_BMSK                                          0x100000
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_REFCLK_SEL_SHFT                                              0x14

#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000424c)
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000424c)
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW10_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW10_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW10_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_SPARE0_BMSK                                            0x80000000
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_SPARE0_SHFT                                                  0x1f

#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004250)
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004250)
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW11_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW11_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW11_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_SPARE0_BMSK                                            0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_SPARE0_SHFT                                                  0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_SW_CAL_REDUN_SEL_BMSK                                   0xe000000
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_SW_CAL_REDUN_SEL_SHFT                                        0x19
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_SRAM_AGING_SENSOR_1_BMSK                                0x1fe0000
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_SRAM_AGING_SENSOR_1_SHFT                                     0x11
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_SRAM_AGING_SENSOR_0_BMSK                                  0x1fe00
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_SRAM_AGING_SENSOR_0_SHFT                                      0x9
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_RSVD_BMSK                                                   0x1ff
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_RSVD_SHFT                                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004254)
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004254)
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW11_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW11_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW11_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_RSVD0_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_RSVD0_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_TSENS1_OFFSET_BMSK                                     0x78000000
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_TSENS1_OFFSET_SHFT                                           0x1b
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_TSENS0_OFFSET_BMSK                                      0x7800000
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_TSENS0_OFFSET_SHFT                                           0x17
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_TSENS0_BASE1_BMSK                                        0x7fe000
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_TSENS0_BASE1_SHFT                                             0xd
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_TSENS0_BASE0_BMSK                                          0x1ff8
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_TSENS0_BASE0_SHFT                                             0x3
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_TSENS_CAL_SEL_BMSK                                            0x7
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_TSENS_CAL_SEL_SHFT                                            0x0

#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004258)
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004258)
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW12_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW12_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW12_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_VSENS_MSS_OFFSET2_BMSK                                 0xfc000000
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_VSENS_MSS_OFFSET2_SHFT                                       0x1a
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_VSENS_MSS_OFFSET1_BMSK                                  0x3f00000
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_VSENS_MSS_OFFSET1_SHFT                                       0x14
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_VSENS_MSS_BASE_BMSK                                       0xff000
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_VSENS_MSS_BASE_SHFT                                           0xc
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_TSENS4_OFFSET_BMSK                                          0xf00
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_TSENS4_OFFSET_SHFT                                            0x8
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_TSENS3_OFFSET_BMSK                                           0xf0
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_TSENS3_OFFSET_SHFT                                            0x4
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_TSENS2_OFFSET_BMSK                                            0xf
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_TSENS2_OFFSET_SHFT                                            0x0

#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000425c)
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000425c)
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW12_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW12_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW12_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_RSVD0_BMSK                                             0x80000000
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_RSVD0_SHFT                                                   0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_VSENS_FUSE1_S4_BMSK                                    0x70000000
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_VSENS_FUSE1_S4_SHFT                                          0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_VSENS_FUSE1_S3_BMSK                                     0xe000000
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_VSENS_FUSE1_S3_SHFT                                          0x19
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_VSENS_FUSE1_S2_BMSK                                     0x1c00000
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_VSENS_FUSE1_S2_SHFT                                          0x16
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_VSENS_FUSE1_S1_BMSK                                      0x380000
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_VSENS_FUSE1_S1_SHFT                                          0x13
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_VSENS_FUSE1_S0_BMSK                                       0x70000
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_VSENS_FUSE1_S0_SHFT                                          0x10
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_VSENS_FUSE2_BMSK                                           0xff00
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_VSENS_FUSE2_SHFT                                              0x8
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_VSENS_FUSE1_BMSK                                             0xff
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_VSENS_FUSE1_SHFT                                              0x0

#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004260)
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004260)
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW13_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW13_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW13_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_VSENS_CX_OFFSET1_3_0_BMSK                              0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_VSENS_CX_OFFSET1_3_0_SHFT                                    0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_VSENS_CX_BASE_BMSK                                      0xff00000
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_VSENS_CX_BASE_SHFT                                           0x14
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_VSENS_FUSE2_S6_BMSK                                       0xc0000
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_VSENS_FUSE2_S6_SHFT                                          0x12
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_VSENS_FUSE2_S5_BMSK                                       0x30000
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_VSENS_FUSE2_S5_SHFT                                          0x10
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_VSENS_FUSE2_S4_BMSK                                        0xc000
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_VSENS_FUSE2_S4_SHFT                                           0xe
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_VSENS_FUSE2_S3_BMSK                                        0x3000
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_VSENS_FUSE2_S3_SHFT                                           0xc
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_VSENS_FUSE2_S2_BMSK                                         0xc00
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_VSENS_FUSE2_S2_SHFT                                           0xa
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_VSENS_FUSE2_S1_BMSK                                         0x300
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_VSENS_FUSE2_S1_SHFT                                           0x8
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_VSENS_FUSE2_S0_BMSK                                          0xc0
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_VSENS_FUSE2_S0_SHFT                                           0x6
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_VSENS_FUSE1_S6_BMSK                                          0x38
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_VSENS_FUSE1_S6_SHFT                                           0x3
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_VSENS_FUSE1_S5_BMSK                                           0x7
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_VSENS_FUSE1_S5_SHFT                                           0x0

#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004264)
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004264)
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW13_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW13_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW13_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_SW_CAL_REDUN_20_0_BMSK                                 0xfffff800
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_SW_CAL_REDUN_20_0_SHFT                                        0xb
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_RSVD0_BMSK                                                  0x700
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_RSVD0_SHFT                                                    0x8
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_VSENS_CX_OFFSET2_BMSK                                        0xfc
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_VSENS_CX_OFFSET2_SHFT                                         0x2
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_VSENS_CX_OFFSET1_5_4_BMSK                                     0x3
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_VSENS_CX_OFFSET1_5_4_SHFT                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004268)
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004268)
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW14_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW14_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW14_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_SW_CAL_REDUN_52_21_BMSK                                0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_SW_CAL_REDUN_52_21_SHFT                                       0x0

#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000426c)
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000426c)
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW14_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW14_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW14_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_SW_CAL_REDUN_84_53_BMSK                                0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_SW_CAL_REDUN_84_53_SHFT                                       0x0

#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004270)
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004270)
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW15_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW15_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW15_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_SW_CAL_REDUN_116_85_BMSK                               0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_SW_CAL_REDUN_116_85_SHFT                                      0x0

#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004274)
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004274)
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW15_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW15_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW15_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_SW_CAL_REDUN_148_117_BMSK                              0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_SW_CAL_REDUN_148_117_SHFT                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004278)
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004278)
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW16_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW16_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW16_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_SW_CAL_REDUN_180_149_BMSK                              0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_SW_CAL_REDUN_180_149_SHFT                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000427c)
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_OFFS                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000427c)
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW16_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW16_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW16_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_SW_CAL_REDUN_212_181_BMSK                              0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_SW_CAL_REDUN_212_181_SHFT                                     0x0

#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_ADDR(n)                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004280 + 0x8 * (n))
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_OFFS(n)                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004280 + 0x8 * (n))
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_MAXn                                                       24
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_REDUN_DATA_BMSK                                    0xffffffff
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_REDUN_DATA_SHFT                                           0x0

#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_ADDR(n)                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004284 + 0x8 * (n))
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_OFFS(n)                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004284 + 0x8 * (n))
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_MAXn                                                       24
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_REDUN_DATA_BMSK                                    0xffffffff
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_REDUN_DATA_SHFT                                           0x0

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_ADDR                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004348)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_OFFS                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004348)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_RMSK                                           0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_RSVD0_BMSK                                     0xf0000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_RSVD0_SHFT                                           0x1c
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_FEATURE_DISABLE_SOFT_BMSK                 0xffffff0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MODEM_FEATURE_DISABLE_SOFT_SHFT                       0x4
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_BMSK                                 0x8
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_PKA_3PIP_DISABLE_SHFT                                 0x3
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_BOOT_ROM_PATCH_DISABLE_BMSK                           0x7
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_BOOT_ROM_PATCH_DISABLE_SHFT                           0x0

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ADDR                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000434c)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_OFFS                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000434c)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_RMSK                                           0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_RSVD5_BMSK                                     0xe0000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_RSVD5_SHFT                                           0x1d
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_LLCC_FUSE_CACHE_SIZE_ZERO_BMSK                 0x10000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_LLCC_FUSE_CACHE_SIZE_ZERO_SHFT                       0x1c
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_RSVD4_BMSK                                      0xf800000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_RSVD4_SHFT                                           0x17
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APS_RESET_DISABLE_BMSK                           0x400000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APS_RESET_DISABLE_SHFT                               0x16
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_RSVD3_BMSK                                       0x300000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_RSVD3_SHFT                                           0x14
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_QC_UDK_DISABLE_BMSK                               0x80000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_QC_UDK_DISABLE_SHFT                                  0x13
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_BMSK                            0x7c000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_SHFT                                0xe
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_RSVD2_BMSK                                         0x2000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_RSVD2_SHFT                                            0xd
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_RSVD1_BMSK                                         0x1000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_RSVD1_SHFT                                            0xc
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_MOCHA_PART_BMSK                                     0x800
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_MOCHA_PART_SHFT                                       0xb
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_NIDNT_DISABLE_BMSK                                  0x400
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_NIDNT_DISABLE_SHFT                                    0xa
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_SMMU_DISABLE_BMSK                                   0x200
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_SMMU_DISABLE_SHFT                                     0x9
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_VENDOR_LOCK_BMSK                                    0x1e0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_VENDOR_LOCK_SHFT                                      0x5
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_BMSK                          0x10
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_SHFT                           0x4
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_EMAC_DISABLE_BMSK                                     0x8
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_EMAC_DISABLE_SHFT                                     0x3
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_RSVD0_BMSK                                            0x4
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_RSVD0_SHFT                                            0x2
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE_BMSK                             0x2
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_FUSE_SMT_PERM_ENABLE_SHFT                             0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_PCIE_0_DISABLE_BMSK                                   0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_PCIE_0_DISABLE_SHFT                                   0x0

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_ADDR                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004350)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_OFFS                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004350)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_RMSK                                           0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_HARD_11_0_BMSK           0xfff00000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_HARD_11_0_SHFT                 0x14
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_MODEM_TCM_BOOT_DISABLE_BMSK                       0x80000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_MODEM_TCM_BOOT_DISABLE_SHFT                          0x13
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_NAV_DISABLE_BMSK                                  0x40000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_NAV_DISABLE_SHFT                                     0x12
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_RSVD1_BMSK                                        0x38000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_RSVD1_SHFT                                            0xf
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SPARE_BMSK                   0x7fe0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SPARE_SHFT                      0x5
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_RSVD0_BMSK                                           0x10
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_RSVD0_SHFT                                            0x4
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_IU_BMSK                         0xf
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_IU_SHFT                         0x0

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_ADDR                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004354)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_OFFS                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004354)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_RMSK                                           0xffff003f
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_RSVD0_BMSK                                     0xfff00000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_RSVD0_SHFT                                           0x14
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_APPS_PLL_CFG_BMSK                                 0xf0000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_APPS_PLL_CFG_SHFT                                    0x10
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_MODEM_FEATURE_DISABLE_HARD_17_12_BMSK                0x3f
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_MODEM_FEATURE_DISABLE_HARD_17_12_SHFT                 0x0

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_ADDR                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004358)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_OFFS                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004358)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_RMSK                                           0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_ADDR, HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_RMSK)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_SPNIDEN_DISABLE_BMSK                   0x80000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_SPNIDEN_DISABLE_SHFT                         0x1f
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_MSS_NIDEN_DISABLE_BMSK                      0x40000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_MSS_NIDEN_DISABLE_SHFT                            0x1e
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_SSC_NIDEN_DISABLE_BMSK                      0x20000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_SSC_NIDEN_DISABLE_SHFT                            0x1d
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_CAM_ICP_NIDEN_DISABLE_BMSK                  0x10000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_CAM_ICP_NIDEN_DISABLE_SHFT                        0x1c
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_NIDEN_DISABLE_BMSK                  0x8000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_NIDEN_DISABLE_SHFT                       0x1b
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_RSVD3_BMSK                                      0x6000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_RSVD3_SHFT                                           0x19
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_NIDEN_DISABLE_BMSK                       0x1000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_NIDEN_DISABLE_SHFT                            0x18
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_NIDEN_DISABLE_BMSK                       0x800000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_NIDEN_DISABLE_SHFT                           0x17
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_MSS_DBGEN_DISABLE_BMSK                        0x400000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_MSS_DBGEN_DISABLE_SHFT                            0x16
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_A5X_ISDB_DBGEN_DISABLE_BMSK                   0x200000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_A5X_ISDB_DBGEN_DISABLE_SHFT                       0x15
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_VENUS_0_DBGEN_DISABLE_BMSK                    0x100000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_VENUS_0_DBGEN_DISABLE_SHFT                        0x14
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_SPARE1_DISABLE_BMSK                            0x80000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_SPARE1_DISABLE_SHFT                               0x13
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_RSVD2_BMSK                                        0x60000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_RSVD2_SHFT                                           0x11
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_DBGEN_DISABLE_BMSK                    0x10000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_AOSS_AOP_DBGEN_DISABLE_SHFT                       0x10
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_WCSS_DBGEN_DISABLE_BMSK                         0x8000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_WCSS_DBGEN_DISABLE_SHFT                            0xf
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_LPASS_TURING_DBGEN_DISABLE_BMSK                 0x4000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_LPASS_TURING_DBGEN_DISABLE_SHFT                    0xe
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_DBGEN_DISABLE_BMSK                          0x2000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_DBGEN_DISABLE_SHFT                             0xd
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_DBGEN_DISABLE_BMSK                         0x1000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_DBGEN_DISABLE_SHFT                            0xc
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_DEVICEEN_DISABLE_BMSK                        0x800
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_DEVICEEN_DISABLE_SHFT                          0xb
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_RSVD1_BMSK                                          0x400
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_RSVD1_SHFT                                            0xa
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_AOSS_APB_DFD_DISABLE_BMSK                        0x200
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_AOSS_APB_DFD_DISABLE_SHFT                          0x9
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_DEBUG_BUS_DISABLE_BMSK                           0x100
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_DEBUG_BUS_DISABLE_SHFT                             0x8
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_DCC_DEBUG_DISABLE_BMSK                            0x80
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_DCC_DEBUG_DISABLE_SHFT                             0x7
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_RSVD0_BMSK                                           0x78
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_RSVD0_SHFT                                            0x3
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QDI_SPMI_DISABLE_BMSK                                 0x4
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QDI_SPMI_DISABLE_SHFT                                 0x2
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_SM_BIST_DISABLE_BMSK                                  0x2
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_SM_BIST_DISABLE_SHFT                                  0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_TIC_DISABLE_BMSK                                      0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_TIC_DISABLE_SHFT                                      0x0

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_ADDR                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000435c)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_OFFS                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000435c)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_RMSK                                           0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_ADDR, HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_RMSK)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_CE_BAM_DISABLE_BMSK                            0x80000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_CE_BAM_DISABLE_SHFT                                  0x1f
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_RSVD1_BMSK                                     0x7ffc0000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_RSVD1_SHFT                                           0x12
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FSM_FUSE_BMSK                           0x38000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FSM_FUSE_SHFT                               0xf
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_RSVD0_BMSK                                         0x7e00
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_RSVD0_SHFT                                            0x9
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE0_DISABLE_BMSK                              0x100
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE0_DISABLE_SHFT                                0x8
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_LLCC_DSR_DISABLE_BMSK                             0x80
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_LLCC_DSR_DISABLE_SHFT                              0x7
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE5_DISABLE_BMSK                               0x40
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE5_DISABLE_SHFT                                0x6
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPIDEN_DISABLE_BMSK                           0x20
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPIDEN_DISABLE_SHFT                            0x5
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_APPS_SPIDEN_DISABLE_BMSK                          0x10
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_APPS_SPIDEN_DISABLE_SHFT                           0x4
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE4_DISABLE_BMSK                                0x8
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE4_DISABLE_SHFT                                0x3
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE3_DISABLE_BMSK                                0x4
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE3_DISABLE_SHFT                                0x2
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE2_DISABLE_BMSK                                0x2
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_SPARE2_DISABLE_SHFT                                0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPNIDEN_DISABLE_BMSK                           0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPNIDEN_DISABLE_SHFT                           0x0

#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_ADDR(n)                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000042e0 + 0x8 * (n))
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_OFFS(n)                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000042e0 + 0x8 * (n))
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_MAXn                                                         18
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_ADDR(n), HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_RMSK)
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_QC_SPARE_BMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_QC_SPARE_SHFT                                               0x0

#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_ADDR(n)                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000042e4 + 0x8 * (n))
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_OFFS(n)                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000042e4 + 0x8 * (n))
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_RMSK                                                   0xffffff
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_MAXn                                                         18
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_ADDR(n), HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_RMSK)
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_QC_SPARE_BMSK                                          0xffffff
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_QC_SPARE_SHFT                                               0x0

#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n)                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004378 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_OFFS(n)                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004378 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_RMSK                                       0xffffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_MAXn                                                1
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_KEY_DATA0_BMSK                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_KEY_DATA0_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n)                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000437c + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_OFFS(n)                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000437c + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RMSK                                         0xffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_MAXn                                                1
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_KEY_DATA1_BMSK                               0xffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_KEY_DATA1_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004388)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_OFFS                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004388)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RMSK                                       0xffffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR, HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RSVD0_BMSK                                 0xffff0000
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RSVD0_SHFT                                       0x10
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_KEY_DATA0_BMSK                                 0xffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_KEY_DATA0_SHFT                                    0x0

#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000438c)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_OFFS                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000438c)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RMSK                                         0xffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR, HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD0_BMSK                                   0xffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD0_SHFT                                        0x0

#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_ADDR(n)                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004390 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_OFFS(n)                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004390 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_MAXn                                                      1
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT4_BMSK                                   0xff000000
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT4_SHFT                                         0x18
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT3_BMSK                                     0xff0000
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT3_SHFT                                         0x10
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT2_BMSK                                       0xff00
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT2_SHFT                                          0x8
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT1_BMSK                                         0xff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT1_SHFT                                          0x0

#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_ADDR(n)                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004394 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_OFFS(n)                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004394 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_RMSK                                               0xffffff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_MAXn                                                      1
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT7_BMSK                                     0xff0000
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT7_SHFT                                         0x10
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT6_BMSK                                       0xff00
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT6_SHFT                                          0x8
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT5_BMSK                                         0xff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT5_SHFT                                          0x0

#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043a0 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_OFFS(n)                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043a0 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                   0xffffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                            3
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                         0xffffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                                0x0

#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043a4 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_OFFS(n)                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043a4 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                     0xffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                            3
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                           0xffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                                0x0

#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043c0)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_OFFS                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043c0)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_RMSK                                   0xffffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_RMSK)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_BMSK                         0xffffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_SHFT                                0x0

#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043c4)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_OFFS                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043c4)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RMSK                                     0xffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RMSK)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_BMSK                               0xffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_SHFT                                    0x0

#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043c8 + 0x8 * (n))
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_OFFS(n)                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043c8 + 0x8 * (n))
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                   0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                            3
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                         0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                                0x0

#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043cc + 0x8 * (n))
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_OFFS(n)                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043cc + 0x8 * (n))
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                     0xffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                            3
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                           0xffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                                0x0

#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043e8)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_OFFS                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043e8)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_RMSK                                   0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_RMSK)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_BMSK                         0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_SHFT                                0x0

#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043ec)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_OFFS                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043ec)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RMSK                                     0xffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RMSK)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_BMSK                               0xffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_SHFT                                    0x0

#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_ADDR(n)                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043f0 + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_OFFS(n)                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043f0 + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_MAXn                                                        39
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_PATCH_DATA_BMSK                                     0xffffffff
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_PATCH_DATA_SHFT                                            0x0

#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_ADDR(n)                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043f4 + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_OFFS(n)                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043f4 + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_RMSK                                                  0xffffff
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_MAXn                                                        39
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_RSVD0_BMSK                                            0xfe0000
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_RSVD0_SHFT                                                0x11
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_PATCH_ADDR_BMSK                                        0x1fffe
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_PATCH_ADDR_SHFT                                            0x1
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_PATCH_EN_BMSK                                              0x1
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_PATCH_EN_SHFT                                              0x0

#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n)                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004530 + 0x8 * (n))
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_OFFS(n)                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004530 + 0x8 * (n))
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_RMSK                                          0xffffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_MAXn                                                   1
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_KEY_DATA0_BMSK                                0xffffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_KEY_DATA0_SHFT                                       0x0

#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n)                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004534 + 0x8 * (n))
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_OFFS(n)                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004534 + 0x8 * (n))
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_RMSK                                            0xffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_MAXn                                                   1
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_KEY_DATA1_BMSK                                  0xffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_KEY_DATA1_SHFT                                       0x0

#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004540)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_OFFS                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004540)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_RMSK                                          0xffffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR, HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_RMSK)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_RSVD0_BMSK                                    0xffff0000
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_RSVD0_SHFT                                          0x10
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_KEY_DATA0_BMSK                                    0xffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_KEY_DATA0_SHFT                                       0x0

#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004544)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_OFFS                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004544)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_RMSK                                            0xffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR, HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_RMSK)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD0_BMSK                                      0xffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD0_SHFT                                           0x0

#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_ADDR(n)                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004548 + 0x8 * (n))
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_OFFS(n)                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004548 + 0x8 * (n))
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_MAXn                                                     3
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_USER_DATA_KEY_BMSK                              0xffffffff
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_LSB_USER_DATA_KEY_SHFT                                     0x0

#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_ADDR(n)                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000454c + 0x8 * (n))
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_OFFS(n)                                         (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000454c + 0x8 * (n))
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_RMSK                                              0xffffff
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_MAXn                                                     3
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_USER_DATA_KEY_BMSK                                0xffffff
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROWn_MSB_USER_DATA_KEY_SHFT                                     0x0

#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004568)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_OFFS                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00004568)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_ADDR, HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_RMSK)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_USER_DATA_KEY_BMSK                              0xffffffff
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_LSB_USER_DATA_KEY_SHFT                                     0x0

#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000456c)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_OFFS                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000456c)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_RMSK                                              0xffffff
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_ADDR, HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_RMSK)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_RSVD0_BMSK                                        0xffffff
#define HWIO_QFPROM_CORR_USER_DATA_KEY_ROW4_MSB_RSVD0_SHFT                                             0x0

#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_ADDR(n)                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043d0 + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_OFFS(n)                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043d0 + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_RMSK                                           0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_MAXn                                                   30
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_OEM_SPARE_BMSK                                 0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_OEM_SPARE_SHFT                                        0x0

#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_ADDR(n)                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043d4 + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_OFFS(n)                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043d4 + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_RMSK                                           0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_MAXn                                                   30
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_OEM_SPARE_BMSK                                 0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_OEM_SPARE_SHFT                                        0x0

#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_ADDR(n)                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043d8 + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_OFFS(n)                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043d8 + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_RMSK                                           0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_MAXn                                                   30
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_OEM_SPARE_BMSK                                 0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_OEM_SPARE_SHFT                                        0x0

#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_ADDR(n)                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043dc + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_OFFS(n)                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000043dc + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_RMSK                                           0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_MAXn                                                   30
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_OEM_SPARE_BMSK                                 0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_OEM_SPARE_SHFT                                        0x0

#define HWIO_SEC_CTRL_HW_VERSION_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006000)
#define HWIO_SEC_CTRL_HW_VERSION_OFFS                                                           (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006000)
#define HWIO_SEC_CTRL_HW_VERSION_RMSK                                                           0xffffffff
#define HWIO_SEC_CTRL_HW_VERSION_IN          \
        in_dword_masked(HWIO_SEC_CTRL_HW_VERSION_ADDR, HWIO_SEC_CTRL_HW_VERSION_RMSK)
#define HWIO_SEC_CTRL_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_SEC_CTRL_HW_VERSION_ADDR, m)
#define HWIO_SEC_CTRL_HW_VERSION_MAJOR_BMSK                                                     0xf0000000
#define HWIO_SEC_CTRL_HW_VERSION_MAJOR_SHFT                                                           0x1c
#define HWIO_SEC_CTRL_HW_VERSION_MINOR_BMSK                                                      0xfff0000
#define HWIO_SEC_CTRL_HW_VERSION_MINOR_SHFT                                                           0x10
#define HWIO_SEC_CTRL_HW_VERSION_STEP_BMSK                                                          0xffff
#define HWIO_SEC_CTRL_HW_VERSION_STEP_SHFT                                                             0x0

#define HWIO_FEATURE_CONFIG0_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006004)
#define HWIO_FEATURE_CONFIG0_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006004)
#define HWIO_FEATURE_CONFIG0_RMSK                                                               0xffffffff
#define HWIO_FEATURE_CONFIG0_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG0_ADDR, HWIO_FEATURE_CONFIG0_RMSK)
#define HWIO_FEATURE_CONFIG0_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG0_ADDR, m)
#define HWIO_FEATURE_CONFIG0_RSVD0_BMSK                                                         0xf0000000
#define HWIO_FEATURE_CONFIG0_RSVD0_SHFT                                                               0x1c
#define HWIO_FEATURE_CONFIG0_MODEM_FEATURE_DISABLE_SOFT_BMSK                                     0xffffff0
#define HWIO_FEATURE_CONFIG0_MODEM_FEATURE_DISABLE_SOFT_SHFT                                           0x4
#define HWIO_FEATURE_CONFIG0_PKA_3PIP_DISABLE_BMSK                                                     0x8
#define HWIO_FEATURE_CONFIG0_PKA_3PIP_DISABLE_SHFT                                                     0x3
#define HWIO_FEATURE_CONFIG0_BOOT_ROM_PATCH_DISABLE_BMSK                                               0x7
#define HWIO_FEATURE_CONFIG0_BOOT_ROM_PATCH_DISABLE_SHFT                                               0x0

#define HWIO_FEATURE_CONFIG1_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006008)
#define HWIO_FEATURE_CONFIG1_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006008)
#define HWIO_FEATURE_CONFIG1_RMSK                                                               0xffffffff
#define HWIO_FEATURE_CONFIG1_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG1_ADDR, HWIO_FEATURE_CONFIG1_RMSK)
#define HWIO_FEATURE_CONFIG1_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG1_ADDR, m)
#define HWIO_FEATURE_CONFIG1_RSVD5_BMSK                                                         0xe0000000
#define HWIO_FEATURE_CONFIG1_RSVD5_SHFT                                                               0x1d
#define HWIO_FEATURE_CONFIG1_LLCC_FUSE_CACHE_SIZE_ZERO_BMSK                                     0x10000000
#define HWIO_FEATURE_CONFIG1_LLCC_FUSE_CACHE_SIZE_ZERO_SHFT                                           0x1c
#define HWIO_FEATURE_CONFIG1_RSVD4_BMSK                                                          0xf800000
#define HWIO_FEATURE_CONFIG1_RSVD4_SHFT                                                               0x17
#define HWIO_FEATURE_CONFIG1_APS_RESET_DISABLE_BMSK                                               0x400000
#define HWIO_FEATURE_CONFIG1_APS_RESET_DISABLE_SHFT                                                   0x16
#define HWIO_FEATURE_CONFIG1_RSVD3_BMSK                                                           0x300000
#define HWIO_FEATURE_CONFIG1_RSVD3_SHFT                                                               0x14
#define HWIO_FEATURE_CONFIG1_QC_UDK_DISABLE_BMSK                                                   0x80000
#define HWIO_FEATURE_CONFIG1_QC_UDK_DISABLE_SHFT                                                      0x13
#define HWIO_FEATURE_CONFIG1_STACKED_MEMORY_ID_BMSK                                                0x7c000
#define HWIO_FEATURE_CONFIG1_STACKED_MEMORY_ID_SHFT                                                    0xe
#define HWIO_FEATURE_CONFIG1_RSVD2_BMSK                                                             0x2000
#define HWIO_FEATURE_CONFIG1_RSVD2_SHFT                                                                0xd
#define HWIO_FEATURE_CONFIG1_RSVD1_BMSK                                                             0x1000
#define HWIO_FEATURE_CONFIG1_RSVD1_SHFT                                                                0xc
#define HWIO_FEATURE_CONFIG1_MOCHA_PART_BMSK                                                         0x800
#define HWIO_FEATURE_CONFIG1_MOCHA_PART_SHFT                                                           0xb
#define HWIO_FEATURE_CONFIG1_NIDNT_DISABLE_BMSK                                                      0x400
#define HWIO_FEATURE_CONFIG1_NIDNT_DISABLE_SHFT                                                        0xa
#define HWIO_FEATURE_CONFIG1_SMMU_DISABLE_BMSK                                                       0x200
#define HWIO_FEATURE_CONFIG1_SMMU_DISABLE_SHFT                                                         0x9
#define HWIO_FEATURE_CONFIG1_VENDOR_LOCK_BMSK                                                        0x1e0
#define HWIO_FEATURE_CONFIG1_VENDOR_LOCK_SHFT                                                          0x5
#define HWIO_FEATURE_CONFIG1_CM_FEAT_CONFIG_DISABLE_BMSK                                              0x10
#define HWIO_FEATURE_CONFIG1_CM_FEAT_CONFIG_DISABLE_SHFT                                               0x4
#define HWIO_FEATURE_CONFIG1_EMAC_DISABLE_BMSK                                                         0x8
#define HWIO_FEATURE_CONFIG1_EMAC_DISABLE_SHFT                                                         0x3
#define HWIO_FEATURE_CONFIG1_RSVD0_BMSK                                                                0x4
#define HWIO_FEATURE_CONFIG1_RSVD0_SHFT                                                                0x2
#define HWIO_FEATURE_CONFIG1_FUSE_SMT_PERM_ENABLE_BMSK                                                 0x2
#define HWIO_FEATURE_CONFIG1_FUSE_SMT_PERM_ENABLE_SHFT                                                 0x1
#define HWIO_FEATURE_CONFIG1_PCIE_0_DISABLE_BMSK                                                       0x1
#define HWIO_FEATURE_CONFIG1_PCIE_0_DISABLE_SHFT                                                       0x0

#define HWIO_FEATURE_CONFIG2_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000600c)
#define HWIO_FEATURE_CONFIG2_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000600c)
#define HWIO_FEATURE_CONFIG2_RMSK                                                               0xffffffff
#define HWIO_FEATURE_CONFIG2_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG2_ADDR, HWIO_FEATURE_CONFIG2_RMSK)
#define HWIO_FEATURE_CONFIG2_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG2_ADDR, m)
#define HWIO_FEATURE_CONFIG2_MODEM_FEATURE_DISABLE_HARD_11_0_BMSK                               0xfff00000
#define HWIO_FEATURE_CONFIG2_MODEM_FEATURE_DISABLE_HARD_11_0_SHFT                                     0x14
#define HWIO_FEATURE_CONFIG2_MODEM_TCM_BOOT_DISABLE_BMSK                                           0x80000
#define HWIO_FEATURE_CONFIG2_MODEM_TCM_BOOT_DISABLE_SHFT                                              0x13
#define HWIO_FEATURE_CONFIG2_NAV_DISABLE_BMSK                                                      0x40000
#define HWIO_FEATURE_CONFIG2_NAV_DISABLE_SHFT                                                         0x12
#define HWIO_FEATURE_CONFIG2_RSVD1_BMSK                                                            0x38000
#define HWIO_FEATURE_CONFIG2_RSVD1_SHFT                                                                0xf
#define HWIO_FEATURE_CONFIG2_MODEM_FEATURE_DISABLE_SPARE_BMSK                                       0x7fe0
#define HWIO_FEATURE_CONFIG2_MODEM_FEATURE_DISABLE_SPARE_SHFT                                          0x5
#define HWIO_FEATURE_CONFIG2_RSVD0_BMSK                                                               0x10
#define HWIO_FEATURE_CONFIG2_RSVD0_SHFT                                                                0x4
#define HWIO_FEATURE_CONFIG2_MODEM_FEATURE_DISABLE_IU_BMSK                                             0xf
#define HWIO_FEATURE_CONFIG2_MODEM_FEATURE_DISABLE_IU_SHFT                                             0x0

#define HWIO_FEATURE_CONFIG3_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006010)
#define HWIO_FEATURE_CONFIG3_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006010)
#define HWIO_FEATURE_CONFIG3_RMSK                                                               0xffffffff
#define HWIO_FEATURE_CONFIG3_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG3_ADDR, HWIO_FEATURE_CONFIG3_RMSK)
#define HWIO_FEATURE_CONFIG3_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG3_ADDR, m)
#define HWIO_FEATURE_CONFIG3_RSVD0_BMSK                                                         0xfff00000
#define HWIO_FEATURE_CONFIG3_RSVD0_SHFT                                                               0x14
#define HWIO_FEATURE_CONFIG3_APPS_PLL_CFG_BMSK                                                     0xfffc0
#define HWIO_FEATURE_CONFIG3_APPS_PLL_CFG_SHFT                                                         0x6
#define HWIO_FEATURE_CONFIG3_MODEM_FEATURE_DISABLE_HARD_17_12_BMSK                                    0x3f
#define HWIO_FEATURE_CONFIG3_MODEM_FEATURE_DISABLE_HARD_17_12_SHFT                                     0x0

#define HWIO_FEATURE_CONFIG4_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006014)
#define HWIO_FEATURE_CONFIG4_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006014)
#define HWIO_FEATURE_CONFIG4_RMSK                                                               0xffffffff
#define HWIO_FEATURE_CONFIG4_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG4_ADDR, HWIO_FEATURE_CONFIG4_RMSK)
#define HWIO_FEATURE_CONFIG4_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG4_ADDR, m)
#define HWIO_FEATURE_CONFIG4_QC_APPS_SPNIDEN_DISABLE_BMSK                                       0x80000000
#define HWIO_FEATURE_CONFIG4_QC_APPS_SPNIDEN_DISABLE_SHFT                                             0x1f
#define HWIO_FEATURE_CONFIG4_QC_MSS_NIDEN_DISABLE_BMSK                                          0x40000000
#define HWIO_FEATURE_CONFIG4_QC_MSS_NIDEN_DISABLE_SHFT                                                0x1e
#define HWIO_FEATURE_CONFIG4_QC_SSC_NIDEN_DISABLE_BMSK                                          0x20000000
#define HWIO_FEATURE_CONFIG4_QC_SSC_NIDEN_DISABLE_SHFT                                                0x1d
#define HWIO_FEATURE_CONFIG4_QC_CAM_ICP_NIDEN_DISABLE_BMSK                                      0x10000000
#define HWIO_FEATURE_CONFIG4_QC_CAM_ICP_NIDEN_DISABLE_SHFT                                            0x1c
#define HWIO_FEATURE_CONFIG4_QC_AOSS_AOP_NIDEN_DISABLE_BMSK                                      0x8000000
#define HWIO_FEATURE_CONFIG4_QC_AOSS_AOP_NIDEN_DISABLE_SHFT                                           0x1b
#define HWIO_FEATURE_CONFIG4_RSVD3_BMSK                                                          0x6000000
#define HWIO_FEATURE_CONFIG4_RSVD3_SHFT                                                               0x19
#define HWIO_FEATURE_CONFIG4_QC_DAP_NIDEN_DISABLE_BMSK                                           0x1000000
#define HWIO_FEATURE_CONFIG4_QC_DAP_NIDEN_DISABLE_SHFT                                                0x18
#define HWIO_FEATURE_CONFIG4_QC_APPS_NIDEN_DISABLE_BMSK                                           0x800000
#define HWIO_FEATURE_CONFIG4_QC_APPS_NIDEN_DISABLE_SHFT                                               0x17
#define HWIO_FEATURE_CONFIG4_QC_MSS_DBGEN_DISABLE_BMSK                                            0x400000
#define HWIO_FEATURE_CONFIG4_QC_MSS_DBGEN_DISABLE_SHFT                                                0x16
#define HWIO_FEATURE_CONFIG4_QC_A5X_ISDB_DBGEN_DISABLE_BMSK                                       0x200000
#define HWIO_FEATURE_CONFIG4_QC_A5X_ISDB_DBGEN_DISABLE_SHFT                                           0x15
#define HWIO_FEATURE_CONFIG4_QC_VENUS_0_DBGEN_DISABLE_BMSK                                        0x100000
#define HWIO_FEATURE_CONFIG4_QC_VENUS_0_DBGEN_DISABLE_SHFT                                            0x14
#define HWIO_FEATURE_CONFIG4_QC_SPARE1_DISABLE_BMSK                                                0x80000
#define HWIO_FEATURE_CONFIG4_QC_SPARE1_DISABLE_SHFT                                                   0x13
#define HWIO_FEATURE_CONFIG4_RSVD2_BMSK                                                            0x60000
#define HWIO_FEATURE_CONFIG4_RSVD2_SHFT                                                               0x11
#define HWIO_FEATURE_CONFIG4_QC_AOSS_AOP_DBGEN_DISABLE_BMSK                                        0x10000
#define HWIO_FEATURE_CONFIG4_QC_AOSS_AOP_DBGEN_DISABLE_SHFT                                           0x10
#define HWIO_FEATURE_CONFIG4_QC_WCSS_DBGEN_DISABLE_BMSK                                             0x8000
#define HWIO_FEATURE_CONFIG4_QC_WCSS_DBGEN_DISABLE_SHFT                                                0xf
#define HWIO_FEATURE_CONFIG4_QC_LPASS_TURING_DBGEN_DISABLE_BMSK                                     0x4000
#define HWIO_FEATURE_CONFIG4_QC_LPASS_TURING_DBGEN_DISABLE_SHFT                                        0xe
#define HWIO_FEATURE_CONFIG4_QC_DAP_DBGEN_DISABLE_BMSK                                              0x2000
#define HWIO_FEATURE_CONFIG4_QC_DAP_DBGEN_DISABLE_SHFT                                                 0xd
#define HWIO_FEATURE_CONFIG4_QC_APPS_DBGEN_DISABLE_BMSK                                             0x1000
#define HWIO_FEATURE_CONFIG4_QC_APPS_DBGEN_DISABLE_SHFT                                                0xc
#define HWIO_FEATURE_CONFIG4_QC_DAP_DEVICEEN_DISABLE_BMSK                                            0x800
#define HWIO_FEATURE_CONFIG4_QC_DAP_DEVICEEN_DISABLE_SHFT                                              0xb
#define HWIO_FEATURE_CONFIG4_RSVD1_BMSK                                                              0x400
#define HWIO_FEATURE_CONFIG4_RSVD1_SHFT                                                                0xa
#define HWIO_FEATURE_CONFIG4_QC_AOSS_APB_DFD_DISABLE_BMSK                                            0x200
#define HWIO_FEATURE_CONFIG4_QC_AOSS_APB_DFD_DISABLE_SHFT                                              0x9
#define HWIO_FEATURE_CONFIG4_QC_DEBUG_BUS_DISABLE_BMSK                                               0x100
#define HWIO_FEATURE_CONFIG4_QC_DEBUG_BUS_DISABLE_SHFT                                                 0x8
#define HWIO_FEATURE_CONFIG4_QC_DCC_DEBUG_DISABLE_BMSK                                                0x80
#define HWIO_FEATURE_CONFIG4_QC_DCC_DEBUG_DISABLE_SHFT                                                 0x7
#define HWIO_FEATURE_CONFIG4_RSVD0_BMSK                                                               0x78
#define HWIO_FEATURE_CONFIG4_RSVD0_SHFT                                                                0x3
#define HWIO_FEATURE_CONFIG4_QDI_SPMI_DISABLE_BMSK                                                     0x4
#define HWIO_FEATURE_CONFIG4_QDI_SPMI_DISABLE_SHFT                                                     0x2
#define HWIO_FEATURE_CONFIG4_SM_BIST_DISABLE_BMSK                                                      0x2
#define HWIO_FEATURE_CONFIG4_SM_BIST_DISABLE_SHFT                                                      0x1
#define HWIO_FEATURE_CONFIG4_TIC_DISABLE_BMSK                                                          0x1
#define HWIO_FEATURE_CONFIG4_TIC_DISABLE_SHFT                                                          0x0

#define HWIO_FEATURE_CONFIG5_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006018)
#define HWIO_FEATURE_CONFIG5_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006018)
#define HWIO_FEATURE_CONFIG5_RMSK                                                               0xffffffff
#define HWIO_FEATURE_CONFIG5_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG5_ADDR, HWIO_FEATURE_CONFIG5_RMSK)
#define HWIO_FEATURE_CONFIG5_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG5_ADDR, m)
#define HWIO_FEATURE_CONFIG5_CE_BAM_DISABLE_BMSK                                                0x80000000
#define HWIO_FEATURE_CONFIG5_CE_BAM_DISABLE_SHFT                                                      0x1f
#define HWIO_FEATURE_CONFIG5_RSVD1_BMSK                                                         0x7ffc0000
#define HWIO_FEATURE_CONFIG5_RSVD1_SHFT                                                               0x12
#define HWIO_FEATURE_CONFIG5_APPS_BOOT_FSM_FUSE_BMSK                                               0x38000
#define HWIO_FEATURE_CONFIG5_APPS_BOOT_FSM_FUSE_SHFT                                                   0xf
#define HWIO_FEATURE_CONFIG5_RSVD0_BMSK                                                             0x7e00
#define HWIO_FEATURE_CONFIG5_RSVD0_SHFT                                                                0x9
#define HWIO_FEATURE_CONFIG5_QC_SPARE0_DISABLE_BMSK                                                  0x100
#define HWIO_FEATURE_CONFIG5_QC_SPARE0_DISABLE_SHFT                                                    0x8
#define HWIO_FEATURE_CONFIG5_QC_LLCC_DSRW_DISABLE_BMSK                                                0x80
#define HWIO_FEATURE_CONFIG5_QC_LLCC_DSRW_DISABLE_SHFT                                                 0x7
#define HWIO_FEATURE_CONFIG5_QC_SPARE5_DISABLE_BMSK                                                   0x40
#define HWIO_FEATURE_CONFIG5_QC_SPARE5_DISABLE_SHFT                                                    0x6
#define HWIO_FEATURE_CONFIG5_QC_DAP_SPIDEN_DISABLE_BMSK                                               0x20
#define HWIO_FEATURE_CONFIG5_QC_DAP_SPIDEN_DISABLE_SHFT                                                0x5
#define HWIO_FEATURE_CONFIG5_QC_APPS_SPIDEN_DISABLE_BMSK                                              0x10
#define HWIO_FEATURE_CONFIG5_QC_APPS_SPIDEN_DISABLE_SHFT                                               0x4
#define HWIO_FEATURE_CONFIG5_QC_SPARE4_DISABLE_BMSK                                                    0x8
#define HWIO_FEATURE_CONFIG5_QC_SPARE4_DISABLE_SHFT                                                    0x3
#define HWIO_FEATURE_CONFIG5_QC_SPARE3_DISABLE_BMSK                                                    0x4
#define HWIO_FEATURE_CONFIG5_QC_SPARE3_DISABLE_SHFT                                                    0x2
#define HWIO_FEATURE_CONFIG5_QC_SPARE2_DISABLE_BMSK                                                    0x2
#define HWIO_FEATURE_CONFIG5_QC_SPARE2_DISABLE_SHFT                                                    0x1
#define HWIO_FEATURE_CONFIG5_QC_DAP_SPNIDEN_DISABLE_BMSK                                               0x1
#define HWIO_FEATURE_CONFIG5_QC_DAP_SPNIDEN_DISABLE_SHFT                                               0x0

#define HWIO_FEATURE_CONFIG6_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000601c)
#define HWIO_FEATURE_CONFIG6_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000601c)
#define HWIO_FEATURE_CONFIG6_RMSK                                                               0xffffffff
#define HWIO_FEATURE_CONFIG6_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG6_ADDR, HWIO_FEATURE_CONFIG6_RMSK)
#define HWIO_FEATURE_CONFIG6_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG6_ADDR, m)
#define HWIO_FEATURE_CONFIG6_TAP_GEN_SPARE_INSTR_DISABLE_13_0_BMSK                              0xfffc0000
#define HWIO_FEATURE_CONFIG6_TAP_GEN_SPARE_INSTR_DISABLE_13_0_SHFT                                    0x12
#define HWIO_FEATURE_CONFIG6_TAP_INSTR_DISABLE_BMSK                                                0x3ffff
#define HWIO_FEATURE_CONFIG6_TAP_INSTR_DISABLE_SHFT                                                    0x0

#define HWIO_FEATURE_CONFIG7_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006020)
#define HWIO_FEATURE_CONFIG7_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006020)
#define HWIO_FEATURE_CONFIG7_RMSK                                                               0xffffffff
#define HWIO_FEATURE_CONFIG7_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG7_ADDR, HWIO_FEATURE_CONFIG7_RMSK)
#define HWIO_FEATURE_CONFIG7_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG7_ADDR, m)
#define HWIO_FEATURE_CONFIG7_SEC_TAP_ACCESS_DISABLE_BMSK                                        0xfffc0000
#define HWIO_FEATURE_CONFIG7_SEC_TAP_ACCESS_DISABLE_SHFT                                              0x12
#define HWIO_FEATURE_CONFIG7_TAP_GEN_SPARE_INSTR_DISABLE_31_14_BMSK                                0x3ffff
#define HWIO_FEATURE_CONFIG7_TAP_GEN_SPARE_INSTR_DISABLE_31_14_SHFT                                    0x0

#define HWIO_FEATURE_CONFIG8_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006024)
#define HWIO_FEATURE_CONFIG8_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006024)
#define HWIO_FEATURE_CONFIG8_RMSK                                                               0xffffffff
#define HWIO_FEATURE_CONFIG8_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG8_ADDR, HWIO_FEATURE_CONFIG8_RMSK)
#define HWIO_FEATURE_CONFIG8_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG8_ADDR, m)
#define HWIO_FEATURE_CONFIG8_MODEM_PBL_PATCH_VERSION_BMSK                                       0xfe000000
#define HWIO_FEATURE_CONFIG8_MODEM_PBL_PATCH_VERSION_SHFT                                             0x19
#define HWIO_FEATURE_CONFIG8_APPS_PBL_PATCH_VERSION_BMSK                                         0x1fc0000
#define HWIO_FEATURE_CONFIG8_APPS_PBL_PATCH_VERSION_SHFT                                              0x12
#define HWIO_FEATURE_CONFIG8_APPS_PBL_BOOT_SPEED_BMSK                                              0x30000
#define HWIO_FEATURE_CONFIG8_APPS_PBL_BOOT_SPEED_SHFT                                                 0x10
#define HWIO_FEATURE_CONFIG8_MODEM_PBL_BOOT_BMSK                                                    0x8000
#define HWIO_FEATURE_CONFIG8_MODEM_PBL_BOOT_SHFT                                                       0xf
#define HWIO_FEATURE_CONFIG8_RSVD2_BMSK                                                             0x4000
#define HWIO_FEATURE_CONFIG8_RSVD2_SHFT                                                                0xe
#define HWIO_FEATURE_CONFIG8_APPS_BOOT_FROM_ROM_BMSK                                                0x2000
#define HWIO_FEATURE_CONFIG8_APPS_BOOT_FROM_ROM_SHFT                                                   0xd
#define HWIO_FEATURE_CONFIG8_RSVD1_BMSK                                                             0x1000
#define HWIO_FEATURE_CONFIG8_RSVD1_SHFT                                                                0xc
#define HWIO_FEATURE_CONFIG8_MODEM_BOOT_FROM_ROM_BMSK                                                0x800
#define HWIO_FEATURE_CONFIG8_MODEM_BOOT_FROM_ROM_SHFT                                                  0xb
#define HWIO_FEATURE_CONFIG8_RSVD0_BMSK                                                              0x400
#define HWIO_FEATURE_CONFIG8_RSVD0_SHFT                                                                0xa
#define HWIO_FEATURE_CONFIG8_FORCE_MSA_AUTH_EN_BMSK                                                  0x200
#define HWIO_FEATURE_CONFIG8_FORCE_MSA_AUTH_EN_SHFT                                                    0x9
#define HWIO_FEATURE_CONFIG8_ARM_CE_DISABLE_USAGE_BMSK                                               0x100
#define HWIO_FEATURE_CONFIG8_ARM_CE_DISABLE_USAGE_SHFT                                                 0x8
#define HWIO_FEATURE_CONFIG8_BOOT_ROM_CFG_BMSK                                                        0xff
#define HWIO_FEATURE_CONFIG8_BOOT_ROM_CFG_SHFT                                                         0x0

#define HWIO_FEATURE_CONFIG9_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006028)
#define HWIO_FEATURE_CONFIG9_OFFS                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006028)
#define HWIO_FEATURE_CONFIG9_RMSK                                                               0xffffffff
#define HWIO_FEATURE_CONFIG9_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG9_ADDR, HWIO_FEATURE_CONFIG9_RMSK)
#define HWIO_FEATURE_CONFIG9_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG9_ADDR, m)
#define HWIO_FEATURE_CONFIG9_APPS_BOOT_TRIGGER_DISABLE_BMSK                                     0x80000000
#define HWIO_FEATURE_CONFIG9_APPS_BOOT_TRIGGER_DISABLE_SHFT                                           0x1f
#define HWIO_FEATURE_CONFIG9_PBL_QSEE_BOOT_FLOW_DISABLE_BMSK                                    0x40000000
#define HWIO_FEATURE_CONFIG9_PBL_QSEE_BOOT_FLOW_DISABLE_SHFT                                          0x1e
#define HWIO_FEATURE_CONFIG9_XBL_SEC_AUTH_DISABLE_BMSK                                          0x20000000
#define HWIO_FEATURE_CONFIG9_XBL_SEC_AUTH_DISABLE_SHFT                                                0x1d
#define HWIO_FEATURE_CONFIG9_MSM_PKG_TYPE_BMSK                                                  0x10000000
#define HWIO_FEATURE_CONFIG9_MSM_PKG_TYPE_SHFT                                                        0x1c
#define HWIO_FEATURE_CONFIG9_USB_PHY_TUNING_BMSK                                                 0xf000000
#define HWIO_FEATURE_CONFIG9_USB_PHY_TUNING_SHFT                                                      0x18
#define HWIO_FEATURE_CONFIG9_REF_CLK_SEL_BMSK                                                     0x800000
#define HWIO_FEATURE_CONFIG9_REF_CLK_SEL_SHFT                                                         0x17
#define HWIO_FEATURE_CONFIG9_LEGACY_MAV_SECBOOT_BMSK                                              0x400000
#define HWIO_FEATURE_CONFIG9_LEGACY_MAV_SECBOOT_SHFT                                                  0x16
#define HWIO_FEATURE_CONFIG9_FOUNDRY_ID_BMSK                                                      0x3c0000
#define HWIO_FEATURE_CONFIG9_FOUNDRY_ID_SHFT                                                          0x12
#define HWIO_FEATURE_CONFIG9_PLL_CFG_BMSK                                                          0x3fff0
#define HWIO_FEATURE_CONFIG9_PLL_CFG_SHFT                                                              0x4
#define HWIO_FEATURE_CONFIG9_APPS_PBL_PLL_CTRL_BMSK                                                    0xf
#define HWIO_FEATURE_CONFIG9_APPS_PBL_PLL_CTRL_SHFT                                                    0x0

#define HWIO_OEM_CONFIG0_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006040)
#define HWIO_OEM_CONFIG0_OFFS                                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006040)
#define HWIO_OEM_CONFIG0_RMSK                                                                   0xffffffff
#define HWIO_OEM_CONFIG0_IN          \
        in_dword_masked(HWIO_OEM_CONFIG0_ADDR, HWIO_OEM_CONFIG0_RMSK)
#define HWIO_OEM_CONFIG0_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG0_ADDR, m)
#define HWIO_OEM_CONFIG0_DCC_DEBUG_DISABLE_BMSK                                                 0x80000000
#define HWIO_OEM_CONFIG0_DCC_DEBUG_DISABLE_SHFT                                                       0x1f
#define HWIO_OEM_CONFIG0_NAND_XFER_PARAM_BMSK                                                   0x40000000
#define HWIO_OEM_CONFIG0_NAND_XFER_PARAM_SHFT                                                         0x1e
#define HWIO_OEM_CONFIG0_ALL_DEBUG_DISABLE_BMSK                                                 0x20000000
#define HWIO_OEM_CONFIG0_ALL_DEBUG_DISABLE_SHFT                                                       0x1d
#define HWIO_OEM_CONFIG0_DEBUG_POLICY_DISABLE_BMSK                                              0x10000000
#define HWIO_OEM_CONFIG0_DEBUG_POLICY_DISABLE_SHFT                                                    0x1c
#define HWIO_OEM_CONFIG0_SP_DISABLE_BMSK                                                         0x8000000
#define HWIO_OEM_CONFIG0_SP_DISABLE_SHFT                                                              0x1b
#define HWIO_OEM_CONFIG0_UDK_DISABLE_BMSK                                                        0x4000000
#define HWIO_OEM_CONFIG0_UDK_DISABLE_SHFT                                                             0x1a
#define HWIO_OEM_CONFIG0_DEBUG_DISABLE_IN_ROM_BMSK                                               0x2000000
#define HWIO_OEM_CONFIG0_DEBUG_DISABLE_IN_ROM_SHFT                                                    0x19
#define HWIO_OEM_CONFIG0_MSS_HASH_INTEGRITY_CHECK_DISABLE_BMSK                                   0x1000000
#define HWIO_OEM_CONFIG0_MSS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                                        0x18
#define HWIO_OEM_CONFIG0_APPS_HASH_INTEGRITY_CHECK_DISABLE_BMSK                                   0x800000
#define HWIO_OEM_CONFIG0_APPS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                                       0x17
#define HWIO_OEM_CONFIG0_USB_SS_DISABLE_BMSK                                                      0x400000
#define HWIO_OEM_CONFIG0_USB_SS_DISABLE_SHFT                                                          0x16
#define HWIO_OEM_CONFIG0_SW_ROT_USE_SERIAL_NUM_BMSK                                               0x200000
#define HWIO_OEM_CONFIG0_SW_ROT_USE_SERIAL_NUM_SHFT                                                   0x15
#define HWIO_OEM_CONFIG0_DISABLE_ROT_TRANSFER_BMSK                                                0x100000
#define HWIO_OEM_CONFIG0_DISABLE_ROT_TRANSFER_SHFT                                                    0x14
#define HWIO_OEM_CONFIG0_IMAGE_ENCRYPTION_ENABLE_BMSK                                              0x80000
#define HWIO_OEM_CONFIG0_IMAGE_ENCRYPTION_ENABLE_SHFT                                                 0x13
#define HWIO_OEM_CONFIG0_ROOT_CERT_TOTAL_NUM_BMSK                                                  0x60000
#define HWIO_OEM_CONFIG0_ROOT_CERT_TOTAL_NUM_SHFT                                                     0x11
#define HWIO_OEM_CONFIG0_PBL_USB_TYPE_C_DISABLE_BMSK                                               0x10000
#define HWIO_OEM_CONFIG0_PBL_USB_TYPE_C_DISABLE_SHFT                                                  0x10
#define HWIO_OEM_CONFIG0_PBL_LOG_DISABLE_BMSK                                                       0x8000
#define HWIO_OEM_CONFIG0_PBL_LOG_DISABLE_SHFT                                                          0xf
#define HWIO_OEM_CONFIG0_WDOG_EN_BMSK                                                               0x4000
#define HWIO_OEM_CONFIG0_WDOG_EN_SHFT                                                                  0xe
#define HWIO_OEM_CONFIG0_SPDM_SECURE_MODE_BMSK                                                      0x2000
#define HWIO_OEM_CONFIG0_SPDM_SECURE_MODE_SHFT                                                         0xd
#define HWIO_OEM_CONFIG0_SW_FUSE_PROG_DISABLE_BMSK                                                  0x1000
#define HWIO_OEM_CONFIG0_SW_FUSE_PROG_DISABLE_SHFT                                                     0xc
#define HWIO_OEM_CONFIG0_RSVD0_BMSK                                                                  0xf00
#define HWIO_OEM_CONFIG0_RSVD0_SHFT                                                                    0x8
#define HWIO_OEM_CONFIG0_FAST_BOOT_BMSK                                                               0xe0
#define HWIO_OEM_CONFIG0_FAST_BOOT_SHFT                                                                0x5
#define HWIO_OEM_CONFIG0_SDCC_MCLK_BOOT_FREQ_BMSK                                                     0x10
#define HWIO_OEM_CONFIG0_SDCC_MCLK_BOOT_FREQ_SHFT                                                      0x4
#define HWIO_OEM_CONFIG0_FORCE_USB_BOOT_DISABLE_BMSK                                                   0x8
#define HWIO_OEM_CONFIG0_FORCE_USB_BOOT_DISABLE_SHFT                                                   0x3
#define HWIO_OEM_CONFIG0_FORCE_DLOAD_DISABLE_BMSK                                                      0x4
#define HWIO_OEM_CONFIG0_FORCE_DLOAD_DISABLE_SHFT                                                      0x2
#define HWIO_OEM_CONFIG0_ENUM_TIMEOUT_BMSK                                                             0x2
#define HWIO_OEM_CONFIG0_ENUM_TIMEOUT_SHFT                                                             0x1
#define HWIO_OEM_CONFIG0_E_DLOAD_DISABLE_BMSK                                                          0x1
#define HWIO_OEM_CONFIG0_E_DLOAD_DISABLE_SHFT                                                          0x0

#define HWIO_OEM_CONFIG1_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006044)
#define HWIO_OEM_CONFIG1_OFFS                                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006044)
#define HWIO_OEM_CONFIG1_RMSK                                                                   0xffffffff
#define HWIO_OEM_CONFIG1_IN          \
        in_dword_masked(HWIO_OEM_CONFIG1_ADDR, HWIO_OEM_CONFIG1_RMSK)
#define HWIO_OEM_CONFIG1_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG1_ADDR, m)
#define HWIO_OEM_CONFIG1_LLCC_DSRW_DISABLE_BMSK                                                 0x80000000
#define HWIO_OEM_CONFIG1_LLCC_DSRW_DISABLE_SHFT                                                       0x1f
#define HWIO_OEM_CONFIG1_SPARE5_DISABLE_BMSK                                                    0x40000000
#define HWIO_OEM_CONFIG1_SPARE5_DISABLE_SHFT                                                          0x1e
#define HWIO_OEM_CONFIG1_DAP_SPIDEN_DISABLE_BMSK                                                0x20000000
#define HWIO_OEM_CONFIG1_DAP_SPIDEN_DISABLE_SHFT                                                      0x1d
#define HWIO_OEM_CONFIG1_APPS_SPIDEN_DISABLE_BMSK                                               0x10000000
#define HWIO_OEM_CONFIG1_APPS_SPIDEN_DISABLE_SHFT                                                     0x1c
#define HWIO_OEM_CONFIG1_SPARE4_DISABLE_BMSK                                                     0x8000000
#define HWIO_OEM_CONFIG1_SPARE4_DISABLE_SHFT                                                          0x1b
#define HWIO_OEM_CONFIG1_SPARE3_DISABLE_BMSK                                                     0x4000000
#define HWIO_OEM_CONFIG1_SPARE3_DISABLE_SHFT                                                          0x1a
#define HWIO_OEM_CONFIG1_SPARE2_DISABLE_BMSK                                                     0x2000000
#define HWIO_OEM_CONFIG1_SPARE2_DISABLE_SHFT                                                          0x19
#define HWIO_OEM_CONFIG1_DAP_SPNIDEN_DISABLE_BMSK                                                0x1000000
#define HWIO_OEM_CONFIG1_DAP_SPNIDEN_DISABLE_SHFT                                                     0x18
#define HWIO_OEM_CONFIG1_APPS_SPNIDEN_DISABLE_BMSK                                                0x800000
#define HWIO_OEM_CONFIG1_APPS_SPNIDEN_DISABLE_SHFT                                                    0x17
#define HWIO_OEM_CONFIG1_MSS_NIDEN_DISABLE_BMSK                                                   0x400000
#define HWIO_OEM_CONFIG1_MSS_NIDEN_DISABLE_SHFT                                                       0x16
#define HWIO_OEM_CONFIG1_RSVD2_BMSK                                                               0x300000
#define HWIO_OEM_CONFIG1_RSVD2_SHFT                                                                   0x14
#define HWIO_OEM_CONFIG1_AOSS_AOP_NIDEN_DISABLE_BMSK                                               0x80000
#define HWIO_OEM_CONFIG1_AOSS_AOP_NIDEN_DISABLE_SHFT                                                  0x13
#define HWIO_OEM_CONFIG1_RSVD1_BMSK                                                                0x60000
#define HWIO_OEM_CONFIG1_RSVD1_SHFT                                                                   0x11
#define HWIO_OEM_CONFIG1_DAP_NIDEN_DISABLE_BMSK                                                    0x10000
#define HWIO_OEM_CONFIG1_DAP_NIDEN_DISABLE_SHFT                                                       0x10
#define HWIO_OEM_CONFIG1_APPS_NIDEN_DISABLE_BMSK                                                    0x8000
#define HWIO_OEM_CONFIG1_APPS_NIDEN_DISABLE_SHFT                                                       0xf
#define HWIO_OEM_CONFIG1_MSS_DBGEN_DISABLE_BMSK                                                     0x4000
#define HWIO_OEM_CONFIG1_MSS_DBGEN_DISABLE_SHFT                                                        0xe
#define HWIO_OEM_CONFIG1_RSVD0_BMSK                                                                 0x3000
#define HWIO_OEM_CONFIG1_RSVD0_SHFT                                                                    0xc
#define HWIO_OEM_CONFIG1_SPARE1_DISABLE_BMSK                                                         0x800
#define HWIO_OEM_CONFIG1_SPARE1_DISABLE_SHFT                                                           0xb
#define HWIO_OEM_CONFIG1_SSC_DBGEN_DISABLE_BMSK                                                      0x400
#define HWIO_OEM_CONFIG1_SSC_DBGEN_DISABLE_SHFT                                                        0xa
#define HWIO_OEM_CONFIG1_CAM_ICP_DBGEN_DISABLE_BMSK                                                  0x200
#define HWIO_OEM_CONFIG1_CAM_ICP_DBGEN_DISABLE_SHFT                                                    0x9
#define HWIO_OEM_CONFIG1_AOSS_AOP_DBGEN_DISABLE_BMSK                                                 0x100
#define HWIO_OEM_CONFIG1_AOSS_AOP_DBGEN_DISABLE_SHFT                                                   0x8
#define HWIO_OEM_CONFIG1_WCSS_DBGEN_DISABLE_BMSK                                                      0x80
#define HWIO_OEM_CONFIG1_WCSS_DBGEN_DISABLE_SHFT                                                       0x7
#define HWIO_OEM_CONFIG1_LPASS_TURING_DBGEN_DISABLE_BMSK                                              0x40
#define HWIO_OEM_CONFIG1_LPASS_TURING_DBGEN_DISABLE_SHFT                                               0x6
#define HWIO_OEM_CONFIG1_DAP_DBGEN_DISABLE_BMSK                                                       0x20
#define HWIO_OEM_CONFIG1_DAP_DBGEN_DISABLE_SHFT                                                        0x5
#define HWIO_OEM_CONFIG1_APPS_DBGEN_DISABLE_BMSK                                                      0x10
#define HWIO_OEM_CONFIG1_APPS_DBGEN_DISABLE_SHFT                                                       0x4
#define HWIO_OEM_CONFIG1_DAP_DEVICEEN_DISABLE_BMSK                                                     0x8
#define HWIO_OEM_CONFIG1_DAP_DEVICEEN_DISABLE_SHFT                                                     0x3
#define HWIO_OEM_CONFIG1_EUD_DISABLE_BMSK                                                              0x4
#define HWIO_OEM_CONFIG1_EUD_DISABLE_SHFT                                                              0x2
#define HWIO_OEM_CONFIG1_AOSS_AOP_DFD_DISABLE_BMSK                                                     0x2
#define HWIO_OEM_CONFIG1_AOSS_AOP_DFD_DISABLE_SHFT                                                     0x1
#define HWIO_OEM_CONFIG1_DEBUG_BUS_DISABLE_BMSK                                                        0x1
#define HWIO_OEM_CONFIG1_DEBUG_BUS_DISABLE_SHFT                                                        0x0

#define HWIO_OEM_CONFIG2_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006048)
#define HWIO_OEM_CONFIG2_OFFS                                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006048)
#define HWIO_OEM_CONFIG2_RMSK                                                                   0xffffffff
#define HWIO_OEM_CONFIG2_IN          \
        in_dword_masked(HWIO_OEM_CONFIG2_ADDR, HWIO_OEM_CONFIG2_RMSK)
#define HWIO_OEM_CONFIG2_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG2_ADDR, m)
#define HWIO_OEM_CONFIG2_DISABLE_RSA_BMSK                                                       0x80000000
#define HWIO_OEM_CONFIG2_DISABLE_RSA_SHFT                                                             0x1f
#define HWIO_OEM_CONFIG2_RSVD1_BMSK                                                             0x7fff8000
#define HWIO_OEM_CONFIG2_RSVD1_SHFT                                                                    0xf
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG30_SECURE_BMSK                                                0x4000
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG30_SECURE_SHFT                                                   0xe
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG29_SECURE_BMSK                                                0x2000
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG29_SECURE_SHFT                                                   0xd
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG28_SECURE_BMSK                                                0x1000
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG28_SECURE_SHFT                                                   0xc
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG27_SECURE_BMSK                                                 0x800
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG27_SECURE_SHFT                                                   0xb
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG26_SECURE_BMSK                                                 0x400
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG26_SECURE_SHFT                                                   0xa
#define HWIO_OEM_CONFIG2_RSVD0_BMSK                                                                  0x3ff
#define HWIO_OEM_CONFIG2_RSVD0_SHFT                                                                    0x0

#define HWIO_OEM_CONFIG3_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000604c)
#define HWIO_OEM_CONFIG3_OFFS                                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000604c)
#define HWIO_OEM_CONFIG3_RMSK                                                                   0xffffffff
#define HWIO_OEM_CONFIG3_IN          \
        in_dword_masked(HWIO_OEM_CONFIG3_ADDR, HWIO_OEM_CONFIG3_RMSK)
#define HWIO_OEM_CONFIG3_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG3_ADDR, m)
#define HWIO_OEM_CONFIG3_OEM_PRODUCT_ID_BMSK                                                    0xffff0000
#define HWIO_OEM_CONFIG3_OEM_PRODUCT_ID_SHFT                                                          0x10
#define HWIO_OEM_CONFIG3_OEM_HW_ID_BMSK                                                             0xffff
#define HWIO_OEM_CONFIG3_OEM_HW_ID_SHFT                                                                0x0

#define HWIO_OEM_CONFIG4_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006050)
#define HWIO_OEM_CONFIG4_OFFS                                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006050)
#define HWIO_OEM_CONFIG4_RMSK                                                                   0xffffffff
#define HWIO_OEM_CONFIG4_IN          \
        in_dword_masked(HWIO_OEM_CONFIG4_ADDR, HWIO_OEM_CONFIG4_RMSK)
#define HWIO_OEM_CONFIG4_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG4_ADDR, m)
#define HWIO_OEM_CONFIG4_PERIPH_VID_BMSK                                                        0xffff0000
#define HWIO_OEM_CONFIG4_PERIPH_VID_SHFT                                                              0x10
#define HWIO_OEM_CONFIG4_PERIPH_PID_BMSK                                                            0xffff
#define HWIO_OEM_CONFIG4_PERIPH_PID_SHFT                                                               0x0

#define HWIO_OEM_CONFIG5_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006054)
#define HWIO_OEM_CONFIG5_OFFS                                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006054)
#define HWIO_OEM_CONFIG5_RMSK                                                                   0xffffffff
#define HWIO_OEM_CONFIG5_IN          \
        in_dword_masked(HWIO_OEM_CONFIG5_ADDR, HWIO_OEM_CONFIG5_RMSK)
#define HWIO_OEM_CONFIG5_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG5_ADDR, m)
#define HWIO_OEM_CONFIG5_RSVD0_BMSK                                                             0xffffff00
#define HWIO_OEM_CONFIG5_RSVD0_SHFT                                                                    0x8
#define HWIO_OEM_CONFIG5_ANTI_ROLLBACK_FEATURE_EN_BMSK                                                0xff
#define HWIO_OEM_CONFIG5_ANTI_ROLLBACK_FEATURE_EN_SHFT                                                 0x0

#define HWIO_BOOT_CONFIG_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006070)
#define HWIO_BOOT_CONFIG_OFFS                                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006070)
#define HWIO_BOOT_CONFIG_RMSK                                                                        0x1ff
#define HWIO_BOOT_CONFIG_IN          \
        in_dword_masked(HWIO_BOOT_CONFIG_ADDR, HWIO_BOOT_CONFIG_RMSK)
#define HWIO_BOOT_CONFIG_INM(m)      \
        in_dword_masked(HWIO_BOOT_CONFIG_ADDR, m)
#define HWIO_BOOT_CONFIG_FORCE_MSA_AUTH_EN_BMSK                                                      0x100
#define HWIO_BOOT_CONFIG_FORCE_MSA_AUTH_EN_SHFT                                                        0x8
#define HWIO_BOOT_CONFIG_APPS_PBL_BOOT_SPEED_BMSK                                                     0xc0
#define HWIO_BOOT_CONFIG_APPS_PBL_BOOT_SPEED_SHFT                                                      0x6
#define HWIO_BOOT_CONFIG_APPS_BOOT_FROM_ROM_BMSK                                                      0x20
#define HWIO_BOOT_CONFIG_APPS_BOOT_FROM_ROM_SHFT                                                       0x5
#define HWIO_BOOT_CONFIG_RSVD_BMSK                                                                    0x10
#define HWIO_BOOT_CONFIG_RSVD_SHFT                                                                     0x4
#define HWIO_BOOT_CONFIG_FAST_BOOT_BMSK                                                                0xe
#define HWIO_BOOT_CONFIG_FAST_BOOT_SHFT                                                                0x1
#define HWIO_BOOT_CONFIG_WDOG_EN_BMSK                                                                  0x1
#define HWIO_BOOT_CONFIG_WDOG_EN_SHFT                                                                  0x0

#define HWIO_SECURE_BOOTn_ADDR(n)                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006078 + 0x4 * (n))
#define HWIO_SECURE_BOOTn_OFFS(n)                                                               (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006078 + 0x4 * (n))
#define HWIO_SECURE_BOOTn_RMSK                                                                       0x1ff
#define HWIO_SECURE_BOOTn_MAXn                                                                          14
#define HWIO_SECURE_BOOTn_INI(n)        \
        in_dword_masked(HWIO_SECURE_BOOTn_ADDR(n), HWIO_SECURE_BOOTn_RMSK)
#define HWIO_SECURE_BOOTn_INMI(n,mask)    \
        in_dword_masked(HWIO_SECURE_BOOTn_ADDR(n), mask)
#define HWIO_SECURE_BOOTn_FUSE_SRC_BMSK                                                              0x100
#define HWIO_SECURE_BOOTn_FUSE_SRC_SHFT                                                                0x8
#define HWIO_SECURE_BOOTn_RSVD_7_BMSK                                                                 0x80
#define HWIO_SECURE_BOOTn_RSVD_7_SHFT                                                                  0x7
#define HWIO_SECURE_BOOTn_USE_SERIAL_NUM_BMSK                                                         0x40
#define HWIO_SECURE_BOOTn_USE_SERIAL_NUM_SHFT                                                          0x6
#define HWIO_SECURE_BOOTn_AUTH_EN_BMSK                                                                0x20
#define HWIO_SECURE_BOOTn_AUTH_EN_SHFT                                                                 0x5
#define HWIO_SECURE_BOOTn_PK_HASH_IN_FUSE_BMSK                                                        0x10
#define HWIO_SECURE_BOOTn_PK_HASH_IN_FUSE_SHFT                                                         0x4
#define HWIO_SECURE_BOOTn_ROM_PK_HASH_INDEX_BMSK                                                       0xf
#define HWIO_SECURE_BOOTn_ROM_PK_HASH_INDEX_SHFT                                                       0x0

#define HWIO_OVERRIDE_0_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060c0)
#define HWIO_OVERRIDE_0_OFFS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000060c0)
#define HWIO_OVERRIDE_0_RMSK                                                                    0xffffffff
#define HWIO_OVERRIDE_0_IN          \
        in_dword_masked(HWIO_OVERRIDE_0_ADDR, HWIO_OVERRIDE_0_RMSK)
#define HWIO_OVERRIDE_0_INM(m)      \
        in_dword_masked(HWIO_OVERRIDE_0_ADDR, m)
#define HWIO_OVERRIDE_0_OUT(v)      \
        out_dword(HWIO_OVERRIDE_0_ADDR,v)
#define HWIO_OVERRIDE_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_OVERRIDE_0_ADDR,m,v,HWIO_OVERRIDE_0_IN)
#define HWIO_OVERRIDE_0_RSVD_31_3_BMSK                                                          0xfffffff8
#define HWIO_OVERRIDE_0_RSVD_31_3_SHFT                                                                 0x3
#define HWIO_OVERRIDE_0_TX_DISABLE_BMSK                                                                0x4
#define HWIO_OVERRIDE_0_TX_DISABLE_SHFT                                                                0x2
#define HWIO_OVERRIDE_0_RSVD_1_0_BMSK                                                                  0x3
#define HWIO_OVERRIDE_0_RSVD_1_0_SHFT                                                                  0x0

#define HWIO_OVERRIDE_1_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060c4)
#define HWIO_OVERRIDE_1_OFFS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000060c4)
#define HWIO_OVERRIDE_1_RMSK                                                                    0xffffffff
#define HWIO_OVERRIDE_1_IN          \
        in_dword_masked(HWIO_OVERRIDE_1_ADDR, HWIO_OVERRIDE_1_RMSK)
#define HWIO_OVERRIDE_1_INM(m)      \
        in_dword_masked(HWIO_OVERRIDE_1_ADDR, m)
#define HWIO_OVERRIDE_1_OUT(v)      \
        out_dword(HWIO_OVERRIDE_1_ADDR,v)
#define HWIO_OVERRIDE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_OVERRIDE_1_ADDR,m,v,HWIO_OVERRIDE_1_IN)
#define HWIO_OVERRIDE_1_RSVD_31_7_BMSK                                                          0xffffff80
#define HWIO_OVERRIDE_1_RSVD_31_7_SHFT                                                                 0x7
#define HWIO_OVERRIDE_1_OVRID_LLCC_DSRW_DISABLE_BMSK                                                  0x40
#define HWIO_OVERRIDE_1_OVRID_LLCC_DSRW_DISABLE_SHFT                                                   0x6
#define HWIO_OVERRIDE_1_OVRID_DAP_DEVICEEN_DISABLE_BMSK                                               0x20
#define HWIO_OVERRIDE_1_OVRID_DAP_DEVICEEN_DISABLE_SHFT                                                0x5
#define HWIO_OVERRIDE_1_OVRID_EUD_DISABLE_BMSK                                                        0x10
#define HWIO_OVERRIDE_1_OVRID_EUD_DISABLE_SHFT                                                         0x4
#define HWIO_OVERRIDE_1_OVRID_AOSS_AOP_DFD_DISABLE_BMSK                                                0x8
#define HWIO_OVERRIDE_1_OVRID_AOSS_AOP_DFD_DISABLE_SHFT                                                0x3
#define HWIO_OVERRIDE_1_OVRID_DEBUG_BUS_DISABLE_BMSK                                                   0x4
#define HWIO_OVERRIDE_1_OVRID_DEBUG_BUS_DISABLE_SHFT                                                   0x2
#define HWIO_OVERRIDE_1_OVRID_DCC_DEBUG_DISABLE_BMSK                                                   0x2
#define HWIO_OVERRIDE_1_OVRID_DCC_DEBUG_DISABLE_SHFT                                                   0x1
#define HWIO_OVERRIDE_1_OVRID_APPS_APB_DFD_DISABLE_BMSK                                                0x1
#define HWIO_OVERRIDE_1_OVRID_APPS_APB_DFD_DISABLE_SHFT                                                0x0

#define HWIO_OVERRIDE_2_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060c8)
#define HWIO_OVERRIDE_2_OFFS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000060c8)
#define HWIO_OVERRIDE_2_RMSK                                                                    0xffffffff
#define HWIO_OVERRIDE_2_IN          \
        in_dword_masked(HWIO_OVERRIDE_2_ADDR, HWIO_OVERRIDE_2_RMSK)
#define HWIO_OVERRIDE_2_INM(m)      \
        in_dword_masked(HWIO_OVERRIDE_2_ADDR, m)
#define HWIO_OVERRIDE_2_OUT(v)      \
        out_dword(HWIO_OVERRIDE_2_ADDR,v)
#define HWIO_OVERRIDE_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_OVERRIDE_2_ADDR,m,v,HWIO_OVERRIDE_2_IN)
#define HWIO_OVERRIDE_2_RSVD_31_18_BMSK                                                         0xfffc0000
#define HWIO_OVERRIDE_2_RSVD_31_18_SHFT                                                               0x12
#define HWIO_OVERRIDE_2_OVRID_SPARE5_DISABLE_BMSK                                                  0x20000
#define HWIO_OVERRIDE_2_OVRID_SPARE5_DISABLE_SHFT                                                     0x11
#define HWIO_OVERRIDE_2_OVRID_SSC_NIDEN_DISABLE_BMSK                                               0x10000
#define HWIO_OVERRIDE_2_OVRID_SSC_NIDEN_DISABLE_SHFT                                                  0x10
#define HWIO_OVERRIDE_2_OVRID_CAM_ICP_NIDEN_DISABLE_BMSK                                            0x8000
#define HWIO_OVERRIDE_2_OVRID_CAM_ICP_NIDEN_DISABLE_SHFT                                               0xf
#define HWIO_OVERRIDE_2_OVRID_AOSS_AOP_NIDEN_DISABLE_BMSK                                           0x4000
#define HWIO_OVERRIDE_2_OVRID_AOSS_AOP_NIDEN_DISABLE_SHFT                                              0xe
#define HWIO_OVERRIDE_2_OVRID_WCSS_NIDEN_DISABLE_BMSK                                               0x2000
#define HWIO_OVERRIDE_2_OVRID_WCSS_NIDEN_DISABLE_SHFT                                                  0xd
#define HWIO_OVERRIDE_2_OVRID_LPASS_TURING_NIDEN_DISABLE_BMSK                                       0x1000
#define HWIO_OVERRIDE_2_OVRID_LPASS_TURING_NIDEN_DISABLE_SHFT                                          0xc
#define HWIO_OVERRIDE_2_OVRID_DAP_NIDEN_DISABLE_BMSK                                                 0x800
#define HWIO_OVERRIDE_2_OVRID_DAP_NIDEN_DISABLE_SHFT                                                   0xb
#define HWIO_OVERRIDE_2_OVRID_APPS_NIDEN_DISABLE_BMSK                                                0x400
#define HWIO_OVERRIDE_2_OVRID_APPS_NIDEN_DISABLE_SHFT                                                  0xa
#define HWIO_OVERRIDE_2_OVRID_A5X_ISDB_DBGEN_DISABLE_BMSK                                            0x200
#define HWIO_OVERRIDE_2_OVRID_A5X_ISDB_DBGEN_DISABLE_SHFT                                              0x9
#define HWIO_OVERRIDE_2_OVRID_VENUS_0_DBGEN_DISABLE_BMSK                                             0x100
#define HWIO_OVERRIDE_2_OVRID_VENUS_0_DBGEN_DISABLE_SHFT                                               0x8
#define HWIO_OVERRIDE_2_OVRID_SPARE1_DISABLE_BMSK                                                     0x80
#define HWIO_OVERRIDE_2_OVRID_SPARE1_DISABLE_SHFT                                                      0x7
#define HWIO_OVERRIDE_2_OVRID_SSC_DBGEN_DISABLE_BMSK                                                  0x40
#define HWIO_OVERRIDE_2_OVRID_SSC_DBGEN_DISABLE_SHFT                                                   0x6
#define HWIO_OVERRIDE_2_OVRID_CAM_ICP_DBGEN_DISABLE_BMSK                                              0x20
#define HWIO_OVERRIDE_2_OVRID_CAM_ICP_DBGEN_DISABLE_SHFT                                               0x5
#define HWIO_OVERRIDE_2_OVRID_AOSS_AOP_DBGEN_DISABLE_BMSK                                             0x10
#define HWIO_OVERRIDE_2_OVRID_AOSS_AOP_DBGEN_DISABLE_SHFT                                              0x4
#define HWIO_OVERRIDE_2_OVRID_WCSS_DBGEN_DISABLE_BMSK                                                  0x8
#define HWIO_OVERRIDE_2_OVRID_WCSS_DBGEN_DISABLE_SHFT                                                  0x3
#define HWIO_OVERRIDE_2_OVRID_LPASS_TURING_DBGEN_DISABLE_BMSK                                          0x4
#define HWIO_OVERRIDE_2_OVRID_LPASS_TURING_DBGEN_DISABLE_SHFT                                          0x2
#define HWIO_OVERRIDE_2_OVRID_DAP_DBGEN_DISABLE_BMSK                                                   0x2
#define HWIO_OVERRIDE_2_OVRID_DAP_DBGEN_DISABLE_SHFT                                                   0x1
#define HWIO_OVERRIDE_2_OVRID_APPS_DBGEN_DISABLE_BMSK                                                  0x1
#define HWIO_OVERRIDE_2_OVRID_APPS_DBGEN_DISABLE_SHFT                                                  0x0

#define HWIO_OVERRIDE_3_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060cc)
#define HWIO_OVERRIDE_3_OFFS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000060cc)
#define HWIO_OVERRIDE_3_RMSK                                                                    0xffffffff
#define HWIO_OVERRIDE_3_IN          \
        in_dword_masked(HWIO_OVERRIDE_3_ADDR, HWIO_OVERRIDE_3_RMSK)
#define HWIO_OVERRIDE_3_INM(m)      \
        in_dword_masked(HWIO_OVERRIDE_3_ADDR, m)
#define HWIO_OVERRIDE_3_OUT(v)      \
        out_dword(HWIO_OVERRIDE_3_ADDR,v)
#define HWIO_OVERRIDE_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_OVERRIDE_3_ADDR,m,v,HWIO_OVERRIDE_3_IN)
#define HWIO_OVERRIDE_3_RSVD_31_8_BMSK                                                          0xffffff00
#define HWIO_OVERRIDE_3_RSVD_31_8_SHFT                                                                 0x8
#define HWIO_OVERRIDE_3_OVRID_SPDM_SECURE_MODE_BMSK                                                   0x80
#define HWIO_OVERRIDE_3_OVRID_SPDM_SECURE_MODE_SHFT                                                    0x7
#define HWIO_OVERRIDE_3_OVRID_DAP_SPIDEN_DISABLE_BMSK                                                 0x40
#define HWIO_OVERRIDE_3_OVRID_DAP_SPIDEN_DISABLE_SHFT                                                  0x6
#define HWIO_OVERRIDE_3_OVRID_APPS_SPIDEN_DISABLE_BMSK                                                0x20
#define HWIO_OVERRIDE_3_OVRID_APPS_SPIDEN_DISABLE_SHFT                                                 0x5
#define HWIO_OVERRIDE_3_OVRID_SPARE4_DISABLE_BMSK                                                     0x10
#define HWIO_OVERRIDE_3_OVRID_SPARE4_DISABLE_SHFT                                                      0x4
#define HWIO_OVERRIDE_3_OVRID_SPARE3_DISABLE_BMSK                                                      0x8
#define HWIO_OVERRIDE_3_OVRID_SPARE3_DISABLE_SHFT                                                      0x3
#define HWIO_OVERRIDE_3_OVRID_SPARE2_DISABLE_BMSK                                                      0x4
#define HWIO_OVERRIDE_3_OVRID_SPARE2_DISABLE_SHFT                                                      0x2
#define HWIO_OVERRIDE_3_OVRID_DAP_SPNIDEN_DISABLE_BMSK                                                 0x2
#define HWIO_OVERRIDE_3_OVRID_DAP_SPNIDEN_DISABLE_SHFT                                                 0x1
#define HWIO_OVERRIDE_3_OVRID_APPS_SPNIDEN_DISABLE_BMSK                                                0x1
#define HWIO_OVERRIDE_3_OVRID_APPS_SPNIDEN_DISABLE_SHFT                                                0x0

#define HWIO_OVERRIDE_4_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060d0)
#define HWIO_OVERRIDE_4_OFFS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000060d0)
#define HWIO_OVERRIDE_4_RMSK                                                                    0xffffffff
#define HWIO_OVERRIDE_4_IN          \
        in_dword_masked(HWIO_OVERRIDE_4_ADDR, HWIO_OVERRIDE_4_RMSK)
#define HWIO_OVERRIDE_4_INM(m)      \
        in_dword_masked(HWIO_OVERRIDE_4_ADDR, m)
#define HWIO_OVERRIDE_4_OUT(v)      \
        out_dword(HWIO_OVERRIDE_4_ADDR,v)
#define HWIO_OVERRIDE_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_OVERRIDE_4_ADDR,m,v,HWIO_OVERRIDE_4_IN)
#define HWIO_OVERRIDE_4_RSVD_31_2_BMSK                                                          0xfffffffc
#define HWIO_OVERRIDE_4_RSVD_31_2_SHFT                                                                 0x2
#define HWIO_OVERRIDE_4_OVRID_MSS_NIDEN_DISABLE_BMSK                                                   0x2
#define HWIO_OVERRIDE_4_OVRID_MSS_NIDEN_DISABLE_SHFT                                                   0x1
#define HWIO_OVERRIDE_4_OVRID_MSS_DBGEN_DISABLE_BMSK                                                   0x1
#define HWIO_OVERRIDE_4_OVRID_MSS_DBGEN_DISABLE_SHFT                                                   0x0

#define HWIO_OVERRIDE_5_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060d4)
#define HWIO_OVERRIDE_5_OFFS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000060d4)
#define HWIO_OVERRIDE_5_RMSK                                                                    0xffffffff
#define HWIO_OVERRIDE_5_IN          \
        in_dword_masked(HWIO_OVERRIDE_5_ADDR, HWIO_OVERRIDE_5_RMSK)
#define HWIO_OVERRIDE_5_INM(m)      \
        in_dword_masked(HWIO_OVERRIDE_5_ADDR, m)
#define HWIO_OVERRIDE_5_OUT(v)      \
        out_dword(HWIO_OVERRIDE_5_ADDR,v)
#define HWIO_OVERRIDE_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_OVERRIDE_5_ADDR,m,v,HWIO_OVERRIDE_5_IN)
#define HWIO_OVERRIDE_5_RSVD_31_0_BMSK                                                          0xffffffff
#define HWIO_OVERRIDE_5_RSVD_31_0_SHFT                                                                 0x0

#define HWIO_OVERRIDE_6_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060d8)
#define HWIO_OVERRIDE_6_OFFS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000060d8)
#define HWIO_OVERRIDE_6_RMSK                                                                    0xffffffff
#define HWIO_OVERRIDE_6_IN          \
        in_dword_masked(HWIO_OVERRIDE_6_ADDR, HWIO_OVERRIDE_6_RMSK)
#define HWIO_OVERRIDE_6_INM(m)      \
        in_dword_masked(HWIO_OVERRIDE_6_ADDR, m)
#define HWIO_OVERRIDE_6_OUT(v)      \
        out_dword(HWIO_OVERRIDE_6_ADDR,v)
#define HWIO_OVERRIDE_6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_OVERRIDE_6_ADDR,m,v,HWIO_OVERRIDE_6_IN)
#define HWIO_OVERRIDE_6_RSVD_31_0_BMSK                                                          0xffffffff
#define HWIO_OVERRIDE_6_RSVD_31_0_SHFT                                                                 0x0

#define HWIO_CAPT_SEC_GPIO_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006100)
#define HWIO_CAPT_SEC_GPIO_OFFS                                                                 (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006100)
#define HWIO_CAPT_SEC_GPIO_RMSK                                                                    0x1ffff
#define HWIO_CAPT_SEC_GPIO_IN          \
        in_dword_masked(HWIO_CAPT_SEC_GPIO_ADDR, HWIO_CAPT_SEC_GPIO_RMSK)
#define HWIO_CAPT_SEC_GPIO_INM(m)      \
        in_dword_masked(HWIO_CAPT_SEC_GPIO_ADDR, m)
#define HWIO_CAPT_SEC_GPIO_OUT(v)      \
        out_dword(HWIO_CAPT_SEC_GPIO_ADDR,v)
#define HWIO_CAPT_SEC_GPIO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CAPT_SEC_GPIO_ADDR,m,v,HWIO_CAPT_SEC_GPIO_IN)
#define HWIO_CAPT_SEC_GPIO_FORCE_USB_BOOT_GPIO_BMSK                                                0x10000
#define HWIO_CAPT_SEC_GPIO_FORCE_USB_BOOT_GPIO_SHFT                                                   0x10
#define HWIO_CAPT_SEC_GPIO_RSVD2_BMSK                                                               0xc000
#define HWIO_CAPT_SEC_GPIO_RSVD2_SHFT                                                                  0xe
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_AP_AUTH_EN_BMSK                                         0x2000
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_AP_AUTH_EN_SHFT                                            0xd
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_AP_PK_HASH_IN_FUSE_BMSK                                 0x1000
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_AP_PK_HASH_IN_FUSE_SHFT                                    0xc
#define HWIO_CAPT_SEC_GPIO_RSVD1_BMSK                                                                0xc00
#define HWIO_CAPT_SEC_GPIO_RSVD1_SHFT                                                                  0xa
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_ALL_USE_SERIAL_NUM_BMSK                                  0x200
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_ALL_USE_SERIAL_NUM_SHFT                                    0x9
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_PK_HASH_INDEX_SRC_BMSK                                   0x100
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_PK_HASH_INDEX_SRC_SHFT                                     0x8
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_APPS_PBL_BOOT_SPEED_BMSK                                  0xc0
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_APPS_PBL_BOOT_SPEED_SHFT                                   0x6
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_APPS_BOOT_FROM_ROM_BMSK                                   0x20
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_APPS_BOOT_FROM_ROM_SHFT                                    0x5
#define HWIO_CAPT_SEC_GPIO_RSVD0_BMSK                                                                 0x10
#define HWIO_CAPT_SEC_GPIO_RSVD0_SHFT                                                                  0x4
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_FAST_BOOT_BMSK                                             0xe
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_FAST_BOOT_SHFT                                             0x1
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_WDOG_DISABLE_BMSK                                          0x1
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_WDOG_DISABLE_SHFT                                          0x0

#define HWIO_APP_PROC_CFG_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006110)
#define HWIO_APP_PROC_CFG_OFFS                                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006110)
#define HWIO_APP_PROC_CFG_RMSK                                                                      0x1fff
#define HWIO_APP_PROC_CFG_IN          \
        in_dword_masked(HWIO_APP_PROC_CFG_ADDR, HWIO_APP_PROC_CFG_RMSK)
#define HWIO_APP_PROC_CFG_INM(m)      \
        in_dword_masked(HWIO_APP_PROC_CFG_ADDR, m)
#define HWIO_APP_PROC_CFG_OUT(v)      \
        out_dword(HWIO_APP_PROC_CFG_ADDR,v)
#define HWIO_APP_PROC_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_PROC_CFG_ADDR,m,v,HWIO_APP_PROC_CFG_IN)
#define HWIO_APP_PROC_CFG_APPS_CP15_DISABLE_BMSK                                                    0x1000
#define HWIO_APP_PROC_CFG_APPS_CP15_DISABLE_SHFT                                                       0xc
#define HWIO_APP_PROC_CFG_SPARE4_DBG_BMSK                                                            0x800
#define HWIO_APP_PROC_CFG_SPARE4_DBG_SHFT                                                              0xb
#define HWIO_APP_PROC_CFG_SPARE3_DBG_BMSK                                                            0x400
#define HWIO_APP_PROC_CFG_SPARE3_DBG_SHFT                                                              0xa
#define HWIO_APP_PROC_CFG_SPARE2_DBG_BMSK                                                            0x200
#define HWIO_APP_PROC_CFG_SPARE2_DBG_SHFT                                                              0x9
#define HWIO_APP_PROC_CFG_DAP_DBG_SPNIDEN_BMSK                                                       0x100
#define HWIO_APP_PROC_CFG_DAP_DBG_SPNIDEN_SHFT                                                         0x8
#define HWIO_APP_PROC_CFG_APPS_DBG_SPNIDEN_BMSK                                                       0x80
#define HWIO_APP_PROC_CFG_APPS_DBG_SPNIDEN_SHFT                                                        0x7
#define HWIO_APP_PROC_CFG_SSC_DBG_NIDEN_BMSK                                                          0x40
#define HWIO_APP_PROC_CFG_SSC_DBG_NIDEN_SHFT                                                           0x6
#define HWIO_APP_PROC_CFG_CAM_ICP_DBG_NIDEN_BMSK                                                      0x20
#define HWIO_APP_PROC_CFG_CAM_ICP_DBG_NIDEN_SHFT                                                       0x5
#define HWIO_APP_PROC_CFG_AOSS_AOP_DBG_NIDEN_BMSK                                                     0x10
#define HWIO_APP_PROC_CFG_AOSS_AOP_DBG_NIDEN_SHFT                                                      0x4
#define HWIO_APP_PROC_CFG_WCSS_DBG_NIDEN_BMSK                                                          0x8
#define HWIO_APP_PROC_CFG_WCSS_DBG_NIDEN_SHFT                                                          0x3
#define HWIO_APP_PROC_CFG_LPASS_TURING_DBG_NIDEN_BMSK                                                  0x4
#define HWIO_APP_PROC_CFG_LPASS_TURING_DBG_NIDEN_SHFT                                                  0x2
#define HWIO_APP_PROC_CFG_DAP_DBG_NIDEN_BMSK                                                           0x2
#define HWIO_APP_PROC_CFG_DAP_DBG_NIDEN_SHFT                                                           0x1
#define HWIO_APP_PROC_CFG_APPS_DBG_NIDEN_BMSK                                                          0x1
#define HWIO_APP_PROC_CFG_APPS_DBG_NIDEN_SHFT                                                          0x0

#define HWIO_MSS_PROC_CFG_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006114)
#define HWIO_MSS_PROC_CFG_OFFS                                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006114)
#define HWIO_MSS_PROC_CFG_RMSK                                                                         0x1
#define HWIO_MSS_PROC_CFG_IN          \
        in_dword_masked(HWIO_MSS_PROC_CFG_ADDR, HWIO_MSS_PROC_CFG_RMSK)
#define HWIO_MSS_PROC_CFG_INM(m)      \
        in_dword_masked(HWIO_MSS_PROC_CFG_ADDR, m)
#define HWIO_MSS_PROC_CFG_OUT(v)      \
        out_dword(HWIO_MSS_PROC_CFG_ADDR,v)
#define HWIO_MSS_PROC_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_PROC_CFG_ADDR,m,v,HWIO_MSS_PROC_CFG_IN)
#define HWIO_MSS_PROC_CFG_MSS_DBG_NIDEN_BMSK                                                           0x1
#define HWIO_MSS_PROC_CFG_MSS_DBG_NIDEN_SHFT                                                           0x0

#define HWIO_QFPROM_CLK_CTL_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006118)
#define HWIO_QFPROM_CLK_CTL_OFFS                                                                (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006118)
#define HWIO_QFPROM_CLK_CTL_RMSK                                                                       0x1
#define HWIO_QFPROM_CLK_CTL_IN          \
        in_dword_masked(HWIO_QFPROM_CLK_CTL_ADDR, HWIO_QFPROM_CLK_CTL_RMSK)
#define HWIO_QFPROM_CLK_CTL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CLK_CTL_ADDR, m)
#define HWIO_QFPROM_CLK_CTL_OUT(v)      \
        out_dword(HWIO_QFPROM_CLK_CTL_ADDR,v)
#define HWIO_QFPROM_CLK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_CLK_CTL_ADDR,m,v,HWIO_QFPROM_CLK_CTL_IN)
#define HWIO_QFPROM_CLK_CTL_CLK_HALT_BMSK                                                              0x1
#define HWIO_QFPROM_CLK_CTL_CLK_HALT_SHFT                                                              0x0

#define HWIO_JTAG_ID_ADDR                                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006130)
#define HWIO_JTAG_ID_OFFS                                                                       (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006130)
#define HWIO_JTAG_ID_RMSK                                                                       0xffffffff
#define HWIO_JTAG_ID_IN          \
        in_dword_masked(HWIO_JTAG_ID_ADDR, HWIO_JTAG_ID_RMSK)
#define HWIO_JTAG_ID_INM(m)      \
        in_dword_masked(HWIO_JTAG_ID_ADDR, m)
#define HWIO_JTAG_ID_JTAG_ID_BMSK                                                               0xffffffff
#define HWIO_JTAG_ID_JTAG_ID_SHFT                                                                      0x0

#define HWIO_SERIAL_NUM_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006134)
#define HWIO_SERIAL_NUM_OFFS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006134)
#define HWIO_SERIAL_NUM_RMSK                                                                    0xffffffff
#define HWIO_SERIAL_NUM_IN          \
        in_dword_masked(HWIO_SERIAL_NUM_ADDR, HWIO_SERIAL_NUM_RMSK)
#define HWIO_SERIAL_NUM_INM(m)      \
        in_dword_masked(HWIO_SERIAL_NUM_ADDR, m)
#define HWIO_SERIAL_NUM_SERIAL_NUM_BMSK                                                         0xffffffff
#define HWIO_SERIAL_NUM_SERIAL_NUM_SHFT                                                                0x0

#define HWIO_OEM_ID_ADDR                                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006138)
#define HWIO_OEM_ID_OFFS                                                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006138)
#define HWIO_OEM_ID_RMSK                                                                        0xffffffff
#define HWIO_OEM_ID_IN          \
        in_dword_masked(HWIO_OEM_ID_ADDR, HWIO_OEM_ID_RMSK)
#define HWIO_OEM_ID_INM(m)      \
        in_dword_masked(HWIO_OEM_ID_ADDR, m)
#define HWIO_OEM_ID_OEM_ID_BMSK                                                                 0xffff0000
#define HWIO_OEM_ID_OEM_ID_SHFT                                                                       0x10
#define HWIO_OEM_ID_OEM_PRODUCT_ID_BMSK                                                             0xffff
#define HWIO_OEM_ID_OEM_PRODUCT_ID_SHFT                                                                0x0

#define HWIO_TEST_BUS_SEL_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000613c)
#define HWIO_TEST_BUS_SEL_OFFS                                                                  (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000613c)
#define HWIO_TEST_BUS_SEL_RMSK                                                                         0x7
#define HWIO_TEST_BUS_SEL_IN          \
        in_dword_masked(HWIO_TEST_BUS_SEL_ADDR, HWIO_TEST_BUS_SEL_RMSK)
#define HWIO_TEST_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_TEST_BUS_SEL_ADDR, m)
#define HWIO_TEST_BUS_SEL_OUT(v)      \
        out_dword(HWIO_TEST_BUS_SEL_ADDR,v)
#define HWIO_TEST_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TEST_BUS_SEL_ADDR,m,v,HWIO_TEST_BUS_SEL_IN)
#define HWIO_TEST_BUS_SEL_TEST_EN_BMSK                                                                 0x4
#define HWIO_TEST_BUS_SEL_TEST_EN_SHFT                                                                 0x2
#define HWIO_TEST_BUS_SEL_TEST_SELECT_BMSK                                                             0x3
#define HWIO_TEST_BUS_SEL_TEST_SELECT_SHFT                                                             0x0

#define HWIO_SPDM_DYN_SECURE_MODE_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006140)
#define HWIO_SPDM_DYN_SECURE_MODE_OFFS                                                          (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006140)
#define HWIO_SPDM_DYN_SECURE_MODE_RMSK                                                                 0x1
#define HWIO_SPDM_DYN_SECURE_MODE_IN          \
        in_dword_masked(HWIO_SPDM_DYN_SECURE_MODE_ADDR, HWIO_SPDM_DYN_SECURE_MODE_RMSK)
#define HWIO_SPDM_DYN_SECURE_MODE_INM(m)      \
        in_dword_masked(HWIO_SPDM_DYN_SECURE_MODE_ADDR, m)
#define HWIO_SPDM_DYN_SECURE_MODE_OUT(v)      \
        out_dword(HWIO_SPDM_DYN_SECURE_MODE_ADDR,v)
#define HWIO_SPDM_DYN_SECURE_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SPDM_DYN_SECURE_MODE_ADDR,m,v,HWIO_SPDM_DYN_SECURE_MODE_IN)
#define HWIO_SPDM_DYN_SECURE_MODE_SECURE_MODE_BMSK                                                     0x1
#define HWIO_SPDM_DYN_SECURE_MODE_SECURE_MODE_SHFT                                                     0x0

#define HWIO_OEM_IMAGE_ENCR_KEYn_ADDR(n)                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006150 + 0x4 * (n))
#define HWIO_OEM_IMAGE_ENCR_KEYn_OFFS(n)                                                        (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006150 + 0x4 * (n))
#define HWIO_OEM_IMAGE_ENCR_KEYn_RMSK                                                           0xffffffff
#define HWIO_OEM_IMAGE_ENCR_KEYn_MAXn                                                                    3
#define HWIO_OEM_IMAGE_ENCR_KEYn_INI(n)        \
        in_dword_masked(HWIO_OEM_IMAGE_ENCR_KEYn_ADDR(n), HWIO_OEM_IMAGE_ENCR_KEYn_RMSK)
#define HWIO_OEM_IMAGE_ENCR_KEYn_INMI(n,mask)    \
        in_dword_masked(HWIO_OEM_IMAGE_ENCR_KEYn_ADDR(n), mask)
#define HWIO_OEM_IMAGE_ENCR_KEYn_KEY_DATA0_BMSK                                                 0xffffffff
#define HWIO_OEM_IMAGE_ENCR_KEYn_KEY_DATA0_SHFT                                                        0x0

#define HWIO_IMAGE_ENCR_KEY1_0_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006160)
#define HWIO_IMAGE_ENCR_KEY1_0_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006160)
#define HWIO_IMAGE_ENCR_KEY1_0_RMSK                                                             0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_0_IN          \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_0_ADDR, HWIO_IMAGE_ENCR_KEY1_0_RMSK)
#define HWIO_IMAGE_ENCR_KEY1_0_INM(m)      \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_0_ADDR, m)
#define HWIO_IMAGE_ENCR_KEY1_0_KEY_DATA0_BMSK                                                   0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_0_KEY_DATA0_SHFT                                                          0x0

#define HWIO_IMAGE_ENCR_KEY1_1_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006164)
#define HWIO_IMAGE_ENCR_KEY1_1_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006164)
#define HWIO_IMAGE_ENCR_KEY1_1_RMSK                                                             0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_1_IN          \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_1_ADDR, HWIO_IMAGE_ENCR_KEY1_1_RMSK)
#define HWIO_IMAGE_ENCR_KEY1_1_INM(m)      \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_1_ADDR, m)
#define HWIO_IMAGE_ENCR_KEY1_1_KEY_DATA0_BMSK                                                   0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_1_KEY_DATA0_SHFT                                                          0x0

#define HWIO_IMAGE_ENCR_KEY1_2_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006168)
#define HWIO_IMAGE_ENCR_KEY1_2_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006168)
#define HWIO_IMAGE_ENCR_KEY1_2_RMSK                                                             0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_2_IN          \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_2_ADDR, HWIO_IMAGE_ENCR_KEY1_2_RMSK)
#define HWIO_IMAGE_ENCR_KEY1_2_INM(m)      \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_2_ADDR, m)
#define HWIO_IMAGE_ENCR_KEY1_2_KEY_DATA0_BMSK                                                   0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_2_KEY_DATA0_SHFT                                                          0x0

#define HWIO_IMAGE_ENCR_KEY1_3_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000616c)
#define HWIO_IMAGE_ENCR_KEY1_3_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000616c)
#define HWIO_IMAGE_ENCR_KEY1_3_RMSK                                                             0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_3_IN          \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_3_ADDR, HWIO_IMAGE_ENCR_KEY1_3_RMSK)
#define HWIO_IMAGE_ENCR_KEY1_3_INM(m)      \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_3_ADDR, m)
#define HWIO_IMAGE_ENCR_KEY1_3_KEY_DATA0_BMSK                                                   0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_3_KEY_DATA0_SHFT                                                          0x0

#define HWIO_PK_HASH0_0_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006190)
#define HWIO_PK_HASH0_0_OFFS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006190)
#define HWIO_PK_HASH0_0_RMSK                                                                    0xffffffff
#define HWIO_PK_HASH0_0_IN          \
        in_dword_masked(HWIO_PK_HASH0_0_ADDR, HWIO_PK_HASH0_0_RMSK)
#define HWIO_PK_HASH0_0_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_0_ADDR, m)
#define HWIO_PK_HASH0_0_HASH_DATA0_BMSK                                                         0xffffffff
#define HWIO_PK_HASH0_0_HASH_DATA0_SHFT                                                                0x0

#define HWIO_PK_HASH0_1_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006194)
#define HWIO_PK_HASH0_1_OFFS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006194)
#define HWIO_PK_HASH0_1_RMSK                                                                    0xffffffff
#define HWIO_PK_HASH0_1_IN          \
        in_dword_masked(HWIO_PK_HASH0_1_ADDR, HWIO_PK_HASH0_1_RMSK)
#define HWIO_PK_HASH0_1_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_1_ADDR, m)
#define HWIO_PK_HASH0_1_HASH_DATA0_BMSK                                                         0xffffffff
#define HWIO_PK_HASH0_1_HASH_DATA0_SHFT                                                                0x0

#define HWIO_PK_HASH0_2_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006198)
#define HWIO_PK_HASH0_2_OFFS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006198)
#define HWIO_PK_HASH0_2_RMSK                                                                    0xffffffff
#define HWIO_PK_HASH0_2_IN          \
        in_dword_masked(HWIO_PK_HASH0_2_ADDR, HWIO_PK_HASH0_2_RMSK)
#define HWIO_PK_HASH0_2_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_2_ADDR, m)
#define HWIO_PK_HASH0_2_HASH_DATA0_BMSK                                                         0xffffffff
#define HWIO_PK_HASH0_2_HASH_DATA0_SHFT                                                                0x0

#define HWIO_PK_HASH0_3_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000619c)
#define HWIO_PK_HASH0_3_OFFS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000619c)
#define HWIO_PK_HASH0_3_RMSK                                                                    0xffffffff
#define HWIO_PK_HASH0_3_IN          \
        in_dword_masked(HWIO_PK_HASH0_3_ADDR, HWIO_PK_HASH0_3_RMSK)
#define HWIO_PK_HASH0_3_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_3_ADDR, m)
#define HWIO_PK_HASH0_3_HASH_DATA0_BMSK                                                         0xffffffff
#define HWIO_PK_HASH0_3_HASH_DATA0_SHFT                                                                0x0

#define HWIO_PK_HASH0_4_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061a0)
#define HWIO_PK_HASH0_4_OFFS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000061a0)
#define HWIO_PK_HASH0_4_RMSK                                                                    0xffffffff
#define HWIO_PK_HASH0_4_IN          \
        in_dword_masked(HWIO_PK_HASH0_4_ADDR, HWIO_PK_HASH0_4_RMSK)
#define HWIO_PK_HASH0_4_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_4_ADDR, m)
#define HWIO_PK_HASH0_4_HASH_DATA0_BMSK                                                         0xffffffff
#define HWIO_PK_HASH0_4_HASH_DATA0_SHFT                                                                0x0

#define HWIO_PK_HASH0_5_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061a4)
#define HWIO_PK_HASH0_5_OFFS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000061a4)
#define HWIO_PK_HASH0_5_RMSK                                                                    0xffffffff
#define HWIO_PK_HASH0_5_IN          \
        in_dword_masked(HWIO_PK_HASH0_5_ADDR, HWIO_PK_HASH0_5_RMSK)
#define HWIO_PK_HASH0_5_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_5_ADDR, m)
#define HWIO_PK_HASH0_5_HASH_DATA0_BMSK                                                         0xffffffff
#define HWIO_PK_HASH0_5_HASH_DATA0_SHFT                                                                0x0

#define HWIO_PK_HASH0_6_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061a8)
#define HWIO_PK_HASH0_6_OFFS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000061a8)
#define HWIO_PK_HASH0_6_RMSK                                                                    0xffffffff
#define HWIO_PK_HASH0_6_IN          \
        in_dword_masked(HWIO_PK_HASH0_6_ADDR, HWIO_PK_HASH0_6_RMSK)
#define HWIO_PK_HASH0_6_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_6_ADDR, m)
#define HWIO_PK_HASH0_6_HASH_DATA0_BMSK                                                         0xffffffff
#define HWIO_PK_HASH0_6_HASH_DATA0_SHFT                                                                0x0

#define HWIO_PK_HASH0_7_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061ac)
#define HWIO_PK_HASH0_7_OFFS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000061ac)
#define HWIO_PK_HASH0_7_RMSK                                                                    0xffffffff
#define HWIO_PK_HASH0_7_IN          \
        in_dword_masked(HWIO_PK_HASH0_7_ADDR, HWIO_PK_HASH0_7_RMSK)
#define HWIO_PK_HASH0_7_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_7_ADDR, m)
#define HWIO_PK_HASH0_7_HASH_DATA0_BMSK                                                         0xffffffff
#define HWIO_PK_HASH0_7_HASH_DATA0_SHFT                                                                0x0

#define HWIO_PK_HASH0_8_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061b0)
#define HWIO_PK_HASH0_8_OFFS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000061b0)
#define HWIO_PK_HASH0_8_RMSK                                                                    0xffffffff
#define HWIO_PK_HASH0_8_IN          \
        in_dword_masked(HWIO_PK_HASH0_8_ADDR, HWIO_PK_HASH0_8_RMSK)
#define HWIO_PK_HASH0_8_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_8_ADDR, m)
#define HWIO_PK_HASH0_8_HASH_DATA0_BMSK                                                         0xffffffff
#define HWIO_PK_HASH0_8_HASH_DATA0_SHFT                                                                0x0

#define HWIO_PK_HASH0_9_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061b4)
#define HWIO_PK_HASH0_9_OFFS                                                                    (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000061b4)
#define HWIO_PK_HASH0_9_RMSK                                                                    0xffffffff
#define HWIO_PK_HASH0_9_IN          \
        in_dword_masked(HWIO_PK_HASH0_9_ADDR, HWIO_PK_HASH0_9_RMSK)
#define HWIO_PK_HASH0_9_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_9_ADDR, m)
#define HWIO_PK_HASH0_9_HASH_DATA0_BMSK                                                         0xffffffff
#define HWIO_PK_HASH0_9_HASH_DATA0_SHFT                                                                0x0

#define HWIO_PK_HASH0_10_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061b8)
#define HWIO_PK_HASH0_10_OFFS                                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000061b8)
#define HWIO_PK_HASH0_10_RMSK                                                                   0xffffffff
#define HWIO_PK_HASH0_10_IN          \
        in_dword_masked(HWIO_PK_HASH0_10_ADDR, HWIO_PK_HASH0_10_RMSK)
#define HWIO_PK_HASH0_10_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_10_ADDR, m)
#define HWIO_PK_HASH0_10_HASH_DATA0_BMSK                                                        0xffffffff
#define HWIO_PK_HASH0_10_HASH_DATA0_SHFT                                                               0x0

#define HWIO_PK_HASH0_11_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061bc)
#define HWIO_PK_HASH0_11_OFFS                                                                   (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000061bc)
#define HWIO_PK_HASH0_11_RMSK                                                                   0xffffffff
#define HWIO_PK_HASH0_11_IN          \
        in_dword_masked(HWIO_PK_HASH0_11_ADDR, HWIO_PK_HASH0_11_RMSK)
#define HWIO_PK_HASH0_11_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_11_ADDR, m)
#define HWIO_PK_HASH0_11_HASH_DATA0_BMSK                                                        0xffffffff
#define HWIO_PK_HASH0_11_HASH_DATA0_SHFT                                                               0x0

#define HWIO_SW_ROT_STICKY_BIT_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061e0)
#define HWIO_SW_ROT_STICKY_BIT_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000061e0)
#define HWIO_SW_ROT_STICKY_BIT_RMSK                                                                    0x1
#define HWIO_SW_ROT_STICKY_BIT_IN          \
        in_dword_masked(HWIO_SW_ROT_STICKY_BIT_ADDR, HWIO_SW_ROT_STICKY_BIT_RMSK)
#define HWIO_SW_ROT_STICKY_BIT_INM(m)      \
        in_dword_masked(HWIO_SW_ROT_STICKY_BIT_ADDR, m)
#define HWIO_SW_ROT_STICKY_BIT_OUT(v)      \
        out_dword(HWIO_SW_ROT_STICKY_BIT_ADDR,v)
#define HWIO_SW_ROT_STICKY_BIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SW_ROT_STICKY_BIT_ADDR,m,v,HWIO_SW_ROT_STICKY_BIT_IN)
#define HWIO_SW_ROT_STICKY_BIT_SW_ROT_STICKY_BIT_0_BMSK                                                0x1
#define HWIO_SW_ROT_STICKY_BIT_SW_ROT_STICKY_BIT_0_SHFT                                                0x0

#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061f0)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000061f0)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_RMSK                                              0xffffffff
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_IN          \
        in_dword_masked(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_ADDR, HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_RMSK)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_INM(m)      \
        in_dword_masked(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_ADDR, m)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_OUT(v)      \
        out_dword(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_ADDR,v)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_ADDR,m,v,HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_IN)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_RSVD1_BMSK                                        0x80000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_RSVD1_SHFT                                              0x1f
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_RSVD0_BMSK                                        0x40000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_RSVD0_SHFT                                              0x1e
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION29_STICKY_BIT_BMSK                          0x20000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION29_STICKY_BIT_SHFT                                0x1d
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION28_STICKY_BIT_BMSK                          0x10000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION28_STICKY_BIT_SHFT                                0x1c
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION27_STICKY_BIT_BMSK                           0x8000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION27_STICKY_BIT_SHFT                                0x1b
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION26_STICKY_BIT_BMSK                           0x4000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION26_STICKY_BIT_SHFT                                0x1a
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION25_STICKY_BIT_BMSK                           0x2000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION25_STICKY_BIT_SHFT                                0x19
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION24_STICKY_BIT_BMSK                           0x1000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION24_STICKY_BIT_SHFT                                0x18
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION23_STICKY_BIT_BMSK                            0x800000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION23_STICKY_BIT_SHFT                                0x17
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION22_STICKY_BIT_BMSK                            0x400000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION22_STICKY_BIT_SHFT                                0x16
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION21_STICKY_BIT_BMSK                            0x200000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION21_STICKY_BIT_SHFT                                0x15
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION20_STICKY_BIT_BMSK                            0x100000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION20_STICKY_BIT_SHFT                                0x14
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION19_STICKY_BIT_BMSK                             0x80000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION19_STICKY_BIT_SHFT                                0x13
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION18_STICKY_BIT_BMSK                             0x40000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION18_STICKY_BIT_SHFT                                0x12
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION17_STICKY_BIT_BMSK                             0x20000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION17_STICKY_BIT_SHFT                                0x11
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION16_STICKY_BIT_BMSK                             0x10000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION16_STICKY_BIT_SHFT                                0x10
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION15_STICKY_BIT_BMSK                              0x8000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION15_STICKY_BIT_SHFT                                 0xf
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION14_STICKY_BIT_BMSK                              0x4000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION14_STICKY_BIT_SHFT                                 0xe
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION13_STICKY_BIT_BMSK                              0x2000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION13_STICKY_BIT_SHFT                                 0xd
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION12_STICKY_BIT_BMSK                              0x1000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION12_STICKY_BIT_SHFT                                 0xc
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION11_STICKY_BIT_BMSK                               0x800
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION11_STICKY_BIT_SHFT                                 0xb
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION10_STICKY_BIT_BMSK                               0x400
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION10_STICKY_BIT_SHFT                                 0xa
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION9_STICKY_BIT_BMSK                                0x200
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION9_STICKY_BIT_SHFT                                  0x9
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION8_STICKY_BIT_BMSK                                0x100
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION8_STICKY_BIT_SHFT                                  0x8
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION7_STICKY_BIT_BMSK                                 0x80
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION7_STICKY_BIT_SHFT                                  0x7
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION6_STICKY_BIT_BMSK                                 0x40
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION6_STICKY_BIT_SHFT                                  0x6
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION5_STICKY_BIT_BMSK                                 0x20
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION5_STICKY_BIT_SHFT                                  0x5
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION4_STICKY_BIT_BMSK                                 0x10
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION4_STICKY_BIT_SHFT                                  0x4
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION3_STICKY_BIT_BMSK                                  0x8
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION3_STICKY_BIT_SHFT                                  0x3
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION2_STICKY_BIT_BMSK                                  0x4
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION2_STICKY_BIT_SHFT                                  0x2
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION1_STICKY_BIT_BMSK                                  0x2
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION1_STICKY_BIT_SHFT                                  0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION0_STICKY_BIT_BMSK                                  0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION0_STICKY_BIT_SHFT                                  0x0

#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_ADDR                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061f4)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_OFFS                                              (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x000061f4)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_RMSK                                              0xffffffff
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_IN          \
        in_dword_masked(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_ADDR, HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_RMSK)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_INM(m)      \
        in_dword_masked(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_ADDR, m)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_OUT(v)      \
        out_dword(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_ADDR,v)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_ADDR,m,v,HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_IN)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_RSVD0_BMSK                                        0xffffffff
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_RSVD0_SHFT                                               0x0

#define HWIO_ANTI_ROLLBACK_1_0_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006200)
#define HWIO_ANTI_ROLLBACK_1_0_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006200)
#define HWIO_ANTI_ROLLBACK_1_0_RMSK                                                             0xffffffff
#define HWIO_ANTI_ROLLBACK_1_0_IN          \
        in_dword_masked(HWIO_ANTI_ROLLBACK_1_0_ADDR, HWIO_ANTI_ROLLBACK_1_0_RMSK)
#define HWIO_ANTI_ROLLBACK_1_0_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_1_0_ADDR, m)
#define HWIO_ANTI_ROLLBACK_1_0_XBL0_BMSK                                                        0xffffffff
#define HWIO_ANTI_ROLLBACK_1_0_XBL0_SHFT                                                               0x0

#define HWIO_ANTI_ROLLBACK_1_1_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006204)
#define HWIO_ANTI_ROLLBACK_1_1_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006204)
#define HWIO_ANTI_ROLLBACK_1_1_RMSK                                                             0xffffffff
#define HWIO_ANTI_ROLLBACK_1_1_IN          \
        in_dword_masked(HWIO_ANTI_ROLLBACK_1_1_ADDR, HWIO_ANTI_ROLLBACK_1_1_RMSK)
#define HWIO_ANTI_ROLLBACK_1_1_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_1_1_ADDR, m)
#define HWIO_ANTI_ROLLBACK_1_1_XBL1_BMSK                                                        0xffffffff
#define HWIO_ANTI_ROLLBACK_1_1_XBL1_SHFT                                                               0x0

#define HWIO_ANTI_ROLLBACK_2_0_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006208)
#define HWIO_ANTI_ROLLBACK_2_0_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006208)
#define HWIO_ANTI_ROLLBACK_2_0_RMSK                                                             0xffffffff
#define HWIO_ANTI_ROLLBACK_2_0_IN          \
        in_dword_masked(HWIO_ANTI_ROLLBACK_2_0_ADDR, HWIO_ANTI_ROLLBACK_2_0_RMSK)
#define HWIO_ANTI_ROLLBACK_2_0_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_2_0_ADDR, m)
#define HWIO_ANTI_ROLLBACK_2_0_PIL_SUBSYSTEM_31_0_BMSK                                          0xffffffff
#define HWIO_ANTI_ROLLBACK_2_0_PIL_SUBSYSTEM_31_0_SHFT                                                 0x0

#define HWIO_ANTI_ROLLBACK_2_1_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000620c)
#define HWIO_ANTI_ROLLBACK_2_1_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000620c)
#define HWIO_ANTI_ROLLBACK_2_1_RMSK                                                             0xffffffff
#define HWIO_ANTI_ROLLBACK_2_1_IN          \
        in_dword_masked(HWIO_ANTI_ROLLBACK_2_1_ADDR, HWIO_ANTI_ROLLBACK_2_1_RMSK)
#define HWIO_ANTI_ROLLBACK_2_1_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_2_1_ADDR, m)
#define HWIO_ANTI_ROLLBACK_2_1_XBL_SEC_BMSK                                                     0xfe000000
#define HWIO_ANTI_ROLLBACK_2_1_XBL_SEC_SHFT                                                           0x19
#define HWIO_ANTI_ROLLBACK_2_1_RPM_BMSK                                                          0x1fe0000
#define HWIO_ANTI_ROLLBACK_2_1_RPM_SHFT                                                               0x11
#define HWIO_ANTI_ROLLBACK_2_1_TZ_BMSK                                                             0x1ffff
#define HWIO_ANTI_ROLLBACK_2_1_TZ_SHFT                                                                 0x0

#define HWIO_ANTI_ROLLBACK_3_0_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006210)
#define HWIO_ANTI_ROLLBACK_3_0_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006210)
#define HWIO_ANTI_ROLLBACK_3_0_RMSK                                                             0xffffffff
#define HWIO_ANTI_ROLLBACK_3_0_IN          \
        in_dword_masked(HWIO_ANTI_ROLLBACK_3_0_ADDR, HWIO_ANTI_ROLLBACK_3_0_RMSK)
#define HWIO_ANTI_ROLLBACK_3_0_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_3_0_ADDR, m)
#define HWIO_ANTI_ROLLBACK_3_0_RSVD1_BMSK                                                       0xc0000000
#define HWIO_ANTI_ROLLBACK_3_0_RSVD1_SHFT                                                             0x1e
#define HWIO_ANTI_ROLLBACK_3_0_TQS_HASH_ACTIVE_BMSK                                             0x3e000000
#define HWIO_ANTI_ROLLBACK_3_0_TQS_HASH_ACTIVE_SHFT                                                   0x19
#define HWIO_ANTI_ROLLBACK_3_0_RPMB_KEY_PROVISIONED_BMSK                                         0x1000000
#define HWIO_ANTI_ROLLBACK_3_0_RPMB_KEY_PROVISIONED_SHFT                                              0x18
#define HWIO_ANTI_ROLLBACK_3_0_PIL_SUBSYSTEM_47_32_BMSK                                           0xffff00
#define HWIO_ANTI_ROLLBACK_3_0_PIL_SUBSYSTEM_47_32_SHFT                                                0x8
#define HWIO_ANTI_ROLLBACK_3_0_SAFESWITCH_BMSK                                                        0xff
#define HWIO_ANTI_ROLLBACK_3_0_SAFESWITCH_SHFT                                                         0x0

#define HWIO_ANTI_ROLLBACK_3_1_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006214)
#define HWIO_ANTI_ROLLBACK_3_1_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006214)
#define HWIO_ANTI_ROLLBACK_3_1_RMSK                                                             0xffffffff
#define HWIO_ANTI_ROLLBACK_3_1_IN          \
        in_dword_masked(HWIO_ANTI_ROLLBACK_3_1_ADDR, HWIO_ANTI_ROLLBACK_3_1_RMSK)
#define HWIO_ANTI_ROLLBACK_3_1_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_3_1_ADDR, m)
#define HWIO_ANTI_ROLLBACK_3_1_RSVD1_BMSK                                                       0xf0000000
#define HWIO_ANTI_ROLLBACK_3_1_RSVD1_SHFT                                                             0x1c
#define HWIO_ANTI_ROLLBACK_3_1_DEVICE_CFG_BMSK                                                   0xffe0000
#define HWIO_ANTI_ROLLBACK_3_1_DEVICE_CFG_SHFT                                                        0x11
#define HWIO_ANTI_ROLLBACK_3_1_DEBUG_POLICY_BMSK                                                   0x1f000
#define HWIO_ANTI_ROLLBACK_3_1_DEBUG_POLICY_SHFT                                                       0xc
#define HWIO_ANTI_ROLLBACK_3_1_HYPERVISOR_BMSK                                                       0xfff
#define HWIO_ANTI_ROLLBACK_3_1_HYPERVISOR_SHFT                                                         0x0

#define HWIO_ANTI_ROLLBACK_4_0_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006218)
#define HWIO_ANTI_ROLLBACK_4_0_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006218)
#define HWIO_ANTI_ROLLBACK_4_0_RMSK                                                             0xffffffff
#define HWIO_ANTI_ROLLBACK_4_0_IN          \
        in_dword_masked(HWIO_ANTI_ROLLBACK_4_0_ADDR, HWIO_ANTI_ROLLBACK_4_0_RMSK)
#define HWIO_ANTI_ROLLBACK_4_0_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_4_0_ADDR, m)
#define HWIO_ANTI_ROLLBACK_4_0_MSS_BMSK                                                         0xffff0000
#define HWIO_ANTI_ROLLBACK_4_0_MSS_SHFT                                                               0x10
#define HWIO_ANTI_ROLLBACK_4_0_MBA_BMSK                                                             0xffff
#define HWIO_ANTI_ROLLBACK_4_0_MBA_SHFT                                                                0x0

#define HWIO_ANTI_ROLLBACK_4_1_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000621c)
#define HWIO_ANTI_ROLLBACK_4_1_OFFS                                                             (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000621c)
#define HWIO_ANTI_ROLLBACK_4_1_RMSK                                                             0xffffffff
#define HWIO_ANTI_ROLLBACK_4_1_IN          \
        in_dword_masked(HWIO_ANTI_ROLLBACK_4_1_ADDR, HWIO_ANTI_ROLLBACK_4_1_RMSK)
#define HWIO_ANTI_ROLLBACK_4_1_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_4_1_ADDR, m)
#define HWIO_ANTI_ROLLBACK_4_1_SIMLOCK_BMSK                                                     0x80000000
#define HWIO_ANTI_ROLLBACK_4_1_SIMLOCK_SHFT                                                           0x1f
#define HWIO_ANTI_ROLLBACK_4_1_RSVD0_BMSK                                                       0x7ffffff0
#define HWIO_ANTI_ROLLBACK_4_1_RSVD0_SHFT                                                              0x4
#define HWIO_ANTI_ROLLBACK_4_1_ROOT_CERT_PK_HASH_INDEX_BMSK                                            0xf
#define HWIO_ANTI_ROLLBACK_4_1_ROOT_CERT_PK_HASH_INDEX_SHFT                                            0x0

#define HWIO_MRC_2_0_0_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006250)
#define HWIO_MRC_2_0_0_OFFS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006250)
#define HWIO_MRC_2_0_0_RMSK                                                                     0xffffffff
#define HWIO_MRC_2_0_0_IN          \
        in_dword_masked(HWIO_MRC_2_0_0_ADDR, HWIO_MRC_2_0_0_RMSK)
#define HWIO_MRC_2_0_0_INM(m)      \
        in_dword_masked(HWIO_MRC_2_0_0_ADDR, m)
#define HWIO_MRC_2_0_0_RSVD0_BMSK                                                               0xfffffff0
#define HWIO_MRC_2_0_0_RSVD0_SHFT                                                                      0x4
#define HWIO_MRC_2_0_0_ROOT_CERT_ACTIVATION_LIST_BMSK                                                  0xf
#define HWIO_MRC_2_0_0_ROOT_CERT_ACTIVATION_LIST_SHFT                                                  0x0

#define HWIO_MRC_2_0_1_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006254)
#define HWIO_MRC_2_0_1_OFFS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006254)
#define HWIO_MRC_2_0_1_RMSK                                                                     0xffffffff
#define HWIO_MRC_2_0_1_IN          \
        in_dword_masked(HWIO_MRC_2_0_1_ADDR, HWIO_MRC_2_0_1_RMSK)
#define HWIO_MRC_2_0_1_INM(m)      \
        in_dword_masked(HWIO_MRC_2_0_1_ADDR, m)
#define HWIO_MRC_2_0_1_RSVD1_BMSK                                                               0xfffffffe
#define HWIO_MRC_2_0_1_RSVD1_SHFT                                                                      0x1
#define HWIO_MRC_2_0_1_CURRENT_UIE_KEY_SEL_BMSK                                                        0x1
#define HWIO_MRC_2_0_1_CURRENT_UIE_KEY_SEL_SHFT                                                        0x0

#define HWIO_MRC_2_0_2_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006258)
#define HWIO_MRC_2_0_2_OFFS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006258)
#define HWIO_MRC_2_0_2_RMSK                                                                     0xffffffff
#define HWIO_MRC_2_0_2_IN          \
        in_dword_masked(HWIO_MRC_2_0_2_ADDR, HWIO_MRC_2_0_2_RMSK)
#define HWIO_MRC_2_0_2_INM(m)      \
        in_dword_masked(HWIO_MRC_2_0_2_ADDR, m)
#define HWIO_MRC_2_0_2_RSVD0_BMSK                                                               0xfffffff0
#define HWIO_MRC_2_0_2_RSVD0_SHFT                                                                      0x4
#define HWIO_MRC_2_0_2_ROOT_CERT_REVOCATION_LIST_BMSK                                                  0xf
#define HWIO_MRC_2_0_2_ROOT_CERT_REVOCATION_LIST_SHFT                                                  0x0

#define HWIO_MRC_2_0_3_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000625c)
#define HWIO_MRC_2_0_3_OFFS                                                                     (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x0000625c)
#define HWIO_MRC_2_0_3_RMSK                                                                     0xffffffff
#define HWIO_MRC_2_0_3_IN          \
        in_dword_masked(HWIO_MRC_2_0_3_ADDR, HWIO_MRC_2_0_3_RMSK)
#define HWIO_MRC_2_0_3_INM(m)      \
        in_dword_masked(HWIO_MRC_2_0_3_ADDR, m)
#define HWIO_MRC_2_0_3_RSVD0_BMSK                                                               0xffffffff
#define HWIO_MRC_2_0_3_RSVD0_SHFT                                                                      0x0

#define HWIO_CRYPTO_LIB_VERSION_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006300)
#define HWIO_CRYPTO_LIB_VERSION_OFFS                                                            (SECURITY_CONTROL_CORE_REG_BASE_OFFS + 0x00006300)
#define HWIO_CRYPTO_LIB_VERSION_RMSK                                                            0xffffffff
#define HWIO_CRYPTO_LIB_VERSION_IN          \
        in_dword_masked(HWIO_CRYPTO_LIB_VERSION_ADDR, HWIO_CRYPTO_LIB_VERSION_RMSK)
#define HWIO_CRYPTO_LIB_VERSION_INM(m)      \
        in_dword_masked(HWIO_CRYPTO_LIB_VERSION_ADDR, m)
#define HWIO_CRYPTO_LIB_VERSION_VERSION_BMSK                                                    0xffffffff
#define HWIO_CRYPTO_LIB_VERSION_VERSION_SHFT                                                           0x0

/*----------------------------------------------------------------------------
 * MODULE: TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12
 *--------------------------------------------------------------------------*/

#define TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE                      (CORE_TOP_CSR_BASE      + 0x00000000)
#define TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS                 0x00000000

#define HWIO_TCSR_MUTEX_XPU3_GCR0_ADDR                                    (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00000000)
#define HWIO_TCSR_MUTEX_XPU3_GCR0_OFFS                                    (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00000000)
#define HWIO_TCSR_MUTEX_XPU3_GCR0_RMSK                                           0x1
#define HWIO_TCSR_MUTEX_XPU3_GCR0_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_GCR0_ADDR, HWIO_TCSR_MUTEX_XPU3_GCR0_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_GCR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_GCR0_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_GCR0_OUT(v)      \
        out_dword(HWIO_TCSR_MUTEX_XPU3_GCR0_ADDR,v)
#define HWIO_TCSR_MUTEX_XPU3_GCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MUTEX_XPU3_GCR0_ADDR,m,v,HWIO_TCSR_MUTEX_XPU3_GCR0_IN)
#define HWIO_TCSR_MUTEX_XPU3_GCR0_AADEN_BMSK                                     0x1
#define HWIO_TCSR_MUTEX_XPU3_GCR0_AADEN_SHFT                                     0x0

#define HWIO_TCSR_MUTEX_XPU3_SCR0_ADDR                                    (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00000008)
#define HWIO_TCSR_MUTEX_XPU3_SCR0_OFFS                                    (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00000008)
#define HWIO_TCSR_MUTEX_XPU3_SCR0_RMSK                                         0x10f
#define HWIO_TCSR_MUTEX_XPU3_SCR0_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_SCR0_ADDR, HWIO_TCSR_MUTEX_XPU3_SCR0_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_SCR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_SCR0_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_SCR0_OUT(v)      \
        out_dword(HWIO_TCSR_MUTEX_XPU3_SCR0_ADDR,v)
#define HWIO_TCSR_MUTEX_XPU3_SCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MUTEX_XPU3_SCR0_ADDR,m,v,HWIO_TCSR_MUTEX_XPU3_SCR0_IN)
#define HWIO_TCSR_MUTEX_XPU3_SCR0_DYNAMIC_CLK_EN_BMSK                          0x100
#define HWIO_TCSR_MUTEX_XPU3_SCR0_DYNAMIC_CLK_EN_SHFT                            0x8
#define HWIO_TCSR_MUTEX_XPU3_SCR0_SCLEIE_BMSK                                    0x8
#define HWIO_TCSR_MUTEX_XPU3_SCR0_SCLEIE_SHFT                                    0x3
#define HWIO_TCSR_MUTEX_XPU3_SCR0_SCFGEIE_BMSK                                   0x4
#define HWIO_TCSR_MUTEX_XPU3_SCR0_SCFGEIE_SHFT                                   0x2
#define HWIO_TCSR_MUTEX_XPU3_SCR0_SCLERE_BMSK                                    0x2
#define HWIO_TCSR_MUTEX_XPU3_SCR0_SCLERE_SHFT                                    0x1
#define HWIO_TCSR_MUTEX_XPU3_SCR0_SCFGERE_BMSK                                   0x1
#define HWIO_TCSR_MUTEX_XPU3_SCR0_SCFGERE_SHFT                                   0x0

#define HWIO_TCSR_MUTEX_XPU3_CR0_ADDR                                     (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00000010)
#define HWIO_TCSR_MUTEX_XPU3_CR0_OFFS                                     (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00000010)
#define HWIO_TCSR_MUTEX_XPU3_CR0_RMSK                                          0x10f
#define HWIO_TCSR_MUTEX_XPU3_CR0_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_CR0_ADDR, HWIO_TCSR_MUTEX_XPU3_CR0_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_CR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_CR0_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_CR0_OUT(v)      \
        out_dword(HWIO_TCSR_MUTEX_XPU3_CR0_ADDR,v)
#define HWIO_TCSR_MUTEX_XPU3_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MUTEX_XPU3_CR0_ADDR,m,v,HWIO_TCSR_MUTEX_XPU3_CR0_IN)
#define HWIO_TCSR_MUTEX_XPU3_CR0_DYNAMIC_CLK_EN_BMSK                           0x100
#define HWIO_TCSR_MUTEX_XPU3_CR0_DYNAMIC_CLK_EN_SHFT                             0x8
#define HWIO_TCSR_MUTEX_XPU3_CR0_CLEIE_BMSK                                      0x8
#define HWIO_TCSR_MUTEX_XPU3_CR0_CLEIE_SHFT                                      0x3
#define HWIO_TCSR_MUTEX_XPU3_CR0_CFGEIE_BMSK                                     0x4
#define HWIO_TCSR_MUTEX_XPU3_CR0_CFGEIE_SHFT                                     0x2
#define HWIO_TCSR_MUTEX_XPU3_CR0_CLERE_BMSK                                      0x2
#define HWIO_TCSR_MUTEX_XPU3_CR0_CLERE_SHFT                                      0x1
#define HWIO_TCSR_MUTEX_XPU3_CR0_CFGERE_BMSK                                     0x1
#define HWIO_TCSR_MUTEX_XPU3_CR0_CFGERE_SHFT                                     0x0

#define HWIO_TCSR_MUTEX_XPU3_QAD0_GCR0_ADDR                               (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00000080)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_GCR0_OFFS                               (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00000080)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_GCR0_RMSK                                      0x1
#define HWIO_TCSR_MUTEX_XPU3_QAD0_GCR0_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD0_GCR0_ADDR, HWIO_TCSR_MUTEX_XPU3_QAD0_GCR0_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_GCR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD0_GCR0_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_GCR0_OUT(v)      \
        out_dword(HWIO_TCSR_MUTEX_XPU3_QAD0_GCR0_ADDR,v)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_GCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MUTEX_XPU3_QAD0_GCR0_ADDR,m,v,HWIO_TCSR_MUTEX_XPU3_QAD0_GCR0_IN)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_GCR0_QAD0DEN_BMSK                              0x1
#define HWIO_TCSR_MUTEX_XPU3_QAD0_GCR0_QAD0DEN_SHFT                              0x0

#define HWIO_TCSR_MUTEX_XPU3_QAD0_CR0_ADDR                                (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00000090)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_CR0_OFFS                                (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00000090)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_CR0_RMSK                                     0x10f
#define HWIO_TCSR_MUTEX_XPU3_QAD0_CR0_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD0_CR0_ADDR, HWIO_TCSR_MUTEX_XPU3_QAD0_CR0_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_CR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD0_CR0_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_CR0_OUT(v)      \
        out_dword(HWIO_TCSR_MUTEX_XPU3_QAD0_CR0_ADDR,v)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MUTEX_XPU3_QAD0_CR0_ADDR,m,v,HWIO_TCSR_MUTEX_XPU3_QAD0_CR0_IN)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_CR0_DYNAMIC_CLK_EN_BMSK                      0x100
#define HWIO_TCSR_MUTEX_XPU3_QAD0_CR0_DYNAMIC_CLK_EN_SHFT                        0x8
#define HWIO_TCSR_MUTEX_XPU3_QAD0_CR0_CLEIE_BMSK                                 0x8
#define HWIO_TCSR_MUTEX_XPU3_QAD0_CR0_CLEIE_SHFT                                 0x3
#define HWIO_TCSR_MUTEX_XPU3_QAD0_CR0_CFGEIE_BMSK                                0x4
#define HWIO_TCSR_MUTEX_XPU3_QAD0_CR0_CFGEIE_SHFT                                0x2
#define HWIO_TCSR_MUTEX_XPU3_QAD0_CR0_CLERE_BMSK                                 0x2
#define HWIO_TCSR_MUTEX_XPU3_QAD0_CR0_CLERE_SHFT                                 0x1
#define HWIO_TCSR_MUTEX_XPU3_QAD0_CR0_CFGERE_BMSK                                0x1
#define HWIO_TCSR_MUTEX_XPU3_QAD0_CR0_CFGERE_SHFT                                0x0

#define HWIO_TCSR_MUTEX_XPU3_QAD1_GCR0_ADDR                               (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00000100)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_GCR0_OFFS                               (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00000100)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_GCR0_RMSK                                      0x1
#define HWIO_TCSR_MUTEX_XPU3_QAD1_GCR0_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD1_GCR0_ADDR, HWIO_TCSR_MUTEX_XPU3_QAD1_GCR0_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_GCR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD1_GCR0_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_GCR0_OUT(v)      \
        out_dword(HWIO_TCSR_MUTEX_XPU3_QAD1_GCR0_ADDR,v)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_GCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MUTEX_XPU3_QAD1_GCR0_ADDR,m,v,HWIO_TCSR_MUTEX_XPU3_QAD1_GCR0_IN)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_GCR0_QAD1DEN_BMSK                              0x1
#define HWIO_TCSR_MUTEX_XPU3_QAD1_GCR0_QAD1DEN_SHFT                              0x0

#define HWIO_TCSR_MUTEX_XPU3_QAD1_CR0_ADDR                                (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00000110)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_CR0_OFFS                                (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00000110)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_CR0_RMSK                                     0x10f
#define HWIO_TCSR_MUTEX_XPU3_QAD1_CR0_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD1_CR0_ADDR, HWIO_TCSR_MUTEX_XPU3_QAD1_CR0_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_CR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD1_CR0_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_CR0_OUT(v)      \
        out_dword(HWIO_TCSR_MUTEX_XPU3_QAD1_CR0_ADDR,v)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MUTEX_XPU3_QAD1_CR0_ADDR,m,v,HWIO_TCSR_MUTEX_XPU3_QAD1_CR0_IN)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_CR0_DYNAMIC_CLK_EN_BMSK                      0x100
#define HWIO_TCSR_MUTEX_XPU3_QAD1_CR0_DYNAMIC_CLK_EN_SHFT                        0x8
#define HWIO_TCSR_MUTEX_XPU3_QAD1_CR0_CLEIE_BMSK                                 0x8
#define HWIO_TCSR_MUTEX_XPU3_QAD1_CR0_CLEIE_SHFT                                 0x3
#define HWIO_TCSR_MUTEX_XPU3_QAD1_CR0_CFGEIE_BMSK                                0x4
#define HWIO_TCSR_MUTEX_XPU3_QAD1_CR0_CFGEIE_SHFT                                0x2
#define HWIO_TCSR_MUTEX_XPU3_QAD1_CR0_CLERE_BMSK                                 0x2
#define HWIO_TCSR_MUTEX_XPU3_QAD1_CR0_CLERE_SHFT                                 0x1
#define HWIO_TCSR_MUTEX_XPU3_QAD1_CR0_CFGERE_BMSK                                0x1
#define HWIO_TCSR_MUTEX_XPU3_QAD1_CR0_CFGERE_SHFT                                0x0

#define HWIO_TCSR_MUTEX_XPU3_IDR3_ADDR                                    (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x000003ec)
#define HWIO_TCSR_MUTEX_XPU3_IDR3_OFFS                                    (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x000003ec)
#define HWIO_TCSR_MUTEX_XPU3_IDR3_RMSK                                         0x3ff
#define HWIO_TCSR_MUTEX_XPU3_IDR3_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_IDR3_ADDR, HWIO_TCSR_MUTEX_XPU3_IDR3_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_IDR3_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_IDR3_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_IDR3_PT_BMSK                                      0x200
#define HWIO_TCSR_MUTEX_XPU3_IDR3_PT_SHFT                                        0x9
#define HWIO_TCSR_MUTEX_XPU3_IDR3_MV_BMSK                                      0x100
#define HWIO_TCSR_MUTEX_XPU3_IDR3_MV_SHFT                                        0x8
#define HWIO_TCSR_MUTEX_XPU3_IDR3_NVMID_BMSK                                    0xff
#define HWIO_TCSR_MUTEX_XPU3_IDR3_NVMID_SHFT                                     0x0

#define HWIO_TCSR_MUTEX_XPU3_IDR2_ADDR                                    (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x000003f0)
#define HWIO_TCSR_MUTEX_XPU3_IDR2_OFFS                                    (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x000003f0)
#define HWIO_TCSR_MUTEX_XPU3_IDR2_RMSK                                    0xffffff0f
#define HWIO_TCSR_MUTEX_XPU3_IDR2_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_IDR2_ADDR, HWIO_TCSR_MUTEX_XPU3_IDR2_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_IDR2_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_IDR2_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_IDR2_NONSEC_EN_BMSK                          0xff000000
#define HWIO_TCSR_MUTEX_XPU3_IDR2_NONSEC_EN_SHFT                                0x18
#define HWIO_TCSR_MUTEX_XPU3_IDR2_SEC_EN_BMSK                               0xff0000
#define HWIO_TCSR_MUTEX_XPU3_IDR2_SEC_EN_SHFT                                   0x10
#define HWIO_TCSR_MUTEX_XPU3_IDR2_VMIDACR_EN_BMSK                             0xff00
#define HWIO_TCSR_MUTEX_XPU3_IDR2_VMIDACR_EN_SHFT                                0x8
#define HWIO_TCSR_MUTEX_XPU3_IDR2_NUM_QAD_BMSK                                   0xf
#define HWIO_TCSR_MUTEX_XPU3_IDR2_NUM_QAD_SHFT                                   0x0

#define HWIO_TCSR_MUTEX_XPU3_IDR1_ADDR                                    (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x000003f4)
#define HWIO_TCSR_MUTEX_XPU3_IDR1_OFFS                                    (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x000003f4)
#define HWIO_TCSR_MUTEX_XPU3_IDR1_RMSK                                    0x3f3f3f3f
#define HWIO_TCSR_MUTEX_XPU3_IDR1_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_IDR1_ADDR, HWIO_TCSR_MUTEX_XPU3_IDR1_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_IDR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_IDR1_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_IDR1_CLIENT_ADDR_WIDTH_BMSK                  0x3f000000
#define HWIO_TCSR_MUTEX_XPU3_IDR1_CLIENT_ADDR_WIDTH_SHFT                        0x18
#define HWIO_TCSR_MUTEX_XPU3_IDR1_CONFIG_ADDR_WIDTH_BMSK                    0x3f0000
#define HWIO_TCSR_MUTEX_XPU3_IDR1_CONFIG_ADDR_WIDTH_SHFT                        0x10
#define HWIO_TCSR_MUTEX_XPU3_IDR1_MSB_RPU_BMSK                                0x3f00
#define HWIO_TCSR_MUTEX_XPU3_IDR1_MSB_RPU_SHFT                                   0x8
#define HWIO_TCSR_MUTEX_XPU3_IDR1_LSB_BMSK                                      0x3f
#define HWIO_TCSR_MUTEX_XPU3_IDR1_LSB_SHFT                                       0x0

#define HWIO_TCSR_MUTEX_XPU3_IDR0_ADDR                                    (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x000003f8)
#define HWIO_TCSR_MUTEX_XPU3_IDR0_OFFS                                    (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x000003f8)
#define HWIO_TCSR_MUTEX_XPU3_IDR0_RMSK                                     0x3ff0023
#define HWIO_TCSR_MUTEX_XPU3_IDR0_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_IDR0_ADDR, HWIO_TCSR_MUTEX_XPU3_IDR0_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_IDR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_IDR0_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_IDR0_NRG_BMSK                                 0x3ff0000
#define HWIO_TCSR_MUTEX_XPU3_IDR0_NRG_SHFT                                      0x10
#define HWIO_TCSR_MUTEX_XPU3_IDR0_CLIENTREQ_HALT_ACK_HW_EN_BMSK                 0x20
#define HWIO_TCSR_MUTEX_XPU3_IDR0_CLIENTREQ_HALT_ACK_HW_EN_SHFT                  0x5
#define HWIO_TCSR_MUTEX_XPU3_IDR0_XPUTYPE_BMSK                                   0x3
#define HWIO_TCSR_MUTEX_XPU3_IDR0_XPUTYPE_SHFT                                   0x0

#define HWIO_TCSR_MUTEX_XPU3_REV_ADDR                                     (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x000003fc)
#define HWIO_TCSR_MUTEX_XPU3_REV_OFFS                                     (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x000003fc)
#define HWIO_TCSR_MUTEX_XPU3_REV_RMSK                                     0xffffffff
#define HWIO_TCSR_MUTEX_XPU3_REV_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_REV_ADDR, HWIO_TCSR_MUTEX_XPU3_REV_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_REV_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_REV_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_REV_MAJOR_BMSK                               0xf0000000
#define HWIO_TCSR_MUTEX_XPU3_REV_MAJOR_SHFT                                     0x1c
#define HWIO_TCSR_MUTEX_XPU3_REV_MINOR_BMSK                                0xfff0000
#define HWIO_TCSR_MUTEX_XPU3_REV_MINOR_SHFT                                     0x10
#define HWIO_TCSR_MUTEX_XPU3_REV_STEP_BMSK                                    0xffff
#define HWIO_TCSR_MUTEX_XPU3_REV_STEP_SHFT                                       0x0

#define HWIO_TCSR_MUTEX_XPU3_RGN_FREESTATUSr_ADDR(r)                      (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00000500 + 0x4 * (r))
#define HWIO_TCSR_MUTEX_XPU3_RGN_FREESTATUSr_OFFS(r)                      (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00000500 + 0x4 * (r))
#define HWIO_TCSR_MUTEX_XPU3_RGN_FREESTATUSr_RMSK                         0xffffffff
#define HWIO_TCSR_MUTEX_XPU3_RGN_FREESTATUSr_MAXr                                  0
#define HWIO_TCSR_MUTEX_XPU3_RGN_FREESTATUSr_INI(r)        \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_RGN_FREESTATUSr_ADDR(r), HWIO_TCSR_MUTEX_XPU3_RGN_FREESTATUSr_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_RGN_FREESTATUSr_INMI(r,mask)    \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_RGN_FREESTATUSr_ADDR(r), mask)
#define HWIO_TCSR_MUTEX_XPU3_RGN_FREESTATUSr_RGFREESTATUS_BMSK            0xffffffff
#define HWIO_TCSR_MUTEX_XPU3_RGN_FREESTATUSr_RGFREESTATUS_SHFT                   0x0

#define HWIO_TCSR_MUTEX_XPU3_RGN_FREESTATUSs_ADDR(s)                      (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00000500 + 0x4 * (s))
#define HWIO_TCSR_MUTEX_XPU3_RGN_FREESTATUSs_OFFS(s)                      (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00000500 + 0x4 * (s))
#define HWIO_TCSR_MUTEX_XPU3_RGN_FREESTATUSs_RMSK                         0xffffffff
#define HWIO_TCSR_MUTEX_XPU3_RGN_FREESTATUSs_MAXs                                  1
#define HWIO_TCSR_MUTEX_XPU3_RGN_FREESTATUSs_INI(s)        \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_RGN_FREESTATUSs_ADDR(s), HWIO_TCSR_MUTEX_XPU3_RGN_FREESTATUSs_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_RGN_FREESTATUSs_INMI(s,mask)    \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_RGN_FREESTATUSs_ADDR(s), mask)
#define HWIO_TCSR_MUTEX_XPU3_RGN_FREESTATUSs_RGFREESTATUS_BMSK            0xffffffff
#define HWIO_TCSR_MUTEX_XPU3_RGN_FREESTATUSs_RGFREESTATUS_SHFT                   0x0

#define HWIO_TCSR_MUTEX_XPU3_SEAR0_ADDR                                   (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00000800)
#define HWIO_TCSR_MUTEX_XPU3_SEAR0_OFFS                                   (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00000800)
#define HWIO_TCSR_MUTEX_XPU3_SEAR0_RMSK                                   0xffffffff
#define HWIO_TCSR_MUTEX_XPU3_SEAR0_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_SEAR0_ADDR, HWIO_TCSR_MUTEX_XPU3_SEAR0_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_SEAR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_SEAR0_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_SEAR0_ADDR_31_0_BMSK                         0xffffffff
#define HWIO_TCSR_MUTEX_XPU3_SEAR0_ADDR_31_0_SHFT                                0x0

#define HWIO_TCSR_MUTEX_XPU3_SESR_ADDR                                    (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00000808)
#define HWIO_TCSR_MUTEX_XPU3_SESR_OFFS                                    (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00000808)
#define HWIO_TCSR_MUTEX_XPU3_SESR_RMSK                                           0xf
#define HWIO_TCSR_MUTEX_XPU3_SESR_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_SESR_ADDR, HWIO_TCSR_MUTEX_XPU3_SESR_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_SESR_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_SESR_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_SESR_OUT(v)      \
        out_dword(HWIO_TCSR_MUTEX_XPU3_SESR_ADDR,v)
#define HWIO_TCSR_MUTEX_XPU3_SESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MUTEX_XPU3_SESR_ADDR,m,v,HWIO_TCSR_MUTEX_XPU3_SESR_IN)
#define HWIO_TCSR_MUTEX_XPU3_SESR_CLMULTI_BMSK                                   0x8
#define HWIO_TCSR_MUTEX_XPU3_SESR_CLMULTI_SHFT                                   0x3
#define HWIO_TCSR_MUTEX_XPU3_SESR_CFGMULTI_BMSK                                  0x4
#define HWIO_TCSR_MUTEX_XPU3_SESR_CFGMULTI_SHFT                                  0x2
#define HWIO_TCSR_MUTEX_XPU3_SESR_CLIENT_BMSK                                    0x2
#define HWIO_TCSR_MUTEX_XPU3_SESR_CLIENT_SHFT                                    0x1
#define HWIO_TCSR_MUTEX_XPU3_SESR_CFG_BMSK                                       0x1
#define HWIO_TCSR_MUTEX_XPU3_SESR_CFG_SHFT                                       0x0

#define HWIO_TCSR_MUTEX_XPU3_SESRRESTORE_ADDR                             (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x0000080c)
#define HWIO_TCSR_MUTEX_XPU3_SESRRESTORE_OFFS                             (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x0000080c)
#define HWIO_TCSR_MUTEX_XPU3_SESRRESTORE_RMSK                                    0xf
#define HWIO_TCSR_MUTEX_XPU3_SESRRESTORE_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_SESRRESTORE_ADDR, HWIO_TCSR_MUTEX_XPU3_SESRRESTORE_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_SESRRESTORE_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_SESRRESTORE_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_SESRRESTORE_OUT(v)      \
        out_dword(HWIO_TCSR_MUTEX_XPU3_SESRRESTORE_ADDR,v)
#define HWIO_TCSR_MUTEX_XPU3_SESRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MUTEX_XPU3_SESRRESTORE_ADDR,m,v,HWIO_TCSR_MUTEX_XPU3_SESRRESTORE_IN)
#define HWIO_TCSR_MUTEX_XPU3_SESRRESTORE_CLMULTI_BMSK                            0x8
#define HWIO_TCSR_MUTEX_XPU3_SESRRESTORE_CLMULTI_SHFT                            0x3
#define HWIO_TCSR_MUTEX_XPU3_SESRRESTORE_CFGMULTI_BMSK                           0x4
#define HWIO_TCSR_MUTEX_XPU3_SESRRESTORE_CFGMULTI_SHFT                           0x2
#define HWIO_TCSR_MUTEX_XPU3_SESRRESTORE_CLIENT_BMSK                             0x2
#define HWIO_TCSR_MUTEX_XPU3_SESRRESTORE_CLIENT_SHFT                             0x1
#define HWIO_TCSR_MUTEX_XPU3_SESRRESTORE_CFG_BMSK                                0x1
#define HWIO_TCSR_MUTEX_XPU3_SESRRESTORE_CFG_SHFT                                0x0

#define HWIO_TCSR_MUTEX_XPU3_SESYNR0_ADDR                                 (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00000810)
#define HWIO_TCSR_MUTEX_XPU3_SESYNR0_OFFS                                 (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00000810)
#define HWIO_TCSR_MUTEX_XPU3_SESYNR0_RMSK                                 0x67ffff0f
#define HWIO_TCSR_MUTEX_XPU3_SESYNR0_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_SESYNR0_ADDR, HWIO_TCSR_MUTEX_XPU3_SESYNR0_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_SESYNR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_SESYNR0_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_SESYNR0_AC_BMSK                              0x40000000
#define HWIO_TCSR_MUTEX_XPU3_SESYNR0_AC_SHFT                                    0x1e
#define HWIO_TCSR_MUTEX_XPU3_SESYNR0_BURSTLEN_BMSK                        0x20000000
#define HWIO_TCSR_MUTEX_XPU3_SESYNR0_BURSTLEN_SHFT                              0x1d
#define HWIO_TCSR_MUTEX_XPU3_SESYNR0_ASIZE_BMSK                            0x7000000
#define HWIO_TCSR_MUTEX_XPU3_SESYNR0_ASIZE_SHFT                                 0x18
#define HWIO_TCSR_MUTEX_XPU3_SESYNR0_ALEN_BMSK                              0xff0000
#define HWIO_TCSR_MUTEX_XPU3_SESYNR0_ALEN_SHFT                                  0x10
#define HWIO_TCSR_MUTEX_XPU3_SESYNR0_QAD_BMSK                                 0xff00
#define HWIO_TCSR_MUTEX_XPU3_SESYNR0_QAD_SHFT                                    0x8
#define HWIO_TCSR_MUTEX_XPU3_SESYNR0_XPRIV_BMSK                                  0x8
#define HWIO_TCSR_MUTEX_XPU3_SESYNR0_XPRIV_SHFT                                  0x3
#define HWIO_TCSR_MUTEX_XPU3_SESYNR0_XINST_BMSK                                  0x4
#define HWIO_TCSR_MUTEX_XPU3_SESYNR0_XINST_SHFT                                  0x2
#define HWIO_TCSR_MUTEX_XPU3_SESYNR0_AWRITE_BMSK                                 0x2
#define HWIO_TCSR_MUTEX_XPU3_SESYNR0_AWRITE_SHFT                                 0x1
#define HWIO_TCSR_MUTEX_XPU3_SESYNR0_XPROTNS_BMSK                                0x1
#define HWIO_TCSR_MUTEX_XPU3_SESYNR0_XPROTNS_SHFT                                0x0

#define HWIO_TCSR_MUTEX_XPU3_SESYNR1_ADDR                                 (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00000814)
#define HWIO_TCSR_MUTEX_XPU3_SESYNR1_OFFS                                 (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00000814)
#define HWIO_TCSR_MUTEX_XPU3_SESYNR1_RMSK                                 0xffffffff
#define HWIO_TCSR_MUTEX_XPU3_SESYNR1_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_SESYNR1_ADDR, HWIO_TCSR_MUTEX_XPU3_SESYNR1_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_SESYNR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_SESYNR1_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_SESYNR1_TID_BMSK                             0xff000000
#define HWIO_TCSR_MUTEX_XPU3_SESYNR1_TID_SHFT                                   0x18
#define HWIO_TCSR_MUTEX_XPU3_SESYNR1_VMID_BMSK                              0xff0000
#define HWIO_TCSR_MUTEX_XPU3_SESYNR1_VMID_SHFT                                  0x10
#define HWIO_TCSR_MUTEX_XPU3_SESYNR1_BID_BMSK                                 0xe000
#define HWIO_TCSR_MUTEX_XPU3_SESYNR1_BID_SHFT                                    0xd
#define HWIO_TCSR_MUTEX_XPU3_SESYNR1_PID_BMSK                                 0x1f00
#define HWIO_TCSR_MUTEX_XPU3_SESYNR1_PID_SHFT                                    0x8
#define HWIO_TCSR_MUTEX_XPU3_SESYNR1_MID_BMSK                                   0xff
#define HWIO_TCSR_MUTEX_XPU3_SESYNR1_MID_SHFT                                    0x0

#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_ADDR                                 (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00000818)
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_OFFS                                 (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00000818)
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_RMSK                                 0xffffff87
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_SESYNR2_ADDR, HWIO_TCSR_MUTEX_XPU3_SESYNR2_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_SESYNR2_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_BAR_BMSK                             0xc0000000
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_BAR_SHFT                                   0x1e
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_BURST_BMSK                           0x20000000
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_BURST_SHFT                                 0x1d
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_CACHEABLE_BMSK                       0x10000000
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_CACHEABLE_SHFT                             0x1c
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_DEVICE_BMSK                           0x8000000
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_DEVICE_SHFT                                0x1b
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_DEVICE_TYPE_BMSK                      0x6000000
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_DEVICE_TYPE_SHFT                           0x19
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_EARLYWRRESP_BMSK                      0x1000000
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_EARLYWRRESP_SHFT                           0x18
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_ERROR_BMSK                             0x800000
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_ERROR_SHFT                                 0x17
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_EXCLUSIVE_BMSK                         0x400000
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_EXCLUSIVE_SHFT                             0x16
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_FULL_BMSK                              0x200000
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_FULL_SHFT                                  0x15
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_SHARED_BMSK                            0x100000
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_SHARED_SHFT                                0x14
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_WRITETHROUGH_BMSK                       0x80000
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_WRITETHROUGH_SHFT                          0x13
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_INNERNOALLOCATE_BMSK                    0x40000
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_INNERNOALLOCATE_SHFT                       0x12
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_INNERCACHEABLE_BMSK                     0x20000
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_INNERCACHEABLE_SHFT                        0x11
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_INNERSHARED_BMSK                        0x10000
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_INNERSHARED_SHFT                           0x10
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_INNERTRANSIENT_BMSK                      0x8000
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_INNERTRANSIENT_SHFT                         0xf
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_INNERWRITETHROUGH_BMSK                   0x4000
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_INNERWRITETHROUGH_SHFT                      0xe
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_PORTMREL_BMSK                            0x2000
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_PORTMREL_SHFT                               0xd
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_ORDEREDRD_BMSK                           0x1000
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_ORDEREDRD_SHFT                              0xc
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_ORDEREDWR_BMSK                            0x800
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_ORDEREDWR_SHFT                              0xb
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_OOORD_BMSK                                0x400
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_OOORD_SHFT                                  0xa
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_OOOWR_BMSK                                0x200
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_OOOWR_SHFT                                  0x9
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_NOALLOCATE_BMSK                           0x100
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_NOALLOCATE_SHFT                             0x8
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_TRANSIENT_BMSK                             0x80
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_TRANSIENT_SHFT                              0x7
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_MEMTYPE_BMSK                                0x7
#define HWIO_TCSR_MUTEX_XPU3_SESYNR2_MEMTYPE_SHFT                                0x0

#define HWIO_TCSR_MUTEX_XPU3_SEAR1_ADDR                                   (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00000804)
#define HWIO_TCSR_MUTEX_XPU3_SEAR1_OFFS                                   (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00000804)
#define HWIO_TCSR_MUTEX_XPU3_SEAR1_RMSK                                   0xffffffff
#define HWIO_TCSR_MUTEX_XPU3_SEAR1_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_SEAR1_ADDR, HWIO_TCSR_MUTEX_XPU3_SEAR1_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_SEAR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_SEAR1_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_SEAR1_ADDR_63_32_BMSK                        0xffffffff
#define HWIO_TCSR_MUTEX_XPU3_SEAR1_ADDR_63_32_SHFT                               0x0

#define HWIO_TCSR_MUTEX_XPU3_EAR0_ADDR                                    (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00000880)
#define HWIO_TCSR_MUTEX_XPU3_EAR0_OFFS                                    (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00000880)
#define HWIO_TCSR_MUTEX_XPU3_EAR0_RMSK                                    0xffffffff
#define HWIO_TCSR_MUTEX_XPU3_EAR0_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_EAR0_ADDR, HWIO_TCSR_MUTEX_XPU3_EAR0_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_EAR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_EAR0_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_EAR0_ADDR_31_0_BMSK                          0xffffffff
#define HWIO_TCSR_MUTEX_XPU3_EAR0_ADDR_31_0_SHFT                                 0x0

#define HWIO_TCSR_MUTEX_XPU3_ESR_ADDR                                     (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00000888)
#define HWIO_TCSR_MUTEX_XPU3_ESR_OFFS                                     (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00000888)
#define HWIO_TCSR_MUTEX_XPU3_ESR_RMSK                                            0xf
#define HWIO_TCSR_MUTEX_XPU3_ESR_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_ESR_ADDR, HWIO_TCSR_MUTEX_XPU3_ESR_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_ESR_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_ESR_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_ESR_OUT(v)      \
        out_dword(HWIO_TCSR_MUTEX_XPU3_ESR_ADDR,v)
#define HWIO_TCSR_MUTEX_XPU3_ESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MUTEX_XPU3_ESR_ADDR,m,v,HWIO_TCSR_MUTEX_XPU3_ESR_IN)
#define HWIO_TCSR_MUTEX_XPU3_ESR_CLMULTI_BMSK                                    0x8
#define HWIO_TCSR_MUTEX_XPU3_ESR_CLMULTI_SHFT                                    0x3
#define HWIO_TCSR_MUTEX_XPU3_ESR_CFGMULTI_BMSK                                   0x4
#define HWIO_TCSR_MUTEX_XPU3_ESR_CFGMULTI_SHFT                                   0x2
#define HWIO_TCSR_MUTEX_XPU3_ESR_CLIENT_BMSK                                     0x2
#define HWIO_TCSR_MUTEX_XPU3_ESR_CLIENT_SHFT                                     0x1
#define HWIO_TCSR_MUTEX_XPU3_ESR_CFG_BMSK                                        0x1
#define HWIO_TCSR_MUTEX_XPU3_ESR_CFG_SHFT                                        0x0

#define HWIO_TCSR_MUTEX_XPU3_ESRRESTORE_ADDR                              (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x0000088c)
#define HWIO_TCSR_MUTEX_XPU3_ESRRESTORE_OFFS                              (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x0000088c)
#define HWIO_TCSR_MUTEX_XPU3_ESRRESTORE_RMSK                                     0xf
#define HWIO_TCSR_MUTEX_XPU3_ESRRESTORE_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_ESRRESTORE_ADDR, HWIO_TCSR_MUTEX_XPU3_ESRRESTORE_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_ESRRESTORE_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_ESRRESTORE_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_ESRRESTORE_OUT(v)      \
        out_dword(HWIO_TCSR_MUTEX_XPU3_ESRRESTORE_ADDR,v)
#define HWIO_TCSR_MUTEX_XPU3_ESRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MUTEX_XPU3_ESRRESTORE_ADDR,m,v,HWIO_TCSR_MUTEX_XPU3_ESRRESTORE_IN)
#define HWIO_TCSR_MUTEX_XPU3_ESRRESTORE_CLMULTI_BMSK                             0x8
#define HWIO_TCSR_MUTEX_XPU3_ESRRESTORE_CLMULTI_SHFT                             0x3
#define HWIO_TCSR_MUTEX_XPU3_ESRRESTORE_CFGMULTI_BMSK                            0x4
#define HWIO_TCSR_MUTEX_XPU3_ESRRESTORE_CFGMULTI_SHFT                            0x2
#define HWIO_TCSR_MUTEX_XPU3_ESRRESTORE_CLIENT_BMSK                              0x2
#define HWIO_TCSR_MUTEX_XPU3_ESRRESTORE_CLIENT_SHFT                              0x1
#define HWIO_TCSR_MUTEX_XPU3_ESRRESTORE_CFG_BMSK                                 0x1
#define HWIO_TCSR_MUTEX_XPU3_ESRRESTORE_CFG_SHFT                                 0x0

#define HWIO_TCSR_MUTEX_XPU3_ESYNR0_ADDR                                  (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00000890)
#define HWIO_TCSR_MUTEX_XPU3_ESYNR0_OFFS                                  (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00000890)
#define HWIO_TCSR_MUTEX_XPU3_ESYNR0_RMSK                                  0x67ffff0f
#define HWIO_TCSR_MUTEX_XPU3_ESYNR0_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_ESYNR0_ADDR, HWIO_TCSR_MUTEX_XPU3_ESYNR0_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_ESYNR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_ESYNR0_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_ESYNR0_AC_BMSK                               0x40000000
#define HWIO_TCSR_MUTEX_XPU3_ESYNR0_AC_SHFT                                     0x1e
#define HWIO_TCSR_MUTEX_XPU3_ESYNR0_BURSTLEN_BMSK                         0x20000000
#define HWIO_TCSR_MUTEX_XPU3_ESYNR0_BURSTLEN_SHFT                               0x1d
#define HWIO_TCSR_MUTEX_XPU3_ESYNR0_ASIZE_BMSK                             0x7000000
#define HWIO_TCSR_MUTEX_XPU3_ESYNR0_ASIZE_SHFT                                  0x18
#define HWIO_TCSR_MUTEX_XPU3_ESYNR0_ALEN_BMSK                               0xff0000
#define HWIO_TCSR_MUTEX_XPU3_ESYNR0_ALEN_SHFT                                   0x10
#define HWIO_TCSR_MUTEX_XPU3_ESYNR0_QAD_BMSK                                  0xff00
#define HWIO_TCSR_MUTEX_XPU3_ESYNR0_QAD_SHFT                                     0x8
#define HWIO_TCSR_MUTEX_XPU3_ESYNR0_XPRIV_BMSK                                   0x8
#define HWIO_TCSR_MUTEX_XPU3_ESYNR0_XPRIV_SHFT                                   0x3
#define HWIO_TCSR_MUTEX_XPU3_ESYNR0_XINST_BMSK                                   0x4
#define HWIO_TCSR_MUTEX_XPU3_ESYNR0_XINST_SHFT                                   0x2
#define HWIO_TCSR_MUTEX_XPU3_ESYNR0_AWRITE_BMSK                                  0x2
#define HWIO_TCSR_MUTEX_XPU3_ESYNR0_AWRITE_SHFT                                  0x1
#define HWIO_TCSR_MUTEX_XPU3_ESYNR0_XPROTNS_BMSK                                 0x1
#define HWIO_TCSR_MUTEX_XPU3_ESYNR0_XPROTNS_SHFT                                 0x0

#define HWIO_TCSR_MUTEX_XPU3_ESYNR1_ADDR                                  (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00000894)
#define HWIO_TCSR_MUTEX_XPU3_ESYNR1_OFFS                                  (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00000894)
#define HWIO_TCSR_MUTEX_XPU3_ESYNR1_RMSK                                  0xffffffff
#define HWIO_TCSR_MUTEX_XPU3_ESYNR1_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_ESYNR1_ADDR, HWIO_TCSR_MUTEX_XPU3_ESYNR1_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_ESYNR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_ESYNR1_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_ESYNR1_TID_BMSK                              0xff000000
#define HWIO_TCSR_MUTEX_XPU3_ESYNR1_TID_SHFT                                    0x18
#define HWIO_TCSR_MUTEX_XPU3_ESYNR1_VMID_BMSK                               0xff0000
#define HWIO_TCSR_MUTEX_XPU3_ESYNR1_VMID_SHFT                                   0x10
#define HWIO_TCSR_MUTEX_XPU3_ESYNR1_BID_BMSK                                  0xe000
#define HWIO_TCSR_MUTEX_XPU3_ESYNR1_BID_SHFT                                     0xd
#define HWIO_TCSR_MUTEX_XPU3_ESYNR1_PID_BMSK                                  0x1f00
#define HWIO_TCSR_MUTEX_XPU3_ESYNR1_PID_SHFT                                     0x8
#define HWIO_TCSR_MUTEX_XPU3_ESYNR1_MID_BMSK                                    0xff
#define HWIO_TCSR_MUTEX_XPU3_ESYNR1_MID_SHFT                                     0x0

#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_ADDR                                  (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00000898)
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_OFFS                                  (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00000898)
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_RMSK                                  0xffffff87
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_ESYNR2_ADDR, HWIO_TCSR_MUTEX_XPU3_ESYNR2_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_ESYNR2_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_BAR_BMSK                              0xc0000000
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_BAR_SHFT                                    0x1e
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_BURST_BMSK                            0x20000000
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_BURST_SHFT                                  0x1d
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_CACHEABLE_BMSK                        0x10000000
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_CACHEABLE_SHFT                              0x1c
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_DEVICE_BMSK                            0x8000000
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_DEVICE_SHFT                                 0x1b
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_DEVICE_TYPE_BMSK                       0x6000000
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_DEVICE_TYPE_SHFT                            0x19
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_EARLYWRRESP_BMSK                       0x1000000
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_EARLYWRRESP_SHFT                            0x18
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_ERROR_BMSK                              0x800000
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_ERROR_SHFT                                  0x17
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_EXCLUSIVE_BMSK                          0x400000
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_EXCLUSIVE_SHFT                              0x16
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_FULL_BMSK                               0x200000
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_FULL_SHFT                                   0x15
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_SHARED_BMSK                             0x100000
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_SHARED_SHFT                                 0x14
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_WRITETHROUGH_BMSK                        0x80000
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_WRITETHROUGH_SHFT                           0x13
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_INNERNOALLOCATE_BMSK                     0x40000
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_INNERNOALLOCATE_SHFT                        0x12
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_INNERCACHEABLE_BMSK                      0x20000
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_INNERCACHEABLE_SHFT                         0x11
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_INNERSHARED_BMSK                         0x10000
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_INNERSHARED_SHFT                            0x10
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_INNERTRANSIENT_BMSK                       0x8000
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_INNERTRANSIENT_SHFT                          0xf
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_INNERWRITETHROUGH_BMSK                    0x4000
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_INNERWRITETHROUGH_SHFT                       0xe
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_PORTMREL_BMSK                             0x2000
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_PORTMREL_SHFT                                0xd
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_ORDEREDRD_BMSK                            0x1000
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_ORDEREDRD_SHFT                               0xc
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_ORDEREDWR_BMSK                             0x800
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_ORDEREDWR_SHFT                               0xb
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_OOORD_BMSK                                 0x400
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_OOORD_SHFT                                   0xa
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_OOOWR_BMSK                                 0x200
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_OOOWR_SHFT                                   0x9
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_NOALLOCATE_BMSK                            0x100
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_NOALLOCATE_SHFT                              0x8
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_TRANSIENT_BMSK                              0x80
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_TRANSIENT_SHFT                               0x7
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_MEMTYPE_BMSK                                 0x7
#define HWIO_TCSR_MUTEX_XPU3_ESYNR2_MEMTYPE_SHFT                                 0x0

#define HWIO_TCSR_MUTEX_XPU3_EAR1_ADDR                                    (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00000884)
#define HWIO_TCSR_MUTEX_XPU3_EAR1_OFFS                                    (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00000884)
#define HWIO_TCSR_MUTEX_XPU3_EAR1_RMSK                                    0xffffffff
#define HWIO_TCSR_MUTEX_XPU3_EAR1_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_EAR1_ADDR, HWIO_TCSR_MUTEX_XPU3_EAR1_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_EAR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_EAR1_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_EAR1_ADDR_63_32_BMSK                         0xffffffff
#define HWIO_TCSR_MUTEX_XPU3_EAR1_ADDR_63_32_SHFT                                0x0

#define HWIO_TCSR_MUTEX_XPU3_QAD0_EAR0_ADDR                               (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00000880)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_EAR0_OFFS                               (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00000880)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_EAR0_RMSK                               0xffffffff
#define HWIO_TCSR_MUTEX_XPU3_QAD0_EAR0_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD0_EAR0_ADDR, HWIO_TCSR_MUTEX_XPU3_QAD0_EAR0_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_EAR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD0_EAR0_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_EAR0_ADDR_31_0_BMSK                     0xffffffff
#define HWIO_TCSR_MUTEX_XPU3_QAD0_EAR0_ADDR_31_0_SHFT                            0x0

#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESR_ADDR                                (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00000888)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESR_OFFS                                (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00000888)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESR_RMSK                                       0xf
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESR_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD0_ESR_ADDR, HWIO_TCSR_MUTEX_XPU3_QAD0_ESR_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESR_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD0_ESR_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESR_OUT(v)      \
        out_dword(HWIO_TCSR_MUTEX_XPU3_QAD0_ESR_ADDR,v)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MUTEX_XPU3_QAD0_ESR_ADDR,m,v,HWIO_TCSR_MUTEX_XPU3_QAD0_ESR_IN)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESR_CLMULTI_BMSK                               0x8
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESR_CLMULTI_SHFT                               0x3
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESR_CFGMULTI_BMSK                              0x4
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESR_CFGMULTI_SHFT                              0x2
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESR_CLIENT_BMSK                                0x2
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESR_CLIENT_SHFT                                0x1
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESR_CFG_BMSK                                   0x1
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESR_CFG_SHFT                                   0x0

#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESRRESTORE_ADDR                         (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x0000088c)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESRRESTORE_OFFS                         (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x0000088c)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESRRESTORE_RMSK                                0xf
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESRRESTORE_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD0_ESRRESTORE_ADDR, HWIO_TCSR_MUTEX_XPU3_QAD0_ESRRESTORE_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESRRESTORE_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD0_ESRRESTORE_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESRRESTORE_OUT(v)      \
        out_dword(HWIO_TCSR_MUTEX_XPU3_QAD0_ESRRESTORE_ADDR,v)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MUTEX_XPU3_QAD0_ESRRESTORE_ADDR,m,v,HWIO_TCSR_MUTEX_XPU3_QAD0_ESRRESTORE_IN)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESRRESTORE_CLMULTI_BMSK                        0x8
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESRRESTORE_CLMULTI_SHFT                        0x3
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESRRESTORE_CFGMULTI_BMSK                       0x4
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESRRESTORE_CFGMULTI_SHFT                       0x2
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESRRESTORE_CLIENT_BMSK                         0x2
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESRRESTORE_CLIENT_SHFT                         0x1
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESRRESTORE_CFG_BMSK                            0x1
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESRRESTORE_CFG_SHFT                            0x0

#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR0_ADDR                             (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00000890)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR0_OFFS                             (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00000890)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR0_RMSK                             0x67ffff0f
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR0_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR0_ADDR, HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR0_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR0_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR0_AC_BMSK                          0x40000000
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR0_AC_SHFT                                0x1e
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR0_BURSTLEN_BMSK                    0x20000000
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR0_BURSTLEN_SHFT                          0x1d
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR0_ASIZE_BMSK                        0x7000000
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR0_ASIZE_SHFT                             0x18
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR0_ALEN_BMSK                          0xff0000
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR0_ALEN_SHFT                              0x10
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR0_QAD_BMSK                             0xff00
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR0_QAD_SHFT                                0x8
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR0_XPRIV_BMSK                              0x8
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR0_XPRIV_SHFT                              0x3
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR0_XINST_BMSK                              0x4
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR0_XINST_SHFT                              0x2
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR0_AWRITE_BMSK                             0x2
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR0_AWRITE_SHFT                             0x1
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR0_XPROTNS_BMSK                            0x1
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR0_XPROTNS_SHFT                            0x0

#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR1_ADDR                             (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00000894)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR1_OFFS                             (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00000894)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR1_RMSK                             0xffffffff
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR1_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR1_ADDR, HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR1_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR1_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR1_TID_BMSK                         0xff000000
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR1_TID_SHFT                               0x18
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR1_VMID_BMSK                          0xff0000
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR1_VMID_SHFT                              0x10
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR1_BID_BMSK                             0xe000
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR1_BID_SHFT                                0xd
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR1_PID_BMSK                             0x1f00
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR1_PID_SHFT                                0x8
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR1_MID_BMSK                               0xff
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR1_MID_SHFT                                0x0

#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_ADDR                             (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00000898)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_OFFS                             (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00000898)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_RMSK                             0xffffff87
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_ADDR, HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_BAR_BMSK                         0xc0000000
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_BAR_SHFT                               0x1e
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_BURST_BMSK                       0x20000000
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_BURST_SHFT                             0x1d
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_CACHEABLE_BMSK                   0x10000000
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_CACHEABLE_SHFT                         0x1c
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_DEVICE_BMSK                       0x8000000
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_DEVICE_SHFT                            0x1b
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_DEVICE_TYPE_BMSK                  0x6000000
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_DEVICE_TYPE_SHFT                       0x19
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_EARLYWRRESP_BMSK                  0x1000000
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_EARLYWRRESP_SHFT                       0x18
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_ERROR_BMSK                         0x800000
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_ERROR_SHFT                             0x17
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_EXCLUSIVE_BMSK                     0x400000
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_EXCLUSIVE_SHFT                         0x16
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_FULL_BMSK                          0x200000
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_FULL_SHFT                              0x15
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_SHARED_BMSK                        0x100000
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_SHARED_SHFT                            0x14
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_WRITETHROUGH_BMSK                   0x80000
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_WRITETHROUGH_SHFT                      0x13
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_INNERNOALLOCATE_BMSK                0x40000
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_INNERNOALLOCATE_SHFT                   0x12
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_INNERCACHEABLE_BMSK                 0x20000
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_INNERCACHEABLE_SHFT                    0x11
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_INNERSHARED_BMSK                    0x10000
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_INNERSHARED_SHFT                       0x10
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_INNERTRANSIENT_BMSK                  0x8000
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_INNERTRANSIENT_SHFT                     0xf
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_INNERWRITETHROUGH_BMSK               0x4000
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_INNERWRITETHROUGH_SHFT                  0xe
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_PORTMREL_BMSK                        0x2000
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_PORTMREL_SHFT                           0xd
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_ORDEREDRD_BMSK                       0x1000
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_ORDEREDRD_SHFT                          0xc
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_ORDEREDWR_BMSK                        0x800
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_ORDEREDWR_SHFT                          0xb
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_OOORD_BMSK                            0x400
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_OOORD_SHFT                              0xa
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_OOOWR_BMSK                            0x200
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_OOOWR_SHFT                              0x9
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_NOALLOCATE_BMSK                       0x100
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_NOALLOCATE_SHFT                         0x8
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_TRANSIENT_BMSK                         0x80
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_TRANSIENT_SHFT                          0x7
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_MEMTYPE_BMSK                            0x7
#define HWIO_TCSR_MUTEX_XPU3_QAD0_ESYNR2_MEMTYPE_SHFT                            0x0

#define HWIO_TCSR_MUTEX_XPU3_QAD0_EAR1_ADDR                               (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00000884)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_EAR1_OFFS                               (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00000884)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_EAR1_RMSK                               0xffffffff
#define HWIO_TCSR_MUTEX_XPU3_QAD0_EAR1_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD0_EAR1_ADDR, HWIO_TCSR_MUTEX_XPU3_QAD0_EAR1_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_EAR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD0_EAR1_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_QAD0_EAR1_ADDR_63_32_BMSK                    0xffffffff
#define HWIO_TCSR_MUTEX_XPU3_QAD0_EAR1_ADDR_63_32_SHFT                           0x0

#define HWIO_TCSR_MUTEX_XPU3_QAD1_EAR0_ADDR                               (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00000880)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_EAR0_OFFS                               (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00000880)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_EAR0_RMSK                               0xffffffff
#define HWIO_TCSR_MUTEX_XPU3_QAD1_EAR0_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD1_EAR0_ADDR, HWIO_TCSR_MUTEX_XPU3_QAD1_EAR0_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_EAR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD1_EAR0_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_EAR0_ADDR_31_0_BMSK                     0xffffffff
#define HWIO_TCSR_MUTEX_XPU3_QAD1_EAR0_ADDR_31_0_SHFT                            0x0

#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESR_ADDR                                (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00000888)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESR_OFFS                                (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00000888)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESR_RMSK                                       0xf
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESR_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD1_ESR_ADDR, HWIO_TCSR_MUTEX_XPU3_QAD1_ESR_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESR_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD1_ESR_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESR_OUT(v)      \
        out_dword(HWIO_TCSR_MUTEX_XPU3_QAD1_ESR_ADDR,v)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MUTEX_XPU3_QAD1_ESR_ADDR,m,v,HWIO_TCSR_MUTEX_XPU3_QAD1_ESR_IN)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESR_CLMULTI_BMSK                               0x8
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESR_CLMULTI_SHFT                               0x3
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESR_CFGMULTI_BMSK                              0x4
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESR_CFGMULTI_SHFT                              0x2
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESR_CLIENT_BMSK                                0x2
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESR_CLIENT_SHFT                                0x1
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESR_CFG_BMSK                                   0x1
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESR_CFG_SHFT                                   0x0

#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESRRESTORE_ADDR                         (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x0000088c)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESRRESTORE_OFFS                         (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x0000088c)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESRRESTORE_RMSK                                0xf
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESRRESTORE_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD1_ESRRESTORE_ADDR, HWIO_TCSR_MUTEX_XPU3_QAD1_ESRRESTORE_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESRRESTORE_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD1_ESRRESTORE_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESRRESTORE_OUT(v)      \
        out_dword(HWIO_TCSR_MUTEX_XPU3_QAD1_ESRRESTORE_ADDR,v)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MUTEX_XPU3_QAD1_ESRRESTORE_ADDR,m,v,HWIO_TCSR_MUTEX_XPU3_QAD1_ESRRESTORE_IN)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESRRESTORE_CLMULTI_BMSK                        0x8
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESRRESTORE_CLMULTI_SHFT                        0x3
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESRRESTORE_CFGMULTI_BMSK                       0x4
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESRRESTORE_CFGMULTI_SHFT                       0x2
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESRRESTORE_CLIENT_BMSK                         0x2
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESRRESTORE_CLIENT_SHFT                         0x1
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESRRESTORE_CFG_BMSK                            0x1
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESRRESTORE_CFG_SHFT                            0x0

#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR0_ADDR                             (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00000890)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR0_OFFS                             (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00000890)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR0_RMSK                             0x67ffff0f
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR0_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR0_ADDR, HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR0_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR0_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR0_AC_BMSK                          0x40000000
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR0_AC_SHFT                                0x1e
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR0_BURSTLEN_BMSK                    0x20000000
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR0_BURSTLEN_SHFT                          0x1d
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR0_ASIZE_BMSK                        0x7000000
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR0_ASIZE_SHFT                             0x18
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR0_ALEN_BMSK                          0xff0000
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR0_ALEN_SHFT                              0x10
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR0_QAD_BMSK                             0xff00
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR0_QAD_SHFT                                0x8
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR0_XPRIV_BMSK                              0x8
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR0_XPRIV_SHFT                              0x3
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR0_XINST_BMSK                              0x4
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR0_XINST_SHFT                              0x2
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR0_AWRITE_BMSK                             0x2
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR0_AWRITE_SHFT                             0x1
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR0_XPROTNS_BMSK                            0x1
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR0_XPROTNS_SHFT                            0x0

#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR1_ADDR                             (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00000894)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR1_OFFS                             (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00000894)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR1_RMSK                             0xffffffff
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR1_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR1_ADDR, HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR1_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR1_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR1_TID_BMSK                         0xff000000
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR1_TID_SHFT                               0x18
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR1_VMID_BMSK                          0xff0000
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR1_VMID_SHFT                              0x10
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR1_BID_BMSK                             0xe000
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR1_BID_SHFT                                0xd
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR1_PID_BMSK                             0x1f00
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR1_PID_SHFT                                0x8
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR1_MID_BMSK                               0xff
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR1_MID_SHFT                                0x0

#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_ADDR                             (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00000898)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_OFFS                             (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00000898)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_RMSK                             0xffffff87
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_ADDR, HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_BAR_BMSK                         0xc0000000
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_BAR_SHFT                               0x1e
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_BURST_BMSK                       0x20000000
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_BURST_SHFT                             0x1d
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_CACHEABLE_BMSK                   0x10000000
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_CACHEABLE_SHFT                         0x1c
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_DEVICE_BMSK                       0x8000000
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_DEVICE_SHFT                            0x1b
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_DEVICE_TYPE_BMSK                  0x6000000
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_DEVICE_TYPE_SHFT                       0x19
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_EARLYWRRESP_BMSK                  0x1000000
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_EARLYWRRESP_SHFT                       0x18
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_ERROR_BMSK                         0x800000
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_ERROR_SHFT                             0x17
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_EXCLUSIVE_BMSK                     0x400000
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_EXCLUSIVE_SHFT                         0x16
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_FULL_BMSK                          0x200000
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_FULL_SHFT                              0x15
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_SHARED_BMSK                        0x100000
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_SHARED_SHFT                            0x14
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_WRITETHROUGH_BMSK                   0x80000
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_WRITETHROUGH_SHFT                      0x13
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_INNERNOALLOCATE_BMSK                0x40000
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_INNERNOALLOCATE_SHFT                   0x12
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_INNERCACHEABLE_BMSK                 0x20000
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_INNERCACHEABLE_SHFT                    0x11
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_INNERSHARED_BMSK                    0x10000
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_INNERSHARED_SHFT                       0x10
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_INNERTRANSIENT_BMSK                  0x8000
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_INNERTRANSIENT_SHFT                     0xf
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_INNERWRITETHROUGH_BMSK               0x4000
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_INNERWRITETHROUGH_SHFT                  0xe
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_PORTMREL_BMSK                        0x2000
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_PORTMREL_SHFT                           0xd
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_ORDEREDRD_BMSK                       0x1000
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_ORDEREDRD_SHFT                          0xc
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_ORDEREDWR_BMSK                        0x800
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_ORDEREDWR_SHFT                          0xb
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_OOORD_BMSK                            0x400
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_OOORD_SHFT                              0xa
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_OOOWR_BMSK                            0x200
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_OOOWR_SHFT                              0x9
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_NOALLOCATE_BMSK                       0x100
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_NOALLOCATE_SHFT                         0x8
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_TRANSIENT_BMSK                         0x80
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_TRANSIENT_SHFT                          0x7
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_MEMTYPE_BMSK                            0x7
#define HWIO_TCSR_MUTEX_XPU3_QAD1_ESYNR2_MEMTYPE_SHFT                            0x0

#define HWIO_TCSR_MUTEX_XPU3_QAD1_EAR1_ADDR                               (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00000884)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_EAR1_OFFS                               (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00000884)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_EAR1_RMSK                               0xffffffff
#define HWIO_TCSR_MUTEX_XPU3_QAD1_EAR1_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD1_EAR1_ADDR, HWIO_TCSR_MUTEX_XPU3_QAD1_EAR1_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_EAR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_QAD1_EAR1_ADDR, m)
#define HWIO_TCSR_MUTEX_XPU3_QAD1_EAR1_ADDR_63_32_BMSK                    0xffffffff
#define HWIO_TCSR_MUTEX_XPU3_QAD1_EAR1_ADDR_63_32_SHFT                           0x0

#define HWIO_TCSR_MUTEX_XPU3_RGN_OWNERSTATUSr_ADDR(r)                     (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00000900 + 0x4 * (r))
#define HWIO_TCSR_MUTEX_XPU3_RGN_OWNERSTATUSr_OFFS(r)                     (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00000900 + 0x4 * (r))
#define HWIO_TCSR_MUTEX_XPU3_RGN_OWNERSTATUSr_RMSK                        0xffffffff
#define HWIO_TCSR_MUTEX_XPU3_RGN_OWNERSTATUSr_MAXr                                 0
#define HWIO_TCSR_MUTEX_XPU3_RGN_OWNERSTATUSr_INI(r)        \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_RGN_OWNERSTATUSr_ADDR(r), HWIO_TCSR_MUTEX_XPU3_RGN_OWNERSTATUSr_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_RGN_OWNERSTATUSr_INMI(r,mask)    \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_RGN_OWNERSTATUSr_ADDR(r), mask)
#define HWIO_TCSR_MUTEX_XPU3_RGN_OWNERSTATUSr_RGOWNERSTATUS_BMSK          0xffffffff
#define HWIO_TCSR_MUTEX_XPU3_RGN_OWNERSTATUSr_RGOWNERSTATUS_SHFT                 0x0

#define HWIO_TCSR_MUTEX_XPU3_RGN_OWNERSTATUSs_ADDR(s)                     (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00000900 + 0x4 * (s))
#define HWIO_TCSR_MUTEX_XPU3_RGN_OWNERSTATUSs_OFFS(s)                     (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00000900 + 0x4 * (s))
#define HWIO_TCSR_MUTEX_XPU3_RGN_OWNERSTATUSs_RMSK                        0xffffffff
#define HWIO_TCSR_MUTEX_XPU3_RGN_OWNERSTATUSs_MAXs                                 1
#define HWIO_TCSR_MUTEX_XPU3_RGN_OWNERSTATUSs_INI(s)        \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_RGN_OWNERSTATUSs_ADDR(s), HWIO_TCSR_MUTEX_XPU3_RGN_OWNERSTATUSs_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_RGN_OWNERSTATUSs_INMI(s,mask)    \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_RGN_OWNERSTATUSs_ADDR(s), mask)
#define HWIO_TCSR_MUTEX_XPU3_RGN_OWNERSTATUSs_RGOWNERSTATUS_BMSK          0xffffffff
#define HWIO_TCSR_MUTEX_XPU3_RGN_OWNERSTATUSs_RGOWNERSTATUS_SHFT                 0x0

#define HWIO_TCSR_MUTEX_XPU3_RGn_GCR0_ADDR(n)                             (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00001000 + 0x80 * (n))
#define HWIO_TCSR_MUTEX_XPU3_RGn_GCR0_OFFS(n)                             (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00001000 + 0x80 * (n))
#define HWIO_TCSR_MUTEX_XPU3_RGn_GCR0_RMSK                                     0x107
#define HWIO_TCSR_MUTEX_XPU3_RGn_GCR0_MAXn                                        63
#define HWIO_TCSR_MUTEX_XPU3_RGn_GCR0_INI(n)        \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_RGn_GCR0_ADDR(n), HWIO_TCSR_MUTEX_XPU3_RGn_GCR0_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_RGn_GCR0_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_RGn_GCR0_ADDR(n), mask)
#define HWIO_TCSR_MUTEX_XPU3_RGn_GCR0_OUTI(n,val)    \
        out_dword(HWIO_TCSR_MUTEX_XPU3_RGn_GCR0_ADDR(n),val)
#define HWIO_TCSR_MUTEX_XPU3_RGn_GCR0_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_MUTEX_XPU3_RGn_GCR0_ADDR(n),mask,val,HWIO_TCSR_MUTEX_XPU3_RGn_GCR0_INI(n))
#define HWIO_TCSR_MUTEX_XPU3_RGn_GCR0_RG_SEC_APPS_BMSK                         0x100
#define HWIO_TCSR_MUTEX_XPU3_RGn_GCR0_RG_SEC_APPS_SHFT                           0x8
#define HWIO_TCSR_MUTEX_XPU3_RGn_GCR0_RG_OWNER_BMSK                              0x7
#define HWIO_TCSR_MUTEX_XPU3_RGn_GCR0_RG_OWNER_SHFT                              0x0

#define HWIO_TCSR_MUTEX_XPU3_RGn_CR0_ADDR(n)                              (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00001010 + 0x80 * (n))
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR0_OFFS(n)                              (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00001010 + 0x80 * (n))
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR0_RMSK                                        0x1
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR0_MAXn                                         63
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR0_INI(n)        \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_RGn_CR0_ADDR(n), HWIO_TCSR_MUTEX_XPU3_RGn_CR0_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR0_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_RGn_CR0_ADDR(n), mask)
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR0_OUTI(n,val)    \
        out_dword(HWIO_TCSR_MUTEX_XPU3_RGn_CR0_ADDR(n),val)
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR0_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_MUTEX_XPU3_RGn_CR0_ADDR(n),mask,val,HWIO_TCSR_MUTEX_XPU3_RGn_CR0_INI(n))
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR0_RGSCLRDEN_APPS_BMSK                         0x1
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR0_RGSCLRDEN_APPS_SHFT                         0x0

#define HWIO_TCSR_MUTEX_XPU3_RGn_CR1_ADDR(n)                              (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00001014 + 0x80 * (n))
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR1_OFFS(n)                              (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00001014 + 0x80 * (n))
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR1_RMSK                                        0x7
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR1_MAXn                                         63
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR1_INI(n)        \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_RGn_CR1_ADDR(n), HWIO_TCSR_MUTEX_XPU3_RGn_CR1_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR1_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_RGn_CR1_ADDR(n), mask)
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR1_OUTI(n,val)    \
        out_dword(HWIO_TCSR_MUTEX_XPU3_RGn_CR1_ADDR(n),val)
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR1_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_MUTEX_XPU3_RGn_CR1_ADDR(n),mask,val,HWIO_TCSR_MUTEX_XPU3_RGn_CR1_INI(n))
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR1_RGCLRDEN_BMSK                               0x7
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR1_RGCLRDEN_SHFT                               0x0

#define HWIO_TCSR_MUTEX_XPU3_RGn_CR2_ADDR(n)                              (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x00001018 + 0x80 * (n))
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR2_OFFS(n)                              (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x00001018 + 0x80 * (n))
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR2_RMSK                                        0x1
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR2_MAXn                                         63
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR2_INI(n)        \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_RGn_CR2_ADDR(n), HWIO_TCSR_MUTEX_XPU3_RGn_CR2_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR2_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_RGn_CR2_ADDR(n), mask)
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR2_OUTI(n,val)    \
        out_dword(HWIO_TCSR_MUTEX_XPU3_RGn_CR2_ADDR(n),val)
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR2_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_MUTEX_XPU3_RGn_CR2_ADDR(n),mask,val,HWIO_TCSR_MUTEX_XPU3_RGn_CR2_INI(n))
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR2_RGSCLWREN_APPS_BMSK                         0x1
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR2_RGSCLWREN_APPS_SHFT                         0x0

#define HWIO_TCSR_MUTEX_XPU3_RGn_CR3_ADDR(n)                              (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE      + 0x0000101c + 0x80 * (n))
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR3_OFFS(n)                              (TCSR_MUTEX_RPU32Q2N7S1V0_64_CL36L12_REG_BASE_OFFS + 0x0000101c + 0x80 * (n))
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR3_RMSK                                        0x7
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR3_MAXn                                         63
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR3_INI(n)        \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_RGn_CR3_ADDR(n), HWIO_TCSR_MUTEX_XPU3_RGn_CR3_RMSK)
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR3_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_MUTEX_XPU3_RGn_CR3_ADDR(n), mask)
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR3_OUTI(n,val)    \
        out_dword(HWIO_TCSR_MUTEX_XPU3_RGn_CR3_ADDR(n),val)
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR3_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_MUTEX_XPU3_RGn_CR3_ADDR(n),mask,val,HWIO_TCSR_MUTEX_XPU3_RGn_CR3_INI(n))
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR3_RGCLWREN_BMSK                               0x7
#define HWIO_TCSR_MUTEX_XPU3_RGn_CR3_RGCLWREN_SHFT                               0x0

/*----------------------------------------------------------------------------
 * MODULE: TCSR_TCSR_MUTEX
 *--------------------------------------------------------------------------*/

#define TCSR_TCSR_MUTEX_REG_BASE                                                          (CORE_TOP_CSR_BASE      + 0x00040000)
#define TCSR_TCSR_MUTEX_REG_BASE_OFFS                                                     0x00040000

#define HWIO_TCSR_MUTEX_REG_n_ADDR(n)                                                     (TCSR_TCSR_MUTEX_REG_BASE      + 0x00000000 + 0x1000 * (n))
#define HWIO_TCSR_MUTEX_REG_n_OFFS(n)                                                     (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00000000 + 0x1000 * (n))
#define HWIO_TCSR_MUTEX_REG_n_RMSK                                                              0xff
#define HWIO_TCSR_MUTEX_REG_n_MAXn                                                                31
#define HWIO_TCSR_MUTEX_REG_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_MUTEX_REG_n_ADDR(n), HWIO_TCSR_MUTEX_REG_n_RMSK)
#define HWIO_TCSR_MUTEX_REG_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_MUTEX_REG_n_ADDR(n), mask)
#define HWIO_TCSR_MUTEX_REG_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_MUTEX_REG_n_ADDR(n),val)
#define HWIO_TCSR_MUTEX_REG_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_MUTEX_REG_n_ADDR(n),mask,val,HWIO_TCSR_MUTEX_REG_n_INI(n))
#define HWIO_TCSR_MUTEX_REG_n_MUTEX_BMSK                                                        0xff
#define HWIO_TCSR_MUTEX_REG_n_MUTEX_SHFT                                                         0x0

#define HWIO_TCSR_CRYPTO0_HALTREQ_ADDR                                                    (TCSR_TCSR_MUTEX_REG_BASE      + 0x00020000)
#define HWIO_TCSR_CRYPTO0_HALTREQ_OFFS                                                    (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00020000)
#define HWIO_TCSR_CRYPTO0_HALTREQ_RMSK                                                           0x1
#define HWIO_TCSR_CRYPTO0_HALTREQ_IN          \
        in_dword_masked(HWIO_TCSR_CRYPTO0_HALTREQ_ADDR, HWIO_TCSR_CRYPTO0_HALTREQ_RMSK)
#define HWIO_TCSR_CRYPTO0_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_CRYPTO0_HALTREQ_ADDR, m)
#define HWIO_TCSR_CRYPTO0_HALTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_CRYPTO0_HALTREQ_ADDR,v)
#define HWIO_TCSR_CRYPTO0_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CRYPTO0_HALTREQ_ADDR,m,v,HWIO_TCSR_CRYPTO0_HALTREQ_IN)
#define HWIO_TCSR_CRYPTO0_HALTREQ_CRYPTO0_HALTREQ_BMSK                                           0x1
#define HWIO_TCSR_CRYPTO0_HALTREQ_CRYPTO0_HALTREQ_SHFT                                           0x0

#define HWIO_TCSR_CRYPTO0_HALTACK_ADDR                                                    (TCSR_TCSR_MUTEX_REG_BASE      + 0x00020004)
#define HWIO_TCSR_CRYPTO0_HALTACK_OFFS                                                    (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00020004)
#define HWIO_TCSR_CRYPTO0_HALTACK_RMSK                                                           0x1
#define HWIO_TCSR_CRYPTO0_HALTACK_IN          \
        in_dword_masked(HWIO_TCSR_CRYPTO0_HALTACK_ADDR, HWIO_TCSR_CRYPTO0_HALTACK_RMSK)
#define HWIO_TCSR_CRYPTO0_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_CRYPTO0_HALTACK_ADDR, m)
#define HWIO_TCSR_CRYPTO0_HALTACK_CRYPTO0_HALTACK_BMSK                                           0x1
#define HWIO_TCSR_CRYPTO0_HALTACK_CRYPTO0_HALTACK_SHFT                                           0x0

#define HWIO_TCSR_CRYPTO0_MASTER_IDLE_ADDR                                                (TCSR_TCSR_MUTEX_REG_BASE      + 0x00020008)
#define HWIO_TCSR_CRYPTO0_MASTER_IDLE_OFFS                                                (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00020008)
#define HWIO_TCSR_CRYPTO0_MASTER_IDLE_RMSK                                                       0x1
#define HWIO_TCSR_CRYPTO0_MASTER_IDLE_IN          \
        in_dword_masked(HWIO_TCSR_CRYPTO0_MASTER_IDLE_ADDR, HWIO_TCSR_CRYPTO0_MASTER_IDLE_RMSK)
#define HWIO_TCSR_CRYPTO0_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_CRYPTO0_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_CRYPTO0_MASTER_IDLE_CRYPTO0_MASTER_IDLE_BMSK                                   0x1
#define HWIO_TCSR_CRYPTO0_MASTER_IDLE_CRYPTO0_MASTER_IDLE_SHFT                                   0x0

#define HWIO_TCSR_LPASS_HALTREQ_ADDR                                                      (TCSR_TCSR_MUTEX_REG_BASE      + 0x00022000)
#define HWIO_TCSR_LPASS_HALTREQ_OFFS                                                      (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00022000)
#define HWIO_TCSR_LPASS_HALTREQ_RMSK                                                             0x1
#define HWIO_TCSR_LPASS_HALTREQ_IN          \
        in_dword_masked(HWIO_TCSR_LPASS_HALTREQ_ADDR, HWIO_TCSR_LPASS_HALTREQ_RMSK)
#define HWIO_TCSR_LPASS_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_LPASS_HALTREQ_ADDR, m)
#define HWIO_TCSR_LPASS_HALTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_LPASS_HALTREQ_ADDR,v)
#define HWIO_TCSR_LPASS_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LPASS_HALTREQ_ADDR,m,v,HWIO_TCSR_LPASS_HALTREQ_IN)
#define HWIO_TCSR_LPASS_HALTREQ_LPASS_HALTREQ_BMSK                                               0x1
#define HWIO_TCSR_LPASS_HALTREQ_LPASS_HALTREQ_SHFT                                               0x0

#define HWIO_TCSR_LPASS_HALTACK_ADDR                                                      (TCSR_TCSR_MUTEX_REG_BASE      + 0x00022004)
#define HWIO_TCSR_LPASS_HALTACK_OFFS                                                      (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00022004)
#define HWIO_TCSR_LPASS_HALTACK_RMSK                                                             0x1
#define HWIO_TCSR_LPASS_HALTACK_IN          \
        in_dword_masked(HWIO_TCSR_LPASS_HALTACK_ADDR, HWIO_TCSR_LPASS_HALTACK_RMSK)
#define HWIO_TCSR_LPASS_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_LPASS_HALTACK_ADDR, m)
#define HWIO_TCSR_LPASS_HALTACK_LPASS_HALTACK_BMSK                                               0x1
#define HWIO_TCSR_LPASS_HALTACK_LPASS_HALTACK_SHFT                                               0x0

#define HWIO_TCSR_LPASS_MASTER_IDLE_ADDR                                                  (TCSR_TCSR_MUTEX_REG_BASE      + 0x00022008)
#define HWIO_TCSR_LPASS_MASTER_IDLE_OFFS                                                  (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00022008)
#define HWIO_TCSR_LPASS_MASTER_IDLE_RMSK                                                         0x1
#define HWIO_TCSR_LPASS_MASTER_IDLE_IN          \
        in_dword_masked(HWIO_TCSR_LPASS_MASTER_IDLE_ADDR, HWIO_TCSR_LPASS_MASTER_IDLE_RMSK)
#define HWIO_TCSR_LPASS_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_LPASS_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_LPASS_MASTER_IDLE_LPASS_MASTER_IDLE_BMSK                                       0x1
#define HWIO_TCSR_LPASS_MASTER_IDLE_LPASS_MASTER_IDLE_SHFT                                       0x0

#define HWIO_TCSR_LPASS_PWR_ON_ADDR                                                       (TCSR_TCSR_MUTEX_REG_BASE      + 0x00022010)
#define HWIO_TCSR_LPASS_PWR_ON_OFFS                                                       (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00022010)
#define HWIO_TCSR_LPASS_PWR_ON_RMSK                                                              0x1
#define HWIO_TCSR_LPASS_PWR_ON_IN          \
        in_dword_masked(HWIO_TCSR_LPASS_PWR_ON_ADDR, HWIO_TCSR_LPASS_PWR_ON_RMSK)
#define HWIO_TCSR_LPASS_PWR_ON_INM(m)      \
        in_dword_masked(HWIO_TCSR_LPASS_PWR_ON_ADDR, m)
#define HWIO_TCSR_LPASS_PWR_ON_LPASS_PWR_ON_BMSK                                                 0x1
#define HWIO_TCSR_LPASS_PWR_ON_LPASS_PWR_ON_SHFT                                                 0x0

#define HWIO_TCSR_LPASS_REQ_PEND_ADDR                                                     (TCSR_TCSR_MUTEX_REG_BASE      + 0x00022014)
#define HWIO_TCSR_LPASS_REQ_PEND_OFFS                                                     (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00022014)
#define HWIO_TCSR_LPASS_REQ_PEND_RMSK                                                            0x1
#define HWIO_TCSR_LPASS_REQ_PEND_IN          \
        in_dword_masked(HWIO_TCSR_LPASS_REQ_PEND_ADDR, HWIO_TCSR_LPASS_REQ_PEND_RMSK)
#define HWIO_TCSR_LPASS_REQ_PEND_INM(m)      \
        in_dword_masked(HWIO_TCSR_LPASS_REQ_PEND_ADDR, m)
#define HWIO_TCSR_LPASS_REQ_PEND_LPASS_REQ_PEND_BMSK                                             0x1
#define HWIO_TCSR_LPASS_REQ_PEND_LPASS_REQ_PEND_SHFT                                             0x0

#define HWIO_TCSR_ULT_ABORTACK_ADDR                                                       (TCSR_TCSR_MUTEX_REG_BASE      + 0x00022020)
#define HWIO_TCSR_ULT_ABORTACK_OFFS                                                       (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00022020)
#define HWIO_TCSR_ULT_ABORTACK_RMSK                                                              0x1
#define HWIO_TCSR_ULT_ABORTACK_IN          \
        in_dword_masked(HWIO_TCSR_ULT_ABORTACK_ADDR, HWIO_TCSR_ULT_ABORTACK_RMSK)
#define HWIO_TCSR_ULT_ABORTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_ULT_ABORTACK_ADDR, m)
#define HWIO_TCSR_ULT_ABORTACK_ULT_ABORTACK_BMSK                                                 0x1
#define HWIO_TCSR_ULT_ABORTACK_ULT_ABORTACK_SHFT                                                 0x0

#define HWIO_TCSR_ULT_ABORTREQ_ADDR                                                       (TCSR_TCSR_MUTEX_REG_BASE      + 0x00022024)
#define HWIO_TCSR_ULT_ABORTREQ_OFFS                                                       (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00022024)
#define HWIO_TCSR_ULT_ABORTREQ_RMSK                                                              0x1
#define HWIO_TCSR_ULT_ABORTREQ_IN          \
        in_dword_masked(HWIO_TCSR_ULT_ABORTREQ_ADDR, HWIO_TCSR_ULT_ABORTREQ_RMSK)
#define HWIO_TCSR_ULT_ABORTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_ULT_ABORTREQ_ADDR, m)
#define HWIO_TCSR_ULT_ABORTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_ULT_ABORTREQ_ADDR,v)
#define HWIO_TCSR_ULT_ABORTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_ULT_ABORTREQ_ADDR,m,v,HWIO_TCSR_ULT_ABORTREQ_IN)
#define HWIO_TCSR_ULT_ABORTREQ_ULT_ABORTREQ_BMSK                                                 0x1
#define HWIO_TCSR_ULT_ABORTREQ_ULT_ABORTREQ_SHFT                                                 0x0

#define HWIO_TCSR_MSSQ6_HALTREQ_ADDR                                                      (TCSR_TCSR_MUTEX_REG_BASE      + 0x00023000)
#define HWIO_TCSR_MSSQ6_HALTREQ_OFFS                                                      (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00023000)
#define HWIO_TCSR_MSSQ6_HALTREQ_RMSK                                                             0x1
#define HWIO_TCSR_MSSQ6_HALTREQ_IN          \
        in_dword_masked(HWIO_TCSR_MSSQ6_HALTREQ_ADDR, HWIO_TCSR_MSSQ6_HALTREQ_RMSK)
#define HWIO_TCSR_MSSQ6_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSSQ6_HALTREQ_ADDR, m)
#define HWIO_TCSR_MSSQ6_HALTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_MSSQ6_HALTREQ_ADDR,v)
#define HWIO_TCSR_MSSQ6_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MSSQ6_HALTREQ_ADDR,m,v,HWIO_TCSR_MSSQ6_HALTREQ_IN)
#define HWIO_TCSR_MSSQ6_HALTREQ_MSSQ6_HALTREQ_BMSK                                               0x1
#define HWIO_TCSR_MSSQ6_HALTREQ_MSSQ6_HALTREQ_SHFT                                               0x0

#define HWIO_TCSR_MSSQ6_HALTACK_ADDR                                                      (TCSR_TCSR_MUTEX_REG_BASE      + 0x00023004)
#define HWIO_TCSR_MSSQ6_HALTACK_OFFS                                                      (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00023004)
#define HWIO_TCSR_MSSQ6_HALTACK_RMSK                                                             0x1
#define HWIO_TCSR_MSSQ6_HALTACK_IN          \
        in_dword_masked(HWIO_TCSR_MSSQ6_HALTACK_ADDR, HWIO_TCSR_MSSQ6_HALTACK_RMSK)
#define HWIO_TCSR_MSSQ6_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSSQ6_HALTACK_ADDR, m)
#define HWIO_TCSR_MSSQ6_HALTACK_MSSQ6_HALTACK_BMSK                                               0x1
#define HWIO_TCSR_MSSQ6_HALTACK_MSSQ6_HALTACK_SHFT                                               0x0

#define HWIO_TCSR_MSSQ6_MASTER_IDLE_ADDR                                                  (TCSR_TCSR_MUTEX_REG_BASE      + 0x00023008)
#define HWIO_TCSR_MSSQ6_MASTER_IDLE_OFFS                                                  (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00023008)
#define HWIO_TCSR_MSSQ6_MASTER_IDLE_RMSK                                                         0x1
#define HWIO_TCSR_MSSQ6_MASTER_IDLE_IN          \
        in_dword_masked(HWIO_TCSR_MSSQ6_MASTER_IDLE_ADDR, HWIO_TCSR_MSSQ6_MASTER_IDLE_RMSK)
#define HWIO_TCSR_MSSQ6_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSSQ6_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_MSSQ6_MASTER_IDLE_MSSQ6_MASTER_IDLE_BMSK                                       0x1
#define HWIO_TCSR_MSSQ6_MASTER_IDLE_MSSQ6_MASTER_IDLE_SHFT                                       0x0

#define HWIO_TCSR_MSSVQ6_HALTREQ_ADDR                                                     (TCSR_TCSR_MUTEX_REG_BASE      + 0x0002300c)
#define HWIO_TCSR_MSSVQ6_HALTREQ_OFFS                                                     (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x0002300c)
#define HWIO_TCSR_MSSVQ6_HALTREQ_RMSK                                                            0x1
#define HWIO_TCSR_MSSVQ6_HALTREQ_IN          \
        in_dword_masked(HWIO_TCSR_MSSVQ6_HALTREQ_ADDR, HWIO_TCSR_MSSVQ6_HALTREQ_RMSK)
#define HWIO_TCSR_MSSVQ6_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSSVQ6_HALTREQ_ADDR, m)
#define HWIO_TCSR_MSSVQ6_HALTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_MSSVQ6_HALTREQ_ADDR,v)
#define HWIO_TCSR_MSSVQ6_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MSSVQ6_HALTREQ_ADDR,m,v,HWIO_TCSR_MSSVQ6_HALTREQ_IN)
#define HWIO_TCSR_MSSVQ6_HALTREQ_MSSVQ6_HALTREQ_BMSK                                             0x1
#define HWIO_TCSR_MSSVQ6_HALTREQ_MSSVQ6_HALTREQ_SHFT                                             0x0

#define HWIO_TCSR_MSSVQ6_HALTACK_ADDR                                                     (TCSR_TCSR_MUTEX_REG_BASE      + 0x00023010)
#define HWIO_TCSR_MSSVQ6_HALTACK_OFFS                                                     (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00023010)
#define HWIO_TCSR_MSSVQ6_HALTACK_RMSK                                                            0x1
#define HWIO_TCSR_MSSVQ6_HALTACK_IN          \
        in_dword_masked(HWIO_TCSR_MSSVQ6_HALTACK_ADDR, HWIO_TCSR_MSSVQ6_HALTACK_RMSK)
#define HWIO_TCSR_MSSVQ6_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSSVQ6_HALTACK_ADDR, m)
#define HWIO_TCSR_MSSVQ6_HALTACK_MSSVQ6_HALTACK_BMSK                                             0x1
#define HWIO_TCSR_MSSVQ6_HALTACK_MSSVQ6_HALTACK_SHFT                                             0x0

#define HWIO_TCSR_MSSVQ6_MASTER_IDLE_ADDR                                                 (TCSR_TCSR_MUTEX_REG_BASE      + 0x00023014)
#define HWIO_TCSR_MSSVQ6_MASTER_IDLE_OFFS                                                 (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00023014)
#define HWIO_TCSR_MSSVQ6_MASTER_IDLE_RMSK                                                        0x1
#define HWIO_TCSR_MSSVQ6_MASTER_IDLE_IN          \
        in_dword_masked(HWIO_TCSR_MSSVQ6_MASTER_IDLE_ADDR, HWIO_TCSR_MSSVQ6_MASTER_IDLE_RMSK)
#define HWIO_TCSR_MSSVQ6_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSSVQ6_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_MSSVQ6_MASTER_IDLE_MSSVQ6_MASTER_IDLE_BMSK                                     0x1
#define HWIO_TCSR_MSSVQ6_MASTER_IDLE_MSSVQ6_MASTER_IDLE_SHFT                                     0x0

#define HWIO_TCSR_MSS_PWR_ON_ADDR                                                         (TCSR_TCSR_MUTEX_REG_BASE      + 0x00023018)
#define HWIO_TCSR_MSS_PWR_ON_OFFS                                                         (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00023018)
#define HWIO_TCSR_MSS_PWR_ON_RMSK                                                                0x1
#define HWIO_TCSR_MSS_PWR_ON_IN          \
        in_dword_masked(HWIO_TCSR_MSS_PWR_ON_ADDR, HWIO_TCSR_MSS_PWR_ON_RMSK)
#define HWIO_TCSR_MSS_PWR_ON_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_PWR_ON_ADDR, m)
#define HWIO_TCSR_MSS_PWR_ON_MSS_PWR_ON_BMSK                                                     0x1
#define HWIO_TCSR_MSS_PWR_ON_MSS_PWR_ON_SHFT                                                     0x0

#define HWIO_TCSR_MSS_REQ_PEND_ADDR                                                       (TCSR_TCSR_MUTEX_REG_BASE      + 0x0002301c)
#define HWIO_TCSR_MSS_REQ_PEND_OFFS                                                       (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x0002301c)
#define HWIO_TCSR_MSS_REQ_PEND_RMSK                                                              0x1
#define HWIO_TCSR_MSS_REQ_PEND_IN          \
        in_dword_masked(HWIO_TCSR_MSS_REQ_PEND_ADDR, HWIO_TCSR_MSS_REQ_PEND_RMSK)
#define HWIO_TCSR_MSS_REQ_PEND_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_REQ_PEND_ADDR, m)
#define HWIO_TCSR_MSS_REQ_PEND_MSS_REQ_PEND_BMSK                                                 0x1
#define HWIO_TCSR_MSS_REQ_PEND_MSS_REQ_PEND_SHFT                                                 0x0

#define HWIO_TCSR_MSS_OFFLINE_CX_QACCEPT_N_ADDR                                           (TCSR_TCSR_MUTEX_REG_BASE      + 0x00023020)
#define HWIO_TCSR_MSS_OFFLINE_CX_QACCEPT_N_OFFS                                           (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00023020)
#define HWIO_TCSR_MSS_OFFLINE_CX_QACCEPT_N_RMSK                                                  0x1
#define HWIO_TCSR_MSS_OFFLINE_CX_QACCEPT_N_IN          \
        in_dword_masked(HWIO_TCSR_MSS_OFFLINE_CX_QACCEPT_N_ADDR, HWIO_TCSR_MSS_OFFLINE_CX_QACCEPT_N_RMSK)
#define HWIO_TCSR_MSS_OFFLINE_CX_QACCEPT_N_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_OFFLINE_CX_QACCEPT_N_ADDR, m)
#define HWIO_TCSR_MSS_OFFLINE_CX_QACCEPT_N_MSS_OFFLINE_CX_QACCEPT_N_BMSK                         0x1
#define HWIO_TCSR_MSS_OFFLINE_CX_QACCEPT_N_MSS_OFFLINE_CX_QACCEPT_N_SHFT                         0x0

#define HWIO_TCSR_MSS_OFFLINE_CX_QACTIVE_ADDR                                             (TCSR_TCSR_MUTEX_REG_BASE      + 0x00023024)
#define HWIO_TCSR_MSS_OFFLINE_CX_QACTIVE_OFFS                                             (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00023024)
#define HWIO_TCSR_MSS_OFFLINE_CX_QACTIVE_RMSK                                                    0x1
#define HWIO_TCSR_MSS_OFFLINE_CX_QACTIVE_IN          \
        in_dword_masked(HWIO_TCSR_MSS_OFFLINE_CX_QACTIVE_ADDR, HWIO_TCSR_MSS_OFFLINE_CX_QACTIVE_RMSK)
#define HWIO_TCSR_MSS_OFFLINE_CX_QACTIVE_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_OFFLINE_CX_QACTIVE_ADDR, m)
#define HWIO_TCSR_MSS_OFFLINE_CX_QACTIVE_MSS_OFFLINE_CX_QACTIVE_BMSK                             0x1
#define HWIO_TCSR_MSS_OFFLINE_CX_QACTIVE_MSS_OFFLINE_CX_QACTIVE_SHFT                             0x0

#define HWIO_TCSR_MSS_OFFLINE_CX_QDENY_ADDR                                               (TCSR_TCSR_MUTEX_REG_BASE      + 0x00023028)
#define HWIO_TCSR_MSS_OFFLINE_CX_QDENY_OFFS                                               (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00023028)
#define HWIO_TCSR_MSS_OFFLINE_CX_QDENY_RMSK                                                      0x1
#define HWIO_TCSR_MSS_OFFLINE_CX_QDENY_IN          \
        in_dword_masked(HWIO_TCSR_MSS_OFFLINE_CX_QDENY_ADDR, HWIO_TCSR_MSS_OFFLINE_CX_QDENY_RMSK)
#define HWIO_TCSR_MSS_OFFLINE_CX_QDENY_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_OFFLINE_CX_QDENY_ADDR, m)
#define HWIO_TCSR_MSS_OFFLINE_CX_QDENY_MSS_OFFLINE_CX_QDENY_BMSK                                 0x1
#define HWIO_TCSR_MSS_OFFLINE_CX_QDENY_MSS_OFFLINE_CX_QDENY_SHFT                                 0x0

#define HWIO_TCSR_MSS_OFFLINE_CX_QREQ_N_ADDR                                              (TCSR_TCSR_MUTEX_REG_BASE      + 0x0002302c)
#define HWIO_TCSR_MSS_OFFLINE_CX_QREQ_N_OFFS                                              (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x0002302c)
#define HWIO_TCSR_MSS_OFFLINE_CX_QREQ_N_RMSK                                                     0x1
#define HWIO_TCSR_MSS_OFFLINE_CX_QREQ_N_IN          \
        in_dword_masked(HWIO_TCSR_MSS_OFFLINE_CX_QREQ_N_ADDR, HWIO_TCSR_MSS_OFFLINE_CX_QREQ_N_RMSK)
#define HWIO_TCSR_MSS_OFFLINE_CX_QREQ_N_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_OFFLINE_CX_QREQ_N_ADDR, m)
#define HWIO_TCSR_MSS_OFFLINE_CX_QREQ_N_OUT(v)      \
        out_dword(HWIO_TCSR_MSS_OFFLINE_CX_QREQ_N_ADDR,v)
#define HWIO_TCSR_MSS_OFFLINE_CX_QREQ_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MSS_OFFLINE_CX_QREQ_N_ADDR,m,v,HWIO_TCSR_MSS_OFFLINE_CX_QREQ_N_IN)
#define HWIO_TCSR_MSS_OFFLINE_CX_QREQ_N_MSS_OFFLINE_CX_QREQ_N_BMSK                               0x1
#define HWIO_TCSR_MSS_OFFLINE_CX_QREQ_N_MSS_OFFLINE_CX_QREQ_N_SHFT                               0x0

#define HWIO_TCSR_MSS_OFFLINE_MDM_QACCEPT_N_ADDR                                          (TCSR_TCSR_MUTEX_REG_BASE      + 0x00023030)
#define HWIO_TCSR_MSS_OFFLINE_MDM_QACCEPT_N_OFFS                                          (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00023030)
#define HWIO_TCSR_MSS_OFFLINE_MDM_QACCEPT_N_RMSK                                                 0x1
#define HWIO_TCSR_MSS_OFFLINE_MDM_QACCEPT_N_IN          \
        in_dword_masked(HWIO_TCSR_MSS_OFFLINE_MDM_QACCEPT_N_ADDR, HWIO_TCSR_MSS_OFFLINE_MDM_QACCEPT_N_RMSK)
#define HWIO_TCSR_MSS_OFFLINE_MDM_QACCEPT_N_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_OFFLINE_MDM_QACCEPT_N_ADDR, m)
#define HWIO_TCSR_MSS_OFFLINE_MDM_QACCEPT_N_MSS_OFFLINE_MDM_QACCEPT_N_BMSK                       0x1
#define HWIO_TCSR_MSS_OFFLINE_MDM_QACCEPT_N_MSS_OFFLINE_MDM_QACCEPT_N_SHFT                       0x0

#define HWIO_TCSR_MSS_OFFLINE_MDM_QACTIVE_ADDR                                            (TCSR_TCSR_MUTEX_REG_BASE      + 0x00023034)
#define HWIO_TCSR_MSS_OFFLINE_MDM_QACTIVE_OFFS                                            (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00023034)
#define HWIO_TCSR_MSS_OFFLINE_MDM_QACTIVE_RMSK                                                   0x1
#define HWIO_TCSR_MSS_OFFLINE_MDM_QACTIVE_IN          \
        in_dword_masked(HWIO_TCSR_MSS_OFFLINE_MDM_QACTIVE_ADDR, HWIO_TCSR_MSS_OFFLINE_MDM_QACTIVE_RMSK)
#define HWIO_TCSR_MSS_OFFLINE_MDM_QACTIVE_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_OFFLINE_MDM_QACTIVE_ADDR, m)
#define HWIO_TCSR_MSS_OFFLINE_MDM_QACTIVE_MSS_OFFLINE_MDM_QACTIVE_BMSK                           0x1
#define HWIO_TCSR_MSS_OFFLINE_MDM_QACTIVE_MSS_OFFLINE_MDM_QACTIVE_SHFT                           0x0

#define HWIO_TCSR_MSS_OFFLINE_MDM_QDENY_ADDR                                              (TCSR_TCSR_MUTEX_REG_BASE      + 0x00023038)
#define HWIO_TCSR_MSS_OFFLINE_MDM_QDENY_OFFS                                              (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00023038)
#define HWIO_TCSR_MSS_OFFLINE_MDM_QDENY_RMSK                                                     0x1
#define HWIO_TCSR_MSS_OFFLINE_MDM_QDENY_IN          \
        in_dword_masked(HWIO_TCSR_MSS_OFFLINE_MDM_QDENY_ADDR, HWIO_TCSR_MSS_OFFLINE_MDM_QDENY_RMSK)
#define HWIO_TCSR_MSS_OFFLINE_MDM_QDENY_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_OFFLINE_MDM_QDENY_ADDR, m)
#define HWIO_TCSR_MSS_OFFLINE_MDM_QDENY_MSS_OFFLINE_MDM_QDENY_BMSK                               0x1
#define HWIO_TCSR_MSS_OFFLINE_MDM_QDENY_MSS_OFFLINE_MDM_QDENY_SHFT                               0x0

#define HWIO_TCSR_MSS_OFFLINE_MDM_QREQ_N_ADDR                                             (TCSR_TCSR_MUTEX_REG_BASE      + 0x0002303c)
#define HWIO_TCSR_MSS_OFFLINE_MDM_QREQ_N_OFFS                                             (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x0002303c)
#define HWIO_TCSR_MSS_OFFLINE_MDM_QREQ_N_RMSK                                                    0x1
#define HWIO_TCSR_MSS_OFFLINE_MDM_QREQ_N_IN          \
        in_dword_masked(HWIO_TCSR_MSS_OFFLINE_MDM_QREQ_N_ADDR, HWIO_TCSR_MSS_OFFLINE_MDM_QREQ_N_RMSK)
#define HWIO_TCSR_MSS_OFFLINE_MDM_QREQ_N_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_OFFLINE_MDM_QREQ_N_ADDR, m)
#define HWIO_TCSR_MSS_OFFLINE_MDM_QREQ_N_OUT(v)      \
        out_dword(HWIO_TCSR_MSS_OFFLINE_MDM_QREQ_N_ADDR,v)
#define HWIO_TCSR_MSS_OFFLINE_MDM_QREQ_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MSS_OFFLINE_MDM_QREQ_N_ADDR,m,v,HWIO_TCSR_MSS_OFFLINE_MDM_QREQ_N_IN)
#define HWIO_TCSR_MSS_OFFLINE_MDM_QREQ_N_MSS_OFFLINE_MDM_QREQ_N_BMSK                             0x1
#define HWIO_TCSR_MSS_OFFLINE_MDM_QREQ_N_MSS_OFFLINE_MDM_QREQ_N_SHFT                             0x0

#define HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QACCEPT_N_ADDR                                       (TCSR_TCSR_MUTEX_REG_BASE      + 0x00023040)
#define HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QACCEPT_N_OFFS                                       (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00023040)
#define HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QACCEPT_N_RMSK                                              0x1
#define HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QACCEPT_N_IN          \
        in_dword_masked(HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QACCEPT_N_ADDR, HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QACCEPT_N_RMSK)
#define HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QACCEPT_N_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QACCEPT_N_ADDR, m)
#define HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QACCEPT_N_MSS_AXI2AXI_BRIDGE_QACCEPT_N_BMSK                 0x1
#define HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QACCEPT_N_MSS_AXI2AXI_BRIDGE_QACCEPT_N_SHFT                 0x0

#define HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QACTIVE_ADDR                                         (TCSR_TCSR_MUTEX_REG_BASE      + 0x00023044)
#define HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QACTIVE_OFFS                                         (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00023044)
#define HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QACTIVE_RMSK                                                0x1
#define HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QACTIVE_IN          \
        in_dword_masked(HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QACTIVE_ADDR, HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QACTIVE_RMSK)
#define HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QACTIVE_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QACTIVE_ADDR, m)
#define HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QACTIVE_MSS_AXI2AXI_BRIDGE_QACTIVE_BMSK                     0x1
#define HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QACTIVE_MSS_AXI2AXI_BRIDGE_QACTIVE_SHFT                     0x0

#define HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QDENY_ADDR                                           (TCSR_TCSR_MUTEX_REG_BASE      + 0x00023048)
#define HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QDENY_OFFS                                           (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00023048)
#define HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QDENY_RMSK                                                  0x1
#define HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QDENY_IN          \
        in_dword_masked(HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QDENY_ADDR, HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QDENY_RMSK)
#define HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QDENY_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QDENY_ADDR, m)
#define HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QDENY_MSS_AXI2AXI_BRIDGE_QDENY_BMSK                         0x1
#define HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QDENY_MSS_AXI2AXI_BRIDGE_QDENY_SHFT                         0x0

#define HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QREQ_N_ADDR                                          (TCSR_TCSR_MUTEX_REG_BASE      + 0x0002304c)
#define HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QREQ_N_OFFS                                          (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x0002304c)
#define HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QREQ_N_RMSK                                                 0x1
#define HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QREQ_N_IN          \
        in_dword_masked(HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QREQ_N_ADDR, HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QREQ_N_RMSK)
#define HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QREQ_N_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QREQ_N_ADDR, m)
#define HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QREQ_N_OUT(v)      \
        out_dword(HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QREQ_N_ADDR,v)
#define HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QREQ_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QREQ_N_ADDR,m,v,HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QREQ_N_IN)
#define HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QREQ_N_MSS_AXI2AXI_BRIDGE_QREQ_N_BMSK                       0x1
#define HWIO_TCSR_MSS_AXI2AXI_BRIDGE_QREQ_N_MSS_AXI2AXI_BRIDGE_QREQ_N_SHFT                       0x0

#define HWIO_TCSR_MSS_NC_HALTREQ_ADDR                                                     (TCSR_TCSR_MUTEX_REG_BASE      + 0x00024000)
#define HWIO_TCSR_MSS_NC_HALTREQ_OFFS                                                     (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00024000)
#define HWIO_TCSR_MSS_NC_HALTREQ_RMSK                                                            0x1
#define HWIO_TCSR_MSS_NC_HALTREQ_IN          \
        in_dword_masked(HWIO_TCSR_MSS_NC_HALTREQ_ADDR, HWIO_TCSR_MSS_NC_HALTREQ_RMSK)
#define HWIO_TCSR_MSS_NC_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_NC_HALTREQ_ADDR, m)
#define HWIO_TCSR_MSS_NC_HALTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_MSS_NC_HALTREQ_ADDR,v)
#define HWIO_TCSR_MSS_NC_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MSS_NC_HALTREQ_ADDR,m,v,HWIO_TCSR_MSS_NC_HALTREQ_IN)
#define HWIO_TCSR_MSS_NC_HALTREQ_MSS_NC_HALTREQ_BMSK                                             0x1
#define HWIO_TCSR_MSS_NC_HALTREQ_MSS_NC_HALTREQ_SHFT                                             0x0

#define HWIO_TCSR_MSS_NC_HALTACK_ADDR                                                     (TCSR_TCSR_MUTEX_REG_BASE      + 0x00024004)
#define HWIO_TCSR_MSS_NC_HALTACK_OFFS                                                     (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00024004)
#define HWIO_TCSR_MSS_NC_HALTACK_RMSK                                                            0x1
#define HWIO_TCSR_MSS_NC_HALTACK_IN          \
        in_dword_masked(HWIO_TCSR_MSS_NC_HALTACK_ADDR, HWIO_TCSR_MSS_NC_HALTACK_RMSK)
#define HWIO_TCSR_MSS_NC_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_NC_HALTACK_ADDR, m)
#define HWIO_TCSR_MSS_NC_HALTACK_MSS_NC_HALTACK_BMSK                                             0x1
#define HWIO_TCSR_MSS_NC_HALTACK_MSS_NC_HALTACK_SHFT                                             0x0

#define HWIO_TCSR_MSS_NC_MASTER_IDLE_ADDR                                                 (TCSR_TCSR_MUTEX_REG_BASE      + 0x00024008)
#define HWIO_TCSR_MSS_NC_MASTER_IDLE_OFFS                                                 (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00024008)
#define HWIO_TCSR_MSS_NC_MASTER_IDLE_RMSK                                                        0x1
#define HWIO_TCSR_MSS_NC_MASTER_IDLE_IN          \
        in_dword_masked(HWIO_TCSR_MSS_NC_MASTER_IDLE_ADDR, HWIO_TCSR_MSS_NC_MASTER_IDLE_RMSK)
#define HWIO_TCSR_MSS_NC_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_NC_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_MSS_NC_MASTER_IDLE_MSS_NC_MASTER_IDLE_BMSK                                     0x1
#define HWIO_TCSR_MSS_NC_MASTER_IDLE_MSS_NC_MASTER_IDLE_SHFT                                     0x0

#define HWIO_TCSR_MSS_NC_SLAVE_IDLE_ADDR                                                  (TCSR_TCSR_MUTEX_REG_BASE      + 0x0002400c)
#define HWIO_TCSR_MSS_NC_SLAVE_IDLE_OFFS                                                  (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x0002400c)
#define HWIO_TCSR_MSS_NC_SLAVE_IDLE_RMSK                                                         0x1
#define HWIO_TCSR_MSS_NC_SLAVE_IDLE_IN          \
        in_dword_masked(HWIO_TCSR_MSS_NC_SLAVE_IDLE_ADDR, HWIO_TCSR_MSS_NC_SLAVE_IDLE_RMSK)
#define HWIO_TCSR_MSS_NC_SLAVE_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_NC_SLAVE_IDLE_ADDR, m)
#define HWIO_TCSR_MSS_NC_SLAVE_IDLE_MSS_NC_SLAVE_IDLE_BMSK                                       0x1
#define HWIO_TCSR_MSS_NC_SLAVE_IDLE_MSS_NC_SLAVE_IDLE_SHFT                                       0x0

#define HWIO_TCSR_MSSCE_HALTREQ_ADDR                                                      (TCSR_TCSR_MUTEX_REG_BASE      + 0x00024010)
#define HWIO_TCSR_MSSCE_HALTREQ_OFFS                                                      (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00024010)
#define HWIO_TCSR_MSSCE_HALTREQ_RMSK                                                             0x1
#define HWIO_TCSR_MSSCE_HALTREQ_IN          \
        in_dword_masked(HWIO_TCSR_MSSCE_HALTREQ_ADDR, HWIO_TCSR_MSSCE_HALTREQ_RMSK)
#define HWIO_TCSR_MSSCE_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSSCE_HALTREQ_ADDR, m)
#define HWIO_TCSR_MSSCE_HALTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_MSSCE_HALTREQ_ADDR,v)
#define HWIO_TCSR_MSSCE_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MSSCE_HALTREQ_ADDR,m,v,HWIO_TCSR_MSSCE_HALTREQ_IN)
#define HWIO_TCSR_MSSCE_HALTREQ_MSSCE_HALTREQ_BMSK                                               0x1
#define HWIO_TCSR_MSSCE_HALTREQ_MSSCE_HALTREQ_SHFT                                               0x0

#define HWIO_TCSR_MSSCE_HALTACK_ADDR                                                      (TCSR_TCSR_MUTEX_REG_BASE      + 0x00024014)
#define HWIO_TCSR_MSSCE_HALTACK_OFFS                                                      (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00024014)
#define HWIO_TCSR_MSSCE_HALTACK_RMSK                                                             0x1
#define HWIO_TCSR_MSSCE_HALTACK_IN          \
        in_dword_masked(HWIO_TCSR_MSSCE_HALTACK_ADDR, HWIO_TCSR_MSSCE_HALTACK_RMSK)
#define HWIO_TCSR_MSSCE_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSSCE_HALTACK_ADDR, m)
#define HWIO_TCSR_MSSCE_HALTACK_MSSCE_HALTACK_BMSK                                               0x1
#define HWIO_TCSR_MSSCE_HALTACK_MSSCE_HALTACK_SHFT                                               0x0

#define HWIO_TCSR_MSSCE_MASTER_IDLE_ADDR                                                  (TCSR_TCSR_MUTEX_REG_BASE      + 0x00024018)
#define HWIO_TCSR_MSSCE_MASTER_IDLE_OFFS                                                  (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00024018)
#define HWIO_TCSR_MSSCE_MASTER_IDLE_RMSK                                                         0x1
#define HWIO_TCSR_MSSCE_MASTER_IDLE_IN          \
        in_dword_masked(HWIO_TCSR_MSSCE_MASTER_IDLE_ADDR, HWIO_TCSR_MSSCE_MASTER_IDLE_RMSK)
#define HWIO_TCSR_MSSCE_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSSCE_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_MSSCE_MASTER_IDLE_MSSCE_MASTER_IDLE_BMSK                                       0x1
#define HWIO_TCSR_MSSCE_MASTER_IDLE_MSSCE_MASTER_IDLE_SHFT                                       0x0

#define HWIO_TCSR_NAV_SNOC_HALTREQ_ADDR                                                   (TCSR_TCSR_MUTEX_REG_BASE      + 0x0002401c)
#define HWIO_TCSR_NAV_SNOC_HALTREQ_OFFS                                                   (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x0002401c)
#define HWIO_TCSR_NAV_SNOC_HALTREQ_RMSK                                                          0x1
#define HWIO_TCSR_NAV_SNOC_HALTREQ_IN          \
        in_dword_masked(HWIO_TCSR_NAV_SNOC_HALTREQ_ADDR, HWIO_TCSR_NAV_SNOC_HALTREQ_RMSK)
#define HWIO_TCSR_NAV_SNOC_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_NAV_SNOC_HALTREQ_ADDR, m)
#define HWIO_TCSR_NAV_SNOC_HALTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_NAV_SNOC_HALTREQ_ADDR,v)
#define HWIO_TCSR_NAV_SNOC_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_NAV_SNOC_HALTREQ_ADDR,m,v,HWIO_TCSR_NAV_SNOC_HALTREQ_IN)
#define HWIO_TCSR_NAV_SNOC_HALTREQ_NAV_SNOC_HALTREQ_BMSK                                         0x1
#define HWIO_TCSR_NAV_SNOC_HALTREQ_NAV_SNOC_HALTREQ_SHFT                                         0x0

#define HWIO_TCSR_NAV_SNOC_HALTACK_ADDR                                                   (TCSR_TCSR_MUTEX_REG_BASE      + 0x00024020)
#define HWIO_TCSR_NAV_SNOC_HALTACK_OFFS                                                   (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00024020)
#define HWIO_TCSR_NAV_SNOC_HALTACK_RMSK                                                          0x1
#define HWIO_TCSR_NAV_SNOC_HALTACK_IN          \
        in_dword_masked(HWIO_TCSR_NAV_SNOC_HALTACK_ADDR, HWIO_TCSR_NAV_SNOC_HALTACK_RMSK)
#define HWIO_TCSR_NAV_SNOC_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_NAV_SNOC_HALTACK_ADDR, m)
#define HWIO_TCSR_NAV_SNOC_HALTACK_NAV_SNOC_HALTACK_BMSK                                         0x1
#define HWIO_TCSR_NAV_SNOC_HALTACK_NAV_SNOC_HALTACK_SHFT                                         0x0

#define HWIO_TCSR_NAV_SNOC_MASTER_IDLE_ADDR                                               (TCSR_TCSR_MUTEX_REG_BASE      + 0x00024024)
#define HWIO_TCSR_NAV_SNOC_MASTER_IDLE_OFFS                                               (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00024024)
#define HWIO_TCSR_NAV_SNOC_MASTER_IDLE_RMSK                                                      0x1
#define HWIO_TCSR_NAV_SNOC_MASTER_IDLE_IN          \
        in_dword_masked(HWIO_TCSR_NAV_SNOC_MASTER_IDLE_ADDR, HWIO_TCSR_NAV_SNOC_MASTER_IDLE_RMSK)
#define HWIO_TCSR_NAV_SNOC_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_NAV_SNOC_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_NAV_SNOC_MASTER_IDLE_NAV_SNOC_MASTER_IDLE_BMSK                                 0x1
#define HWIO_TCSR_NAV_SNOC_MASTER_IDLE_NAV_SNOC_MASTER_IDLE_SHFT                                 0x0

#define HWIO_TCSR_MSS_MODEM_HALTREQ_ADDR                                                  (TCSR_TCSR_MUTEX_REG_BASE      + 0x00025000)
#define HWIO_TCSR_MSS_MODEM_HALTREQ_OFFS                                                  (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00025000)
#define HWIO_TCSR_MSS_MODEM_HALTREQ_RMSK                                                         0x1
#define HWIO_TCSR_MSS_MODEM_HALTREQ_IN          \
        in_dword_masked(HWIO_TCSR_MSS_MODEM_HALTREQ_ADDR, HWIO_TCSR_MSS_MODEM_HALTREQ_RMSK)
#define HWIO_TCSR_MSS_MODEM_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_MODEM_HALTREQ_ADDR, m)
#define HWIO_TCSR_MSS_MODEM_HALTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_MSS_MODEM_HALTREQ_ADDR,v)
#define HWIO_TCSR_MSS_MODEM_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MSS_MODEM_HALTREQ_ADDR,m,v,HWIO_TCSR_MSS_MODEM_HALTREQ_IN)
#define HWIO_TCSR_MSS_MODEM_HALTREQ_MSS_MODEM_HALTREQ_BMSK                                       0x1
#define HWIO_TCSR_MSS_MODEM_HALTREQ_MSS_MODEM_HALTREQ_SHFT                                       0x0

#define HWIO_TCSR_MSS_MODEM_HALTACK_ADDR                                                  (TCSR_TCSR_MUTEX_REG_BASE      + 0x00025004)
#define HWIO_TCSR_MSS_MODEM_HALTACK_OFFS                                                  (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00025004)
#define HWIO_TCSR_MSS_MODEM_HALTACK_RMSK                                                         0x1
#define HWIO_TCSR_MSS_MODEM_HALTACK_IN          \
        in_dword_masked(HWIO_TCSR_MSS_MODEM_HALTACK_ADDR, HWIO_TCSR_MSS_MODEM_HALTACK_RMSK)
#define HWIO_TCSR_MSS_MODEM_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_MODEM_HALTACK_ADDR, m)
#define HWIO_TCSR_MSS_MODEM_HALTACK_MSS_MODEM_HALTACK_BMSK                                       0x1
#define HWIO_TCSR_MSS_MODEM_HALTACK_MSS_MODEM_HALTACK_SHFT                                       0x0

#define HWIO_TCSR_MSS_MODEM_MASTER_IDLE_ADDR                                              (TCSR_TCSR_MUTEX_REG_BASE      + 0x00025008)
#define HWIO_TCSR_MSS_MODEM_MASTER_IDLE_OFFS                                              (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00025008)
#define HWIO_TCSR_MSS_MODEM_MASTER_IDLE_RMSK                                                     0x1
#define HWIO_TCSR_MSS_MODEM_MASTER_IDLE_IN          \
        in_dword_masked(HWIO_TCSR_MSS_MODEM_MASTER_IDLE_ADDR, HWIO_TCSR_MSS_MODEM_MASTER_IDLE_RMSK)
#define HWIO_TCSR_MSS_MODEM_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_MODEM_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_MSS_MODEM_MASTER_IDLE_MSS_MODEM_MASTER_IDLE_BMSK                               0x1
#define HWIO_TCSR_MSS_MODEM_MASTER_IDLE_MSS_MODEM_MASTER_IDLE_SHFT                               0x0

#define HWIO_TCSR_MUTEX_REG_RESET_ADDR                                                    (TCSR_TCSR_MUTEX_REG_BASE      + 0x00027000)
#define HWIO_TCSR_MUTEX_REG_RESET_OFFS                                                    (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00027000)
#define HWIO_TCSR_MUTEX_REG_RESET_RMSK                                                           0x1
#define HWIO_TCSR_MUTEX_REG_RESET_IN          \
        in_dword_masked(HWIO_TCSR_MUTEX_REG_RESET_ADDR, HWIO_TCSR_MUTEX_REG_RESET_RMSK)
#define HWIO_TCSR_MUTEX_REG_RESET_INM(m)      \
        in_dword_masked(HWIO_TCSR_MUTEX_REG_RESET_ADDR, m)
#define HWIO_TCSR_MUTEX_REG_RESET_OUT(v)      \
        out_dword(HWIO_TCSR_MUTEX_REG_RESET_ADDR,v)
#define HWIO_TCSR_MUTEX_REG_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MUTEX_REG_RESET_ADDR,m,v,HWIO_TCSR_MUTEX_REG_RESET_IN)
#define HWIO_TCSR_MUTEX_REG_RESET_MUTEX_RESET_BMSK                                               0x1
#define HWIO_TCSR_MUTEX_REG_RESET_MUTEX_RESET_SHFT                                               0x0

#define HWIO_TCSR_HMSS_HALTREQ_ADDR                                                       (TCSR_TCSR_MUTEX_REG_BASE      + 0x00028000)
#define HWIO_TCSR_HMSS_HALTREQ_OFFS                                                       (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00028000)
#define HWIO_TCSR_HMSS_HALTREQ_RMSK                                                              0x1
#define HWIO_TCSR_HMSS_HALTREQ_IN          \
        in_dword_masked(HWIO_TCSR_HMSS_HALTREQ_ADDR, HWIO_TCSR_HMSS_HALTREQ_RMSK)
#define HWIO_TCSR_HMSS_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_HMSS_HALTREQ_ADDR, m)
#define HWIO_TCSR_HMSS_HALTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_HMSS_HALTREQ_ADDR,v)
#define HWIO_TCSR_HMSS_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_HMSS_HALTREQ_ADDR,m,v,HWIO_TCSR_HMSS_HALTREQ_IN)
#define HWIO_TCSR_HMSS_HALTREQ_HMSS_HALTREQ_BMSK                                                 0x1
#define HWIO_TCSR_HMSS_HALTREQ_HMSS_HALTREQ_SHFT                                                 0x0

#define HWIO_TCSR_HMSS_HALTACK_ADDR                                                       (TCSR_TCSR_MUTEX_REG_BASE      + 0x00028004)
#define HWIO_TCSR_HMSS_HALTACK_OFFS                                                       (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00028004)
#define HWIO_TCSR_HMSS_HALTACK_RMSK                                                              0x1
#define HWIO_TCSR_HMSS_HALTACK_IN          \
        in_dword_masked(HWIO_TCSR_HMSS_HALTACK_ADDR, HWIO_TCSR_HMSS_HALTACK_RMSK)
#define HWIO_TCSR_HMSS_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_HMSS_HALTACK_ADDR, m)
#define HWIO_TCSR_HMSS_HALTACK_HMSS_HALTACK_BMSK                                                 0x1
#define HWIO_TCSR_HMSS_HALTACK_HMSS_HALTACK_SHFT                                                 0x0

#define HWIO_TCSR_HMSS_MASTER_IDLE_ADDR                                                   (TCSR_TCSR_MUTEX_REG_BASE      + 0x00028008)
#define HWIO_TCSR_HMSS_MASTER_IDLE_OFFS                                                   (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00028008)
#define HWIO_TCSR_HMSS_MASTER_IDLE_RMSK                                                          0x1
#define HWIO_TCSR_HMSS_MASTER_IDLE_IN          \
        in_dword_masked(HWIO_TCSR_HMSS_MASTER_IDLE_ADDR, HWIO_TCSR_HMSS_MASTER_IDLE_RMSK)
#define HWIO_TCSR_HMSS_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_HMSS_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_HMSS_MASTER_IDLE_HMSS_MASTER_IDLE_BMSK                                         0x1
#define HWIO_TCSR_HMSS_MASTER_IDLE_HMSS_MASTER_IDLE_SHFT                                         0x0

#define HWIO_TCSR_LPASS_CORE_AXIM_HALTREQ_ADDR                                            (TCSR_TCSR_MUTEX_REG_BASE      + 0x0002f000)
#define HWIO_TCSR_LPASS_CORE_AXIM_HALTREQ_OFFS                                            (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x0002f000)
#define HWIO_TCSR_LPASS_CORE_AXIM_HALTREQ_RMSK                                                   0x1
#define HWIO_TCSR_LPASS_CORE_AXIM_HALTREQ_IN          \
        in_dword_masked(HWIO_TCSR_LPASS_CORE_AXIM_HALTREQ_ADDR, HWIO_TCSR_LPASS_CORE_AXIM_HALTREQ_RMSK)
#define HWIO_TCSR_LPASS_CORE_AXIM_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_LPASS_CORE_AXIM_HALTREQ_ADDR, m)
#define HWIO_TCSR_LPASS_CORE_AXIM_HALTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_LPASS_CORE_AXIM_HALTREQ_ADDR,v)
#define HWIO_TCSR_LPASS_CORE_AXIM_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LPASS_CORE_AXIM_HALTREQ_ADDR,m,v,HWIO_TCSR_LPASS_CORE_AXIM_HALTREQ_IN)
#define HWIO_TCSR_LPASS_CORE_AXIM_HALTREQ_LPASS_CORE_AXIM_HALTREQ_BMSK                           0x1
#define HWIO_TCSR_LPASS_CORE_AXIM_HALTREQ_LPASS_CORE_AXIM_HALTREQ_SHFT                           0x0

#define HWIO_TCSR_LPASS_CORE_AXIM_HALTACK_ADDR                                            (TCSR_TCSR_MUTEX_REG_BASE      + 0x0002f004)
#define HWIO_TCSR_LPASS_CORE_AXIM_HALTACK_OFFS                                            (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x0002f004)
#define HWIO_TCSR_LPASS_CORE_AXIM_HALTACK_RMSK                                                   0x1
#define HWIO_TCSR_LPASS_CORE_AXIM_HALTACK_IN          \
        in_dword_masked(HWIO_TCSR_LPASS_CORE_AXIM_HALTACK_ADDR, HWIO_TCSR_LPASS_CORE_AXIM_HALTACK_RMSK)
#define HWIO_TCSR_LPASS_CORE_AXIM_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_LPASS_CORE_AXIM_HALTACK_ADDR, m)
#define HWIO_TCSR_LPASS_CORE_AXIM_HALTACK_LPASS_CORE_AXIM_HALTACK_BMSK                           0x1
#define HWIO_TCSR_LPASS_CORE_AXIM_HALTACK_LPASS_CORE_AXIM_HALTACK_SHFT                           0x0

#define HWIO_TCSR_LPASS_CORE_AXIM_MASTER_IDLE_ADDR                                        (TCSR_TCSR_MUTEX_REG_BASE      + 0x0002f008)
#define HWIO_TCSR_LPASS_CORE_AXIM_MASTER_IDLE_OFFS                                        (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x0002f008)
#define HWIO_TCSR_LPASS_CORE_AXIM_MASTER_IDLE_RMSK                                               0x1
#define HWIO_TCSR_LPASS_CORE_AXIM_MASTER_IDLE_IN          \
        in_dword_masked(HWIO_TCSR_LPASS_CORE_AXIM_MASTER_IDLE_ADDR, HWIO_TCSR_LPASS_CORE_AXIM_MASTER_IDLE_RMSK)
#define HWIO_TCSR_LPASS_CORE_AXIM_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_LPASS_CORE_AXIM_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_LPASS_CORE_AXIM_MASTER_IDLE_LPASS_CORE_AXIM_MASTER_IDLE_BMSK                   0x1
#define HWIO_TCSR_LPASS_CORE_AXIM_MASTER_IDLE_LPASS_CORE_AXIM_MASTER_IDLE_SHFT                   0x0

#define HWIO_TCSR_SSC_AXI_HALTREQ_ADDR                                                    (TCSR_TCSR_MUTEX_REG_BASE      + 0x00026000)
#define HWIO_TCSR_SSC_AXI_HALTREQ_OFFS                                                    (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00026000)
#define HWIO_TCSR_SSC_AXI_HALTREQ_RMSK                                                           0x1
#define HWIO_TCSR_SSC_AXI_HALTREQ_IN          \
        in_dword_masked(HWIO_TCSR_SSC_AXI_HALTREQ_ADDR, HWIO_TCSR_SSC_AXI_HALTREQ_RMSK)
#define HWIO_TCSR_SSC_AXI_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_SSC_AXI_HALTREQ_ADDR, m)
#define HWIO_TCSR_SSC_AXI_HALTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_SSC_AXI_HALTREQ_ADDR,v)
#define HWIO_TCSR_SSC_AXI_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SSC_AXI_HALTREQ_ADDR,m,v,HWIO_TCSR_SSC_AXI_HALTREQ_IN)
#define HWIO_TCSR_SSC_AXI_HALTREQ_SSC_AXI_HALTREQ_BMSK                                           0x1
#define HWIO_TCSR_SSC_AXI_HALTREQ_SSC_AXI_HALTREQ_SHFT                                           0x0

#define HWIO_TCSR_SSC_AXI_HALTACK_ADDR                                                    (TCSR_TCSR_MUTEX_REG_BASE      + 0x00026004)
#define HWIO_TCSR_SSC_AXI_HALTACK_OFFS                                                    (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00026004)
#define HWIO_TCSR_SSC_AXI_HALTACK_RMSK                                                           0x1
#define HWIO_TCSR_SSC_AXI_HALTACK_IN          \
        in_dword_masked(HWIO_TCSR_SSC_AXI_HALTACK_ADDR, HWIO_TCSR_SSC_AXI_HALTACK_RMSK)
#define HWIO_TCSR_SSC_AXI_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_SSC_AXI_HALTACK_ADDR, m)
#define HWIO_TCSR_SSC_AXI_HALTACK_SSC_AXI_HALTACK_BMSK                                           0x1
#define HWIO_TCSR_SSC_AXI_HALTACK_SSC_AXI_HALTACK_SHFT                                           0x0

#define HWIO_TCSR_SSC_AXI_MASTER_IDLE_ADDR                                                (TCSR_TCSR_MUTEX_REG_BASE      + 0x00026008)
#define HWIO_TCSR_SSC_AXI_MASTER_IDLE_OFFS                                                (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00026008)
#define HWIO_TCSR_SSC_AXI_MASTER_IDLE_RMSK                                                       0x1
#define HWIO_TCSR_SSC_AXI_MASTER_IDLE_IN          \
        in_dword_masked(HWIO_TCSR_SSC_AXI_MASTER_IDLE_ADDR, HWIO_TCSR_SSC_AXI_MASTER_IDLE_RMSK)
#define HWIO_TCSR_SSC_AXI_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SSC_AXI_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_SSC_AXI_MASTER_IDLE_SSC_AXI_MASTER_IDLE_BMSK                                   0x1
#define HWIO_TCSR_SSC_AXI_MASTER_IDLE_SSC_AXI_MASTER_IDLE_SHFT                                   0x0

#define HWIO_TCSR_SSC_PWR_ON_ADDR                                                         (TCSR_TCSR_MUTEX_REG_BASE      + 0x00026010)
#define HWIO_TCSR_SSC_PWR_ON_OFFS                                                         (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00026010)
#define HWIO_TCSR_SSC_PWR_ON_RMSK                                                                0x1
#define HWIO_TCSR_SSC_PWR_ON_IN          \
        in_dword_masked(HWIO_TCSR_SSC_PWR_ON_ADDR, HWIO_TCSR_SSC_PWR_ON_RMSK)
#define HWIO_TCSR_SSC_PWR_ON_INM(m)      \
        in_dword_masked(HWIO_TCSR_SSC_PWR_ON_ADDR, m)
#define HWIO_TCSR_SSC_PWR_ON_SSC_PWR_ON_BMSK                                                     0x1
#define HWIO_TCSR_SSC_PWR_ON_SSC_PWR_ON_SHFT                                                     0x0

#define HWIO_TCSR_LPASS_Q6_SMMU_HALTREQ_ADDR                                              (TCSR_TCSR_MUTEX_REG_BASE      + 0x00030000)
#define HWIO_TCSR_LPASS_Q6_SMMU_HALTREQ_OFFS                                              (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00030000)
#define HWIO_TCSR_LPASS_Q6_SMMU_HALTREQ_RMSK                                                     0x1
#define HWIO_TCSR_LPASS_Q6_SMMU_HALTREQ_IN          \
        in_dword_masked(HWIO_TCSR_LPASS_Q6_SMMU_HALTREQ_ADDR, HWIO_TCSR_LPASS_Q6_SMMU_HALTREQ_RMSK)
#define HWIO_TCSR_LPASS_Q6_SMMU_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_LPASS_Q6_SMMU_HALTREQ_ADDR, m)
#define HWIO_TCSR_LPASS_Q6_SMMU_HALTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_LPASS_Q6_SMMU_HALTREQ_ADDR,v)
#define HWIO_TCSR_LPASS_Q6_SMMU_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LPASS_Q6_SMMU_HALTREQ_ADDR,m,v,HWIO_TCSR_LPASS_Q6_SMMU_HALTREQ_IN)
#define HWIO_TCSR_LPASS_Q6_SMMU_HALTREQ_LPASS_Q6_SMMU_HALTREQ_BMSK                               0x1
#define HWIO_TCSR_LPASS_Q6_SMMU_HALTREQ_LPASS_Q6_SMMU_HALTREQ_SHFT                               0x0

#define HWIO_TCSR_LPASS_Q6_SMMU_HALTACK_ADDR                                              (TCSR_TCSR_MUTEX_REG_BASE      + 0x00030004)
#define HWIO_TCSR_LPASS_Q6_SMMU_HALTACK_OFFS                                              (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00030004)
#define HWIO_TCSR_LPASS_Q6_SMMU_HALTACK_RMSK                                                     0x1
#define HWIO_TCSR_LPASS_Q6_SMMU_HALTACK_IN          \
        in_dword_masked(HWIO_TCSR_LPASS_Q6_SMMU_HALTACK_ADDR, HWIO_TCSR_LPASS_Q6_SMMU_HALTACK_RMSK)
#define HWIO_TCSR_LPASS_Q6_SMMU_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_LPASS_Q6_SMMU_HALTACK_ADDR, m)
#define HWIO_TCSR_LPASS_Q6_SMMU_HALTACK_LPASS_Q6_SMMU_HALTACK_BMSK                               0x1
#define HWIO_TCSR_LPASS_Q6_SMMU_HALTACK_LPASS_Q6_SMMU_HALTACK_SHFT                               0x0

#define HWIO_TCSR_LPASS_Q6_SMMU_MASTER_IDLE_ADDR                                          (TCSR_TCSR_MUTEX_REG_BASE      + 0x00030008)
#define HWIO_TCSR_LPASS_Q6_SMMU_MASTER_IDLE_OFFS                                          (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00030008)
#define HWIO_TCSR_LPASS_Q6_SMMU_MASTER_IDLE_RMSK                                                 0x1
#define HWIO_TCSR_LPASS_Q6_SMMU_MASTER_IDLE_IN          \
        in_dword_masked(HWIO_TCSR_LPASS_Q6_SMMU_MASTER_IDLE_ADDR, HWIO_TCSR_LPASS_Q6_SMMU_MASTER_IDLE_RMSK)
#define HWIO_TCSR_LPASS_Q6_SMMU_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_LPASS_Q6_SMMU_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_LPASS_Q6_SMMU_MASTER_IDLE_LPASS_Q6_SMMU_MASTER_IDLE_BMSK                       0x1
#define HWIO_TCSR_LPASS_Q6_SMMU_MASTER_IDLE_LPASS_Q6_SMMU_MASTER_IDLE_SHFT                       0x0

#define HWIO_TCSR_IPA_HALTREQ_ADDR                                                        (TCSR_TCSR_MUTEX_REG_BASE      + 0x00031000)
#define HWIO_TCSR_IPA_HALTREQ_OFFS                                                        (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00031000)
#define HWIO_TCSR_IPA_HALTREQ_RMSK                                                               0x1
#define HWIO_TCSR_IPA_HALTREQ_IN          \
        in_dword_masked(HWIO_TCSR_IPA_HALTREQ_ADDR, HWIO_TCSR_IPA_HALTREQ_RMSK)
#define HWIO_TCSR_IPA_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_IPA_HALTREQ_ADDR, m)
#define HWIO_TCSR_IPA_HALTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_IPA_HALTREQ_ADDR,v)
#define HWIO_TCSR_IPA_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_IPA_HALTREQ_ADDR,m,v,HWIO_TCSR_IPA_HALTREQ_IN)
#define HWIO_TCSR_IPA_HALTREQ_IPA_HALTREQ_BMSK                                                   0x1
#define HWIO_TCSR_IPA_HALTREQ_IPA_HALTREQ_SHFT                                                   0x0

#define HWIO_TCSR_IPA_HALTACK_ADDR                                                        (TCSR_TCSR_MUTEX_REG_BASE      + 0x00031004)
#define HWIO_TCSR_IPA_HALTACK_OFFS                                                        (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00031004)
#define HWIO_TCSR_IPA_HALTACK_RMSK                                                               0x1
#define HWIO_TCSR_IPA_HALTACK_IN          \
        in_dword_masked(HWIO_TCSR_IPA_HALTACK_ADDR, HWIO_TCSR_IPA_HALTACK_RMSK)
#define HWIO_TCSR_IPA_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_IPA_HALTACK_ADDR, m)
#define HWIO_TCSR_IPA_HALTACK_IPA_HALTACK_BMSK                                                   0x1
#define HWIO_TCSR_IPA_HALTACK_IPA_HALTACK_SHFT                                                   0x0

#define HWIO_TCSR_IPA_MASTER_IDLE_ADDR                                                    (TCSR_TCSR_MUTEX_REG_BASE      + 0x00031008)
#define HWIO_TCSR_IPA_MASTER_IDLE_OFFS                                                    (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00031008)
#define HWIO_TCSR_IPA_MASTER_IDLE_RMSK                                                           0x1
#define HWIO_TCSR_IPA_MASTER_IDLE_IN          \
        in_dword_masked(HWIO_TCSR_IPA_MASTER_IDLE_ADDR, HWIO_TCSR_IPA_MASTER_IDLE_RMSK)
#define HWIO_TCSR_IPA_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_IPA_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_IPA_MASTER_IDLE_IPA_MASTER_IDLE_BMSK                                           0x1
#define HWIO_TCSR_IPA_MASTER_IDLE_IPA_MASTER_IDLE_SHFT                                           0x0

#define HWIO_TCSR_MSS_BUS_HALTREQ_ADDR                                                    (TCSR_TCSR_MUTEX_REG_BASE      + 0x00033000)
#define HWIO_TCSR_MSS_BUS_HALTREQ_OFFS                                                    (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00033000)
#define HWIO_TCSR_MSS_BUS_HALTREQ_RMSK                                                           0x1
#define HWIO_TCSR_MSS_BUS_HALTREQ_IN          \
        in_dword_masked(HWIO_TCSR_MSS_BUS_HALTREQ_ADDR, HWIO_TCSR_MSS_BUS_HALTREQ_RMSK)
#define HWIO_TCSR_MSS_BUS_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_BUS_HALTREQ_ADDR, m)
#define HWIO_TCSR_MSS_BUS_HALTREQ_OUT(v)      \
        out_dword(HWIO_TCSR_MSS_BUS_HALTREQ_ADDR,v)
#define HWIO_TCSR_MSS_BUS_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MSS_BUS_HALTREQ_ADDR,m,v,HWIO_TCSR_MSS_BUS_HALTREQ_IN)
#define HWIO_TCSR_MSS_BUS_HALTREQ_MSS_BUS_HALTREQ_BMSK                                           0x1
#define HWIO_TCSR_MSS_BUS_HALTREQ_MSS_BUS_HALTREQ_SHFT                                           0x0

#define HWIO_TCSR_MSS_BUS_HALTACK_ADDR                                                    (TCSR_TCSR_MUTEX_REG_BASE      + 0x00033004)
#define HWIO_TCSR_MSS_BUS_HALTACK_OFFS                                                    (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00033004)
#define HWIO_TCSR_MSS_BUS_HALTACK_RMSK                                                           0x1
#define HWIO_TCSR_MSS_BUS_HALTACK_IN          \
        in_dword_masked(HWIO_TCSR_MSS_BUS_HALTACK_ADDR, HWIO_TCSR_MSS_BUS_HALTACK_RMSK)
#define HWIO_TCSR_MSS_BUS_HALTACK_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_BUS_HALTACK_ADDR, m)
#define HWIO_TCSR_MSS_BUS_HALTACK_MSS_BUS_HALTACK_BMSK                                           0x1
#define HWIO_TCSR_MSS_BUS_HALTACK_MSS_BUS_HALTACK_SHFT                                           0x0

#define HWIO_TCSR_MSS_BUS_MASTER_IDLE_ADDR                                                (TCSR_TCSR_MUTEX_REG_BASE      + 0x00033008)
#define HWIO_TCSR_MSS_BUS_MASTER_IDLE_OFFS                                                (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00033008)
#define HWIO_TCSR_MSS_BUS_MASTER_IDLE_RMSK                                                       0x1
#define HWIO_TCSR_MSS_BUS_MASTER_IDLE_IN          \
        in_dword_masked(HWIO_TCSR_MSS_BUS_MASTER_IDLE_ADDR, HWIO_TCSR_MSS_BUS_MASTER_IDLE_RMSK)
#define HWIO_TCSR_MSS_BUS_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_MSS_BUS_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_MSS_BUS_MASTER_IDLE_MSS_BUS_MASTER_IDLE_BMSK                                   0x1
#define HWIO_TCSR_MSS_BUS_MASTER_IDLE_MSS_BUS_MASTER_IDLE_SHFT                                   0x0

#define HWIO_TCSR_QDSP6_AXIS2_MASTER_IDLE_ADDR                                            (TCSR_TCSR_MUTEX_REG_BASE      + 0x00036000)
#define HWIO_TCSR_QDSP6_AXIS2_MASTER_IDLE_OFFS                                            (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00036000)
#define HWIO_TCSR_QDSP6_AXIS2_MASTER_IDLE_RMSK                                                   0x1
#define HWIO_TCSR_QDSP6_AXIS2_MASTER_IDLE_IN          \
        in_dword_masked(HWIO_TCSR_QDSP6_AXIS2_MASTER_IDLE_ADDR, HWIO_TCSR_QDSP6_AXIS2_MASTER_IDLE_RMSK)
#define HWIO_TCSR_QDSP6_AXIS2_MASTER_IDLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_QDSP6_AXIS2_MASTER_IDLE_ADDR, m)
#define HWIO_TCSR_QDSP6_AXIS2_MASTER_IDLE_QDSP6_AXIS2_MASTER_IDLE_BMSK                           0x1
#define HWIO_TCSR_QDSP6_AXIS2_MASTER_IDLE_QDSP6_AXIS2_MASTER_IDLE_SHFT                           0x0

#define HWIO_TCSR_SPARE_REG_RG41_1_ADDR                                                   (TCSR_TCSR_MUTEX_REG_BASE      + 0x00029000)
#define HWIO_TCSR_SPARE_REG_RG41_1_OFFS                                                   (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00029000)
#define HWIO_TCSR_SPARE_REG_RG41_1_RMSK                                                   0xffffffff
#define HWIO_TCSR_SPARE_REG_RG41_1_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG_RG41_1_ADDR, HWIO_TCSR_SPARE_REG_RG41_1_RMSK)
#define HWIO_TCSR_SPARE_REG_RG41_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG_RG41_1_ADDR, m)
#define HWIO_TCSR_SPARE_REG_RG41_1_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG_RG41_1_ADDR,v)
#define HWIO_TCSR_SPARE_REG_RG41_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG_RG41_1_ADDR,m,v,HWIO_TCSR_SPARE_REG_RG41_1_IN)
#define HWIO_TCSR_SPARE_REG_RG41_1_SPARE_REG_RG41_1_BMSK                                  0xffffffff
#define HWIO_TCSR_SPARE_REG_RG41_1_SPARE_REG_RG41_1_SHFT                                         0x0

#define HWIO_TCSR_SPARE_REG_RG41_2_ADDR                                                   (TCSR_TCSR_MUTEX_REG_BASE      + 0x00029004)
#define HWIO_TCSR_SPARE_REG_RG41_2_OFFS                                                   (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00029004)
#define HWIO_TCSR_SPARE_REG_RG41_2_RMSK                                                   0xffffffff
#define HWIO_TCSR_SPARE_REG_RG41_2_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG_RG41_2_ADDR, HWIO_TCSR_SPARE_REG_RG41_2_RMSK)
#define HWIO_TCSR_SPARE_REG_RG41_2_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG_RG41_2_ADDR, m)
#define HWIO_TCSR_SPARE_REG_RG41_2_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG_RG41_2_ADDR,v)
#define HWIO_TCSR_SPARE_REG_RG41_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG_RG41_2_ADDR,m,v,HWIO_TCSR_SPARE_REG_RG41_2_IN)
#define HWIO_TCSR_SPARE_REG_RG41_2_SPARE_REG_RG41_2_BMSK                                  0xffffffff
#define HWIO_TCSR_SPARE_REG_RG41_2_SPARE_REG_RG41_2_SHFT                                         0x0

#define HWIO_TCSR_SPARE_REG_RG41_3_ADDR                                                   (TCSR_TCSR_MUTEX_REG_BASE      + 0x00029008)
#define HWIO_TCSR_SPARE_REG_RG41_3_OFFS                                                   (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x00029008)
#define HWIO_TCSR_SPARE_REG_RG41_3_RMSK                                                   0xffffffff
#define HWIO_TCSR_SPARE_REG_RG41_3_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG_RG41_3_ADDR, HWIO_TCSR_SPARE_REG_RG41_3_RMSK)
#define HWIO_TCSR_SPARE_REG_RG41_3_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG_RG41_3_ADDR, m)
#define HWIO_TCSR_SPARE_REG_RG41_3_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG_RG41_3_ADDR,v)
#define HWIO_TCSR_SPARE_REG_RG41_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG_RG41_3_ADDR,m,v,HWIO_TCSR_SPARE_REG_RG41_3_IN)
#define HWIO_TCSR_SPARE_REG_RG41_3_SPARE_REG_RG41_3_BMSK                                  0xffffffff
#define HWIO_TCSR_SPARE_REG_RG41_3_SPARE_REG_RG41_3_SHFT                                         0x0

#define HWIO_TCSR_SPARE_REG_RG41_4_ADDR                                                   (TCSR_TCSR_MUTEX_REG_BASE      + 0x0002900c)
#define HWIO_TCSR_SPARE_REG_RG41_4_OFFS                                                   (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x0002900c)
#define HWIO_TCSR_SPARE_REG_RG41_4_RMSK                                                   0xffffffff
#define HWIO_TCSR_SPARE_REG_RG41_4_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG_RG41_4_ADDR, HWIO_TCSR_SPARE_REG_RG41_4_RMSK)
#define HWIO_TCSR_SPARE_REG_RG41_4_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG_RG41_4_ADDR, m)
#define HWIO_TCSR_SPARE_REG_RG41_4_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG_RG41_4_ADDR,v)
#define HWIO_TCSR_SPARE_REG_RG41_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG_RG41_4_ADDR,m,v,HWIO_TCSR_SPARE_REG_RG41_4_IN)
#define HWIO_TCSR_SPARE_REG_RG41_4_SPARE_REG_RG41_4_BMSK                                  0xffffffff
#define HWIO_TCSR_SPARE_REG_RG41_4_SPARE_REG_RG41_4_SHFT                                         0x0

#define HWIO_TCSR_SPARE_REG_RG42_1_ADDR                                                   (TCSR_TCSR_MUTEX_REG_BASE      + 0x0002a000)
#define HWIO_TCSR_SPARE_REG_RG42_1_OFFS                                                   (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x0002a000)
#define HWIO_TCSR_SPARE_REG_RG42_1_RMSK                                                   0xffffffff
#define HWIO_TCSR_SPARE_REG_RG42_1_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG_RG42_1_ADDR, HWIO_TCSR_SPARE_REG_RG42_1_RMSK)
#define HWIO_TCSR_SPARE_REG_RG42_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG_RG42_1_ADDR, m)
#define HWIO_TCSR_SPARE_REG_RG42_1_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG_RG42_1_ADDR,v)
#define HWIO_TCSR_SPARE_REG_RG42_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG_RG42_1_ADDR,m,v,HWIO_TCSR_SPARE_REG_RG42_1_IN)
#define HWIO_TCSR_SPARE_REG_RG42_1_SPARE_REG_RG42_1_BMSK                                  0xffffffff
#define HWIO_TCSR_SPARE_REG_RG42_1_SPARE_REG_RG42_1_SHFT                                         0x0

#define HWIO_TCSR_SPARE_REG_RG42_2_ADDR                                                   (TCSR_TCSR_MUTEX_REG_BASE      + 0x0002a004)
#define HWIO_TCSR_SPARE_REG_RG42_2_OFFS                                                   (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x0002a004)
#define HWIO_TCSR_SPARE_REG_RG42_2_RMSK                                                   0xffffffff
#define HWIO_TCSR_SPARE_REG_RG42_2_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG_RG42_2_ADDR, HWIO_TCSR_SPARE_REG_RG42_2_RMSK)
#define HWIO_TCSR_SPARE_REG_RG42_2_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG_RG42_2_ADDR, m)
#define HWIO_TCSR_SPARE_REG_RG42_2_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG_RG42_2_ADDR,v)
#define HWIO_TCSR_SPARE_REG_RG42_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG_RG42_2_ADDR,m,v,HWIO_TCSR_SPARE_REG_RG42_2_IN)
#define HWIO_TCSR_SPARE_REG_RG42_2_SPARE_REG_RG42_2_BMSK                                  0xffffffff
#define HWIO_TCSR_SPARE_REG_RG42_2_SPARE_REG_RG42_2_SHFT                                         0x0

#define HWIO_TCSR_SPARE_REG_RG42_3_ADDR                                                   (TCSR_TCSR_MUTEX_REG_BASE      + 0x0002a008)
#define HWIO_TCSR_SPARE_REG_RG42_3_OFFS                                                   (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x0002a008)
#define HWIO_TCSR_SPARE_REG_RG42_3_RMSK                                                   0xffffffff
#define HWIO_TCSR_SPARE_REG_RG42_3_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG_RG42_3_ADDR, HWIO_TCSR_SPARE_REG_RG42_3_RMSK)
#define HWIO_TCSR_SPARE_REG_RG42_3_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG_RG42_3_ADDR, m)
#define HWIO_TCSR_SPARE_REG_RG42_3_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG_RG42_3_ADDR,v)
#define HWIO_TCSR_SPARE_REG_RG42_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG_RG42_3_ADDR,m,v,HWIO_TCSR_SPARE_REG_RG42_3_IN)
#define HWIO_TCSR_SPARE_REG_RG42_3_SPARE_REG_RG42_3_BMSK                                  0xffffffff
#define HWIO_TCSR_SPARE_REG_RG42_3_SPARE_REG_RG42_3_SHFT                                         0x0

#define HWIO_TCSR_SPARE_REG_RG42_4_ADDR                                                   (TCSR_TCSR_MUTEX_REG_BASE      + 0x0002a00c)
#define HWIO_TCSR_SPARE_REG_RG42_4_OFFS                                                   (TCSR_TCSR_MUTEX_REG_BASE_OFFS + 0x0002a00c)
#define HWIO_TCSR_SPARE_REG_RG42_4_RMSK                                                   0xffffffff
#define HWIO_TCSR_SPARE_REG_RG42_4_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG_RG42_4_ADDR, HWIO_TCSR_SPARE_REG_RG42_4_RMSK)
#define HWIO_TCSR_SPARE_REG_RG42_4_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG_RG42_4_ADDR, m)
#define HWIO_TCSR_SPARE_REG_RG42_4_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG_RG42_4_ADDR,v)
#define HWIO_TCSR_SPARE_REG_RG42_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG_RG42_4_ADDR,m,v,HWIO_TCSR_SPARE_REG_RG42_4_IN)
#define HWIO_TCSR_SPARE_REG_RG42_4_SPARE_REG_RG42_4_BMSK                                  0xffffffff
#define HWIO_TCSR_SPARE_REG_RG42_4_SPARE_REG_RG42_4_SHFT                                         0x0

/*----------------------------------------------------------------------------
 * MODULE: TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12
 *--------------------------------------------------------------------------*/

#define TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE                      (CORE_TOP_CSR_BASE      + 0x00080000)
#define TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS                 0x00080000

#define HWIO_TCSR_REGS_XPU3_GCR0_ADDR                                    (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00000000)
#define HWIO_TCSR_REGS_XPU3_GCR0_OFFS                                    (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00000000)
#define HWIO_TCSR_REGS_XPU3_GCR0_RMSK                                           0x1
#define HWIO_TCSR_REGS_XPU3_GCR0_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_GCR0_ADDR, HWIO_TCSR_REGS_XPU3_GCR0_RMSK)
#define HWIO_TCSR_REGS_XPU3_GCR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_GCR0_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_GCR0_OUT(v)      \
        out_dword(HWIO_TCSR_REGS_XPU3_GCR0_ADDR,v)
#define HWIO_TCSR_REGS_XPU3_GCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_REGS_XPU3_GCR0_ADDR,m,v,HWIO_TCSR_REGS_XPU3_GCR0_IN)
#define HWIO_TCSR_REGS_XPU3_GCR0_AADEN_BMSK                                     0x1
#define HWIO_TCSR_REGS_XPU3_GCR0_AADEN_SHFT                                     0x0

#define HWIO_TCSR_REGS_XPU3_SCR0_ADDR                                    (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00000008)
#define HWIO_TCSR_REGS_XPU3_SCR0_OFFS                                    (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00000008)
#define HWIO_TCSR_REGS_XPU3_SCR0_RMSK                                         0x10f
#define HWIO_TCSR_REGS_XPU3_SCR0_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_SCR0_ADDR, HWIO_TCSR_REGS_XPU3_SCR0_RMSK)
#define HWIO_TCSR_REGS_XPU3_SCR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_SCR0_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_SCR0_OUT(v)      \
        out_dword(HWIO_TCSR_REGS_XPU3_SCR0_ADDR,v)
#define HWIO_TCSR_REGS_XPU3_SCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_REGS_XPU3_SCR0_ADDR,m,v,HWIO_TCSR_REGS_XPU3_SCR0_IN)
#define HWIO_TCSR_REGS_XPU3_SCR0_DYNAMIC_CLK_EN_BMSK                          0x100
#define HWIO_TCSR_REGS_XPU3_SCR0_DYNAMIC_CLK_EN_SHFT                            0x8
#define HWIO_TCSR_REGS_XPU3_SCR0_SCLEIE_BMSK                                    0x8
#define HWIO_TCSR_REGS_XPU3_SCR0_SCLEIE_SHFT                                    0x3
#define HWIO_TCSR_REGS_XPU3_SCR0_SCFGEIE_BMSK                                   0x4
#define HWIO_TCSR_REGS_XPU3_SCR0_SCFGEIE_SHFT                                   0x2
#define HWIO_TCSR_REGS_XPU3_SCR0_SCLERE_BMSK                                    0x2
#define HWIO_TCSR_REGS_XPU3_SCR0_SCLERE_SHFT                                    0x1
#define HWIO_TCSR_REGS_XPU3_SCR0_SCFGERE_BMSK                                   0x1
#define HWIO_TCSR_REGS_XPU3_SCR0_SCFGERE_SHFT                                   0x0

#define HWIO_TCSR_REGS_XPU3_CR0_ADDR                                     (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00000010)
#define HWIO_TCSR_REGS_XPU3_CR0_OFFS                                     (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00000010)
#define HWIO_TCSR_REGS_XPU3_CR0_RMSK                                          0x10f
#define HWIO_TCSR_REGS_XPU3_CR0_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_CR0_ADDR, HWIO_TCSR_REGS_XPU3_CR0_RMSK)
#define HWIO_TCSR_REGS_XPU3_CR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_CR0_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_CR0_OUT(v)      \
        out_dword(HWIO_TCSR_REGS_XPU3_CR0_ADDR,v)
#define HWIO_TCSR_REGS_XPU3_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_REGS_XPU3_CR0_ADDR,m,v,HWIO_TCSR_REGS_XPU3_CR0_IN)
#define HWIO_TCSR_REGS_XPU3_CR0_DYNAMIC_CLK_EN_BMSK                           0x100
#define HWIO_TCSR_REGS_XPU3_CR0_DYNAMIC_CLK_EN_SHFT                             0x8
#define HWIO_TCSR_REGS_XPU3_CR0_CLEIE_BMSK                                      0x8
#define HWIO_TCSR_REGS_XPU3_CR0_CLEIE_SHFT                                      0x3
#define HWIO_TCSR_REGS_XPU3_CR0_CFGEIE_BMSK                                     0x4
#define HWIO_TCSR_REGS_XPU3_CR0_CFGEIE_SHFT                                     0x2
#define HWIO_TCSR_REGS_XPU3_CR0_CLERE_BMSK                                      0x2
#define HWIO_TCSR_REGS_XPU3_CR0_CLERE_SHFT                                      0x1
#define HWIO_TCSR_REGS_XPU3_CR0_CFGERE_BMSK                                     0x1
#define HWIO_TCSR_REGS_XPU3_CR0_CFGERE_SHFT                                     0x0

#define HWIO_TCSR_REGS_XPU3_QAD0_GCR0_ADDR                               (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00000080)
#define HWIO_TCSR_REGS_XPU3_QAD0_GCR0_OFFS                               (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00000080)
#define HWIO_TCSR_REGS_XPU3_QAD0_GCR0_RMSK                                      0x1
#define HWIO_TCSR_REGS_XPU3_QAD0_GCR0_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD0_GCR0_ADDR, HWIO_TCSR_REGS_XPU3_QAD0_GCR0_RMSK)
#define HWIO_TCSR_REGS_XPU3_QAD0_GCR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD0_GCR0_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_QAD0_GCR0_OUT(v)      \
        out_dword(HWIO_TCSR_REGS_XPU3_QAD0_GCR0_ADDR,v)
#define HWIO_TCSR_REGS_XPU3_QAD0_GCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_REGS_XPU3_QAD0_GCR0_ADDR,m,v,HWIO_TCSR_REGS_XPU3_QAD0_GCR0_IN)
#define HWIO_TCSR_REGS_XPU3_QAD0_GCR0_QAD0DEN_BMSK                              0x1
#define HWIO_TCSR_REGS_XPU3_QAD0_GCR0_QAD0DEN_SHFT                              0x0

#define HWIO_TCSR_REGS_XPU3_QAD0_CR0_ADDR                                (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00000090)
#define HWIO_TCSR_REGS_XPU3_QAD0_CR0_OFFS                                (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00000090)
#define HWIO_TCSR_REGS_XPU3_QAD0_CR0_RMSK                                     0x10f
#define HWIO_TCSR_REGS_XPU3_QAD0_CR0_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD0_CR0_ADDR, HWIO_TCSR_REGS_XPU3_QAD0_CR0_RMSK)
#define HWIO_TCSR_REGS_XPU3_QAD0_CR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD0_CR0_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_QAD0_CR0_OUT(v)      \
        out_dword(HWIO_TCSR_REGS_XPU3_QAD0_CR0_ADDR,v)
#define HWIO_TCSR_REGS_XPU3_QAD0_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_REGS_XPU3_QAD0_CR0_ADDR,m,v,HWIO_TCSR_REGS_XPU3_QAD0_CR0_IN)
#define HWIO_TCSR_REGS_XPU3_QAD0_CR0_DYNAMIC_CLK_EN_BMSK                      0x100
#define HWIO_TCSR_REGS_XPU3_QAD0_CR0_DYNAMIC_CLK_EN_SHFT                        0x8
#define HWIO_TCSR_REGS_XPU3_QAD0_CR0_CLEIE_BMSK                                 0x8
#define HWIO_TCSR_REGS_XPU3_QAD0_CR0_CLEIE_SHFT                                 0x3
#define HWIO_TCSR_REGS_XPU3_QAD0_CR0_CFGEIE_BMSK                                0x4
#define HWIO_TCSR_REGS_XPU3_QAD0_CR0_CFGEIE_SHFT                                0x2
#define HWIO_TCSR_REGS_XPU3_QAD0_CR0_CLERE_BMSK                                 0x2
#define HWIO_TCSR_REGS_XPU3_QAD0_CR0_CLERE_SHFT                                 0x1
#define HWIO_TCSR_REGS_XPU3_QAD0_CR0_CFGERE_BMSK                                0x1
#define HWIO_TCSR_REGS_XPU3_QAD0_CR0_CFGERE_SHFT                                0x0

#define HWIO_TCSR_REGS_XPU3_QAD1_GCR0_ADDR                               (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00000100)
#define HWIO_TCSR_REGS_XPU3_QAD1_GCR0_OFFS                               (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00000100)
#define HWIO_TCSR_REGS_XPU3_QAD1_GCR0_RMSK                                      0x1
#define HWIO_TCSR_REGS_XPU3_QAD1_GCR0_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD1_GCR0_ADDR, HWIO_TCSR_REGS_XPU3_QAD1_GCR0_RMSK)
#define HWIO_TCSR_REGS_XPU3_QAD1_GCR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD1_GCR0_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_QAD1_GCR0_OUT(v)      \
        out_dword(HWIO_TCSR_REGS_XPU3_QAD1_GCR0_ADDR,v)
#define HWIO_TCSR_REGS_XPU3_QAD1_GCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_REGS_XPU3_QAD1_GCR0_ADDR,m,v,HWIO_TCSR_REGS_XPU3_QAD1_GCR0_IN)
#define HWIO_TCSR_REGS_XPU3_QAD1_GCR0_QAD1DEN_BMSK                              0x1
#define HWIO_TCSR_REGS_XPU3_QAD1_GCR0_QAD1DEN_SHFT                              0x0

#define HWIO_TCSR_REGS_XPU3_QAD1_CR0_ADDR                                (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00000110)
#define HWIO_TCSR_REGS_XPU3_QAD1_CR0_OFFS                                (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00000110)
#define HWIO_TCSR_REGS_XPU3_QAD1_CR0_RMSK                                     0x10f
#define HWIO_TCSR_REGS_XPU3_QAD1_CR0_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD1_CR0_ADDR, HWIO_TCSR_REGS_XPU3_QAD1_CR0_RMSK)
#define HWIO_TCSR_REGS_XPU3_QAD1_CR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD1_CR0_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_QAD1_CR0_OUT(v)      \
        out_dword(HWIO_TCSR_REGS_XPU3_QAD1_CR0_ADDR,v)
#define HWIO_TCSR_REGS_XPU3_QAD1_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_REGS_XPU3_QAD1_CR0_ADDR,m,v,HWIO_TCSR_REGS_XPU3_QAD1_CR0_IN)
#define HWIO_TCSR_REGS_XPU3_QAD1_CR0_DYNAMIC_CLK_EN_BMSK                      0x100
#define HWIO_TCSR_REGS_XPU3_QAD1_CR0_DYNAMIC_CLK_EN_SHFT                        0x8
#define HWIO_TCSR_REGS_XPU3_QAD1_CR0_CLEIE_BMSK                                 0x8
#define HWIO_TCSR_REGS_XPU3_QAD1_CR0_CLEIE_SHFT                                 0x3
#define HWIO_TCSR_REGS_XPU3_QAD1_CR0_CFGEIE_BMSK                                0x4
#define HWIO_TCSR_REGS_XPU3_QAD1_CR0_CFGEIE_SHFT                                0x2
#define HWIO_TCSR_REGS_XPU3_QAD1_CR0_CLERE_BMSK                                 0x2
#define HWIO_TCSR_REGS_XPU3_QAD1_CR0_CLERE_SHFT                                 0x1
#define HWIO_TCSR_REGS_XPU3_QAD1_CR0_CFGERE_BMSK                                0x1
#define HWIO_TCSR_REGS_XPU3_QAD1_CR0_CFGERE_SHFT                                0x0

#define HWIO_TCSR_REGS_XPU3_IDR3_ADDR                                    (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x000003ec)
#define HWIO_TCSR_REGS_XPU3_IDR3_OFFS                                    (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x000003ec)
#define HWIO_TCSR_REGS_XPU3_IDR3_RMSK                                         0x3ff
#define HWIO_TCSR_REGS_XPU3_IDR3_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_IDR3_ADDR, HWIO_TCSR_REGS_XPU3_IDR3_RMSK)
#define HWIO_TCSR_REGS_XPU3_IDR3_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_IDR3_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_IDR3_PT_BMSK                                      0x200
#define HWIO_TCSR_REGS_XPU3_IDR3_PT_SHFT                                        0x9
#define HWIO_TCSR_REGS_XPU3_IDR3_MV_BMSK                                      0x100
#define HWIO_TCSR_REGS_XPU3_IDR3_MV_SHFT                                        0x8
#define HWIO_TCSR_REGS_XPU3_IDR3_NVMID_BMSK                                    0xff
#define HWIO_TCSR_REGS_XPU3_IDR3_NVMID_SHFT                                     0x0

#define HWIO_TCSR_REGS_XPU3_IDR2_ADDR                                    (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x000003f0)
#define HWIO_TCSR_REGS_XPU3_IDR2_OFFS                                    (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x000003f0)
#define HWIO_TCSR_REGS_XPU3_IDR2_RMSK                                    0xffffff0f
#define HWIO_TCSR_REGS_XPU3_IDR2_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_IDR2_ADDR, HWIO_TCSR_REGS_XPU3_IDR2_RMSK)
#define HWIO_TCSR_REGS_XPU3_IDR2_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_IDR2_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_IDR2_NONSEC_EN_BMSK                          0xff000000
#define HWIO_TCSR_REGS_XPU3_IDR2_NONSEC_EN_SHFT                                0x18
#define HWIO_TCSR_REGS_XPU3_IDR2_SEC_EN_BMSK                               0xff0000
#define HWIO_TCSR_REGS_XPU3_IDR2_SEC_EN_SHFT                                   0x10
#define HWIO_TCSR_REGS_XPU3_IDR2_VMIDACR_EN_BMSK                             0xff00
#define HWIO_TCSR_REGS_XPU3_IDR2_VMIDACR_EN_SHFT                                0x8
#define HWIO_TCSR_REGS_XPU3_IDR2_NUM_QAD_BMSK                                   0xf
#define HWIO_TCSR_REGS_XPU3_IDR2_NUM_QAD_SHFT                                   0x0

#define HWIO_TCSR_REGS_XPU3_IDR1_ADDR                                    (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x000003f4)
#define HWIO_TCSR_REGS_XPU3_IDR1_OFFS                                    (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x000003f4)
#define HWIO_TCSR_REGS_XPU3_IDR1_RMSK                                    0x3f3f3f3f
#define HWIO_TCSR_REGS_XPU3_IDR1_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_IDR1_ADDR, HWIO_TCSR_REGS_XPU3_IDR1_RMSK)
#define HWIO_TCSR_REGS_XPU3_IDR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_IDR1_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_IDR1_CLIENT_ADDR_WIDTH_BMSK                  0x3f000000
#define HWIO_TCSR_REGS_XPU3_IDR1_CLIENT_ADDR_WIDTH_SHFT                        0x18
#define HWIO_TCSR_REGS_XPU3_IDR1_CONFIG_ADDR_WIDTH_BMSK                    0x3f0000
#define HWIO_TCSR_REGS_XPU3_IDR1_CONFIG_ADDR_WIDTH_SHFT                        0x10
#define HWIO_TCSR_REGS_XPU3_IDR1_MSB_RPU_BMSK                                0x3f00
#define HWIO_TCSR_REGS_XPU3_IDR1_MSB_RPU_SHFT                                   0x8
#define HWIO_TCSR_REGS_XPU3_IDR1_LSB_BMSK                                      0x3f
#define HWIO_TCSR_REGS_XPU3_IDR1_LSB_SHFT                                       0x0

#define HWIO_TCSR_REGS_XPU3_IDR0_ADDR                                    (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x000003f8)
#define HWIO_TCSR_REGS_XPU3_IDR0_OFFS                                    (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x000003f8)
#define HWIO_TCSR_REGS_XPU3_IDR0_RMSK                                     0x3ff0023
#define HWIO_TCSR_REGS_XPU3_IDR0_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_IDR0_ADDR, HWIO_TCSR_REGS_XPU3_IDR0_RMSK)
#define HWIO_TCSR_REGS_XPU3_IDR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_IDR0_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_IDR0_NRG_BMSK                                 0x3ff0000
#define HWIO_TCSR_REGS_XPU3_IDR0_NRG_SHFT                                      0x10
#define HWIO_TCSR_REGS_XPU3_IDR0_CLIENTREQ_HALT_ACK_HW_EN_BMSK                 0x20
#define HWIO_TCSR_REGS_XPU3_IDR0_CLIENTREQ_HALT_ACK_HW_EN_SHFT                  0x5
#define HWIO_TCSR_REGS_XPU3_IDR0_XPUTYPE_BMSK                                   0x3
#define HWIO_TCSR_REGS_XPU3_IDR0_XPUTYPE_SHFT                                   0x0

#define HWIO_TCSR_REGS_XPU3_REV_ADDR                                     (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x000003fc)
#define HWIO_TCSR_REGS_XPU3_REV_OFFS                                     (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x000003fc)
#define HWIO_TCSR_REGS_XPU3_REV_RMSK                                     0xffffffff
#define HWIO_TCSR_REGS_XPU3_REV_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_REV_ADDR, HWIO_TCSR_REGS_XPU3_REV_RMSK)
#define HWIO_TCSR_REGS_XPU3_REV_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_REV_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_REV_MAJOR_BMSK                               0xf0000000
#define HWIO_TCSR_REGS_XPU3_REV_MAJOR_SHFT                                     0x1c
#define HWIO_TCSR_REGS_XPU3_REV_MINOR_BMSK                                0xfff0000
#define HWIO_TCSR_REGS_XPU3_REV_MINOR_SHFT                                     0x10
#define HWIO_TCSR_REGS_XPU3_REV_STEP_BMSK                                    0xffff
#define HWIO_TCSR_REGS_XPU3_REV_STEP_SHFT                                       0x0

#define HWIO_TCSR_REGS_XPU3_RGN_FREESTATUSr_ADDR(r)                      (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00000500 + 0x4 * (r))
#define HWIO_TCSR_REGS_XPU3_RGN_FREESTATUSr_OFFS(r)                      (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00000500 + 0x4 * (r))
#define HWIO_TCSR_REGS_XPU3_RGN_FREESTATUSr_RMSK                         0xffffffff
#define HWIO_TCSR_REGS_XPU3_RGN_FREESTATUSr_MAXr                                  0
#define HWIO_TCSR_REGS_XPU3_RGN_FREESTATUSr_INI(r)        \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_RGN_FREESTATUSr_ADDR(r), HWIO_TCSR_REGS_XPU3_RGN_FREESTATUSr_RMSK)
#define HWIO_TCSR_REGS_XPU3_RGN_FREESTATUSr_INMI(r,mask)    \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_RGN_FREESTATUSr_ADDR(r), mask)
#define HWIO_TCSR_REGS_XPU3_RGN_FREESTATUSr_RGFREESTATUS_BMSK            0xffffffff
#define HWIO_TCSR_REGS_XPU3_RGN_FREESTATUSr_RGFREESTATUS_SHFT                   0x0

#define HWIO_TCSR_REGS_XPU3_RGN_FREESTATUSs_ADDR(s)                      (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00000500 + 0x4 * (s))
#define HWIO_TCSR_REGS_XPU3_RGN_FREESTATUSs_OFFS(s)                      (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00000500 + 0x4 * (s))
#define HWIO_TCSR_REGS_XPU3_RGN_FREESTATUSs_RMSK                             0xffff
#define HWIO_TCSR_REGS_XPU3_RGN_FREESTATUSs_MAXs                                  1
#define HWIO_TCSR_REGS_XPU3_RGN_FREESTATUSs_INI(s)        \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_RGN_FREESTATUSs_ADDR(s), HWIO_TCSR_REGS_XPU3_RGN_FREESTATUSs_RMSK)
#define HWIO_TCSR_REGS_XPU3_RGN_FREESTATUSs_INMI(s,mask)    \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_RGN_FREESTATUSs_ADDR(s), mask)
#define HWIO_TCSR_REGS_XPU3_RGN_FREESTATUSs_RGFREESTATUS_BMSK                0xffff
#define HWIO_TCSR_REGS_XPU3_RGN_FREESTATUSs_RGFREESTATUS_SHFT                   0x0

#define HWIO_TCSR_REGS_XPU3_SEAR0_ADDR                                   (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00000800)
#define HWIO_TCSR_REGS_XPU3_SEAR0_OFFS                                   (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00000800)
#define HWIO_TCSR_REGS_XPU3_SEAR0_RMSK                                   0xffffffff
#define HWIO_TCSR_REGS_XPU3_SEAR0_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_SEAR0_ADDR, HWIO_TCSR_REGS_XPU3_SEAR0_RMSK)
#define HWIO_TCSR_REGS_XPU3_SEAR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_SEAR0_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_SEAR0_ADDR_31_0_BMSK                         0xffffffff
#define HWIO_TCSR_REGS_XPU3_SEAR0_ADDR_31_0_SHFT                                0x0

#define HWIO_TCSR_REGS_XPU3_SESR_ADDR                                    (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00000808)
#define HWIO_TCSR_REGS_XPU3_SESR_OFFS                                    (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00000808)
#define HWIO_TCSR_REGS_XPU3_SESR_RMSK                                           0xf
#define HWIO_TCSR_REGS_XPU3_SESR_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_SESR_ADDR, HWIO_TCSR_REGS_XPU3_SESR_RMSK)
#define HWIO_TCSR_REGS_XPU3_SESR_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_SESR_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_SESR_OUT(v)      \
        out_dword(HWIO_TCSR_REGS_XPU3_SESR_ADDR,v)
#define HWIO_TCSR_REGS_XPU3_SESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_REGS_XPU3_SESR_ADDR,m,v,HWIO_TCSR_REGS_XPU3_SESR_IN)
#define HWIO_TCSR_REGS_XPU3_SESR_CLMULTI_BMSK                                   0x8
#define HWIO_TCSR_REGS_XPU3_SESR_CLMULTI_SHFT                                   0x3
#define HWIO_TCSR_REGS_XPU3_SESR_CFGMULTI_BMSK                                  0x4
#define HWIO_TCSR_REGS_XPU3_SESR_CFGMULTI_SHFT                                  0x2
#define HWIO_TCSR_REGS_XPU3_SESR_CLIENT_BMSK                                    0x2
#define HWIO_TCSR_REGS_XPU3_SESR_CLIENT_SHFT                                    0x1
#define HWIO_TCSR_REGS_XPU3_SESR_CFG_BMSK                                       0x1
#define HWIO_TCSR_REGS_XPU3_SESR_CFG_SHFT                                       0x0

#define HWIO_TCSR_REGS_XPU3_SESRRESTORE_ADDR                             (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x0000080c)
#define HWIO_TCSR_REGS_XPU3_SESRRESTORE_OFFS                             (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x0000080c)
#define HWIO_TCSR_REGS_XPU3_SESRRESTORE_RMSK                                    0xf
#define HWIO_TCSR_REGS_XPU3_SESRRESTORE_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_SESRRESTORE_ADDR, HWIO_TCSR_REGS_XPU3_SESRRESTORE_RMSK)
#define HWIO_TCSR_REGS_XPU3_SESRRESTORE_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_SESRRESTORE_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_SESRRESTORE_OUT(v)      \
        out_dword(HWIO_TCSR_REGS_XPU3_SESRRESTORE_ADDR,v)
#define HWIO_TCSR_REGS_XPU3_SESRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_REGS_XPU3_SESRRESTORE_ADDR,m,v,HWIO_TCSR_REGS_XPU3_SESRRESTORE_IN)
#define HWIO_TCSR_REGS_XPU3_SESRRESTORE_CLMULTI_BMSK                            0x8
#define HWIO_TCSR_REGS_XPU3_SESRRESTORE_CLMULTI_SHFT                            0x3
#define HWIO_TCSR_REGS_XPU3_SESRRESTORE_CFGMULTI_BMSK                           0x4
#define HWIO_TCSR_REGS_XPU3_SESRRESTORE_CFGMULTI_SHFT                           0x2
#define HWIO_TCSR_REGS_XPU3_SESRRESTORE_CLIENT_BMSK                             0x2
#define HWIO_TCSR_REGS_XPU3_SESRRESTORE_CLIENT_SHFT                             0x1
#define HWIO_TCSR_REGS_XPU3_SESRRESTORE_CFG_BMSK                                0x1
#define HWIO_TCSR_REGS_XPU3_SESRRESTORE_CFG_SHFT                                0x0

#define HWIO_TCSR_REGS_XPU3_SESYNR0_ADDR                                 (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00000810)
#define HWIO_TCSR_REGS_XPU3_SESYNR0_OFFS                                 (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00000810)
#define HWIO_TCSR_REGS_XPU3_SESYNR0_RMSK                                 0x67ffff0f
#define HWIO_TCSR_REGS_XPU3_SESYNR0_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_SESYNR0_ADDR, HWIO_TCSR_REGS_XPU3_SESYNR0_RMSK)
#define HWIO_TCSR_REGS_XPU3_SESYNR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_SESYNR0_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_SESYNR0_AC_BMSK                              0x40000000
#define HWIO_TCSR_REGS_XPU3_SESYNR0_AC_SHFT                                    0x1e
#define HWIO_TCSR_REGS_XPU3_SESYNR0_BURSTLEN_BMSK                        0x20000000
#define HWIO_TCSR_REGS_XPU3_SESYNR0_BURSTLEN_SHFT                              0x1d
#define HWIO_TCSR_REGS_XPU3_SESYNR0_ASIZE_BMSK                            0x7000000
#define HWIO_TCSR_REGS_XPU3_SESYNR0_ASIZE_SHFT                                 0x18
#define HWIO_TCSR_REGS_XPU3_SESYNR0_ALEN_BMSK                              0xff0000
#define HWIO_TCSR_REGS_XPU3_SESYNR0_ALEN_SHFT                                  0x10
#define HWIO_TCSR_REGS_XPU3_SESYNR0_QAD_BMSK                                 0xff00
#define HWIO_TCSR_REGS_XPU3_SESYNR0_QAD_SHFT                                    0x8
#define HWIO_TCSR_REGS_XPU3_SESYNR0_XPRIV_BMSK                                  0x8
#define HWIO_TCSR_REGS_XPU3_SESYNR0_XPRIV_SHFT                                  0x3
#define HWIO_TCSR_REGS_XPU3_SESYNR0_XINST_BMSK                                  0x4
#define HWIO_TCSR_REGS_XPU3_SESYNR0_XINST_SHFT                                  0x2
#define HWIO_TCSR_REGS_XPU3_SESYNR0_AWRITE_BMSK                                 0x2
#define HWIO_TCSR_REGS_XPU3_SESYNR0_AWRITE_SHFT                                 0x1
#define HWIO_TCSR_REGS_XPU3_SESYNR0_XPROTNS_BMSK                                0x1
#define HWIO_TCSR_REGS_XPU3_SESYNR0_XPROTNS_SHFT                                0x0

#define HWIO_TCSR_REGS_XPU3_SESYNR1_ADDR                                 (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00000814)
#define HWIO_TCSR_REGS_XPU3_SESYNR1_OFFS                                 (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00000814)
#define HWIO_TCSR_REGS_XPU3_SESYNR1_RMSK                                 0xffffffff
#define HWIO_TCSR_REGS_XPU3_SESYNR1_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_SESYNR1_ADDR, HWIO_TCSR_REGS_XPU3_SESYNR1_RMSK)
#define HWIO_TCSR_REGS_XPU3_SESYNR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_SESYNR1_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_SESYNR1_TID_BMSK                             0xff000000
#define HWIO_TCSR_REGS_XPU3_SESYNR1_TID_SHFT                                   0x18
#define HWIO_TCSR_REGS_XPU3_SESYNR1_VMID_BMSK                              0xff0000
#define HWIO_TCSR_REGS_XPU3_SESYNR1_VMID_SHFT                                  0x10
#define HWIO_TCSR_REGS_XPU3_SESYNR1_BID_BMSK                                 0xe000
#define HWIO_TCSR_REGS_XPU3_SESYNR1_BID_SHFT                                    0xd
#define HWIO_TCSR_REGS_XPU3_SESYNR1_PID_BMSK                                 0x1f00
#define HWIO_TCSR_REGS_XPU3_SESYNR1_PID_SHFT                                    0x8
#define HWIO_TCSR_REGS_XPU3_SESYNR1_MID_BMSK                                   0xff
#define HWIO_TCSR_REGS_XPU3_SESYNR1_MID_SHFT                                    0x0

#define HWIO_TCSR_REGS_XPU3_SESYNR2_ADDR                                 (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00000818)
#define HWIO_TCSR_REGS_XPU3_SESYNR2_OFFS                                 (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00000818)
#define HWIO_TCSR_REGS_XPU3_SESYNR2_RMSK                                 0xffffff87
#define HWIO_TCSR_REGS_XPU3_SESYNR2_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_SESYNR2_ADDR, HWIO_TCSR_REGS_XPU3_SESYNR2_RMSK)
#define HWIO_TCSR_REGS_XPU3_SESYNR2_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_SESYNR2_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_SESYNR2_BAR_BMSK                             0xc0000000
#define HWIO_TCSR_REGS_XPU3_SESYNR2_BAR_SHFT                                   0x1e
#define HWIO_TCSR_REGS_XPU3_SESYNR2_BURST_BMSK                           0x20000000
#define HWIO_TCSR_REGS_XPU3_SESYNR2_BURST_SHFT                                 0x1d
#define HWIO_TCSR_REGS_XPU3_SESYNR2_CACHEABLE_BMSK                       0x10000000
#define HWIO_TCSR_REGS_XPU3_SESYNR2_CACHEABLE_SHFT                             0x1c
#define HWIO_TCSR_REGS_XPU3_SESYNR2_DEVICE_BMSK                           0x8000000
#define HWIO_TCSR_REGS_XPU3_SESYNR2_DEVICE_SHFT                                0x1b
#define HWIO_TCSR_REGS_XPU3_SESYNR2_DEVICE_TYPE_BMSK                      0x6000000
#define HWIO_TCSR_REGS_XPU3_SESYNR2_DEVICE_TYPE_SHFT                           0x19
#define HWIO_TCSR_REGS_XPU3_SESYNR2_EARLYWRRESP_BMSK                      0x1000000
#define HWIO_TCSR_REGS_XPU3_SESYNR2_EARLYWRRESP_SHFT                           0x18
#define HWIO_TCSR_REGS_XPU3_SESYNR2_ERROR_BMSK                             0x800000
#define HWIO_TCSR_REGS_XPU3_SESYNR2_ERROR_SHFT                                 0x17
#define HWIO_TCSR_REGS_XPU3_SESYNR2_EXCLUSIVE_BMSK                         0x400000
#define HWIO_TCSR_REGS_XPU3_SESYNR2_EXCLUSIVE_SHFT                             0x16
#define HWIO_TCSR_REGS_XPU3_SESYNR2_FULL_BMSK                              0x200000
#define HWIO_TCSR_REGS_XPU3_SESYNR2_FULL_SHFT                                  0x15
#define HWIO_TCSR_REGS_XPU3_SESYNR2_SHARED_BMSK                            0x100000
#define HWIO_TCSR_REGS_XPU3_SESYNR2_SHARED_SHFT                                0x14
#define HWIO_TCSR_REGS_XPU3_SESYNR2_WRITETHROUGH_BMSK                       0x80000
#define HWIO_TCSR_REGS_XPU3_SESYNR2_WRITETHROUGH_SHFT                          0x13
#define HWIO_TCSR_REGS_XPU3_SESYNR2_INNERNOALLOCATE_BMSK                    0x40000
#define HWIO_TCSR_REGS_XPU3_SESYNR2_INNERNOALLOCATE_SHFT                       0x12
#define HWIO_TCSR_REGS_XPU3_SESYNR2_INNERCACHEABLE_BMSK                     0x20000
#define HWIO_TCSR_REGS_XPU3_SESYNR2_INNERCACHEABLE_SHFT                        0x11
#define HWIO_TCSR_REGS_XPU3_SESYNR2_INNERSHARED_BMSK                        0x10000
#define HWIO_TCSR_REGS_XPU3_SESYNR2_INNERSHARED_SHFT                           0x10
#define HWIO_TCSR_REGS_XPU3_SESYNR2_INNERTRANSIENT_BMSK                      0x8000
#define HWIO_TCSR_REGS_XPU3_SESYNR2_INNERTRANSIENT_SHFT                         0xf
#define HWIO_TCSR_REGS_XPU3_SESYNR2_INNERWRITETHROUGH_BMSK                   0x4000
#define HWIO_TCSR_REGS_XPU3_SESYNR2_INNERWRITETHROUGH_SHFT                      0xe
#define HWIO_TCSR_REGS_XPU3_SESYNR2_PORTMREL_BMSK                            0x2000
#define HWIO_TCSR_REGS_XPU3_SESYNR2_PORTMREL_SHFT                               0xd
#define HWIO_TCSR_REGS_XPU3_SESYNR2_ORDEREDRD_BMSK                           0x1000
#define HWIO_TCSR_REGS_XPU3_SESYNR2_ORDEREDRD_SHFT                              0xc
#define HWIO_TCSR_REGS_XPU3_SESYNR2_ORDEREDWR_BMSK                            0x800
#define HWIO_TCSR_REGS_XPU3_SESYNR2_ORDEREDWR_SHFT                              0xb
#define HWIO_TCSR_REGS_XPU3_SESYNR2_OOORD_BMSK                                0x400
#define HWIO_TCSR_REGS_XPU3_SESYNR2_OOORD_SHFT                                  0xa
#define HWIO_TCSR_REGS_XPU3_SESYNR2_OOOWR_BMSK                                0x200
#define HWIO_TCSR_REGS_XPU3_SESYNR2_OOOWR_SHFT                                  0x9
#define HWIO_TCSR_REGS_XPU3_SESYNR2_NOALLOCATE_BMSK                           0x100
#define HWIO_TCSR_REGS_XPU3_SESYNR2_NOALLOCATE_SHFT                             0x8
#define HWIO_TCSR_REGS_XPU3_SESYNR2_TRANSIENT_BMSK                             0x80
#define HWIO_TCSR_REGS_XPU3_SESYNR2_TRANSIENT_SHFT                              0x7
#define HWIO_TCSR_REGS_XPU3_SESYNR2_MEMTYPE_BMSK                                0x7
#define HWIO_TCSR_REGS_XPU3_SESYNR2_MEMTYPE_SHFT                                0x0

#define HWIO_TCSR_REGS_XPU3_SEAR1_ADDR                                   (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00000804)
#define HWIO_TCSR_REGS_XPU3_SEAR1_OFFS                                   (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00000804)
#define HWIO_TCSR_REGS_XPU3_SEAR1_RMSK                                   0xffffffff
#define HWIO_TCSR_REGS_XPU3_SEAR1_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_SEAR1_ADDR, HWIO_TCSR_REGS_XPU3_SEAR1_RMSK)
#define HWIO_TCSR_REGS_XPU3_SEAR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_SEAR1_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_SEAR1_ADDR_63_32_BMSK                        0xffffffff
#define HWIO_TCSR_REGS_XPU3_SEAR1_ADDR_63_32_SHFT                               0x0

#define HWIO_TCSR_REGS_XPU3_EAR0_ADDR                                    (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00000880)
#define HWIO_TCSR_REGS_XPU3_EAR0_OFFS                                    (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00000880)
#define HWIO_TCSR_REGS_XPU3_EAR0_RMSK                                    0xffffffff
#define HWIO_TCSR_REGS_XPU3_EAR0_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_EAR0_ADDR, HWIO_TCSR_REGS_XPU3_EAR0_RMSK)
#define HWIO_TCSR_REGS_XPU3_EAR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_EAR0_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_EAR0_ADDR_31_0_BMSK                          0xffffffff
#define HWIO_TCSR_REGS_XPU3_EAR0_ADDR_31_0_SHFT                                 0x0

#define HWIO_TCSR_REGS_XPU3_ESR_ADDR                                     (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00000888)
#define HWIO_TCSR_REGS_XPU3_ESR_OFFS                                     (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00000888)
#define HWIO_TCSR_REGS_XPU3_ESR_RMSK                                            0xf
#define HWIO_TCSR_REGS_XPU3_ESR_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_ESR_ADDR, HWIO_TCSR_REGS_XPU3_ESR_RMSK)
#define HWIO_TCSR_REGS_XPU3_ESR_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_ESR_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_ESR_OUT(v)      \
        out_dword(HWIO_TCSR_REGS_XPU3_ESR_ADDR,v)
#define HWIO_TCSR_REGS_XPU3_ESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_REGS_XPU3_ESR_ADDR,m,v,HWIO_TCSR_REGS_XPU3_ESR_IN)
#define HWIO_TCSR_REGS_XPU3_ESR_CLMULTI_BMSK                                    0x8
#define HWIO_TCSR_REGS_XPU3_ESR_CLMULTI_SHFT                                    0x3
#define HWIO_TCSR_REGS_XPU3_ESR_CFGMULTI_BMSK                                   0x4
#define HWIO_TCSR_REGS_XPU3_ESR_CFGMULTI_SHFT                                   0x2
#define HWIO_TCSR_REGS_XPU3_ESR_CLIENT_BMSK                                     0x2
#define HWIO_TCSR_REGS_XPU3_ESR_CLIENT_SHFT                                     0x1
#define HWIO_TCSR_REGS_XPU3_ESR_CFG_BMSK                                        0x1
#define HWIO_TCSR_REGS_XPU3_ESR_CFG_SHFT                                        0x0

#define HWIO_TCSR_REGS_XPU3_ESRRESTORE_ADDR                              (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x0000088c)
#define HWIO_TCSR_REGS_XPU3_ESRRESTORE_OFFS                              (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x0000088c)
#define HWIO_TCSR_REGS_XPU3_ESRRESTORE_RMSK                                     0xf
#define HWIO_TCSR_REGS_XPU3_ESRRESTORE_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_ESRRESTORE_ADDR, HWIO_TCSR_REGS_XPU3_ESRRESTORE_RMSK)
#define HWIO_TCSR_REGS_XPU3_ESRRESTORE_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_ESRRESTORE_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_ESRRESTORE_OUT(v)      \
        out_dword(HWIO_TCSR_REGS_XPU3_ESRRESTORE_ADDR,v)
#define HWIO_TCSR_REGS_XPU3_ESRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_REGS_XPU3_ESRRESTORE_ADDR,m,v,HWIO_TCSR_REGS_XPU3_ESRRESTORE_IN)
#define HWIO_TCSR_REGS_XPU3_ESRRESTORE_CLMULTI_BMSK                             0x8
#define HWIO_TCSR_REGS_XPU3_ESRRESTORE_CLMULTI_SHFT                             0x3
#define HWIO_TCSR_REGS_XPU3_ESRRESTORE_CFGMULTI_BMSK                            0x4
#define HWIO_TCSR_REGS_XPU3_ESRRESTORE_CFGMULTI_SHFT                            0x2
#define HWIO_TCSR_REGS_XPU3_ESRRESTORE_CLIENT_BMSK                              0x2
#define HWIO_TCSR_REGS_XPU3_ESRRESTORE_CLIENT_SHFT                              0x1
#define HWIO_TCSR_REGS_XPU3_ESRRESTORE_CFG_BMSK                                 0x1
#define HWIO_TCSR_REGS_XPU3_ESRRESTORE_CFG_SHFT                                 0x0

#define HWIO_TCSR_REGS_XPU3_ESYNR0_ADDR                                  (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00000890)
#define HWIO_TCSR_REGS_XPU3_ESYNR0_OFFS                                  (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00000890)
#define HWIO_TCSR_REGS_XPU3_ESYNR0_RMSK                                  0x67ffff0f
#define HWIO_TCSR_REGS_XPU3_ESYNR0_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_ESYNR0_ADDR, HWIO_TCSR_REGS_XPU3_ESYNR0_RMSK)
#define HWIO_TCSR_REGS_XPU3_ESYNR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_ESYNR0_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_ESYNR0_AC_BMSK                               0x40000000
#define HWIO_TCSR_REGS_XPU3_ESYNR0_AC_SHFT                                     0x1e
#define HWIO_TCSR_REGS_XPU3_ESYNR0_BURSTLEN_BMSK                         0x20000000
#define HWIO_TCSR_REGS_XPU3_ESYNR0_BURSTLEN_SHFT                               0x1d
#define HWIO_TCSR_REGS_XPU3_ESYNR0_ASIZE_BMSK                             0x7000000
#define HWIO_TCSR_REGS_XPU3_ESYNR0_ASIZE_SHFT                                  0x18
#define HWIO_TCSR_REGS_XPU3_ESYNR0_ALEN_BMSK                               0xff0000
#define HWIO_TCSR_REGS_XPU3_ESYNR0_ALEN_SHFT                                   0x10
#define HWIO_TCSR_REGS_XPU3_ESYNR0_QAD_BMSK                                  0xff00
#define HWIO_TCSR_REGS_XPU3_ESYNR0_QAD_SHFT                                     0x8
#define HWIO_TCSR_REGS_XPU3_ESYNR0_XPRIV_BMSK                                   0x8
#define HWIO_TCSR_REGS_XPU3_ESYNR0_XPRIV_SHFT                                   0x3
#define HWIO_TCSR_REGS_XPU3_ESYNR0_XINST_BMSK                                   0x4
#define HWIO_TCSR_REGS_XPU3_ESYNR0_XINST_SHFT                                   0x2
#define HWIO_TCSR_REGS_XPU3_ESYNR0_AWRITE_BMSK                                  0x2
#define HWIO_TCSR_REGS_XPU3_ESYNR0_AWRITE_SHFT                                  0x1
#define HWIO_TCSR_REGS_XPU3_ESYNR0_XPROTNS_BMSK                                 0x1
#define HWIO_TCSR_REGS_XPU3_ESYNR0_XPROTNS_SHFT                                 0x0

#define HWIO_TCSR_REGS_XPU3_ESYNR1_ADDR                                  (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00000894)
#define HWIO_TCSR_REGS_XPU3_ESYNR1_OFFS                                  (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00000894)
#define HWIO_TCSR_REGS_XPU3_ESYNR1_RMSK                                  0xffffffff
#define HWIO_TCSR_REGS_XPU3_ESYNR1_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_ESYNR1_ADDR, HWIO_TCSR_REGS_XPU3_ESYNR1_RMSK)
#define HWIO_TCSR_REGS_XPU3_ESYNR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_ESYNR1_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_ESYNR1_TID_BMSK                              0xff000000
#define HWIO_TCSR_REGS_XPU3_ESYNR1_TID_SHFT                                    0x18
#define HWIO_TCSR_REGS_XPU3_ESYNR1_VMID_BMSK                               0xff0000
#define HWIO_TCSR_REGS_XPU3_ESYNR1_VMID_SHFT                                   0x10
#define HWIO_TCSR_REGS_XPU3_ESYNR1_BID_BMSK                                  0xe000
#define HWIO_TCSR_REGS_XPU3_ESYNR1_BID_SHFT                                     0xd
#define HWIO_TCSR_REGS_XPU3_ESYNR1_PID_BMSK                                  0x1f00
#define HWIO_TCSR_REGS_XPU3_ESYNR1_PID_SHFT                                     0x8
#define HWIO_TCSR_REGS_XPU3_ESYNR1_MID_BMSK                                    0xff
#define HWIO_TCSR_REGS_XPU3_ESYNR1_MID_SHFT                                     0x0

#define HWIO_TCSR_REGS_XPU3_ESYNR2_ADDR                                  (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00000898)
#define HWIO_TCSR_REGS_XPU3_ESYNR2_OFFS                                  (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00000898)
#define HWIO_TCSR_REGS_XPU3_ESYNR2_RMSK                                  0xffffff87
#define HWIO_TCSR_REGS_XPU3_ESYNR2_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_ESYNR2_ADDR, HWIO_TCSR_REGS_XPU3_ESYNR2_RMSK)
#define HWIO_TCSR_REGS_XPU3_ESYNR2_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_ESYNR2_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_ESYNR2_BAR_BMSK                              0xc0000000
#define HWIO_TCSR_REGS_XPU3_ESYNR2_BAR_SHFT                                    0x1e
#define HWIO_TCSR_REGS_XPU3_ESYNR2_BURST_BMSK                            0x20000000
#define HWIO_TCSR_REGS_XPU3_ESYNR2_BURST_SHFT                                  0x1d
#define HWIO_TCSR_REGS_XPU3_ESYNR2_CACHEABLE_BMSK                        0x10000000
#define HWIO_TCSR_REGS_XPU3_ESYNR2_CACHEABLE_SHFT                              0x1c
#define HWIO_TCSR_REGS_XPU3_ESYNR2_DEVICE_BMSK                            0x8000000
#define HWIO_TCSR_REGS_XPU3_ESYNR2_DEVICE_SHFT                                 0x1b
#define HWIO_TCSR_REGS_XPU3_ESYNR2_DEVICE_TYPE_BMSK                       0x6000000
#define HWIO_TCSR_REGS_XPU3_ESYNR2_DEVICE_TYPE_SHFT                            0x19
#define HWIO_TCSR_REGS_XPU3_ESYNR2_EARLYWRRESP_BMSK                       0x1000000
#define HWIO_TCSR_REGS_XPU3_ESYNR2_EARLYWRRESP_SHFT                            0x18
#define HWIO_TCSR_REGS_XPU3_ESYNR2_ERROR_BMSK                              0x800000
#define HWIO_TCSR_REGS_XPU3_ESYNR2_ERROR_SHFT                                  0x17
#define HWIO_TCSR_REGS_XPU3_ESYNR2_EXCLUSIVE_BMSK                          0x400000
#define HWIO_TCSR_REGS_XPU3_ESYNR2_EXCLUSIVE_SHFT                              0x16
#define HWIO_TCSR_REGS_XPU3_ESYNR2_FULL_BMSK                               0x200000
#define HWIO_TCSR_REGS_XPU3_ESYNR2_FULL_SHFT                                   0x15
#define HWIO_TCSR_REGS_XPU3_ESYNR2_SHARED_BMSK                             0x100000
#define HWIO_TCSR_REGS_XPU3_ESYNR2_SHARED_SHFT                                 0x14
#define HWIO_TCSR_REGS_XPU3_ESYNR2_WRITETHROUGH_BMSK                        0x80000
#define HWIO_TCSR_REGS_XPU3_ESYNR2_WRITETHROUGH_SHFT                           0x13
#define HWIO_TCSR_REGS_XPU3_ESYNR2_INNERNOALLOCATE_BMSK                     0x40000
#define HWIO_TCSR_REGS_XPU3_ESYNR2_INNERNOALLOCATE_SHFT                        0x12
#define HWIO_TCSR_REGS_XPU3_ESYNR2_INNERCACHEABLE_BMSK                      0x20000
#define HWIO_TCSR_REGS_XPU3_ESYNR2_INNERCACHEABLE_SHFT                         0x11
#define HWIO_TCSR_REGS_XPU3_ESYNR2_INNERSHARED_BMSK                         0x10000
#define HWIO_TCSR_REGS_XPU3_ESYNR2_INNERSHARED_SHFT                            0x10
#define HWIO_TCSR_REGS_XPU3_ESYNR2_INNERTRANSIENT_BMSK                       0x8000
#define HWIO_TCSR_REGS_XPU3_ESYNR2_INNERTRANSIENT_SHFT                          0xf
#define HWIO_TCSR_REGS_XPU3_ESYNR2_INNERWRITETHROUGH_BMSK                    0x4000
#define HWIO_TCSR_REGS_XPU3_ESYNR2_INNERWRITETHROUGH_SHFT                       0xe
#define HWIO_TCSR_REGS_XPU3_ESYNR2_PORTMREL_BMSK                             0x2000
#define HWIO_TCSR_REGS_XPU3_ESYNR2_PORTMREL_SHFT                                0xd
#define HWIO_TCSR_REGS_XPU3_ESYNR2_ORDEREDRD_BMSK                            0x1000
#define HWIO_TCSR_REGS_XPU3_ESYNR2_ORDEREDRD_SHFT                               0xc
#define HWIO_TCSR_REGS_XPU3_ESYNR2_ORDEREDWR_BMSK                             0x800
#define HWIO_TCSR_REGS_XPU3_ESYNR2_ORDEREDWR_SHFT                               0xb
#define HWIO_TCSR_REGS_XPU3_ESYNR2_OOORD_BMSK                                 0x400
#define HWIO_TCSR_REGS_XPU3_ESYNR2_OOORD_SHFT                                   0xa
#define HWIO_TCSR_REGS_XPU3_ESYNR2_OOOWR_BMSK                                 0x200
#define HWIO_TCSR_REGS_XPU3_ESYNR2_OOOWR_SHFT                                   0x9
#define HWIO_TCSR_REGS_XPU3_ESYNR2_NOALLOCATE_BMSK                            0x100
#define HWIO_TCSR_REGS_XPU3_ESYNR2_NOALLOCATE_SHFT                              0x8
#define HWIO_TCSR_REGS_XPU3_ESYNR2_TRANSIENT_BMSK                              0x80
#define HWIO_TCSR_REGS_XPU3_ESYNR2_TRANSIENT_SHFT                               0x7
#define HWIO_TCSR_REGS_XPU3_ESYNR2_MEMTYPE_BMSK                                 0x7
#define HWIO_TCSR_REGS_XPU3_ESYNR2_MEMTYPE_SHFT                                 0x0

#define HWIO_TCSR_REGS_XPU3_EAR1_ADDR                                    (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00000884)
#define HWIO_TCSR_REGS_XPU3_EAR1_OFFS                                    (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00000884)
#define HWIO_TCSR_REGS_XPU3_EAR1_RMSK                                    0xffffffff
#define HWIO_TCSR_REGS_XPU3_EAR1_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_EAR1_ADDR, HWIO_TCSR_REGS_XPU3_EAR1_RMSK)
#define HWIO_TCSR_REGS_XPU3_EAR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_EAR1_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_EAR1_ADDR_63_32_BMSK                         0xffffffff
#define HWIO_TCSR_REGS_XPU3_EAR1_ADDR_63_32_SHFT                                0x0

#define HWIO_TCSR_REGS_XPU3_QAD0_EAR0_ADDR                               (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00000880)
#define HWIO_TCSR_REGS_XPU3_QAD0_EAR0_OFFS                               (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00000880)
#define HWIO_TCSR_REGS_XPU3_QAD0_EAR0_RMSK                               0xffffffff
#define HWIO_TCSR_REGS_XPU3_QAD0_EAR0_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD0_EAR0_ADDR, HWIO_TCSR_REGS_XPU3_QAD0_EAR0_RMSK)
#define HWIO_TCSR_REGS_XPU3_QAD0_EAR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD0_EAR0_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_QAD0_EAR0_ADDR_31_0_BMSK                     0xffffffff
#define HWIO_TCSR_REGS_XPU3_QAD0_EAR0_ADDR_31_0_SHFT                            0x0

#define HWIO_TCSR_REGS_XPU3_QAD0_ESR_ADDR                                (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00000888)
#define HWIO_TCSR_REGS_XPU3_QAD0_ESR_OFFS                                (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00000888)
#define HWIO_TCSR_REGS_XPU3_QAD0_ESR_RMSK                                       0xf
#define HWIO_TCSR_REGS_XPU3_QAD0_ESR_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD0_ESR_ADDR, HWIO_TCSR_REGS_XPU3_QAD0_ESR_RMSK)
#define HWIO_TCSR_REGS_XPU3_QAD0_ESR_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD0_ESR_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_QAD0_ESR_OUT(v)      \
        out_dword(HWIO_TCSR_REGS_XPU3_QAD0_ESR_ADDR,v)
#define HWIO_TCSR_REGS_XPU3_QAD0_ESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_REGS_XPU3_QAD0_ESR_ADDR,m,v,HWIO_TCSR_REGS_XPU3_QAD0_ESR_IN)
#define HWIO_TCSR_REGS_XPU3_QAD0_ESR_CLMULTI_BMSK                               0x8
#define HWIO_TCSR_REGS_XPU3_QAD0_ESR_CLMULTI_SHFT                               0x3
#define HWIO_TCSR_REGS_XPU3_QAD0_ESR_CFGMULTI_BMSK                              0x4
#define HWIO_TCSR_REGS_XPU3_QAD0_ESR_CFGMULTI_SHFT                              0x2
#define HWIO_TCSR_REGS_XPU3_QAD0_ESR_CLIENT_BMSK                                0x2
#define HWIO_TCSR_REGS_XPU3_QAD0_ESR_CLIENT_SHFT                                0x1
#define HWIO_TCSR_REGS_XPU3_QAD0_ESR_CFG_BMSK                                   0x1
#define HWIO_TCSR_REGS_XPU3_QAD0_ESR_CFG_SHFT                                   0x0

#define HWIO_TCSR_REGS_XPU3_QAD0_ESRRESTORE_ADDR                         (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x0000088c)
#define HWIO_TCSR_REGS_XPU3_QAD0_ESRRESTORE_OFFS                         (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x0000088c)
#define HWIO_TCSR_REGS_XPU3_QAD0_ESRRESTORE_RMSK                                0xf
#define HWIO_TCSR_REGS_XPU3_QAD0_ESRRESTORE_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD0_ESRRESTORE_ADDR, HWIO_TCSR_REGS_XPU3_QAD0_ESRRESTORE_RMSK)
#define HWIO_TCSR_REGS_XPU3_QAD0_ESRRESTORE_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD0_ESRRESTORE_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_QAD0_ESRRESTORE_OUT(v)      \
        out_dword(HWIO_TCSR_REGS_XPU3_QAD0_ESRRESTORE_ADDR,v)
#define HWIO_TCSR_REGS_XPU3_QAD0_ESRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_REGS_XPU3_QAD0_ESRRESTORE_ADDR,m,v,HWIO_TCSR_REGS_XPU3_QAD0_ESRRESTORE_IN)
#define HWIO_TCSR_REGS_XPU3_QAD0_ESRRESTORE_CLMULTI_BMSK                        0x8
#define HWIO_TCSR_REGS_XPU3_QAD0_ESRRESTORE_CLMULTI_SHFT                        0x3
#define HWIO_TCSR_REGS_XPU3_QAD0_ESRRESTORE_CFGMULTI_BMSK                       0x4
#define HWIO_TCSR_REGS_XPU3_QAD0_ESRRESTORE_CFGMULTI_SHFT                       0x2
#define HWIO_TCSR_REGS_XPU3_QAD0_ESRRESTORE_CLIENT_BMSK                         0x2
#define HWIO_TCSR_REGS_XPU3_QAD0_ESRRESTORE_CLIENT_SHFT                         0x1
#define HWIO_TCSR_REGS_XPU3_QAD0_ESRRESTORE_CFG_BMSK                            0x1
#define HWIO_TCSR_REGS_XPU3_QAD0_ESRRESTORE_CFG_SHFT                            0x0

#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR0_ADDR                             (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00000890)
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR0_OFFS                             (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00000890)
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR0_RMSK                             0x67ffff0f
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR0_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD0_ESYNR0_ADDR, HWIO_TCSR_REGS_XPU3_QAD0_ESYNR0_RMSK)
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD0_ESYNR0_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR0_AC_BMSK                          0x40000000
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR0_AC_SHFT                                0x1e
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR0_BURSTLEN_BMSK                    0x20000000
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR0_BURSTLEN_SHFT                          0x1d
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR0_ASIZE_BMSK                        0x7000000
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR0_ASIZE_SHFT                             0x18
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR0_ALEN_BMSK                          0xff0000
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR0_ALEN_SHFT                              0x10
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR0_QAD_BMSK                             0xff00
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR0_QAD_SHFT                                0x8
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR0_XPRIV_BMSK                              0x8
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR0_XPRIV_SHFT                              0x3
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR0_XINST_BMSK                              0x4
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR0_XINST_SHFT                              0x2
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR0_AWRITE_BMSK                             0x2
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR0_AWRITE_SHFT                             0x1
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR0_XPROTNS_BMSK                            0x1
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR0_XPROTNS_SHFT                            0x0

#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR1_ADDR                             (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00000894)
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR1_OFFS                             (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00000894)
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR1_RMSK                             0xffffffff
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR1_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD0_ESYNR1_ADDR, HWIO_TCSR_REGS_XPU3_QAD0_ESYNR1_RMSK)
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD0_ESYNR1_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR1_TID_BMSK                         0xff000000
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR1_TID_SHFT                               0x18
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR1_VMID_BMSK                          0xff0000
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR1_VMID_SHFT                              0x10
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR1_BID_BMSK                             0xe000
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR1_BID_SHFT                                0xd
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR1_PID_BMSK                             0x1f00
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR1_PID_SHFT                                0x8
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR1_MID_BMSK                               0xff
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR1_MID_SHFT                                0x0

#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_ADDR                             (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00000898)
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_OFFS                             (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00000898)
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_RMSK                             0xffffff87
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_ADDR, HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_RMSK)
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_BAR_BMSK                         0xc0000000
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_BAR_SHFT                               0x1e
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_BURST_BMSK                       0x20000000
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_BURST_SHFT                             0x1d
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_CACHEABLE_BMSK                   0x10000000
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_CACHEABLE_SHFT                         0x1c
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_DEVICE_BMSK                       0x8000000
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_DEVICE_SHFT                            0x1b
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_DEVICE_TYPE_BMSK                  0x6000000
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_DEVICE_TYPE_SHFT                       0x19
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_EARLYWRRESP_BMSK                  0x1000000
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_EARLYWRRESP_SHFT                       0x18
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_ERROR_BMSK                         0x800000
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_ERROR_SHFT                             0x17
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_EXCLUSIVE_BMSK                     0x400000
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_EXCLUSIVE_SHFT                         0x16
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_FULL_BMSK                          0x200000
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_FULL_SHFT                              0x15
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_SHARED_BMSK                        0x100000
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_SHARED_SHFT                            0x14
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_WRITETHROUGH_BMSK                   0x80000
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_WRITETHROUGH_SHFT                      0x13
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_INNERNOALLOCATE_BMSK                0x40000
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_INNERNOALLOCATE_SHFT                   0x12
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_INNERCACHEABLE_BMSK                 0x20000
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_INNERCACHEABLE_SHFT                    0x11
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_INNERSHARED_BMSK                    0x10000
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_INNERSHARED_SHFT                       0x10
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_INNERTRANSIENT_BMSK                  0x8000
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_INNERTRANSIENT_SHFT                     0xf
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_INNERWRITETHROUGH_BMSK               0x4000
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_INNERWRITETHROUGH_SHFT                  0xe
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_PORTMREL_BMSK                        0x2000
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_PORTMREL_SHFT                           0xd
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_ORDEREDRD_BMSK                       0x1000
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_ORDEREDRD_SHFT                          0xc
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_ORDEREDWR_BMSK                        0x800
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_ORDEREDWR_SHFT                          0xb
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_OOORD_BMSK                            0x400
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_OOORD_SHFT                              0xa
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_OOOWR_BMSK                            0x200
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_OOOWR_SHFT                              0x9
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_NOALLOCATE_BMSK                       0x100
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_NOALLOCATE_SHFT                         0x8
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_TRANSIENT_BMSK                         0x80
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_TRANSIENT_SHFT                          0x7
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_MEMTYPE_BMSK                            0x7
#define HWIO_TCSR_REGS_XPU3_QAD0_ESYNR2_MEMTYPE_SHFT                            0x0

#define HWIO_TCSR_REGS_XPU3_QAD0_EAR1_ADDR                               (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00000884)
#define HWIO_TCSR_REGS_XPU3_QAD0_EAR1_OFFS                               (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00000884)
#define HWIO_TCSR_REGS_XPU3_QAD0_EAR1_RMSK                               0xffffffff
#define HWIO_TCSR_REGS_XPU3_QAD0_EAR1_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD0_EAR1_ADDR, HWIO_TCSR_REGS_XPU3_QAD0_EAR1_RMSK)
#define HWIO_TCSR_REGS_XPU3_QAD0_EAR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD0_EAR1_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_QAD0_EAR1_ADDR_63_32_BMSK                    0xffffffff
#define HWIO_TCSR_REGS_XPU3_QAD0_EAR1_ADDR_63_32_SHFT                           0x0

#define HWIO_TCSR_REGS_XPU3_QAD1_EAR0_ADDR                               (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00000880)
#define HWIO_TCSR_REGS_XPU3_QAD1_EAR0_OFFS                               (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00000880)
#define HWIO_TCSR_REGS_XPU3_QAD1_EAR0_RMSK                               0xffffffff
#define HWIO_TCSR_REGS_XPU3_QAD1_EAR0_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD1_EAR0_ADDR, HWIO_TCSR_REGS_XPU3_QAD1_EAR0_RMSK)
#define HWIO_TCSR_REGS_XPU3_QAD1_EAR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD1_EAR0_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_QAD1_EAR0_ADDR_31_0_BMSK                     0xffffffff
#define HWIO_TCSR_REGS_XPU3_QAD1_EAR0_ADDR_31_0_SHFT                            0x0

#define HWIO_TCSR_REGS_XPU3_QAD1_ESR_ADDR                                (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00000888)
#define HWIO_TCSR_REGS_XPU3_QAD1_ESR_OFFS                                (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00000888)
#define HWIO_TCSR_REGS_XPU3_QAD1_ESR_RMSK                                       0xf
#define HWIO_TCSR_REGS_XPU3_QAD1_ESR_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD1_ESR_ADDR, HWIO_TCSR_REGS_XPU3_QAD1_ESR_RMSK)
#define HWIO_TCSR_REGS_XPU3_QAD1_ESR_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD1_ESR_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_QAD1_ESR_OUT(v)      \
        out_dword(HWIO_TCSR_REGS_XPU3_QAD1_ESR_ADDR,v)
#define HWIO_TCSR_REGS_XPU3_QAD1_ESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_REGS_XPU3_QAD1_ESR_ADDR,m,v,HWIO_TCSR_REGS_XPU3_QAD1_ESR_IN)
#define HWIO_TCSR_REGS_XPU3_QAD1_ESR_CLMULTI_BMSK                               0x8
#define HWIO_TCSR_REGS_XPU3_QAD1_ESR_CLMULTI_SHFT                               0x3
#define HWIO_TCSR_REGS_XPU3_QAD1_ESR_CFGMULTI_BMSK                              0x4
#define HWIO_TCSR_REGS_XPU3_QAD1_ESR_CFGMULTI_SHFT                              0x2
#define HWIO_TCSR_REGS_XPU3_QAD1_ESR_CLIENT_BMSK                                0x2
#define HWIO_TCSR_REGS_XPU3_QAD1_ESR_CLIENT_SHFT                                0x1
#define HWIO_TCSR_REGS_XPU3_QAD1_ESR_CFG_BMSK                                   0x1
#define HWIO_TCSR_REGS_XPU3_QAD1_ESR_CFG_SHFT                                   0x0

#define HWIO_TCSR_REGS_XPU3_QAD1_ESRRESTORE_ADDR                         (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x0000088c)
#define HWIO_TCSR_REGS_XPU3_QAD1_ESRRESTORE_OFFS                         (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x0000088c)
#define HWIO_TCSR_REGS_XPU3_QAD1_ESRRESTORE_RMSK                                0xf
#define HWIO_TCSR_REGS_XPU3_QAD1_ESRRESTORE_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD1_ESRRESTORE_ADDR, HWIO_TCSR_REGS_XPU3_QAD1_ESRRESTORE_RMSK)
#define HWIO_TCSR_REGS_XPU3_QAD1_ESRRESTORE_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD1_ESRRESTORE_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_QAD1_ESRRESTORE_OUT(v)      \
        out_dword(HWIO_TCSR_REGS_XPU3_QAD1_ESRRESTORE_ADDR,v)
#define HWIO_TCSR_REGS_XPU3_QAD1_ESRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_REGS_XPU3_QAD1_ESRRESTORE_ADDR,m,v,HWIO_TCSR_REGS_XPU3_QAD1_ESRRESTORE_IN)
#define HWIO_TCSR_REGS_XPU3_QAD1_ESRRESTORE_CLMULTI_BMSK                        0x8
#define HWIO_TCSR_REGS_XPU3_QAD1_ESRRESTORE_CLMULTI_SHFT                        0x3
#define HWIO_TCSR_REGS_XPU3_QAD1_ESRRESTORE_CFGMULTI_BMSK                       0x4
#define HWIO_TCSR_REGS_XPU3_QAD1_ESRRESTORE_CFGMULTI_SHFT                       0x2
#define HWIO_TCSR_REGS_XPU3_QAD1_ESRRESTORE_CLIENT_BMSK                         0x2
#define HWIO_TCSR_REGS_XPU3_QAD1_ESRRESTORE_CLIENT_SHFT                         0x1
#define HWIO_TCSR_REGS_XPU3_QAD1_ESRRESTORE_CFG_BMSK                            0x1
#define HWIO_TCSR_REGS_XPU3_QAD1_ESRRESTORE_CFG_SHFT                            0x0

#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR0_ADDR                             (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00000890)
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR0_OFFS                             (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00000890)
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR0_RMSK                             0x67ffff0f
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR0_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD1_ESYNR0_ADDR, HWIO_TCSR_REGS_XPU3_QAD1_ESYNR0_RMSK)
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD1_ESYNR0_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR0_AC_BMSK                          0x40000000
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR0_AC_SHFT                                0x1e
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR0_BURSTLEN_BMSK                    0x20000000
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR0_BURSTLEN_SHFT                          0x1d
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR0_ASIZE_BMSK                        0x7000000
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR0_ASIZE_SHFT                             0x18
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR0_ALEN_BMSK                          0xff0000
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR0_ALEN_SHFT                              0x10
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR0_QAD_BMSK                             0xff00
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR0_QAD_SHFT                                0x8
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR0_XPRIV_BMSK                              0x8
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR0_XPRIV_SHFT                              0x3
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR0_XINST_BMSK                              0x4
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR0_XINST_SHFT                              0x2
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR0_AWRITE_BMSK                             0x2
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR0_AWRITE_SHFT                             0x1
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR0_XPROTNS_BMSK                            0x1
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR0_XPROTNS_SHFT                            0x0

#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR1_ADDR                             (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00000894)
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR1_OFFS                             (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00000894)
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR1_RMSK                             0xffffffff
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR1_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD1_ESYNR1_ADDR, HWIO_TCSR_REGS_XPU3_QAD1_ESYNR1_RMSK)
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD1_ESYNR1_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR1_TID_BMSK                         0xff000000
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR1_TID_SHFT                               0x18
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR1_VMID_BMSK                          0xff0000
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR1_VMID_SHFT                              0x10
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR1_BID_BMSK                             0xe000
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR1_BID_SHFT                                0xd
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR1_PID_BMSK                             0x1f00
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR1_PID_SHFT                                0x8
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR1_MID_BMSK                               0xff
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR1_MID_SHFT                                0x0

#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_ADDR                             (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00000898)
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_OFFS                             (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00000898)
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_RMSK                             0xffffff87
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_ADDR, HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_RMSK)
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_BAR_BMSK                         0xc0000000
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_BAR_SHFT                               0x1e
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_BURST_BMSK                       0x20000000
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_BURST_SHFT                             0x1d
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_CACHEABLE_BMSK                   0x10000000
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_CACHEABLE_SHFT                         0x1c
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_DEVICE_BMSK                       0x8000000
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_DEVICE_SHFT                            0x1b
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_DEVICE_TYPE_BMSK                  0x6000000
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_DEVICE_TYPE_SHFT                       0x19
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_EARLYWRRESP_BMSK                  0x1000000
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_EARLYWRRESP_SHFT                       0x18
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_ERROR_BMSK                         0x800000
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_ERROR_SHFT                             0x17
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_EXCLUSIVE_BMSK                     0x400000
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_EXCLUSIVE_SHFT                         0x16
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_FULL_BMSK                          0x200000
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_FULL_SHFT                              0x15
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_SHARED_BMSK                        0x100000
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_SHARED_SHFT                            0x14
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_WRITETHROUGH_BMSK                   0x80000
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_WRITETHROUGH_SHFT                      0x13
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_INNERNOALLOCATE_BMSK                0x40000
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_INNERNOALLOCATE_SHFT                   0x12
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_INNERCACHEABLE_BMSK                 0x20000
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_INNERCACHEABLE_SHFT                    0x11
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_INNERSHARED_BMSK                    0x10000
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_INNERSHARED_SHFT                       0x10
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_INNERTRANSIENT_BMSK                  0x8000
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_INNERTRANSIENT_SHFT                     0xf
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_INNERWRITETHROUGH_BMSK               0x4000
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_INNERWRITETHROUGH_SHFT                  0xe
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_PORTMREL_BMSK                        0x2000
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_PORTMREL_SHFT                           0xd
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_ORDEREDRD_BMSK                       0x1000
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_ORDEREDRD_SHFT                          0xc
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_ORDEREDWR_BMSK                        0x800
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_ORDEREDWR_SHFT                          0xb
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_OOORD_BMSK                            0x400
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_OOORD_SHFT                              0xa
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_OOOWR_BMSK                            0x200
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_OOOWR_SHFT                              0x9
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_NOALLOCATE_BMSK                       0x100
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_NOALLOCATE_SHFT                         0x8
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_TRANSIENT_BMSK                         0x80
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_TRANSIENT_SHFT                          0x7
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_MEMTYPE_BMSK                            0x7
#define HWIO_TCSR_REGS_XPU3_QAD1_ESYNR2_MEMTYPE_SHFT                            0x0

#define HWIO_TCSR_REGS_XPU3_QAD1_EAR1_ADDR                               (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00000884)
#define HWIO_TCSR_REGS_XPU3_QAD1_EAR1_OFFS                               (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00000884)
#define HWIO_TCSR_REGS_XPU3_QAD1_EAR1_RMSK                               0xffffffff
#define HWIO_TCSR_REGS_XPU3_QAD1_EAR1_IN          \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD1_EAR1_ADDR, HWIO_TCSR_REGS_XPU3_QAD1_EAR1_RMSK)
#define HWIO_TCSR_REGS_XPU3_QAD1_EAR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_QAD1_EAR1_ADDR, m)
#define HWIO_TCSR_REGS_XPU3_QAD1_EAR1_ADDR_63_32_BMSK                    0xffffffff
#define HWIO_TCSR_REGS_XPU3_QAD1_EAR1_ADDR_63_32_SHFT                           0x0

#define HWIO_TCSR_REGS_XPU3_RGN_OWNERSTATUSr_ADDR(r)                     (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00000900 + 0x4 * (r))
#define HWIO_TCSR_REGS_XPU3_RGN_OWNERSTATUSr_OFFS(r)                     (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00000900 + 0x4 * (r))
#define HWIO_TCSR_REGS_XPU3_RGN_OWNERSTATUSr_RMSK                        0xffffffff
#define HWIO_TCSR_REGS_XPU3_RGN_OWNERSTATUSr_MAXr                                 0
#define HWIO_TCSR_REGS_XPU3_RGN_OWNERSTATUSr_INI(r)        \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_RGN_OWNERSTATUSr_ADDR(r), HWIO_TCSR_REGS_XPU3_RGN_OWNERSTATUSr_RMSK)
#define HWIO_TCSR_REGS_XPU3_RGN_OWNERSTATUSr_INMI(r,mask)    \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_RGN_OWNERSTATUSr_ADDR(r), mask)
#define HWIO_TCSR_REGS_XPU3_RGN_OWNERSTATUSr_RGOWNERSTATUS_BMSK          0xffffffff
#define HWIO_TCSR_REGS_XPU3_RGN_OWNERSTATUSr_RGOWNERSTATUS_SHFT                 0x0

#define HWIO_TCSR_REGS_XPU3_RGN_OWNERSTATUSs_ADDR(s)                     (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00000900 + 0x4 * (s))
#define HWIO_TCSR_REGS_XPU3_RGN_OWNERSTATUSs_OFFS(s)                     (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00000900 + 0x4 * (s))
#define HWIO_TCSR_REGS_XPU3_RGN_OWNERSTATUSs_RMSK                            0xffff
#define HWIO_TCSR_REGS_XPU3_RGN_OWNERSTATUSs_MAXs                                 1
#define HWIO_TCSR_REGS_XPU3_RGN_OWNERSTATUSs_INI(s)        \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_RGN_OWNERSTATUSs_ADDR(s), HWIO_TCSR_REGS_XPU3_RGN_OWNERSTATUSs_RMSK)
#define HWIO_TCSR_REGS_XPU3_RGN_OWNERSTATUSs_INMI(s,mask)    \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_RGN_OWNERSTATUSs_ADDR(s), mask)
#define HWIO_TCSR_REGS_XPU3_RGN_OWNERSTATUSs_RGOWNERSTATUS_BMSK              0xffff
#define HWIO_TCSR_REGS_XPU3_RGN_OWNERSTATUSs_RGOWNERSTATUS_SHFT                 0x0

#define HWIO_TCSR_REGS_XPU3_RGn_GCR0_ADDR(n)                             (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00001000 + 0x80 * (n))
#define HWIO_TCSR_REGS_XPU3_RGn_GCR0_OFFS(n)                             (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00001000 + 0x80 * (n))
#define HWIO_TCSR_REGS_XPU3_RGn_GCR0_RMSK                                     0x107
#define HWIO_TCSR_REGS_XPU3_RGn_GCR0_MAXn                                        47
#define HWIO_TCSR_REGS_XPU3_RGn_GCR0_INI(n)        \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_RGn_GCR0_ADDR(n), HWIO_TCSR_REGS_XPU3_RGn_GCR0_RMSK)
#define HWIO_TCSR_REGS_XPU3_RGn_GCR0_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_RGn_GCR0_ADDR(n), mask)
#define HWIO_TCSR_REGS_XPU3_RGn_GCR0_OUTI(n,val)    \
        out_dword(HWIO_TCSR_REGS_XPU3_RGn_GCR0_ADDR(n),val)
#define HWIO_TCSR_REGS_XPU3_RGn_GCR0_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_REGS_XPU3_RGn_GCR0_ADDR(n),mask,val,HWIO_TCSR_REGS_XPU3_RGn_GCR0_INI(n))
#define HWIO_TCSR_REGS_XPU3_RGn_GCR0_RG_SEC_APPS_BMSK                         0x100
#define HWIO_TCSR_REGS_XPU3_RGn_GCR0_RG_SEC_APPS_SHFT                           0x8
#define HWIO_TCSR_REGS_XPU3_RGn_GCR0_RG_OWNER_BMSK                              0x7
#define HWIO_TCSR_REGS_XPU3_RGn_GCR0_RG_OWNER_SHFT                              0x0

#define HWIO_TCSR_REGS_XPU3_RGn_CR0_ADDR(n)                              (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00001010 + 0x80 * (n))
#define HWIO_TCSR_REGS_XPU3_RGn_CR0_OFFS(n)                              (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00001010 + 0x80 * (n))
#define HWIO_TCSR_REGS_XPU3_RGn_CR0_RMSK                                        0x1
#define HWIO_TCSR_REGS_XPU3_RGn_CR0_MAXn                                         47
#define HWIO_TCSR_REGS_XPU3_RGn_CR0_INI(n)        \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_RGn_CR0_ADDR(n), HWIO_TCSR_REGS_XPU3_RGn_CR0_RMSK)
#define HWIO_TCSR_REGS_XPU3_RGn_CR0_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_RGn_CR0_ADDR(n), mask)
#define HWIO_TCSR_REGS_XPU3_RGn_CR0_OUTI(n,val)    \
        out_dword(HWIO_TCSR_REGS_XPU3_RGn_CR0_ADDR(n),val)
#define HWIO_TCSR_REGS_XPU3_RGn_CR0_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_REGS_XPU3_RGn_CR0_ADDR(n),mask,val,HWIO_TCSR_REGS_XPU3_RGn_CR0_INI(n))
#define HWIO_TCSR_REGS_XPU3_RGn_CR0_RGSCLRDEN_APPS_BMSK                         0x1
#define HWIO_TCSR_REGS_XPU3_RGn_CR0_RGSCLRDEN_APPS_SHFT                         0x0

#define HWIO_TCSR_REGS_XPU3_RGn_CR1_ADDR(n)                              (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00001014 + 0x80 * (n))
#define HWIO_TCSR_REGS_XPU3_RGn_CR1_OFFS(n)                              (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00001014 + 0x80 * (n))
#define HWIO_TCSR_REGS_XPU3_RGn_CR1_RMSK                                        0x7
#define HWIO_TCSR_REGS_XPU3_RGn_CR1_MAXn                                         47
#define HWIO_TCSR_REGS_XPU3_RGn_CR1_INI(n)        \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_RGn_CR1_ADDR(n), HWIO_TCSR_REGS_XPU3_RGn_CR1_RMSK)
#define HWIO_TCSR_REGS_XPU3_RGn_CR1_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_RGn_CR1_ADDR(n), mask)
#define HWIO_TCSR_REGS_XPU3_RGn_CR1_OUTI(n,val)    \
        out_dword(HWIO_TCSR_REGS_XPU3_RGn_CR1_ADDR(n),val)
#define HWIO_TCSR_REGS_XPU3_RGn_CR1_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_REGS_XPU3_RGn_CR1_ADDR(n),mask,val,HWIO_TCSR_REGS_XPU3_RGn_CR1_INI(n))
#define HWIO_TCSR_REGS_XPU3_RGn_CR1_RGCLRDEN_BMSK                               0x7
#define HWIO_TCSR_REGS_XPU3_RGn_CR1_RGCLRDEN_SHFT                               0x0

#define HWIO_TCSR_REGS_XPU3_RGn_CR2_ADDR(n)                              (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x00001018 + 0x80 * (n))
#define HWIO_TCSR_REGS_XPU3_RGn_CR2_OFFS(n)                              (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x00001018 + 0x80 * (n))
#define HWIO_TCSR_REGS_XPU3_RGn_CR2_RMSK                                        0x1
#define HWIO_TCSR_REGS_XPU3_RGn_CR2_MAXn                                         47
#define HWIO_TCSR_REGS_XPU3_RGn_CR2_INI(n)        \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_RGn_CR2_ADDR(n), HWIO_TCSR_REGS_XPU3_RGn_CR2_RMSK)
#define HWIO_TCSR_REGS_XPU3_RGn_CR2_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_RGn_CR2_ADDR(n), mask)
#define HWIO_TCSR_REGS_XPU3_RGn_CR2_OUTI(n,val)    \
        out_dword(HWIO_TCSR_REGS_XPU3_RGn_CR2_ADDR(n),val)
#define HWIO_TCSR_REGS_XPU3_RGn_CR2_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_REGS_XPU3_RGn_CR2_ADDR(n),mask,val,HWIO_TCSR_REGS_XPU3_RGn_CR2_INI(n))
#define HWIO_TCSR_REGS_XPU3_RGn_CR2_RGSCLWREN_APPS_BMSK                         0x1
#define HWIO_TCSR_REGS_XPU3_RGn_CR2_RGSCLWREN_APPS_SHFT                         0x0

#define HWIO_TCSR_REGS_XPU3_RGn_CR3_ADDR(n)                              (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE      + 0x0000101c + 0x80 * (n))
#define HWIO_TCSR_REGS_XPU3_RGn_CR3_OFFS(n)                              (TCSR_REGS_RPU32Q2N7S1V0_48_CL36L12_REG_BASE_OFFS + 0x0000101c + 0x80 * (n))
#define HWIO_TCSR_REGS_XPU3_RGn_CR3_RMSK                                        0x7
#define HWIO_TCSR_REGS_XPU3_RGn_CR3_MAXn                                         47
#define HWIO_TCSR_REGS_XPU3_RGn_CR3_INI(n)        \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_RGn_CR3_ADDR(n), HWIO_TCSR_REGS_XPU3_RGn_CR3_RMSK)
#define HWIO_TCSR_REGS_XPU3_RGn_CR3_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_REGS_XPU3_RGn_CR3_ADDR(n), mask)
#define HWIO_TCSR_REGS_XPU3_RGn_CR3_OUTI(n,val)    \
        out_dword(HWIO_TCSR_REGS_XPU3_RGn_CR3_ADDR(n),val)
#define HWIO_TCSR_REGS_XPU3_RGn_CR3_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_REGS_XPU3_RGn_CR3_ADDR(n),mask,val,HWIO_TCSR_REGS_XPU3_RGn_CR3_INI(n))
#define HWIO_TCSR_REGS_XPU3_RGn_CR3_RGCLWREN_BMSK                               0x7
#define HWIO_TCSR_REGS_XPU3_RGn_CR3_RGCLWREN_SHFT                               0x0

/*----------------------------------------------------------------------------
 * MODULE: TCSR_TCSR_REGS
 *--------------------------------------------------------------------------*/

#define TCSR_TCSR_REGS_REG_BASE                                                                                       (CORE_TOP_CSR_BASE      + 0x000c0000)
#define TCSR_TCSR_REGS_REG_BASE_OFFS                                                                                  0x000c0000

#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00000800)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00000800)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_RMSK                                                                                  0x1
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR, HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_RMSK)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR, m)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR,v)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR,m,v,HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_IN)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_TIMEOUT_SLAVE_GLB_EN_BMSK                                                             0x1
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_TIMEOUT_SLAVE_GLB_EN_SHFT                                                             0x0

#define HWIO_TCSR_XPU_NSEN_STATUS_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00000820)
#define HWIO_TCSR_XPU_NSEN_STATUS_OFFS                                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00000820)
#define HWIO_TCSR_XPU_NSEN_STATUS_RMSK                                                                                       0x3
#define HWIO_TCSR_XPU_NSEN_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_XPU_NSEN_STATUS_ADDR, HWIO_TCSR_XPU_NSEN_STATUS_RMSK)
#define HWIO_TCSR_XPU_NSEN_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_XPU_NSEN_STATUS_ADDR, m)
#define HWIO_TCSR_XPU_NSEN_STATUS_REGS_XPU_NSEN_STATUS_BMSK                                                                  0x2
#define HWIO_TCSR_XPU_NSEN_STATUS_REGS_XPU_NSEN_STATUS_SHFT                                                                  0x1
#define HWIO_TCSR_XPU_NSEN_STATUS_MUTEX_XPU_NSEN_STATUS_BMSK                                                                 0x1
#define HWIO_TCSR_XPU_NSEN_STATUS_MUTEX_XPU_NSEN_STATUS_SHFT                                                                 0x0

#define HWIO_TCSR_XPU_VMIDEN_STATUS_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00000824)
#define HWIO_TCSR_XPU_VMIDEN_STATUS_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00000824)
#define HWIO_TCSR_XPU_VMIDEN_STATUS_RMSK                                                                                     0x3
#define HWIO_TCSR_XPU_VMIDEN_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_XPU_VMIDEN_STATUS_ADDR, HWIO_TCSR_XPU_VMIDEN_STATUS_RMSK)
#define HWIO_TCSR_XPU_VMIDEN_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_XPU_VMIDEN_STATUS_ADDR, m)
#define HWIO_TCSR_XPU_VMIDEN_STATUS_REGS_XPU_VMIDEN_STATUS_BMSK                                                              0x2
#define HWIO_TCSR_XPU_VMIDEN_STATUS_REGS_XPU_VMIDEN_STATUS_SHFT                                                              0x1
#define HWIO_TCSR_XPU_VMIDEN_STATUS_MUTEX_XPU_VMIDEN_STATUS_BMSK                                                             0x1
#define HWIO_TCSR_XPU_VMIDEN_STATUS_MUTEX_XPU_VMIDEN_STATUS_SHFT                                                             0x0

#define HWIO_TCSR_XPU_MSAEN_STATUS_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00000828)
#define HWIO_TCSR_XPU_MSAEN_STATUS_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00000828)
#define HWIO_TCSR_XPU_MSAEN_STATUS_RMSK                                                                                      0x3
#define HWIO_TCSR_XPU_MSAEN_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_XPU_MSAEN_STATUS_ADDR, HWIO_TCSR_XPU_MSAEN_STATUS_RMSK)
#define HWIO_TCSR_XPU_MSAEN_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_XPU_MSAEN_STATUS_ADDR, m)
#define HWIO_TCSR_XPU_MSAEN_STATUS_REGS_XPU_MSAEN_STATUS_BMSK                                                                0x2
#define HWIO_TCSR_XPU_MSAEN_STATUS_REGS_XPU_MSAEN_STATUS_SHFT                                                                0x1
#define HWIO_TCSR_XPU_MSAEN_STATUS_MUTEX_XPU_MSAEN_STATUS_BMSK                                                               0x1
#define HWIO_TCSR_XPU_MSAEN_STATUS_MUTEX_XPU_MSAEN_STATUS_SHFT                                                               0x0

#define HWIO_TCSR_USB_IRQ_EN_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0000083c)
#define HWIO_TCSR_USB_IRQ_EN_OFFS                                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000083c)
#define HWIO_TCSR_USB_IRQ_EN_RMSK                                                                                            0x1
#define HWIO_TCSR_USB_IRQ_EN_IN          \
        in_dword_masked(HWIO_TCSR_USB_IRQ_EN_ADDR, HWIO_TCSR_USB_IRQ_EN_RMSK)
#define HWIO_TCSR_USB_IRQ_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_USB_IRQ_EN_ADDR, m)
#define HWIO_TCSR_USB_IRQ_EN_OUT(v)      \
        out_dword(HWIO_TCSR_USB_IRQ_EN_ADDR,v)
#define HWIO_TCSR_USB_IRQ_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_USB_IRQ_EN_ADDR,m,v,HWIO_TCSR_USB_IRQ_EN_IN)
#define HWIO_TCSR_USB_IRQ_EN_USB_IRQ_EN_BMSK                                                                                 0x1
#define HWIO_TCSR_USB_IRQ_EN_USB_IRQ_EN_SHFT                                                                                 0x0

#define HWIO_TCSR_QPDI_DISABLE_CFG_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00001000)
#define HWIO_TCSR_QPDI_DISABLE_CFG_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00001000)
#define HWIO_TCSR_QPDI_DISABLE_CFG_RMSK                                                                                    0x303
#define HWIO_TCSR_QPDI_DISABLE_CFG_IN          \
        in_dword_masked(HWIO_TCSR_QPDI_DISABLE_CFG_ADDR, HWIO_TCSR_QPDI_DISABLE_CFG_RMSK)
#define HWIO_TCSR_QPDI_DISABLE_CFG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QPDI_DISABLE_CFG_ADDR, m)
#define HWIO_TCSR_QPDI_DISABLE_CFG_OUT(v)      \
        out_dword(HWIO_TCSR_QPDI_DISABLE_CFG_ADDR,v)
#define HWIO_TCSR_QPDI_DISABLE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QPDI_DISABLE_CFG_ADDR,m,v,HWIO_TCSR_QPDI_DISABLE_CFG_IN)
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_SPMI_DBG_ACK_BMSK                                                                  0x200
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_SPMI_DBG_ACK_SHFT                                                                    0x9
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_SPMI_DBG_REQ_BMSK                                                                  0x100
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_SPMI_DBG_REQ_SHFT                                                                    0x8
#define HWIO_TCSR_QPDI_DISABLE_CFG_SPMI_HANDSHAKE_DISABLE_BMSK                                                               0x2
#define HWIO_TCSR_QPDI_DISABLE_CFG_SPMI_HANDSHAKE_DISABLE_SHFT                                                               0x1
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_DISABLE_CFG_BMSK                                                                     0x1
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_DISABLE_CFG_SHFT                                                                     0x0

#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00002000)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002000)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_RMSK                                                                           0xffffffff
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ADDR, HWIO_TCSR_SS_XPU_NON_SEC_INTR0_RMSK)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ADDR, m)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_RESERVE_31_BMSK                                                                0x80000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_RESERVE_31_SHFT                                                                      0x1f
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QM_XPU3_NON_SEC_INTR0_BMSK                                                     0x40000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QM_XPU3_NON_SEC_INTR0_SHFT                                                           0x1e
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_MEMNOC_MCDMA_XPU3_NON_SEC_INTR0_BMSK                                           0x20000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_MEMNOC_MCDMA_XPU3_NON_SEC_INTR0_SHFT                                                 0x1d
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SPMI_BAM_APU_NON_SEC_INTR0_BMSK                                                0x10000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SPMI_BAM_APU_NON_SEC_INTR0_SHFT                                                      0x1c
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_IPA_APU_NON_SEC_INTR0_BMSK                                                      0x8000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_IPA_APU_NON_SEC_INTR0_SHFT                                                           0x1b
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_BLSP_BAM_APU_NON_SEC_INTR0_BMSK                                                 0x4000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_BLSP_BAM_APU_NON_SEC_INTR0_SHFT                                                      0x1a
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_PKA_XPU_NON_SEC_INTR0_BMSK                                                      0x2000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_PKA_XPU_NON_SEC_INTR0_SHFT                                                           0x19
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QPIC_XPU2_NON_SEC_INTR0_BMSK                                                    0x1000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QPIC_XPU2_NON_SEC_INTR0_SHFT                                                         0x18
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_RESERVE_23_BMSK                                                                  0x800000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_RESERVE_23_SHFT                                                                      0x17
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QXS_Q6_TCM_SS_MPU_XPU3_NON_SEC_INTR0_BMSK                                        0x400000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QXS_Q6_TCM_SS_MPU_XPU3_NON_SEC_INTR0_SHFT                                            0x16
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QXM_MSS_NAV_CE_MS_MPU_XPU3_NON_SEC_INTR0_BMSK                                    0x200000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QXM_MSS_NAV_CE_MS_MPU_XPU3_NON_SEC_INTR0_SHFT                                        0x15
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QNM_MEMNOC_MS_MPU_XPU3_NON_SEC_INTR0_BMSK                                        0x100000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QNM_MEMNOC_MS_MPU_XPU3_NON_SEC_INTR0_SHFT                                            0x14
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QNM_AGGRE_NOC_IPA_MS_MPU_XPU3_NON_SEC_INTR0_BMSK                                  0x80000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QNM_AGGRE_NOC_IPA_MS_MPU_XPU3_NON_SEC_INTR0_SHFT                                     0x13
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QHS_SNOC_CFG_SS_MPU_XPU3_NON_SEC_INTR0_BMSK                                       0x40000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QHS_SNOC_CFG_SS_MPU_XPU3_NON_SEC_INTR0_SHFT                                          0x12
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_TLMM_CENTRAL_XPU_NON_SEC_INTR0_BMSK                                               0x20000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_TLMM_CENTRAL_XPU_NON_SEC_INTR0_SHFT                                                  0x11
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SPDM_WRAPPER_XPU_NON_SEC_INTR0_BMSK                                               0x10000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SPDM_WRAPPER_XPU_NON_SEC_INTR0_SHFT                                                  0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_OCIMEM_MPU_NON_SEC_INTR0_BMSK                                                      0x8000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_OCIMEM_MPU_NON_SEC_INTR0_SHFT                                                         0xf
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU3_NON_SEC_INTR0_BMSK                            0x4000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU3_NON_SEC_INTR0_SHFT                               0xe
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_BOOT_ROM_NON_SEC_INTR0_BMSK                                                        0x2000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_BOOT_ROM_NON_SEC_INTR0_SHFT                                                           0xd
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_DTP_QHS_BROADCAST_MPU_MAINO_XPU3_NON_SEC_INTR0_BMSK                                0x1000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_DTP_QHS_BROADCAST_MPU_MAINO_XPU3_NON_SEC_INTR0_SHFT                                   0xc
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_LLCC0_XPU3_NON_SEC_INTR0_BMSK                                                       0x800
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_LLCC0_XPU3_NON_SEC_INTR0_SHFT                                                         0xb
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_GCC_XPU_NON_SEC_INTR0_BMSK                                                          0x400
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_GCC_XPU_NON_SEC_INTR0_SHFT                                                            0xa
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_MEMNOC_XPU3_NON_SEC_INTR0_BMSK                                                      0x200
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_MEMNOC_XPU3_NON_SEC_INTR0_SHFT                                                        0x9
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QHM_AOSS_MS_MPU_XPU3_NON_SEC_INTR0_BMSK                                             0x100
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QHM_AOSS_MS_MPU_XPU3_NON_SEC_INTR0_SHFT                                               0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SEC_CTRL_XPU3_NON_SEC_INTR0_BMSK                                                     0x80
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SEC_CTRL_XPU3_NON_SEC_INTR0_SHFT                                                      0x7
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_DCC_XPU_NON_SEC_INTR0_BMSK                                                           0x40
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_DCC_XPU_NON_SEC_INTR0_SHFT                                                            0x6
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_OCIMEM_RPU_NON_SEC_INTR0_BMSK                                                        0x20
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_OCIMEM_RPU_NON_SEC_INTR0_SHFT                                                         0x5
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_CRYPTO_BAM_APU_NON_SEC_INTR0_BMSK                                                    0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_CRYPTO_BAM_APU_NON_SEC_INTR0_SHFT                                                     0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_TCSR_MUTEX_XPU_NON_SEC_INTR0_BMSK                                                     0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_TCSR_MUTEX_XPU_NON_SEC_INTR0_SHFT                                                     0x3
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_TCSR_REGS_XPU_NON_SEC_INTR0_BMSK                                                      0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_TCSR_REGS_XPU_NON_SEC_INTR0_SHFT                                                      0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_AOSS_MPU_NON_SEC_INTR0_BMSK                                                           0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_AOSS_MPU_NON_SEC_INTR0_SHFT                                                           0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_PMIC_ARB_MPU_NON_SEC_INTR0_BMSK                                                       0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_PMIC_ARB_MPU_NON_SEC_INTR0_SHFT                                                       0x0

#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00002004)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002004)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RMSK                                                                              0x7ffff
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ADDR, HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RMSK)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ADDR, m)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_50_BMSK                                                                   0x40000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_50_SHFT                                                                      0x12
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_49_BMSK                                                                   0x20000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_49_SHFT                                                                      0x11
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_48_BMSK                                                                   0x10000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_48_SHFT                                                                      0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_47_BMSK                                                                    0x8000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_47_SHFT                                                                       0xf
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_46_BMSK                                                                    0x4000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_46_SHFT                                                                       0xe
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_45_BMSK                                                                    0x2000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_45_SHFT                                                                       0xd
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_44_BMSK                                                                    0x1000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_44_SHFT                                                                       0xc
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_43_BMSK                                                                     0x800
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_43_SHFT                                                                       0xb
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_42_BMSK                                                                     0x400
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_42_SHFT                                                                       0xa
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_41_BMSK                                                                     0x200
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_41_SHFT                                                                       0x9
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_40_BMSK                                                                     0x100
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_40_SHFT                                                                       0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_39_BMSK                                                                      0x80
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_39_SHFT                                                                       0x7
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_38_BMSK                                                                      0x40
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_38_SHFT                                                                       0x6
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_37_BMSK                                                                      0x20
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_37_SHFT                                                                       0x5
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_36_BMSK                                                                      0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_36_SHFT                                                                       0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_35_BMSK                                                                       0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_35_SHFT                                                                       0x3
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_34_BMSK                                                                       0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_34_SHFT                                                                       0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_33_BMSK                                                                       0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_33_SHFT                                                                       0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_32_BMSK                                                                       0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RESERVE_32_SHFT                                                                       0x0

#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ADDR                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00002010)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_OFFS                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002010)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RMSK                                                                     0x3ffff
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ADDR, HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_17_VMIDMT_NSGIRPT_BMSK                                           0x20000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_17_VMIDMT_NSGIRPT_SHFT                                              0x11
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_16_VMIDMT_NSGIRPT_BMSK                                           0x10000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_16_VMIDMT_NSGIRPT_SHFT                                              0x10
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_15_VMIDMT_NSGIRPT_BMSK                                            0x8000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_15_VMIDMT_NSGIRPT_SHFT                                               0xf
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_14_VMIDMT_NSGIRPT_BMSK                                            0x4000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_14_VMIDMT_NSGIRPT_SHFT                                               0xe
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_13_VMIDMT_NSGIRPT_BMSK                                            0x2000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_13_VMIDMT_NSGIRPT_SHFT                                               0xd
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_12_VMIDMT_NSGIRPT_BMSK                                            0x1000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_12_VMIDMT_NSGIRPT_SHFT                                               0xc
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_11_VMIDMT_NSGIRPT_BMSK                                             0x800
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_11_VMIDMT_NSGIRPT_SHFT                                               0xb
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_10_VMIDMT_NSGIRPT_BMSK                                             0x400
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_10_VMIDMT_NSGIRPT_SHFT                                               0xa
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_9_VMIDMT_NSGIRPT_BMSK                                              0x200
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_9_VMIDMT_NSGIRPT_SHFT                                                0x9
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_8_VMIDMT_NSGIRPT_BMSK                                              0x100
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RESERVE_8_VMIDMT_NSGIRPT_SHFT                                                0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_DAP_VMIDMT_NSGIRPT_BMSK                                                0x80
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_DAP_VMIDMT_NSGIRPT_SHFT                                                 0x7
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_TRACE_VMIDMT_NSGIRPT_BMSK                                              0x40
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_TRACE_VMIDMT_NSGIRPT_SHFT                                               0x6
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_IPA_VMIDMT_NSGIRPT_BMSK                                                     0x20
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_IPA_VMIDMT_NSGIRPT_SHFT                                                      0x5
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_SPMI_BAM_VMIDMT_NSGIRPT_BMSK                                                0x10
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_SPMI_BAM_VMIDMT_NSGIRPT_SHFT                                                 0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_BAM_EDML_VMIDMT_NSGIRPT_BMSK                                                 0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_BAM_EDML_VMIDMT_NSGIRPT_SHFT                                                 0x3
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QPIC_BAM_VMIDMT_NSGIRPT_BMSK                                                 0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QPIC_BAM_VMIDMT_NSGIRPT_SHFT                                                 0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_AOP_VMIDMT_NSGIRPT_BMSK                                                      0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_AOP_VMIDMT_NSGIRPT_SHFT                                                      0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_CRYPTO_VMIDMT_NSGIRPT_BMSK                                                   0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_CRYPTO_VMIDMT_NSGIRPT_SHFT                                                   0x0

#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00002014)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_OFFS                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002014)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_RMSK                                                                         0x1e42
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ADDR, HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_LPASS_5_IRQ_OUT_SECURITY_BMSK                                                0x1000
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_LPASS_5_IRQ_OUT_SECURITY_SHFT                                                   0xc
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_LPASS_13_IRQ_OUT_SECURITY_BMSK                                                0x800
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_LPASS_13_IRQ_OUT_SECURITY_SHFT                                                  0xb
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_AGGR2_NOC_SMMU_MMU_NSGIRPT_BMSK                                               0x400
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_AGGR2_NOC_SMMU_MMU_NSGIRPT_SHFT                                                 0xa
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_AGGR1_NOC_SMMU_MMU_NSGIRPT_BMSK                                               0x200
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_AGGR1_NOC_SMMU_MMU_NSGIRPT_SHFT                                                 0x9
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_OGPU_MMU_NSGIRPT_BMSK                                                          0x40
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_OGPU_MMU_NSGIRPT_SHFT                                                           0x6
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_MMSS_BIMC_SMMU_NSGIRPT_BMSK                                                     0x2
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_MMSS_BIMC_SMMU_NSGIRPT_SHFT                                                     0x1

#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_ADDR                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x00002040)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_OFFS                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002040)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_RMSK                                                                    0xffffffff
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_ADDR, HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_RESERVE_31_BMSK                                                         0x80000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_RESERVE_31_SHFT                                                               0x1f
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QM_XPU3_NON_SEC_INTR0_ENABLE_BMSK                                       0x40000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QM_XPU3_NON_SEC_INTR0_ENABLE_SHFT                                             0x1e
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_MEMNOC_MCDMA_XPU3_NON_SEC_INTR0_ENABLE_BMSK                             0x20000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_MEMNOC_MCDMA_XPU3_NON_SEC_INTR0_ENABLE_SHFT                                   0x1d
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SPMI_BAM_APU_NON_SEC_INTR0_ENABLE_BMSK                                  0x10000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SPMI_BAM_APU_NON_SEC_INTR0_ENABLE_SHFT                                        0x1c
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_IPA_APU_NON_SEC_INTR0_ENABLE_BMSK                                        0x8000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_IPA_APU_NON_SEC_INTR0_ENABLE_SHFT                                             0x1b
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_BLSP_BAM_APU_NON_SEC_INTR0_ENABLE_BMSK                                   0x4000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_BLSP_BAM_APU_NON_SEC_INTR0_ENABLE_SHFT                                        0x1a
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_PKA_XPU_NON_SEC_INTR0_ENABLE_BMSK                                        0x2000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_PKA_XPU_NON_SEC_INTR0_ENABLE_SHFT                                             0x19
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QPIC_XPU2_NON_SEC_INTR0_ENABLE_BMSK                                      0x1000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QPIC_XPU2_NON_SEC_INTR0_ENABLE_SHFT                                           0x18
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_RESERVE_23_BMSK                                                           0x800000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_RESERVE_23_SHFT                                                               0x17
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QXS_Q6_TCM_SS_MPU_XPU3_NON_SEC_INTR0_ENABLE_BMSK                          0x400000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QXS_Q6_TCM_SS_MPU_XPU3_NON_SEC_INTR0_ENABLE_SHFT                              0x16
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QXM_MSS_NAV_CE_MS_MPU_XPU3_NON_SEC_INTR0_ENABLE_BMSK                      0x200000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QXM_MSS_NAV_CE_MS_MPU_XPU3_NON_SEC_INTR0_ENABLE_SHFT                          0x15
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QNM_MEMNOC_MS_MPU_XPU3_NON_SEC_INTR0_ENABLE_BMSK                          0x100000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QNM_MEMNOC_MS_MPU_XPU3_NON_SEC_INTR0_ENABLE_SHFT                              0x14
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QNM_AGGRE_NOC_IPA_MS_MPU_XPU3_NON_SEC_INTR0_ENABLE_BMSK                    0x80000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QNM_AGGRE_NOC_IPA_MS_MPU_XPU3_NON_SEC_INTR0_ENABLE_SHFT                       0x13
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QHS_SNOC_CFG_SS_MPU_XPU3_NON_SEC_INTR0_ENABLE_BMSK                         0x40000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QHS_SNOC_CFG_SS_MPU_XPU3_NON_SEC_INTR0_ENABLE_SHFT                            0x12
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_TLMM_CENTRAL_XPU_NON_SEC_INTR0_ENABLE_BMSK                                 0x20000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_TLMM_CENTRAL_XPU_NON_SEC_INTR0_ENABLE_SHFT                                    0x11
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SPDM_WRAPPER_XPU_NON_SEC_INTR0_ENABLE_BMSK                                 0x10000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SPDM_WRAPPER_XPU_NON_SEC_INTR0_ENABLE_SHFT                                    0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_OCIMEM_MPU_NON_SEC_INTR0_ENABLE_BMSK                                        0x8000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_OCIMEM_MPU_NON_SEC_INTR0_ENABLE_SHFT                                           0xf
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU3_NON_SEC_INTR0_ENABLE_BMSK              0x4000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU3_NON_SEC_INTR0_ENABLE_SHFT                 0xe
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_BOOT_ROM_NON_SEC_INTR0_ENABLE_BMSK                                          0x2000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_BOOT_ROM_NON_SEC_INTR0_ENABLE_SHFT                                             0xd
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_DTP_QHS_BROADCAST_MPU_MAINO_XPU3_NON_SEC_INTR0_ENABLE_BMSK                  0x1000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_DTP_QHS_BROADCAST_MPU_MAINO_XPU3_NON_SEC_INTR0_ENABLE_SHFT                     0xc
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_LLCC0_XPU3_NON_SEC_INTR0_ENABLE_BMSK                                         0x800
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_LLCC0_XPU3_NON_SEC_INTR0_ENABLE_SHFT                                           0xb
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_GCC_XPU_NON_SEC_INTR0_ENABLE_BMSK                                            0x400
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_GCC_XPU_NON_SEC_INTR0_ENABLE_SHFT                                              0xa
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_MEMNOC_XPU3_NON_SEC_INTR0_ENABLE_BMSK                                        0x200
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_MEMNOC_XPU3_NON_SEC_INTR0_ENABLE_SHFT                                          0x9
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QHM_AOSS_MS_MPU_XPU3_NON_SEC_INTR0_ENABLE_BMSK                               0x100
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QHM_AOSS_MS_MPU_XPU3_NON_SEC_INTR0_ENABLE_SHFT                                 0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SEC_CTRL_XPU3_NON_SEC_INTR0_ENABLE_BMSK                                       0x80
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SEC_CTRL_XPU3_NON_SEC_INTR0_ENABLE_SHFT                                        0x7
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_DCC_XPU_NON_SEC_INTR0_ENABLE_BMSK                                             0x40
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_DCC_XPU_NON_SEC_INTR0_ENABLE_SHFT                                              0x6
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_OCIMEM_RPU_NON_SEC_INTR0_ENABLE_BMSK                                          0x20
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_OCIMEM_RPU_NON_SEC_INTR0_ENABLE_SHFT                                           0x5
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_CRYPTO_BAM_APU_NON_SEC_INTR0_ENABLE_BMSK                                      0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_CRYPTO_BAM_APU_NON_SEC_INTR0_ENABLE_SHFT                                       0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_TCSR_MUTEX_XPU_NON_SEC_INTR0_ENABLE_BMSK                                       0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_TCSR_MUTEX_XPU_NON_SEC_INTR0_ENABLE_SHFT                                       0x3
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_TCSR_REGS_XPU_NON_SEC_INTR0_ENABLE_BMSK                                        0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_TCSR_REGS_XPU_NON_SEC_INTR0_ENABLE_SHFT                                        0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_AOSS_MPU_NON_SEC_INTR0_ENABLE_BMSK                                             0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_AOSS_MPU_NON_SEC_INTR0_ENABLE_SHFT                                             0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_PMIC_ARB_MPU_NON_SEC_INTR0_ENABLE_BMSK                                         0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_PMIC_ARB_MPU_NON_SEC_INTR0_ENABLE_SHFT                                         0x0

#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_ADDR                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x00002044)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_OFFS                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002044)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RMSK                                                                       0x7ffff
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_ADDR, HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_50_BMSK                                                            0x40000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_50_SHFT                                                               0x12
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_49_BMSK                                                            0x20000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_49_SHFT                                                               0x11
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_48_BMSK                                                            0x10000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_48_SHFT                                                               0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_47_BMSK                                                             0x8000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_47_SHFT                                                                0xf
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_46_BMSK                                                             0x4000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_46_SHFT                                                                0xe
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_45_BMSK                                                             0x2000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_45_SHFT                                                                0xd
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_44_BMSK                                                             0x1000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_44_SHFT                                                                0xc
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_43_BMSK                                                              0x800
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_43_SHFT                                                                0xb
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_42_BMSK                                                              0x400
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_42_SHFT                                                                0xa
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_41_BMSK                                                              0x200
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_41_SHFT                                                                0x9
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_40_BMSK                                                              0x100
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_40_SHFT                                                                0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_39_BMSK                                                               0x80
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_39_SHFT                                                                0x7
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_38_BMSK                                                               0x40
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_38_SHFT                                                                0x6
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_37_BMSK                                                               0x20
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_37_SHFT                                                                0x5
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_36_BMSK                                                               0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_36_SHFT                                                                0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_35_BMSK                                                                0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_35_SHFT                                                                0x3
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_34_BMSK                                                                0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_34_SHFT                                                                0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_33_BMSK                                                                0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_33_SHFT                                                                0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_32_BMSK                                                                0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RESERVE_32_SHFT                                                                0x0

#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00002050)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_OFFS                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002050)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RMSK                                                              0x3ffff
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_17_VMIDMT_NSGIRPT_ENABLE_BMSK                             0x20000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_17_VMIDMT_NSGIRPT_ENABLE_SHFT                                0x11
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_16_VMIDMT_NSGIRPT_ENABLE_BMSK                             0x10000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_16_VMIDMT_NSGIRPT_ENABLE_SHFT                                0x10
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_15_VMIDMT_NSGIRPT_ENABLE_BMSK                              0x8000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_15_VMIDMT_NSGIRPT_ENABLE_SHFT                                 0xf
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_14_VMIDMT_NSGIRPT_ENABLE_BMSK                              0x4000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_14_VMIDMT_NSGIRPT_ENABLE_SHFT                                 0xe
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_13_VMIDMT_NSGIRPT_ENABLE_BMSK                              0x2000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_13_VMIDMT_NSGIRPT_ENABLE_SHFT                                 0xd
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_12_VMIDMT_NSGIRPT_ENABLE_BMSK                              0x1000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_12_VMIDMT_NSGIRPT_ENABLE_SHFT                                 0xc
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_11_VMIDMT_NSGIRPT_ENABLE_BMSK                               0x800
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_11_VMIDMT_NSGIRPT_ENABLE_SHFT                                 0xb
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_10_VMIDMT_NSGIRPT_ENABLE_BMSK                               0x400
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_10_VMIDMT_NSGIRPT_ENABLE_SHFT                                 0xa
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_9_VMIDMT_NSGIRPT_ENABLE_BMSK                                0x200
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_9_VMIDMT_NSGIRPT_ENABLE_SHFT                                  0x9
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_8_VMIDMT_NSGIRPT_ENABLE_BMSK                                0x100
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RESERVE_8_VMIDMT_NSGIRPT_ENABLE_SHFT                                  0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_NSGIRPT_ENABLE_BMSK                                  0x80
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_NSGIRPT_ENABLE_SHFT                                   0x7
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_NSGIRPT_ENABLE_BMSK                                0x40
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_NSGIRPT_ENABLE_SHFT                                 0x6
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_IPA_VMIDMT_NSGIRPT_ENABLE_BMSK                                       0x20
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_IPA_VMIDMT_NSGIRPT_ENABLE_SHFT                                        0x5
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SPMI_BAM_VMIDMT_NSGIRPT_ENABLE_BMSK                                  0x10
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SPMI_BAM_VMIDMT_NSGIRPT_ENABLE_SHFT                                   0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BAM_EDML_VMIDMT_NSGIRPT_ENABLE_BMSK                                   0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BAM_EDML_VMIDMT_NSGIRPT_ENABLE_SHFT                                   0x3
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QPIC_BAM_VMIDMT_NSGIRPT_ENABLE_BMSK                                   0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QPIC_BAM_VMIDMT_NSGIRPT_ENABLE_SHFT                                   0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_AOP_VMIDMT_NSGIRPT_ENABLE_BMSK                                        0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_AOP_VMIDMT_NSGIRPT_ENABLE_SHFT                                        0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_CRYPTO_VMIDMT_NSGIRPT_ENABLE_BMSK                                     0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_CRYPTO_VMIDMT_NSGIRPT_ENABLE_SHFT                                     0x0

#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00002054)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_OFFS                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002054)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_RMSK                                                                  0x1e42
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_LPASS_5_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                             0x1000
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_LPASS_5_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                                0xc
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_LPASS_13_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                             0x800
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_LPASS_13_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                               0xb
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_NSGIRPT_ENABLE_BMSK                                 0x400
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_NSGIRPT_ENABLE_SHFT                                   0xa
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_NSGIRPT_ENABLE_BMSK                                 0x200
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_NSGIRPT_ENABLE_SHFT                                   0x9
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_OGPU_MMU_NSGIRPT_ENABLE_BMSK                                            0x40
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_OGPU_MMU_NSGIRPT_ENABLE_SHFT                                             0x6
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_NSGIRPT_ENABLE_BMSK                                       0x2
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_NSGIRPT_ENABLE_SHFT                                       0x1

#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00003000)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_OFFS                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00003000)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RMSK                                                                        0x3ffff
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ADDR, HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_17_VMIDMT_NSGCFGIRPT_BMSK                                           0x20000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_17_VMIDMT_NSGCFGIRPT_SHFT                                              0x11
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_16_VMIDMT_NSGCFGIRPT_BMSK                                           0x10000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_16_VMIDMT_NSGCFGIRPT_SHFT                                              0x10
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_15_VMIDMT_NSGCFGIRPT_BMSK                                            0x8000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_15_VMIDMT_NSGCFGIRPT_SHFT                                               0xf
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_14_VMIDMT_NSGCFGIRPT_BMSK                                            0x4000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_14_VMIDMT_NSGCFGIRPT_SHFT                                               0xe
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_13_VMIDMT_NSGCFGIRPT_BMSK                                            0x2000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_13_VMIDMT_NSGCFGIRPT_SHFT                                               0xd
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_12_VMIDMT_NSGCFGIRPT_BMSK                                            0x1000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_12_VMIDMT_NSGCFGIRPT_SHFT                                               0xc
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_11_VMIDMT_NSGCFGIRPT_BMSK                                             0x800
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_11_VMIDMT_NSGCFGIRPT_SHFT                                               0xb
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_10_VMIDMT_NSGCFGIRPT_BMSK                                             0x400
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_10_VMIDMT_NSGCFGIRPT_SHFT                                               0xa
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_9_VMIDMT_NSGCFGIRPT_BMSK                                              0x200
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_9_VMIDMT_NSGCFGIRPT_SHFT                                                0x9
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_8_VMIDMT_NSGCFGIRPT_BMSK                                              0x100
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RESERVE_8_VMIDMT_NSGCFGIRPT_SHFT                                                0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_DAP_VMIDMT_NSGCFGIRPT_BMSK                                                0x80
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_DAP_VMIDMT_NSGCFGIRPT_SHFT                                                 0x7
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_TRACE_VMIDMT_NSGCFGIRPT_BMSK                                              0x40
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_TRACE_VMIDMT_NSGCFGIRPT_SHFT                                               0x6
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_IPA_VMIDMT_NSGCFGIRPT_BMSK                                                     0x20
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_IPA_VMIDMT_NSGCFGIRPT_SHFT                                                      0x5
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_SPMI_BAM_VMIDMT_NSGCFGIRPT_BMSK                                                0x10
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_SPMI_BAM_VMIDMT_NSGCFGIRPT_SHFT                                                 0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_BAM_EDML_VMIDMT_NSGCFGIRPT_BMSK                                                 0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_BAM_EDML_VMIDMT_NSGCFGIRPT_SHFT                                                 0x3
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QPIC_BAM_VMIDMT_NSGCFGIRPT_BMSK                                                 0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QPIC_BAM_VMIDMT_NSGCFGIRPT_SHFT                                                 0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_AOP_VMIDMT_NSGCFGIRPT_BMSK                                                      0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_AOP_VMIDMT_NSGCFGIRPT_SHFT                                                      0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_CRYPTO_VMIDMT_NSGCFGIRPT_BMSK                                                   0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_CRYPTO_VMIDMT_NSGCFGIRPT_SHFT                                                   0x0

#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00003004)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00003004)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_RMSK                                                                            0x1e42
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ADDR, HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_LPASS_4_IRQ_OUT_SECURITY_BMSK                                                   0x1000
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_LPASS_4_IRQ_OUT_SECURITY_SHFT                                                      0xc
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_LPASS_12_IRQ_OUT_SECURITY_BMSK                                                   0x800
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_LPASS_12_IRQ_OUT_SECURITY_SHFT                                                     0xb
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_AGGR2_NOC_SMMU_MMU_NSGCFGIRPT_BMSK                                               0x400
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_AGGR2_NOC_SMMU_MMU_NSGCFGIRPT_SHFT                                                 0xa
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_AGGR1_NOC_SMMU_MMU_NSGCFGIRPT_BMSK                                               0x200
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_AGGR1_NOC_SMMU_MMU_NSGCFGIRPT_SHFT                                                 0x9
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_OGPU_MMU_NSGCFGIRPT_BMSK                                                          0x40
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_OGPU_MMU_NSGCFGIRPT_SHFT                                                           0x6
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_MMSS_BIMC_SMMU_NSGCFGIRPT_BMSK                                                     0x2
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_MMSS_BIMC_SMMU_NSGCFGIRPT_SHFT                                                     0x1

#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00003040)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_OFFS                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00003040)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RMSK                                                                 0x3ffff
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_17_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                             0x20000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_17_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                0x11
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_16_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                             0x10000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_16_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                0x10
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_15_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                              0x8000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_15_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                 0xf
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_14_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                              0x4000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_14_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                 0xe
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_13_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                              0x2000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_13_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                 0xd
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_12_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                              0x1000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_12_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                 0xc
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_11_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                               0x800
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_11_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                 0xb
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_10_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                               0x400
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_10_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                 0xa
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_9_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                                0x200
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_9_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                  0x9
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_8_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                                0x100
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RESERVE_8_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                  0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                                  0x80
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                   0x7
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                                0x40
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                 0x6
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_IPA_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                                       0x20
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_IPA_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                        0x5
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SPMI_BAM_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                                  0x10
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SPMI_BAM_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                   0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BAM_EDML_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                                   0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BAM_EDML_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                   0x3
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QPIC_BAM_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                                   0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QPIC_BAM_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                   0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_AOP_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                                        0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_AOP_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                        0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_CRYPTO_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                                     0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_CRYPTO_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                     0x0

#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00003044)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_OFFS                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00003044)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_RMSK                                                                     0x1e42
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_LPASS_4_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                                0x1000
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_LPASS_4_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                                   0xc
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_LPASS_12_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                                0x800
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_LPASS_12_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                                  0xb
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_NSGCFGIRPT_ENABLE_BMSK                                 0x400
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_NSGCFGIRPT_ENABLE_SHFT                                   0xa
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_NSGCFGIRPT_ENABLE_BMSK                                 0x200
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_NSGCFGIRPT_ENABLE_SHFT                                   0x9
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_OGPU_MMU_NSGCFGIRPT_ENABLE_BMSK                                            0x40
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_OGPU_MMU_NSGCFGIRPT_ENABLE_SHFT                                             0x6
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_NSGCFGIRPT_ENABLE_BMSK                                       0x2
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_NSGCFGIRPT_ENABLE_SHFT                                       0x1

#define HWIO_TCSR_SS_XPU_SEC_INTR0_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00004000)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00004000)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_RMSK                                                                               0xffffffff
#define HWIO_TCSR_SS_XPU_SEC_INTR0_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR0_ADDR, HWIO_TCSR_SS_XPU_SEC_INTR0_RMSK)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR0_ADDR, m)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_RESERVE_31_BMSK                                                                    0x80000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_RESERVE_31_SHFT                                                                          0x1f
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QM_XPU3_SEC_INTR0_BMSK                                                             0x40000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QM_XPU3_SEC_INTR0_SHFT                                                                   0x1e
#define HWIO_TCSR_SS_XPU_SEC_INTR0_MEMNOC_MCDMA_XPU3_SEC_INTR0_BMSK                                                   0x20000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_MEMNOC_MCDMA_XPU3_SEC_INTR0_SHFT                                                         0x1d
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SPMI_BAM_APU_SEC_INTR0_BMSK                                                        0x10000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SPMI_BAM_APU_SEC_INTR0_SHFT                                                              0x1c
#define HWIO_TCSR_SS_XPU_SEC_INTR0_IPA_APU_SEC_INTR0_BMSK                                                              0x8000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_IPA_APU_SEC_INTR0_SHFT                                                                   0x1b
#define HWIO_TCSR_SS_XPU_SEC_INTR0_BLSP_BAM_APU_SEC_INTR0_BMSK                                                         0x4000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_BLSP_BAM_APU_SEC_INTR0_SHFT                                                              0x1a
#define HWIO_TCSR_SS_XPU_SEC_INTR0_PKA_XPU_SEC_INTR0_BMSK                                                              0x2000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_PKA_XPU_SEC_INTR0_SHFT                                                                   0x19
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QPIC_XPU2_SEC_INTR0_BMSK                                                            0x1000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QPIC_XPU2_SEC_INTR0_SHFT                                                                 0x18
#define HWIO_TCSR_SS_XPU_SEC_INTR0_RESERVE_23_BMSK                                                                      0x800000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_RESERVE_23_SHFT                                                                          0x17
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QXS_Q6_TCM_SS_MPU_XPU3_SEC_INTR0_BMSK                                                0x400000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QXS_Q6_TCM_SS_MPU_XPU3_SEC_INTR0_SHFT                                                    0x16
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QXM_MSS_NAV_CE_MS_MPU_XPU3_SEC_INTR0_BMSK                                            0x200000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QXM_MSS_NAV_CE_MS_MPU_XPU3_SEC_INTR0_SHFT                                                0x15
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QNM_MEMNOC_MS_MPU_XPU3_SEC_INTR0_BMSK                                                0x100000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QNM_MEMNOC_MS_MPU_XPU3_SEC_INTR0_SHFT                                                    0x14
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QNM_AGGRE_NOC_IPA_MS_MPU_XPU3_SEC_INTR0_BMSK                                          0x80000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QNM_AGGRE_NOC_IPA_MS_MPU_XPU3_SEC_INTR0_SHFT                                             0x13
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QHS_SNOC_CFG_SS_MPU_XPU3_SEC_INTR0_BMSK                                               0x40000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QHS_SNOC_CFG_SS_MPU_XPU3_SEC_INTR0_SHFT                                                  0x12
#define HWIO_TCSR_SS_XPU_SEC_INTR0_TLMM_CENTRAL_XPU_SEC_INTR0_BMSK                                                       0x20000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_TLMM_CENTRAL_XPU_SEC_INTR0_SHFT                                                          0x11
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SPDM_WRAPPER_XPU_SEC_INTR0_BMSK                                                       0x10000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SPDM_WRAPPER_XPU_SEC_INTR0_SHFT                                                          0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR0_OCIMEM_MPU_SEC_INTR0_BMSK                                                              0x8000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_OCIMEM_MPU_SEC_INTR0_SHFT                                                                 0xf
#define HWIO_TCSR_SS_XPU_SEC_INTR0_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU3_SEC_INTR0_BMSK                                    0x4000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU3_SEC_INTR0_SHFT                                       0xe
#define HWIO_TCSR_SS_XPU_SEC_INTR0_BOOT_ROM_SEC_INTR0_BMSK                                                                0x2000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_BOOT_ROM_SEC_INTR0_SHFT                                                                   0xd
#define HWIO_TCSR_SS_XPU_SEC_INTR0_DTP_QHS_BROADCAST_MPU_MAINO_XPU3_SEC_INTR0_BMSK                                        0x1000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_DTP_QHS_BROADCAST_MPU_MAINO_XPU3_SEC_INTR0_SHFT                                           0xc
#define HWIO_TCSR_SS_XPU_SEC_INTR0_LLCC0_XPU3_SEC_INTR0_BMSK                                                               0x800
#define HWIO_TCSR_SS_XPU_SEC_INTR0_LLCC0_XPU3_SEC_INTR0_SHFT                                                                 0xb
#define HWIO_TCSR_SS_XPU_SEC_INTR0_GCC_XPU_SEC_INTR0_BMSK                                                                  0x400
#define HWIO_TCSR_SS_XPU_SEC_INTR0_GCC_XPU_SEC_INTR0_SHFT                                                                    0xa
#define HWIO_TCSR_SS_XPU_SEC_INTR0_MEMNOC_XPU3_SEC_INTR0_BMSK                                                              0x200
#define HWIO_TCSR_SS_XPU_SEC_INTR0_MEMNOC_XPU3_SEC_INTR0_SHFT                                                                0x9
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QHM_AOSS_MS_MPU_XPU3_SEC_INTR0_BMSK                                                     0x100
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QHM_AOSS_MS_MPU_XPU3_SEC_INTR0_SHFT                                                       0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SEC_CTRL_XPU3_SEC_INTR0_BMSK                                                             0x80
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SEC_CTRL_XPU3_SEC_INTR0_SHFT                                                              0x7
#define HWIO_TCSR_SS_XPU_SEC_INTR0_DCC_XPU_SEC_INTR0_BMSK                                                                   0x40
#define HWIO_TCSR_SS_XPU_SEC_INTR0_DCC_XPU_SEC_INTR0_SHFT                                                                    0x6
#define HWIO_TCSR_SS_XPU_SEC_INTR0_OCIMEM_RPU_SEC_INTR0_BMSK                                                                0x20
#define HWIO_TCSR_SS_XPU_SEC_INTR0_OCIMEM_RPU_SEC_INTR0_SHFT                                                                 0x5
#define HWIO_TCSR_SS_XPU_SEC_INTR0_CRYPTO_BAM_APU_SEC_INTR0_BMSK                                                            0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR0_CRYPTO_BAM_APU_SEC_INTR0_SHFT                                                             0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR0_TCSR_MUTEX_XPU_SEC_INTR0_BMSK                                                             0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR0_TCSR_MUTEX_XPU_SEC_INTR0_SHFT                                                             0x3
#define HWIO_TCSR_SS_XPU_SEC_INTR0_TCSR_REGS_XPU_SEC_INTR0_BMSK                                                              0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR0_TCSR_REGS_XPU_SEC_INTR0_SHFT                                                              0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR0_AOSS_MPU_SEC_INTR0_BMSK                                                                   0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR0_AOSS_MPU_SEC_INTR0_SHFT                                                                   0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR0_PMIC_ARB_MPU_SEC_INTR0_BMSK                                                               0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR0_PMIC_ARB_MPU_SEC_INTR0_SHFT                                                               0x0

#define HWIO_TCSR_SS_XPU_SEC_INTR1_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00004004)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00004004)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RMSK                                                                                  0x7ffff
#define HWIO_TCSR_SS_XPU_SEC_INTR1_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR1_ADDR, HWIO_TCSR_SS_XPU_SEC_INTR1_RMSK)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR1_ADDR, m)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_50_BMSK                                                                       0x40000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_50_SHFT                                                                          0x12
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_49_BMSK                                                                       0x20000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_49_SHFT                                                                          0x11
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_48_BMSK                                                                       0x10000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_48_SHFT                                                                          0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_47_BMSK                                                                        0x8000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_47_SHFT                                                                           0xf
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_46_BMSK                                                                        0x4000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_46_SHFT                                                                           0xe
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_45_BMSK                                                                        0x2000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_45_SHFT                                                                           0xd
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_44_BMSK                                                                        0x1000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_44_SHFT                                                                           0xc
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_43_BMSK                                                                         0x800
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_43_SHFT                                                                           0xb
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_42_BMSK                                                                         0x400
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_42_SHFT                                                                           0xa
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_41_BMSK                                                                         0x200
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_41_SHFT                                                                           0x9
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_40_BMSK                                                                         0x100
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_40_SHFT                                                                           0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_39_BMSK                                                                          0x80
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_39_SHFT                                                                           0x7
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_38_BMSK                                                                          0x40
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_38_SHFT                                                                           0x6
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_37_BMSK                                                                          0x20
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_37_SHFT                                                                           0x5
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_36_BMSK                                                                          0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_36_SHFT                                                                           0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_35_BMSK                                                                           0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_35_SHFT                                                                           0x3
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_34_BMSK                                                                           0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_34_SHFT                                                                           0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_33_BMSK                                                                           0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_33_SHFT                                                                           0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_32_BMSK                                                                           0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RESERVE_32_SHFT                                                                           0x0

#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00004010)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00004010)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RMSK                                                                         0x3ffff
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ADDR, HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_17_VMIDMT_GIRPT_BMSK                                                 0x20000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_17_VMIDMT_GIRPT_SHFT                                                    0x11
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_16_VMIDMT_GIRPT_BMSK                                                 0x10000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_16_VMIDMT_GIRPT_SHFT                                                    0x10
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_15_VMIDMT_GIRPT_BMSK                                                  0x8000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_15_VMIDMT_GIRPT_SHFT                                                     0xf
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_14_VMIDMT_GIRPT_BMSK                                                  0x4000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_14_VMIDMT_GIRPT_SHFT                                                     0xe
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_13_VMIDMT_GIRPT_BMSK                                                  0x2000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_13_VMIDMT_GIRPT_SHFT                                                     0xd
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_12_VMIDMT_GIRPT_BMSK                                                  0x1000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_12_VMIDMT_GIRPT_SHFT                                                     0xc
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_11_VMIDMT_GIRPT_BMSK                                                   0x800
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_11_VMIDMT_GIRPT_SHFT                                                     0xb
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_10_VMIDMT_GIRPT_BMSK                                                   0x400
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_10_VMIDMT_GIRPT_SHFT                                                     0xa
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_9_VMIDMT_GIRPT_BMSK                                                    0x200
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_9_VMIDMT_GIRPT_SHFT                                                      0x9
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_8_VMIDMT_GIRPT_BMSK                                                    0x100
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RESERVE_8_VMIDMT_GIRPT_SHFT                                                      0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_DAP_VMIDMT_GIRPT_BMSK                                                      0x80
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_DAP_VMIDMT_GIRPT_SHFT                                                       0x7
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_TRACE_VMIDMT_GIRPT_BMSK                                                    0x40
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_TRACE_VMIDMT_GIRPT_SHFT                                                     0x6
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_IPA_VMIDMT_GIRPT_BMSK                                                           0x20
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_IPA_VMIDMT_GIRPT_SHFT                                                            0x5
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_SPMI_BAM_VMIDMT_GIRPT_BMSK                                                      0x10
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_SPMI_BAM_VMIDMT_GIRPT_SHFT                                                       0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_BAM_EDML_VMIDMT_GIRPT_BMSK                                                       0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_BAM_EDML_VMIDMT_GIRPT_SHFT                                                       0x3
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QPIC_BAM_VMIDMT_GIRPT_BMSK                                                       0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QPIC_BAM_VMIDMT_GIRPT_SHFT                                                       0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_AOP_VMIDMT_GIRPT_BMSK                                                            0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_AOP_VMIDMT_GIRPT_SHFT                                                            0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_CRYPTO_VMIDMT_GIRPT_BMSK                                                         0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_CRYPTO_VMIDMT_GIRPT_SHFT                                                         0x0

#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00004014)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00004014)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_RMSK                                                                             0x1e42
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ADDR, HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_LPASS_7_IRQ_OUT_SECURITY_BMSK                                                    0x1000
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_LPASS_7_IRQ_OUT_SECURITY_SHFT                                                       0xc
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_LPASS_15_IRQ_OUT_SECURITY_BMSK                                                    0x800
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_LPASS_15_IRQ_OUT_SECURITY_SHFT                                                      0xb
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_AGGR2_NOC_SMMU_MMU_GIRPT_BMSK                                                     0x400
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_AGGR2_NOC_SMMU_MMU_GIRPT_SHFT                                                       0xa
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_AGGR1_NOC_SMMU_MMU_GIRPT_BMSK                                                     0x200
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_AGGR1_NOC_SMMU_MMU_GIRPT_SHFT                                                       0x9
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_OGPU_MMU_GIRPT_BMSK                                                                0x40
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_OGPU_MMU_GIRPT_SHFT                                                                 0x6
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_MMSS_BIMC_SMMU_GIRPT_BMSK                                                           0x2
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_MMSS_BIMC_SMMU_GIRPT_SHFT                                                           0x1

#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00004040)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00004040)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_RMSK                                                                        0xffffffff
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_ADDR, HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_RESERVE_31_BMSK                                                             0x80000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_RESERVE_31_SHFT                                                                   0x1f
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QM_XPU3_SEC_INTR0_ENABLE_BMSK                                               0x40000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QM_XPU3_SEC_INTR0_ENABLE_SHFT                                                     0x1e
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_MEMNOC_MCDMA_XPU3_SEC_INTR0_ENABLE_BMSK                                     0x20000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_MEMNOC_MCDMA_XPU3_SEC_INTR0_ENABLE_SHFT                                           0x1d
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SPMI_BAM_APU_SEC_INTR0_ENABLE_BMSK                                          0x10000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SPMI_BAM_APU_SEC_INTR0_ENABLE_SHFT                                                0x1c
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_IPA_APU_SEC_INTR0_ENABLE_BMSK                                                0x8000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_IPA_APU_SEC_INTR0_ENABLE_SHFT                                                     0x1b
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_BLSP_BAM_APU_SEC_INTR0_ENABLE_BMSK                                           0x4000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_BLSP_BAM_APU_SEC_INTR0_ENABLE_SHFT                                                0x1a
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_PKA_XPU_SEC_INTR0_ENABLE_BMSK                                                0x2000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_PKA_XPU_SEC_INTR0_ENABLE_SHFT                                                     0x19
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QPIC_XPU2_SEC_INTR0_ENABLE_BMSK                                              0x1000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QPIC_XPU2_SEC_INTR0_ENABLE_SHFT                                                   0x18
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_RESERVE_23_BMSK                                                               0x800000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_RESERVE_23_SHFT                                                                   0x17
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QXS_Q6_TCM_SS_MPU_XPU3_SEC_INTR0_ENABLE_BMSK                                  0x400000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QXS_Q6_TCM_SS_MPU_XPU3_SEC_INTR0_ENABLE_SHFT                                      0x16
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QXM_MSS_NAV_CE_MS_MPU_XPU3_SEC_INTR0_ENABLE_BMSK                              0x200000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QXM_MSS_NAV_CE_MS_MPU_XPU3_SEC_INTR0_ENABLE_SHFT                                  0x15
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QNM_MEMNOC_MS_MPU_XPU3_SEC_INTR0_ENABLE_BMSK                                  0x100000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QNM_MEMNOC_MS_MPU_XPU3_SEC_INTR0_ENABLE_SHFT                                      0x14
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QNM_AGGRE_NOC_IPA_MS_MPU_XPU3_SEC_INTR0_ENABLE_BMSK                            0x80000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QNM_AGGRE_NOC_IPA_MS_MPU_XPU3_SEC_INTR0_ENABLE_SHFT                               0x13
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QHS_SNOC_CFG_SS_MPU_XPU3_SEC_INTR0_ENABLE_BMSK                                 0x40000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QHS_SNOC_CFG_SS_MPU_XPU3_SEC_INTR0_ENABLE_SHFT                                    0x12
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_TLMM_CENTRAL_XPU_SEC_INTR0_ENABLE_BMSK                                         0x20000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_TLMM_CENTRAL_XPU_SEC_INTR0_ENABLE_SHFT                                            0x11
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SPDM_WRAPPER_XPU_SEC_INTR0_ENABLE_BMSK                                         0x10000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SPDM_WRAPPER_XPU_SEC_INTR0_ENABLE_SHFT                                            0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_OCIMEM_MPU_SEC_INTR0_ENABLE_BMSK                                                0x8000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_OCIMEM_MPU_SEC_INTR0_ENABLE_SHFT                                                   0xf
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU3_SEC_INTR0_ENABLE_BMSK                      0x4000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU3_SEC_INTR0_ENABLE_SHFT                         0xe
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_BOOT_ROM_SEC_INTR0_ENABLE_BMSK                                                  0x2000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_BOOT_ROM_SEC_INTR0_ENABLE_SHFT                                                     0xd
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_DTP_QHS_BROADCAST_MPU_MAINO_XPU3_SEC_INTR0_ENABLE_BMSK                          0x1000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_DTP_QHS_BROADCAST_MPU_MAINO_XPU3_SEC_INTR0_ENABLE_SHFT                             0xc
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_LLCC0_XPU3_SEC_INTR0_ENABLE_BMSK                                                 0x800
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_LLCC0_XPU3_SEC_INTR0_ENABLE_SHFT                                                   0xb
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_GCC_XPU_SEC_INTR0_ENABLE_BMSK                                                    0x400
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_GCC_XPU_SEC_INTR0_ENABLE_SHFT                                                      0xa
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_MEMNOC_XPU3_SEC_INTR0_ENABLE_BMSK                                                0x200
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_MEMNOC_XPU3_SEC_INTR0_ENABLE_SHFT                                                  0x9
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QHM_AOSS_MS_MPU_XPU3_SEC_INTR0_ENABLE_BMSK                                       0x100
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QHM_AOSS_MS_MPU_XPU3_SEC_INTR0_ENABLE_SHFT                                         0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SEC_CTRL_XPU3_SEC_INTR0_ENABLE_BMSK                                               0x80
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SEC_CTRL_XPU3_SEC_INTR0_ENABLE_SHFT                                                0x7
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_DCC_XPU_SEC_INTR0_ENABLE_BMSK                                                     0x40
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_DCC_XPU_SEC_INTR0_ENABLE_SHFT                                                      0x6
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_OCIMEM_RPU_SEC_INTR0_ENABLE_BMSK                                                  0x20
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_OCIMEM_RPU_SEC_INTR0_ENABLE_SHFT                                                   0x5
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_CRYPTO_BAM_APU_SEC_INTR0_ENABLE_BMSK                                              0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_CRYPTO_BAM_APU_SEC_INTR0_ENABLE_SHFT                                               0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_TCSR_MUTEX_XPU_SEC_INTR0_ENABLE_BMSK                                               0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_TCSR_MUTEX_XPU_SEC_INTR0_ENABLE_SHFT                                               0x3
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_TCSR_REGS_XPU_SEC_INTR0_ENABLE_BMSK                                                0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_TCSR_REGS_XPU_SEC_INTR0_ENABLE_SHFT                                                0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_AOSS_MPU_SEC_INTR0_ENABLE_BMSK                                                     0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_AOSS_MPU_SEC_INTR0_ENABLE_SHFT                                                     0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_PMIC_ARB_MPU_SEC_INTR0_ENABLE_BMSK                                                 0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_PMIC_ARB_MPU_SEC_INTR0_ENABLE_SHFT                                                 0x0

#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00004044)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00004044)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RMSK                                                                           0x7ffff
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_ADDR, HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_50_BMSK                                                                0x40000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_50_SHFT                                                                   0x12
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_49_BMSK                                                                0x20000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_49_SHFT                                                                   0x11
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_48_BMSK                                                                0x10000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_48_SHFT                                                                   0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_47_BMSK                                                                 0x8000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_47_SHFT                                                                    0xf
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_46_BMSK                                                                 0x4000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_46_SHFT                                                                    0xe
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_45_BMSK                                                                 0x2000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_45_SHFT                                                                    0xd
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_44_BMSK                                                                 0x1000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_44_SHFT                                                                    0xc
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_43_BMSK                                                                  0x800
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_43_SHFT                                                                    0xb
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_42_BMSK                                                                  0x400
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_42_SHFT                                                                    0xa
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_41_BMSK                                                                  0x200
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_41_SHFT                                                                    0x9
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_40_BMSK                                                                  0x100
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_40_SHFT                                                                    0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_39_BMSK                                                                   0x80
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_39_SHFT                                                                    0x7
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_38_BMSK                                                                   0x40
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_38_SHFT                                                                    0x6
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_37_BMSK                                                                   0x20
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_37_SHFT                                                                    0x5
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_36_BMSK                                                                   0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_36_SHFT                                                                    0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_35_BMSK                                                                    0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_35_SHFT                                                                    0x3
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_34_BMSK                                                                    0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_34_SHFT                                                                    0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_33_BMSK                                                                    0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_33_SHFT                                                                    0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_32_BMSK                                                                    0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RESERVE_32_SHFT                                                                    0x0

#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00004050)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_OFFS                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00004050)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RMSK                                                                  0x3ffff
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_17_VMIDMT_GIRPT_ENABLE_BMSK                                   0x20000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_17_VMIDMT_GIRPT_ENABLE_SHFT                                      0x11
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_16_VMIDMT_GIRPT_ENABLE_BMSK                                   0x10000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_16_VMIDMT_GIRPT_ENABLE_SHFT                                      0x10
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_15_VMIDMT_GIRPT_ENABLE_BMSK                                    0x8000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_15_VMIDMT_GIRPT_ENABLE_SHFT                                       0xf
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_14_VMIDMT_GIRPT_ENABLE_BMSK                                    0x4000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_14_VMIDMT_GIRPT_ENABLE_SHFT                                       0xe
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_13_VMIDMT_GIRPT_ENABLE_BMSK                                    0x2000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_13_VMIDMT_GIRPT_ENABLE_SHFT                                       0xd
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_12_VMIDMT_GIRPT_ENABLE_BMSK                                    0x1000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_12_VMIDMT_GIRPT_ENABLE_SHFT                                       0xc
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_11_VMIDMT_GIRPT_ENABLE_BMSK                                     0x800
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_11_VMIDMT_GIRPT_ENABLE_SHFT                                       0xb
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_10_VMIDMT_GIRPT_ENABLE_BMSK                                     0x400
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_10_VMIDMT_GIRPT_ENABLE_SHFT                                       0xa
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_9_VMIDMT_GIRPT_ENABLE_BMSK                                      0x200
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_9_VMIDMT_GIRPT_ENABLE_SHFT                                        0x9
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_8_VMIDMT_GIRPT_ENABLE_BMSK                                      0x100
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RESERVE_8_VMIDMT_GIRPT_ENABLE_SHFT                                        0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_GIRPT_ENABLE_BMSK                                        0x80
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_GIRPT_ENABLE_SHFT                                         0x7
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_GIRPT_ENABLE_BMSK                                      0x40
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_GIRPT_ENABLE_SHFT                                       0x6
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_IPA_VMIDMT_GIRPT_ENABLE_BMSK                                             0x20
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_IPA_VMIDMT_GIRPT_ENABLE_SHFT                                              0x5
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_SPMI_BAM_VMIDMT_GIRPT_ENABLE_BMSK                                        0x10
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_SPMI_BAM_VMIDMT_GIRPT_ENABLE_SHFT                                         0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_BAM_EDML_VMIDMT_GIRPT_ENABLE_BMSK                                         0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_BAM_EDML_VMIDMT_GIRPT_ENABLE_SHFT                                         0x3
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QPIC_BAM_VMIDMT_GIRPT_ENABLE_BMSK                                         0x4
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QPIC_BAM_VMIDMT_GIRPT_ENABLE_SHFT                                         0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_AOP_VMIDMT_GIRPT_ENABLE_BMSK                                              0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_AOP_VMIDMT_GIRPT_ENABLE_SHFT                                              0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_CRYPTO_VMIDMT_GIRPT_ENABLE_BMSK                                           0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_CRYPTO_VMIDMT_GIRPT_ENABLE_SHFT                                           0x0

#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_ADDR                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00004054)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_OFFS                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00004054)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_RMSK                                                                      0x1e42
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_LPASS_7_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                                 0x1000
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_LPASS_7_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                                    0xc
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_LPASS_15_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                                 0x800
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_LPASS_15_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                                   0xb
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_GIRPT_ENABLE_BMSK                                       0x400
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_GIRPT_ENABLE_SHFT                                         0xa
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_GIRPT_ENABLE_BMSK                                       0x200
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_GIRPT_ENABLE_SHFT                                         0x9
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_OGPU_MMU_GIRPT_ENABLE_BMSK                                                  0x40
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_OGPU_MMU_GIRPT_ENABLE_SHFT                                                   0x6
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_GIRPT_ENABLE_BMSK                                             0x2
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_GIRPT_ENABLE_SHFT                                             0x1

#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00005000)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00005000)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RMSK                                                                            0x3ffff
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ADDR, HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_17_VMIDMT_GCFGIRPT_BMSK                                                 0x20000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_17_VMIDMT_GCFGIRPT_SHFT                                                    0x11
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_16_VMIDMT_GCFGIRPT_BMSK                                                 0x10000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_16_VMIDMT_GCFGIRPT_SHFT                                                    0x10
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_15_VMIDMT_GCFGIRPT_BMSK                                                  0x8000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_15_VMIDMT_GCFGIRPT_SHFT                                                     0xf
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_14_VMIDMT_GCFGIRPT_BMSK                                                  0x4000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_14_VMIDMT_GCFGIRPT_SHFT                                                     0xe
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_13_VMIDMT_GCFGIRPT_BMSK                                                  0x2000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_13_VMIDMT_GCFGIRPT_SHFT                                                     0xd
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_12_VMIDMT_GCFGIRPT_BMSK                                                  0x1000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_12_VMIDMT_GCFGIRPT_SHFT                                                     0xc
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_11_VMIDMT_GCFGIRPT_BMSK                                                   0x800
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_11_VMIDMT_GCFGIRPT_SHFT                                                     0xb
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_10_VMIDMT_GCFGIRPT_BMSK                                                   0x400
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_10_VMIDMT_GCFGIRPT_SHFT                                                     0xa
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_9_VMIDMT_GCFGIRPT_BMSK                                                    0x200
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_9_VMIDMT_GCFGIRPT_SHFT                                                      0x9
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_8_VMIDMT_GCFGIRPT_BMSK                                                    0x100
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RESERVE_8_VMIDMT_GCFGIRPT_SHFT                                                      0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_DAP_VMIDMT_GCFGIRPT_BMSK                                                      0x80
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_DAP_VMIDMT_GCFGIRPT_SHFT                                                       0x7
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_TRACE_VMIDMT_GCFGIRPT_BMSK                                                    0x40
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_TRACE_VMIDMT_GCFGIRPT_SHFT                                                     0x6
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_IPA_VMIDMT_GCFGIRPT_BMSK                                                           0x20
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_IPA_VMIDMT_GCFGIRPT_SHFT                                                            0x5
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_SPMI_BAM_VMIDMT_GCFGIRPT_BMSK                                                      0x10
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_SPMI_BAM_VMIDMT_GCFGIRPT_SHFT                                                       0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_BAM_EDML_VMIDMT_GCFGIRPT_BMSK                                                       0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_BAM_EDML_VMIDMT_GCFGIRPT_SHFT                                                       0x3
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QPIC_BAM_VMIDMT_GCFGIRPT_BMSK                                                       0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QPIC_BAM_VMIDMT_GCFGIRPT_SHFT                                                       0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_AOP_VMIDMT_GCFGIRPT_BMSK                                                            0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_AOP_VMIDMT_GCFGIRPT_SHFT                                                            0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_CRYPTO_VMIDMT_GCFGIRPT_BMSK                                                         0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_CRYPTO_VMIDMT_GCFGIRPT_SHFT                                                         0x0

#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00005004)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00005004)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_RMSK                                                                                0x1e42
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ADDR, HWIO_TCSR_SS_MMU_CFG_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_LPASS_6_IRQ_OUT_SECURITY_BMSK                                                       0x1000
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_LPASS_6_IRQ_OUT_SECURITY_SHFT                                                          0xc
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_LPASS_14_IRQ_OUT_SECURITY_BMSK                                                       0x800
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_LPASS_14_IRQ_OUT_SECURITY_SHFT                                                         0xb
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_AGGR2_NOC_SMMU_MMU_GCFGIRPT_BMSK                                                     0x400
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_AGGR2_NOC_SMMU_MMU_GCFGIRPT_SHFT                                                       0xa
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_AGGR1_NOC_SMMU_MMU_GCFGIRPT_BMSK                                                     0x200
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_AGGR1_NOC_SMMU_MMU_GCFGIRPT_SHFT                                                       0x9
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_OGPU_MMU_GCFGIRPT_BMSK                                                                0x40
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_OGPU_MMU_GCFGIRPT_SHFT                                                                 0x6
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_MMSS_BIMC_SMMU_GCFGIRPT_BMSK                                                           0x2
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_MMSS_BIMC_SMMU_GCFGIRPT_SHFT                                                           0x1

#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00005040)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_OFFS                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00005040)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RMSK                                                                     0x3ffff
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_17_VMIDMT_GCFGIRPT_ENABLE_BMSK                                   0x20000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_17_VMIDMT_GCFGIRPT_ENABLE_SHFT                                      0x11
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_16_VMIDMT_GCFGIRPT_ENABLE_BMSK                                   0x10000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_16_VMIDMT_GCFGIRPT_ENABLE_SHFT                                      0x10
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_15_VMIDMT_GCFGIRPT_ENABLE_BMSK                                    0x8000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_15_VMIDMT_GCFGIRPT_ENABLE_SHFT                                       0xf
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_14_VMIDMT_GCFGIRPT_ENABLE_BMSK                                    0x4000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_14_VMIDMT_GCFGIRPT_ENABLE_SHFT                                       0xe
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_13_VMIDMT_GCFGIRPT_ENABLE_BMSK                                    0x2000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_13_VMIDMT_GCFGIRPT_ENABLE_SHFT                                       0xd
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_12_VMIDMT_GCFGIRPT_ENABLE_BMSK                                    0x1000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_12_VMIDMT_GCFGIRPT_ENABLE_SHFT                                       0xc
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_11_VMIDMT_GCFGIRPT_ENABLE_BMSK                                     0x800
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_11_VMIDMT_GCFGIRPT_ENABLE_SHFT                                       0xb
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_10_VMIDMT_GCFGIRPT_ENABLE_BMSK                                     0x400
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_10_VMIDMT_GCFGIRPT_ENABLE_SHFT                                       0xa
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_9_VMIDMT_GCFGIRPT_ENABLE_BMSK                                      0x200
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_9_VMIDMT_GCFGIRPT_ENABLE_SHFT                                        0x9
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_8_VMIDMT_GCFGIRPT_ENABLE_BMSK                                      0x100
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RESERVE_8_VMIDMT_GCFGIRPT_ENABLE_SHFT                                        0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_GCFGIRPT_ENABLE_BMSK                                        0x80
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_GCFGIRPT_ENABLE_SHFT                                         0x7
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_GCFGIRPT_ENABLE_BMSK                                      0x40
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_GCFGIRPT_ENABLE_SHFT                                       0x6
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_IPA_VMIDMT_GCFGIRPT_ENABLE_BMSK                                             0x20
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_IPA_VMIDMT_GCFGIRPT_ENABLE_SHFT                                              0x5
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_SPMI_BAM_VMIDMT_GCFGIRPT_ENABLE_BMSK                                        0x10
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_SPMI_BAM_VMIDMT_GCFGIRPT_ENABLE_SHFT                                         0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_BAM_EDML_VMIDMT_GCFGIRPT_ENABLE_BMSK                                         0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_BAM_EDML_VMIDMT_GCFGIRPT_ENABLE_SHFT                                         0x3
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QPIC_BAM_VMIDMT_GCFGIRPT_ENABLE_BMSK                                         0x4
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QPIC_BAM_VMIDMT_GCFGIRPT_ENABLE_SHFT                                         0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_AOP_VMIDMT_GCFGIRPT_ENABLE_BMSK                                              0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_AOP_VMIDMT_GCFGIRPT_ENABLE_SHFT                                              0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_CRYPTO_VMIDMT_GCFGIRPT_ENABLE_BMSK                                           0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_CRYPTO_VMIDMT_GCFGIRPT_ENABLE_SHFT                                           0x0

#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00005044)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_OFFS                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00005044)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_RMSK                                                                         0x1e42
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_LPASS_6_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                                    0x1000
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_LPASS_6_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                                       0xc
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_LPASS_14_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                                    0x800
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_LPASS_14_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                                      0xb
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_GCFGIRPT_ENABLE_BMSK                                       0x400
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_GCFGIRPT_ENABLE_SHFT                                         0xa
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_GCFGIRPT_ENABLE_BMSK                                       0x200
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_GCFGIRPT_ENABLE_SHFT                                         0x9
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_OGPU_MMU_GCFGIRPT_ENABLE_BMSK                                                  0x40
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_OGPU_MMU_GCFGIRPT_ENABLE_SHFT                                                   0x6
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_GCFGIRPT_ENABLE_BMSK                                             0x2
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_GCFGIRPT_ENABLE_SHFT                                             0x1

#define HWIO_TCSR_SS_XPU_MSA_INTR0_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00006000)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00006000)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_RMSK                                                                               0xffffffff
#define HWIO_TCSR_SS_XPU_MSA_INTR0_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR0_ADDR, HWIO_TCSR_SS_XPU_MSA_INTR0_RMSK)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR0_ADDR, m)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_RESERVE_31_BMSK                                                                    0x80000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_RESERVE_31_SHFT                                                                          0x1f
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QM_XPU3_MSA_INTR0_BMSK                                                             0x40000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QM_XPU3_MSA_INTR0_SHFT                                                                   0x1e
#define HWIO_TCSR_SS_XPU_MSA_INTR0_MEMNOC_MCDMA_XPU3_MSA_INTR0_BMSK                                                   0x20000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_MEMNOC_MCDMA_XPU3_MSA_INTR0_SHFT                                                         0x1d
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SPMI_BAM_APU_MSA_INTR0_BMSK                                                        0x10000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SPMI_BAM_APU_MSA_INTR0_SHFT                                                              0x1c
#define HWIO_TCSR_SS_XPU_MSA_INTR0_IPA_APU_MSA_INTR0_BMSK                                                              0x8000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_IPA_APU_MSA_INTR0_SHFT                                                                   0x1b
#define HWIO_TCSR_SS_XPU_MSA_INTR0_BLSP_BAM_APU_MSA_INTR0_BMSK                                                         0x4000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_BLSP_BAM_APU_MSA_INTR0_SHFT                                                              0x1a
#define HWIO_TCSR_SS_XPU_MSA_INTR0_PKA_XPU_MSA_INTR0_BMSK                                                              0x2000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_PKA_XPU_MSA_INTR0_SHFT                                                                   0x19
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QPIC_XPU2_MSA_INTR0_BMSK                                                            0x1000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QPIC_XPU2_MSA_INTR0_SHFT                                                                 0x18
#define HWIO_TCSR_SS_XPU_MSA_INTR0_RESERVE_23_BMSK                                                                      0x800000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_RESERVE_23_SHFT                                                                          0x17
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QXS_Q6_TCM_SS_MPU_XPU3_MSA_INTR0_BMSK                                                0x400000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QXS_Q6_TCM_SS_MPU_XPU3_MSA_INTR0_SHFT                                                    0x16
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QXM_MSS_NAV_CE_MS_MPU_XPU3_MSA_INTR0_BMSK                                            0x200000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QXM_MSS_NAV_CE_MS_MPU_XPU3_MSA_INTR0_SHFT                                                0x15
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QNM_MEMNOC_MS_MPU_XPU3_MSA_INTR0_BMSK                                                0x100000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QNM_MEMNOC_MS_MPU_XPU3_MSA_INTR0_SHFT                                                    0x14
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QNM_AGGRE_NOC_IPA_MS_MPU_XPU3_MSA_INTR0_BMSK                                          0x80000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QNM_AGGRE_NOC_IPA_MS_MPU_XPU3_MSA_INTR0_SHFT                                             0x13
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QHS_SNOC_CFG_SS_MPU_XPU3_MSA_INTR0_BMSK                                               0x40000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QHS_SNOC_CFG_SS_MPU_XPU3_MSA_INTR0_SHFT                                                  0x12
#define HWIO_TCSR_SS_XPU_MSA_INTR0_TLMM_CENTRAL_XPU_MSA_INTR0_BMSK                                                       0x20000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_TLMM_CENTRAL_XPU_MSA_INTR0_SHFT                                                          0x11
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SPDM_WRAPPER_XPU_MSA_INTR0_BMSK                                                       0x10000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SPDM_WRAPPER_XPU_MSA_INTR0_SHFT                                                          0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR0_OCIMEM_MPU_MSA_INTR0_BMSK                                                              0x8000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_OCIMEM_MPU_MSA_INTR0_SHFT                                                                 0xf
#define HWIO_TCSR_SS_XPU_MSA_INTR0_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU3_MSA_INTR0_BMSK                                    0x4000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU3_MSA_INTR0_SHFT                                       0xe
#define HWIO_TCSR_SS_XPU_MSA_INTR0_BOOT_ROM_MSA_INTR0_BMSK                                                                0x2000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_BOOT_ROM_MSA_INTR0_SHFT                                                                   0xd
#define HWIO_TCSR_SS_XPU_MSA_INTR0_DTP_QHS_BROADCAST_MPU_MAINO_XPU3_MSA_INTR0_BMSK                                        0x1000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_DTP_QHS_BROADCAST_MPU_MAINO_XPU3_MSA_INTR0_SHFT                                           0xc
#define HWIO_TCSR_SS_XPU_MSA_INTR0_LLCC0_XPU3_MSA_INTR0_BMSK                                                               0x800
#define HWIO_TCSR_SS_XPU_MSA_INTR0_LLCC0_XPU3_MSA_INTR0_SHFT                                                                 0xb
#define HWIO_TCSR_SS_XPU_MSA_INTR0_GCC_XPU_MSA_INTR0_BMSK                                                                  0x400
#define HWIO_TCSR_SS_XPU_MSA_INTR0_GCC_XPU_MSA_INTR0_SHFT                                                                    0xa
#define HWIO_TCSR_SS_XPU_MSA_INTR0_MEMNOC_XPU3_MSA_INTR0_BMSK                                                              0x200
#define HWIO_TCSR_SS_XPU_MSA_INTR0_MEMNOC_XPU3_MSA_INTR0_SHFT                                                                0x9
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QHM_AOSS_MS_MPU_XPU3_MSA_INTR0_BMSK                                                     0x100
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QHM_AOSS_MS_MPU_XPU3_MSA_INTR0_SHFT                                                       0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SEC_CTRL_XPU3_MSA_INTR0_BMSK                                                             0x80
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SEC_CTRL_XPU3_MSA_INTR0_SHFT                                                              0x7
#define HWIO_TCSR_SS_XPU_MSA_INTR0_DCC_XPU_MSA_INTR0_BMSK                                                                   0x40
#define HWIO_TCSR_SS_XPU_MSA_INTR0_DCC_XPU_MSA_INTR0_SHFT                                                                    0x6
#define HWIO_TCSR_SS_XPU_MSA_INTR0_OCIMEM_RPU_MSA_INTR0_BMSK                                                                0x20
#define HWIO_TCSR_SS_XPU_MSA_INTR0_OCIMEM_RPU_MSA_INTR0_SHFT                                                                 0x5
#define HWIO_TCSR_SS_XPU_MSA_INTR0_CRYPTO_BAM_APU_MSA_INTR0_BMSK                                                            0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR0_CRYPTO_BAM_APU_MSA_INTR0_SHFT                                                             0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR0_TCSR_MUTEX_XPU_MSA_INTR0_BMSK                                                             0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR0_TCSR_MUTEX_XPU_MSA_INTR0_SHFT                                                             0x3
#define HWIO_TCSR_SS_XPU_MSA_INTR0_TCSR_REGS_XPU_MSA_INTR0_BMSK                                                              0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR0_TCSR_REGS_XPU_MSA_INTR0_SHFT                                                              0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR0_AOSS_MPU_MSA_INTR0_BMSK                                                                   0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR0_AOSS_MPU_MSA_INTR0_SHFT                                                                   0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR0_PMIC_ARB_MPU_MSA_INTR0_BMSK                                                               0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR0_PMIC_ARB_MPU_MSA_INTR0_SHFT                                                               0x0

#define HWIO_TCSR_SS_XPU_MSA_INTR1_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00006004)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00006004)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RMSK                                                                                  0x7ffff
#define HWIO_TCSR_SS_XPU_MSA_INTR1_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR1_ADDR, HWIO_TCSR_SS_XPU_MSA_INTR1_RMSK)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR1_ADDR, m)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_50_BMSK                                                                       0x40000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_50_SHFT                                                                          0x12
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_49_BMSK                                                                       0x20000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_49_SHFT                                                                          0x11
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_48_BMSK                                                                       0x10000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_48_SHFT                                                                          0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_47_BMSK                                                                        0x8000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_47_SHFT                                                                           0xf
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_46_BMSK                                                                        0x4000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_46_SHFT                                                                           0xe
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_45_BMSK                                                                        0x2000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_45_SHFT                                                                           0xd
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_44_BMSK                                                                        0x1000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_44_SHFT                                                                           0xc
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_43_BMSK                                                                         0x800
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_43_SHFT                                                                           0xb
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_42_BMSK                                                                         0x400
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_42_SHFT                                                                           0xa
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_41_BMSK                                                                         0x200
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_41_SHFT                                                                           0x9
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_40_BMSK                                                                         0x100
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_40_SHFT                                                                           0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_39_BMSK                                                                          0x80
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_39_SHFT                                                                           0x7
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_38_BMSK                                                                          0x40
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_38_SHFT                                                                           0x6
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_37_BMSK                                                                          0x20
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_37_SHFT                                                                           0x5
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_36_BMSK                                                                          0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_36_SHFT                                                                           0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_35_BMSK                                                                           0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_35_SHFT                                                                           0x3
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_34_BMSK                                                                           0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_34_SHFT                                                                           0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_33_BMSK                                                                           0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_33_SHFT                                                                           0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_32_BMSK                                                                           0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RESERVE_32_SHFT                                                                           0x0

#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00006040)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00006040)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_RMSK                                                                        0xffffffff
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_ADDR, HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_RESERVE_31_BMSK                                                             0x80000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_RESERVE_31_SHFT                                                                   0x1f
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QM_XPU3_MSA_INTR0_ENABLE_BMSK                                               0x40000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QM_XPU3_MSA_INTR0_ENABLE_SHFT                                                     0x1e
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_MEMNOC_MCDMA_XPU3_MSA_INTR0_ENABLE_BMSK                                     0x20000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_MEMNOC_MCDMA_XPU3_MSA_INTR0_ENABLE_SHFT                                           0x1d
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SPMI_BAM_APU_MSA_INTR0_ENABLE_BMSK                                          0x10000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SPMI_BAM_APU_MSA_INTR0_ENABLE_SHFT                                                0x1c
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_IPA_APU_MSA_INTR0_ENABLE_BMSK                                                0x8000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_IPA_APU_MSA_INTR0_ENABLE_SHFT                                                     0x1b
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_BLSP_BAM_APU_MSA_INTR0_ENABLE_BMSK                                           0x4000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_BLSP_BAM_APU_MSA_INTR0_ENABLE_SHFT                                                0x1a
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_PKA_XPU_MSA_INTR0_ENABLE_BMSK                                                0x2000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_PKA_XPU_MSA_INTR0_ENABLE_SHFT                                                     0x19
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QPIC_XPU2_MSA_INTR0_ENABLE_BMSK                                              0x1000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QPIC_XPU2_MSA_INTR0_ENABLE_SHFT                                                   0x18
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_RESERVE_23_BMSK                                                               0x800000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_RESERVE_23_SHFT                                                                   0x17
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QXS_Q6_TCM_SS_MPU_XPU3_MSA_INTR0_ENABLE_BMSK                                  0x400000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QXS_Q6_TCM_SS_MPU_XPU3_MSA_INTR0_ENABLE_SHFT                                      0x16
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QXM_MSS_NAV_CE_MS_MPU_XPU3_MSA_INTR0_ENABLE_BMSK                              0x200000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QXM_MSS_NAV_CE_MS_MPU_XPU3_MSA_INTR0_ENABLE_SHFT                                  0x15
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QNM_MEMNOC_MS_MPU_XPU3_MSA_INTR0_ENABLE_BMSK                                  0x100000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QNM_MEMNOC_MS_MPU_XPU3_MSA_INTR0_ENABLE_SHFT                                      0x14
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QNM_AGGRE_NOC_IPA_MS_MPU_XPU3_MSA_INTR0_ENABLE_BMSK                            0x80000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QNM_AGGRE_NOC_IPA_MS_MPU_XPU3_MSA_INTR0_ENABLE_SHFT                               0x13
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QHS_SNOC_CFG_SS_MPU_XPU3_MSA_INTR0_ENABLE_BMSK                                 0x40000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QHS_SNOC_CFG_SS_MPU_XPU3_MSA_INTR0_ENABLE_SHFT                                    0x12
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_TLMM_CENTRAL_XPU_MSA_INTR0_ENABLE_BMSK                                         0x20000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_TLMM_CENTRAL_XPU_MSA_INTR0_ENABLE_SHFT                                            0x11
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SPDM_WRAPPER_XPU_MSA_INTR0_ENABLE_BMSK                                         0x10000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SPDM_WRAPPER_XPU_MSA_INTR0_ENABLE_SHFT                                            0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_OCIMEM_MPU_MSA_INTR0_ENABLE_BMSK                                                0x8000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_OCIMEM_MPU_MSA_INTR0_ENABLE_SHFT                                                   0xf
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU3_MSA_INTR0_ENABLE_BMSK                      0x4000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU3_MSA_INTR0_ENABLE_SHFT                         0xe
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_BOOT_ROM_MSA_INTR0_ENABLE_BMSK                                                  0x2000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_BOOT_ROM_MSA_INTR0_ENABLE_SHFT                                                     0xd
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_DTP_QHS_BROADCAST_MPU_MAINO_XPU3_MSA_INTR0_ENABLE_BMSK                          0x1000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_DTP_QHS_BROADCAST_MPU_MAINO_XPU3_MSA_INTR0_ENABLE_SHFT                             0xc
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_LLCC0_XPU3_MSA_INTR0_ENABLE_BMSK                                                 0x800
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_LLCC0_XPU3_MSA_INTR0_ENABLE_SHFT                                                   0xb
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_GCC_XPU_MSA_INTR0_ENABLE_BMSK                                                    0x400
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_GCC_XPU_MSA_INTR0_ENABLE_SHFT                                                      0xa
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_MEMNOC_XPU3_MSA_INTR0_ENABLE_BMSK                                                0x200
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_MEMNOC_XPU3_MSA_INTR0_ENABLE_SHFT                                                  0x9
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QHM_AOSS_MS_MPU_XPU3_MSA_INTR0_ENABLE_BMSK                                       0x100
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QHM_AOSS_MS_MPU_XPU3_MSA_INTR0_ENABLE_SHFT                                         0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SEC_CTRL_XPU3_MSA_INTR0_ENABLE_BMSK                                               0x80
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SEC_CTRL_XPU3_MSA_INTR0_ENABLE_SHFT                                                0x7
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_DCC_XPU_MSA_INTR0_ENABLE_BMSK                                                     0x40
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_DCC_XPU_MSA_INTR0_ENABLE_SHFT                                                      0x6
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_OCIMEM_RPU_MSA_INTR0_ENABLE_BMSK                                                  0x20
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_OCIMEM_RPU_MSA_INTR0_ENABLE_SHFT                                                   0x5
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_CRYPTO_BAM_APU_MSA_INTR0_ENABLE_BMSK                                              0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_CRYPTO_BAM_APU_MSA_INTR0_ENABLE_SHFT                                               0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_TCSR_MUTEX_XPU_MSA_INTR0_ENABLE_BMSK                                               0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_TCSR_MUTEX_XPU_MSA_INTR0_ENABLE_SHFT                                               0x3
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_TCSR_REGS_XPU_MSA_INTR0_ENABLE_BMSK                                                0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_TCSR_REGS_XPU_MSA_INTR0_ENABLE_SHFT                                                0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_AOSS_MPU_MSA_INTR0_ENABLE_BMSK                                                     0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_AOSS_MPU_MSA_INTR0_ENABLE_SHFT                                                     0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_PMIC_ARB_MPU_MSA_INTR0_ENABLE_BMSK                                                 0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_PMIC_ARB_MPU_MSA_INTR0_ENABLE_SHFT                                                 0x0

#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00006044)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00006044)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RMSK                                                                           0x7ffff
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_ADDR, HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_50_BMSK                                                                0x40000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_50_SHFT                                                                   0x12
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_49_BMSK                                                                0x20000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_49_SHFT                                                                   0x11
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_48_BMSK                                                                0x10000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_48_SHFT                                                                   0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_47_BMSK                                                                 0x8000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_47_SHFT                                                                    0xf
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_46_BMSK                                                                 0x4000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_46_SHFT                                                                    0xe
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_45_BMSK                                                                 0x2000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_45_SHFT                                                                    0xd
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_44_BMSK                                                                 0x1000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_44_SHFT                                                                    0xc
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_43_BMSK                                                                  0x800
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_43_SHFT                                                                    0xb
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_42_BMSK                                                                  0x400
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_42_SHFT                                                                    0xa
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_41_BMSK                                                                  0x200
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_41_SHFT                                                                    0x9
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_40_BMSK                                                                  0x100
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_40_SHFT                                                                    0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_39_BMSK                                                                   0x80
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_39_SHFT                                                                    0x7
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_38_BMSK                                                                   0x40
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_38_SHFT                                                                    0x6
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_37_BMSK                                                                   0x20
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_37_SHFT                                                                    0x5
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_36_BMSK                                                                   0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_36_SHFT                                                                    0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_35_BMSK                                                                    0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_35_SHFT                                                                    0x3
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_34_BMSK                                                                    0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_34_SHFT                                                                    0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_33_BMSK                                                                    0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_33_SHFT                                                                    0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_32_BMSK                                                                    0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RESERVE_32_SHFT                                                                    0x0

#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00007000)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007000)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_RMSK                                                                                  0xffff
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR, HWIO_TCSR_SPDM_CNT_CLK_CTRL_RMSK)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR, m)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR,v)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR,m,v,HWIO_TCSR_SPDM_CNT_CLK_CTRL_IN)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_SPDM_CNT_CLK_MUX_SEL_BMSK                                                             0xffff
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_SPDM_CNT_CLK_MUX_SEL_SHFT                                                                0x0

#define HWIO_TCSR_SPDM_DLY_FIFO_EN_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00007004)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007004)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_RMSK                                                                               0xffffffff
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_DLY_FIFO_EN_ADDR, HWIO_TCSR_SPDM_DLY_FIFO_EN_RMSK)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_DLY_FIFO_EN_ADDR, m)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_DLY_FIFO_EN_ADDR,v)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_DLY_FIFO_EN_ADDR,m,v,HWIO_TCSR_SPDM_DLY_FIFO_EN_IN)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_SPDM_DLY_FIFO_EN_BMSK                                                              0xffffffff
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_SPDM_DLY_FIFO_EN_SHFT                                                                     0x0

#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000705c)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000705c)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_RMSK                                                                              0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL0_ADDR, HWIO_TCSR_SPDM_WRP_CTI_CTL0_RMSK)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL0_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_CTI_CTL0_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_CTI_CTL0_ADDR,m,v,HWIO_TCSR_SPDM_WRP_CTI_CTL0_IN)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_SPDM_WRP_CTI_CTL0_BMSK                                                            0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_SPDM_WRP_CTI_CTL0_SHFT                                                                   0x0

#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00007060)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007060)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_RMSK                                                                              0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL1_ADDR, HWIO_TCSR_SPDM_WRP_CTI_CTL1_RMSK)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL1_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_CTI_CTL1_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_CTI_CTL1_ADDR,m,v,HWIO_TCSR_SPDM_WRP_CTI_CTL1_IN)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_SPDM_WRP_CTI_CTL1_BMSK                                                            0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_SPDM_WRP_CTI_CTL1_SHFT                                                                   0x0

#define HWIO_TCSR_SPDM_WRP_CTI_CTL2_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00007064)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL2_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007064)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL2_RMSK                                                                              0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL2_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL2_ADDR, HWIO_TCSR_SPDM_WRP_CTI_CTL2_RMSK)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL2_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL2_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL2_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_CTI_CTL2_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_CTI_CTL2_ADDR,m,v,HWIO_TCSR_SPDM_WRP_CTI_CTL2_IN)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL2_SPDM_WRP_CTI_CTL2_BMSK                                                            0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL2_SPDM_WRP_CTI_CTL2_SHFT                                                                   0x0

#define HWIO_TCSR_SPDM_WRP_CTI_CTL3_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00007068)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL3_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007068)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL3_RMSK                                                                              0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL3_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL3_ADDR, HWIO_TCSR_SPDM_WRP_CTI_CTL3_RMSK)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL3_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL3_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL3_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_CTI_CTL3_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_CTI_CTL3_ADDR,m,v,HWIO_TCSR_SPDM_WRP_CTI_CTL3_IN)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL3_SPDM_WRP_CTI_CTL3_BMSK                                                            0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL3_SPDM_WRP_CTI_CTL3_SHFT                                                                   0x0

#define HWIO_TCSR_SPDM_WRP_CTI_CTL_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00007070)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00007070)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL_RMSK                                                                                      0x7
#define HWIO_TCSR_SPDM_WRP_CTI_CTL_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL_ADDR, HWIO_TCSR_SPDM_WRP_CTI_CTL_RMSK)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_CTI_CTL_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_CTI_CTL_ADDR,m,v,HWIO_TCSR_SPDM_WRP_CTI_CTL_IN)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL_SPDM_WRP_CTI_CTL_BMSK                                                                     0x7
#define HWIO_TCSR_SPDM_WRP_CTI_CTL_SPDM_WRP_CTI_CTL_SHFT                                                                     0x0

#define HWIO_TCSR_SOC_HW_VERSION_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00008000)
#define HWIO_TCSR_SOC_HW_VERSION_OFFS                                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00008000)
#define HWIO_TCSR_SOC_HW_VERSION_RMSK                                                                                 0xffffffff
#define HWIO_TCSR_SOC_HW_VERSION_IN          \
        in_dword_masked(HWIO_TCSR_SOC_HW_VERSION_ADDR, HWIO_TCSR_SOC_HW_VERSION_RMSK)
#define HWIO_TCSR_SOC_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_TCSR_SOC_HW_VERSION_ADDR, m)
#define HWIO_TCSR_SOC_HW_VERSION_FAMILY_NUMBER_BMSK                                                                   0xf0000000
#define HWIO_TCSR_SOC_HW_VERSION_FAMILY_NUMBER_SHFT                                                                         0x1c
#define HWIO_TCSR_SOC_HW_VERSION_DEVICE_NUMBER_BMSK                                                                    0xfff0000
#define HWIO_TCSR_SOC_HW_VERSION_DEVICE_NUMBER_SHFT                                                                         0x10
#define HWIO_TCSR_SOC_HW_VERSION_MAJOR_VERSION_BMSK                                                                       0xff00
#define HWIO_TCSR_SOC_HW_VERSION_MAJOR_VERSION_SHFT                                                                          0x8
#define HWIO_TCSR_SOC_HW_VERSION_MINOR_VERSION_BMSK                                                                         0xff
#define HWIO_TCSR_SOC_HW_VERSION_MINOR_VERSION_SHFT                                                                          0x0

#define HWIO_TCSR_SOC_EMULATION_TYPE_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00008004)
#define HWIO_TCSR_SOC_EMULATION_TYPE_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00008004)
#define HWIO_TCSR_SOC_EMULATION_TYPE_RMSK                                                                                    0x3
#define HWIO_TCSR_SOC_EMULATION_TYPE_IN          \
        in_dword_masked(HWIO_TCSR_SOC_EMULATION_TYPE_ADDR, HWIO_TCSR_SOC_EMULATION_TYPE_RMSK)
#define HWIO_TCSR_SOC_EMULATION_TYPE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SOC_EMULATION_TYPE_ADDR, m)
#define HWIO_TCSR_SOC_EMULATION_TYPE_SOC_EMULATION_TYPE_BMSK                                                                 0x3
#define HWIO_TCSR_SOC_EMULATION_TYPE_SOC_EMULATION_TYPE_SHFT                                                                 0x0

#define HWIO_TCSR_TIMEOUT_INTR_STATUS_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00008020)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00008020)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RMSK                                                                            0xffffffff
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_STATUS_ADDR, HWIO_TCSR_TIMEOUT_INTR_STATUS_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_STATUS_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_31_TIMEOUT_SLAVE_INTR_BMSK                                              0x80000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_31_TIMEOUT_SLAVE_INTR_SHFT                                                    0x1f
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_30_TIMEOUT_SLAVE_INTR_BMSK                                              0x40000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_30_TIMEOUT_SLAVE_INTR_SHFT                                                    0x1e
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_29_TIMEOUT_SLAVE_INTR_BMSK                                              0x20000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_29_TIMEOUT_SLAVE_INTR_SHFT                                                    0x1d
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_28_TIMEOUT_SLAVE_INTR_BMSK                                              0x10000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_28_TIMEOUT_SLAVE_INTR_SHFT                                                    0x1c
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_27_TIMEOUT_SLAVE_INTR_BMSK                                               0x8000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_27_TIMEOUT_SLAVE_INTR_SHFT                                                    0x1b
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_26_TIMEOUT_SLAVE_INTR_BMSK                                               0x4000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_26_TIMEOUT_SLAVE_INTR_SHFT                                                    0x1a
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_25_TIMEOUT_SLAVE_INTR_BMSK                                               0x2000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_25_TIMEOUT_SLAVE_INTR_SHFT                                                    0x19
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_24_TIMEOUT_SLAVE_INTR_BMSK                                               0x1000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_24_TIMEOUT_SLAVE_INTR_SHFT                                                    0x18
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_23_TIMEOUT_SLAVE_INTR_BMSK                                                0x800000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_23_TIMEOUT_SLAVE_INTR_SHFT                                                    0x17
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_22_TIMEOUT_SLAVE_INTR_BMSK                                                0x400000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_22_TIMEOUT_SLAVE_INTR_SHFT                                                    0x16
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_21_TIMEOUT_SLAVE_INTR_BMSK                                                0x200000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_21_TIMEOUT_SLAVE_INTR_SHFT                                                    0x15
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_20_TIMEOUT_SLAVE_INTR_BMSK                                                0x100000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_20_TIMEOUT_SLAVE_INTR_SHFT                                                    0x14
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_19_TIMEOUT_SLAVE_INTR_BMSK                                                 0x80000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_19_TIMEOUT_SLAVE_INTR_SHFT                                                    0x13
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_18_TIMEOUT_SLAVE_INTR_BMSK                                                 0x40000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_18_TIMEOUT_SLAVE_INTR_SHFT                                                    0x12
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_17_TIMEOUT_SLAVE_INTR_BMSK                                                 0x20000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_17_TIMEOUT_SLAVE_INTR_SHFT                                                    0x11
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_16_TIMEOUT_SLAVE_INTR_BMSK                                                 0x10000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_16_TIMEOUT_SLAVE_INTR_SHFT                                                    0x10
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_15_TIMEOUT_SLAVE_INTR_BMSK                                                  0x8000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_15_TIMEOUT_SLAVE_INTR_SHFT                                                     0xf
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_14_TIMEOUT_SLAVE_INTR_BMSK                                                  0x4000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_14_TIMEOUT_SLAVE_INTR_SHFT                                                     0xe
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_13_TIMEOUT_SLAVE_INTR_BMSK                                                  0x2000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_13_TIMEOUT_SLAVE_INTR_SHFT                                                     0xd
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_12_TIMEOUT_SLAVE_INTR_BMSK                                                  0x1000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_12_TIMEOUT_SLAVE_INTR_SHFT                                                     0xc
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_ULTAUDIO_AHBI_TIMEOUT_SLAVE_IRQ_BMSK                                                 0x800
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_ULTAUDIO_AHBI_TIMEOUT_SLAVE_IRQ_SHFT                                                   0xb
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_BMSK                                                    0x400
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_SHFT                                                      0xa
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_9_TIMEOUT_SLAVE_INTR_BMSK                                                    0x200
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_9_TIMEOUT_SLAVE_INTR_SHFT                                                      0x9
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_8_TIMEOUT_SLAVE_INTR_BMSK                                                    0x100
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_8_TIMEOUT_SLAVE_INTR_SHFT                                                      0x8
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_7_TIMEOUT_SLAVE_INTR_BMSK                                                     0x80
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_7_TIMEOUT_SLAVE_INTR_SHFT                                                      0x7
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_6_TIMEOUT_SLAVE_INTR_BMSK                                                     0x40
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_6_TIMEOUT_SLAVE_INTR_SHFT                                                      0x6
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_5_TIMEOUT_SLAVE_INTR_BMSK                                                     0x20
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_5_TIMEOUT_SLAVE_INTR_SHFT                                                      0x5
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_4_TIMEOUT_SLAVE_INTR_BMSK                                                     0x10
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_4_TIMEOUT_SLAVE_INTR_SHFT                                                      0x4
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_3_TIMEOUT_SLAVE_INTR_BMSK                                                      0x8
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_3_TIMEOUT_SLAVE_INTR_SHFT                                                      0x3
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_2_TIMEOUT_SLAVE_INTR_BMSK                                                      0x4
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_2_TIMEOUT_SLAVE_INTR_SHFT                                                      0x2
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_1_TIMEOUT_SLAVE_INTR_BMSK                                                      0x2
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_1_TIMEOUT_SLAVE_INTR_SHFT                                                      0x1
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_0_TIMEOUT_SLAVE_INTR_BMSK                                                      0x1
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RESERVE_0_TIMEOUT_SLAVE_INTR_SHFT                                                      0x0

#define HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00008070)
#define HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00008070)
#define HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_RMSK                                                                               0x1
#define HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_IN          \
        in_dword_masked(HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_ADDR, HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_RMSK)
#define HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_ADDR, m)
#define HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_SRAM_REDUNDANCY_CRC_ERR_BMSK                                                       0x1
#define HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_SRAM_REDUNDANCY_CRC_ERR_SHFT                                                       0x0

#define HWIO_TCSR_TCSR_CLK_EN_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0000907c)
#define HWIO_TCSR_TCSR_CLK_EN_OFFS                                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000907c)
#define HWIO_TCSR_TCSR_CLK_EN_RMSK                                                                                           0x1
#define HWIO_TCSR_TCSR_CLK_EN_IN          \
        in_dword_masked(HWIO_TCSR_TCSR_CLK_EN_ADDR, HWIO_TCSR_TCSR_CLK_EN_RMSK)
#define HWIO_TCSR_TCSR_CLK_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_CLK_EN_ADDR, m)
#define HWIO_TCSR_TCSR_CLK_EN_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_CLK_EN_ADDR,v)
#define HWIO_TCSR_TCSR_CLK_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_CLK_EN_ADDR,m,v,HWIO_TCSR_TCSR_CLK_EN_IN)
#define HWIO_TCSR_TCSR_CLK_EN_TCSR_CLK_EN_BMSK                                                                               0x1
#define HWIO_TCSR_TCSR_CLK_EN_TCSR_CLK_EN_SHFT                                                                               0x0

#define HWIO_TCSR_SYS_POWER_CTRL_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000a000)
#define HWIO_TCSR_SYS_POWER_CTRL_OFFS                                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a000)
#define HWIO_TCSR_SYS_POWER_CTRL_RMSK                                                                                     0xffff
#define HWIO_TCSR_SYS_POWER_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_SYS_POWER_CTRL_ADDR, HWIO_TCSR_SYS_POWER_CTRL_RMSK)
#define HWIO_TCSR_SYS_POWER_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SYS_POWER_CTRL_ADDR, m)
#define HWIO_TCSR_SYS_POWER_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_SYS_POWER_CTRL_ADDR,v)
#define HWIO_TCSR_SYS_POWER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SYS_POWER_CTRL_ADDR,m,v,HWIO_TCSR_SYS_POWER_CTRL_IN)
#define HWIO_TCSR_SYS_POWER_CTRL_SYS_POWER_CTRL_BMSK                                                                      0xffff
#define HWIO_TCSR_SYS_POWER_CTRL_SYS_POWER_CTRL_SHFT                                                                         0x0

#define HWIO_TCSR_USB_CORE_ID_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0000a004)
#define HWIO_TCSR_USB_CORE_ID_OFFS                                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a004)
#define HWIO_TCSR_USB_CORE_ID_RMSK                                                                                           0x3
#define HWIO_TCSR_USB_CORE_ID_IN          \
        in_dword_masked(HWIO_TCSR_USB_CORE_ID_ADDR, HWIO_TCSR_USB_CORE_ID_RMSK)
#define HWIO_TCSR_USB_CORE_ID_INM(m)      \
        in_dword_masked(HWIO_TCSR_USB_CORE_ID_ADDR, m)
#define HWIO_TCSR_USB_CORE_ID_OUT(v)      \
        out_dword(HWIO_TCSR_USB_CORE_ID_ADDR,v)
#define HWIO_TCSR_USB_CORE_ID_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_USB_CORE_ID_ADDR,m,v,HWIO_TCSR_USB_CORE_ID_IN)
#define HWIO_TCSR_USB_CORE_ID_USB_CORE_ID_BMSK                                                                               0x3
#define HWIO_TCSR_USB_CORE_ID_USB_CORE_ID_SHFT                                                                               0x0

#define HWIO_TCSR_SPARE_REG0_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0000a044)
#define HWIO_TCSR_SPARE_REG0_OFFS                                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a044)
#define HWIO_TCSR_SPARE_REG0_RMSK                                                                                     0xffffffff
#define HWIO_TCSR_SPARE_REG0_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG0_ADDR, HWIO_TCSR_SPARE_REG0_RMSK)
#define HWIO_TCSR_SPARE_REG0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG0_ADDR, m)
#define HWIO_TCSR_SPARE_REG0_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG0_ADDR,v)
#define HWIO_TCSR_SPARE_REG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG0_ADDR,m,v,HWIO_TCSR_SPARE_REG0_IN)
#define HWIO_TCSR_SPARE_REG0_SPARE_REG0_BMSK                                                                          0xffffffff
#define HWIO_TCSR_SPARE_REG0_SPARE_REG0_SHFT                                                                                 0x0

#define HWIO_TCSR_SPARE_REG1_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0000a048)
#define HWIO_TCSR_SPARE_REG1_OFFS                                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a048)
#define HWIO_TCSR_SPARE_REG1_RMSK                                                                                     0xffffffff
#define HWIO_TCSR_SPARE_REG1_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG1_ADDR, HWIO_TCSR_SPARE_REG1_RMSK)
#define HWIO_TCSR_SPARE_REG1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG1_ADDR, m)
#define HWIO_TCSR_SPARE_REG1_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG1_ADDR,v)
#define HWIO_TCSR_SPARE_REG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG1_ADDR,m,v,HWIO_TCSR_SPARE_REG1_IN)
#define HWIO_TCSR_SPARE_REG1_SPARE_REG1_BMSK                                                                          0xffffffff
#define HWIO_TCSR_SPARE_REG1_SPARE_REG1_SHFT                                                                                 0x0

#define HWIO_TCSR_SPARE_REG2_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0000a04c)
#define HWIO_TCSR_SPARE_REG2_OFFS                                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a04c)
#define HWIO_TCSR_SPARE_REG2_RMSK                                                                                           0xff
#define HWIO_TCSR_SPARE_REG2_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG2_ADDR, HWIO_TCSR_SPARE_REG2_RMSK)
#define HWIO_TCSR_SPARE_REG2_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG2_ADDR, m)
#define HWIO_TCSR_SPARE_REG2_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG2_ADDR,v)
#define HWIO_TCSR_SPARE_REG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG2_ADDR,m,v,HWIO_TCSR_SPARE_REG2_IN)
#define HWIO_TCSR_SPARE_REG2_SPARE_REG2_BMSK                                                                                0xff
#define HWIO_TCSR_SPARE_REG2_SPARE_REG2_SHFT                                                                                 0x0

#define HWIO_TCSR_SPARE_REG3_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0000a050)
#define HWIO_TCSR_SPARE_REG3_OFFS                                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a050)
#define HWIO_TCSR_SPARE_REG3_RMSK                                                                                           0xff
#define HWIO_TCSR_SPARE_REG3_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG3_ADDR, HWIO_TCSR_SPARE_REG3_RMSK)
#define HWIO_TCSR_SPARE_REG3_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG3_ADDR, m)
#define HWIO_TCSR_SPARE_REG3_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG3_ADDR,v)
#define HWIO_TCSR_SPARE_REG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG3_ADDR,m,v,HWIO_TCSR_SPARE_REG3_IN)
#define HWIO_TCSR_SPARE_REG3_SPARE_REG3_BMSK                                                                                0xff
#define HWIO_TCSR_SPARE_REG3_SPARE_REG3_SHFT                                                                                 0x0

#define HWIO_TCSR_SPARE_REG4_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0000a054)
#define HWIO_TCSR_SPARE_REG4_OFFS                                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a054)
#define HWIO_TCSR_SPARE_REG4_RMSK                                                                                           0xff
#define HWIO_TCSR_SPARE_REG4_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG4_ADDR, HWIO_TCSR_SPARE_REG4_RMSK)
#define HWIO_TCSR_SPARE_REG4_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG4_ADDR, m)
#define HWIO_TCSR_SPARE_REG4_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG4_ADDR,v)
#define HWIO_TCSR_SPARE_REG4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG4_ADDR,m,v,HWIO_TCSR_SPARE_REG4_IN)
#define HWIO_TCSR_SPARE_REG4_SPARE_REG4_BMSK                                                                                0xff
#define HWIO_TCSR_SPARE_REG4_SPARE_REG4_SHFT                                                                                 0x0

#define HWIO_TCSR_SPARE_REG5_ADDR                                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0000a058)
#define HWIO_TCSR_SPARE_REG5_OFFS                                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a058)
#define HWIO_TCSR_SPARE_REG5_RMSK                                                                                           0xff
#define HWIO_TCSR_SPARE_REG5_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG5_ADDR, HWIO_TCSR_SPARE_REG5_RMSK)
#define HWIO_TCSR_SPARE_REG5_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG5_ADDR, m)
#define HWIO_TCSR_SPARE_REG5_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG5_ADDR,v)
#define HWIO_TCSR_SPARE_REG5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG5_ADDR,m,v,HWIO_TCSR_SPARE_REG5_IN)
#define HWIO_TCSR_SPARE_REG5_SPARE_REG5_BMSK                                                                                0xff
#define HWIO_TCSR_SPARE_REG5_SPARE_REG5_SHFT                                                                                 0x0

#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0000a05c)
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_OFFS                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a05c)
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_RMSK                                                                          0xffffffff
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_QGIC_INTERRUPTS_ADDR, HWIO_TCSR_SPARE_QGIC_INTERRUPTS_RMSK)
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_QGIC_INTERRUPTS_ADDR, m)
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_QGIC_INTERRUPTS_ADDR,v)
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_QGIC_INTERRUPTS_ADDR,m,v,HWIO_TCSR_SPARE_QGIC_INTERRUPTS_IN)
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_SPARE_QGIC_INTERRUPTS_BMSK                                                    0xffffffff
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_SPARE_QGIC_INTERRUPTS_SHFT                                                           0x0

#define HWIO_TCSR_UFS_SCM_FAULT_IRQ_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000a070)
#define HWIO_TCSR_UFS_SCM_FAULT_IRQ_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a070)
#define HWIO_TCSR_UFS_SCM_FAULT_IRQ_RMSK                                                                                     0x1
#define HWIO_TCSR_UFS_SCM_FAULT_IRQ_IN          \
        in_dword_masked(HWIO_TCSR_UFS_SCM_FAULT_IRQ_ADDR, HWIO_TCSR_UFS_SCM_FAULT_IRQ_RMSK)
#define HWIO_TCSR_UFS_SCM_FAULT_IRQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_UFS_SCM_FAULT_IRQ_ADDR, m)
#define HWIO_TCSR_UFS_SCM_FAULT_IRQ_UFS_SCM_FAULT_IRQ_BMSK                                                                   0x1
#define HWIO_TCSR_UFS_SCM_FAULT_IRQ_UFS_SCM_FAULT_IRQ_SHFT                                                                   0x0

#define HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x0000a074)
#define HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a074)
#define HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_RMSK                                                                                   0x1
#define HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_IN          \
        in_dword_masked(HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_ADDR, HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_RMSK)
#define HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_ADDR, m)
#define HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_SDCC5_SCM_FAULT_IRQ_BMSK                                                               0x1
#define HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_SDCC5_SCM_FAULT_IRQ_SHFT                                                               0x0

#define HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x0000a078)
#define HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a078)
#define HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_RMSK                                                                                   0x1
#define HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_IN          \
        in_dword_masked(HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_ADDR, HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_RMSK)
#define HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_ADDR, m)
#define HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_SDCC1_SCM_FAULT_IRQ_BMSK                                                               0x1
#define HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_SDCC1_SCM_FAULT_IRQ_SHFT                                                               0x0

#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x0000a100)
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000a100)
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_RMSK                                                                                  0x1
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_IN          \
        in_dword_masked(HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_ADDR, HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_RMSK)
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_ADDR, m)
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_ADDR,v)
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_ADDR,m,v,HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_IN)
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_TCSR_IPA_WARMBOOT_EN_BMSK                                                             0x1
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_TCSR_IPA_WARMBOOT_EN_SHFT                                                             0x0

#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_0_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000b00c)
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_0_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b00c)
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_0_RMSK                                                                               0xf
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_0_IN          \
        in_dword_masked(HWIO_TCSR_PHSS_UART_MSS_INT_SEL_0_ADDR, HWIO_TCSR_PHSS_UART_MSS_INT_SEL_0_RMSK)
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_PHSS_UART_MSS_INT_SEL_0_ADDR, m)
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_0_OUT(v)      \
        out_dword(HWIO_TCSR_PHSS_UART_MSS_INT_SEL_0_ADDR,v)
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_UART_MSS_INT_SEL_0_ADDR,m,v,HWIO_TCSR_PHSS_UART_MSS_INT_SEL_0_IN)
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_0_MSS_BLSP1_UART_4_IRQ_ENABLE_BMSK                                                   0x8
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_0_MSS_BLSP1_UART_4_IRQ_ENABLE_SHFT                                                   0x3
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_0_MSS_BLSP1_UART_3_IRQ_ENABLE_BMSK                                                   0x4
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_0_MSS_BLSP1_UART_3_IRQ_ENABLE_SHFT                                                   0x2
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_0_MSS_BLSP1_UART_2_IRQ_ENABLE_BMSK                                                   0x2
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_0_MSS_BLSP1_UART_2_IRQ_ENABLE_SHFT                                                   0x1
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_0_MSS_BLSP1_UART_1_IRQ_ENABLE_BMSK                                                   0x1
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_0_MSS_BLSP1_UART_1_IRQ_ENABLE_SHFT                                                   0x0

#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_1_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000b010)
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_1_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b010)
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_1_RMSK                                                                               0xf
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_1_IN          \
        in_dword_masked(HWIO_TCSR_PHSS_UART_MSS_INT_SEL_1_ADDR, HWIO_TCSR_PHSS_UART_MSS_INT_SEL_1_RMSK)
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_PHSS_UART_MSS_INT_SEL_1_ADDR, m)
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_1_OUT(v)      \
        out_dword(HWIO_TCSR_PHSS_UART_MSS_INT_SEL_1_ADDR,v)
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_UART_MSS_INT_SEL_1_ADDR,m,v,HWIO_TCSR_PHSS_UART_MSS_INT_SEL_1_IN)
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_1_MSS_BLSP1_UART_4_IRQ_ENABLE_BMSK                                                   0x8
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_1_MSS_BLSP1_UART_4_IRQ_ENABLE_SHFT                                                   0x3
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_1_MSS_BLSP1_UART_3_IRQ_ENABLE_BMSK                                                   0x4
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_1_MSS_BLSP1_UART_3_IRQ_ENABLE_SHFT                                                   0x2
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_1_MSS_BLSP1_UART_2_IRQ_ENABLE_BMSK                                                   0x2
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_1_MSS_BLSP1_UART_2_IRQ_ENABLE_SHFT                                                   0x1
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_1_MSS_BLSP1_UART_1_IRQ_ENABLE_BMSK                                                   0x1
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_1_MSS_BLSP1_UART_1_IRQ_ENABLE_SHFT                                                   0x0

#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_0_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000b014)
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_0_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b014)
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_0_RMSK                                                                                0xf
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_0_IN          \
        in_dword_masked(HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_0_ADDR, HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_0_RMSK)
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_0_ADDR, m)
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_0_OUT(v)      \
        out_dword(HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_0_ADDR,v)
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_0_ADDR,m,v,HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_0_IN)
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_0_MSS_BLSP1_QUP_4_IRQ_ENABLE_BMSK                                                     0x8
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_0_MSS_BLSP1_QUP_4_IRQ_ENABLE_SHFT                                                     0x3
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_0_MSS_BLSP1_QUP_3_IRQ_ENABLE_BMSK                                                     0x4
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_0_MSS_BLSP1_QUP_3_IRQ_ENABLE_SHFT                                                     0x2
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_0_MSS_BLSP1_QUP_2_IRQ_ENABLE_BMSK                                                     0x2
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_0_MSS_BLSP1_QUP_2_IRQ_ENABLE_SHFT                                                     0x1
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_0_MSS_BLSP1_QUP_1_IRQ_ENABLE_BMSK                                                     0x1
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_0_MSS_BLSP1_QUP_1_IRQ_ENABLE_SHFT                                                     0x0

#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_1_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000b018)
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_1_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b018)
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_1_RMSK                                                                                0xf
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_1_IN          \
        in_dword_masked(HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_1_ADDR, HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_1_RMSK)
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_1_ADDR, m)
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_1_OUT(v)      \
        out_dword(HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_1_ADDR,v)
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_1_ADDR,m,v,HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_1_IN)
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_1_MSS_BLSP1_QUP_4_IRQ_ENABLE_BMSK                                                     0x8
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_1_MSS_BLSP1_QUP_4_IRQ_ENABLE_SHFT                                                     0x3
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_1_MSS_BLSP1_QUP_3_IRQ_ENABLE_BMSK                                                     0x4
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_1_MSS_BLSP1_QUP_3_IRQ_ENABLE_SHFT                                                     0x2
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_1_MSS_BLSP1_QUP_2_IRQ_ENABLE_BMSK                                                     0x2
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_1_MSS_BLSP1_QUP_2_IRQ_ENABLE_SHFT                                                     0x1
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_1_MSS_BLSP1_QUP_1_IRQ_ENABLE_BMSK                                                     0x1
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_1_MSS_BLSP1_QUP_1_IRQ_ENABLE_SHFT                                                     0x0

#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_ADDR                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0000b050)
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_OFFS                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b050)
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_RMSK                                                                    0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_ADDR, HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_IN)
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_TOP_QUPV3_0_GSI_MSS_INT_SEL_OUT_0_BMSK                                  0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_TOP_QUPV3_0_GSI_MSS_INT_SEL_OUT_0_SHFT                                       0x8
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_TOP_QUPV3_0_SE_MSS_INT_SEL_OUT_0_BMSK                                       0xff
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_0_TOP_QUPV3_0_SE_MSS_INT_SEL_OUT_0_SHFT                                        0x0

#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_ADDR                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0000b054)
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_OFFS                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b054)
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_RMSK                                                                    0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_ADDR, HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_IN)
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_TOP_QUPV3_1_GSI_MSS_INT_SEL_OUT_0_BMSK                                  0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_TOP_QUPV3_1_GSI_MSS_INT_SEL_OUT_0_SHFT                                       0x8
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_TOP_QUPV3_1_SE_MSS_INT_SEL_OUT_0_BMSK                                       0xff
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_0_TOP_QUPV3_1_SE_MSS_INT_SEL_OUT_0_SHFT                                        0x0

#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_ADDR                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0000b058)
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_OFFS                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b058)
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_RMSK                                                                    0x1fffff
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_ADDR, HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_RMSK)
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_IN)
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_TOP_QUPV3_0_GSI_MSS_INT_SEL_OUT_1_BMSK                                  0x1fff00
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_TOP_QUPV3_0_GSI_MSS_INT_SEL_OUT_1_SHFT                                       0x8
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_TOP_QUPV3_0_SE_MSS_INT_SEL_OUT_1_BMSK                                       0xff
#define HWIO_TCSR_TOP_QUPV3_0_MSS_INT_SEL_OUT_1_TOP_QUPV3_0_SE_MSS_INT_SEL_OUT_1_SHFT                                        0x0

#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_ADDR                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0000b05c)
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_OFFS                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b05c)
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_RMSK                                                                    0x1fffff
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_IN          \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_ADDR, HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_RMSK)
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_ADDR, m)
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_OUT(v)      \
        out_dword(HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_ADDR,v)
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_ADDR,m,v,HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_IN)
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_TOP_QUPV3_1_GSI_MSS_INT_SEL_OUT_1_BMSK                                  0x1fff00
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_TOP_QUPV3_1_GSI_MSS_INT_SEL_OUT_1_SHFT                                       0x8
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_TOP_QUPV3_1_SE_MSS_INT_SEL_OUT_1_BMSK                                       0xff
#define HWIO_TCSR_TOP_QUPV3_1_MSS_INT_SEL_OUT_1_TOP_QUPV3_1_SE_MSS_INT_SEL_OUT_1_SHFT                                        0x0

#define HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0000b204)
#define HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_OFFS                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b204)
#define HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_RMSK                                                                     0xffffffff
#define HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_IN          \
        in_dword_masked(HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_ADDR, HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_RMSK)
#define HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_INM(m)      \
        in_dword_masked(HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_ADDR, m)
#define HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_OUT(v)      \
        out_dword(HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_ADDR,v)
#define HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_ADDR,m,v,HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_IN)
#define HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_COPSS_USB_CONTROL_WITH_JDR_BMSK                                          0xffffffff
#define HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_COPSS_USB_CONTROL_WITH_JDR_SHFT                                                 0x0

#define HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000b20c)
#define HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b20c)
#define HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_RMSK                                                                             0x1
#define HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_IN          \
        in_dword_masked(HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_ADDR, HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_RMSK)
#define HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_INM(m)      \
        in_dword_masked(HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_ADDR, m)
#define HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_OUT(v)      \
        out_dword(HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_ADDR,v)
#define HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_ADDR,m,v,HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_IN)
#define HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_UFS_SATA_CTRL_SEL_BMSK                                                           0x1
#define HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_UFS_SATA_CTRL_SEL_SHFT                                                           0x0

#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x0000b220)
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b220)
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_RMSK                                                                                0x3ff
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_IN          \
        in_dword_masked(HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_ADDR, HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_RMSK)
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_ADDR, m)
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_ADDR,v)
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_ADDR,m,v,HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_IN)
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_DDR_SS_DEBUG_BUS_SEL_BMSK                                                           0x3ff
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_DDR_SS_DEBUG_BUS_SEL_SHFT                                                             0x0

#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000b244)
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b244)
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_RMSK                                                                         0xffffffff
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_IN          \
        in_dword_masked(HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_ADDR, HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_RMSK)
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_ADDR, m)
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_ADDR,v)
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_ADDR,m,v,HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_IN)
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_TCSR_USB_PHY_VLS_CLAMP_BMSK                                                  0xffffffff
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_TCSR_USB_PHY_VLS_CLAMP_SHFT                                                         0x0

#define HWIO_TCSR_PCIE_SLAVE_NOC_TIMEOUT_EN_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000b250)
#define HWIO_TCSR_PCIE_SLAVE_NOC_TIMEOUT_EN_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b250)
#define HWIO_TCSR_PCIE_SLAVE_NOC_TIMEOUT_EN_RMSK                                                                             0x1
#define HWIO_TCSR_PCIE_SLAVE_NOC_TIMEOUT_EN_IN          \
        in_dword_masked(HWIO_TCSR_PCIE_SLAVE_NOC_TIMEOUT_EN_ADDR, HWIO_TCSR_PCIE_SLAVE_NOC_TIMEOUT_EN_RMSK)
#define HWIO_TCSR_PCIE_SLAVE_NOC_TIMEOUT_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_PCIE_SLAVE_NOC_TIMEOUT_EN_ADDR, m)
#define HWIO_TCSR_PCIE_SLAVE_NOC_TIMEOUT_EN_OUT(v)      \
        out_dword(HWIO_TCSR_PCIE_SLAVE_NOC_TIMEOUT_EN_ADDR,v)
#define HWIO_TCSR_PCIE_SLAVE_NOC_TIMEOUT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PCIE_SLAVE_NOC_TIMEOUT_EN_ADDR,m,v,HWIO_TCSR_PCIE_SLAVE_NOC_TIMEOUT_EN_IN)
#define HWIO_TCSR_PCIE_SLAVE_NOC_TIMEOUT_EN_PCIE_SLAVE_NOC_TIMEOUT_EN_BMSK                                                   0x1
#define HWIO_TCSR_PCIE_SLAVE_NOC_TIMEOUT_EN_PCIE_SLAVE_NOC_TIMEOUT_EN_SHFT                                                   0x0

#define HWIO_TCSR_PCIE_SLAVE_NOC_TIMEOUT_CLK_DIV_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000b254)
#define HWIO_TCSR_PCIE_SLAVE_NOC_TIMEOUT_CLK_DIV_OFFS                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b254)
#define HWIO_TCSR_PCIE_SLAVE_NOC_TIMEOUT_CLK_DIV_RMSK                                                                        0x7
#define HWIO_TCSR_PCIE_SLAVE_NOC_TIMEOUT_CLK_DIV_IN          \
        in_dword_masked(HWIO_TCSR_PCIE_SLAVE_NOC_TIMEOUT_CLK_DIV_ADDR, HWIO_TCSR_PCIE_SLAVE_NOC_TIMEOUT_CLK_DIV_RMSK)
#define HWIO_TCSR_PCIE_SLAVE_NOC_TIMEOUT_CLK_DIV_INM(m)      \
        in_dword_masked(HWIO_TCSR_PCIE_SLAVE_NOC_TIMEOUT_CLK_DIV_ADDR, m)
#define HWIO_TCSR_PCIE_SLAVE_NOC_TIMEOUT_CLK_DIV_OUT(v)      \
        out_dword(HWIO_TCSR_PCIE_SLAVE_NOC_TIMEOUT_CLK_DIV_ADDR,v)
#define HWIO_TCSR_PCIE_SLAVE_NOC_TIMEOUT_CLK_DIV_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PCIE_SLAVE_NOC_TIMEOUT_CLK_DIV_ADDR,m,v,HWIO_TCSR_PCIE_SLAVE_NOC_TIMEOUT_CLK_DIV_IN)
#define HWIO_TCSR_PCIE_SLAVE_NOC_TIMEOUT_CLK_DIV_PCIE_SLAVE_NOC_TIMEOUT_CLK_DIV_BMSK                                         0x7
#define HWIO_TCSR_PCIE_SLAVE_NOC_TIMEOUT_CLK_DIV_PCIE_SLAVE_NOC_TIMEOUT_CLK_DIV_SHFT                                         0x0

#define HWIO_TCSR_PCIE_PERST_EN_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0000b258)
#define HWIO_TCSR_PCIE_PERST_EN_OFFS                                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b258)
#define HWIO_TCSR_PCIE_PERST_EN_RMSK                                                                                         0x1
#define HWIO_TCSR_PCIE_PERST_EN_IN          \
        in_dword_masked(HWIO_TCSR_PCIE_PERST_EN_ADDR, HWIO_TCSR_PCIE_PERST_EN_RMSK)
#define HWIO_TCSR_PCIE_PERST_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_PCIE_PERST_EN_ADDR, m)
#define HWIO_TCSR_PCIE_PERST_EN_OUT(v)      \
        out_dword(HWIO_TCSR_PCIE_PERST_EN_ADDR,v)
#define HWIO_TCSR_PCIE_PERST_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PCIE_PERST_EN_ADDR,m,v,HWIO_TCSR_PCIE_PERST_EN_IN)
#define HWIO_TCSR_PCIE_PERST_EN_PCIE_PERST_EN_BMSK                                                                           0x1
#define HWIO_TCSR_PCIE_PERST_EN_PCIE_PERST_EN_SHFT                                                                           0x0

#define HWIO_TCSR_PCIE_IRQ_EN_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0000b25c)
#define HWIO_TCSR_PCIE_IRQ_EN_OFFS                                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b25c)
#define HWIO_TCSR_PCIE_IRQ_EN_RMSK                                                                                           0x1
#define HWIO_TCSR_PCIE_IRQ_EN_IN          \
        in_dword_masked(HWIO_TCSR_PCIE_IRQ_EN_ADDR, HWIO_TCSR_PCIE_IRQ_EN_RMSK)
#define HWIO_TCSR_PCIE_IRQ_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_PCIE_IRQ_EN_ADDR, m)
#define HWIO_TCSR_PCIE_IRQ_EN_OUT(v)      \
        out_dword(HWIO_TCSR_PCIE_IRQ_EN_ADDR,v)
#define HWIO_TCSR_PCIE_IRQ_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PCIE_IRQ_EN_ADDR,m,v,HWIO_TCSR_PCIE_IRQ_EN_IN)
#define HWIO_TCSR_PCIE_IRQ_EN_PCIE_IRQ_EN_BMSK                                                                               0x1
#define HWIO_TCSR_PCIE_IRQ_EN_PCIE_IRQ_EN_SHFT                                                                               0x0

#define HWIO_TCSR_TBU_BYPASS_ENABLE_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000b260)
#define HWIO_TCSR_TBU_BYPASS_ENABLE_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b260)
#define HWIO_TCSR_TBU_BYPASS_ENABLE_RMSK                                                                                    0xff
#define HWIO_TCSR_TBU_BYPASS_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_TBU_BYPASS_ENABLE_ADDR, HWIO_TCSR_TBU_BYPASS_ENABLE_RMSK)
#define HWIO_TCSR_TBU_BYPASS_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TBU_BYPASS_ENABLE_ADDR, m)
#define HWIO_TCSR_TBU_BYPASS_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TBU_BYPASS_ENABLE_ADDR,v)
#define HWIO_TCSR_TBU_BYPASS_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TBU_BYPASS_ENABLE_ADDR,m,v,HWIO_TCSR_TBU_BYPASS_ENABLE_IN)
#define HWIO_TCSR_TBU_BYPASS_ENABLE_TBU_BYPASS_ENABLE_BMSK                                                                  0xff
#define HWIO_TCSR_TBU_BYPASS_ENABLE_TBU_BYPASS_ENABLE_SHFT                                                                   0x0

#define HWIO_TCSR_QUSB2PHY_CX2PX_LVL_SHIFT_KEEPER_ADDR                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0000b264)
#define HWIO_TCSR_QUSB2PHY_CX2PX_LVL_SHIFT_KEEPER_OFFS                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b264)
#define HWIO_TCSR_QUSB2PHY_CX2PX_LVL_SHIFT_KEEPER_RMSK                                                                       0x1
#define HWIO_TCSR_QUSB2PHY_CX2PX_LVL_SHIFT_KEEPER_IN          \
        in_dword_masked(HWIO_TCSR_QUSB2PHY_CX2PX_LVL_SHIFT_KEEPER_ADDR, HWIO_TCSR_QUSB2PHY_CX2PX_LVL_SHIFT_KEEPER_RMSK)
#define HWIO_TCSR_QUSB2PHY_CX2PX_LVL_SHIFT_KEEPER_INM(m)      \
        in_dword_masked(HWIO_TCSR_QUSB2PHY_CX2PX_LVL_SHIFT_KEEPER_ADDR, m)
#define HWIO_TCSR_QUSB2PHY_CX2PX_LVL_SHIFT_KEEPER_OUT(v)      \
        out_dword(HWIO_TCSR_QUSB2PHY_CX2PX_LVL_SHIFT_KEEPER_ADDR,v)
#define HWIO_TCSR_QUSB2PHY_CX2PX_LVL_SHIFT_KEEPER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QUSB2PHY_CX2PX_LVL_SHIFT_KEEPER_ADDR,m,v,HWIO_TCSR_QUSB2PHY_CX2PX_LVL_SHIFT_KEEPER_IN)
#define HWIO_TCSR_QUSB2PHY_CX2PX_LVL_SHIFT_KEEPER_QUSB2PHY_CX2PX_LVL_SHIFT_KEEPER_BMSK                                       0x1
#define HWIO_TCSR_QUSB2PHY_CX2PX_LVL_SHIFT_KEEPER_QUSB2PHY_CX2PX_LVL_SHIFT_KEEPER_SHFT                                       0x0

#define HWIO_TCSR_REFGEN_QLINK_ENABLE_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x0000b268)
#define HWIO_TCSR_REFGEN_QLINK_ENABLE_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b268)
#define HWIO_TCSR_REFGEN_QLINK_ENABLE_RMSK                                                                                   0x1
#define HWIO_TCSR_REFGEN_QLINK_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_REFGEN_QLINK_ENABLE_ADDR, HWIO_TCSR_REFGEN_QLINK_ENABLE_RMSK)
#define HWIO_TCSR_REFGEN_QLINK_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_REFGEN_QLINK_ENABLE_ADDR, m)
#define HWIO_TCSR_REFGEN_QLINK_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_REFGEN_QLINK_ENABLE_ADDR,v)
#define HWIO_TCSR_REFGEN_QLINK_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_REFGEN_QLINK_ENABLE_ADDR,m,v,HWIO_TCSR_REFGEN_QLINK_ENABLE_IN)
#define HWIO_TCSR_REFGEN_QLINK_ENABLE_REFGEN_QLINK_ENABLE_BMSK                                                               0x1
#define HWIO_TCSR_REFGEN_QLINK_ENABLE_REFGEN_QLINK_ENABLE_SHFT                                                               0x0

#define HWIO_TCSR_TIC_CNOC_NS_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0000b3e0)
#define HWIO_TCSR_TIC_CNOC_NS_OFFS                                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b3e0)
#define HWIO_TCSR_TIC_CNOC_NS_RMSK                                                                                           0x1
#define HWIO_TCSR_TIC_CNOC_NS_IN          \
        in_dword_masked(HWIO_TCSR_TIC_CNOC_NS_ADDR, HWIO_TCSR_TIC_CNOC_NS_RMSK)
#define HWIO_TCSR_TIC_CNOC_NS_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIC_CNOC_NS_ADDR, m)
#define HWIO_TCSR_TIC_CNOC_NS_OUT(v)      \
        out_dword(HWIO_TCSR_TIC_CNOC_NS_ADDR,v)
#define HWIO_TCSR_TIC_CNOC_NS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIC_CNOC_NS_ADDR,m,v,HWIO_TCSR_TIC_CNOC_NS_IN)
#define HWIO_TCSR_TIC_CNOC_NS_TIC_CNOC_NS_BMSK                                                                               0x1
#define HWIO_TCSR_TIC_CNOC_NS_TIC_CNOC_NS_SHFT                                                                               0x0

#define HWIO_TCSR_CONN_BOX_SPARE_0_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b3e4)
#define HWIO_TCSR_CONN_BOX_SPARE_0_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b3e4)
#define HWIO_TCSR_CONN_BOX_SPARE_0_RMSK                                                                               0xffffffff
#define HWIO_TCSR_CONN_BOX_SPARE_0_IN          \
        in_dword_masked(HWIO_TCSR_CONN_BOX_SPARE_0_ADDR, HWIO_TCSR_CONN_BOX_SPARE_0_RMSK)
#define HWIO_TCSR_CONN_BOX_SPARE_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_CONN_BOX_SPARE_0_ADDR, m)
#define HWIO_TCSR_CONN_BOX_SPARE_0_OUT(v)      \
        out_dword(HWIO_TCSR_CONN_BOX_SPARE_0_ADDR,v)
#define HWIO_TCSR_CONN_BOX_SPARE_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CONN_BOX_SPARE_0_ADDR,m,v,HWIO_TCSR_CONN_BOX_SPARE_0_IN)
#define HWIO_TCSR_CONN_BOX_SPARE_0_CONN_BOX_SPARE_0_BMSK                                                              0xffffffff
#define HWIO_TCSR_CONN_BOX_SPARE_0_CONN_BOX_SPARE_0_SHFT                                                                     0x0

#define HWIO_TCSR_CONN_BOX_SPARE_1_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b3e8)
#define HWIO_TCSR_CONN_BOX_SPARE_1_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b3e8)
#define HWIO_TCSR_CONN_BOX_SPARE_1_RMSK                                                                               0xffffffff
#define HWIO_TCSR_CONN_BOX_SPARE_1_IN          \
        in_dword_masked(HWIO_TCSR_CONN_BOX_SPARE_1_ADDR, HWIO_TCSR_CONN_BOX_SPARE_1_RMSK)
#define HWIO_TCSR_CONN_BOX_SPARE_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_CONN_BOX_SPARE_1_ADDR, m)
#define HWIO_TCSR_CONN_BOX_SPARE_1_OUT(v)      \
        out_dword(HWIO_TCSR_CONN_BOX_SPARE_1_ADDR,v)
#define HWIO_TCSR_CONN_BOX_SPARE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CONN_BOX_SPARE_1_ADDR,m,v,HWIO_TCSR_CONN_BOX_SPARE_1_IN)
#define HWIO_TCSR_CONN_BOX_SPARE_1_CONN_BOX_SPARE_1_BMSK                                                              0xffffffff
#define HWIO_TCSR_CONN_BOX_SPARE_1_CONN_BOX_SPARE_1_SHFT                                                                     0x0

#define HWIO_TCSR_CONN_BOX_SPARE_2_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b3ec)
#define HWIO_TCSR_CONN_BOX_SPARE_2_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b3ec)
#define HWIO_TCSR_CONN_BOX_SPARE_2_RMSK                                                                               0xffffffff
#define HWIO_TCSR_CONN_BOX_SPARE_2_IN          \
        in_dword_masked(HWIO_TCSR_CONN_BOX_SPARE_2_ADDR, HWIO_TCSR_CONN_BOX_SPARE_2_RMSK)
#define HWIO_TCSR_CONN_BOX_SPARE_2_INM(m)      \
        in_dword_masked(HWIO_TCSR_CONN_BOX_SPARE_2_ADDR, m)
#define HWIO_TCSR_CONN_BOX_SPARE_2_OUT(v)      \
        out_dword(HWIO_TCSR_CONN_BOX_SPARE_2_ADDR,v)
#define HWIO_TCSR_CONN_BOX_SPARE_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CONN_BOX_SPARE_2_ADDR,m,v,HWIO_TCSR_CONN_BOX_SPARE_2_IN)
#define HWIO_TCSR_CONN_BOX_SPARE_2_CONN_BOX_SPARE_2_BMSK                                                              0xffffffff
#define HWIO_TCSR_CONN_BOX_SPARE_2_CONN_BOX_SPARE_2_SHFT                                                                     0x0

#define HWIO_TCSR_Q6SS_COREPWR_ON_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0000b3f0)
#define HWIO_TCSR_Q6SS_COREPWR_ON_OFFS                                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b3f0)
#define HWIO_TCSR_Q6SS_COREPWR_ON_RMSK                                                                                       0x1
#define HWIO_TCSR_Q6SS_COREPWR_ON_IN          \
        in_dword_masked(HWIO_TCSR_Q6SS_COREPWR_ON_ADDR, HWIO_TCSR_Q6SS_COREPWR_ON_RMSK)
#define HWIO_TCSR_Q6SS_COREPWR_ON_INM(m)      \
        in_dword_masked(HWIO_TCSR_Q6SS_COREPWR_ON_ADDR, m)
#define HWIO_TCSR_Q6SS_COREPWR_ON_Q6SS_COREPWR_ON_BMSK                                                                       0x1
#define HWIO_TCSR_Q6SS_COREPWR_ON_Q6SS_COREPWR_ON_SHFT                                                                       0x0

#define HWIO_TCSR_VQ6SS_COREPWR_ON_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b3f4)
#define HWIO_TCSR_VQ6SS_COREPWR_ON_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000b3f4)
#define HWIO_TCSR_VQ6SS_COREPWR_ON_RMSK                                                                                      0x1
#define HWIO_TCSR_VQ6SS_COREPWR_ON_IN          \
        in_dword_masked(HWIO_TCSR_VQ6SS_COREPWR_ON_ADDR, HWIO_TCSR_VQ6SS_COREPWR_ON_RMSK)
#define HWIO_TCSR_VQ6SS_COREPWR_ON_INM(m)      \
        in_dword_masked(HWIO_TCSR_VQ6SS_COREPWR_ON_ADDR, m)
#define HWIO_TCSR_VQ6SS_COREPWR_ON_VQ6SS_COREPWR_ON_BMSK                                                                     0x1
#define HWIO_TCSR_VQ6SS_COREPWR_ON_VQ6SS_COREPWR_ON_SHFT                                                                     0x0

#define HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0000bff0)
#define HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_OFFS                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000bff0)
#define HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_RMSK                                                                     0xffffffff
#define HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_IN          \
        in_dword_masked(HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_ADDR, HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_RMSK)
#define HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_ADDR, m)
#define HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_ADDR,v)
#define HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_ADDR,m,v,HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_IN)
#define HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_TCSR_USB_PHY_SEC_VLS_CLAMP_BMSK                                          0xffffffff
#define HWIO_TCSR_TCSR_USB_PHY_SEC_VLS_CLAMP_TCSR_USB_PHY_SEC_VLS_CLAMP_SHFT                                                 0x0

#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_0_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d010)
#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_0_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d010)
#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_0_RMSK                                                                         0xffffffff
#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_0_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDDDRA_ACC_0_ADDR, HWIO_TCSR_COMPILER_VDDDDRA_ACC_0_RMSK)
#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDDDRA_ACC_0_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_0_COMPILER_VDDDDRA_ACC_0_BMSK                                                  0xffffffff
#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_0_COMPILER_VDDDDRA_ACC_0_SHFT                                                         0x0

#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_1_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d014)
#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_1_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d014)
#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_1_RMSK                                                                         0xffffffff
#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_1_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDDDRA_ACC_1_ADDR, HWIO_TCSR_COMPILER_VDDDDRA_ACC_1_RMSK)
#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDDDRA_ACC_1_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_1_COMPILER_VDDDDRA_ACC_1_BMSK                                                  0xffffffff
#define HWIO_TCSR_COMPILER_VDDDDRA_ACC_1_COMPILER_VDDDDRA_ACC_1_SHFT                                                         0x0

#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x0000d080)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d080)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_RMSK                                                                           0xffffffff
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDCX_ACC_0_ADDR, HWIO_TCSR_COMPILER_VDDCX_ACC_0_RMSK)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDCX_ACC_0_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_VDDCX_ACC_0_BMSK                                                      0xffffffff
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_VDDCX_ACC_0_SHFT                                                             0x0

#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x0000d084)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_OFFS                                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d084)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_RMSK                                                                           0xffffffff
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDCX_ACC_1_ADDR, HWIO_TCSR_COMPILER_VDDCX_ACC_1_RMSK)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDCX_ACC_1_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_COMPILER_VDDCX_ACC_1_BMSK                                                      0xffffffff
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_COMPILER_VDDCX_ACC_1_SHFT                                                             0x0

#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0000d1c0)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_OFFS                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d1c0)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_RMSK                                                                          0xffffffff
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDMSS_ACC_0_ADDR, HWIO_TCSR_COMPILER_VDDMSS_ACC_0_RMSK)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDMSS_ACC_0_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_VDDMSS_ACC_0_BMSK                                                    0xffffffff
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_VDDMSS_ACC_0_SHFT                                                           0x0

#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0000d1c4)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_OFFS                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d1c4)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_RMSK                                                                          0xffffffff
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDMSS_ACC_1_ADDR, HWIO_TCSR_COMPILER_VDDMSS_ACC_1_RMSK)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDMSS_ACC_1_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_COMPILER_VDDMSS_ACC_1_BMSK                                                    0xffffffff
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_COMPILER_VDDMSS_ACC_1_SHFT                                                           0x0

#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00027000)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00027000)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RMSK                                                                        0xffffffff
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR, HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_IN)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_31_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x80000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_31_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x1f
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_30_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x40000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_30_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x1e
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_29_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x20000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_29_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x1d
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_28_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x10000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_28_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x1c
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_27_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                    0x8000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_27_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x1b
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_26_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                    0x4000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_26_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x1a
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_25_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                    0x2000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_25_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x19
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_24_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                    0x1000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_24_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x18
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_23_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x800000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_23_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x17
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_22_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x400000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_22_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x16
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_21_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x200000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_21_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x15
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_20_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x100000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_20_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x14
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_19_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x80000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_19_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x13
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_18_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x40000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_18_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x12
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_17_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x20000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_17_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x11
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_16_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x10000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_16_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x10
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_15_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                       0x8000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_15_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0xf
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_14_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                       0x4000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_14_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0xe
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_13_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                       0x2000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_13_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0xd
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_12_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                       0x1000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_12_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0xc
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ULTAUDIO_AHBI_TIMEOUT_SLAVE_IRQ_ENABLE_BMSK                                      0x800
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ULTAUDIO_AHBI_TIMEOUT_SLAVE_IRQ_ENABLE_SHFT                                        0xb
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_BMSK                                         0x400
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_SHFT                                           0xa
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_9_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                         0x200
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_9_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                           0x9
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_8_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                         0x100
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_8_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                           0x8
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_7_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                          0x80
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_7_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                           0x7
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_6_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                          0x40
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_6_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                           0x6
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_5_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                          0x20
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_5_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                           0x5
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_4_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                          0x10
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_4_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                           0x4
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_3_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                           0x8
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_3_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                           0x3
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_2_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                           0x4
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_2_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                           0x2
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_1_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                           0x2
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_1_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                           0x1
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_0_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                           0x1
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RESERVE_0_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                           0x0

#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00028000)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00028000)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RMSK                                                                       0xffffffff
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_ADDR, HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_IN)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_31_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                  0x80000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_31_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x1f
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_30_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                  0x40000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_30_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x1e
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_29_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                  0x20000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_29_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x1d
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_28_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                  0x10000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_28_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x1c
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_27_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x8000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_27_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x1b
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_26_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x4000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_26_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x1a
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_25_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x2000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_25_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x19
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_24_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x1000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_24_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x18
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_23_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                    0x800000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_23_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x17
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_22_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                    0x400000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_22_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x16
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_21_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                    0x200000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_21_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x15
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_20_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                    0x100000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_20_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x14
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_19_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x80000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_19_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x13
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_18_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x40000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_18_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x12
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_17_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x20000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_17_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x11
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_16_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x10000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_16_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x10
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_15_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x8000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_15_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0xf
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_14_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x4000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_14_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0xe
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_13_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x2000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_13_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0xd
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_12_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x1000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_12_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0xc
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_ULTAUDIO_AHBI_TIMEOUT_SLAVE_IRQ_ENABLE_BMSK                                     0x800
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_ULTAUDIO_AHBI_TIMEOUT_SLAVE_IRQ_ENABLE_SHFT                                       0xb
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_BMSK                                        0x400
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_SHFT                                          0xa
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_9_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                        0x200
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_9_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x9
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_8_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                        0x100
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_8_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x8
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_7_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                         0x80
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_7_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x7
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_6_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                         0x40
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_6_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x6
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_5_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                         0x20
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_5_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x5
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_4_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                         0x10
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_4_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x4
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_3_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                          0x8
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_3_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x3
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_2_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                          0x4
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_2_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x2
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_1_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                          0x2
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_1_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x1
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_0_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                          0x1
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RESERVE_0_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0x0

#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00029000)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00029000)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RMSK                                                                      0xffffffff
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_ADDR, HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_IN)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_31_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                 0x80000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_31_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x1f
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_30_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                 0x40000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_30_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x1e
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_29_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                 0x20000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_29_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x1d
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_28_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                 0x10000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_28_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x1c
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_27_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                  0x8000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_27_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x1b
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_26_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                  0x4000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_26_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x1a
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_25_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                  0x2000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_25_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x19
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_BMSK                                           0x1000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_SHFT                                                0x18
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT2_ENABLE_BMSK                                      0x800000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT2_ENABLE_SHFT                                          0x17
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT1_ENABLE_BMSK                                      0x400000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT1_ENABLE_SHFT                                          0x16
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT0_ENABLE_BMSK                                      0x200000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT0_ENABLE_SHFT                                          0x15
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_BMSK                                        0x100000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_SHFT                                            0x14
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_19_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                    0x80000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_19_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x13
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT0_ENABLE_BMSK                                      0x40000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT0_ENABLE_SHFT                                         0x12
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_17_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                    0x20000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_17_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x11
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_16_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                    0x10000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_16_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0x10
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_15_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x8000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_15_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0xf
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_14_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x4000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_14_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0xe
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_13_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x2000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_13_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0xd
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_12_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x1000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_12_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0xc
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_BMSK                                            0x800
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_SHFT                                              0xb
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_BMSK                                       0x400
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_SHFT                                         0xa
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_9_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                       0x200
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_9_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x9
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_8_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                       0x100
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_8_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x8
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_7_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                        0x80
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_7_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x7
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_BMSK                                                  0x40
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_SHFT                                                   0x6
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_5_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                        0x20
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_5_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x5
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_4_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                        0x10
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_4_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x4
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_3_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                         0x8
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_3_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x3
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_2_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                         0x4
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_2_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x2
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_1_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                         0x2
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_1_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x1
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_0_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                         0x1
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RESERVE_0_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x0

#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0002a000)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0002a000)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RMSK                                                                        0xffffffff
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR, HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_IN)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_31_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x80000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_31_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x1f
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_30_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x40000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_30_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x1e
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_29_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x20000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_29_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x1d
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_28_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x10000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_28_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x1c
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_27_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                    0x8000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_27_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x1b
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_26_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                    0x4000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_26_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x1a
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_25_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                    0x2000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_25_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x19
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_24_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                    0x1000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_24_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x18
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_23_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x800000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_23_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x17
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_22_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x400000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_22_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x16
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_21_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x200000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_21_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x15
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_20_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                     0x100000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_20_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x14
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_19_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x80000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_19_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x13
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_18_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x40000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_18_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x12
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_17_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x20000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_17_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x11
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_16_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x10000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_16_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                         0x10
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_15_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                       0x8000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_15_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0xf
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_14_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                       0x4000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_14_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0xe
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_13_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                       0x2000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_13_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0xd
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_12_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                       0x1000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_12_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                          0xc
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ULTAUDIO_AHBI_TIMEOUT_SLAVE_IRQ_ENABLE_BMSK                                      0x800
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ULTAUDIO_AHBI_TIMEOUT_SLAVE_IRQ_ENABLE_SHFT                                        0xb
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_BMSK                                         0x400
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_SHFT                                           0xa
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_9_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                         0x200
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_9_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                           0x9
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_8_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                         0x100
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_8_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                           0x8
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_7_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                          0x80
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_7_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                           0x7
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_6_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                          0x40
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_6_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                           0x6
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_5_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                          0x20
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_5_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                           0x5
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_4_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                          0x10
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_4_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                           0x4
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_3_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                           0x8
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_3_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                           0x3
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_2_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                           0x4
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_2_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                           0x2
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_1_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                           0x2
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_1_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                           0x1
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_0_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                           0x1
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RESERVE_0_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                           0x0

#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0002b000)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_OFFS                                                                     (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0002b000)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RMSK                                                                     0xffffffff
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_ADDR, HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_IN)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_31_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                0x80000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_31_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0x1f
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_30_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                0x40000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_30_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0x1e
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_29_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                0x20000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_29_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0x1d
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_28_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                0x10000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_28_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0x1c
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_27_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                 0x8000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_27_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0x1b
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_26_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                 0x4000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_26_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0x1a
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_25_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                 0x2000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_25_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0x19
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_BMSK                                          0x1000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_SHFT                                               0x18
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT2_ENABLE_BMSK                                     0x800000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT2_ENABLE_SHFT                                         0x17
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT1_ENABLE_BMSK                                     0x400000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT1_ENABLE_SHFT                                         0x16
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT0_ENABLE_BMSK                                     0x200000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_LPASS_IRQ_OUT_AHB_TIMEOUT0_ENABLE_SHFT                                         0x15
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_BMSK                                       0x100000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_SHFT                                           0x14
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_19_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x80000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_19_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0x13
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT0_ENABLE_BMSK                                     0x40000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT0_ENABLE_SHFT                                        0x12
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_17_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x20000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_17_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0x11
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_16_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                   0x10000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_16_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                      0x10
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_15_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                    0x8000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_15_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0xf
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_14_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                    0x4000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_14_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0xe
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_13_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                    0x2000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_13_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0xd
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_12_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                    0x1000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_12_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                       0xc
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_BMSK                                           0x800
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_SHFT                                             0xb
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_BMSK                                      0x400
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_SHFT                                        0xa
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_9_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x200
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_9_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x9
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_8_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                      0x100
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_8_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x8
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_7_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                       0x80
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_7_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x7
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_BMSK                                                 0x40
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_SHFT                                                  0x6
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_5_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                       0x20
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_5_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x5
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_4_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                       0x10
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_4_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x4
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_3_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                        0x8
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_3_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x3
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_2_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                        0x4
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_2_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x2
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_1_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                        0x2
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_1_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x1
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_0_TIMEOUT_SLAVE_INTR_ENABLE_BMSK                                        0x1
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RESERVE_0_TIMEOUT_SLAVE_INTR_ENABLE_SHFT                                        0x0

#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00016000)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00016000)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_RMSK                                                                             0x3
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_IN          \
        in_dword_masked(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_ADDR, HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_RMSK)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_ADDR, m)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_OUT(v)      \
        out_dword(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_ADDR,v)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_ADDR,m,v,HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_IN)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_TEST_EN_1_BMSK                                                                   0x2
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_TEST_EN_1_SHFT                                                                   0x1
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_TEST_DATA_1_BMSK                                                                 0x1
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_TEST_DATA_1_SHFT                                                                 0x0

#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00016004)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00016004)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_RMSK                                                                             0x3
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_IN          \
        in_dword_masked(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_ADDR, HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_RMSK)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_ADDR, m)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_OUT(v)      \
        out_dword(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_ADDR,v)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_ADDR,m,v,HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_IN)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_TEST_EN_0_BMSK                                                                   0x2
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_TEST_EN_0_SHFT                                                                   0x1
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_TEST_DATA_0_BMSK                                                                 0x1
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_TEST_DATA_0_SHFT                                                                 0x0

#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE9_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0000d224)
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE9_OFFS                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d224)
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE9_RMSK                                                                                0xff
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE9_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE9_ADDR, HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE9_RMSK)
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE9_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE9_ADDR, m)
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE9_CUSTOM_A7SS_ACC_TYPE9_BMSK                                                          0xff
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE9_CUSTOM_A7SS_ACC_TYPE9_SHFT                                                           0x0

#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE10_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d228)
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE10_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d228)
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE10_RMSK                                                                               0xff
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE10_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE10_ADDR, HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE10_RMSK)
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE10_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE10_ADDR, m)
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE10_CUSTOM_A7SS_ACC_TYPE10_BMSK                                                        0xff
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE10_CUSTOM_A7SS_ACC_TYPE10_SHFT                                                         0x0

#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE11_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d22c)
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE11_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d22c)
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE11_RMSK                                                                               0xff
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE11_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE11_ADDR, HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE11_RMSK)
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE11_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE11_ADDR, m)
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE11_CUSTOM_A7SS_ACC_TYPE11_BMSK                                                        0xff
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE11_CUSTOM_A7SS_ACC_TYPE11_SHFT                                                         0x0

#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE12_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d230)
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE12_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d230)
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE12_RMSK                                                                               0xff
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE12_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE12_ADDR, HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE12_RMSK)
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE12_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE12_ADDR, m)
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE12_CUSTOM_A7SS_ACC_TYPE12_BMSK                                                        0xff
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE12_CUSTOM_A7SS_ACC_TYPE12_SHFT                                                         0x0

#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE13_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d234)
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE13_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d234)
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE13_RMSK                                                                               0xff
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE13_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE13_ADDR, HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE13_RMSK)
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE13_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE13_ADDR, m)
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE13_CUSTOM_A7SS_ACC_TYPE13_BMSK                                                        0xff
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE13_CUSTOM_A7SS_ACC_TYPE13_SHFT                                                         0x0

#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE14_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d238)
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE14_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d238)
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE14_RMSK                                                                               0xff
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE14_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE14_ADDR, HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE14_RMSK)
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE14_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE14_ADDR, m)
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE14_CUSTOM_A7SS_ACC_TYPE14_BMSK                                                        0xff
#define HWIO_TCSR_CUSTOM_A7SS_ACC_TYPE14_CUSTOM_A7SS_ACC_TYPE14_SHFT                                                         0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE1_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d24c)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE1_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d24c)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE1_RMSK                                                                               0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE1_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE1_ADDR, HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE1_RMSK)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE1_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE1_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE1_CUSTOM_VDDCX_ACC_TYPE1_BMSK                                                        0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE1_CUSTOM_VDDCX_ACC_TYPE1_SHFT                                                         0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE2_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d250)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE2_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d250)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE2_RMSK                                                                               0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE2_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE2_ADDR, HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE2_RMSK)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE2_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE2_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE2_CUSTOM_VDDCX_ACC_TYPE2_BMSK                                                        0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE2_CUSTOM_VDDCX_ACC_TYPE2_SHFT                                                         0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE3_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d254)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE3_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d254)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE3_RMSK                                                                               0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE3_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE3_ADDR, HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE3_RMSK)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE3_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE3_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE3_CUSTOM_VDDCX_ACC_TYPE3_BMSK                                                        0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE3_CUSTOM_VDDCX_ACC_TYPE3_SHFT                                                         0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE4_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d258)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE4_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d258)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE4_RMSK                                                                               0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE4_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE4_ADDR, HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE4_RMSK)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE4_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE4_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE4_CUSTOM_VDDCX_ACC_TYPE4_BMSK                                                        0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE4_CUSTOM_VDDCX_ACC_TYPE4_SHFT                                                         0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE5_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d25c)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE5_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d25c)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE5_RMSK                                                                               0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE5_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE5_ADDR, HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE5_RMSK)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE5_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE5_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE5_CUSTOM_VDDCX_ACC_TYPE5_BMSK                                                        0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE5_CUSTOM_VDDCX_ACC_TYPE5_SHFT                                                         0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE6_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d260)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE6_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d260)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE6_RMSK                                                                               0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE6_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE6_ADDR, HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE6_RMSK)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE6_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE6_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE6_CUSTOM_VDDCX_ACC_TYPE6_BMSK                                                        0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE6_CUSTOM_VDDCX_ACC_TYPE6_SHFT                                                         0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE7_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d264)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE7_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d264)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE7_RMSK                                                                               0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE7_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE7_ADDR, HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE7_RMSK)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE7_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE7_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE7_CUSTOM_VDDCX_ACC_TYPE7_BMSK                                                        0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE7_CUSTOM_VDDCX_ACC_TYPE7_SHFT                                                         0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE8_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d268)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE8_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d268)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE8_RMSK                                                                               0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE8_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE8_ADDR, HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE8_RMSK)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE8_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE8_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE8_CUSTOM_VDDCX_ACC_TYPE8_BMSK                                                        0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE8_CUSTOM_VDDCX_ACC_TYPE8_SHFT                                                         0x0

#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE15_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d26c)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE15_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d26c)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE15_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE15_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE15_ADDR, HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE15_RMSK)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE15_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE15_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE15_CUSTOM_VDDCX_ACC_TYPE15_BMSK                                                      0xff
#define HWIO_TCSR_CUSTOM_VDDCX_ACC_TYPE15_CUSTOM_VDDCX_ACC_TYPE15_SHFT                                                       0x0

#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE1_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d280)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE1_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d280)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE1_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE1_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE1_ADDR, HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE1_RMSK)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE1_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE1_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE1_CUSTOM_VDDMSS_ACC_TYPE1_BMSK                                                      0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE1_CUSTOM_VDDMSS_ACC_TYPE1_SHFT                                                       0x0

#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE2_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d284)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE2_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d284)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE2_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE2_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE2_ADDR, HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE2_RMSK)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE2_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE2_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE2_CUSTOM_VDDMSS_ACC_TYPE2_BMSK                                                      0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE2_CUSTOM_VDDMSS_ACC_TYPE2_SHFT                                                       0x0

#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE3_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d288)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE3_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d288)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE3_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE3_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE3_ADDR, HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE3_RMSK)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE3_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE3_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE3_CUSTOM_VDDMSS_ACC_TYPE3_BMSK                                                      0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE3_CUSTOM_VDDMSS_ACC_TYPE3_SHFT                                                       0x0

#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE4_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d28c)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE4_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d28c)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE4_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE4_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE4_ADDR, HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE4_RMSK)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE4_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE4_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE4_CUSTOM_VDDMSS_ACC_TYPE4_BMSK                                                      0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE4_CUSTOM_VDDMSS_ACC_TYPE4_SHFT                                                       0x0

#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE5_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d290)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE5_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d290)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE5_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE5_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE5_ADDR, HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE5_RMSK)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE5_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE5_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE5_CUSTOM_VDDMSS_ACC_TYPE5_BMSK                                                      0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE5_CUSTOM_VDDMSS_ACC_TYPE5_SHFT                                                       0x0

#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE6_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d294)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE6_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d294)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE6_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE6_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE6_ADDR, HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE6_RMSK)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE6_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE6_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE6_CUSTOM_VDDMSS_ACC_TYPE6_BMSK                                                      0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE6_CUSTOM_VDDMSS_ACC_TYPE6_SHFT                                                       0x0

#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE7_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d298)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE7_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d298)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE7_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE7_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE7_ADDR, HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE7_RMSK)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE7_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE7_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE7_CUSTOM_VDDMSS_ACC_TYPE7_BMSK                                                      0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE7_CUSTOM_VDDMSS_ACC_TYPE7_SHFT                                                       0x0

#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE8_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d29c)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE8_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d29c)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE8_RMSK                                                                              0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE8_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE8_ADDR, HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE8_RMSK)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE8_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE8_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE8_CUSTOM_VDDMSS_ACC_TYPE8_BMSK                                                      0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE8_CUSTOM_VDDMSS_ACC_TYPE8_SHFT                                                       0x0

#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE15_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2a0)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE15_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d2a0)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE15_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE15_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE15_ADDR, HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE15_RMSK)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE15_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE15_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE15_CUSTOM_VDDMSS_ACC_TYPE15_BMSK                                                    0xff
#define HWIO_TCSR_CUSTOM_VDDMSS_ACC_TYPE15_CUSTOM_VDDMSS_ACC_TYPE15_SHFT                                                     0x0

#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE1_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2b4)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE1_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d2b4)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE1_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE1_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE1_ADDR, HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE1_RMSK)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE1_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE1_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE1_CUSTOM_VDDDDRA_ACC_TYPE1_BMSK                                                    0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE1_CUSTOM_VDDDDRA_ACC_TYPE1_SHFT                                                     0x0

#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE2_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2b8)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE2_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d2b8)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE2_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE2_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE2_ADDR, HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE2_RMSK)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE2_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE2_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE2_CUSTOM_VDDDDRA_ACC_TYPE2_BMSK                                                    0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE2_CUSTOM_VDDDDRA_ACC_TYPE2_SHFT                                                     0x0

#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE3_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2bc)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE3_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d2bc)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE3_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE3_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE3_ADDR, HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE3_RMSK)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE3_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE3_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE3_CUSTOM_VDDDDRA_ACC_TYPE3_BMSK                                                    0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE3_CUSTOM_VDDDDRA_ACC_TYPE3_SHFT                                                     0x0

#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE4_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2c0)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE4_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d2c0)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE4_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE4_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE4_ADDR, HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE4_RMSK)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE4_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE4_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE4_CUSTOM_VDDDDRA_ACC_TYPE4_BMSK                                                    0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE4_CUSTOM_VDDDDRA_ACC_TYPE4_SHFT                                                     0x0

#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE5_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2c4)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE5_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d2c4)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE5_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE5_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE5_ADDR, HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE5_RMSK)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE5_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE5_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE5_CUSTOM_VDDDDRA_ACC_TYPE5_BMSK                                                    0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE5_CUSTOM_VDDDDRA_ACC_TYPE5_SHFT                                                     0x0

#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE6_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2c8)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE6_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d2c8)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE6_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE6_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE6_ADDR, HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE6_RMSK)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE6_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE6_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE6_CUSTOM_VDDDDRA_ACC_TYPE6_BMSK                                                    0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE6_CUSTOM_VDDDDRA_ACC_TYPE6_SHFT                                                     0x0

#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE7_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2cc)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE7_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d2cc)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE7_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE7_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE7_ADDR, HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE7_RMSK)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE7_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE7_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE7_CUSTOM_VDDDDRA_ACC_TYPE7_BMSK                                                    0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE7_CUSTOM_VDDDDRA_ACC_TYPE7_SHFT                                                     0x0

#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE8_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2d0)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE8_OFFS                                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d2d0)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE8_RMSK                                                                             0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE8_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE8_ADDR, HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE8_RMSK)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE8_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE8_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE8_CUSTOM_VDDDDRA_ACC_TYPE8_BMSK                                                    0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE8_CUSTOM_VDDDDRA_ACC_TYPE8_SHFT                                                     0x0

#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE15_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000d2d4)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE15_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d2d4)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE15_RMSK                                                                            0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE15_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE15_ADDR, HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE15_RMSK)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE15_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE15_ADDR, m)
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE15_CUSTOM_VDDDDRA_ACC_TYPE15_BMSK                                                  0xff
#define HWIO_TCSR_CUSTOM_VDDDDRA_ACC_TYPE15_CUSTOM_VDDDDRA_ACC_TYPE15_SHFT                                                   0x0

#define HWIO_TCSR_MEM_ARRY_STBY_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0000d180)
#define HWIO_TCSR_MEM_ARRY_STBY_OFFS                                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000d180)
#define HWIO_TCSR_MEM_ARRY_STBY_RMSK                                                                                         0x1
#define HWIO_TCSR_MEM_ARRY_STBY_IN          \
        in_dword_masked(HWIO_TCSR_MEM_ARRY_STBY_ADDR, HWIO_TCSR_MEM_ARRY_STBY_RMSK)
#define HWIO_TCSR_MEM_ARRY_STBY_INM(m)      \
        in_dword_masked(HWIO_TCSR_MEM_ARRY_STBY_ADDR, m)
#define HWIO_TCSR_MEM_ARRY_STBY_OUT(v)      \
        out_dword(HWIO_TCSR_MEM_ARRY_STBY_ADDR,v)
#define HWIO_TCSR_MEM_ARRY_STBY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MEM_ARRY_STBY_ADDR,m,v,HWIO_TCSR_MEM_ARRY_STBY_IN)
#define HWIO_TCSR_MEM_ARRY_STBY_MEM_ARRY_STBY_N_BMSK                                                                         0x1
#define HWIO_TCSR_MEM_ARRY_STBY_MEM_ARRY_STBY_N_SHFT                                                                         0x0

#define HWIO_TCSR_PMU_CTILE_CONFIG_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000e000)
#define HWIO_TCSR_PMU_CTILE_CONFIG_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000e000)
#define HWIO_TCSR_PMU_CTILE_CONFIG_RMSK                                                                                  0x1ffff
#define HWIO_TCSR_PMU_CTILE_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_PMU_CTILE_CONFIG_ADDR, HWIO_TCSR_PMU_CTILE_CONFIG_RMSK)
#define HWIO_TCSR_PMU_CTILE_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_PMU_CTILE_CONFIG_ADDR, m)
#define HWIO_TCSR_PMU_CTILE_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_PMU_CTILE_CONFIG_ADDR,v)
#define HWIO_TCSR_PMU_CTILE_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PMU_CTILE_CONFIG_ADDR,m,v,HWIO_TCSR_PMU_CTILE_CONFIG_IN)
#define HWIO_TCSR_PMU_CTILE_CONFIG_DISABLE_PMU_CLAMP_MEM_CX_BMSK                                                         0x10000
#define HWIO_TCSR_PMU_CTILE_CONFIG_DISABLE_PMU_CLAMP_MEM_CX_SHFT                                                            0x10
#define HWIO_TCSR_PMU_CTILE_CONFIG_PMU_DBG_BUS_EN_BMSK                                                                    0x8000
#define HWIO_TCSR_PMU_CTILE_CONFIG_PMU_DBG_BUS_EN_SHFT                                                                       0xf
#define HWIO_TCSR_PMU_CTILE_CONFIG_DISABLE_PMU_FREEZEIO_BMSK                                                              0x4000
#define HWIO_TCSR_PMU_CTILE_CONFIG_DISABLE_PMU_FREEZEIO_SHFT                                                                 0xe
#define HWIO_TCSR_PMU_CTILE_CONFIG_DISABLE_PMU_PREFREEZEIO_BMSK                                                           0x2000
#define HWIO_TCSR_PMU_CTILE_CONFIG_DISABLE_PMU_PREFREEZEIO_SHFT                                                              0xd
#define HWIO_TCSR_PMU_CTILE_CONFIG_SW_OVERRIDE_SLEEP_CLK_DISABLE_BMSK                                                     0x1000
#define HWIO_TCSR_PMU_CTILE_CONFIG_SW_OVERRIDE_SLEEP_CLK_DISABLE_SHFT                                                        0xc
#define HWIO_TCSR_PMU_CTILE_CONFIG_SW_OVERRIDE_CXO_CLK_DISABLE_BMSK                                                        0x800
#define HWIO_TCSR_PMU_CTILE_CONFIG_SW_OVERRIDE_CXO_CLK_DISABLE_SHFT                                                          0xb
#define HWIO_TCSR_PMU_CTILE_CONFIG_MOCK_SHUTDOWN_BMSK                                                                      0x400
#define HWIO_TCSR_PMU_CTILE_CONFIG_MOCK_SHUTDOWN_SHFT                                                                        0xa
#define HWIO_TCSR_PMU_CTILE_CONFIG_DLY_PWRUP_RES_BMSK                                                                      0x3c0
#define HWIO_TCSR_PMU_CTILE_CONFIG_DLY_PWRUP_RES_SHFT                                                                        0x6
#define HWIO_TCSR_PMU_CTILE_CONFIG_DLY_PWRUP_FEW_BMSK                                                                       0x3c
#define HWIO_TCSR_PMU_CTILE_CONFIG_DLY_PWRUP_FEW_SHFT                                                                        0x2
#define HWIO_TCSR_PMU_CTILE_CONFIG_MPM_GATING_DIS_BMSK                                                                       0x2
#define HWIO_TCSR_PMU_CTILE_CONFIG_MPM_GATING_DIS_SHFT                                                                       0x1
#define HWIO_TCSR_PMU_CTILE_CONFIG_VDDCX_PC_EN_BMSK                                                                          0x1
#define HWIO_TCSR_PMU_CTILE_CONFIG_VDDCX_PC_EN_SHFT                                                                          0x0

#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_ADDR                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x0000e004)
#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_OFFS                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000e004)
#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_RMSK                                                                          0x7
#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_IN          \
        in_dword_masked(HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_ADDR, HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_RMSK)
#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_INM(m)      \
        in_dword_masked(HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_ADDR, m)
#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_OUT(v)      \
        out_dword(HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_ADDR,v)
#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_ADDR,m,v,HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_IN)
#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_CTILE_COLLAPSE_IND_HW_STAT_BMSK                                               0x4
#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_CTILE_COLLAPSE_IND_HW_STAT_SHFT                                               0x2
#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_CTILE_PWR_UP_IND_HW_STAT_BMSK                                                 0x2
#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_CTILE_PWR_UP_IND_HW_STAT_SHFT                                                 0x1
#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_CTILE_PWR_STATE_IND_SW_CLR_BMSK                                               0x1
#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_CTILE_PWR_STATE_IND_SW_CLR_SHFT                                               0x0

#define HWIO_TCSR_PHY_CLK_SCHEME_SEL_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x0000e008)
#define HWIO_TCSR_PHY_CLK_SCHEME_SEL_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000e008)
#define HWIO_TCSR_PHY_CLK_SCHEME_SEL_RMSK                                                                                    0x3
#define HWIO_TCSR_PHY_CLK_SCHEME_SEL_IN          \
        in_dword_masked(HWIO_TCSR_PHY_CLK_SCHEME_SEL_ADDR, HWIO_TCSR_PHY_CLK_SCHEME_SEL_RMSK)
#define HWIO_TCSR_PHY_CLK_SCHEME_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PHY_CLK_SCHEME_SEL_ADDR, m)
#define HWIO_TCSR_PHY_CLK_SCHEME_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_PHY_CLK_SCHEME_SEL_ADDR,v)
#define HWIO_TCSR_PHY_CLK_SCHEME_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PHY_CLK_SCHEME_SEL_ADDR,m,v,HWIO_TCSR_PHY_CLK_SCHEME_SEL_IN)
#define HWIO_TCSR_PHY_CLK_SCHEME_SEL_ENABLE_SE_CLOCK_BMSK                                                                    0x2
#define HWIO_TCSR_PHY_CLK_SCHEME_SEL_ENABLE_SE_CLOCK_SHFT                                                                    0x1
#define HWIO_TCSR_PHY_CLK_SCHEME_SEL_PHY_CLK_SCHEME_SEL_BMSK                                                                 0x1
#define HWIO_TCSR_PHY_CLK_SCHEME_SEL_PHY_CLK_SCHEME_SEL_SHFT                                                                 0x0

#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00011000)
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_OFFS                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00011000)
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_RMSK                                                                     0x1
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_IN          \
        in_dword_masked(HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_ADDR, HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_RMSK)
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_INM(m)      \
        in_dword_masked(HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_ADDR, m)
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_OUT(v)      \
        out_dword(HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_ADDR,v)
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_ADDR,m,v,HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_IN)
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_VSENSE_CONTROLLER_ENABLE_REGISTER_BMSK                                   0x1
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_VSENSE_CONTROLLER_ENABLE_REGISTER_SHFT                                   0x0

#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00012000)
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00012000)
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_RMSK                                                                      0xffffffff
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_IN          \
        in_dword_masked(HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_ADDR, HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_RMSK)
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_ADDR, m)
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_ADDR,v)
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_ADDR,m,v,HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_IN)
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_TCSR_RESET_DEBUG_SW_ENTRY_BMSK                                            0xffffffff
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_TCSR_RESET_DEBUG_SW_ENTRY_SHFT                                                   0x0

#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x00013000)
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_OFFS                                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00013000)
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_RMSK                                                                          0xffffffff
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_IN          \
        in_dword_masked(HWIO_TCSR_TCSR_BOOT_MISC_DETECT_ADDR, HWIO_TCSR_TCSR_BOOT_MISC_DETECT_RMSK)
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_BOOT_MISC_DETECT_ADDR, m)
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_BOOT_MISC_DETECT_ADDR,v)
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_BOOT_MISC_DETECT_ADDR,m,v,HWIO_TCSR_TCSR_BOOT_MISC_DETECT_IN)
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_TCSR_BOOT_MISC_DETECT_BMSK                                                    0xffffffff
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_TCSR_BOOT_MISC_DETECT_SHFT                                                           0x0

#define HWIO_TCSR_TZ_WONCE_n_ADDR(n)                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00014000 + 0x4 * (n))
#define HWIO_TCSR_TZ_WONCE_n_OFFS(n)                                                                                  (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00014000 + 0x4 * (n))
#define HWIO_TCSR_TZ_WONCE_n_RMSK                                                                                     0xffffffff
#define HWIO_TCSR_TZ_WONCE_n_MAXn                                                                                             15
#define HWIO_TCSR_TZ_WONCE_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_TZ_WONCE_n_ADDR(n), HWIO_TCSR_TZ_WONCE_n_RMSK)
#define HWIO_TCSR_TZ_WONCE_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_TZ_WONCE_n_ADDR(n), mask)
#define HWIO_TCSR_TZ_WONCE_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_TZ_WONCE_n_ADDR(n),val)
#define HWIO_TCSR_TZ_WONCE_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_TZ_WONCE_n_ADDR(n),mask,val,HWIO_TCSR_TZ_WONCE_n_INI(n))
#define HWIO_TCSR_TZ_WONCE_n_TZ_WONCE_ADDRESS_BMSK                                                                    0xffffffff
#define HWIO_TCSR_TZ_WONCE_n_TZ_WONCE_ADDRESS_SHFT                                                                           0x0

#define HWIO_TCSR_QREFS_TXVBG_CONFIG_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00015004)
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_OFFS                                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00015004)
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_RMSK                                                                                 0xffff
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_TXVBG_CONFIG_ADDR, HWIO_TCSR_QREFS_TXVBG_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_TXVBG_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_TXVBG_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_TXVBG_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_TXVBG_CONFIG_IN)
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_QREFS_TXVBG_CONFIG_BMSK                                                              0xffff
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_QREFS_TXVBG_CONFIG_SHFT                                                                 0x0

#define HWIO_TCSR_QZIP_CTL_ST_ADDR                                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x00015028)
#define HWIO_TCSR_QZIP_CTL_ST_OFFS                                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00015028)
#define HWIO_TCSR_QZIP_CTL_ST_RMSK                                                                                          0xff
#define HWIO_TCSR_QZIP_CTL_ST_IN          \
        in_dword_masked(HWIO_TCSR_QZIP_CTL_ST_ADDR, HWIO_TCSR_QZIP_CTL_ST_RMSK)
#define HWIO_TCSR_QZIP_CTL_ST_INM(m)      \
        in_dword_masked(HWIO_TCSR_QZIP_CTL_ST_ADDR, m)
#define HWIO_TCSR_QZIP_CTL_ST_OUT(v)      \
        out_dword(HWIO_TCSR_QZIP_CTL_ST_ADDR,v)
#define HWIO_TCSR_QZIP_CTL_ST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QZIP_CTL_ST_ADDR,m,v,HWIO_TCSR_QZIP_CTL_ST_IN)
#define HWIO_TCSR_QZIP_CTL_ST_QZIP_CTL_ST_BMSK                                                                              0xff
#define HWIO_TCSR_QZIP_CTL_ST_QZIP_CTL_ST_SHFT                                                                               0x0

#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_ADDR                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00018000)
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_OFFS                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00018000)
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_RMSK                                                                   0xffffffff
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_IN          \
        in_dword_masked(HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_ADDR, HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_RMSK)
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_INM(m)      \
        in_dword_masked(HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_ADDR, m)
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_OUT(v)      \
        out_dword(HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_ADDR,v)
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_ADDR,m,v,HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_IN)
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_CFG_BITS_SHFT_BMSK                                                     0xffffffff
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_CFG_BITS_SHFT_SHFT                                                            0x0

#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_ADDR                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00019000)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_OFFS                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00019000)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_RMSK                                                                0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_IN          \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_ADDR, HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_RMSK)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_ADDR, m)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_OUT(v)      \
        out_dword(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_ADDR,v)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_ADDR,m,v,HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_IN)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_USER_COMPUTE_SIGNALING_WRITE_STATUS_BMSK                            0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_USER_COMPUTE_SIGNALING_WRITE_STATUS_SHFT                                   0x0

#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_ADDR                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00019004)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_OFFS                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00019004)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_RMSK                                                                0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_IN          \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_ADDR, HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_RMSK)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_ADDR, m)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_OUT(v)      \
        out_dword(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_ADDR,v)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_ADDR,m,v,HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_IN)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_USER_COMPUTE_SIGNALING_WRITE_STATUS_BMSK                            0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_USER_COMPUTE_SIGNALING_WRITE_STATUS_SHFT                                   0x0

#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_ADDR                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0001a000)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_OFFS                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001a000)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_RMSK                                                         0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_ADDR, HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_RMSK)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_ADDR, m)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_PROCESSOR_0_STATUS_USER_BMSK                                 0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_PROCESSOR_0_STATUS_USER_SHFT                                        0x0

#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_USER_ADDR                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0001a400)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_USER_OFFS                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001a400)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_USER_RMSK                                                          0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_USER_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_USER_ADDR,v)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_USER_PROCESSOR_0_CLEAR_USER_BMSK                                   0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_USER_PROCESSOR_0_CLEAR_USER_SHFT                                          0x0

#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_ADDR                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x0001a800)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_OFFS                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001a800)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_RMSK                                                           0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_ADDR, HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_RMSK)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_ADDR, m)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_ADDR,v)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_ADDR,m,v,HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_IN)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_PROCESSOR_0_MASK_USER_BMSK                                     0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_PROCESSOR_0_MASK_USER_SHFT                                            0x0

#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_ADDR                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0001b000)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_OFFS                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001b000)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_RMSK                                                         0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_ADDR, HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_RMSK)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_ADDR, m)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_PROCESSOR_1_STATUS_USER_BMSK                                 0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_PROCESSOR_1_STATUS_USER_SHFT                                        0x0

#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_USER_ADDR                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0001b400)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_USER_OFFS                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001b400)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_USER_RMSK                                                          0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_USER_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_USER_ADDR,v)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_USER_PROCESSOR_1_CLEAR_USER_BMSK                                   0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_USER_PROCESSOR_1_CLEAR_USER_SHFT                                          0x0

#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_ADDR                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x0001b800)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_OFFS                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001b800)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_RMSK                                                           0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_ADDR, HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_RMSK)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_ADDR, m)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_ADDR,v)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_ADDR,m,v,HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_IN)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_PROCESSOR_1_MASK_USER_BMSK                                     0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_PROCESSOR_1_MASK_USER_SHFT                                            0x0

#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_ADDR                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0001c000)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_OFFS                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001c000)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_RMSK                                                         0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_ADDR, HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_RMSK)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_ADDR, m)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_PROCESSOR_2_STATUS_USER_BMSK                                 0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_PROCESSOR_2_STATUS_USER_SHFT                                        0x0

#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_USER_ADDR                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0001c400)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_USER_OFFS                                                          (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001c400)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_USER_RMSK                                                          0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_USER_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_USER_ADDR,v)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_USER_PROCESSOR_2_CLEAR_USER_BMSK                                   0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_USER_PROCESSOR_2_CLEAR_USER_SHFT                                          0x0

#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_ADDR                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x0001c800)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_OFFS                                                           (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001c800)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_RMSK                                                           0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_ADDR, HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_RMSK)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_ADDR, m)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_ADDR,v)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_ADDR,m,v,HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_IN)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_PROCESSOR_2_MASK_USER_BMSK                                     0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_PROCESSOR_2_MASK_USER_SHFT                                            0x0

#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0001d000)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_OFFS                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001d000)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_RMSK                                                              0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_IN          \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_ADDR, HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_RMSK)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_ADDR, m)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_OUT(v)      \
        out_dword(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_ADDR,v)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_ADDR,m,v,HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_IN)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_KERNEL_COMPUTE_SIGNALING_WRITE_STATUS_BMSK                        0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_KERNEL_COMPUTE_SIGNALING_WRITE_STATUS_SHFT                               0x0

#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0001d004)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_OFFS                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001d004)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_RMSK                                                              0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_IN          \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_ADDR, HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_RMSK)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_ADDR, m)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_OUT(v)      \
        out_dword(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_ADDR,v)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_ADDR,m,v,HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_IN)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_KERNEL_COMPUTE_SIGNALING_WRITE_STATUS_BMSK                        0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_KERNEL_COMPUTE_SIGNALING_WRITE_STATUS_SHFT                               0x0

#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0001e000)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_OFFS                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001e000)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_RMSK                                                       0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR, HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_RMSK)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR, m)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_PROCESSOR_0_STATUS_KERNEL_BMSK                             0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_PROCESSOR_0_STATUS_KERNEL_SHFT                                    0x0

#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_KERNEL_ADDR                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0001e400)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_KERNEL_OFFS                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001e400)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_KERNEL_RMSK                                                        0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_KERNEL_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_KERNEL_ADDR,v)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_KERNEL_PROCESSOR_0_CLEAR_KERNEL_BMSK                               0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_KERNEL_PROCESSOR_0_CLEAR_KERNEL_SHFT                                      0x0

#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_ADDR                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0001e800)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_OFFS                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001e800)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_RMSK                                                         0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_ADDR, HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_RMSK)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_ADDR, m)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_ADDR,v)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_ADDR,m,v,HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_IN)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_PROCESSOR_0_MASK_KERNEL_BMSK                                 0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_PROCESSOR_0_MASK_KERNEL_SHFT                                        0x0

#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0001f000)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_OFFS                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001f000)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_RMSK                                                       0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR, HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_RMSK)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR, m)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_PROCESSOR_1_STATUS_KERNEL_BMSK                             0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_PROCESSOR_1_STATUS_KERNEL_SHFT                                    0x0

#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_KERNEL_ADDR                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0001f400)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_KERNEL_OFFS                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001f400)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_KERNEL_RMSK                                                        0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_KERNEL_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_KERNEL_ADDR,v)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_KERNEL_PROCESSOR_1_CLEAR_KERNEL_BMSK                               0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_KERNEL_PROCESSOR_1_CLEAR_KERNEL_SHFT                                      0x0

#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_ADDR                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0001f800)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_OFFS                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001f800)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_RMSK                                                         0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_ADDR, HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_RMSK)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_ADDR, m)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_ADDR,v)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_ADDR,m,v,HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_IN)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_PROCESSOR_1_MASK_KERNEL_BMSK                                 0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_PROCESSOR_1_MASK_KERNEL_SHFT                                        0x0

#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00020000)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_OFFS                                                       (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00020000)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_RMSK                                                       0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR, HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_RMSK)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR, m)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_PROCESSOR_2_STATUS_KERNEL_BMSK                             0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_PROCESSOR_2_STATUS_KERNEL_SHFT                                    0x0

#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_KERNEL_ADDR                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00020400)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_KERNEL_OFFS                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00020400)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_KERNEL_RMSK                                                        0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_KERNEL_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_KERNEL_ADDR,v)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_KERNEL_PROCESSOR_2_CLEAR_KERNEL_BMSK                               0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_KERNEL_PROCESSOR_2_CLEAR_KERNEL_SHFT                                      0x0

#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_ADDR                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00020800)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_OFFS                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00020800)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_RMSK                                                         0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_ADDR, HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_RMSK)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_ADDR, m)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_ADDR,v)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_ADDR,m,v,HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_IN)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_PROCESSOR_2_MASK_KERNEL_BMSK                                 0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_PROCESSOR_2_MASK_KERNEL_SHFT                                        0x0

#define HWIO_TCSR_SS_XPU_SP_INTR0_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00021000)
#define HWIO_TCSR_SS_XPU_SP_INTR0_OFFS                                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00021000)
#define HWIO_TCSR_SS_XPU_SP_INTR0_RMSK                                                                                0xffffffff
#define HWIO_TCSR_SS_XPU_SP_INTR0_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR0_ADDR, HWIO_TCSR_SS_XPU_SP_INTR0_RMSK)
#define HWIO_TCSR_SS_XPU_SP_INTR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR0_ADDR, m)
#define HWIO_TCSR_SS_XPU_SP_INTR0_RESERVE_31_BMSK                                                                     0x80000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_RESERVE_31_SHFT                                                                           0x1f
#define HWIO_TCSR_SS_XPU_SP_INTR0_QM_XPU3_SP_INTR0_BMSK                                                               0x40000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_QM_XPU3_SP_INTR0_SHFT                                                                     0x1e
#define HWIO_TCSR_SS_XPU_SP_INTR0_MEMNOC_MCDMA_XPU3_SP_INTR0_BMSK                                                     0x20000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_MEMNOC_MCDMA_XPU3_SP_INTR0_SHFT                                                           0x1d
#define HWIO_TCSR_SS_XPU_SP_INTR0_SPMI_BAM_APU_SP_INTR0_BMSK                                                          0x10000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_SPMI_BAM_APU_SP_INTR0_SHFT                                                                0x1c
#define HWIO_TCSR_SS_XPU_SP_INTR0_IPA_APU_SP_INTR0_BMSK                                                                0x8000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_IPA_APU_SP_INTR0_SHFT                                                                     0x1b
#define HWIO_TCSR_SS_XPU_SP_INTR0_BLSP_BAM_APU_SP_INTR0_BMSK                                                           0x4000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_BLSP_BAM_APU_SP_INTR0_SHFT                                                                0x1a
#define HWIO_TCSR_SS_XPU_SP_INTR0_PKA_XPU_SP_INTR0_BMSK                                                                0x2000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_PKA_XPU_SP_INTR0_SHFT                                                                     0x19
#define HWIO_TCSR_SS_XPU_SP_INTR0_QPIC_XPU2_SP_INTR0_BMSK                                                              0x1000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_QPIC_XPU2_SP_INTR0_SHFT                                                                   0x18
#define HWIO_TCSR_SS_XPU_SP_INTR0_RESERVE_23_BMSK                                                                       0x800000
#define HWIO_TCSR_SS_XPU_SP_INTR0_RESERVE_23_SHFT                                                                           0x17
#define HWIO_TCSR_SS_XPU_SP_INTR0_QXS_Q6_TCM_SS_MPU_XPU3_SP_INTR0_BMSK                                                  0x400000
#define HWIO_TCSR_SS_XPU_SP_INTR0_QXS_Q6_TCM_SS_MPU_XPU3_SP_INTR0_SHFT                                                      0x16
#define HWIO_TCSR_SS_XPU_SP_INTR0_QXM_MSS_NAV_CE_MS_MPU_XPU3_SP_INTR0_BMSK                                              0x200000
#define HWIO_TCSR_SS_XPU_SP_INTR0_QXM_MSS_NAV_CE_MS_MPU_XPU3_SP_INTR0_SHFT                                                  0x15
#define HWIO_TCSR_SS_XPU_SP_INTR0_QNM_MEMNOC_MS_MPU_XPU3_SP_INTR0_BMSK                                                  0x100000
#define HWIO_TCSR_SS_XPU_SP_INTR0_QNM_MEMNOC_MS_MPU_XPU3_SP_INTR0_SHFT                                                      0x14
#define HWIO_TCSR_SS_XPU_SP_INTR0_QNM_AGGRE_NOC_IPA_MS_MPU_XPU3_SP_INTR0_BMSK                                            0x80000
#define HWIO_TCSR_SS_XPU_SP_INTR0_QNM_AGGRE_NOC_IPA_MS_MPU_XPU3_SP_INTR0_SHFT                                               0x13
#define HWIO_TCSR_SS_XPU_SP_INTR0_QHS_SNOC_CFG_SS_MPU_XPU3_SP_INTR0_BMSK                                                 0x40000
#define HWIO_TCSR_SS_XPU_SP_INTR0_QHS_SNOC_CFG_SS_MPU_XPU3_SP_INTR0_SHFT                                                    0x12
#define HWIO_TCSR_SS_XPU_SP_INTR0_TLMM_CENTRAL_XPU_SP_INTR0_BMSK                                                         0x20000
#define HWIO_TCSR_SS_XPU_SP_INTR0_TLMM_CENTRAL_XPU_SP_INTR0_SHFT                                                            0x11
#define HWIO_TCSR_SS_XPU_SP_INTR0_SPDM_WRAPPER_XPU_SP_INTR0_BMSK                                                         0x10000
#define HWIO_TCSR_SS_XPU_SP_INTR0_SPDM_WRAPPER_XPU_SP_INTR0_SHFT                                                            0x10
#define HWIO_TCSR_SS_XPU_SP_INTR0_OCIMEM_MPU_SP_INTR0_BMSK                                                                0x8000
#define HWIO_TCSR_SS_XPU_SP_INTR0_OCIMEM_MPU_SP_INTR0_SHFT                                                                   0xf
#define HWIO_TCSR_SS_XPU_SP_INTR0_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU3_SP_INTR0_BMSK                                      0x4000
#define HWIO_TCSR_SS_XPU_SP_INTR0_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU3_SP_INTR0_SHFT                                         0xe
#define HWIO_TCSR_SS_XPU_SP_INTR0_BOOT_ROM_SP_INTR0_BMSK                                                                  0x2000
#define HWIO_TCSR_SS_XPU_SP_INTR0_BOOT_ROM_SP_INTR0_SHFT                                                                     0xd
#define HWIO_TCSR_SS_XPU_SP_INTR0_DTP_QHS_BROADCAST_MPU_MAINO_XPU3_SP_INTR0_BMSK                                          0x1000
#define HWIO_TCSR_SS_XPU_SP_INTR0_DTP_QHS_BROADCAST_MPU_MAINO_XPU3_SP_INTR0_SHFT                                             0xc
#define HWIO_TCSR_SS_XPU_SP_INTR0_LLCC0_XPU3_SP_INTR0_BMSK                                                                 0x800
#define HWIO_TCSR_SS_XPU_SP_INTR0_LLCC0_XPU3_SP_INTR0_SHFT                                                                   0xb
#define HWIO_TCSR_SS_XPU_SP_INTR0_GCC_XPU_SP_INTR0_BMSK                                                                    0x400
#define HWIO_TCSR_SS_XPU_SP_INTR0_GCC_XPU_SP_INTR0_SHFT                                                                      0xa
#define HWIO_TCSR_SS_XPU_SP_INTR0_MEMNOC_XPU3_SP_INTR0_BMSK                                                                0x200
#define HWIO_TCSR_SS_XPU_SP_INTR0_MEMNOC_XPU3_SP_INTR0_SHFT                                                                  0x9
#define HWIO_TCSR_SS_XPU_SP_INTR0_QHM_AOSS_MS_MPU_XPU3_SP_INTR0_BMSK                                                       0x100
#define HWIO_TCSR_SS_XPU_SP_INTR0_QHM_AOSS_MS_MPU_XPU3_SP_INTR0_SHFT                                                         0x8
#define HWIO_TCSR_SS_XPU_SP_INTR0_SEC_CTRL_XPU3_SP_INTR0_BMSK                                                               0x80
#define HWIO_TCSR_SS_XPU_SP_INTR0_SEC_CTRL_XPU3_SP_INTR0_SHFT                                                                0x7
#define HWIO_TCSR_SS_XPU_SP_INTR0_DCC_XPU_SP_INTR0_BMSK                                                                     0x40
#define HWIO_TCSR_SS_XPU_SP_INTR0_DCC_XPU_SP_INTR0_SHFT                                                                      0x6
#define HWIO_TCSR_SS_XPU_SP_INTR0_OCIMEM_RPU_SP_INTR0_BMSK                                                                  0x20
#define HWIO_TCSR_SS_XPU_SP_INTR0_OCIMEM_RPU_SP_INTR0_SHFT                                                                   0x5
#define HWIO_TCSR_SS_XPU_SP_INTR0_CRYPTO_BAM_APU_SP_INTR0_BMSK                                                              0x10
#define HWIO_TCSR_SS_XPU_SP_INTR0_CRYPTO_BAM_APU_SP_INTR0_SHFT                                                               0x4
#define HWIO_TCSR_SS_XPU_SP_INTR0_TCSR_MUTEX_XPU_SP_INTR0_BMSK                                                               0x8
#define HWIO_TCSR_SS_XPU_SP_INTR0_TCSR_MUTEX_XPU_SP_INTR0_SHFT                                                               0x3
#define HWIO_TCSR_SS_XPU_SP_INTR0_TCSR_REGS_XPU_SP_INTR0_BMSK                                                                0x4
#define HWIO_TCSR_SS_XPU_SP_INTR0_TCSR_REGS_XPU_SP_INTR0_SHFT                                                                0x2
#define HWIO_TCSR_SS_XPU_SP_INTR0_AOSS_MPU_SP_INTR0_BMSK                                                                     0x2
#define HWIO_TCSR_SS_XPU_SP_INTR0_AOSS_MPU_SP_INTR0_SHFT                                                                     0x1
#define HWIO_TCSR_SS_XPU_SP_INTR0_PMIC_ARB_MPU_SP_INTR0_BMSK                                                                 0x1
#define HWIO_TCSR_SS_XPU_SP_INTR0_PMIC_ARB_MPU_SP_INTR0_SHFT                                                                 0x0

#define HWIO_TCSR_SS_XPU_SP_INTR1_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00021004)
#define HWIO_TCSR_SS_XPU_SP_INTR1_OFFS                                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00021004)
#define HWIO_TCSR_SS_XPU_SP_INTR1_RMSK                                                                                   0x7ffff
#define HWIO_TCSR_SS_XPU_SP_INTR1_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR1_ADDR, HWIO_TCSR_SS_XPU_SP_INTR1_RMSK)
#define HWIO_TCSR_SS_XPU_SP_INTR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR1_ADDR, m)
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_50_BMSK                                                                        0x40000
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_50_SHFT                                                                           0x12
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_49_BMSK                                                                        0x20000
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_49_SHFT                                                                           0x11
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_48_BMSK                                                                        0x10000
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_48_SHFT                                                                           0x10
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_47_BMSK                                                                         0x8000
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_47_SHFT                                                                            0xf
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_46_BMSK                                                                         0x4000
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_46_SHFT                                                                            0xe
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_45_BMSK                                                                         0x2000
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_45_SHFT                                                                            0xd
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_44_BMSK                                                                         0x1000
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_44_SHFT                                                                            0xc
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_43_BMSK                                                                          0x800
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_43_SHFT                                                                            0xb
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_42_BMSK                                                                          0x400
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_42_SHFT                                                                            0xa
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_41_BMSK                                                                          0x200
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_41_SHFT                                                                            0x9
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_40_BMSK                                                                          0x100
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_40_SHFT                                                                            0x8
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_39_BMSK                                                                           0x80
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_39_SHFT                                                                            0x7
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_38_BMSK                                                                           0x40
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_38_SHFT                                                                            0x6
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_37_BMSK                                                                           0x20
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_37_SHFT                                                                            0x5
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_36_BMSK                                                                           0x10
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_36_SHFT                                                                            0x4
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_35_BMSK                                                                            0x8
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_35_SHFT                                                                            0x3
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_34_BMSK                                                                            0x4
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_34_SHFT                                                                            0x2
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_33_BMSK                                                                            0x2
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_33_SHFT                                                                            0x1
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_32_BMSK                                                                            0x1
#define HWIO_TCSR_SS_XPU_SP_INTR1_RESERVE_32_SHFT                                                                            0x0

#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00021008)
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00021008)
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_RMSK                                                                         0xffffffff
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_ADDR, HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_RESERVE_31_BMSK                                                              0x80000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_RESERVE_31_SHFT                                                                    0x1f
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QM_XPU3_SP_INTR0_ENABLE_BMSK                                                 0x40000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QM_XPU3_SP_INTR0_ENABLE_SHFT                                                       0x1e
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_MEMNOC_MCDMA_XPU3_SP_INTR0_ENABLE_BMSK                                       0x20000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_MEMNOC_MCDMA_XPU3_SP_INTR0_ENABLE_SHFT                                             0x1d
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SPMI_BAM_APU_SP_INTR0_ENABLE_BMSK                                            0x10000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SPMI_BAM_APU_SP_INTR0_ENABLE_SHFT                                                  0x1c
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_IPA_APU_SP_INTR0_ENABLE_BMSK                                                  0x8000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_IPA_APU_SP_INTR0_ENABLE_SHFT                                                       0x1b
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_BLSP_BAM_APU_SP_INTR0_ENABLE_BMSK                                             0x4000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_BLSP_BAM_APU_SP_INTR0_ENABLE_SHFT                                                  0x1a
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_PKA_XPU_SP_INTR0_ENABLE_BMSK                                                  0x2000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_PKA_XPU_SP_INTR0_ENABLE_SHFT                                                       0x19
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QPIC_XPU2_SP_INTR0_ENABLE_BMSK                                                0x1000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QPIC_XPU2_SP_INTR0_ENABLE_SHFT                                                     0x18
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_RESERVE_23_BMSK                                                                0x800000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_RESERVE_23_SHFT                                                                    0x17
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QXS_Q6_TCM_SS_MPU_XPU3_SP_INTR0_ENABLE_BMSK                                    0x400000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QXS_Q6_TCM_SS_MPU_XPU3_SP_INTR0_ENABLE_SHFT                                        0x16
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QXM_MSS_NAV_CE_MS_MPU_XPU3_SP_INTR0_ENABLE_BMSK                                0x200000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QXM_MSS_NAV_CE_MS_MPU_XPU3_SP_INTR0_ENABLE_SHFT                                    0x15
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QNM_MEMNOC_MS_MPU_XPU3_SP_INTR0_ENABLE_BMSK                                    0x100000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QNM_MEMNOC_MS_MPU_XPU3_SP_INTR0_ENABLE_SHFT                                        0x14
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QNM_AGGRE_NOC_IPA_MS_MPU_XPU3_SP_INTR0_ENABLE_BMSK                              0x80000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QNM_AGGRE_NOC_IPA_MS_MPU_XPU3_SP_INTR0_ENABLE_SHFT                                 0x13
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QHS_SNOC_CFG_SS_MPU_XPU3_SP_INTR0_ENABLE_BMSK                                   0x40000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QHS_SNOC_CFG_SS_MPU_XPU3_SP_INTR0_ENABLE_SHFT                                      0x12
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_TLMM_CENTRAL_XPU_SP_INTR0_ENABLE_BMSK                                           0x20000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_TLMM_CENTRAL_XPU_SP_INTR0_ENABLE_SHFT                                              0x11
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SPDM_WRAPPER_XPU_SP_INTR0_ENABLE_BMSK                                           0x10000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SPDM_WRAPPER_XPU_SP_INTR0_ENABLE_SHFT                                              0x10
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_OCIMEM_MPU_SP_INTR0_ENABLE_BMSK                                                  0x8000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_OCIMEM_MPU_SP_INTR0_ENABLE_SHFT                                                     0xf
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU3_SP_INTR0_ENABLE_BMSK                        0x4000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_DTP_QHS_NON_BROADCAST_MPU_MAINO_XPU3_SP_INTR0_ENABLE_SHFT                           0xe
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_BOOT_ROM_SP_INTR0_ENABLE_BMSK                                                    0x2000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_BOOT_ROM_SP_INTR0_ENABLE_SHFT                                                       0xd
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_DTP_QHS_BROADCAST_MPU_MAINO_XPU3_SP_INTR0_ENABLE_BMSK                            0x1000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_DTP_QHS_BROADCAST_MPU_MAINO_XPU3_SP_INTR0_ENABLE_SHFT                               0xc
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_LLCC0_XPU3_SP_INTR0_ENABLE_BMSK                                                   0x800
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_LLCC0_XPU3_SP_INTR0_ENABLE_SHFT                                                     0xb
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_GCC_XPU_SP_INTR0_ENABLE_BMSK                                                      0x400
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_GCC_XPU_SP_INTR0_ENABLE_SHFT                                                        0xa
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_MEMNOC_XPU3_SP_INTR0_ENABLE_BMSK                                                  0x200
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_MEMNOC_XPU3_SP_INTR0_ENABLE_SHFT                                                    0x9
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QHM_AOSS_MS_MPU_XPU3_SP_INTR0_ENABLE_BMSK                                         0x100
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QHM_AOSS_MS_MPU_XPU3_SP_INTR0_ENABLE_SHFT                                           0x8
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SEC_CTRL_XPU3_SP_INTR0_ENABLE_BMSK                                                 0x80
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SEC_CTRL_XPU3_SP_INTR0_ENABLE_SHFT                                                  0x7
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_DCC_XPU_SP_INTR0_ENABLE_BMSK                                                       0x40
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_DCC_XPU_SP_INTR0_ENABLE_SHFT                                                        0x6
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_OCIMEM_RPU_SP_INTR0_ENABLE_BMSK                                                    0x20
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_OCIMEM_RPU_SP_INTR0_ENABLE_SHFT                                                     0x5
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_CRYPTO_BAM_APU_SP_INTR0_ENABLE_BMSK                                                0x10
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_CRYPTO_BAM_APU_SP_INTR0_ENABLE_SHFT                                                 0x4
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_TCSR_MUTEX_XPU_SP_INTR0_ENABLE_BMSK                                                 0x8
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_TCSR_MUTEX_XPU_SP_INTR0_ENABLE_SHFT                                                 0x3
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_TCSR_REGS_XPU_SP_INTR0_ENABLE_BMSK                                                  0x4
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_TCSR_REGS_XPU_SP_INTR0_ENABLE_SHFT                                                  0x2
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_AOSS_MPU_SP_INTR0_ENABLE_BMSK                                                       0x2
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_AOSS_MPU_SP_INTR0_ENABLE_SHFT                                                       0x1
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_PMIC_ARB_MPU_SP_INTR0_ENABLE_BMSK                                                   0x1
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_PMIC_ARB_MPU_SP_INTR0_ENABLE_SHFT                                                   0x0

#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0002100c)
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0002100c)
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RMSK                                                                            0x7ffff
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_ADDR, HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_50_BMSK                                                                 0x40000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_50_SHFT                                                                    0x12
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_49_BMSK                                                                 0x20000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_49_SHFT                                                                    0x11
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_48_BMSK                                                                 0x10000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_48_SHFT                                                                    0x10
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_47_BMSK                                                                  0x8000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_47_SHFT                                                                     0xf
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_46_BMSK                                                                  0x4000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_46_SHFT                                                                     0xe
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_45_BMSK                                                                  0x2000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_45_SHFT                                                                     0xd
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_44_BMSK                                                                  0x1000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_44_SHFT                                                                     0xc
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_43_BMSK                                                                   0x800
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_43_SHFT                                                                     0xb
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_42_BMSK                                                                   0x400
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_42_SHFT                                                                     0xa
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_41_BMSK                                                                   0x200
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_41_SHFT                                                                     0x9
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_40_BMSK                                                                   0x100
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_40_SHFT                                                                     0x8
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_39_BMSK                                                                    0x80
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_39_SHFT                                                                     0x7
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_38_BMSK                                                                    0x40
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_38_SHFT                                                                     0x6
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_37_BMSK                                                                    0x20
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_37_SHFT                                                                     0x5
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_36_BMSK                                                                    0x10
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_36_SHFT                                                                     0x4
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_35_BMSK                                                                     0x8
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_35_SHFT                                                                     0x3
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_34_BMSK                                                                     0x4
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_34_SHFT                                                                     0x2
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_33_BMSK                                                                     0x2
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_33_SHFT                                                                     0x1
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_32_BMSK                                                                     0x1
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RESERVE_32_SHFT                                                                     0x0

#define HWIO_TCSR_DBGOVR_COMPILER_MEM_ACC_SEL_ADDR                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x00022000)
#define HWIO_TCSR_DBGOVR_COMPILER_MEM_ACC_SEL_OFFS                                                                    (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00022000)
#define HWIO_TCSR_DBGOVR_COMPILER_MEM_ACC_SEL_RMSK                                                                           0x1
#define HWIO_TCSR_DBGOVR_COMPILER_MEM_ACC_SEL_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_COMPILER_MEM_ACC_SEL_ADDR, HWIO_TCSR_DBGOVR_COMPILER_MEM_ACC_SEL_RMSK)
#define HWIO_TCSR_DBGOVR_COMPILER_MEM_ACC_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_COMPILER_MEM_ACC_SEL_ADDR, m)
#define HWIO_TCSR_DBGOVR_COMPILER_MEM_ACC_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_COMPILER_MEM_ACC_SEL_ADDR,v)
#define HWIO_TCSR_DBGOVR_COMPILER_MEM_ACC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_COMPILER_MEM_ACC_SEL_ADDR,m,v,HWIO_TCSR_DBGOVR_COMPILER_MEM_ACC_SEL_IN)
#define HWIO_TCSR_DBGOVR_COMPILER_MEM_ACC_SEL_DBGOVR_COMPILER_MEM_ACC_SEL_BMSK                                               0x1
#define HWIO_TCSR_DBGOVR_COMPILER_MEM_ACC_SEL_DBGOVR_COMPILER_MEM_ACC_SEL_SHFT                                               0x0

#define HWIO_TCSR_DBGOVR_CUSTOM_MEM_ACC_SEL_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00022004)
#define HWIO_TCSR_DBGOVR_CUSTOM_MEM_ACC_SEL_OFFS                                                                      (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00022004)
#define HWIO_TCSR_DBGOVR_CUSTOM_MEM_ACC_SEL_RMSK                                                                             0x1
#define HWIO_TCSR_DBGOVR_CUSTOM_MEM_ACC_SEL_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_CUSTOM_MEM_ACC_SEL_ADDR, HWIO_TCSR_DBGOVR_CUSTOM_MEM_ACC_SEL_RMSK)
#define HWIO_TCSR_DBGOVR_CUSTOM_MEM_ACC_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_CUSTOM_MEM_ACC_SEL_ADDR, m)
#define HWIO_TCSR_DBGOVR_CUSTOM_MEM_ACC_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_CUSTOM_MEM_ACC_SEL_ADDR,v)
#define HWIO_TCSR_DBGOVR_CUSTOM_MEM_ACC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_CUSTOM_MEM_ACC_SEL_ADDR,m,v,HWIO_TCSR_DBGOVR_CUSTOM_MEM_ACC_SEL_IN)
#define HWIO_TCSR_DBGOVR_CUSTOM_MEM_ACC_SEL_DBGOVR_CUSTOM_MEM_ACC_SEL_BMSK                                                   0x1
#define HWIO_TCSR_DBGOVR_CUSTOM_MEM_ACC_SEL_DBGOVR_CUSTOM_MEM_ACC_SEL_SHFT                                                   0x0

#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_0_ADDR                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00022010)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_0_OFFS                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00022010)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_0_RMSK                                                                      0xff
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_0_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_0_ADDR, HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_0_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_0_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_0_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_0_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_0_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_0_IN)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_0_DBGOVR_VALUE_COMPILER_MEM_ACC_0_BMSK                                      0xff
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_0_DBGOVR_VALUE_COMPILER_MEM_ACC_0_SHFT                                       0x0

#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_1_ADDR                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00022014)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_1_OFFS                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00022014)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_1_RMSK                                                                      0xff
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_1_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_1_ADDR, HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_1_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_1_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_1_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_1_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_1_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_1_IN)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_1_DBGOVR_VALUE_COMPILER_MEM_ACC_1_BMSK                                      0xff
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_1_DBGOVR_VALUE_COMPILER_MEM_ACC_1_SHFT                                       0x0

#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_2_ADDR                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00022018)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_2_OFFS                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00022018)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_2_RMSK                                                                      0xff
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_2_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_2_ADDR, HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_2_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_2_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_2_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_2_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_2_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_2_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_2_IN)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_2_DBGOVR_VALUE_COMPILER_MEM_ACC_2_BMSK                                      0xff
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_2_DBGOVR_VALUE_COMPILER_MEM_ACC_2_SHFT                                       0x0

#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_3_ADDR                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0002201c)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_3_OFFS                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0002201c)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_3_RMSK                                                                      0xff
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_3_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_3_ADDR, HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_3_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_3_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_3_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_3_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_3_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_3_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_3_IN)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_3_DBGOVR_VALUE_COMPILER_MEM_ACC_3_BMSK                                      0xff
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_3_DBGOVR_VALUE_COMPILER_MEM_ACC_3_SHFT                                       0x0

#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_4_ADDR                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00022020)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_4_OFFS                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00022020)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_4_RMSK                                                                      0xff
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_4_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_4_ADDR, HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_4_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_4_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_4_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_4_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_4_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_4_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_4_IN)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_4_DBGOVR_VALUE_COMPILER_MEM_ACC_4_BMSK                                      0xff
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_4_DBGOVR_VALUE_COMPILER_MEM_ACC_4_SHFT                                       0x0

#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_5_ADDR                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00022024)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_5_OFFS                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00022024)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_5_RMSK                                                                      0xff
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_5_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_5_ADDR, HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_5_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_5_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_5_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_5_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_5_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_5_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_5_IN)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_5_DBGOVR_VALUE_COMPILER_MEM_ACC_5_BMSK                                      0xff
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_5_DBGOVR_VALUE_COMPILER_MEM_ACC_5_SHFT                                       0x0

#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_6_ADDR                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00022028)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_6_OFFS                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00022028)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_6_RMSK                                                                      0xff
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_6_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_6_ADDR, HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_6_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_6_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_6_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_6_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_6_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_6_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_6_IN)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_6_DBGOVR_VALUE_COMPILER_MEM_ACC_6_BMSK                                      0xff
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_6_DBGOVR_VALUE_COMPILER_MEM_ACC_6_SHFT                                       0x0

#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_7_ADDR                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0002202c)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_7_OFFS                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0002202c)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_7_RMSK                                                                      0xff
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_7_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_7_ADDR, HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_7_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_7_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_7_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_7_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_7_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_7_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_7_IN)
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_7_DBGOVR_VALUE_COMPILER_MEM_ACC_7_BMSK                                      0xff
#define HWIO_TCSR_DBGOVR_VALUE_COMPILER_MEM_ACC_7_DBGOVR_VALUE_COMPILER_MEM_ACC_7_SHFT                                       0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE1_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00022030)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE1_OFFS                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00022030)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE1_RMSK                                                                    0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE1_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE1_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE1_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE1_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE1_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE1_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE1_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE1_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE1_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE1_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE1_BMSK                                  0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE1_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE1_SHFT                                   0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE2_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00022034)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE2_OFFS                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00022034)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE2_RMSK                                                                    0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE2_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE2_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE2_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE2_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE2_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE2_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE2_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE2_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE2_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE2_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE2_BMSK                                  0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE2_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE2_SHFT                                   0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE3_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00022038)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE3_OFFS                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00022038)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE3_RMSK                                                                    0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE3_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE3_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE3_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE3_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE3_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE3_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE3_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE3_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE3_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE3_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE3_BMSK                                  0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE3_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE3_SHFT                                   0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE4_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0002203c)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE4_OFFS                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0002203c)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE4_RMSK                                                                    0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE4_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE4_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE4_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE4_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE4_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE4_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE4_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE4_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE4_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE4_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE4_BMSK                                  0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE4_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE4_SHFT                                   0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE5_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00022040)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE5_OFFS                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00022040)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE5_RMSK                                                                    0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE5_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE5_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE5_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE5_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE5_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE5_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE5_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE5_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE5_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE5_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE5_BMSK                                  0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE5_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE5_SHFT                                   0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE6_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00022044)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE6_OFFS                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00022044)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE6_RMSK                                                                    0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE6_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE6_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE6_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE6_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE6_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE6_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE6_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE6_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE6_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE6_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE6_BMSK                                  0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE6_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE6_SHFT                                   0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE7_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00022048)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE7_OFFS                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00022048)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE7_RMSK                                                                    0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE7_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE7_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE7_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE7_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE7_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE7_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE7_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE7_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE7_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE7_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE7_BMSK                                  0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE7_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE7_SHFT                                   0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE8_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0002204c)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE8_OFFS                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0002204c)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE8_RMSK                                                                    0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE8_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE8_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE8_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE8_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE8_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE8_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE8_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE8_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE8_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE8_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE8_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE8_BMSK                                  0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE8_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE8_SHFT                                   0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE9_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00022050)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE9_OFFS                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00022050)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE9_RMSK                                                                    0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE9_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE9_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE9_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE9_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE9_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE9_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE9_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE9_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE9_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE9_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE9_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE9_BMSK                                  0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE9_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE9_SHFT                                   0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE10_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00022054)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE10_OFFS                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00022054)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE10_RMSK                                                                   0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE10_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE10_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE10_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE10_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE10_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE10_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE10_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE10_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE10_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE10_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE10_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE10_BMSK                                0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE10_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE10_SHFT                                 0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE11_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00022058)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE11_OFFS                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00022058)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE11_RMSK                                                                   0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE11_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE11_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE11_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE11_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE11_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE11_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE11_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE11_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE11_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE11_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE11_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE11_BMSK                                0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE11_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE11_SHFT                                 0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE12_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x0002205c)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE12_OFFS                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0002205c)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE12_RMSK                                                                   0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE12_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE12_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE12_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE12_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE12_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE12_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE12_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE12_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE12_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE12_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE12_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE12_BMSK                                0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE12_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE12_SHFT                                 0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE13_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00022060)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE13_OFFS                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00022060)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE13_RMSK                                                                   0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE13_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE13_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE13_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE13_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE13_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE13_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE13_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE13_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE13_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE13_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE13_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE13_BMSK                                0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE13_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE13_SHFT                                 0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE14_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00022064)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE14_OFFS                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00022064)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE14_RMSK                                                                   0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE14_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE14_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE14_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE14_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE14_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE14_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE14_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE14_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE14_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE14_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE14_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE14_BMSK                                0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE14_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE14_SHFT                                 0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE15_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00022068)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE15_OFFS                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00022068)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE15_RMSK                                                                   0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE15_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE15_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE15_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE15_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE15_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE15_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE15_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE15_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE15_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE15_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE15_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE15_BMSK                                0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE15_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE15_SHFT                                 0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE16_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x0002206c)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE16_OFFS                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0002206c)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE16_RMSK                                                                   0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE16_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE16_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE16_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE16_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE16_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE16_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE16_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE16_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE16_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE16_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE16_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE16_BMSK                                0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE16_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE16_SHFT                                 0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE17_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00022070)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE17_OFFS                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00022070)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE17_RMSK                                                                   0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE17_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE17_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE17_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE17_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE17_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE17_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE17_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE17_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE17_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE17_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE17_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE17_BMSK                                0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE17_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE17_SHFT                                 0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE18_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00022074)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE18_OFFS                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00022074)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE18_RMSK                                                                   0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE18_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE18_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE18_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE18_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE18_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE18_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE18_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE18_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE18_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE18_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE18_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE18_BMSK                                0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE18_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE18_SHFT                                 0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE19_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00022078)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE19_OFFS                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00022078)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE19_RMSK                                                                   0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE19_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE19_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE19_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE19_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE19_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE19_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE19_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE19_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE19_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE19_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE19_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE19_BMSK                                0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE19_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE19_SHFT                                 0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE20_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x0002207c)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE20_OFFS                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0002207c)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE20_RMSK                                                                   0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE20_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE20_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE20_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE20_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE20_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE20_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE20_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE20_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE20_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE20_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE20_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE20_BMSK                                0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE20_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE20_SHFT                                 0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE21_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00022080)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE21_OFFS                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00022080)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE21_RMSK                                                                   0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE21_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE21_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE21_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE21_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE21_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE21_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE21_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE21_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE21_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE21_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE21_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE21_BMSK                                0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE21_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE21_SHFT                                 0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE22_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00022084)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE22_OFFS                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00022084)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE22_RMSK                                                                   0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE22_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE22_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE22_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE22_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE22_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE22_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE22_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE22_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE22_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE22_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE22_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE22_BMSK                                0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE22_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE22_SHFT                                 0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE23_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00022088)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE23_OFFS                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00022088)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE23_RMSK                                                                   0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE23_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE23_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE23_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE23_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE23_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE23_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE23_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE23_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE23_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE23_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE23_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE23_BMSK                                0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE23_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE23_SHFT                                 0x0

#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE24_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x0002208c)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE24_OFFS                                                             (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0002208c)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE24_RMSK                                                                   0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE24_IN          \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE24_ADDR, HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE24_RMSK)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE24_INM(m)      \
        in_dword_masked(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE24_ADDR, m)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE24_OUT(v)      \
        out_dword(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE24_ADDR,v)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE24_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE24_ADDR,m,v,HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE24_IN)
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE24_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE24_BMSK                                0xff
#define HWIO_TCSR_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE24_DBGOVR_VALUE_CUSTOM_MEM_ACC_TYPE24_SHFT                                 0x0

#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00023000)
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00023000)
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_RMSK                                                                                0x3
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_IN          \
        in_dword_masked(HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_ADDR, HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_RMSK)
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_INM(m)      \
        in_dword_masked(HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_ADDR, m)
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_OUT(v)      \
        out_dword(HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_ADDR,v)
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_ADDR,m,v,HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_IN)
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_A1NOC_SP_BYPASS_CHECK_TYPE_BMSK                                                     0x2
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_A1NOC_SP_BYPASS_CHECK_TYPE_SHFT                                                     0x1
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_A1NOC_MSA_BYPASS_CHECK_TYPE_BMSK                                                    0x1
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_A1NOC_MSA_BYPASS_CHECK_TYPE_SHFT                                                    0x0

#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00023004)
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_OFFS                                                                         (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00023004)
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_RMSK                                                                                0x3
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_IN          \
        in_dword_masked(HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_ADDR, HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_RMSK)
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_INM(m)      \
        in_dword_masked(HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_ADDR, m)
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_OUT(v)      \
        out_dword(HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_ADDR,v)
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_ADDR,m,v,HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_IN)
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_A2NOC_SP_BYPASS_CHECK_TYPE_BMSK                                                     0x2
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_A2NOC_SP_BYPASS_CHECK_TYPE_SHFT                                                     0x1
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_A2NOC_MSA_BYPASS_CHECK_TYPE_BMSK                                                    0x1
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_A2NOC_MSA_BYPASS_CHECK_TYPE_SHFT                                                    0x0

#define HWIO_TCSR_WCSS_AHBBM_CTRL_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00024004)
#define HWIO_TCSR_WCSS_AHBBM_CTRL_OFFS                                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00024004)
#define HWIO_TCSR_WCSS_AHBBM_CTRL_RMSK                                                                                       0x7
#define HWIO_TCSR_WCSS_AHBBM_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_WCSS_AHBBM_CTRL_ADDR, HWIO_TCSR_WCSS_AHBBM_CTRL_RMSK)
#define HWIO_TCSR_WCSS_AHBBM_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_WCSS_AHBBM_CTRL_ADDR, m)
#define HWIO_TCSR_WCSS_AHBBM_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_WCSS_AHBBM_CTRL_ADDR,v)
#define HWIO_TCSR_WCSS_AHBBM_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_WCSS_AHBBM_CTRL_ADDR,m,v,HWIO_TCSR_WCSS_AHBBM_CTRL_IN)
#define HWIO_TCSR_WCSS_AHBBM_CTRL_AHBBM_SOFT_RESET_BMSK                                                                      0x4
#define HWIO_TCSR_WCSS_AHBBM_CTRL_AHBBM_SOFT_RESET_SHFT                                                                      0x2
#define HWIO_TCSR_WCSS_AHBBM_CTRL_AHBBM_CLKGATE_DISABLE_BMSK                                                                 0x2
#define HWIO_TCSR_WCSS_AHBBM_CTRL_AHBBM_CLKGATE_DISABLE_SHFT                                                                 0x1
#define HWIO_TCSR_WCSS_AHBBM_CTRL_AHBBM_ROOT_CLK_ENABLE_BMSK                                                                 0x1
#define HWIO_TCSR_WCSS_AHBBM_CTRL_AHBBM_ROOT_CLK_ENABLE_SHFT                                                                 0x0

#define HWIO_TCSR_A7SS_MUX_SEL_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00025008)
#define HWIO_TCSR_A7SS_MUX_SEL_OFFS                                                                                   (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00025008)
#define HWIO_TCSR_A7SS_MUX_SEL_RMSK                                                                                          0x3
#define HWIO_TCSR_A7SS_MUX_SEL_IN          \
        in_dword_masked(HWIO_TCSR_A7SS_MUX_SEL_ADDR, HWIO_TCSR_A7SS_MUX_SEL_RMSK)
#define HWIO_TCSR_A7SS_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_A7SS_MUX_SEL_ADDR, m)
#define HWIO_TCSR_A7SS_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_A7SS_MUX_SEL_ADDR,v)
#define HWIO_TCSR_A7SS_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_A7SS_MUX_SEL_ADDR,m,v,HWIO_TCSR_A7SS_MUX_SEL_IN)
#define HWIO_TCSR_A7SS_MUX_SEL_A7SS_MUX_SEL_BMSK                                                                             0x3
#define HWIO_TCSR_A7SS_MUX_SEL_A7SS_MUX_SEL_SHFT                                                                             0x0

#define HWIO_TCSR_A7SS_SPARE_REG0_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00025014)
#define HWIO_TCSR_A7SS_SPARE_REG0_OFFS                                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00025014)
#define HWIO_TCSR_A7SS_SPARE_REG0_RMSK                                                                                0xffffffff
#define HWIO_TCSR_A7SS_SPARE_REG0_IN          \
        in_dword_masked(HWIO_TCSR_A7SS_SPARE_REG0_ADDR, HWIO_TCSR_A7SS_SPARE_REG0_RMSK)
#define HWIO_TCSR_A7SS_SPARE_REG0_INM(m)      \
        in_dword_masked(HWIO_TCSR_A7SS_SPARE_REG0_ADDR, m)
#define HWIO_TCSR_A7SS_SPARE_REG0_OUT(v)      \
        out_dword(HWIO_TCSR_A7SS_SPARE_REG0_ADDR,v)
#define HWIO_TCSR_A7SS_SPARE_REG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_A7SS_SPARE_REG0_ADDR,m,v,HWIO_TCSR_A7SS_SPARE_REG0_IN)
#define HWIO_TCSR_A7SS_SPARE_REG0_SPARE_REG0_BMSK                                                                     0xffffffff
#define HWIO_TCSR_A7SS_SPARE_REG0_SPARE_REG0_SHFT                                                                            0x0

#define HWIO_TCSR_A7SS_SPARE_REG1_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00025018)
#define HWIO_TCSR_A7SS_SPARE_REG1_OFFS                                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00025018)
#define HWIO_TCSR_A7SS_SPARE_REG1_RMSK                                                                                0xffffffff
#define HWIO_TCSR_A7SS_SPARE_REG1_IN          \
        in_dword_masked(HWIO_TCSR_A7SS_SPARE_REG1_ADDR, HWIO_TCSR_A7SS_SPARE_REG1_RMSK)
#define HWIO_TCSR_A7SS_SPARE_REG1_INM(m)      \
        in_dword_masked(HWIO_TCSR_A7SS_SPARE_REG1_ADDR, m)
#define HWIO_TCSR_A7SS_SPARE_REG1_OUT(v)      \
        out_dword(HWIO_TCSR_A7SS_SPARE_REG1_ADDR,v)
#define HWIO_TCSR_A7SS_SPARE_REG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_A7SS_SPARE_REG1_ADDR,m,v,HWIO_TCSR_A7SS_SPARE_REG1_IN)
#define HWIO_TCSR_A7SS_SPARE_REG1_SPARE_REG1_BMSK                                                                     0xffffffff
#define HWIO_TCSR_A7SS_SPARE_REG1_SPARE_REG1_SHFT                                                                            0x0

#define HWIO_TCSR_A7SS_SPARE_REG2_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0002501c)
#define HWIO_TCSR_A7SS_SPARE_REG2_OFFS                                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0002501c)
#define HWIO_TCSR_A7SS_SPARE_REG2_RMSK                                                                                0xffffffff
#define HWIO_TCSR_A7SS_SPARE_REG2_IN          \
        in_dword_masked(HWIO_TCSR_A7SS_SPARE_REG2_ADDR, HWIO_TCSR_A7SS_SPARE_REG2_RMSK)
#define HWIO_TCSR_A7SS_SPARE_REG2_INM(m)      \
        in_dword_masked(HWIO_TCSR_A7SS_SPARE_REG2_ADDR, m)
#define HWIO_TCSR_A7SS_SPARE_REG2_OUT(v)      \
        out_dword(HWIO_TCSR_A7SS_SPARE_REG2_ADDR,v)
#define HWIO_TCSR_A7SS_SPARE_REG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_A7SS_SPARE_REG2_ADDR,m,v,HWIO_TCSR_A7SS_SPARE_REG2_IN)
#define HWIO_TCSR_A7SS_SPARE_REG2_SPARE_REG2_BMSK                                                                     0xffffffff
#define HWIO_TCSR_A7SS_SPARE_REG2_SPARE_REG2_SHFT                                                                            0x0

#define HWIO_TCSR_A7SS_SPARE_REG3_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00025020)
#define HWIO_TCSR_A7SS_SPARE_REG3_OFFS                                                                                (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00025020)
#define HWIO_TCSR_A7SS_SPARE_REG3_RMSK                                                                                0xffffffff
#define HWIO_TCSR_A7SS_SPARE_REG3_IN          \
        in_dword_masked(HWIO_TCSR_A7SS_SPARE_REG3_ADDR, HWIO_TCSR_A7SS_SPARE_REG3_RMSK)
#define HWIO_TCSR_A7SS_SPARE_REG3_INM(m)      \
        in_dword_masked(HWIO_TCSR_A7SS_SPARE_REG3_ADDR, m)
#define HWIO_TCSR_A7SS_SPARE_REG3_OUT(v)      \
        out_dword(HWIO_TCSR_A7SS_SPARE_REG3_ADDR,v)
#define HWIO_TCSR_A7SS_SPARE_REG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_A7SS_SPARE_REG3_ADDR,m,v,HWIO_TCSR_A7SS_SPARE_REG3_IN)
#define HWIO_TCSR_A7SS_SPARE_REG3_SPARE_REG3_BMSK                                                                     0xffffffff
#define HWIO_TCSR_A7SS_SPARE_REG3_SPARE_REG3_SHFT                                                                            0x0

#define HWIO_TCSR_A7SS_SPARE_REG_RD_0_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00025024)
#define HWIO_TCSR_A7SS_SPARE_REG_RD_0_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00025024)
#define HWIO_TCSR_A7SS_SPARE_REG_RD_0_RMSK                                                                            0xffffffff
#define HWIO_TCSR_A7SS_SPARE_REG_RD_0_IN          \
        in_dword_masked(HWIO_TCSR_A7SS_SPARE_REG_RD_0_ADDR, HWIO_TCSR_A7SS_SPARE_REG_RD_0_RMSK)
#define HWIO_TCSR_A7SS_SPARE_REG_RD_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_A7SS_SPARE_REG_RD_0_ADDR, m)
#define HWIO_TCSR_A7SS_SPARE_REG_RD_0_SPARE_REG_RD_0_BMSK                                                             0xffffffff
#define HWIO_TCSR_A7SS_SPARE_REG_RD_0_SPARE_REG_RD_0_SHFT                                                                    0x0

#define HWIO_TCSR_A7SS_SPARE_REG_RD_1_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00002528)
#define HWIO_TCSR_A7SS_SPARE_REG_RD_1_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002528)
#define HWIO_TCSR_A7SS_SPARE_REG_RD_1_RMSK                                                                            0xffffffff
#define HWIO_TCSR_A7SS_SPARE_REG_RD_1_IN          \
        in_dword_masked(HWIO_TCSR_A7SS_SPARE_REG_RD_1_ADDR, HWIO_TCSR_A7SS_SPARE_REG_RD_1_RMSK)
#define HWIO_TCSR_A7SS_SPARE_REG_RD_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_A7SS_SPARE_REG_RD_1_ADDR, m)
#define HWIO_TCSR_A7SS_SPARE_REG_RD_1_SPARE_REG_RD_1_BMSK                                                             0xffffffff
#define HWIO_TCSR_A7SS_SPARE_REG_RD_1_SPARE_REG_RD_1_SHFT                                                                    0x0

#define HWIO_TCSR_A7SS_SPARE_REG_RD_2_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x0000252c)
#define HWIO_TCSR_A7SS_SPARE_REG_RD_2_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000252c)
#define HWIO_TCSR_A7SS_SPARE_REG_RD_2_RMSK                                                                            0xffffffff
#define HWIO_TCSR_A7SS_SPARE_REG_RD_2_IN          \
        in_dword_masked(HWIO_TCSR_A7SS_SPARE_REG_RD_2_ADDR, HWIO_TCSR_A7SS_SPARE_REG_RD_2_RMSK)
#define HWIO_TCSR_A7SS_SPARE_REG_RD_2_INM(m)      \
        in_dword_masked(HWIO_TCSR_A7SS_SPARE_REG_RD_2_ADDR, m)
#define HWIO_TCSR_A7SS_SPARE_REG_RD_2_SPARE_REG_RD_2_BMSK                                                             0xffffffff
#define HWIO_TCSR_A7SS_SPARE_REG_RD_2_SPARE_REG_RD_2_SHFT                                                                    0x0

#define HWIO_TCSR_A7SS_SPARE_REG_RD_3_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00002530)
#define HWIO_TCSR_A7SS_SPARE_REG_RD_3_OFFS                                                                            (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00002530)
#define HWIO_TCSR_A7SS_SPARE_REG_RD_3_RMSK                                                                            0xffffffff
#define HWIO_TCSR_A7SS_SPARE_REG_RD_3_IN          \
        in_dword_masked(HWIO_TCSR_A7SS_SPARE_REG_RD_3_ADDR, HWIO_TCSR_A7SS_SPARE_REG_RD_3_RMSK)
#define HWIO_TCSR_A7SS_SPARE_REG_RD_3_INM(m)      \
        in_dword_masked(HWIO_TCSR_A7SS_SPARE_REG_RD_3_ADDR, m)
#define HWIO_TCSR_A7SS_SPARE_REG_RD_3_SPARE_REG_RD_3_BMSK                                                             0xffffffff
#define HWIO_TCSR_A7SS_SPARE_REG_RD_3_SPARE_REG_RD_3_SHFT                                                                    0x0

#define HWIO_TCSR_BOOT_IMEM_START_ADDRESS_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00013100)
#define HWIO_TCSR_BOOT_IMEM_START_ADDRESS_OFFS                                                                        (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00013100)
#define HWIO_TCSR_BOOT_IMEM_START_ADDRESS_RMSK                                                                        0xffffffff
#define HWIO_TCSR_BOOT_IMEM_START_ADDRESS_IN          \
        in_dword_masked(HWIO_TCSR_BOOT_IMEM_START_ADDRESS_ADDR, HWIO_TCSR_BOOT_IMEM_START_ADDRESS_RMSK)
#define HWIO_TCSR_BOOT_IMEM_START_ADDRESS_INM(m)      \
        in_dword_masked(HWIO_TCSR_BOOT_IMEM_START_ADDRESS_ADDR, m)
#define HWIO_TCSR_BOOT_IMEM_START_ADDRESS_BOOT_IMEM_START_ADDRESS_BMSK                                                0xffffffff
#define HWIO_TCSR_BOOT_IMEM_START_ADDRESS_BOOT_IMEM_START_ADDRESS_SHFT                                                       0x0

#define HWIO_TCSR_BOOT_IMEM_SIZE_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00013200)
#define HWIO_TCSR_BOOT_IMEM_SIZE_OFFS                                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00013200)
#define HWIO_TCSR_BOOT_IMEM_SIZE_RMSK                                                                                 0xffffffff
#define HWIO_TCSR_BOOT_IMEM_SIZE_IN          \
        in_dword_masked(HWIO_TCSR_BOOT_IMEM_SIZE_ADDR, HWIO_TCSR_BOOT_IMEM_SIZE_RMSK)
#define HWIO_TCSR_BOOT_IMEM_SIZE_INM(m)      \
        in_dword_masked(HWIO_TCSR_BOOT_IMEM_SIZE_ADDR, m)
#define HWIO_TCSR_BOOT_IMEM_SIZE_BOOT_IMEM_SIZE_BMSK                                                                  0xffffffff
#define HWIO_TCSR_BOOT_IMEM_SIZE_BOOT_IMEM_SIZE_SHFT                                                                         0x0

#define HWIO_TCSR_BOOT_IMEM_DISABLE_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00013300)
#define HWIO_TCSR_BOOT_IMEM_DISABLE_OFFS                                                                              (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00013300)
#define HWIO_TCSR_BOOT_IMEM_DISABLE_RMSK                                                                                     0x1
#define HWIO_TCSR_BOOT_IMEM_DISABLE_IN          \
        in_dword_masked(HWIO_TCSR_BOOT_IMEM_DISABLE_ADDR, HWIO_TCSR_BOOT_IMEM_DISABLE_RMSK)
#define HWIO_TCSR_BOOT_IMEM_DISABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_BOOT_IMEM_DISABLE_ADDR, m)
#define HWIO_TCSR_BOOT_IMEM_DISABLE_OUT(v)      \
        out_dword(HWIO_TCSR_BOOT_IMEM_DISABLE_ADDR,v)
#define HWIO_TCSR_BOOT_IMEM_DISABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_BOOT_IMEM_DISABLE_ADDR,m,v,HWIO_TCSR_BOOT_IMEM_DISABLE_IN)
#define HWIO_TCSR_BOOT_IMEM_DISABLE_BOOT_IMEM_DISABLE_BMSK                                                                   0x1
#define HWIO_TCSR_BOOT_IMEM_DISABLE_BOOT_IMEM_DISABLE_SHFT                                                                   0x0

#define HWIO_TCSR_BIAS_REF_LS_EN_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00026000)
#define HWIO_TCSR_BIAS_REF_LS_EN_OFFS                                                                                 (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00026000)
#define HWIO_TCSR_BIAS_REF_LS_EN_RMSK                                                                                      0xfff
#define HWIO_TCSR_BIAS_REF_LS_EN_IN          \
        in_dword_masked(HWIO_TCSR_BIAS_REF_LS_EN_ADDR, HWIO_TCSR_BIAS_REF_LS_EN_RMSK)
#define HWIO_TCSR_BIAS_REF_LS_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_BIAS_REF_LS_EN_ADDR, m)
#define HWIO_TCSR_BIAS_REF_LS_EN_OUT(v)      \
        out_dword(HWIO_TCSR_BIAS_REF_LS_EN_ADDR,v)
#define HWIO_TCSR_BIAS_REF_LS_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_BIAS_REF_LS_EN_ADDR,m,v,HWIO_TCSR_BIAS_REF_LS_EN_IN)
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_6_AUXBUF_EN_BMSK                                                              0x800
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_6_AUXBUF_EN_SHFT                                                                0xb
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_6_ATEST_EN_BMSK                                                               0x400
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_6_ATEST_EN_SHFT                                                                 0xa
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_5_AUXBUF_EN_BMSK                                                              0x200
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_5_AUXBUF_EN_SHFT                                                                0x9
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_5_ATEST_EN_BMSK                                                               0x100
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_5_ATEST_EN_SHFT                                                                 0x8
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_4_AUXBUF_EN_BMSK                                                               0x80
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_4_AUXBUF_EN_SHFT                                                                0x7
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_4_ATEST_EN_BMSK                                                                0x40
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_4_ATEST_EN_SHFT                                                                 0x6
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_3_AUXBUF_EN_BMSK                                                               0x20
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_3_AUXBUF_EN_SHFT                                                                0x5
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_3_ATEST_EN_BMSK                                                                0x10
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_3_ATEST_EN_SHFT                                                                 0x4
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_2_AUXBUF_EN_BMSK                                                                0x8
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_2_AUXBUF_EN_SHFT                                                                0x3
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_2_ATEST_EN_BMSK                                                                 0x4
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_2_ATEST_EN_SHFT                                                                 0x2
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_1_AUXBUF_EN_BMSK                                                                0x2
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_1_AUXBUF_EN_SHFT                                                                0x1
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_1_ATEST_EN_BMSK                                                                 0x1
#define HWIO_TCSR_BIAS_REF_LS_EN_BIAS_REF_LS_1_ATEST_EN_SHFT                                                                 0x0

#define HWIO_TCSR_SPARE_REG_RG15_1_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000f000)
#define HWIO_TCSR_SPARE_REG_RG15_1_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000f000)
#define HWIO_TCSR_SPARE_REG_RG15_1_RMSK                                                                               0xffffffff
#define HWIO_TCSR_SPARE_REG_RG15_1_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG_RG15_1_ADDR, HWIO_TCSR_SPARE_REG_RG15_1_RMSK)
#define HWIO_TCSR_SPARE_REG_RG15_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG_RG15_1_ADDR, m)
#define HWIO_TCSR_SPARE_REG_RG15_1_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG_RG15_1_ADDR,v)
#define HWIO_TCSR_SPARE_REG_RG15_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG_RG15_1_ADDR,m,v,HWIO_TCSR_SPARE_REG_RG15_1_IN)
#define HWIO_TCSR_SPARE_REG_RG15_1_SPARE_REG_RG15_1_BMSK                                                              0xffffffff
#define HWIO_TCSR_SPARE_REG_RG15_1_SPARE_REG_RG15_1_SHFT                                                                     0x0

#define HWIO_TCSR_SPARE_REG_RG15_2_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000f004)
#define HWIO_TCSR_SPARE_REG_RG15_2_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000f004)
#define HWIO_TCSR_SPARE_REG_RG15_2_RMSK                                                                               0xffffffff
#define HWIO_TCSR_SPARE_REG_RG15_2_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG_RG15_2_ADDR, HWIO_TCSR_SPARE_REG_RG15_2_RMSK)
#define HWIO_TCSR_SPARE_REG_RG15_2_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG_RG15_2_ADDR, m)
#define HWIO_TCSR_SPARE_REG_RG15_2_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG_RG15_2_ADDR,v)
#define HWIO_TCSR_SPARE_REG_RG15_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG_RG15_2_ADDR,m,v,HWIO_TCSR_SPARE_REG_RG15_2_IN)
#define HWIO_TCSR_SPARE_REG_RG15_2_SPARE_REG_RG15_2_BMSK                                                              0xffffffff
#define HWIO_TCSR_SPARE_REG_RG15_2_SPARE_REG_RG15_2_SHFT                                                                     0x0

#define HWIO_TCSR_SPARE_REG_RG15_3_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000f008)
#define HWIO_TCSR_SPARE_REG_RG15_3_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000f008)
#define HWIO_TCSR_SPARE_REG_RG15_3_RMSK                                                                               0xffffffff
#define HWIO_TCSR_SPARE_REG_RG15_3_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG_RG15_3_ADDR, HWIO_TCSR_SPARE_REG_RG15_3_RMSK)
#define HWIO_TCSR_SPARE_REG_RG15_3_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG_RG15_3_ADDR, m)
#define HWIO_TCSR_SPARE_REG_RG15_3_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG_RG15_3_ADDR,v)
#define HWIO_TCSR_SPARE_REG_RG15_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG_RG15_3_ADDR,m,v,HWIO_TCSR_SPARE_REG_RG15_3_IN)
#define HWIO_TCSR_SPARE_REG_RG15_3_SPARE_REG_RG15_3_BMSK                                                              0xffffffff
#define HWIO_TCSR_SPARE_REG_RG15_3_SPARE_REG_RG15_3_SHFT                                                                     0x0

#define HWIO_TCSR_SPARE_REG_RG15_4_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000f00c)
#define HWIO_TCSR_SPARE_REG_RG15_4_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0000f00c)
#define HWIO_TCSR_SPARE_REG_RG15_4_RMSK                                                                               0xffffffff
#define HWIO_TCSR_SPARE_REG_RG15_4_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG_RG15_4_ADDR, HWIO_TCSR_SPARE_REG_RG15_4_RMSK)
#define HWIO_TCSR_SPARE_REG_RG15_4_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG_RG15_4_ADDR, m)
#define HWIO_TCSR_SPARE_REG_RG15_4_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG_RG15_4_ADDR,v)
#define HWIO_TCSR_SPARE_REG_RG15_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG_RG15_4_ADDR,m,v,HWIO_TCSR_SPARE_REG_RG15_4_IN)
#define HWIO_TCSR_SPARE_REG_RG15_4_SPARE_REG_RG15_4_BMSK                                                              0xffffffff
#define HWIO_TCSR_SPARE_REG_RG15_4_SPARE_REG_RG15_4_SHFT                                                                     0x0

#define HWIO_TCSR_SPARE_REG_RG16_1_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00010000)
#define HWIO_TCSR_SPARE_REG_RG16_1_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00010000)
#define HWIO_TCSR_SPARE_REG_RG16_1_RMSK                                                                               0xffffffff
#define HWIO_TCSR_SPARE_REG_RG16_1_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG_RG16_1_ADDR, HWIO_TCSR_SPARE_REG_RG16_1_RMSK)
#define HWIO_TCSR_SPARE_REG_RG16_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG_RG16_1_ADDR, m)
#define HWIO_TCSR_SPARE_REG_RG16_1_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG_RG16_1_ADDR,v)
#define HWIO_TCSR_SPARE_REG_RG16_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG_RG16_1_ADDR,m,v,HWIO_TCSR_SPARE_REG_RG16_1_IN)
#define HWIO_TCSR_SPARE_REG_RG16_1_SPARE_REG_RG16_1_BMSK                                                              0xffffffff
#define HWIO_TCSR_SPARE_REG_RG16_1_SPARE_REG_RG16_1_SHFT                                                                     0x0

#define HWIO_TCSR_SPARE_REG_RG16_2_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00010004)
#define HWIO_TCSR_SPARE_REG_RG16_2_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00010004)
#define HWIO_TCSR_SPARE_REG_RG16_2_RMSK                                                                               0xffffffff
#define HWIO_TCSR_SPARE_REG_RG16_2_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG_RG16_2_ADDR, HWIO_TCSR_SPARE_REG_RG16_2_RMSK)
#define HWIO_TCSR_SPARE_REG_RG16_2_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG_RG16_2_ADDR, m)
#define HWIO_TCSR_SPARE_REG_RG16_2_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG_RG16_2_ADDR,v)
#define HWIO_TCSR_SPARE_REG_RG16_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG_RG16_2_ADDR,m,v,HWIO_TCSR_SPARE_REG_RG16_2_IN)
#define HWIO_TCSR_SPARE_REG_RG16_2_SPARE_REG_RG16_2_BMSK                                                              0xffffffff
#define HWIO_TCSR_SPARE_REG_RG16_2_SPARE_REG_RG16_2_SHFT                                                                     0x0

#define HWIO_TCSR_SPARE_REG_RG16_3_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00010008)
#define HWIO_TCSR_SPARE_REG_RG16_3_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x00010008)
#define HWIO_TCSR_SPARE_REG_RG16_3_RMSK                                                                               0xffffffff
#define HWIO_TCSR_SPARE_REG_RG16_3_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG_RG16_3_ADDR, HWIO_TCSR_SPARE_REG_RG16_3_RMSK)
#define HWIO_TCSR_SPARE_REG_RG16_3_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG_RG16_3_ADDR, m)
#define HWIO_TCSR_SPARE_REG_RG16_3_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG_RG16_3_ADDR,v)
#define HWIO_TCSR_SPARE_REG_RG16_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG_RG16_3_ADDR,m,v,HWIO_TCSR_SPARE_REG_RG16_3_IN)
#define HWIO_TCSR_SPARE_REG_RG16_3_SPARE_REG_RG16_3_BMSK                                                              0xffffffff
#define HWIO_TCSR_SPARE_REG_RG16_3_SPARE_REG_RG16_3_SHFT                                                                     0x0

#define HWIO_TCSR_SPARE_REG_RG16_4_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0001000c)
#define HWIO_TCSR_SPARE_REG_RG16_4_OFFS                                                                               (TCSR_TCSR_REGS_REG_BASE_OFFS + 0x0001000c)
#define HWIO_TCSR_SPARE_REG_RG16_4_RMSK                                                                               0xffffffff
#define HWIO_TCSR_SPARE_REG_RG16_4_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG_RG16_4_ADDR, HWIO_TCSR_SPARE_REG_RG16_4_RMSK)
#define HWIO_TCSR_SPARE_REG_RG16_4_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG_RG16_4_ADDR, m)
#define HWIO_TCSR_SPARE_REG_RG16_4_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG_RG16_4_ADDR,v)
#define HWIO_TCSR_SPARE_REG_RG16_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG_RG16_4_ADDR,m,v,HWIO_TCSR_SPARE_REG_RG16_4_IN)
#define HWIO_TCSR_SPARE_REG_RG16_4_SPARE_REG_RG16_4_BMSK                                                              0xffffffff
#define HWIO_TCSR_SPARE_REG_RG16_4_SPARE_REG_RG16_4_SHFT                                                                     0x0


#endif /* __MSMHWIOREG_H__ */
