// Seed: 2518381500
module module_0 (
    input  logic id_0,
    input  wire  id_1,
    input  tri1  id_2,
    output logic id_3,
    input  wire  id_4,
    input  wire  id_5,
    input  uwire id_6
);
  id_8 :
  assert property (@(1 + 1 or posedge id_1) 1) begin
    id_3 = 1;
  end
  tri0 id_9;
  reg id_10, id_11, id_12, id_13;
  supply1 id_14;
  wor id_15, id_16, id_17;
  wire id_18;
  always_ff id_3 <= 1;
  assign id_14 = id_5;
  reg id_19;
  always
    if (id_6) begin
      @(negedge 1'b0) id_19.id_0 <= 1;
      begin
        id_17 = 1;
        if (id_9)
          @(posedge 1) begin
            $display(id_0);
          end
        else id_13 <= 1;
      end
    end else id_16 = 1;
endmodule
module module_1 (
    input wire id_0,
    output logic id_1,
    input tri1 id_2,
    output tri1 id_3,
    input tri0 id_4,
    input wand id_5,
    output supply1 id_6,
    input supply1 id_7,
    input tri0 id_8,
    input logic id_9,
    input supply0 id_10,
    input tri1 id_11,
    input tri0 id_12,
    output tri id_13,
    output tri0 id_14,
    output wand id_15,
    input wor id_16,
    input tri id_17,
    input supply1 id_18,
    input wand id_19,
    output wire id_20,
    output uwire id_21
);
  always_ff id_1 <= id_9;
  module_0(
      id_9, id_10, id_2, id_1, id_0, id_19, id_4
  );
endmodule
