 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LASER
Version: T-2022.03
Date   : Wed Mar 29 18:09:46 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: upper_count_reg[2]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: hit_reg[2] (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LASER              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  upper_count_reg[2]/CK (DFFHQX4)          0.00       0.50 r
  upper_count_reg[2]/Q (DFFHQX4)           0.33       0.83 r
  U3568/Y (INVX3)                          0.19       1.02 f
  U3566/Y (NAND2X2)                        0.16       1.18 r
  U3560/Y (NOR2X4)                         0.16       1.34 f
  U4501/Y (NAND2X2)                        0.32       1.66 r
  U4667/Y (OAI22XL)                        0.27       1.93 f
  U4668/Y (NOR2X1)                         0.27       2.20 r
  U4121/Y (NAND4BX1)                       0.24       2.44 f
  U4120/Y (NOR3X1)                         0.32       2.75 r
  U3657/Y (NAND4X1)                        0.26       3.02 f
  U3321/Y (NOR2X2)                         0.67       3.68 r
  U4689/Y (NOR2X1)                         0.33       4.02 f
  U4048/Y (OAI21X1)                        0.48       4.50 r
  U4310/Y (MXI2X1)                         0.41       4.91 r
  U4164/Y (XOR2X1)                         0.37       5.27 f
  U3792/Y (NOR2X1)                         0.26       5.54 r
  U3514/Y (CLKINVX1)                       0.17       5.71 f
  U4692/Y (NOR2X1)                         0.22       5.93 r
  U3507/Y (CLKINVX1)                       0.17       6.10 f
  U3937/Y (AOI21X1)                        0.28       6.38 r
  U3577/Y (NAND2BX2)                       0.17       6.55 f
  U3287/Y (AOI21X1)                        0.37       6.92 r
  U4725/Y (AOI2BB2X4)                      0.18       7.10 f
  U3574/Y (INVX6)                          0.11       7.20 r
  U3464/Y (NOR2X1)                         0.15       7.35 f
  U3499/Y (NAND2X6)                        0.16       7.51 r
  U3498/Y (INVX12)                         0.08       7.59 f
  U3497/Y (INVX8)                          0.08       7.67 r
  U3927/Y (NOR2X6)                         0.08       7.75 f
  U3571/Y (NOR3X2)                         0.20       7.95 r
  U3926/Y (OAI22X1)                        0.17       8.11 f
  hit_reg[2]/D (DFFQX1)                    0.00       8.11 f
  data arrival time                                   8.11

  clock CLK (rise edge)                    8.00       8.00
  clock network delay (ideal)              0.50       8.50
  clock uncertainty                       -0.10       8.40
  hit_reg[2]/CK (DFFQX1)                   0.00       8.40 r
  library setup time                      -0.28       8.12
  data required time                                  8.12
  -----------------------------------------------------------
  data required time                                  8.12
  data arrival time                                  -8.11
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
