
*** Running vivado
    with args -log design_1_coproc_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_coproc_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_coproc_0_0.tcl -notrace
Command: synth_design -top design_1_coproc_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 403416 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1267.996 ; gain = 84.000 ; free physical = 1382 ; free virtual = 10103
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_coproc_0_0' [/home/seungwoo/Downloads/qos2/qos.srcs/sources_1/bd/design_1/ip/design_1_coproc_0_0/synth/design_1_coproc_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'coproc_v1_0' [/home/seungwoo/Downloads/qos2/qos.srcs/sources_1/bd/design_1/ipshared/c1c9/hdl/coproc_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'coproc_v1_0_S00_AXI' [/home/seungwoo/Downloads/qos2/qos.srcs/sources_1/bd/design_1/ipshared/c1c9/hdl/coproc_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/seungwoo/Downloads/qos2/qos.srcs/sources_1/bd/design_1/ipshared/c1c9/hdl/coproc_v1_0_S00_AXI.v:232]
INFO: [Synth 8-226] default block is never used [/home/seungwoo/Downloads/qos2/qos.srcs/sources_1/bd/design_1/ipshared/c1c9/hdl/coproc_v1_0_S00_AXI.v:373]
INFO: [Synth 8-256] done synthesizing module 'coproc_v1_0_S00_AXI' (1#1) [/home/seungwoo/Downloads/qos2/qos.srcs/sources_1/bd/design_1/ipshared/c1c9/hdl/coproc_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'coproc_v1_0' (2#1) [/home/seungwoo/Downloads/qos2/qos.srcs/sources_1/bd/design_1/ipshared/c1c9/hdl/coproc_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_coproc_0_0' (3#1) [/home/seungwoo/Downloads/qos2/qos.srcs/sources_1/bd/design_1/ip/design_1_coproc_0_0/synth/design_1_coproc_0_0.v:57]
WARNING: [Synth 8-3331] design coproc_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design coproc_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design coproc_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design coproc_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design coproc_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design coproc_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1326.527 ; gain = 142.531 ; free physical = 1377 ; free virtual = 10099
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1326.527 ; gain = 142.531 ; free physical = 1381 ; free virtual = 10103
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1695.535 ; gain = 3.000 ; free physical = 1113 ; free virtual = 9834
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1695.535 ; gain = 511.539 ; free physical = 1235 ; free virtual = 9957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1695.535 ; gain = 511.539 ; free physical = 1235 ; free virtual = 9957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1695.535 ; gain = 511.539 ; free physical = 1238 ; free virtual = 9960
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'int_buf_reg' into 'start_flag_reg' [/home/seungwoo/Downloads/qos2/qos.srcs/sources_1/bd/design_1/ipshared/c1c9/hdl/coproc_v1_0_S00_AXI.v:432]
WARNING: [Synth 8-6014] Unused sequential element int_buf_reg was removed.  [/home/seungwoo/Downloads/qos2/qos.srcs/sources_1/bd/design_1/ipshared/c1c9/hdl/coproc_v1_0_S00_AXI.v:432]
INFO: [Synth 8-5545] ROM "slv_reg0_buf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[127]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "slv_reg0_buf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[126]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[125]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[124]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[123]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[122]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[121]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[120]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[119]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[118]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[117]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[116]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[115]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[114]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[113]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[112]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[111]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[110]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[109]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[108]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[107]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[106]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[105]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[104]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[103]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[102]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[101]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[100]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[99]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[98]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[97]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[96]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[95]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[94]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[93]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[92]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[91]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[90]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[89]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[88]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[87]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[86]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[85]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[84]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[83]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[82]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[81]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[80]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[79]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[78]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[77]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[76]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[75]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[74]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[73]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[72]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[71]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[70]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[69]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[68]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[67]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[66]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[65]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[64]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg0_buf_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element t_counter_reg was removed.  [/home/seungwoo/Downloads/qos2/qos.srcs/sources_1/bd/design_1/ipshared/c1c9/hdl/coproc_v1_0_S00_AXI.v:429]
WARNING: [Synth 8-6014] Unused sequential element r_counter_reg was removed.  [/home/seungwoo/Downloads/qos2/qos.srcs/sources_1/bd/design_1/ipshared/c1c9/hdl/coproc_v1_0_S00_AXI.v:418]
WARNING: [Synth 8-6014] Unused sequential element w_counter_reg was removed.  [/home/seungwoo/Downloads/qos2/qos.srcs/sources_1/bd/design_1/ipshared/c1c9/hdl/coproc_v1_0_S00_AXI.v:431]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1695.535 ; gain = 511.539 ; free physical = 1194 ; free virtual = 9915
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |coproc_v1_0_S00_AXI__GB0 |           1|     31189|
|2     |coproc_v1_0_S00_AXI__GB1 |           1|      8460|
|3     |coproc_v1_0_S00_AXI__GB2 |           1|      9948|
|4     |coproc_v1_0_S00_AXI__GB3 |           1|     12455|
|5     |coproc_v1_0_S00_AXI__GB4 |           1|     15670|
|6     |coproc_v1_0_S00_AXI__GB5 |           1|     20194|
|7     |coproc_v1_0_S00_AXI__GB6 |           1|     24591|
|8     |coproc_v1_0_S00_AXI__GB7 |           1|     30698|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 132   
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 128   
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module coproc_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 132   
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 128   
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element r_counter_reg was removed.  [/home/seungwoo/Downloads/qos2/qos.srcs/sources_1/bd/design_1/ipshared/c1c9/hdl/coproc_v1_0_S00_AXI.v:418]
WARNING: [Synth 8-6014] Unused sequential element t_counter_reg was removed.  [/home/seungwoo/Downloads/qos2/qos.srcs/sources_1/bd/design_1/ipshared/c1c9/hdl/coproc_v1_0_S00_AXI.v:429]
WARNING: [Synth 8-3331] design design_1_coproc_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_coproc_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_coproc_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_coproc_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_coproc_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_coproc_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][2]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][3]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][3]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][4]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][4]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][5]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][5]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][6]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][6]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][7]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][7]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][8]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][8]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][9]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][9]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][10]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][10]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][11]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][11]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][12]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][12]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][13]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][13]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][14]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][14]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][15]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][15]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][16]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][16]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][17]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][17]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][18]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][18]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][19]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][19]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][20]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][20]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][21]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][21]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][22]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][22]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][23]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][23]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][24]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][24]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][25]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][25]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][26]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][26]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][27]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][27]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][28]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][28]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][29]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][29]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][30]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][30]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[114][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (coproc_v1_0_S00_AXI_insti_1/\slv_reg0_buf_reg[114][31] )
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][2]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][3]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][3]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][4]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][4]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][5]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][5]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][6]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][6]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][7]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][7]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][8]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][8]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][9]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][9]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][10]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][10]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][11]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][11]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][12]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][12]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][13]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][13]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][14]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][14]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][15]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][15]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][16]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][16]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][17]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][17]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][18]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][18]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][19]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][19]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][20]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][20]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][21]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][21]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][22]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][22]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][23]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][23]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][24]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][24]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][25]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][25]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][26]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][26]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][27]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][27]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][28]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][28]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][29]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][29]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][30]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][30]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[113][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (coproc_v1_0_S00_AXI_insti_1/\slv_reg0_buf_reg[113][31] )
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][2]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][3]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][3]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][4]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][4]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][5]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][5]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][6]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][6]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][7]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][7]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][8]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][8]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][9]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][9]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][10]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][10]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][11]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][11]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][12]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][12]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][13]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][13]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][14]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][14]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][15]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][15]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][16]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][16]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][17]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][17]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][18]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][18]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][19]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][19]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][20]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][20]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][21]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][21]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][22]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][22]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][23]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][23]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][24]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][24]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][25]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][25]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][26]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][26]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][27]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][27]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][28]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][28]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][29]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][29]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][30]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][30]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[112][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (coproc_v1_0_S00_AXI_insti_1/\slv_reg0_buf_reg[112][31] )
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[111][2]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[111][3]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[111][3]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[111][4]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[111][4]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[111][5]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[111][5]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[111][6]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[111][6]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[111][7]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[111][7]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[111][8]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[111][8]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[111][9]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[111][9]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[111][10]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[111][10]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[111][11]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[111][11]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[111][12]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[111][12]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[111][13]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[111][13]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[111][14]'
INFO: [Synth 8-3886] merging instance 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[111][14]' (FDRE) to 'coproc_v1_0_S00_AXI_insti_1/slv_reg0_buf_reg[111][15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (coproc_v1_0_S00_AXI_insti_1/\slv_reg0_buf_reg[111][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (coproc_v1_0_S00_AXI_insti_1/\slv_reg0_buf_reg[110][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (coproc_v1_0_S00_AXI_insti_1/\slv_reg0_buf_reg[109][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (coproc_v1_0_S00_AXI_insti_1/\slv_reg0_buf_reg[108][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (coproc_v1_0_S00_AXI_insti_2/\slv_reg0_buf_reg[79][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (coproc_v1_0_S00_AXI_insti_2/\slv_reg0_buf_reg[80][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (coproc_v1_0_S00_AXI_insti_2/\slv_reg0_buf_reg[81][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (coproc_v1_0_S00_AXI_insti_2/\slv_reg0_buf_reg[82][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (coproc_v1_0_S00_AXI_insti_2/\slv_reg0_buf_reg[83][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (coproc_v1_0_S00_AXI_insti_2/\slv_reg0_buf_reg[105][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (coproc_v1_0_S00_AXI_insti_2/\slv_reg0_buf_reg[104][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (coproc_v1_0_S00_AXI_insti_2/\slv_reg0_buf_reg[103][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[116][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[102][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[73][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[127][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[116][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[102][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[73][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[127][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[116][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[102][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[73][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[127][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[116][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[102][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[73][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[127][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[116][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[102][6] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[73][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[127][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[116][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[102][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[73][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[127][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[116][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[102][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[73][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[127][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[116][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[102][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[73][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[127][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[116][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[102][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[73][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[127][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[116][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[102][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[73][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[127][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[116][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[102][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[73][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[127][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[116][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[102][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[73][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[127][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[116][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[102][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[73][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[127][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[116][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[102][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[73][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[127][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[116][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[102][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[73][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[127][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[116][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[102][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[73][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[127][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[116][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[102][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[73][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[127][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[116][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[102][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[73][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[127][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[116][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[102][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[73][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[127][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[116][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[102][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[73][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[127][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[116][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[102][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[73][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[127][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slv_reg0_buf_reg[116][23] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element w_counter_reg was removed.  [/home/seungwoo/Downloads/qos2/qos.srcs/sources_1/bd/design_1/ipshared/c1c9/hdl/coproc_v1_0_S00_AXI.v:431]
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "slv_reg0_buf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slv_reg0_buf" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:01:23 . Memory (MB): peak = 1695.535 ; gain = 511.539 ; free physical = 312 ; free virtual = 7945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |coproc_v1_0_S00_AXI__GB0 |           1|      7796|
|2     |coproc_v1_0_S00_AXI__GB1 |           1|       402|
|3     |coproc_v1_0_S00_AXI__GB2 |           1|       100|
|4     |coproc_v1_0_S00_AXI__GB3 |           1|       164|
|5     |coproc_v1_0_S00_AXI__GB4 |           1|        90|
|6     |coproc_v1_0_S00_AXI__GB5 |           1|       140|
|7     |coproc_v1_0_S00_AXI__GB6 |           1|       134|
|8     |coproc_v1_0_S00_AXI__GB7 |           1|       237|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:01:30 . Memory (MB): peak = 1695.535 ; gain = 511.539 ; free physical = 249 ; free virtual = 7844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:30 . Memory (MB): peak = 1695.535 ; gain = 511.539 ; free physical = 249 ; free virtual = 7844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |coproc_v1_0_S00_AXI__GB0 |           1|       945|
|2     |coproc_v1_0_S00_AXI__GB1 |           1|       332|
|3     |coproc_v1_0_S00_AXI__GB2 |           1|        88|
|4     |coproc_v1_0_S00_AXI__GB3 |           1|       151|
|5     |coproc_v1_0_S00_AXI__GB4 |           1|        74|
|6     |coproc_v1_0_S00_AXI__GB5 |           1|       120|
|7     |coproc_v1_0_S00_AXI__GB6 |           1|       110|
|8     |coproc_v1_0_S00_AXI__GB7 |           1|       237|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:01:31 . Memory (MB): peak = 1695.543 ; gain = 511.547 ; free physical = 251 ; free virtual = 7848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:01:31 . Memory (MB): peak = 1695.543 ; gain = 511.547 ; free physical = 246 ; free virtual = 7844
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:01:31 . Memory (MB): peak = 1695.543 ; gain = 511.547 ; free physical = 246 ; free virtual = 7844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:01:31 . Memory (MB): peak = 1695.543 ; gain = 511.547 ; free physical = 246 ; free virtual = 7844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:01:31 . Memory (MB): peak = 1695.543 ; gain = 511.547 ; free physical = 246 ; free virtual = 7844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:01:31 . Memory (MB): peak = 1695.543 ; gain = 511.547 ; free physical = 246 ; free virtual = 7844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:01:31 . Memory (MB): peak = 1695.543 ; gain = 511.547 ; free physical = 246 ; free virtual = 7844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    11|
|2     |LUT1   |     4|
|3     |LUT2   |   131|
|4     |LUT3   |    40|
|5     |LUT4   |    61|
|6     |LUT5   |    22|
|7     |LUT6   |   335|
|8     |MUXF7  |    33|
|9     |MUXF8  |    15|
|10    |FDRE   |   374|
|11    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------+--------------------+------+
|      |Instance                     |Module              |Cells |
+------+-----------------------------+--------------------+------+
|1     |top                          |                    |  1027|
|2     |  inst                       |coproc_v1_0         |  1027|
|3     |    coproc_v1_0_S00_AXI_inst |coproc_v1_0_S00_AXI |  1027|
+------+-----------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:01:31 . Memory (MB): peak = 1695.543 ; gain = 511.547 ; free physical = 246 ; free virtual = 7844
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:01:19 . Memory (MB): peak = 1699.453 ; gain = 146.449 ; free physical = 2242 ; free virtual = 9842
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:01:36 . Memory (MB): peak = 1699.453 ; gain = 515.457 ; free physical = 2244 ; free virtual = 9842
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_coproc_0_0' is not ideal for floorplanning, since the cellview 'coproc_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
333 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:37 . Memory (MB): peak = 1727.559 ; gain = 568.387 ; free physical = 2248 ; free virtual = 9847
INFO: [Common 17-1381] The checkpoint '/home/seungwoo/Downloads/qos2/qos.runs/design_1_coproc_0_0_synth_1/design_1_coproc_0_0.dcp' has been generated.
