This Vivado project is used to describe the digital circuit of a simple driver to control a seven segment display module included with the Artix 7 Basys 3 FPGA board using the Verilog hardware description language. 

The folder horloge contains code for an application of the driver. A clock that uses the driver to display the time. (in progress) 