// Copyright (C) 2024, Advanced Micro Devices, Inc. All rights reserved.
//
// This file is subject to the Xilinx Design License Agreement located
// in the LICENSE.md file in the root directory of this repository.
//
// This file contains confidential and proprietary information of Xilinx, Inc.
// and is protected under U.S. and international copyright and other
// intellectual property laws.
//
// DISCLAIMER
// This disclaimer is not a license and does not grant any rights to the materials
// distributed herewith. Except as otherwise provided in a valid license issued to
// you by Xilinx, and to the maximum extent permitted by applicable law: (1) THESE
// MATERIALS ARE MADE AVAILABLE "AS IS" AND WITH ALL FAULTS, AND XILINX HEREBY
// DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY,
// INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NONINFRINGEMENT, OR
// FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether
// in contract or tort, including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature related to, arising
// under or in connection with these materials, including for any direct, or any
// indirect, special, incidental, or consequential loss or damage (including loss
// of data, profits, goodwill, or any type of loss or damage suffered as a result
// of any action brought by a third party) even if such damage or loss was
// reasonably foreseeable or Xilinx had been advised of the possibility of the
// same.
//
// CRITICAL APPLICATIONS
// Xilinx products are not designed or intended to be fail-safe, or for use in
// any application requiring failsafe performance, such as life-support or safety
// devices or systems, Class III medical devices, nuclear facilities, applications
// related to the deployment of airbags, or any other applications that could lead
// to death, personal injury, or severe property or environmental damage
// (individually and collectively, "Critical Applications"). Customer assumes the
// sole risk and liability of any use of Xilinx products in Critical Applications,
// subject only to applicable laws and regulations governing limitations on product
// liability.
//
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS PART OF THIS FILE AT ALL TIMES.
#include "input_gen.hpp"

#include <ap_int.h>
#include <hls_vector.h>
#include <hls_stream.h>


//---------------------------------------------------------------------------
// BERT Shuffle A
constexpr unsigned  SIMD = ${p1_Shuffle_A_0_PE};  // unrolled parallel element count
using  TE = ap_int<${TL_Activation_width}>;       // element type
using  TV = hls::vector<TE, SIMD>;

constexpr unsigned  S = ${TL_Mtrx_height};    // Sequence
constexpr unsigned  I =  ${TL_Head_size};    // Inner
constexpr unsigned  H =  ${TL_Mtrx_width} / ${TL_Head_size};    // Heads


void shuffleA(
	hls::stream<TV> &src,
	hls::stream<TV> &dst
) {
#pragma HLS interface AXIS port=src
#pragma HLS interface AXIS port=dst
	#pragma HLS aggregate  variable=src compact=bit
	#pragma HLS aggregate  variable=dst compact=bit

#pragma HLS interface ap_ctrl_none port=return

#pragma HLS dataflow disable_start_propagation

	// Streams for decoupling from AXI Streams for an II=1
	hls::stream<TV>  src0;
	hls::stream<TV>  dst0;
#pragma HLS stream variable=src0 depth=2
#pragma HLS stream variable=dst0 depth=2

	//	h = [0,H)
	//		s = [0,S)
	//			i = [0,I)
	//	H*S*I: H*I *s + I *h + i

	// The inner dimension is unrolled by SIMD
	move(src, src0);
	input_gen<-1, S*H*I/SIMD, H, I/SIMD, S, H*I/SIMD, I/SIMD, 1>(src0, dst0);
	move(dst0, dst);

} // shuffleA
