// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "05/11/2023 13:41:08"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cpu_ctrl (
	clk,
	advance,
	rst,
	instant,
	custom_in,
	SW,
	p2,
	reg_in_disp,
	alu_in1_disp,
	alu_in2_disp,
	PC,
	i_disp,
	instr_disp,
	mem_out_disp,
	cl7_disp,
	data_in_disp,
	alu_ctrl);
input 	clk;
input 	advance;
input 	rst;
input 	instant;
input 	custom_in;
input 	[11:0] SW;
input 	p2;
output 	[6:0] reg_in_disp;
output 	[6:0] alu_in1_disp;
output 	[6:0] alu_in2_disp;
output 	[7:0] PC;
output 	[6:0] i_disp;
output 	[6:0] instr_disp;
output 	[6:0] mem_out_disp;
output 	[6:0] cl7_disp;
output 	[6:0] data_in_disp;
output 	[4:0] alu_ctrl;

// Design Ports Information
// reg_in_disp[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_in_disp[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_in_disp[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_in_disp[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_in_disp[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_in_disp[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_in_disp[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in1_disp[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in1_disp[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in1_disp[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in1_disp[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in1_disp[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in1_disp[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in1_disp[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in2_disp[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in2_disp[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in2_disp[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in2_disp[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in2_disp[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in2_disp[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_in2_disp[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_disp[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_disp[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_disp[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_disp[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_disp[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_disp[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_disp[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr_disp[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr_disp[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr_disp[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr_disp[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr_disp[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr_disp[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr_disp[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out_disp[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out_disp[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out_disp[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out_disp[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out_disp[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out_disp[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_out_disp[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cl7_disp[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cl7_disp[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cl7_disp[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cl7_disp[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cl7_disp[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cl7_disp[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cl7_disp[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_disp[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_disp[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_disp[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_disp[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_disp[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_disp[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_disp[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_ctrl[0]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_ctrl[1]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_ctrl[2]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_ctrl[3]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_ctrl[4]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// custom_in	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instant	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// p2	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// advance	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("cpu_ctrl_v.sdo");
// synopsys translate_on

wire \alu|Mult0|auto_generated|mac_out2~DATAOUT32 ;
wire \alu|Mult0|auto_generated|mac_out2~DATAOUT33 ;
wire \alu|Mult0|auto_generated|mac_out2~DATAOUT34 ;
wire \alu|Mult0|auto_generated|mac_out2~DATAOUT35 ;
wire \alu|Mult0|auto_generated|mac_out4~DATAOUT14 ;
wire \alu|Mult0|auto_generated|mac_out4~DATAOUT15 ;
wire \alu|Mult0|auto_generated|mac_out4~DATAOUT16 ;
wire \alu|Mult0|auto_generated|mac_out4~DATAOUT17 ;
wire \alu|Mult0|auto_generated|mac_out4~DATAOUT18 ;
wire \alu|Mult0|auto_generated|mac_out4~DATAOUT19 ;
wire \alu|Mult0|auto_generated|mac_out4~DATAOUT20 ;
wire \alu|Mult0|auto_generated|mac_out4~DATAOUT21 ;
wire \alu|Mult0|auto_generated|mac_out4~DATAOUT22 ;
wire \alu|Mult0|auto_generated|mac_out4~DATAOUT23 ;
wire \alu|Mult0|auto_generated|mac_out4~DATAOUT24 ;
wire \alu|Mult0|auto_generated|mac_out4~DATAOUT25 ;
wire \alu|Mult0|auto_generated|mac_out4~DATAOUT26 ;
wire \alu|Mult0|auto_generated|mac_out4~DATAOUT27 ;
wire \alu|Mult0|auto_generated|mac_out4~DATAOUT28 ;
wire \alu|Mult0|auto_generated|mac_out4~DATAOUT29 ;
wire \alu|Mult0|auto_generated|mac_out4~DATAOUT30 ;
wire \alu|Mult0|auto_generated|mac_out4~DATAOUT31 ;
wire \alu|Mult0|auto_generated|mac_out4~0 ;
wire \alu|Mult0|auto_generated|mac_out4~1 ;
wire \alu|Mult0|auto_generated|mac_out4~2 ;
wire \alu|Mult0|auto_generated|mac_out4~3 ;
wire \alu|Mult0|auto_generated|mac_out6~DATAOUT14 ;
wire \alu|Mult0|auto_generated|mac_out6~DATAOUT15 ;
wire \alu|Mult0|auto_generated|mac_out6~DATAOUT16 ;
wire \alu|Mult0|auto_generated|mac_out6~DATAOUT17 ;
wire \alu|Mult0|auto_generated|mac_out6~DATAOUT18 ;
wire \alu|Mult0|auto_generated|mac_out6~DATAOUT19 ;
wire \alu|Mult0|auto_generated|mac_out6~DATAOUT20 ;
wire \alu|Mult0|auto_generated|mac_out6~DATAOUT21 ;
wire \alu|Mult0|auto_generated|mac_out6~DATAOUT22 ;
wire \alu|Mult0|auto_generated|mac_out6~DATAOUT23 ;
wire \alu|Mult0|auto_generated|mac_out6~DATAOUT24 ;
wire \alu|Mult0|auto_generated|mac_out6~DATAOUT25 ;
wire \alu|Mult0|auto_generated|mac_out6~DATAOUT26 ;
wire \alu|Mult0|auto_generated|mac_out6~DATAOUT27 ;
wire \alu|Mult0|auto_generated|mac_out6~DATAOUT28 ;
wire \alu|Mult0|auto_generated|mac_out6~DATAOUT29 ;
wire \alu|Mult0|auto_generated|mac_out6~DATAOUT30 ;
wire \alu|Mult0|auto_generated|mac_out6~DATAOUT31 ;
wire \alu|Mult0|auto_generated|mac_out6~0 ;
wire \alu|Mult0|auto_generated|mac_out6~1 ;
wire \alu|Mult0|auto_generated|mac_out6~2 ;
wire \alu|Mult0|auto_generated|mac_out6~3 ;
wire \reg_in_disp[0]~output_o ;
wire \reg_in_disp[1]~output_o ;
wire \reg_in_disp[2]~output_o ;
wire \reg_in_disp[3]~output_o ;
wire \reg_in_disp[4]~output_o ;
wire \reg_in_disp[5]~output_o ;
wire \reg_in_disp[6]~output_o ;
wire \alu_in1_disp[0]~output_o ;
wire \alu_in1_disp[1]~output_o ;
wire \alu_in1_disp[2]~output_o ;
wire \alu_in1_disp[3]~output_o ;
wire \alu_in1_disp[4]~output_o ;
wire \alu_in1_disp[5]~output_o ;
wire \alu_in1_disp[6]~output_o ;
wire \alu_in2_disp[0]~output_o ;
wire \alu_in2_disp[1]~output_o ;
wire \alu_in2_disp[2]~output_o ;
wire \alu_in2_disp[3]~output_o ;
wire \alu_in2_disp[4]~output_o ;
wire \alu_in2_disp[5]~output_o ;
wire \alu_in2_disp[6]~output_o ;
wire \PC[0]~output_o ;
wire \PC[1]~output_o ;
wire \PC[2]~output_o ;
wire \PC[3]~output_o ;
wire \PC[4]~output_o ;
wire \PC[5]~output_o ;
wire \PC[6]~output_o ;
wire \PC[7]~output_o ;
wire \i_disp[0]~output_o ;
wire \i_disp[1]~output_o ;
wire \i_disp[2]~output_o ;
wire \i_disp[3]~output_o ;
wire \i_disp[4]~output_o ;
wire \i_disp[5]~output_o ;
wire \i_disp[6]~output_o ;
wire \instr_disp[0]~output_o ;
wire \instr_disp[1]~output_o ;
wire \instr_disp[2]~output_o ;
wire \instr_disp[3]~output_o ;
wire \instr_disp[4]~output_o ;
wire \instr_disp[5]~output_o ;
wire \instr_disp[6]~output_o ;
wire \mem_out_disp[0]~output_o ;
wire \mem_out_disp[1]~output_o ;
wire \mem_out_disp[2]~output_o ;
wire \mem_out_disp[3]~output_o ;
wire \mem_out_disp[4]~output_o ;
wire \mem_out_disp[5]~output_o ;
wire \mem_out_disp[6]~output_o ;
wire \cl7_disp[0]~output_o ;
wire \cl7_disp[1]~output_o ;
wire \cl7_disp[2]~output_o ;
wire \cl7_disp[3]~output_o ;
wire \cl7_disp[4]~output_o ;
wire \cl7_disp[5]~output_o ;
wire \cl7_disp[6]~output_o ;
wire \data_in_disp[0]~output_o ;
wire \data_in_disp[1]~output_o ;
wire \data_in_disp[2]~output_o ;
wire \data_in_disp[3]~output_o ;
wire \data_in_disp[4]~output_o ;
wire \data_in_disp[5]~output_o ;
wire \data_in_disp[6]~output_o ;
wire \alu_ctrl[0]~output_o ;
wire \alu_ctrl[1]~output_o ;
wire \alu_ctrl[2]~output_o ;
wire \alu_ctrl[3]~output_o ;
wire \alu_ctrl[4]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \~GND~combout ;
wire \Add6~0_combout ;
wire \custom_in~input_o ;
wire \SW[6]~input_o ;
wire \Add6~1 ;
wire \Add6~3 ;
wire \Add6~5 ;
wire \Add6~7 ;
wire \Add6~8_combout ;
wire \SW[5]~input_o ;
wire \SW[11]~input_o ;
wire \SW[10]~input_o ;
wire \instr[30]~1_combout ;
wire \SW[9]~input_o ;
wire \instr[29]~3_combout ;
wire \SW[8]~input_o ;
wire \instr[28]~4_combout ;
wire \SW[7]~input_o ;
wire \instr[27]~5_combout ;
wire \Add3~1 ;
wire \Add3~3 ;
wire \Add3~5 ;
wire \Add3~7 ;
wire \Add3~9 ;
wire \Add3~11 ;
wire \Add3~13 ;
wire \Add3~14_combout ;
wire \reg_read_addr1[4]~1_combout ;
wire \reg_read_addr1[3]~3_combout ;
wire \Equal10~2_combout ;
wire \SW[0]~input_o ;
wire \instr[20]~10_combout ;
wire \Equal10~0_combout ;
wire \Equal10~1_combout ;
wire \Equal10~3_combout ;
wire \Equal10~4_combout ;
wire \SW[1]~input_o ;
wire \instr[21]~9_combout ;
wire \SW[2]~input_o ;
wire \instr[22]~8_combout ;
wire \Equal10~5_combout ;
wire \Equal10~7_combout ;
wire \Equal10~8_combout ;
wire \Equal10~9_combout ;
wire \SW[4]~input_o ;
wire \instr[24]~7_combout ;
wire \SW[3]~input_o ;
wire \instr[23]~11_combout ;
wire \Equal10~6_combout ;
wire \Equal10~10_combout ;
wire \advance~input_o ;
wire \counter[0]~27_combout ;
wire \rst~input_o ;
wire \counter[0]~28 ;
wire \counter[1]~29_combout ;
wire \counter[1]~30 ;
wire \counter[2]~31_combout ;
wire \counter[2]~32 ;
wire \counter[3]~33_combout ;
wire \counter[3]~34 ;
wire \counter[4]~35_combout ;
wire \counter[4]~36 ;
wire \counter[5]~37_combout ;
wire \counter[5]~38 ;
wire \counter[6]~39_combout ;
wire \counter[6]~40 ;
wire \counter[7]~41_combout ;
wire \counter[7]~42 ;
wire \counter[8]~43_combout ;
wire \counter[8]~44 ;
wire \counter[9]~45_combout ;
wire \counter[9]~46 ;
wire \counter[10]~47_combout ;
wire \counter[10]~48 ;
wire \counter[11]~49_combout ;
wire \counter[11]~50 ;
wire \counter[12]~51_combout ;
wire \counter[12]~52 ;
wire \counter[13]~53_combout ;
wire \counter[13]~54 ;
wire \counter[14]~55_combout ;
wire \counter[14]~56 ;
wire \counter[15]~57_combout ;
wire \counter[15]~58 ;
wire \counter[16]~59_combout ;
wire \counter[16]~60 ;
wire \counter[17]~61_combout ;
wire \counter[17]~62 ;
wire \counter[18]~63_combout ;
wire \counter[18]~64 ;
wire \counter[19]~65_combout ;
wire \counter[19]~66 ;
wire \counter[20]~67_combout ;
wire \counter[20]~68 ;
wire \counter[21]~69_combout ;
wire \counter[21]~70 ;
wire \counter[22]~71_combout ;
wire \counter[22]~72 ;
wire \counter[23]~73_combout ;
wire \counter[23]~74 ;
wire \counter[24]~75_combout ;
wire \counter[24]~76 ;
wire \counter[25]~77_combout ;
wire \LessThan4~7_combout ;
wire \counter[25]~78 ;
wire \counter[26]~79_combout ;
wire \LessThan4~0_combout ;
wire \LessThan4~1_combout ;
wire \LessThan4~2_combout ;
wire \LessThan4~3_combout ;
wire \LessThan4~4_combout ;
wire \LessThan4~5_combout ;
wire \LessThan4~6_combout ;
wire \LessThan4~8_combout ;
wire \advance_temp~0_combout ;
wire \advance_temp~1_combout ;
wire \advance_temp~q ;
wire \instant~input_o ;
wire \PC~1_combout ;
wire \i[0]~0_combout ;
wire \i[0]~1_combout ;
wire \i[1]~2_combout ;
wire \i[2]~3_combout ;
wire \i[3]~4_combout ;
wire \i[3]~5_combout ;
wire \PC~0_combout ;
wire \PC~2_combout ;
wire \cl7~2_combout ;
wire \cl7~3_combout ;
wire \cl7[0]~1_combout ;
wire \cl7~0_combout ;
wire \LessThan1~0_combout ;
wire \wen_prot~1_combout ;
wire \wen_prot~0_combout ;
wire \wen_prot~2_combout ;
wire \wen_prot~q ;
wire \Equal11~0_combout ;
wire \Equal5~0_combout ;
wire \Equal7~0_combout ;
wire \Equal2~0_combout ;
wire \reg_store_addr[3]~0_combout ;
wire \reg_data_in~2_combout ;
wire \Equal7~1_combout ;
wire \reg_store_addr[0]~5_combout ;
wire \reg_store_addr[2]~2_combout ;
wire \main_reg|regFile[31][7]~feeder_combout ;
wire \reg_store_addr[4]~3_combout ;
wire \reg_store_addr[1]~4_combout ;
wire \reg_store_addr[3]~1_combout ;
wire \main_reg|Decoder0~30_combout ;
wire \main_reg|Decoder0~31_combout ;
wire \main_reg|regFile[31][7]~q ;
wire \main_reg|regFile[19][7]~feeder_combout ;
wire \main_reg|Decoder0~28_combout ;
wire \main_reg|Decoder0~29_combout ;
wire \main_reg|regFile[19][7]~q ;
wire \main_reg|Decoder0~24_combout ;
wire \main_reg|Decoder0~25_combout ;
wire \main_reg|regFile[27][7]~q ;
wire \main_reg|regFile~836_combout ;
wire \main_reg|regFile~837_combout ;
wire \main_reg|regFile[24][7]~feeder_combout ;
wire \main_reg|Decoder0~18_combout ;
wire \main_reg|Decoder0~19_combout ;
wire \main_reg|regFile[24][7]~q ;
wire \main_reg|regFile[20][7]~feeder_combout ;
wire \main_reg|Decoder0~16_combout ;
wire \main_reg|Decoder0~17_combout ;
wire \main_reg|regFile[20][7]~q ;
wire \main_reg|Decoder0~20_combout ;
wire \main_reg|Decoder0~21_combout ;
wire \main_reg|regFile[16][7]~q ;
wire \main_reg|regFile~833_combout ;
wire \main_reg|regFile[28][7]~feeder_combout ;
wire \main_reg|Decoder0~22_combout ;
wire \main_reg|Decoder0~23_combout ;
wire \main_reg|regFile[28][7]~q ;
wire \main_reg|regFile~834_combout ;
wire \main_reg|regFile[26][7]~feeder_combout ;
wire \main_reg|Decoder0~2_combout ;
wire \main_reg|Decoder0~3_combout ;
wire \main_reg|regFile[26][7]~q ;
wire \main_reg|Decoder0~6_combout ;
wire \main_reg|Decoder0~7_combout ;
wire \main_reg|regFile[30][7]~q ;
wire \main_reg|regFile[22][7]~feeder_combout ;
wire \main_reg|Decoder0~0_combout ;
wire \main_reg|Decoder0~1_combout ;
wire \main_reg|regFile[22][7]~q ;
wire \main_reg|Decoder0~4_combout ;
wire \main_reg|Decoder0~5_combout ;
wire \main_reg|regFile[18][7]~q ;
wire \main_reg|regFile~831_combout ;
wire \main_reg|regFile~832_combout ;
wire \main_reg|regFile~835_combout ;
wire \main_reg|regFile[29][7]~feeder_combout ;
wire \main_reg|Decoder0~14_combout ;
wire \main_reg|Decoder0~15_combout ;
wire \main_reg|regFile[29][7]~q ;
wire \main_reg|Decoder0~10_combout ;
wire \main_reg|Decoder0~11_combout ;
wire \main_reg|regFile[21][7]~q ;
wire \main_reg|Decoder0~12_combout ;
wire \main_reg|Decoder0~13_combout ;
wire \main_reg|regFile[17][7]~q ;
wire \main_reg|Decoder0~8_combout ;
wire \main_reg|Decoder0~9_combout ;
wire \main_reg|regFile[25][7]~q ;
wire \main_reg|regFile~829_combout ;
wire \main_reg|regFile~830_combout ;
wire \main_reg|regFile~838_combout ;
wire \main_reg|Equal0~0_combout ;
wire \main_reg|Equal0~1_combout ;
wire \reg_read_addr1[4]~6_combout ;
wire \reg_read_addr1[1]~4_combout ;
wire \reg_read_addr1[0]~5_combout ;
wire \always0~3_combout ;
wire \reg_read_addr1[2]~2_combout ;
wire \always0~4_combout ;
wire \always0~5_combout ;
wire \main_reg|regFile~71_combout ;
wire \always0~6_combout ;
wire \main_reg|regFile~82_combout ;
wire \main_reg|regFile[14][7]~feeder_combout ;
wire \main_reg|Decoder0~45_combout ;
wire \main_reg|regFile[14][7]~q ;
wire \main_reg|regFile[13][7]~feeder_combout ;
wire \main_reg|Decoder0~44_combout ;
wire \main_reg|regFile[13][7]~q ;
wire \main_reg|Decoder0~46_combout ;
wire \main_reg|regFile[12][7]~q ;
wire \main_reg|regFile~824_combout ;
wire \main_reg|Decoder0~47_combout ;
wire \main_reg|regFile[15][7]~q ;
wire \main_reg|regFile~825_combout ;
wire \main_reg|Decoder0~37_combout ;
wire \main_reg|regFile[6][7]~q ;
wire \main_reg|Decoder0~26_combout ;
wire \main_reg|Decoder0~39_combout ;
wire \main_reg|regFile[7][7]~q ;
wire \main_reg|Decoder0~36_combout ;
wire \main_reg|regFile[5][7]~q ;
wire \main_reg|Decoder0~38_combout ;
wire \main_reg|regFile[4][7]~q ;
wire \main_reg|regFile~817_combout ;
wire \main_reg|regFile~818_combout ;
wire \main_reg|Decoder0~41_combout ;
wire \main_reg|regFile[1][7]~q ;
wire \main_reg|Decoder0~43_combout ;
wire \main_reg|regFile[3][7]~q ;
wire \main_reg|Decoder0~40_combout ;
wire \main_reg|regFile[2][7]~q ;
wire \main_reg|Decoder0~42_combout ;
wire \main_reg|regFile[0][7]~q ;
wire \main_reg|regFile~821_combout ;
wire \main_reg|regFile~822_combout ;
wire \main_reg|Decoder0~32_combout ;
wire \main_reg|regFile[10][7]~q ;
wire \main_reg|Decoder0~34_combout ;
wire \main_reg|regFile[8][7]~q ;
wire \main_reg|regFile~819_combout ;
wire \main_reg|Decoder0~35_combout ;
wire \main_reg|regFile[11][7]~q ;
wire \main_reg|Decoder0~33_combout ;
wire \main_reg|regFile[9][7]~q ;
wire \main_reg|regFile~820_combout ;
wire \main_reg|regFile~823_combout ;
wire \main_reg|regFile~826_combout ;
wire \reg_read_addr2[0]~8_combout ;
wire \reg_read_addr2[1]~11_combout ;
wire \reg_read_addr2[0]~12_combout ;
wire \main_reg|regFile~31_combout ;
wire \reg_read_addr2[2]~10_combout ;
wire \reg_read_addr2[3]~9_combout ;
wire \main_reg|regFile~32_combout ;
wire \reg_read_addr2[4]~13_combout ;
wire \main_reg|regFile~33_combout ;
wire \always0~2_combout ;
wire \main_reg|regFile~83_combout ;
wire \main_reg|regFile~827_combout ;
wire \main_reg|rf_out2~504_combout ;
wire \main_reg|rf_out2~505_combout ;
wire \main_reg|rf_out2~511_combout ;
wire \main_reg|rf_out2~512_combout ;
wire \main_reg|rf_out2~508_combout ;
wire \main_reg|rf_out2~509_combout ;
wire \main_reg|rf_out2~506_combout ;
wire \main_reg|rf_out2~507_combout ;
wire \main_reg|rf_out2~510_combout ;
wire \main_reg|rf_out2~513_combout ;
wire \main_reg|rf_out2~516_combout ;
wire \main_reg|rf_out2~517_combout ;
wire \main_reg|rf_out2~518_combout ;
wire \main_reg|rf_out2~519_combout ;
wire \main_reg|rf_out2~520_combout ;
wire \main_reg|rf_out2~514_combout ;
wire \main_reg|rf_out2~515_combout ;
wire \main_reg|rf_out2~521_combout ;
wire \main_reg|rf_out2~522_combout ;
wire \main_reg|rf_out2~523_combout ;
wire \main_reg|rf_out2~524_combout ;
wire \main_reg|rf_out1~84_combout ;
wire \Add6~9 ;
wire \Add6~11 ;
wire \Add6~13 ;
wire \Add6~14_combout ;
wire \alu_in1[31]~4_combout ;
wire \reg_data_in[1]~3_combout ;
wire \Equal8~0_combout ;
wire \main_reg|regFile[22][4]~q ;
wire \main_reg|regFile[18][4]~q ;
wire \main_reg|regFile[26][4]~q ;
wire \main_reg|regFile~910_combout ;
wire \main_reg|regFile[30][4]~q ;
wire \main_reg|regFile~911_combout ;
wire \main_reg|regFile[19][4]~feeder_combout ;
wire \main_reg|regFile[19][4]~q ;
wire \main_reg|Decoder0~27_combout ;
wire \main_reg|regFile[23][4]~q ;
wire \main_reg|regFile~917_combout ;
wire \main_reg|regFile[27][4]~feeder_combout ;
wire \main_reg|regFile[27][4]~q ;
wire \main_reg|regFile[31][4]~q ;
wire \main_reg|regFile~918_combout ;
wire \main_reg|regFile[20][4]~feeder_combout ;
wire \main_reg|regFile[20][4]~q ;
wire \main_reg|regFile[28][4]~feeder_combout ;
wire \main_reg|regFile[28][4]~q ;
wire \main_reg|regFile[16][4]~feeder_combout ;
wire \main_reg|regFile[16][4]~q ;
wire \main_reg|regFile[24][4]~feeder_combout ;
wire \main_reg|regFile[24][4]~q ;
wire \main_reg|regFile~914_combout ;
wire \main_reg|regFile~915_combout ;
wire \main_reg|regFile[25][4]~feeder_combout ;
wire \main_reg|regFile[25][4]~q ;
wire \main_reg|regFile[29][4]~q ;
wire \main_reg|regFile[17][4]~q ;
wire \main_reg|regFile~912_combout ;
wire \main_reg|regFile~913_combout ;
wire \main_reg|regFile~916_combout ;
wire \main_reg|regFile~919_combout ;
wire \main_reg|rf_out1~612_combout ;
wire \main_reg|rf_out1~613_combout ;
wire \main_reg|rf_out1~607_combout ;
wire \main_reg|rf_out1~608_combout ;
wire \main_reg|rf_out1~609_combout ;
wire \main_reg|rf_out1~610_combout ;
wire \main_reg|rf_out1~611_combout ;
wire \main_reg|rf_out1~605_combout ;
wire \main_reg|rf_out1~606_combout ;
wire \main_reg|rf_out1~614_combout ;
wire \main_reg|regFile[12][4]~q ;
wire \main_reg|regFile[13][4]~q ;
wire \main_reg|rf_out1~622_combout ;
wire \main_reg|regFile[14][4]~q ;
wire \main_reg|regFile[15][4]~q ;
wire \main_reg|rf_out1~623_combout ;
wire \main_reg|regFile[3][4]~q ;
wire \main_reg|regFile[1][4]~q ;
wire \main_reg|regFile[0][4]~q ;
wire \main_reg|regFile[2][4]~q ;
wire \main_reg|rf_out1~619_combout ;
wire \main_reg|rf_out1~620_combout ;
wire \main_reg|regFile[11][4]~q ;
wire \main_reg|regFile[9][4]~q ;
wire \main_reg|regFile[8][4]~q ;
wire \main_reg|regFile[10][4]~q ;
wire \main_reg|rf_out1~617_combout ;
wire \main_reg|rf_out1~618_combout ;
wire \main_reg|rf_out1~621_combout ;
wire \main_reg|regFile[5][4]~q ;
wire \main_reg|regFile[4][4]~q ;
wire \main_reg|rf_out1~615_combout ;
wire \main_reg|regFile[6][4]~q ;
wire \main_reg|regFile[7][4]~q ;
wire \main_reg|rf_out1~616_combout ;
wire \main_reg|rf_out1~624_combout ;
wire \main_reg|rf_out1~732_combout ;
wire \main_reg|regFile~898_combout ;
wire \main_reg|regFile~899_combout ;
wire \main_reg|regFile~905_combout ;
wire \main_reg|regFile~906_combout ;
wire \main_reg|regFile~900_combout ;
wire \main_reg|regFile~901_combout ;
wire \main_reg|regFile~902_combout ;
wire \main_reg|regFile~903_combout ;
wire \main_reg|regFile~904_combout ;
wire \main_reg|regFile~907_combout ;
wire \main_reg|regFile~908_combout ;
wire \reg_read_addr1~0_combout ;
wire \alu_ctrl~12_combout ;
wire \alu_ctrl~19_combout ;
wire \alu_in2[6]~9_combout ;
wire \alu_ctrl~15_combout ;
wire \alu_ctrl~13_combout ;
wire \alu_ctrl~14_combout ;
wire \alu_ctrl~16_combout ;
wire \alu_ctrl~20_combout ;
wire \alu_ctrl~21_combout ;
wire \alu_in2[5]~8_combout ;
wire \alu_ctrl~10_combout ;
wire \alu_ctrl~11_combout ;
wire \alu_ctrl~18_combout ;
wire \alu_ctrl~22_combout ;
wire \alu|Mux32~1_combout ;
wire \main_reg|regFile[30][0]~q ;
wire \main_reg|regFile[22][0]~q ;
wire \main_reg|regFile[18][0]~q ;
wire \main_reg|regFile[26][0]~q ;
wire \main_reg|regFile~990_combout ;
wire \main_reg|regFile~991_combout ;
wire \main_reg|regFile[20][0]~q ;
wire \main_reg|regFile[16][0]~q ;
wire \main_reg|regFile[24][0]~q ;
wire \main_reg|regFile~994_combout ;
wire \main_reg|regFile[28][0]~feeder_combout ;
wire \main_reg|regFile[28][0]~q ;
wire \main_reg|regFile~995_combout ;
wire \main_reg|regFile[25][0]~feeder_combout ;
wire \main_reg|regFile[25][0]~q ;
wire \main_reg|regFile[29][0]~q ;
wire \main_reg|regFile[17][0]~feeder_combout ;
wire \main_reg|regFile[17][0]~q ;
wire \main_reg|regFile[21][0]~feeder_combout ;
wire \main_reg|regFile[21][0]~q ;
wire \main_reg|regFile~992_combout ;
wire \main_reg|regFile~993_combout ;
wire \main_reg|regFile~996_combout ;
wire \main_reg|regFile[27][0]~q ;
wire \main_reg|regFile[31][0]~q ;
wire \main_reg|regFile[23][0]~q ;
wire \main_reg|regFile[19][0]~q ;
wire \main_reg|regFile~997_combout ;
wire \main_reg|regFile~998_combout ;
wire \main_reg|regFile~999_combout ;
wire \main_reg|regFile[15][0]~q ;
wire \main_reg|regFile[14][0]~feeder_combout ;
wire \main_reg|regFile[14][0]~q ;
wire \main_reg|regFile[12][0]~q ;
wire \main_reg|regFile~1007_combout ;
wire \main_reg|regFile[13][0]~q ;
wire \main_reg|regFile~1008_combout ;
wire \main_reg|regFile[10][0]~q ;
wire \main_reg|regFile[11][0]~q ;
wire \main_reg|regFile[9][0]~q ;
wire \main_reg|regFile[8][0]~q ;
wire \main_reg|regFile~1000_combout ;
wire \main_reg|regFile~1001_combout ;
wire \main_reg|regFile[3][0]~feeder_combout ;
wire \main_reg|regFile[3][0]~q ;
wire \main_reg|regFile[2][0]~feeder_combout ;
wire \main_reg|regFile[2][0]~q ;
wire \main_reg|regFile[1][0]~q ;
wire \main_reg|regFile[0][0]~q ;
wire \main_reg|regFile~1004_combout ;
wire \main_reg|regFile~1005_combout ;
wire \main_reg|regFile[5][0]~feeder_combout ;
wire \main_reg|regFile[5][0]~q ;
wire \main_reg|regFile[4][0]~feeder_combout ;
wire \main_reg|regFile[4][0]~q ;
wire \main_reg|regFile[6][0]~feeder_combout ;
wire \main_reg|regFile[6][0]~q ;
wire \main_reg|regFile~1002_combout ;
wire \main_reg|regFile~1003_combout ;
wire \main_reg|regFile~1006_combout ;
wire \main_reg|regFile~1009_combout ;
wire \main_reg|rf_out1~685_combout ;
wire \main_reg|rf_out1~686_combout ;
wire \main_reg|rf_out1~692_combout ;
wire \main_reg|rf_out1~693_combout ;
wire \main_reg|rf_out1~689_combout ;
wire \main_reg|rf_out1~690_combout ;
wire \main_reg|rf_out1~687_combout ;
wire \main_reg|rf_out1~688_combout ;
wire \main_reg|rf_out1~691_combout ;
wire \main_reg|rf_out1~694_combout ;
wire \main_reg|rf_out1~702_combout ;
wire \main_reg|rf_out1~703_combout ;
wire \main_reg|rf_out1~695_combout ;
wire \main_reg|rf_out1~696_combout ;
wire \main_reg|rf_out1~697_combout ;
wire \main_reg|rf_out1~698_combout ;
wire \main_reg|rf_out1~699_combout ;
wire \main_reg|rf_out1~700_combout ;
wire \main_reg|rf_out1~701_combout ;
wire \main_reg|rf_out1~704_combout ;
wire \main_reg|rf_out1~736_combout ;
wire \main_reg|regFile~1010_combout ;
wire \mem_data_in[0]~0_combout ;
wire \alu|Mux30~4_combout ;
wire \alu|Mux31~8_combout ;
wire \reg_data_in_prot~2_combout ;
wire \main_reg|regFile[19][1]~q ;
wire \main_reg|regFile[27][1]~q ;
wire \main_reg|regFile~986_combout ;
wire \main_reg|regFile[31][1]~q ;
wire \main_reg|regFile[23][1]~q ;
wire \main_reg|regFile~987_combout ;
wire \main_reg|regFile[29][1]~feeder_combout ;
wire \main_reg|regFile[29][1]~q ;
wire \main_reg|regFile[21][1]~q ;
wire \main_reg|regFile[25][1]~feeder_combout ;
wire \main_reg|regFile[25][1]~q ;
wire \main_reg|regFile[17][1]~q ;
wire \main_reg|regFile~979_combout ;
wire \main_reg|regFile~980_combout ;
wire \main_reg|regFile[22][1]~q ;
wire \main_reg|regFile[18][1]~q ;
wire \main_reg|regFile~981_combout ;
wire \main_reg|regFile[26][1]~q ;
wire \main_reg|regFile~982_combout ;
wire \main_reg|regFile[28][1]~q ;
wire \main_reg|regFile[24][1]~q ;
wire \main_reg|regFile[16][1]~feeder_combout ;
wire \main_reg|regFile[16][1]~q ;
wire \main_reg|regFile[20][1]~q ;
wire \main_reg|regFile~983_combout ;
wire \main_reg|regFile~984_combout ;
wire \main_reg|regFile~985_combout ;
wire \main_reg|regFile~988_combout ;
wire \main_reg|rf_out2~637_combout ;
wire \main_reg|rf_out2~638_combout ;
wire \main_reg|rf_out2~630_combout ;
wire \main_reg|rf_out2~631_combout ;
wire \main_reg|rf_out2~632_combout ;
wire \main_reg|rf_out2~633_combout ;
wire \main_reg|rf_out2~634_combout ;
wire \main_reg|rf_out2~635_combout ;
wire \main_reg|rf_out2~636_combout ;
wire \main_reg|rf_out2~639_combout ;
wire \main_reg|regFile[7][1]~q ;
wire \main_reg|regFile[5][1]~feeder_combout ;
wire \main_reg|regFile[5][1]~q ;
wire \main_reg|regFile[4][1]~q ;
wire \main_reg|regFile[6][1]~q ;
wire \main_reg|rf_out2~642_combout ;
wire \main_reg|rf_out2~643_combout ;
wire \main_reg|regFile[3][1]~q ;
wire \main_reg|regFile[2][1]~q ;
wire \main_reg|regFile[1][1]~q ;
wire \main_reg|regFile[0][1]~feeder_combout ;
wire \main_reg|regFile[0][1]~q ;
wire \main_reg|rf_out2~644_combout ;
wire \main_reg|rf_out2~645_combout ;
wire \main_reg|rf_out2~646_combout ;
wire \main_reg|regFile[11][1]~q ;
wire \main_reg|regFile[10][1]~q ;
wire \main_reg|regFile[8][1]~q ;
wire \main_reg|regFile[9][1]~q ;
wire \main_reg|rf_out2~640_combout ;
wire \main_reg|rf_out2~641_combout ;
wire \main_reg|regFile[15][1]~q ;
wire \main_reg|regFile[13][1]~q ;
wire \main_reg|regFile[14][1]~feeder_combout ;
wire \main_reg|regFile[14][1]~q ;
wire \main_reg|regFile[12][1]~q ;
wire \main_reg|rf_out2~647_combout ;
wire \main_reg|rf_out2~648_combout ;
wire \main_reg|rf_out2~649_combout ;
wire \main_reg|rf_out2~650_combout ;
wire \main_reg|regFile~967_combout ;
wire \main_reg|regFile~968_combout ;
wire \main_reg|regFile~974_combout ;
wire \main_reg|regFile~975_combout ;
wire \main_reg|regFile~971_combout ;
wire \main_reg|regFile~972_combout ;
wire \main_reg|regFile~969_combout ;
wire \main_reg|regFile~970_combout ;
wire \main_reg|regFile~973_combout ;
wire \main_reg|regFile~976_combout ;
wire \main_reg|regFile~977_combout ;
wire \Add6~2_combout ;
wire \main_reg|regFile[17][2]~feeder_combout ;
wire \main_reg|regFile[17][2]~q ;
wire \main_reg|regFile[21][2]~q ;
wire \main_reg|regFile~946_combout ;
wire \main_reg|regFile[25][2]~feeder_combout ;
wire \main_reg|regFile[25][2]~q ;
wire \main_reg|regFile[29][2]~q ;
wire \main_reg|regFile~947_combout ;
wire \main_reg|regFile[20][2]~q ;
wire \main_reg|regFile[28][2]~q ;
wire \main_reg|regFile[24][2]~q ;
wire \main_reg|regFile[16][2]~q ;
wire \main_reg|regFile~948_combout ;
wire \main_reg|regFile~949_combout ;
wire \main_reg|regFile~950_combout ;
wire \main_reg|regFile[22][2]~q ;
wire \main_reg|regFile[30][2]~q ;
wire \main_reg|regFile[18][2]~q ;
wire \main_reg|regFile[26][2]~q ;
wire \main_reg|regFile~944_combout ;
wire \main_reg|regFile~945_combout ;
wire \main_reg|regFile[27][2]~q ;
wire \main_reg|regFile[31][2]~q ;
wire \main_reg|regFile[23][2]~q ;
wire \main_reg|regFile[19][2]~q ;
wire \main_reg|regFile~951_combout ;
wire \main_reg|regFile~952_combout ;
wire \main_reg|regFile~953_combout ;
wire \main_reg|rf_out2~613_combout ;
wire \main_reg|rf_out2~614_combout ;
wire \main_reg|rf_out2~611_combout ;
wire \main_reg|rf_out2~612_combout ;
wire \main_reg|rf_out2~615_combout ;
wire \main_reg|rf_out2~609_combout ;
wire \main_reg|rf_out2~610_combout ;
wire \main_reg|rf_out2~616_combout ;
wire \main_reg|rf_out2~617_combout ;
wire \main_reg|rf_out2~618_combout ;
wire \main_reg|regFile[14][2]~q ;
wire \main_reg|regFile[13][2]~q ;
wire \main_reg|regFile[12][2]~q ;
wire \main_reg|rf_out2~626_combout ;
wire \main_reg|rf_out2~627_combout ;
wire \main_reg|regFile[7][2]~feeder_combout ;
wire \main_reg|regFile[7][2]~q ;
wire \main_reg|regFile[6][2]~q ;
wire \main_reg|regFile[4][2]~q ;
wire \main_reg|regFile[5][2]~q ;
wire \main_reg|rf_out2~619_combout ;
wire \main_reg|rf_out2~620_combout ;
wire \main_reg|regFile[9][2]~q ;
wire \main_reg|regFile[11][2]~q ;
wire \main_reg|regFile[10][2]~q ;
wire \main_reg|regFile[8][2]~q ;
wire \main_reg|rf_out2~621_combout ;
wire \main_reg|rf_out2~622_combout ;
wire \main_reg|regFile[1][2]~feeder_combout ;
wire \main_reg|regFile[1][2]~q ;
wire \main_reg|regFile[2][2]~q ;
wire \main_reg|regFile[0][2]~feeder_combout ;
wire \main_reg|regFile[0][2]~q ;
wire \main_reg|rf_out2~623_combout ;
wire \main_reg|regFile[3][2]~feeder_combout ;
wire \main_reg|regFile[3][2]~q ;
wire \main_reg|rf_out2~624_combout ;
wire \main_reg|rf_out2~625_combout ;
wire \main_reg|rf_out2~628_combout ;
wire \main_reg|rf_out2~629_combout ;
wire \main_reg|regFile~961_combout ;
wire \main_reg|regFile~962_combout ;
wire \main_reg|regFile~954_combout ;
wire \main_reg|regFile~955_combout ;
wire \main_reg|regFile~958_combout ;
wire \main_reg|regFile~959_combout ;
wire \main_reg|regFile~956_combout ;
wire \main_reg|regFile~957_combout ;
wire \main_reg|regFile~960_combout ;
wire \main_reg|regFile~963_combout ;
wire \main_reg|regFile~964_combout ;
wire \alu|Mux30~6_combout ;
wire \alu|Mux30~27_combout ;
wire \alu|Mux30~7_combout ;
wire \mem_addr[2]~17_combout ;
wire \alu_in2[4]~50_combout ;
wire \alu_in2[2]~74_combout ;
wire \alu_in2[2]~56_combout ;
wire \main_reg|regFile[29][3]~feeder_combout ;
wire \main_reg|regFile[29][3]~q ;
wire \main_reg|regFile[17][3]~feeder_combout ;
wire \main_reg|regFile[17][3]~q ;
wire \main_reg|regFile[25][3]~feeder_combout ;
wire \main_reg|regFile[25][3]~q ;
wire \main_reg|regFile~921_combout ;
wire \main_reg|regFile[21][3]~feeder_combout ;
wire \main_reg|regFile[21][3]~q ;
wire \main_reg|regFile~922_combout ;
wire \main_reg|regFile[19][3]~feeder_combout ;
wire \main_reg|regFile[19][3]~q ;
wire \main_reg|regFile[27][3]~q ;
wire \main_reg|regFile~928_combout ;
wire \main_reg|regFile[31][3]~q ;
wire \main_reg|regFile[23][3]~q ;
wire \main_reg|regFile~929_combout ;
wire \main_reg|regFile[26][3]~feeder_combout ;
wire \main_reg|regFile[26][3]~q ;
wire \main_reg|regFile[30][3]~feeder_combout ;
wire \main_reg|regFile[30][3]~q ;
wire \main_reg|regFile[18][3]~feeder_combout ;
wire \main_reg|regFile[18][3]~q ;
wire \main_reg|regFile[22][3]~feeder_combout ;
wire \main_reg|regFile[22][3]~q ;
wire \main_reg|regFile~923_combout ;
wire \main_reg|regFile~924_combout ;
wire \main_reg|regFile[28][3]~q ;
wire \main_reg|regFile[24][3]~q ;
wire \main_reg|regFile[20][3]~q ;
wire \main_reg|regFile[16][3]~q ;
wire \main_reg|regFile~925_combout ;
wire \main_reg|regFile~926_combout ;
wire \main_reg|regFile~927_combout ;
wire \main_reg|regFile~930_combout ;
wire \main_reg|rf_out1~625_combout ;
wire \main_reg|rf_out1~626_combout ;
wire \main_reg|rf_out1~632_combout ;
wire \main_reg|rf_out1~633_combout ;
wire \main_reg|rf_out1~629_combout ;
wire \main_reg|rf_out1~630_combout ;
wire \main_reg|rf_out1~627_combout ;
wire \main_reg|rf_out1~628_combout ;
wire \main_reg|rf_out1~631_combout ;
wire \main_reg|rf_out1~634_combout ;
wire \main_reg|regFile[7][3]~q ;
wire \main_reg|regFile[5][3]~q ;
wire \main_reg|regFile[4][3]~q ;
wire \main_reg|regFile[6][3]~q ;
wire \main_reg|rf_out1~637_combout ;
wire \main_reg|rf_out1~638_combout ;
wire \main_reg|regFile[3][3]~feeder_combout ;
wire \main_reg|regFile[3][3]~q ;
wire \main_reg|regFile[1][3]~feeder_combout ;
wire \main_reg|regFile[1][3]~q ;
wire \main_reg|regFile[0][3]~feeder_combout ;
wire \main_reg|regFile[0][3]~q ;
wire \main_reg|rf_out1~639_combout ;
wire \main_reg|regFile[2][3]~q ;
wire \main_reg|rf_out1~640_combout ;
wire \main_reg|rf_out1~641_combout ;
wire \main_reg|regFile[11][3]~q ;
wire \main_reg|regFile[9][3]~q ;
wire \main_reg|rf_out1~635_combout ;
wire \main_reg|regFile[10][3]~q ;
wire \main_reg|rf_out1~636_combout ;
wire \main_reg|regFile[15][3]~q ;
wire \main_reg|regFile[13][3]~q ;
wire \main_reg|regFile[12][3]~q ;
wire \main_reg|regFile[14][3]~feeder_combout ;
wire \main_reg|regFile[14][3]~q ;
wire \main_reg|rf_out1~642_combout ;
wire \main_reg|rf_out1~643_combout ;
wire \main_reg|rf_out1~644_combout ;
wire \main_reg|rf_out1~733_combout ;
wire \main_reg|regFile~938_combout ;
wire \main_reg|regFile~939_combout ;
wire \main_reg|regFile~931_combout ;
wire \main_reg|regFile~932_combout ;
wire \main_reg|regFile~933_combout ;
wire \main_reg|regFile~934_combout ;
wire \main_reg|regFile~935_combout ;
wire \main_reg|regFile~936_combout ;
wire \main_reg|regFile~937_combout ;
wire \main_reg|regFile~940_combout ;
wire \main_reg|regFile~941_combout ;
wire \Add6~6_combout ;
wire \alu_in1[4]~33_combout ;
wire \alu_in2[4]~51_combout ;
wire \alu_in2[4]~52_combout ;
wire \alu_in1[3]~34_combout ;
wire \alu_in2[1]~75_combout ;
wire \alu_in2[1]~57_combout ;
wire \alu|Add0~1 ;
wire \alu|Add0~3 ;
wire \alu|Add0~5 ;
wire \alu|Add0~7 ;
wire \alu|Add0~8_combout ;
wire \alu_in1[12]~38_combout ;
wire \alu|ShiftLeft0~14_combout ;
wire \alu|ShiftLeft0~18_combout ;
wire \alu|ShiftLeft0~16_combout ;
wire \alu|ShiftLeft0~15_combout ;
wire \alu|ShiftLeft0~17_combout ;
wire \alu|ShiftLeft0~19_combout ;
wire \alu|Mux25~2_combout ;
wire \alu|Mux25~16_combout ;
wire \main_reg|regFile~1021_combout ;
wire \main_reg|regFile[29][5]~q ;
wire \main_reg|regFile[21][5]~q ;
wire \main_reg|regFile[17][5]~q ;
wire \main_reg|regFile[25][5]~q ;
wire \main_reg|regFile~883_combout ;
wire \main_reg|regFile~884_combout ;
wire \main_reg|regFile[26][5]~feeder_combout ;
wire \main_reg|regFile[26][5]~q ;
wire \main_reg|regFile[30][5]~q ;
wire \main_reg|regFile[22][5]~feeder_combout ;
wire \main_reg|regFile[22][5]~q ;
wire \main_reg|regFile[18][5]~q ;
wire \main_reg|regFile~885_combout ;
wire \main_reg|regFile~886_combout ;
wire \main_reg|regFile[16][5]~feeder_combout ;
wire \main_reg|regFile[16][5]~q ;
wire \main_reg|regFile[20][5]~q ;
wire \main_reg|regFile~887_combout ;
wire \main_reg|regFile[24][5]~feeder_combout ;
wire \main_reg|regFile[24][5]~q ;
wire \main_reg|regFile[28][5]~feeder_combout ;
wire \main_reg|regFile[28][5]~q ;
wire \main_reg|regFile~888_combout ;
wire \main_reg|regFile~889_combout ;
wire \main_reg|regFile[23][5]~feeder_combout ;
wire \main_reg|regFile[23][5]~q ;
wire \main_reg|regFile[31][5]~feeder_combout ;
wire \main_reg|regFile[31][5]~q ;
wire \main_reg|regFile[19][5]~q ;
wire \main_reg|regFile[27][5]~q ;
wire \main_reg|regFile~890_combout ;
wire \main_reg|regFile~891_combout ;
wire \main_reg|regFile~892_combout ;
wire \main_reg|rf_out2~553_combout ;
wire \main_reg|rf_out2~554_combout ;
wire \main_reg|rf_out2~550_combout ;
wire \main_reg|rf_out2~551_combout ;
wire \main_reg|rf_out2~548_combout ;
wire \main_reg|rf_out2~549_combout ;
wire \main_reg|rf_out2~552_combout ;
wire \main_reg|rf_out2~546_combout ;
wire \main_reg|rf_out2~547_combout ;
wire \main_reg|rf_out2~555_combout ;
wire \main_reg|regFile[15][5]~q ;
wire \main_reg|regFile[13][5]~q ;
wire \main_reg|regFile[12][5]~q ;
wire \main_reg|regFile[14][5]~feeder_combout ;
wire \main_reg|regFile[14][5]~q ;
wire \main_reg|rf_out2~563_combout ;
wire \main_reg|rf_out2~564_combout ;
wire \main_reg|regFile[0][5]~q ;
wire \main_reg|regFile[1][5]~q ;
wire \main_reg|rf_out2~560_combout ;
wire \main_reg|regFile[2][5]~q ;
wire \main_reg|rf_out2~561_combout ;
wire \main_reg|regFile[5][5]~q ;
wire \main_reg|regFile[4][5]~q ;
wire \main_reg|regFile[6][5]~q ;
wire \main_reg|rf_out2~558_combout ;
wire \main_reg|regFile[7][5]~q ;
wire \main_reg|rf_out2~559_combout ;
wire \main_reg|rf_out2~562_combout ;
wire \main_reg|regFile[9][5]~q ;
wire \main_reg|regFile[8][5]~q ;
wire \main_reg|rf_out2~556_combout ;
wire \main_reg|regFile[10][5]~q ;
wire \main_reg|regFile[11][5]~q ;
wire \main_reg|rf_out2~557_combout ;
wire \main_reg|rf_out2~565_combout ;
wire \main_reg|rf_out2~566_combout ;
wire \main_reg|regFile~873_combout ;
wire \main_reg|regFile~874_combout ;
wire \main_reg|regFile~875_combout ;
wire \main_reg|regFile~876_combout ;
wire \main_reg|regFile~877_combout ;
wire \main_reg|regFile~871_combout ;
wire \main_reg|regFile~872_combout ;
wire \main_reg|regFile~878_combout ;
wire \main_reg|regFile~879_combout ;
wire \main_reg|regFile~880_combout ;
wire \main_reg|regFile~881_combout ;
wire \Add6~10_combout ;
wire \reg_data_in[1]~15_combout ;
wire \main_reg|regFile~867_combout ;
wire \main_reg|regFile~868_combout ;
wire \main_reg|regFile~869_combout ;
wire \main_reg|regFile[21][6]~feeder_combout ;
wire \main_reg|regFile[21][6]~q ;
wire \main_reg|regFile[17][6]~q ;
wire \main_reg|regFile~858_combout ;
wire \main_reg|regFile[29][6]~q ;
wire \main_reg|regFile[25][6]~feeder_combout ;
wire \main_reg|regFile[25][6]~q ;
wire \main_reg|regFile~859_combout ;
wire \main_reg|regFile[28][6]~q ;
wire \main_reg|regFile[20][6]~q ;
wire \main_reg|regFile[16][6]~feeder_combout ;
wire \main_reg|regFile[16][6]~q ;
wire \main_reg|regFile[24][6]~feeder_combout ;
wire \main_reg|regFile[24][6]~q ;
wire \main_reg|regFile~860_combout ;
wire \main_reg|regFile~861_combout ;
wire \main_reg|regFile~862_combout ;
wire \main_reg|regFile[22][6]~q ;
wire \main_reg|regFile[30][6]~q ;
wire \main_reg|regFile[18][6]~q ;
wire \main_reg|regFile[26][6]~q ;
wire \main_reg|regFile~856_combout ;
wire \main_reg|regFile~857_combout ;
wire \main_reg|regFile[27][6]~feeder_combout ;
wire \main_reg|regFile[27][6]~q ;
wire \main_reg|regFile[31][6]~q ;
wire \main_reg|regFile[23][6]~q ;
wire \main_reg|regFile[19][6]~feeder_combout ;
wire \main_reg|regFile[19][6]~q ;
wire \main_reg|regFile~863_combout ;
wire \main_reg|regFile~864_combout ;
wire \main_reg|regFile~865_combout ;
wire \main_reg|rf_out2~525_combout ;
wire \main_reg|rf_out2~526_combout ;
wire \main_reg|rf_out2~532_combout ;
wire \main_reg|rf_out2~533_combout ;
wire \main_reg|rf_out2~529_combout ;
wire \main_reg|rf_out2~530_combout ;
wire \main_reg|rf_out2~527_combout ;
wire \main_reg|rf_out2~528_combout ;
wire \main_reg|rf_out2~531_combout ;
wire \main_reg|rf_out2~534_combout ;
wire \main_reg|regFile[15][6]~q ;
wire \main_reg|regFile[14][6]~q ;
wire \main_reg|regFile[13][6]~q ;
wire \main_reg|regFile[12][6]~q ;
wire \main_reg|rf_out2~542_combout ;
wire \main_reg|rf_out2~543_combout ;
wire \main_reg|regFile[4][6]~feeder_combout ;
wire \main_reg|regFile[4][6]~q ;
wire \main_reg|regFile[5][6]~q ;
wire \main_reg|rf_out2~535_combout ;
wire \main_reg|regFile[7][6]~feeder_combout ;
wire \main_reg|regFile[7][6]~q ;
wire \main_reg|regFile[6][6]~q ;
wire \main_reg|rf_out2~536_combout ;
wire \main_reg|regFile[1][6]~q ;
wire \main_reg|regFile[0][6]~q ;
wire \main_reg|regFile[2][6]~q ;
wire \main_reg|rf_out2~539_combout ;
wire \main_reg|regFile[3][6]~q ;
wire \main_reg|rf_out2~540_combout ;
wire \main_reg|regFile[11][6]~q ;
wire \main_reg|regFile[8][6]~q ;
wire \main_reg|regFile[10][6]~q ;
wire \main_reg|rf_out2~537_combout ;
wire \main_reg|rf_out2~538_combout ;
wire \main_reg|rf_out2~541_combout ;
wire \main_reg|rf_out2~544_combout ;
wire \main_reg|rf_out2~545_combout ;
wire \main_reg|regFile~844_combout ;
wire \main_reg|regFile~845_combout ;
wire \main_reg|regFile~851_combout ;
wire \main_reg|regFile~852_combout ;
wire \main_reg|regFile~846_combout ;
wire \main_reg|regFile~847_combout ;
wire \main_reg|regFile~848_combout ;
wire \main_reg|regFile~849_combout ;
wire \main_reg|regFile~850_combout ;
wire \main_reg|regFile~853_combout ;
wire \main_reg|regFile~854_combout ;
wire \alu|ShiftLeft0~28_combout ;
wire \alu|ShiftLeft0~24_combout ;
wire \alu|ShiftLeft0~29_combout ;
wire \alu|ShiftRight1~50_combout ;
wire \alu|ShiftLeft0~6_combout ;
wire \alu|ShiftLeft0~12_combout ;
wire \alu|ShiftLeft0~13_combout ;
wire \alu|ShiftLeft0~30_combout ;
wire \alu_in1[7]~30_combout ;
wire \main_reg|regFile[3][8]~q ;
wire \main_reg|regFile[1][8]~q ;
wire \main_reg|regFile[2][8]~feeder_combout ;
wire \main_reg|regFile[2][8]~q ;
wire \main_reg|regFile[0][8]~feeder_combout ;
wire \main_reg|regFile[0][8]~q ;
wire \main_reg|rf_out2~497_combout ;
wire \main_reg|rf_out2~498_combout ;
wire \main_reg|regFile[11][8]~q ;
wire \main_reg|regFile[8][8]~q ;
wire \main_reg|regFile[10][8]~q ;
wire \main_reg|rf_out2~495_combout ;
wire \main_reg|regFile[9][8]~feeder_combout ;
wire \main_reg|regFile[9][8]~q ;
wire \main_reg|rf_out2~496_combout ;
wire \main_reg|rf_out2~499_combout ;
wire \main_reg|regFile[15][8]~q ;
wire \main_reg|regFile[12][8]~q ;
wire \main_reg|rf_out2~500_combout ;
wire \main_reg|regFile[14][8]~feeder_combout ;
wire \main_reg|regFile[14][8]~q ;
wire \main_reg|rf_out2~501_combout ;
wire \main_reg|regFile[7][8]~q ;
wire \main_reg|regFile[6][8]~q ;
wire \main_reg|regFile[4][8]~q ;
wire \main_reg|regFile[5][8]~q ;
wire \main_reg|rf_out2~493_combout ;
wire \main_reg|rf_out2~494_combout ;
wire \main_reg|rf_out2~502_combout ;
wire \main_reg|regFile[27][8]~q ;
wire \main_reg|regFile[19][8]~q ;
wire \main_reg|rf_out2~490_combout ;
wire \main_reg|regFile[31][8]~q ;
wire \main_reg|regFile[23][8]~feeder_combout ;
wire \main_reg|regFile[23][8]~q ;
wire \main_reg|rf_out2~491_combout ;
wire \main_reg|regFile[29][8]~feeder_combout ;
wire \main_reg|regFile[29][8]~q ;
wire \main_reg|regFile[21][8]~q ;
wire \main_reg|regFile[25][8]~feeder_combout ;
wire \main_reg|regFile[25][8]~q ;
wire \main_reg|regFile[17][8]~feeder_combout ;
wire \main_reg|regFile[17][8]~q ;
wire \main_reg|rf_out2~483_combout ;
wire \main_reg|rf_out2~484_combout ;
wire \main_reg|regFile[26][8]~q ;
wire \main_reg|regFile[22][8]~q ;
wire \main_reg|regFile[18][8]~q ;
wire \main_reg|rf_out2~485_combout ;
wire \main_reg|regFile[30][8]~q ;
wire \main_reg|rf_out2~486_combout ;
wire \main_reg|regFile[24][8]~q ;
wire \main_reg|regFile[20][8]~q ;
wire \main_reg|regFile[16][8]~feeder_combout ;
wire \main_reg|regFile[16][8]~q ;
wire \main_reg|rf_out2~487_combout ;
wire \main_reg|regFile[28][8]~feeder_combout ;
wire \main_reg|regFile[28][8]~q ;
wire \main_reg|rf_out2~488_combout ;
wire \main_reg|rf_out2~489_combout ;
wire \main_reg|rf_out2~492_combout ;
wire \main_reg|rf_out2~503_combout ;
wire \main_reg|regFile~790_combout ;
wire \main_reg|regFile~791_combout ;
wire \main_reg|regFile~797_combout ;
wire \main_reg|regFile~798_combout ;
wire \main_reg|regFile~792_combout ;
wire \main_reg|regFile~793_combout ;
wire \main_reg|regFile~794_combout ;
wire \main_reg|regFile~795_combout ;
wire \main_reg|regFile~796_combout ;
wire \main_reg|regFile~799_combout ;
wire \main_reg|regFile~800_combout ;
wire \main_reg|regFile~28_combout ;
wire \alu|Mux30~5_combout ;
wire \main_reg|regFile~586_combout ;
wire \main_reg|regFile~587_combout ;
wire \main_reg|regFile~589_combout ;
wire \main_reg|regFile~312_combout ;
wire \main_reg|regFile~35_combout ;
wire \main_reg|regFile~313_combout ;
wire \main_reg|regFile~360_combout ;
wire \main_reg|regFile[29][22]~feeder_combout ;
wire \main_reg|regFile[29][22]~q ;
wire \main_reg|regFile[21][22]~feeder_combout ;
wire \main_reg|regFile[21][22]~q ;
wire \main_reg|regFile[17][22]~q ;
wire \main_reg|regFile[25][22]~feeder_combout ;
wire \main_reg|regFile[25][22]~q ;
wire \main_reg|rf_out2~189_combout ;
wire \main_reg|rf_out2~190_combout ;
wire \main_reg|regFile[28][22]~q ;
wire \main_reg|regFile[24][22]~q ;
wire \main_reg|regFile[16][22]~q ;
wire \main_reg|regFile[20][22]~q ;
wire \main_reg|rf_out2~193_combout ;
wire \main_reg|rf_out2~194_combout ;
wire \main_reg|regFile[30][22]~q ;
wire \main_reg|regFile[26][22]~q ;
wire \main_reg|regFile[18][22]~q ;
wire \main_reg|regFile[22][22]~q ;
wire \main_reg|rf_out2~191_combout ;
wire \main_reg|rf_out2~192_combout ;
wire \main_reg|rf_out2~195_combout ;
wire \main_reg|regFile[31][22]~q ;
wire \main_reg|regFile[23][22]~q ;
wire \main_reg|regFile[19][22]~feeder_combout ;
wire \main_reg|regFile[19][22]~q ;
wire \main_reg|regFile[27][22]~q ;
wire \main_reg|rf_out2~196_combout ;
wire \main_reg|rf_out2~197_combout ;
wire \main_reg|rf_out2~198_combout ;
wire \main_reg|regFile[3][22]~feeder_combout ;
wire \main_reg|regFile[3][22]~q ;
wire \main_reg|regFile[1][22]~feeder_combout ;
wire \main_reg|regFile[1][22]~q ;
wire \main_reg|regFile[2][22]~q ;
wire \main_reg|regFile[0][22]~feeder_combout ;
wire \main_reg|regFile[0][22]~q ;
wire \main_reg|rf_out2~203_combout ;
wire \main_reg|rf_out2~204_combout ;
wire \main_reg|regFile[11][22]~feeder_combout ;
wire \main_reg|regFile[11][22]~q ;
wire \main_reg|regFile[9][22]~feeder_combout ;
wire \main_reg|regFile[9][22]~q ;
wire \main_reg|regFile[8][22]~feeder_combout ;
wire \main_reg|regFile[8][22]~q ;
wire \main_reg|regFile[10][22]~feeder_combout ;
wire \main_reg|regFile[10][22]~q ;
wire \main_reg|rf_out2~201_combout ;
wire \main_reg|rf_out2~202_combout ;
wire \main_reg|rf_out2~205_combout ;
wire \main_reg|regFile[15][22]~q ;
wire \main_reg|regFile[14][22]~q ;
wire \main_reg|regFile[13][22]~q ;
wire \main_reg|regFile[12][22]~q ;
wire \main_reg|rf_out2~206_combout ;
wire \main_reg|rf_out2~207_combout ;
wire \main_reg|regFile[6][22]~q ;
wire \main_reg|regFile[4][22]~q ;
wire \main_reg|regFile[5][22]~q ;
wire \main_reg|rf_out2~199_combout ;
wire \main_reg|rf_out2~200_combout ;
wire \main_reg|rf_out2~208_combout ;
wire \main_reg|rf_out2~209_combout ;
wire \main_reg|regFile~361_combout ;
wire \main_reg|regFile~339_combout ;
wire \main_reg|regFile~340_combout ;
wire \main_reg|regFile~343_combout ;
wire \main_reg|regFile~344_combout ;
wire \main_reg|regFile~341_combout ;
wire \main_reg|regFile~342_combout ;
wire \main_reg|regFile~345_combout ;
wire \main_reg|regFile~346_combout ;
wire \main_reg|regFile~347_combout ;
wire \main_reg|regFile~348_combout ;
wire \main_reg|regFile~356_combout ;
wire \main_reg|regFile~357_combout ;
wire \main_reg|regFile~349_combout ;
wire \main_reg|regFile~350_combout ;
wire \main_reg|regFile~353_combout ;
wire \main_reg|regFile~354_combout ;
wire \main_reg|regFile~351_combout ;
wire \main_reg|regFile~352_combout ;
wire \main_reg|regFile~355_combout ;
wire \main_reg|regFile~358_combout ;
wire \main_reg|regFile~359_combout ;
wire \main_reg|regFile~316_combout ;
wire \main_reg|regFile~1022_combout ;
wire \mem_data_in[1]~1_combout ;
wire \mem_data_in[2]~2_combout ;
wire \mem_data_in[3]~3_combout ;
wire \mem_data_in[22]~13_combout ;
wire \main_reg|regFile[21][23]~feeder_combout ;
wire \main_reg|regFile[21][23]~q ;
wire \main_reg|regFile[29][23]~feeder_combout ;
wire \main_reg|regFile[29][23]~q ;
wire \main_reg|regFile[25][23]~feeder_combout ;
wire \main_reg|regFile[25][23]~q ;
wire \main_reg|regFile[17][23]~q ;
wire \main_reg|regFile~291_combout ;
wire \main_reg|regFile~292_combout ;
wire \main_reg|regFile[31][23]~feeder_combout ;
wire \main_reg|regFile[31][23]~q ;
wire \main_reg|regFile[23][23]~feeder_combout ;
wire \main_reg|regFile[23][23]~q ;
wire \main_reg|regFile[27][23]~q ;
wire \main_reg|regFile[19][23]~q ;
wire \main_reg|regFile~298_combout ;
wire \main_reg|regFile~299_combout ;
wire \main_reg|regFile[24][23]~feeder_combout ;
wire \main_reg|regFile[24][23]~q ;
wire \main_reg|regFile[28][23]~q ;
wire \main_reg|regFile[20][23]~q ;
wire \main_reg|regFile[16][23]~q ;
wire \main_reg|regFile~295_combout ;
wire \main_reg|regFile~296_combout ;
wire \main_reg|regFile[26][23]~q ;
wire \main_reg|regFile[30][23]~q ;
wire \main_reg|regFile[22][23]~q ;
wire \main_reg|regFile[18][23]~feeder_combout ;
wire \main_reg|regFile[18][23]~q ;
wire \main_reg|regFile~293_combout ;
wire \main_reg|regFile~294_combout ;
wire \main_reg|regFile~297_combout ;
wire \main_reg|regFile~300_combout ;
wire \main_reg|regFile[6][23]~q ;
wire \main_reg|regFile[7][23]~feeder_combout ;
wire \main_reg|regFile[7][23]~q ;
wire \main_reg|regFile[4][23]~feeder_combout ;
wire \main_reg|regFile[4][23]~q ;
wire \main_reg|regFile[5][23]~q ;
wire \main_reg|regFile~301_combout ;
wire \main_reg|regFile~302_combout ;
wire \main_reg|regFile[14][23]~q ;
wire \main_reg|regFile[13][23]~feeder_combout ;
wire \main_reg|regFile[13][23]~q ;
wire \main_reg|regFile[12][23]~q ;
wire \main_reg|regFile~308_combout ;
wire \main_reg|regFile~309_combout ;
wire \main_reg|regFile[1][23]~feeder_combout ;
wire \main_reg|regFile[1][23]~q ;
wire \main_reg|regFile[3][23]~q ;
wire \main_reg|regFile[0][23]~feeder_combout ;
wire \main_reg|regFile[0][23]~q ;
wire \main_reg|regFile[2][23]~q ;
wire \main_reg|regFile~305_combout ;
wire \main_reg|regFile~306_combout ;
wire \main_reg|regFile[9][23]~q ;
wire \main_reg|regFile[11][23]~q ;
wire \main_reg|regFile[10][23]~q ;
wire \main_reg|regFile[8][23]~feeder_combout ;
wire \main_reg|regFile[8][23]~q ;
wire \main_reg|regFile~303_combout ;
wire \main_reg|regFile~304_combout ;
wire \main_reg|regFile~307_combout ;
wire \main_reg|regFile~310_combout ;
wire \main_reg|regFile~311_combout ;
wire \main_reg|rf_out1~242_combout ;
wire \main_reg|rf_out1~243_combout ;
wire \main_reg|rf_out1~237_combout ;
wire \main_reg|rf_out1~238_combout ;
wire \main_reg|rf_out1~239_combout ;
wire \main_reg|rf_out1~240_combout ;
wire \main_reg|rf_out1~241_combout ;
wire \main_reg|rf_out1~235_combout ;
wire \main_reg|rf_out1~236_combout ;
wire \main_reg|rf_out1~244_combout ;
wire \main_reg|rf_out1~232_combout ;
wire \main_reg|rf_out1~233_combout ;
wire \main_reg|rf_out1~225_combout ;
wire \main_reg|rf_out1~226_combout ;
wire \main_reg|rf_out1~227_combout ;
wire \main_reg|rf_out1~228_combout ;
wire \main_reg|rf_out1~229_combout ;
wire \main_reg|rf_out1~230_combout ;
wire \main_reg|rf_out1~231_combout ;
wire \main_reg|rf_out1~234_combout ;
wire \main_reg|rf_out1~713_combout ;
wire \main_reg|regFile~314_combout ;
wire \main_reg|regFile~315_combout ;
wire \alu_ctrl~17_combout ;
wire \alu|Mux30~9_combout ;
wire \main_reg|regFile~40_combout ;
wire \main_reg|regFile~36_combout ;
wire \main_reg|regFile[31][31]~feeder_combout ;
wire \main_reg|regFile[31][31]~q ;
wire \main_reg|regFile[27][31]~q ;
wire \main_reg|regFile[23][31]~q ;
wire \main_reg|regFile[19][31]~q ;
wire \main_reg|rf_out2~7_combout ;
wire \main_reg|rf_out2~8_combout ;
wire \main_reg|regFile[26][31]~q ;
wire \main_reg|regFile[18][31]~q ;
wire \main_reg|rf_out2~0_combout ;
wire \main_reg|regFile[22][31]~q ;
wire \main_reg|regFile[30][31]~feeder_combout ;
wire \main_reg|regFile[30][31]~q ;
wire \main_reg|rf_out2~1_combout ;
wire \main_reg|regFile[21][31]~feeder_combout ;
wire \main_reg|regFile[21][31]~q ;
wire \main_reg|regFile[17][31]~q ;
wire \main_reg|rf_out2~2_combout ;
wire \main_reg|regFile[25][31]~q ;
wire \main_reg|regFile[29][31]~q ;
wire \main_reg|rf_out2~3_combout ;
wire \main_reg|regFile[24][31]~feeder_combout ;
wire \main_reg|regFile[24][31]~q ;
wire \main_reg|regFile[16][31]~q ;
wire \main_reg|rf_out2~4_combout ;
wire \main_reg|regFile[28][31]~feeder_combout ;
wire \main_reg|regFile[28][31]~q ;
wire \main_reg|regFile[20][31]~q ;
wire \main_reg|rf_out2~5_combout ;
wire \main_reg|rf_out2~6_combout ;
wire \main_reg|rf_out2~9_combout ;
wire \main_reg|regFile[10][31]~q ;
wire \main_reg|regFile[9][31]~feeder_combout ;
wire \main_reg|regFile[9][31]~q ;
wire \main_reg|regFile[8][31]~q ;
wire \main_reg|rf_out2~10_combout ;
wire \main_reg|regFile[11][31]~feeder_combout ;
wire \main_reg|regFile[11][31]~q ;
wire \main_reg|rf_out2~11_combout ;
wire \main_reg|regFile[15][31]~q ;
wire \main_reg|regFile[13][31]~q ;
wire \main_reg|regFile[12][31]~q ;
wire \main_reg|regFile[14][31]~q ;
wire \main_reg|rf_out2~17_combout ;
wire \main_reg|rf_out2~18_combout ;
wire \main_reg|regFile[7][31]~q ;
wire \main_reg|regFile[5][31]~q ;
wire \main_reg|regFile[4][31]~q ;
wire \main_reg|rf_out2~12_combout ;
wire \main_reg|rf_out2~13_combout ;
wire \main_reg|regFile[1][31]~q ;
wire \main_reg|regFile[0][31]~feeder_combout ;
wire \main_reg|regFile[0][31]~q ;
wire \main_reg|rf_out2~14_combout ;
wire \main_reg|regFile[3][31]~q ;
wire \main_reg|regFile[2][31]~q ;
wire \main_reg|rf_out2~15_combout ;
wire \main_reg|rf_out2~16_combout ;
wire \main_reg|rf_out2~19_combout ;
wire \main_reg|rf_out2~20_combout ;
wire \main_reg|regFile~166_combout ;
wire \main_reg|regFile[25][24]~q ;
wire \main_reg|regFile[17][24]~q ;
wire \main_reg|rf_out1~205_combout ;
wire \main_reg|regFile[21][24]~feeder_combout ;
wire \main_reg|regFile[21][24]~q ;
wire \main_reg|regFile[29][24]~q ;
wire \main_reg|rf_out1~206_combout ;
wire \main_reg|regFile[19][24]~feeder_combout ;
wire \main_reg|regFile[19][24]~q ;
wire \main_reg|regFile[27][24]~q ;
wire \main_reg|rf_out1~212_combout ;
wire \main_reg|regFile[31][24]~q ;
wire \main_reg|rf_out1~213_combout ;
wire \main_reg|regFile[28][24]~feeder_combout ;
wire \main_reg|regFile[28][24]~q ;
wire \main_reg|regFile[24][24]~q ;
wire \main_reg|regFile[16][24]~q ;
wire \main_reg|regFile[20][24]~q ;
wire \main_reg|rf_out1~209_combout ;
wire \main_reg|rf_out1~210_combout ;
wire \main_reg|regFile[30][24]~feeder_combout ;
wire \main_reg|regFile[30][24]~q ;
wire \main_reg|regFile[18][24]~q ;
wire \main_reg|regFile[22][24]~q ;
wire \main_reg|rf_out1~207_combout ;
wire \main_reg|regFile[26][24]~q ;
wire \main_reg|rf_out1~208_combout ;
wire \main_reg|rf_out1~211_combout ;
wire \main_reg|rf_out1~214_combout ;
wire \main_reg|regFile[15][24]~q ;
wire \main_reg|regFile[14][24]~feeder_combout ;
wire \main_reg|regFile[14][24]~q ;
wire \main_reg|regFile[12][24]~q ;
wire \main_reg|regFile[13][24]~q ;
wire \main_reg|rf_out1~222_combout ;
wire \main_reg|rf_out1~223_combout ;
wire \main_reg|regFile[6][24]~q ;
wire \main_reg|regFile[7][24]~q ;
wire \main_reg|regFile[5][24]~q ;
wire \main_reg|regFile[4][24]~q ;
wire \main_reg|rf_out1~215_combout ;
wire \main_reg|rf_out1~216_combout ;
wire \main_reg|regFile[3][24]~feeder_combout ;
wire \main_reg|regFile[3][24]~q ;
wire \main_reg|regFile[1][24]~q ;
wire \main_reg|regFile[0][24]~q ;
wire \main_reg|regFile[2][24]~q ;
wire \main_reg|rf_out1~219_combout ;
wire \main_reg|rf_out1~220_combout ;
wire \main_reg|regFile[11][24]~q ;
wire \main_reg|regFile[9][24]~feeder_combout ;
wire \main_reg|regFile[9][24]~q ;
wire \main_reg|regFile[8][24]~q ;
wire \main_reg|regFile[10][24]~feeder_combout ;
wire \main_reg|regFile[10][24]~q ;
wire \main_reg|rf_out1~217_combout ;
wire \main_reg|rf_out1~218_combout ;
wire \main_reg|rf_out1~221_combout ;
wire \main_reg|rf_out1~224_combout ;
wire \main_reg|rf_out1~712_combout ;
wire \main_reg|regFile~256_combout ;
wire \main_reg|regFile~257_combout ;
wire \main_reg|regFile~263_combout ;
wire \main_reg|regFile~264_combout ;
wire \main_reg|regFile~258_combout ;
wire \main_reg|regFile~259_combout ;
wire \main_reg|regFile~260_combout ;
wire \main_reg|regFile~261_combout ;
wire \main_reg|regFile~262_combout ;
wire \main_reg|regFile~265_combout ;
wire \main_reg|regFile~266_combout ;
wire \main_reg|regFile~267_combout ;
wire \main_reg|regFile~273_combout ;
wire \main_reg|regFile~274_combout ;
wire \main_reg|regFile~268_combout ;
wire \main_reg|regFile~269_combout ;
wire \main_reg|regFile~270_combout ;
wire \main_reg|regFile~271_combout ;
wire \main_reg|regFile~272_combout ;
wire \main_reg|regFile~275_combout ;
wire \main_reg|regFile[15][25]~q ;
wire \main_reg|regFile[14][25]~q ;
wire \main_reg|regFile[12][25]~q ;
wire \main_reg|regFile~251_combout ;
wire \main_reg|regFile[13][25]~feeder_combout ;
wire \main_reg|regFile[13][25]~q ;
wire \main_reg|regFile~252_combout ;
wire \main_reg|regFile[2][25]~feeder_combout ;
wire \main_reg|regFile[2][25]~q ;
wire \main_reg|regFile[3][25]~q ;
wire \main_reg|regFile[1][25]~feeder_combout ;
wire \main_reg|regFile[1][25]~q ;
wire \main_reg|regFile[0][25]~q ;
wire \main_reg|regFile~248_combout ;
wire \main_reg|regFile~249_combout ;
wire \main_reg|regFile[5][25]~q ;
wire \main_reg|regFile[7][25]~q ;
wire \main_reg|regFile[4][25]~q ;
wire \main_reg|regFile[6][25]~q ;
wire \main_reg|regFile~246_combout ;
wire \main_reg|regFile~247_combout ;
wire \main_reg|regFile~250_combout ;
wire \main_reg|regFile[9][25]~feeder_combout ;
wire \main_reg|regFile[9][25]~q ;
wire \main_reg|regFile[8][25]~q ;
wire \main_reg|regFile~244_combout ;
wire \main_reg|regFile[10][25]~q ;
wire \main_reg|regFile[11][25]~q ;
wire \main_reg|regFile~245_combout ;
wire \main_reg|regFile~253_combout ;
wire \main_reg|regFile~254_combout ;
wire \main_reg|rf_out1~202_combout ;
wire \main_reg|rf_out1~203_combout ;
wire \main_reg|rf_out1~195_combout ;
wire \main_reg|rf_out1~196_combout ;
wire \main_reg|rf_out1~199_combout ;
wire \main_reg|rf_out1~200_combout ;
wire \main_reg|rf_out1~197_combout ;
wire \main_reg|rf_out1~198_combout ;
wire \main_reg|rf_out1~201_combout ;
wire \main_reg|rf_out1~204_combout ;
wire \main_reg|regFile[19][25]~q ;
wire \main_reg|regFile[23][25]~q ;
wire \main_reg|rf_out1~192_combout ;
wire \main_reg|regFile[27][25]~feeder_combout ;
wire \main_reg|regFile[27][25]~q ;
wire \main_reg|regFile[31][25]~feeder_combout ;
wire \main_reg|regFile[31][25]~q ;
wire \main_reg|rf_out1~193_combout ;
wire \main_reg|regFile[30][25]~feeder_combout ;
wire \main_reg|regFile[30][25]~q ;
wire \main_reg|regFile[18][25]~feeder_combout ;
wire \main_reg|regFile[18][25]~q ;
wire \main_reg|regFile[26][25]~feeder_combout ;
wire \main_reg|regFile[26][25]~q ;
wire \main_reg|rf_out1~185_combout ;
wire \main_reg|rf_out1~186_combout ;
wire \main_reg|regFile[29][25]~feeder_combout ;
wire \main_reg|regFile[29][25]~q ;
wire \main_reg|regFile[25][25]~feeder_combout ;
wire \main_reg|regFile[25][25]~q ;
wire \main_reg|regFile[17][25]~feeder_combout ;
wire \main_reg|regFile[17][25]~q ;
wire \main_reg|regFile[21][25]~q ;
wire \main_reg|rf_out1~187_combout ;
wire \main_reg|rf_out1~188_combout ;
wire \main_reg|regFile[16][25]~feeder_combout ;
wire \main_reg|regFile[16][25]~q ;
wire \main_reg|regFile[24][25]~q ;
wire \main_reg|rf_out1~189_combout ;
wire \main_reg|regFile[28][25]~feeder_combout ;
wire \main_reg|regFile[28][25]~q ;
wire \main_reg|regFile[20][25]~q ;
wire \main_reg|rf_out1~190_combout ;
wire \main_reg|rf_out1~191_combout ;
wire \main_reg|rf_out1~194_combout ;
wire \main_reg|rf_out1~711_combout ;
wire \main_reg|regFile~228_combout ;
wire \main_reg|regFile~229_combout ;
wire \main_reg|regFile~235_combout ;
wire \main_reg|regFile~236_combout ;
wire \main_reg|regFile~230_combout ;
wire \main_reg|regFile~231_combout ;
wire \main_reg|regFile~232_combout ;
wire \main_reg|regFile~233_combout ;
wire \main_reg|regFile~234_combout ;
wire \main_reg|regFile~237_combout ;
wire \main_reg|regFile~243_combout ;
wire \main_reg|regFile~1019_combout ;
wire \main_reg|regFile~138_combout ;
wire \main_reg|regFile~1016_combout ;
wire \main_reg|regFile~1015_combout ;
wire \main_reg|regFile~149_combout ;
wire \main_reg|regFile~238_combout ;
wire \main_reg|regFile~150_combout ;
wire \main_reg|regFile~239_combout ;
wire \main_reg|regFile[13][26]~q ;
wire \main_reg|regFile[12][26]~q ;
wire \main_reg|rf_out1~182_combout ;
wire \main_reg|regFile[14][26]~q ;
wire \main_reg|regFile[15][26]~q ;
wire \main_reg|rf_out1~183_combout ;
wire \main_reg|regFile[5][26]~q ;
wire \main_reg|regFile[4][26]~feeder_combout ;
wire \main_reg|regFile[4][26]~q ;
wire \main_reg|rf_out1~175_combout ;
wire \main_reg|regFile[6][26]~feeder_combout ;
wire \main_reg|regFile[6][26]~q ;
wire \main_reg|regFile[7][26]~q ;
wire \main_reg|rf_out1~176_combout ;
wire \main_reg|regFile[3][26]~q ;
wire \main_reg|regFile[1][26]~feeder_combout ;
wire \main_reg|regFile[1][26]~q ;
wire \main_reg|regFile[0][26]~q ;
wire \main_reg|regFile[2][26]~q ;
wire \main_reg|rf_out1~179_combout ;
wire \main_reg|rf_out1~180_combout ;
wire \main_reg|regFile[11][26]~q ;
wire \main_reg|regFile[8][26]~q ;
wire \main_reg|regFile[10][26]~q ;
wire \main_reg|rf_out1~177_combout ;
wire \main_reg|regFile[9][26]~q ;
wire \main_reg|rf_out1~178_combout ;
wire \main_reg|rf_out1~181_combout ;
wire \main_reg|rf_out1~184_combout ;
wire \main_reg|regFile[29][26]~feeder_combout ;
wire \main_reg|regFile[29][26]~q ;
wire \main_reg|regFile[21][26]~feeder_combout ;
wire \main_reg|regFile[21][26]~q ;
wire \main_reg|regFile[25][26]~feeder_combout ;
wire \main_reg|regFile[25][26]~q ;
wire \main_reg|regFile[17][26]~feeder_combout ;
wire \main_reg|regFile[17][26]~q ;
wire \main_reg|rf_out1~165_combout ;
wire \main_reg|rf_out1~166_combout ;
wire \main_reg|regFile[28][26]~feeder_combout ;
wire \main_reg|regFile[28][26]~q ;
wire \main_reg|regFile[24][26]~feeder_combout ;
wire \main_reg|regFile[24][26]~q ;
wire \main_reg|regFile[16][26]~q ;
wire \main_reg|regFile[20][26]~feeder_combout ;
wire \main_reg|regFile[20][26]~q ;
wire \main_reg|rf_out1~169_combout ;
wire \main_reg|rf_out1~170_combout ;
wire \main_reg|regFile[18][26]~feeder_combout ;
wire \main_reg|regFile[18][26]~q ;
wire \main_reg|regFile[22][26]~q ;
wire \main_reg|rf_out1~167_combout ;
wire \main_reg|regFile[26][26]~q ;
wire \main_reg|rf_out1~168_combout ;
wire \main_reg|rf_out1~171_combout ;
wire \main_reg|regFile[31][26]~q ;
wire \main_reg|regFile[23][26]~feeder_combout ;
wire \main_reg|regFile[23][26]~q ;
wire \main_reg|regFile[19][26]~q ;
wire \main_reg|regFile[27][26]~q ;
wire \main_reg|rf_out1~172_combout ;
wire \main_reg|rf_out1~173_combout ;
wire \main_reg|rf_out1~174_combout ;
wire \main_reg|rf_out1~710_combout ;
wire \main_reg|regFile~194_combout ;
wire \main_reg|regFile~195_combout ;
wire \main_reg|regFile~192_combout ;
wire \main_reg|regFile~193_combout ;
wire \main_reg|regFile~196_combout ;
wire \main_reg|regFile~190_combout ;
wire \main_reg|regFile~191_combout ;
wire \main_reg|regFile~197_combout ;
wire \main_reg|regFile~198_combout ;
wire \main_reg|regFile~199_combout ;
wire \main_reg|regFile~205_combout ;
wire \main_reg|regFile~1018_combout ;
wire \main_reg|regFile~213_combout ;
wire \main_reg|regFile~214_combout ;
wire \main_reg|regFile~208_combout ;
wire \main_reg|regFile~209_combout ;
wire \main_reg|regFile~210_combout ;
wire \main_reg|regFile~211_combout ;
wire \main_reg|regFile~212_combout ;
wire \main_reg|regFile~206_combout ;
wire \main_reg|regFile~207_combout ;
wire \main_reg|regFile~215_combout ;
wire \main_reg|regFile~216_combout ;
wire \main_reg|regFile[30][27]~q ;
wire \main_reg|regFile[22][27]~q ;
wire \main_reg|regFile[18][27]~q ;
wire \main_reg|regFile[26][27]~q ;
wire \main_reg|rf_out1~145_combout ;
wire \main_reg|rf_out1~146_combout ;
wire \main_reg|regFile[31][27]~feeder_combout ;
wire \main_reg|regFile[31][27]~q ;
wire \main_reg|regFile[27][27]~q ;
wire \main_reg|regFile[19][27]~q ;
wire \main_reg|regFile[23][27]~q ;
wire \main_reg|rf_out1~152_combout ;
wire \main_reg|rf_out1~153_combout ;
wire \main_reg|regFile[25][27]~feeder_combout ;
wire \main_reg|regFile[25][27]~q ;
wire \main_reg|regFile[29][27]~feeder_combout ;
wire \main_reg|regFile[29][27]~q ;
wire \main_reg|regFile[17][27]~feeder_combout ;
wire \main_reg|regFile[17][27]~q ;
wire \main_reg|regFile[21][27]~feeder_combout ;
wire \main_reg|regFile[21][27]~q ;
wire \main_reg|rf_out1~147_combout ;
wire \main_reg|rf_out1~148_combout ;
wire \main_reg|regFile[24][27]~feeder_combout ;
wire \main_reg|regFile[24][27]~q ;
wire \main_reg|regFile[16][27]~feeder_combout ;
wire \main_reg|regFile[16][27]~q ;
wire \main_reg|rf_out1~149_combout ;
wire \main_reg|regFile[20][27]~q ;
wire \main_reg|regFile[28][27]~q ;
wire \main_reg|rf_out1~150_combout ;
wire \main_reg|rf_out1~151_combout ;
wire \main_reg|rf_out1~154_combout ;
wire \main_reg|regFile[11][27]~feeder_combout ;
wire \main_reg|regFile[11][27]~q ;
wire \main_reg|regFile[8][27]~q ;
wire \main_reg|regFile[9][27]~feeder_combout ;
wire \main_reg|regFile[9][27]~q ;
wire \main_reg|rf_out1~155_combout ;
wire \main_reg|regFile[10][27]~feeder_combout ;
wire \main_reg|regFile[10][27]~q ;
wire \main_reg|rf_out1~156_combout ;
wire \main_reg|regFile[3][27]~feeder_combout ;
wire \main_reg|regFile[3][27]~q ;
wire \main_reg|regFile[2][27]~q ;
wire \main_reg|regFile[0][27]~feeder_combout ;
wire \main_reg|regFile[0][27]~q ;
wire \main_reg|regFile[1][27]~feeder_combout ;
wire \main_reg|regFile[1][27]~q ;
wire \main_reg|rf_out1~159_combout ;
wire \main_reg|rf_out1~160_combout ;
wire \main_reg|regFile[7][27]~q ;
wire \main_reg|regFile[5][27]~q ;
wire \main_reg|regFile[4][27]~q ;
wire \main_reg|regFile[6][27]~q ;
wire \main_reg|rf_out1~157_combout ;
wire \main_reg|rf_out1~158_combout ;
wire \main_reg|rf_out1~161_combout ;
wire \main_reg|regFile[15][27]~q ;
wire \main_reg|regFile[12][27]~q ;
wire \main_reg|rf_out1~162_combout ;
wire \main_reg|regFile[13][27]~feeder_combout ;
wire \main_reg|regFile[13][27]~q ;
wire \main_reg|rf_out1~163_combout ;
wire \main_reg|rf_out1~164_combout ;
wire \main_reg|rf_out1~709_combout ;
wire \main_reg|regFile~158_combout ;
wire \main_reg|regFile~159_combout ;
wire \main_reg|regFile~151_combout ;
wire \main_reg|regFile~152_combout ;
wire \main_reg|regFile~155_combout ;
wire \main_reg|regFile~156_combout ;
wire \main_reg|regFile~153_combout ;
wire \main_reg|regFile~154_combout ;
wire \main_reg|regFile~157_combout ;
wire \main_reg|regFile~160_combout ;
wire \main_reg|regFile~167_combout ;
wire \main_reg|regFile~1017_combout ;
wire \main_reg|regFile~168_combout ;
wire \main_reg|regFile~169_combout ;
wire \main_reg|regFile~175_combout ;
wire \main_reg|regFile~176_combout ;
wire \main_reg|regFile~172_combout ;
wire \main_reg|regFile~173_combout ;
wire \main_reg|regFile~170_combout ;
wire \main_reg|regFile~171_combout ;
wire \main_reg|regFile~174_combout ;
wire \main_reg|regFile~177_combout ;
wire \main_reg|regFile~178_combout ;
wire \main_reg|regFile~161_combout ;
wire \main_reg|regFile[31][28]~q ;
wire \main_reg|regFile[23][28]~q ;
wire \main_reg|regFile[19][28]~q ;
wire \main_reg|regFile[27][28]~q ;
wire \main_reg|regFile~130_combout ;
wire \main_reg|regFile~131_combout ;
wire \main_reg|regFile[21][28]~q ;
wire \main_reg|regFile[29][28]~feeder_combout ;
wire \main_reg|regFile[29][28]~q ;
wire \main_reg|regFile[17][28]~q ;
wire \main_reg|regFile[25][28]~q ;
wire \main_reg|regFile~123_combout ;
wire \main_reg|regFile~124_combout ;
wire \main_reg|regFile[28][28]~feeder_combout ;
wire \main_reg|regFile[28][28]~q ;
wire \main_reg|regFile[24][28]~feeder_combout ;
wire \main_reg|regFile[24][28]~q ;
wire \main_reg|regFile[16][28]~feeder_combout ;
wire \main_reg|regFile[16][28]~q ;
wire \main_reg|regFile[20][28]~feeder_combout ;
wire \main_reg|regFile[20][28]~q ;
wire \main_reg|regFile~127_combout ;
wire \main_reg|regFile~128_combout ;
wire \main_reg|regFile[30][28]~q ;
wire \main_reg|regFile[22][28]~q ;
wire \main_reg|regFile[18][28]~feeder_combout ;
wire \main_reg|regFile[18][28]~q ;
wire \main_reg|regFile~125_combout ;
wire \main_reg|regFile~126_combout ;
wire \main_reg|regFile~129_combout ;
wire \main_reg|regFile~132_combout ;
wire \main_reg|rf_out1~125_combout ;
wire \main_reg|rf_out1~126_combout ;
wire \main_reg|rf_out1~132_combout ;
wire \main_reg|rf_out1~133_combout ;
wire \main_reg|rf_out1~129_combout ;
wire \main_reg|rf_out1~130_combout ;
wire \main_reg|rf_out1~127_combout ;
wire \main_reg|rf_out1~128_combout ;
wire \main_reg|rf_out1~131_combout ;
wire \main_reg|rf_out1~134_combout ;
wire \main_reg|regFile[14][28]~feeder_combout ;
wire \main_reg|regFile[14][28]~q ;
wire \main_reg|regFile[15][28]~q ;
wire \main_reg|regFile[12][28]~q ;
wire \main_reg|regFile[13][28]~q ;
wire \main_reg|rf_out1~142_combout ;
wire \main_reg|rf_out1~143_combout ;
wire \main_reg|regFile[3][28]~q ;
wire \main_reg|regFile[1][28]~q ;
wire \main_reg|regFile[0][28]~q ;
wire \main_reg|regFile[2][28]~q ;
wire \main_reg|rf_out1~139_combout ;
wire \main_reg|rf_out1~140_combout ;
wire \main_reg|regFile[11][28]~q ;
wire \main_reg|regFile[8][28]~feeder_combout ;
wire \main_reg|regFile[8][28]~q ;
wire \main_reg|regFile[10][28]~q ;
wire \main_reg|rf_out1~137_combout ;
wire \main_reg|regFile[9][28]~q ;
wire \main_reg|rf_out1~138_combout ;
wire \main_reg|rf_out1~141_combout ;
wire \main_reg|regFile[6][28]~feeder_combout ;
wire \main_reg|regFile[6][28]~q ;
wire \main_reg|regFile[7][28]~feeder_combout ;
wire \main_reg|regFile[7][28]~q ;
wire \main_reg|regFile[5][28]~q ;
wire \main_reg|regFile[4][28]~q ;
wire \main_reg|rf_out1~135_combout ;
wire \main_reg|rf_out1~136_combout ;
wire \main_reg|rf_out1~144_combout ;
wire \main_reg|rf_out1~708_combout ;
wire \main_reg|regFile~111_combout ;
wire \main_reg|regFile~112_combout ;
wire \main_reg|regFile~118_combout ;
wire \main_reg|regFile~119_combout ;
wire \main_reg|regFile~115_combout ;
wire \main_reg|regFile~116_combout ;
wire \main_reg|regFile~113_combout ;
wire \main_reg|regFile~114_combout ;
wire \main_reg|regFile~117_combout ;
wire \main_reg|regFile~120_combout ;
wire \main_reg|regFile~121_combout ;
wire \main_reg|regFile~48_combout ;
wire \main_reg|regFile[31][29]~feeder_combout ;
wire \main_reg|regFile[31][29]~q ;
wire \main_reg|regFile[27][29]~q ;
wire \main_reg|regFile[19][29]~q ;
wire \main_reg|regFile[23][29]~q ;
wire \main_reg|regFile~93_combout ;
wire \main_reg|regFile~94_combout ;
wire \main_reg|regFile[17][29]~feeder_combout ;
wire \main_reg|regFile[17][29]~q ;
wire \main_reg|regFile[21][29]~feeder_combout ;
wire \main_reg|regFile[21][29]~q ;
wire \main_reg|regFile~88_combout ;
wire \main_reg|regFile[29][29]~q ;
wire \main_reg|regFile[25][29]~q ;
wire \main_reg|regFile~89_combout ;
wire \main_reg|regFile[28][29]~q ;
wire \main_reg|regFile[20][29]~q ;
wire \main_reg|regFile[16][29]~feeder_combout ;
wire \main_reg|regFile[16][29]~q ;
wire \main_reg|regFile[24][29]~feeder_combout ;
wire \main_reg|regFile[24][29]~q ;
wire \main_reg|regFile~90_combout ;
wire \main_reg|regFile~91_combout ;
wire \main_reg|regFile~92_combout ;
wire \main_reg|regFile[18][29]~q ;
wire \main_reg|regFile[26][29]~q ;
wire \main_reg|regFile~86_combout ;
wire \main_reg|regFile[30][29]~q ;
wire \main_reg|regFile[22][29]~q ;
wire \main_reg|regFile~87_combout ;
wire \main_reg|regFile~95_combout ;
wire \main_reg|regFile[13][29]~q ;
wire \main_reg|regFile[12][29]~feeder_combout ;
wire \main_reg|regFile[12][29]~q ;
wire \main_reg|regFile[14][29]~feeder_combout ;
wire \main_reg|regFile[14][29]~q ;
wire \main_reg|regFile~79_combout ;
wire \main_reg|regFile~80_combout ;
wire \main_reg|regFile[5][29]~q ;
wire \main_reg|regFile[6][29]~q ;
wire \main_reg|regFile[4][29]~q ;
wire \main_reg|regFile~74_combout ;
wire \main_reg|regFile[7][29]~feeder_combout ;
wire \main_reg|regFile[7][29]~q ;
wire \main_reg|regFile~75_combout ;
wire \main_reg|regFile[2][29]~feeder_combout ;
wire \main_reg|regFile[2][29]~q ;
wire \main_reg|regFile[3][29]~q ;
wire \main_reg|regFile[0][29]~q ;
wire \main_reg|regFile[1][29]~q ;
wire \main_reg|regFile~76_combout ;
wire \main_reg|regFile~77_combout ;
wire \main_reg|regFile~78_combout ;
wire \main_reg|regFile[11][29]~feeder_combout ;
wire \main_reg|regFile[11][29]~q ;
wire \main_reg|regFile[10][29]~q ;
wire \main_reg|regFile[9][29]~feeder_combout ;
wire \main_reg|regFile[9][29]~q ;
wire \main_reg|regFile[8][29]~q ;
wire \main_reg|regFile~72_combout ;
wire \main_reg|regFile~73_combout ;
wire \main_reg|regFile~81_combout ;
wire \main_reg|rf_out1~105_combout ;
wire \main_reg|rf_out1~106_combout ;
wire \main_reg|rf_out1~107_combout ;
wire \main_reg|rf_out1~108_combout ;
wire \main_reg|rf_out1~109_combout ;
wire \main_reg|rf_out1~110_combout ;
wire \main_reg|rf_out1~111_combout ;
wire \main_reg|rf_out1~112_combout ;
wire \main_reg|rf_out1~113_combout ;
wire \main_reg|rf_out1~114_combout ;
wire \main_reg|rf_out1~122_combout ;
wire \main_reg|rf_out1~123_combout ;
wire \main_reg|rf_out1~115_combout ;
wire \main_reg|rf_out1~116_combout ;
wire \main_reg|rf_out1~117_combout ;
wire \main_reg|rf_out1~118_combout ;
wire \main_reg|rf_out1~119_combout ;
wire \main_reg|rf_out1~120_combout ;
wire \main_reg|rf_out1~121_combout ;
wire \main_reg|rf_out1~124_combout ;
wire \main_reg|rf_out1~707_combout ;
wire \main_reg|regFile~84_combout ;
wire \main_reg|regFile~49_combout ;
wire \mem_data_in[31]~4_combout ;
wire \reg_data_in_prot[30]~8_combout ;
wire \main_reg|regFile~47_combout ;
wire \main_reg|regFile[6][30]~feeder_combout ;
wire \main_reg|regFile[6][30]~q ;
wire \main_reg|regFile[7][30]~feeder_combout ;
wire \main_reg|regFile[7][30]~q ;
wire \main_reg|regFile[4][30]~feeder_combout ;
wire \main_reg|regFile[4][30]~q ;
wire \main_reg|regFile[5][30]~q ;
wire \main_reg|rf_out1~95_combout ;
wire \main_reg|rf_out1~96_combout ;
wire \main_reg|regFile[15][30]~q ;
wire \main_reg|regFile[14][30]~feeder_combout ;
wire \main_reg|regFile[14][30]~q ;
wire \main_reg|regFile[12][30]~feeder_combout ;
wire \main_reg|regFile[12][30]~q ;
wire \main_reg|regFile[13][30]~q ;
wire \main_reg|rf_out1~102_combout ;
wire \main_reg|rf_out1~103_combout ;
wire \main_reg|regFile[1][30]~feeder_combout ;
wire \main_reg|regFile[1][30]~q ;
wire \main_reg|regFile[0][30]~q ;
wire \main_reg|regFile[2][30]~q ;
wire \main_reg|rf_out1~99_combout ;
wire \main_reg|rf_out1~100_combout ;
wire \main_reg|regFile[9][30]~feeder_combout ;
wire \main_reg|regFile[9][30]~q ;
wire \main_reg|regFile[11][30]~q ;
wire \main_reg|regFile[8][30]~q ;
wire \main_reg|regFile[10][30]~q ;
wire \main_reg|rf_out1~97_combout ;
wire \main_reg|rf_out1~98_combout ;
wire \main_reg|rf_out1~101_combout ;
wire \main_reg|rf_out1~104_combout ;
wire \main_reg|regFile[19][30]~q ;
wire \main_reg|regFile[27][30]~q ;
wire \main_reg|rf_out1~92_combout ;
wire \main_reg|regFile[31][30]~feeder_combout ;
wire \main_reg|regFile[31][30]~q ;
wire \main_reg|regFile[23][30]~feeder_combout ;
wire \main_reg|regFile[23][30]~q ;
wire \main_reg|rf_out1~93_combout ;
wire \main_reg|regFile[29][30]~q ;
wire \main_reg|regFile[25][30]~q ;
wire \main_reg|regFile[17][30]~q ;
wire \main_reg|rf_out1~85_combout ;
wire \main_reg|regFile[21][30]~feeder_combout ;
wire \main_reg|regFile[21][30]~q ;
wire \main_reg|rf_out1~86_combout ;
wire \main_reg|regFile[24][30]~feeder_combout ;
wire \main_reg|regFile[24][30]~q ;
wire \main_reg|regFile[28][30]~feeder_combout ;
wire \main_reg|regFile[28][30]~q ;
wire \main_reg|regFile[20][30]~q ;
wire \main_reg|regFile[16][30]~feeder_combout ;
wire \main_reg|regFile[16][30]~q ;
wire \main_reg|rf_out1~89_combout ;
wire \main_reg|rf_out1~90_combout ;
wire \main_reg|regFile[26][30]~q ;
wire \main_reg|regFile[22][30]~q ;
wire \main_reg|regFile[18][30]~q ;
wire \main_reg|rf_out1~87_combout ;
wire \main_reg|regFile[30][30]~q ;
wire \main_reg|rf_out1~88_combout ;
wire \main_reg|rf_out1~91_combout ;
wire \main_reg|rf_out1~94_combout ;
wire \main_reg|rf_out1~706_combout ;
wire \main_reg|regFile~44_combout ;
wire \main_reg|regFile~45_combout ;
wire \main_reg|Mux1~17_combout ;
wire \main_reg|Mux1~18_combout ;
wire \main_reg|Mux1~14_combout ;
wire \main_reg|Mux1~15_combout ;
wire \main_reg|Mux1~12_combout ;
wire \main_reg|Mux1~13_combout ;
wire \main_reg|Mux1~16_combout ;
wire \main_reg|Mux1~10_combout ;
wire \main_reg|Mux1~11_combout ;
wire \main_reg|Mux1~19_combout ;
wire \main_reg|Mux1~4_combout ;
wire \main_reg|Mux1~5_combout ;
wire \main_reg|Mux1~2_combout ;
wire \main_reg|Mux1~3_combout ;
wire \main_reg|Mux1~6_combout ;
wire \main_reg|Mux1~7_combout ;
wire \main_reg|Mux1~8_combout ;
wire \main_reg|Mux1~0_combout ;
wire \main_reg|Mux1~1_combout ;
wire \main_reg|Mux1~9_combout ;
wire \main_reg|regFile~46_combout ;
wire \alu_in1[30]~7_combout ;
wire \alu_in2[29]~10_combout ;
wire \alu_in2[30]~12_combout ;
wire \reg_data_in_prot[30]~6_combout ;
wire \alu|Mux31~1_combout ;
wire \alu|ShiftLeft0~5_combout ;
wire \alu_in2[0]~54_combout ;
wire \alu_in2[0]~66_combout ;
wire \alu_in2[0]~67_combout ;
wire \alu_in2[1]~68_combout ;
wire \alu_in2[2]~64_combout ;
wire \alu_in2[2]~65_combout ;
wire \alu|ShiftRight0~75_combout ;
wire \alu_in2[3]~53_combout ;
wire \alu_in2[3]~59_combout ;
wire \alu_in2[3]~70_combout ;
wire \alu|ShiftRight0~90_combout ;
wire \alu|Mux2~0_combout ;
wire \alu_in2[29]~13_combout ;
wire \alu_in1[29]~8_combout ;
wire \alu_in1[28]~9_combout ;
wire \alu_in2[28]~14_combout ;
wire \alu_in1[27]~10_combout ;
wire \alu_in2[27]~15_combout ;
wire \alu_in1[26]~11_combout ;
wire \alu_in2[26]~16_combout ;
wire \alu_in2[25]~17_combout ;
wire \alu_in1[25]~12_combout ;
wire \alu_in2[24]~18_combout ;
wire \alu_in1[24]~13_combout ;
wire \alu_in2[23]~19_combout ;
wire \alu_in1[23]~14_combout ;
wire \alu_in2[22]~20_combout ;
wire \alu_in1[22]~15_combout ;
wire \main_reg|regFile[14][21]~feeder_combout ;
wire \main_reg|regFile[14][21]~q ;
wire \main_reg|regFile[15][21]~q ;
wire \main_reg|regFile[13][21]~q ;
wire \main_reg|regFile[12][21]~q ;
wire \main_reg|regFile~391_combout ;
wire \main_reg|regFile~392_combout ;
wire \main_reg|regFile[9][21]~q ;
wire \main_reg|regFile[11][21]~feeder_combout ;
wire \main_reg|regFile[11][21]~q ;
wire \main_reg|regFile[8][21]~feeder_combout ;
wire \main_reg|regFile[8][21]~q ;
wire \main_reg|regFile~386_combout ;
wire \main_reg|regFile~387_combout ;
wire \main_reg|regFile[1][21]~q ;
wire \main_reg|regFile[3][21]~q ;
wire \main_reg|regFile[2][21]~q ;
wire \main_reg|regFile[0][21]~q ;
wire \main_reg|regFile~388_combout ;
wire \main_reg|regFile~389_combout ;
wire \main_reg|regFile~390_combout ;
wire \main_reg|regFile[7][21]~feeder_combout ;
wire \main_reg|regFile[7][21]~q ;
wire \main_reg|regFile[4][21]~feeder_combout ;
wire \main_reg|regFile[4][21]~q ;
wire \main_reg|regFile[5][21]~q ;
wire \main_reg|regFile~384_combout ;
wire \main_reg|regFile[6][21]~q ;
wire \main_reg|regFile~385_combout ;
wire \main_reg|regFile~393_combout ;
wire \main_reg|regFile[29][21]~q ;
wire \main_reg|regFile[21][21]~q ;
wire \main_reg|regFile[25][21]~feeder_combout ;
wire \main_reg|regFile[25][21]~q ;
wire \main_reg|regFile[17][21]~feeder_combout ;
wire \main_reg|regFile[17][21]~q ;
wire \main_reg|regFile~374_combout ;
wire \main_reg|regFile~375_combout ;
wire \main_reg|regFile[23][21]~feeder_combout ;
wire \main_reg|regFile[23][21]~q ;
wire \main_reg|regFile[31][21]~feeder_combout ;
wire \main_reg|regFile[31][21]~q ;
wire \main_reg|regFile[27][21]~q ;
wire \main_reg|regFile[19][21]~q ;
wire \main_reg|regFile~381_combout ;
wire \main_reg|regFile~382_combout ;
wire \main_reg|regFile[24][21]~q ;
wire \main_reg|regFile[28][21]~feeder_combout ;
wire \main_reg|regFile[28][21]~q ;
wire \main_reg|regFile[20][21]~feeder_combout ;
wire \main_reg|regFile[20][21]~q ;
wire \main_reg|regFile[16][21]~feeder_combout ;
wire \main_reg|regFile[16][21]~q ;
wire \main_reg|regFile~378_combout ;
wire \main_reg|regFile~379_combout ;
wire \main_reg|regFile[26][21]~q ;
wire \main_reg|regFile[30][21]~feeder_combout ;
wire \main_reg|regFile[30][21]~q ;
wire \main_reg|regFile[22][21]~feeder_combout ;
wire \main_reg|regFile[22][21]~q ;
wire \main_reg|regFile[18][21]~q ;
wire \main_reg|regFile~376_combout ;
wire \main_reg|regFile~377_combout ;
wire \main_reg|regFile~380_combout ;
wire \main_reg|regFile~383_combout ;
wire \main_reg|regFile~394_combout ;
wire \main_reg|rf_out1~275_combout ;
wire \main_reg|rf_out1~276_combout ;
wire \main_reg|rf_out1~282_combout ;
wire \main_reg|rf_out1~283_combout ;
wire \main_reg|rf_out1~277_combout ;
wire \main_reg|rf_out1~278_combout ;
wire \main_reg|rf_out1~279_combout ;
wire \main_reg|rf_out1~280_combout ;
wire \main_reg|rf_out1~281_combout ;
wire \main_reg|rf_out1~284_combout ;
wire \main_reg|rf_out1~272_combout ;
wire \main_reg|rf_out1~273_combout ;
wire \main_reg|rf_out1~269_combout ;
wire \main_reg|rf_out1~270_combout ;
wire \main_reg|rf_out1~267_combout ;
wire \main_reg|rf_out1~268_combout ;
wire \main_reg|rf_out1~271_combout ;
wire \main_reg|rf_out1~265_combout ;
wire \main_reg|rf_out1~266_combout ;
wire \main_reg|rf_out1~274_combout ;
wire \main_reg|rf_out1~715_combout ;
wire \main_reg|regFile~395_combout ;
wire \main_reg|regFile~396_combout ;
wire \alu_in1[31]~6_combout ;
wire \alu|ShiftRight1~9_combout ;
wire \alu|ShiftRight0~2_combout ;
wire \alu|ShiftRight0~40_combout ;
wire \alu|ShiftRight1~10_combout ;
wire \alu|ShiftRight0~6_combout ;
wire \alu|ShiftRight0~42_combout ;
wire \alu|ShiftRight0~74_combout ;
wire \alu|ShiftRight1~8_combout ;
wire \alu|ShiftRight0~76_combout ;
wire \alu|ShiftRight0~77_combout ;
wire \alu_in1[21]~16_combout ;
wire \main_reg|regFile[31][20]~feeder_combout ;
wire \main_reg|regFile[31][20]~q ;
wire \main_reg|regFile[27][20]~q ;
wire \main_reg|regFile[19][20]~q ;
wire \main_reg|regFile[23][20]~feeder_combout ;
wire \main_reg|regFile[23][20]~q ;
wire \main_reg|regFile~416_combout ;
wire \main_reg|regFile~417_combout ;
wire \main_reg|regFile[30][20]~q ;
wire \main_reg|regFile[18][20]~q ;
wire \main_reg|regFile[26][20]~q ;
wire \main_reg|regFile~409_combout ;
wire \main_reg|regFile[22][20]~q ;
wire \main_reg|regFile~410_combout ;
wire \main_reg|regFile[25][20]~feeder_combout ;
wire \main_reg|regFile[25][20]~q ;
wire \main_reg|regFile[17][20]~q ;
wire \main_reg|regFile[21][20]~feeder_combout ;
wire \main_reg|regFile[21][20]~q ;
wire \main_reg|regFile~411_combout ;
wire \main_reg|regFile~412_combout ;
wire \main_reg|regFile[28][20]~feeder_combout ;
wire \main_reg|regFile[28][20]~q ;
wire \main_reg|regFile[20][20]~q ;
wire \main_reg|regFile[24][20]~q ;
wire \main_reg|regFile[16][20]~q ;
wire \main_reg|regFile~413_combout ;
wire \main_reg|regFile~414_combout ;
wire \main_reg|regFile~415_combout ;
wire \main_reg|regFile~418_combout ;
wire \main_reg|regFile[15][20]~q ;
wire \main_reg|regFile[13][20]~feeder_combout ;
wire \main_reg|regFile[13][20]~q ;
wire \main_reg|regFile[12][20]~feeder_combout ;
wire \main_reg|regFile[12][20]~q ;
wire \main_reg|regFile[14][20]~feeder_combout ;
wire \main_reg|regFile[14][20]~q ;
wire \main_reg|regFile~426_combout ;
wire \main_reg|regFile~427_combout ;
wire \main_reg|regFile[8][20]~feeder_combout ;
wire \main_reg|regFile[8][20]~q ;
wire \main_reg|regFile[9][20]~q ;
wire \main_reg|regFile~419_combout ;
wire \main_reg|regFile[11][20]~q ;
wire \main_reg|regFile[10][20]~q ;
wire \main_reg|regFile~420_combout ;
wire \main_reg|regFile[2][20]~q ;
wire \main_reg|regFile[3][20]~feeder_combout ;
wire \main_reg|regFile[3][20]~q ;
wire \main_reg|regFile[1][20]~q ;
wire \main_reg|regFile[0][20]~feeder_combout ;
wire \main_reg|regFile[0][20]~q ;
wire \main_reg|regFile~423_combout ;
wire \main_reg|regFile~424_combout ;
wire \main_reg|regFile[6][20]~q ;
wire \main_reg|regFile[4][20]~q ;
wire \main_reg|regFile~421_combout ;
wire \main_reg|regFile[5][20]~q ;
wire \main_reg|regFile[7][20]~q ;
wire \main_reg|regFile~422_combout ;
wire \main_reg|regFile~425_combout ;
wire \main_reg|regFile~428_combout ;
wire \main_reg|regFile~429_combout ;
wire \main_reg|rf_out2~238_combout ;
wire \main_reg|rf_out2~239_combout ;
wire \main_reg|rf_out2~233_combout ;
wire \main_reg|rf_out2~234_combout ;
wire \main_reg|rf_out2~235_combout ;
wire \main_reg|rf_out2~236_combout ;
wire \main_reg|rf_out2~237_combout ;
wire \main_reg|rf_out2~231_combout ;
wire \main_reg|rf_out2~232_combout ;
wire \main_reg|rf_out2~240_combout ;
wire \main_reg|rf_out2~245_combout ;
wire \main_reg|rf_out2~246_combout ;
wire \main_reg|rf_out2~243_combout ;
wire \main_reg|rf_out2~244_combout ;
wire \main_reg|rf_out2~247_combout ;
wire \main_reg|rf_out2~241_combout ;
wire \main_reg|rf_out2~242_combout ;
wire \main_reg|rf_out2~248_combout ;
wire \main_reg|rf_out2~249_combout ;
wire \main_reg|rf_out2~250_combout ;
wire \main_reg|rf_out2~251_combout ;
wire \main_reg|regFile~430_combout ;
wire \main_reg|regFile~431_combout ;
wire \alu|ShiftRight1~7_combout ;
wire \alu|ShiftRight0~0_combout ;
wire \alu|ShiftRight0~1_combout ;
wire \alu|ShiftRight0~69_combout ;
wire \alu|ShiftRight0~3_combout ;
wire \alu|ShiftRight0~4_combout ;
wire \alu|ShiftRight0~68_combout ;
wire \alu|ShiftRight0~70_combout ;
wire \alu_in2[20]~22_combout ;
wire \main_reg|regFile[11][19]~q ;
wire \main_reg|regFile[10][19]~q ;
wire \main_reg|regFile[8][19]~q ;
wire \main_reg|regFile[9][19]~feeder_combout ;
wire \main_reg|regFile[9][19]~q ;
wire \main_reg|rf_out1~315_combout ;
wire \main_reg|rf_out1~316_combout ;
wire \main_reg|regFile[3][19]~q ;
wire \main_reg|regFile[2][19]~q ;
wire \main_reg|regFile[0][19]~q ;
wire \main_reg|regFile[1][19]~q ;
wire \main_reg|rf_out1~319_combout ;
wire \main_reg|rf_out1~320_combout ;
wire \main_reg|regFile[7][19]~feeder_combout ;
wire \main_reg|regFile[7][19]~q ;
wire \main_reg|regFile[5][19]~q ;
wire \main_reg|regFile[4][19]~feeder_combout ;
wire \main_reg|regFile[4][19]~q ;
wire \main_reg|regFile[6][19]~q ;
wire \main_reg|rf_out1~317_combout ;
wire \main_reg|rf_out1~318_combout ;
wire \main_reg|rf_out1~321_combout ;
wire \main_reg|regFile[13][19]~feeder_combout ;
wire \main_reg|regFile[13][19]~q ;
wire \main_reg|regFile[15][19]~q ;
wire \main_reg|regFile[12][19]~feeder_combout ;
wire \main_reg|regFile[12][19]~q ;
wire \main_reg|regFile[14][19]~q ;
wire \main_reg|rf_out1~322_combout ;
wire \main_reg|rf_out1~323_combout ;
wire \main_reg|rf_out1~324_combout ;
wire \main_reg|regFile[27][19]~q ;
wire \main_reg|regFile[31][19]~q ;
wire \main_reg|regFile[23][19]~feeder_combout ;
wire \main_reg|regFile[23][19]~q ;
wire \main_reg|rf_out1~312_combout ;
wire \main_reg|rf_out1~313_combout ;
wire \main_reg|regFile[20][19]~q ;
wire \main_reg|regFile[28][19]~feeder_combout ;
wire \main_reg|regFile[28][19]~q ;
wire \main_reg|regFile[24][19]~feeder_combout ;
wire \main_reg|regFile[24][19]~q ;
wire \main_reg|regFile[16][19]~feeder_combout ;
wire \main_reg|regFile[16][19]~q ;
wire \main_reg|rf_out1~309_combout ;
wire \main_reg|rf_out1~310_combout ;
wire \main_reg|regFile[21][19]~q ;
wire \main_reg|regFile[17][19]~q ;
wire \main_reg|rf_out1~307_combout ;
wire \main_reg|regFile[29][19]~q ;
wire \main_reg|regFile[25][19]~q ;
wire \main_reg|rf_out1~308_combout ;
wire \main_reg|rf_out1~311_combout ;
wire \main_reg|regFile[30][19]~q ;
wire \main_reg|regFile[26][19]~feeder_combout ;
wire \main_reg|regFile[26][19]~q ;
wire \main_reg|regFile[18][19]~feeder_combout ;
wire \main_reg|regFile[18][19]~q ;
wire \main_reg|rf_out1~305_combout ;
wire \main_reg|regFile[22][19]~q ;
wire \main_reg|rf_out1~306_combout ;
wire \main_reg|rf_out1~314_combout ;
wire \main_reg|rf_out1~717_combout ;
wire \main_reg|regFile~465_combout ;
wire \main_reg|regFile~466_combout ;
wire \main_reg|regFile~461_combout ;
wire \main_reg|regFile~462_combout ;
wire \main_reg|regFile~454_combout ;
wire \main_reg|regFile~455_combout ;
wire \main_reg|regFile~456_combout ;
wire \main_reg|regFile~457_combout ;
wire \main_reg|regFile~458_combout ;
wire \main_reg|regFile~459_combout ;
wire \main_reg|regFile~460_combout ;
wire \main_reg|regFile~463_combout ;
wire \main_reg|regFile~444_combout ;
wire \main_reg|regFile~445_combout ;
wire \main_reg|regFile~451_combout ;
wire \main_reg|regFile~452_combout ;
wire \main_reg|regFile~448_combout ;
wire \main_reg|regFile~449_combout ;
wire \main_reg|regFile~446_combout ;
wire \main_reg|regFile~447_combout ;
wire \main_reg|regFile~450_combout ;
wire \main_reg|regFile~453_combout ;
wire \main_reg|regFile~464_combout ;
wire \mem_data_in[5]~30_combout ;
wire \mem_data_in[6]~29_combout ;
wire \mem_data_in[7]~28_combout ;
wire \mem_data_in[8]~27_combout ;
wire \main_reg|regFile[26][9]~q ;
wire \main_reg|regFile[30][9]~feeder_combout ;
wire \main_reg|regFile[30][9]~q ;
wire \main_reg|regFile[22][9]~q ;
wire \main_reg|regFile[18][9]~feeder_combout ;
wire \main_reg|regFile[18][9]~q ;
wire \main_reg|regFile~769_combout ;
wire \main_reg|regFile~770_combout ;
wire \main_reg|regFile[24][9]~q ;
wire \main_reg|regFile[28][9]~q ;
wire \main_reg|regFile[16][9]~feeder_combout ;
wire \main_reg|regFile[16][9]~q ;
wire \main_reg|regFile[20][9]~q ;
wire \main_reg|regFile~771_combout ;
wire \main_reg|regFile~772_combout ;
wire \main_reg|regFile~773_combout ;
wire \main_reg|regFile[21][9]~feeder_combout ;
wire \main_reg|regFile[21][9]~q ;
wire \main_reg|regFile[25][9]~feeder_combout ;
wire \main_reg|regFile[25][9]~q ;
wire \main_reg|regFile[17][9]~q ;
wire \main_reg|regFile~767_combout ;
wire \main_reg|regFile[29][9]~q ;
wire \main_reg|regFile~768_combout ;
wire \main_reg|regFile[31][9]~feeder_combout ;
wire \main_reg|regFile[31][9]~q ;
wire \main_reg|regFile[23][9]~q ;
wire \main_reg|regFile[19][9]~feeder_combout ;
wire \main_reg|regFile[19][9]~q ;
wire \main_reg|regFile[27][9]~q ;
wire \main_reg|regFile~774_combout ;
wire \main_reg|regFile~775_combout ;
wire \main_reg|regFile~776_combout ;
wire \main_reg|regFile[4][9]~feeder_combout ;
wire \main_reg|regFile[4][9]~q ;
wire \main_reg|regFile[6][9]~q ;
wire \main_reg|rf_out1~517_combout ;
wire \main_reg|regFile[7][9]~feeder_combout ;
wire \main_reg|regFile[7][9]~q ;
wire \main_reg|regFile[5][9]~q ;
wire \main_reg|rf_out1~518_combout ;
wire \main_reg|regFile[1][9]~feeder_combout ;
wire \main_reg|regFile[1][9]~q ;
wire \main_reg|regFile[0][9]~feeder_combout ;
wire \main_reg|regFile[0][9]~q ;
wire \main_reg|rf_out1~519_combout ;
wire \main_reg|regFile[3][9]~feeder_combout ;
wire \main_reg|regFile[3][9]~q ;
wire \main_reg|regFile[2][9]~feeder_combout ;
wire \main_reg|regFile[2][9]~q ;
wire \main_reg|rf_out1~520_combout ;
wire \main_reg|rf_out1~521_combout ;
wire \main_reg|regFile[11][9]~q ;
wire \main_reg|regFile[9][9]~q ;
wire \main_reg|regFile[8][9]~q ;
wire \main_reg|rf_out1~515_combout ;
wire \main_reg|regFile[10][9]~q ;
wire \main_reg|rf_out1~516_combout ;
wire \main_reg|regFile[13][9]~q ;
wire \main_reg|regFile[12][9]~q ;
wire \main_reg|regFile[14][9]~feeder_combout ;
wire \main_reg|regFile[14][9]~q ;
wire \main_reg|rf_out1~522_combout ;
wire \main_reg|rf_out1~523_combout ;
wire \main_reg|rf_out1~524_combout ;
wire \main_reg|rf_out1~507_combout ;
wire \main_reg|rf_out1~508_combout ;
wire \main_reg|rf_out1~509_combout ;
wire \main_reg|rf_out1~510_combout ;
wire \main_reg|rf_out1~511_combout ;
wire \main_reg|rf_out1~505_combout ;
wire \main_reg|rf_out1~506_combout ;
wire \main_reg|rf_out1~512_combout ;
wire \main_reg|rf_out1~513_combout ;
wire \main_reg|rf_out1~514_combout ;
wire \main_reg|rf_out1~727_combout ;
wire \main_reg|regFile~755_combout ;
wire \main_reg|regFile~756_combout ;
wire \main_reg|regFile~762_combout ;
wire \main_reg|regFile~763_combout ;
wire \main_reg|regFile~757_combout ;
wire \main_reg|regFile~758_combout ;
wire \main_reg|regFile~759_combout ;
wire \main_reg|regFile~760_combout ;
wire \main_reg|regFile~761_combout ;
wire \main_reg|regFile~764_combout ;
wire \main_reg|regFile~765_combout ;
wire \main_reg|regFile[7][18]~q ;
wire \main_reg|regFile[6][18]~feeder_combout ;
wire \main_reg|regFile[6][18]~q ;
wire \main_reg|regFile[4][18]~q ;
wire \main_reg|regFile[5][18]~feeder_combout ;
wire \main_reg|regFile[5][18]~q ;
wire \main_reg|rf_out2~283_combout ;
wire \main_reg|rf_out2~284_combout ;
wire \main_reg|regFile[13][18]~q ;
wire \main_reg|regFile[12][18]~q ;
wire \main_reg|rf_out2~290_combout ;
wire \main_reg|regFile[15][18]~q ;
wire \main_reg|rf_out2~291_combout ;
wire \main_reg|regFile[3][18]~feeder_combout ;
wire \main_reg|regFile[3][18]~q ;
wire \main_reg|regFile[1][18]~q ;
wire \main_reg|regFile[2][18]~q ;
wire \main_reg|regFile[0][18]~feeder_combout ;
wire \main_reg|regFile[0][18]~q ;
wire \main_reg|rf_out2~287_combout ;
wire \main_reg|rf_out2~288_combout ;
wire \main_reg|regFile[9][18]~q ;
wire \main_reg|regFile[8][18]~q ;
wire \main_reg|regFile[10][18]~q ;
wire \main_reg|rf_out2~285_combout ;
wire \main_reg|regFile[11][18]~q ;
wire \main_reg|rf_out2~286_combout ;
wire \main_reg|rf_out2~289_combout ;
wire \main_reg|rf_out2~292_combout ;
wire \main_reg|regFile[21][18]~q ;
wire \main_reg|regFile[29][18]~q ;
wire \main_reg|regFile[17][18]~q ;
wire \main_reg|regFile[25][18]~feeder_combout ;
wire \main_reg|regFile[25][18]~q ;
wire \main_reg|rf_out2~273_combout ;
wire \main_reg|rf_out2~274_combout ;
wire \main_reg|regFile[27][18]~feeder_combout ;
wire \main_reg|regFile[27][18]~q ;
wire \main_reg|regFile[19][18]~q ;
wire \main_reg|rf_out2~280_combout ;
wire \main_reg|regFile[31][18]~feeder_combout ;
wire \main_reg|regFile[31][18]~q ;
wire \main_reg|regFile[23][18]~q ;
wire \main_reg|rf_out2~281_combout ;
wire \main_reg|regFile[30][18]~q ;
wire \main_reg|regFile[26][18]~q ;
wire \main_reg|regFile[18][18]~q ;
wire \main_reg|regFile[22][18]~q ;
wire \main_reg|rf_out2~275_combout ;
wire \main_reg|rf_out2~276_combout ;
wire \main_reg|regFile[24][18]~q ;
wire \main_reg|regFile[28][18]~q ;
wire \main_reg|regFile[16][18]~q ;
wire \main_reg|regFile[20][18]~q ;
wire \main_reg|rf_out2~277_combout ;
wire \main_reg|rf_out2~278_combout ;
wire \main_reg|rf_out2~279_combout ;
wire \main_reg|rf_out2~282_combout ;
wire \main_reg|rf_out2~293_combout ;
wire \main_reg|regFile~500_combout ;
wire \main_reg|regFile~501_combout ;
wire \main_reg|regFile~486_combout ;
wire \main_reg|regFile~487_combout ;
wire \main_reg|regFile~479_combout ;
wire \main_reg|regFile~480_combout ;
wire \main_reg|regFile~481_combout ;
wire \main_reg|regFile~482_combout ;
wire \main_reg|regFile~483_combout ;
wire \main_reg|regFile~484_combout ;
wire \main_reg|regFile~485_combout ;
wire \main_reg|regFile~488_combout ;
wire \main_reg|regFile~491_combout ;
wire \main_reg|regFile~492_combout ;
wire \main_reg|regFile~493_combout ;
wire \main_reg|regFile~494_combout ;
wire \main_reg|regFile~495_combout ;
wire \main_reg|regFile~489_combout ;
wire \main_reg|regFile~490_combout ;
wire \main_reg|regFile~496_combout ;
wire \main_reg|regFile~497_combout ;
wire \main_reg|regFile~498_combout ;
wire \main_reg|regFile~499_combout ;
wire \main_reg|regFile~321_combout ;
wire \alu_in1[18]~19_combout ;
wire \alu_in2[18]~24_combout ;
wire \alu|Equal0~65_combout ;
wire \main_reg|regFile~51_combout ;
wire \alu|ShiftRight1~19_combout ;
wire \alu|ShiftRight1~20_combout ;
wire \alu|ShiftRight1~21_combout ;
wire \alu|ShiftRight1~22_combout ;
wire \alu|ShiftRight1~26_combout ;
wire \alu|ShiftRight1~23_combout ;
wire \alu|ShiftRight1~24_combout ;
wire \alu|ShiftRight1~27_combout ;
wire \alu|ShiftRight1~25_combout ;
wire \alu|ShiftRight1~28_combout ;
wire \main_reg|regFile~505_combout ;
wire \main_reg|regFile~506_combout ;
wire \main_reg|regFile[30][10]~q ;
wire \main_reg|regFile[22][10]~feeder_combout ;
wire \main_reg|regFile[22][10]~q ;
wire \main_reg|regFile[18][10]~q ;
wire \main_reg|regFile[26][10]~q ;
wire \main_reg|regFile~732_combout ;
wire \main_reg|regFile~733_combout ;
wire \main_reg|regFile[29][10]~feeder_combout ;
wire \main_reg|regFile[29][10]~q ;
wire \main_reg|regFile[25][10]~feeder_combout ;
wire \main_reg|regFile[25][10]~q ;
wire \main_reg|regFile[17][10]~feeder_combout ;
wire \main_reg|regFile[17][10]~q ;
wire \main_reg|regFile[21][10]~feeder_combout ;
wire \main_reg|regFile[21][10]~q ;
wire \main_reg|regFile~734_combout ;
wire \main_reg|regFile~735_combout ;
wire \main_reg|regFile[28][10]~feeder_combout ;
wire \main_reg|regFile[28][10]~q ;
wire \main_reg|regFile[20][10]~q ;
wire \main_reg|regFile[24][10]~q ;
wire \main_reg|regFile[16][10]~q ;
wire \main_reg|regFile~736_combout ;
wire \main_reg|regFile~737_combout ;
wire \main_reg|regFile~738_combout ;
wire \main_reg|regFile[27][10]~q ;
wire \main_reg|regFile[31][10]~feeder_combout ;
wire \main_reg|regFile[31][10]~q ;
wire \main_reg|regFile[19][10]~feeder_combout ;
wire \main_reg|regFile[19][10]~q ;
wire \main_reg|regFile~739_combout ;
wire \main_reg|regFile~740_combout ;
wire \main_reg|regFile~741_combout ;
wire \main_reg|regFile[7][10]~q ;
wire \main_reg|regFile[6][10]~feeder_combout ;
wire \main_reg|regFile[6][10]~q ;
wire \main_reg|regFile[5][10]~feeder_combout ;
wire \main_reg|regFile[5][10]~q ;
wire \main_reg|regFile[4][10]~q ;
wire \main_reg|rf_out1~495_combout ;
wire \main_reg|rf_out1~496_combout ;
wire \main_reg|regFile[8][10]~q ;
wire \main_reg|regFile[10][10]~q ;
wire \main_reg|rf_out1~497_combout ;
wire \main_reg|regFile[9][10]~q ;
wire \main_reg|regFile[11][10]~q ;
wire \main_reg|rf_out1~498_combout ;
wire \main_reg|regFile[2][10]~q ;
wire \main_reg|regFile[0][10]~q ;
wire \main_reg|rf_out1~499_combout ;
wire \main_reg|regFile[3][10]~q ;
wire \main_reg|regFile[1][10]~q ;
wire \main_reg|rf_out1~500_combout ;
wire \main_reg|rf_out1~501_combout ;
wire \main_reg|regFile[14][10]~feeder_combout ;
wire \main_reg|regFile[14][10]~q ;
wire \main_reg|regFile[15][10]~q ;
wire \main_reg|regFile[12][10]~q ;
wire \main_reg|regFile[13][10]~q ;
wire \main_reg|rf_out1~502_combout ;
wire \main_reg|rf_out1~503_combout ;
wire \main_reg|rf_out1~504_combout ;
wire \main_reg|rf_out1~485_combout ;
wire \main_reg|rf_out1~486_combout ;
wire \main_reg|rf_out1~487_combout ;
wire \main_reg|rf_out1~488_combout ;
wire \main_reg|rf_out1~489_combout ;
wire \main_reg|rf_out1~490_combout ;
wire \main_reg|rf_out1~491_combout ;
wire \main_reg|rf_out1~492_combout ;
wire \main_reg|rf_out1~493_combout ;
wire \main_reg|rf_out1~494_combout ;
wire \main_reg|rf_out1~726_combout ;
wire \main_reg|regFile~720_combout ;
wire \main_reg|regFile~721_combout ;
wire \main_reg|regFile~727_combout ;
wire \main_reg|regFile~728_combout ;
wire \main_reg|regFile~724_combout ;
wire \main_reg|regFile~725_combout ;
wire \main_reg|regFile~722_combout ;
wire \main_reg|regFile~723_combout ;
wire \main_reg|regFile~726_combout ;
wire \main_reg|regFile~729_combout ;
wire \main_reg|regFile~730_combout ;
wire \alu|Mux30~28_combout ;
wire \alu|ShiftLeft0~9_combout ;
wire \alu|ShiftLeft0~10_combout ;
wire \alu|ShiftRight1~18_combout ;
wire \alu|ShiftRight1~48_combout ;
wire \alu|ShiftLeft0~20_combout ;
wire \alu|ShiftLeft0~25_combout ;
wire \alu|ShiftLeft0~44_combout ;
wire \alu|ShiftLeft0~65_combout ;
wire \alu|ShiftLeft0~66_combout ;
wire \alu|ShiftLeft0~109_combout ;
wire \alu|ShiftLeft0~110_combout ;
wire \alu_in2[10]~34_combout ;
wire \alu_in2[10]~35_combout ;
wire \alu_in2[10]~36_combout ;
wire \alu_in2[10]~37_combout ;
wire \alu_in1[10]~27_combout ;
wire \alu_in2[9]~38_combout ;
wire \alu_in2[11]~31_combout ;
wire \alu_in2[9]~39_combout ;
wire \alu_in1[9]~28_combout ;
wire \alu_in2[8]~40_combout ;
wire \alu_in2[8]~41_combout ;
wire \alu_in2[7]~42_combout ;
wire \alu_in2[7]~43_combout ;
wire \alu_in2[6]~44_combout ;
wire \alu_in2[6]~45_combout ;
wire \alu_in2[5]~46_combout ;
wire \alu_in2[5]~47_combout ;
wire \alu_in2[5]~48_combout ;
wire \alu_in2[5]~49_combout ;
wire \alu|Add0~9 ;
wire \alu|Add0~11 ;
wire \alu|Add0~13 ;
wire \alu|Add0~15 ;
wire \alu|Add0~17 ;
wire \alu|Add0~19 ;
wire \alu|Add0~20_combout ;
wire \alu|Mux30~8_combout ;
wire \alu|Add1~1 ;
wire \alu|Add1~3 ;
wire \alu|Add1~5 ;
wire \alu|Add1~7 ;
wire \alu|Add1~9 ;
wire \alu|Add1~11 ;
wire \alu|Add1~13 ;
wire \alu|Add1~15 ;
wire \alu|Add1~17 ;
wire \alu|Add1~19 ;
wire \alu|Add1~20_combout ;
wire \main_reg|regFile[30][12]~q ;
wire \main_reg|regFile[18][12]~q ;
wire \main_reg|regFile[26][12]~q ;
wire \main_reg|regFile~636_combout ;
wire \main_reg|regFile[22][12]~q ;
wire \main_reg|regFile~637_combout ;
wire \main_reg|regFile[21][12]~feeder_combout ;
wire \main_reg|regFile[21][12]~q ;
wire \main_reg|regFile[17][12]~q ;
wire \main_reg|regFile~638_combout ;
wire \main_reg|regFile[25][12]~feeder_combout ;
wire \main_reg|regFile[25][12]~q ;
wire \main_reg|regFile[29][12]~q ;
wire \main_reg|regFile~639_combout ;
wire \main_reg|regFile[20][12]~q ;
wire \main_reg|regFile[28][12]~feeder_combout ;
wire \main_reg|regFile[28][12]~q ;
wire \main_reg|regFile[24][12]~q ;
wire \main_reg|regFile[16][12]~q ;
wire \main_reg|regFile~640_combout ;
wire \main_reg|regFile~641_combout ;
wire \main_reg|regFile~642_combout ;
wire \main_reg|regFile[27][12]~q ;
wire \main_reg|regFile[31][12]~q ;
wire \main_reg|regFile[23][12]~feeder_combout ;
wire \main_reg|regFile[23][12]~q ;
wire \main_reg|regFile[19][12]~q ;
wire \main_reg|regFile~643_combout ;
wire \main_reg|regFile~644_combout ;
wire \main_reg|regFile~645_combout ;
wire \main_reg|regFile[10][12]~feeder_combout ;
wire \main_reg|regFile[10][12]~q ;
wire \main_reg|regFile[11][12]~q ;
wire \main_reg|regFile[8][12]~q ;
wire \main_reg|regFile[9][12]~q ;
wire \main_reg|regFile~646_combout ;
wire \main_reg|regFile~647_combout ;
wire \main_reg|regFile[13][12]~feeder_combout ;
wire \main_reg|regFile[13][12]~q ;
wire \main_reg|regFile[15][12]~q ;
wire \main_reg|regFile[14][12]~feeder_combout ;
wire \main_reg|regFile[14][12]~q ;
wire \main_reg|regFile[12][12]~q ;
wire \main_reg|regFile~653_combout ;
wire \main_reg|regFile~654_combout ;
wire \main_reg|regFile[2][12]~q ;
wire \main_reg|regFile[1][12]~q ;
wire \main_reg|regFile[0][12]~q ;
wire \main_reg|regFile~650_combout ;
wire \main_reg|regFile~651_combout ;
wire \main_reg|regFile[5][12]~q ;
wire \main_reg|regFile[7][12]~q ;
wire \main_reg|regFile[4][12]~q ;
wire \main_reg|regFile[6][12]~q ;
wire \main_reg|regFile~648_combout ;
wire \main_reg|regFile~649_combout ;
wire \main_reg|regFile~652_combout ;
wire \main_reg|regFile~655_combout ;
wire \main_reg|regFile~656_combout ;
wire \main_reg|rf_out2~409_combout ;
wire \main_reg|rf_out2~410_combout ;
wire \main_reg|rf_out2~416_combout ;
wire \main_reg|rf_out2~417_combout ;
wire \main_reg|rf_out2~411_combout ;
wire \main_reg|rf_out2~412_combout ;
wire \main_reg|rf_out2~413_combout ;
wire \main_reg|rf_out2~414_combout ;
wire \main_reg|rf_out2~415_combout ;
wire \main_reg|rf_out2~418_combout ;
wire \main_reg|rf_out2~399_combout ;
wire \main_reg|rf_out2~400_combout ;
wire \main_reg|rf_out2~401_combout ;
wire \main_reg|rf_out2~402_combout ;
wire \main_reg|rf_out2~403_combout ;
wire \main_reg|rf_out2~404_combout ;
wire \main_reg|rf_out2~405_combout ;
wire \main_reg|rf_out2~406_combout ;
wire \main_reg|rf_out2~407_combout ;
wire \main_reg|rf_out2~408_combout ;
wire \main_reg|rf_out2~419_combout ;
wire \main_reg|regFile~657_combout ;
wire \main_reg|regFile~658_combout ;
wire \main_reg|regFile[14][11]~feeder_combout ;
wire \main_reg|regFile[14][11]~q ;
wire \main_reg|regFile[15][11]~q ;
wire \main_reg|regFile[13][11]~feeder_combout ;
wire \main_reg|regFile[13][11]~q ;
wire \main_reg|regFile[12][11]~feeder_combout ;
wire \main_reg|regFile[12][11]~q ;
wire \main_reg|regFile~689_combout ;
wire \main_reg|regFile~690_combout ;
wire \main_reg|regFile[9][11]~q ;
wire \main_reg|regFile[11][11]~q ;
wire \main_reg|regFile[10][11]~q ;
wire \main_reg|regFile[8][11]~q ;
wire \main_reg|regFile~684_combout ;
wire \main_reg|regFile~685_combout ;
wire \main_reg|regFile[1][11]~q ;
wire \main_reg|regFile[3][11]~q ;
wire \main_reg|regFile[0][11]~q ;
wire \main_reg|regFile[2][11]~q ;
wire \main_reg|regFile~686_combout ;
wire \main_reg|regFile~687_combout ;
wire \main_reg|regFile~688_combout ;
wire \main_reg|regFile[7][11]~feeder_combout ;
wire \main_reg|regFile[7][11]~q ;
wire \main_reg|regFile[4][11]~feeder_combout ;
wire \main_reg|regFile[4][11]~q ;
wire \main_reg|regFile[5][11]~q ;
wire \main_reg|regFile~682_combout ;
wire \main_reg|regFile[6][11]~q ;
wire \main_reg|regFile~683_combout ;
wire \main_reg|regFile~691_combout ;
wire \main_reg|regFile[31][11]~feeder_combout ;
wire \main_reg|regFile[31][11]~q ;
wire \main_reg|regFile[23][11]~q ;
wire \main_reg|regFile[27][11]~feeder_combout ;
wire \main_reg|regFile[27][11]~q ;
wire \main_reg|regFile[19][11]~q ;
wire \main_reg|regFile~679_combout ;
wire \main_reg|regFile~680_combout ;
wire \main_reg|regFile[28][11]~q ;
wire \main_reg|regFile[24][11]~q ;
wire \main_reg|regFile[16][11]~feeder_combout ;
wire \main_reg|regFile[16][11]~q ;
wire \main_reg|regFile[20][11]~feeder_combout ;
wire \main_reg|regFile[20][11]~q ;
wire \main_reg|regFile~676_combout ;
wire \main_reg|regFile~677_combout ;
wire \main_reg|regFile[26][11]~feeder_combout ;
wire \main_reg|regFile[26][11]~q ;
wire \main_reg|regFile[18][11]~feeder_combout ;
wire \main_reg|regFile[18][11]~q ;
wire \main_reg|regFile[22][11]~feeder_combout ;
wire \main_reg|regFile[22][11]~q ;
wire \main_reg|regFile~674_combout ;
wire \main_reg|regFile~675_combout ;
wire \main_reg|regFile~678_combout ;
wire \main_reg|regFile[29][11]~feeder_combout ;
wire \main_reg|regFile[29][11]~q ;
wire \main_reg|regFile[21][11]~q ;
wire \main_reg|regFile[25][11]~feeder_combout ;
wire \main_reg|regFile[25][11]~q ;
wire \main_reg|regFile[17][11]~feeder_combout ;
wire \main_reg|regFile[17][11]~q ;
wire \main_reg|regFile~672_combout ;
wire \main_reg|regFile~673_combout ;
wire \main_reg|regFile~681_combout ;
wire \main_reg|regFile~692_combout ;
wire \main_reg|rf_out1~477_combout ;
wire \main_reg|rf_out1~478_combout ;
wire \main_reg|rf_out1~479_combout ;
wire \main_reg|rf_out1~480_combout ;
wire \main_reg|rf_out1~481_combout ;
wire \main_reg|rf_out1~482_combout ;
wire \main_reg|rf_out1~483_combout ;
wire \main_reg|rf_out1~475_combout ;
wire \main_reg|rf_out1~476_combout ;
wire \main_reg|rf_out1~484_combout ;
wire \main_reg|rf_out1~472_combout ;
wire \main_reg|rf_out1~473_combout ;
wire \main_reg|rf_out1~465_combout ;
wire \main_reg|rf_out1~466_combout ;
wire \main_reg|rf_out1~469_combout ;
wire \main_reg|rf_out1~470_combout ;
wire \main_reg|rf_out1~467_combout ;
wire \main_reg|rf_out1~468_combout ;
wire \main_reg|rf_out1~471_combout ;
wire \main_reg|rf_out1~474_combout ;
wire \main_reg|rf_out1~725_combout ;
wire \main_reg|regFile~693_combout ;
wire \main_reg|regFile~694_combout ;
wire \alu|ShiftRight1~37_combout ;
wire \alu|ShiftRight1~36_combout ;
wire \alu|ShiftRight0~105_combout ;
wire \mem_data_in[12]~23_combout ;
wire \main_reg|regFile[30][13]~feeder_combout ;
wire \main_reg|regFile[30][13]~q ;
wire \main_reg|regFile[26][13]~q ;
wire \main_reg|regFile[18][13]~q ;
wire \main_reg|rf_out1~425_combout ;
wire \main_reg|regFile[22][13]~feeder_combout ;
wire \main_reg|regFile[22][13]~q ;
wire \main_reg|rf_out1~426_combout ;
wire \main_reg|regFile[31][13]~q ;
wire \main_reg|regFile[27][13]~feeder_combout ;
wire \main_reg|regFile[27][13]~q ;
wire \main_reg|regFile[19][13]~feeder_combout ;
wire \main_reg|regFile[19][13]~q ;
wire \main_reg|regFile[23][13]~q ;
wire \main_reg|rf_out1~432_combout ;
wire \main_reg|rf_out1~433_combout ;
wire \main_reg|regFile[25][13]~feeder_combout ;
wire \main_reg|regFile[25][13]~q ;
wire \main_reg|regFile[29][13]~feeder_combout ;
wire \main_reg|regFile[29][13]~q ;
wire \main_reg|regFile[21][13]~feeder_combout ;
wire \main_reg|regFile[21][13]~q ;
wire \main_reg|regFile[17][13]~q ;
wire \main_reg|rf_out1~427_combout ;
wire \main_reg|rf_out1~428_combout ;
wire \main_reg|regFile[28][13]~q ;
wire \main_reg|regFile[16][13]~q ;
wire \main_reg|regFile[24][13]~q ;
wire \main_reg|rf_out1~429_combout ;
wire \main_reg|regFile[20][13]~q ;
wire \main_reg|rf_out1~430_combout ;
wire \main_reg|rf_out1~431_combout ;
wire \main_reg|rf_out1~434_combout ;
wire \main_reg|regFile[12][13]~q ;
wire \main_reg|regFile[14][13]~q ;
wire \main_reg|rf_out1~442_combout ;
wire \main_reg|regFile[15][13]~q ;
wire \main_reg|regFile[13][13]~feeder_combout ;
wire \main_reg|regFile[13][13]~q ;
wire \main_reg|rf_out1~443_combout ;
wire \main_reg|regFile[10][13]~q ;
wire \main_reg|regFile[8][13]~q ;
wire \main_reg|regFile[9][13]~q ;
wire \main_reg|rf_out1~435_combout ;
wire \main_reg|rf_out1~436_combout ;
wire \main_reg|regFile[0][13]~feeder_combout ;
wire \main_reg|regFile[0][13]~q ;
wire \main_reg|regFile[1][13]~q ;
wire \main_reg|rf_out1~439_combout ;
wire \main_reg|regFile[2][13]~q ;
wire \main_reg|regFile[3][13]~feeder_combout ;
wire \main_reg|regFile[3][13]~q ;
wire \main_reg|rf_out1~440_combout ;
wire \main_reg|regFile[5][13]~q ;
wire \main_reg|regFile[4][13]~feeder_combout ;
wire \main_reg|regFile[4][13]~q ;
wire \main_reg|regFile[6][13]~q ;
wire \main_reg|rf_out1~437_combout ;
wire \main_reg|regFile[7][13]~feeder_combout ;
wire \main_reg|regFile[7][13]~q ;
wire \main_reg|rf_out1~438_combout ;
wire \main_reg|rf_out1~441_combout ;
wire \main_reg|rf_out1~444_combout ;
wire \main_reg|rf_out1~723_combout ;
wire \main_reg|regFile~621_combout ;
wire \main_reg|regFile~622_combout ;
wire \main_reg|regFile~600_combout ;
wire \main_reg|regFile~601_combout ;
wire \main_reg|regFile~604_combout ;
wire \main_reg|regFile~605_combout ;
wire \main_reg|regFile~602_combout ;
wire \main_reg|regFile~603_combout ;
wire \main_reg|regFile~606_combout ;
wire \main_reg|regFile~607_combout ;
wire \main_reg|regFile~608_combout ;
wire \main_reg|regFile~609_combout ;
wire \main_reg|regFile~610_combout ;
wire \main_reg|regFile~611_combout ;
wire \main_reg|regFile~617_combout ;
wire \main_reg|regFile~618_combout ;
wire \main_reg|regFile~614_combout ;
wire \main_reg|regFile~615_combout ;
wire \main_reg|regFile~612_combout ;
wire \main_reg|regFile~613_combout ;
wire \main_reg|regFile~616_combout ;
wire \main_reg|regFile~619_combout ;
wire \main_reg|regFile~620_combout ;
wire \alu|ShiftLeft0~82_combout ;
wire \alu|ShiftLeft0~83_combout ;
wire \alu|ShiftLeft0~84_combout ;
wire \alu|ShiftLeft0~21_combout ;
wire \alu|ShiftLeft0~85_combout ;
wire \alu|ShiftLeft0~68_combout ;
wire \alu|ShiftLeft0~86_combout ;
wire \alu|ShiftLeft0~87_combout ;
wire \alu|ShiftLeft0~88_combout ;
wire \alu_in2[13]~29_combout ;
wire \alu_in1[13]~24_combout ;
wire \alu_in2[12]~30_combout ;
wire \alu_in1[12]~25_combout ;
wire \alu_in2[11]~32_combout ;
wire \alu_in2[11]~33_combout ;
wire \alu_in1[11]~26_combout ;
wire \alu|Add0~21 ;
wire \alu|Add0~23 ;
wire \alu|Add0~25 ;
wire \alu|Add0~26_combout ;
wire \mem_data_in[14]~21_combout ;
wire \main_reg|regFile[30][15]~q ;
wire \main_reg|regFile[26][15]~q ;
wire \main_reg|regFile[18][15]~q ;
wire \main_reg|rf_out2~336_combout ;
wire \main_reg|regFile[22][15]~q ;
wire \main_reg|rf_out2~337_combout ;
wire \main_reg|regFile[28][15]~q ;
wire \main_reg|regFile[20][15]~q ;
wire \main_reg|regFile[24][15]~feeder_combout ;
wire \main_reg|regFile[24][15]~q ;
wire \main_reg|regFile[16][15]~q ;
wire \main_reg|rf_out2~340_combout ;
wire \main_reg|rf_out2~341_combout ;
wire \main_reg|regFile[29][15]~feeder_combout ;
wire \main_reg|regFile[29][15]~q ;
wire \main_reg|regFile[21][15]~feeder_combout ;
wire \main_reg|regFile[21][15]~q ;
wire \main_reg|regFile[17][15]~feeder_combout ;
wire \main_reg|regFile[17][15]~q ;
wire \main_reg|rf_out2~338_combout ;
wire \main_reg|regFile[25][15]~feeder_combout ;
wire \main_reg|regFile[25][15]~q ;
wire \main_reg|rf_out2~339_combout ;
wire \main_reg|rf_out2~342_combout ;
wire \main_reg|regFile[31][15]~q ;
wire \main_reg|regFile[27][15]~q ;
wire \main_reg|regFile[19][15]~q ;
wire \main_reg|regFile[23][15]~feeder_combout ;
wire \main_reg|regFile[23][15]~q ;
wire \main_reg|rf_out2~343_combout ;
wire \main_reg|rf_out2~344_combout ;
wire \main_reg|rf_out2~345_combout ;
wire \main_reg|regFile[13][15]~feeder_combout ;
wire \main_reg|regFile[13][15]~q ;
wire \main_reg|regFile[14][15]~feeder_combout ;
wire \main_reg|regFile[14][15]~q ;
wire \main_reg|regFile[12][15]~feeder_combout ;
wire \main_reg|regFile[12][15]~q ;
wire \main_reg|rf_out2~353_combout ;
wire \main_reg|regFile[15][15]~q ;
wire \main_reg|rf_out2~354_combout ;
wire \main_reg|regFile[11][15]~q ;
wire \main_reg|regFile[10][15]~q ;
wire \main_reg|regFile[8][15]~feeder_combout ;
wire \main_reg|regFile[8][15]~q ;
wire \main_reg|regFile[9][15]~q ;
wire \main_reg|rf_out2~346_combout ;
wire \main_reg|rf_out2~347_combout ;
wire \main_reg|regFile[3][15]~feeder_combout ;
wire \main_reg|regFile[3][15]~q ;
wire \main_reg|regFile[2][15]~q ;
wire \main_reg|regFile[1][15]~q ;
wire \main_reg|regFile[0][15]~feeder_combout ;
wire \main_reg|regFile[0][15]~q ;
wire \main_reg|rf_out2~350_combout ;
wire \main_reg|rf_out2~351_combout ;
wire \main_reg|regFile[5][15]~q ;
wire \main_reg|regFile[7][15]~q ;
wire \main_reg|regFile[6][15]~q ;
wire \main_reg|rf_out2~348_combout ;
wire \main_reg|rf_out2~349_combout ;
wire \main_reg|rf_out2~352_combout ;
wire \main_reg|rf_out2~355_combout ;
wire \main_reg|rf_out2~356_combout ;
wire \mem_data_in[15]~20_combout ;
wire \main_reg|regFile[27][16]~feeder_combout ;
wire \main_reg|regFile[27][16]~q ;
wire \main_reg|regFile[31][16]~q ;
wire \main_reg|regFile[23][16]~q ;
wire \main_reg|regFile[19][16]~feeder_combout ;
wire \main_reg|regFile[19][16]~q ;
wire \main_reg|Mux15~7_combout ;
wire \main_reg|Mux15~8_combout ;
wire \main_reg|regFile[18][16]~feeder_combout ;
wire \main_reg|regFile[18][16]~q ;
wire \main_reg|regFile[26][16]~q ;
wire \main_reg|Mux15~0_combout ;
wire \main_reg|regFile[22][16]~q ;
wire \main_reg|regFile[30][16]~q ;
wire \main_reg|Mux15~1_combout ;
wire \main_reg|regFile[17][16]~feeder_combout ;
wire \main_reg|regFile[17][16]~q ;
wire \main_reg|regFile[21][16]~q ;
wire \main_reg|Mux15~2_combout ;
wire \main_reg|regFile[25][16]~q ;
wire \main_reg|regFile[29][16]~q ;
wire \main_reg|Mux15~3_combout ;
wire \main_reg|regFile[20][16]~q ;
wire \main_reg|regFile[28][16]~q ;
wire \main_reg|regFile[24][16]~feeder_combout ;
wire \main_reg|regFile[24][16]~q ;
wire \main_reg|regFile[16][16]~q ;
wire \main_reg|Mux15~4_combout ;
wire \main_reg|Mux15~5_combout ;
wire \main_reg|Mux15~6_combout ;
wire \main_reg|Mux15~9_combout ;
wire \main_reg|regFile[10][16]~q ;
wire \main_reg|regFile[11][16]~q ;
wire \main_reg|regFile[8][16]~feeder_combout ;
wire \main_reg|regFile[8][16]~q ;
wire \main_reg|regFile[9][16]~q ;
wire \main_reg|Mux15~10_combout ;
wire \main_reg|Mux15~11_combout ;
wire \main_reg|regFile[5][16]~q ;
wire \main_reg|regFile[7][16]~q ;
wire \main_reg|regFile[6][16]~q ;
wire \main_reg|regFile[4][16]~q ;
wire \main_reg|Mux15~12_combout ;
wire \main_reg|Mux15~13_combout ;
wire \main_reg|regFile[2][16]~q ;
wire \main_reg|regFile[3][16]~q ;
wire \main_reg|regFile[1][16]~q ;
wire \main_reg|regFile[0][16]~q ;
wire \main_reg|Mux15~14_combout ;
wire \main_reg|Mux15~15_combout ;
wire \main_reg|Mux15~16_combout ;
wire \main_reg|regFile[13][16]~feeder_combout ;
wire \main_reg|regFile[13][16]~q ;
wire \main_reg|regFile[15][16]~q ;
wire \main_reg|regFile[14][16]~q ;
wire \main_reg|Mux15~17_combout ;
wire \main_reg|Mux15~18_combout ;
wire \main_reg|Mux15~19_combout ;
wire \main_reg|regFile~552_combout ;
wire \main_reg|rf_out1~382_combout ;
wire \main_reg|rf_out1~383_combout ;
wire \main_reg|rf_out1~375_combout ;
wire \main_reg|rf_out1~376_combout ;
wire \main_reg|rf_out1~377_combout ;
wire \main_reg|rf_out1~378_combout ;
wire \main_reg|rf_out1~379_combout ;
wire \main_reg|rf_out1~380_combout ;
wire \main_reg|rf_out1~381_combout ;
wire \main_reg|rf_out1~384_combout ;
wire \main_reg|rf_out1~367_combout ;
wire \main_reg|rf_out1~368_combout ;
wire \main_reg|rf_out1~369_combout ;
wire \main_reg|rf_out1~370_combout ;
wire \main_reg|rf_out1~371_combout ;
wire \main_reg|rf_out1~365_combout ;
wire \main_reg|rf_out1~366_combout ;
wire \main_reg|rf_out1~372_combout ;
wire \main_reg|rf_out1~373_combout ;
wire \main_reg|rf_out1~374_combout ;
wire \main_reg|rf_out1~720_combout ;
wire \main_reg|regFile[15][17]~q ;
wire \main_reg|regFile[13][17]~q ;
wire \main_reg|regFile[12][17]~q ;
wire \main_reg|regFile~532_combout ;
wire \main_reg|regFile[14][17]~q ;
wire \main_reg|regFile~533_combout ;
wire \main_reg|regFile[7][17]~feeder_combout ;
wire \main_reg|regFile[7][17]~q ;
wire \main_reg|regFile[4][17]~feeder_combout ;
wire \main_reg|regFile[4][17]~q ;
wire \main_reg|regFile~525_combout ;
wire \main_reg|regFile[6][17]~q ;
wire \main_reg|regFile~526_combout ;
wire \main_reg|regFile[1][17]~q ;
wire \main_reg|regFile[3][17]~q ;
wire \main_reg|regFile[2][17]~q ;
wire \main_reg|regFile[0][17]~q ;
wire \main_reg|regFile~529_combout ;
wire \main_reg|regFile~530_combout ;
wire \main_reg|regFile[9][17]~q ;
wire \main_reg|regFile[8][17]~feeder_combout ;
wire \main_reg|regFile[8][17]~q ;
wire \main_reg|regFile[10][17]~feeder_combout ;
wire \main_reg|regFile[10][17]~q ;
wire \main_reg|regFile~527_combout ;
wire \main_reg|regFile[11][17]~q ;
wire \main_reg|regFile~528_combout ;
wire \main_reg|regFile~531_combout ;
wire \main_reg|regFile~534_combout ;
wire \main_reg|regFile[29][17]~q ;
wire \main_reg|regFile[21][17]~q ;
wire \main_reg|regFile[17][17]~q ;
wire \main_reg|regFile[25][17]~q ;
wire \main_reg|regFile~515_combout ;
wire \main_reg|regFile~516_combout ;
wire \main_reg|regFile[31][17]~feeder_combout ;
wire \main_reg|regFile[31][17]~q ;
wire \main_reg|regFile[23][17]~q ;
wire \main_reg|regFile[27][17]~feeder_combout ;
wire \main_reg|regFile[27][17]~q ;
wire \main_reg|regFile[19][17]~q ;
wire \main_reg|regFile~522_combout ;
wire \main_reg|regFile~523_combout ;
wire \main_reg|regFile[24][17]~feeder_combout ;
wire \main_reg|regFile[24][17]~q ;
wire \main_reg|regFile[28][17]~q ;
wire \main_reg|regFile[20][17]~q ;
wire \main_reg|regFile[16][17]~q ;
wire \main_reg|regFile~519_combout ;
wire \main_reg|regFile~520_combout ;
wire \main_reg|regFile[26][17]~feeder_combout ;
wire \main_reg|regFile[26][17]~q ;
wire \main_reg|regFile[30][17]~q ;
wire \main_reg|regFile[22][17]~feeder_combout ;
wire \main_reg|regFile[22][17]~q ;
wire \main_reg|regFile[18][17]~q ;
wire \main_reg|regFile~517_combout ;
wire \main_reg|regFile~518_combout ;
wire \main_reg|regFile~521_combout ;
wire \main_reg|regFile~524_combout ;
wire \main_reg|regFile~535_combout ;
wire \main_reg|rf_out1~349_combout ;
wire \main_reg|rf_out1~350_combout ;
wire \main_reg|rf_out1~347_combout ;
wire \main_reg|rf_out1~348_combout ;
wire \main_reg|rf_out1~351_combout ;
wire \main_reg|rf_out1~352_combout ;
wire \main_reg|rf_out1~353_combout ;
wire \main_reg|rf_out1~345_combout ;
wire \main_reg|rf_out1~346_combout ;
wire \main_reg|rf_out1~354_combout ;
wire \main_reg|rf_out1~362_combout ;
wire \main_reg|rf_out1~363_combout ;
wire \main_reg|rf_out1~355_combout ;
wire \main_reg|rf_out1~356_combout ;
wire \main_reg|rf_out1~357_combout ;
wire \main_reg|rf_out1~358_combout ;
wire \main_reg|rf_out1~359_combout ;
wire \main_reg|rf_out1~360_combout ;
wire \main_reg|rf_out1~361_combout ;
wire \main_reg|rf_out1~364_combout ;
wire \main_reg|rf_out1~719_combout ;
wire \main_reg|regFile~536_combout ;
wire \main_reg|regFile~537_combout ;
wire \alu_in2[17]~25_combout ;
wire \alu_in1[17]~20_combout ;
wire \alu|Equal0~64_combout ;
wire \alu|ShiftRight0~39_combout ;
wire \alu|ShiftRight0~41_combout ;
wire \alu|ShiftRight0~44_combout ;
wire \alu|ShiftRight0~45_combout ;
wire \alu|ShiftRight1~15_combout ;
wire \alu|ShiftRight1~65_combout ;
wire \main_reg|regFile~541_combout ;
wire \main_reg|regFile~542_combout ;
wire \mem_data_in[18]~17_combout ;
wire \mem_data_in[19]~16_combout ;
wire \mem_data_in[20]~15_combout ;
wire \mem_data_in[21]~14_combout ;
wire \main_reg|regFile~538_combout ;
wire \main_reg|regFile[13][14]~q ;
wire \main_reg|regFile[12][14]~q ;
wire \main_reg|rf_out1~422_combout ;
wire \main_reg|regFile[15][14]~q ;
wire \main_reg|regFile[14][14]~q ;
wire \main_reg|rf_out1~423_combout ;
wire \main_reg|regFile[6][14]~q ;
wire \main_reg|regFile[5][14]~q ;
wire \main_reg|regFile[4][14]~feeder_combout ;
wire \main_reg|regFile[4][14]~q ;
wire \main_reg|rf_out1~415_combout ;
wire \main_reg|regFile[7][14]~q ;
wire \main_reg|rf_out1~416_combout ;
wire \main_reg|regFile[0][14]~q ;
wire \main_reg|regFile[2][14]~q ;
wire \main_reg|rf_out1~419_combout ;
wire \main_reg|regFile[1][14]~q ;
wire \main_reg|regFile[3][14]~q ;
wire \main_reg|rf_out1~420_combout ;
wire \main_reg|regFile[9][14]~feeder_combout ;
wire \main_reg|regFile[9][14]~q ;
wire \main_reg|regFile[10][14]~feeder_combout ;
wire \main_reg|regFile[10][14]~q ;
wire \main_reg|regFile[8][14]~feeder_combout ;
wire \main_reg|regFile[8][14]~q ;
wire \main_reg|rf_out1~417_combout ;
wire \main_reg|regFile[11][14]~q ;
wire \main_reg|rf_out1~418_combout ;
wire \main_reg|rf_out1~421_combout ;
wire \main_reg|rf_out1~424_combout ;
wire \main_reg|regFile[29][14]~q ;
wire \main_reg|regFile[21][14]~feeder_combout ;
wire \main_reg|regFile[21][14]~q ;
wire \main_reg|regFile[17][14]~q ;
wire \main_reg|regFile[25][14]~feeder_combout ;
wire \main_reg|regFile[25][14]~q ;
wire \main_reg|rf_out1~405_combout ;
wire \main_reg|rf_out1~406_combout ;
wire \main_reg|regFile[18][14]~q ;
wire \main_reg|regFile[22][14]~q ;
wire \main_reg|rf_out1~407_combout ;
wire \main_reg|regFile[26][14]~q ;
wire \main_reg|regFile[30][14]~q ;
wire \main_reg|rf_out1~408_combout ;
wire \main_reg|regFile[28][14]~q ;
wire \main_reg|regFile[20][14]~feeder_combout ;
wire \main_reg|regFile[20][14]~q ;
wire \main_reg|regFile[16][14]~q ;
wire \main_reg|rf_out1~409_combout ;
wire \main_reg|regFile[24][14]~feeder_combout ;
wire \main_reg|regFile[24][14]~q ;
wire \main_reg|rf_out1~410_combout ;
wire \main_reg|rf_out1~411_combout ;
wire \main_reg|regFile[23][14]~feeder_combout ;
wire \main_reg|regFile[23][14]~q ;
wire \main_reg|regFile[19][14]~q ;
wire \main_reg|regFile[27][14]~q ;
wire \main_reg|rf_out1~412_combout ;
wire \main_reg|rf_out1~413_combout ;
wire \main_reg|rf_out1~414_combout ;
wire \main_reg|rf_out1~722_combout ;
wire \alu_in1[14]~23_combout ;
wire \alu_in1[15]~22_combout ;
wire \alu_in1[16]~21_combout ;
wire \alu_in2[15]~27_combout ;
wire \alu_in2[16]~26_combout ;
wire \alu|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \alu|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \alu|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \alu|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \alu|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \alu|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \alu|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \alu|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \alu|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \alu|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \alu|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \alu|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \alu|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \alu|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \alu|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \alu|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \alu|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \alu|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \alu|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \alu|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \alu|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \alu|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \alu|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \alu|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \alu|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \alu|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \alu|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \alu|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \alu|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \alu|Mult0|auto_generated|mac_mult1~DATAOUT32 ;
wire \alu|Mult0|auto_generated|mac_mult1~DATAOUT33 ;
wire \alu|Mult0|auto_generated|mac_mult1~DATAOUT34 ;
wire \alu|Mult0|auto_generated|mac_mult1~DATAOUT35 ;
wire \main_reg|regFile~539_combout ;
wire \main_reg|regFile~540_combout ;
wire \main_reg|regFile~543_combout ;
wire \alu|Add1~21 ;
wire \alu|Add1~23 ;
wire \alu|Add1~25 ;
wire \alu|Add1~27 ;
wire \alu|Add1~29 ;
wire \alu|Add1~31 ;
wire \alu|Add1~33 ;
wire \alu|Add1~34_combout ;
wire \main_reg|regFile~50_combout ;
wire \alu|Mux30~19_combout ;
wire \main_reg|regFile~66_combout ;
wire \alu|ShiftLeft0~56_combout ;
wire \alu|ShiftLeft0~79_combout ;
wire \alu|ShiftLeft0~80_combout ;
wire \alu|ShiftLeft0~112_combout ;
wire \alu|ShiftLeft0~125_combout ;
wire \main_reg|regFile~323_combout ;
wire \main_reg|regFile~324_combout ;
wire \alu|ShiftRight1~6_combout ;
wire \alu|ShiftLeft0~126_combout ;
wire \alu|Add0~27 ;
wire \alu|Add0~29 ;
wire \alu|Add0~31 ;
wire \alu|Add0~33 ;
wire \alu|Add0~34_combout ;
wire \main_reg|regFile~544_combout ;
wire \main_reg|regFile~545_combout ;
wire \main_reg|regFile~546_combout ;
wire \main_reg|regFile~547_combout ;
wire \alu|ShiftRight0~98_combout ;
wire \main_reg|regFile~548_combout ;
wire \main_reg|regFile~549_combout ;
wire \main_reg|regFile~550_combout ;
wire \main_reg|regFile[5][17]~feeder_combout ;
wire \main_reg|regFile[5][17]~q ;
wire \main_reg|rf_out2~306_combout ;
wire \main_reg|rf_out2~307_combout ;
wire \main_reg|rf_out2~308_combout ;
wire \main_reg|rf_out2~309_combout ;
wire \main_reg|rf_out2~310_combout ;
wire \main_reg|rf_out2~304_combout ;
wire \main_reg|rf_out2~305_combout ;
wire \main_reg|rf_out2~311_combout ;
wire \main_reg|rf_out2~312_combout ;
wire \main_reg|rf_out2~313_combout ;
wire \main_reg|rf_out2~301_combout ;
wire \main_reg|rf_out2~302_combout ;
wire \main_reg|rf_out2~294_combout ;
wire \main_reg|rf_out2~295_combout ;
wire \main_reg|rf_out2~296_combout ;
wire \main_reg|rf_out2~297_combout ;
wire \main_reg|rf_out2~298_combout ;
wire \main_reg|rf_out2~299_combout ;
wire \main_reg|rf_out2~300_combout ;
wire \main_reg|rf_out2~303_combout ;
wire \main_reg|rf_out2~314_combout ;
wire \mem_data_in[17]~18_combout ;
wire \reg_data_in_prot[16]~9_combout ;
wire \reg_data_in_prot[16]~18_combout ;
wire \alu|Add1~32_combout ;
wire \alu|ShiftRight0~5_combout ;
wire \alu|ShiftRight0~10_combout ;
wire \alu|ShiftRight0~9_combout ;
wire \alu|ShiftRight0~11_combout ;
wire \alu|ShiftRight0~12_combout ;
wire \alu|ShiftRight0~13_combout ;
wire \alu|Mux16~5_combout ;
wire \alu|Mux16~2_combout ;
wire \alu|Equal0~63_combout ;
wire \alu|ShiftLeft0~95_combout ;
wire \alu|ShiftLeft0~49_combout ;
wire \alu|ShiftLeft0~93_combout ;
wire \alu|ShiftLeft0~127_combout ;
wire \alu|ShiftLeft0~45_combout ;
wire \alu|ShiftLeft0~97_combout ;
wire \alu|ShiftLeft0~98_combout ;
wire \alu|ShiftLeft0~128_combout ;
wire \alu|ShiftLeft0~4_combout ;
wire \alu|ShiftLeft0~129_combout ;
wire \alu|ShiftLeft0~130_combout ;
wire \alu|Add0~32_combout ;
wire \alu|Mux16~3_combout ;
wire \alu|ShiftRight1~68_combout ;
wire \alu|Mux16~4_combout ;
wire \reg_data_in_prot[16]~11_combout ;
wire \reg_data_in_prot[16]~10_combout ;
wire \reg_data_in_prot[16]~12_combout ;
wire \reg_data_in_prot[16]~13_combout ;
wire \reg_data_in_prot[16]~14_combout ;
wire \main_reg|regFile~551_combout ;
wire \main_reg|regFile~553_combout ;
wire \main_reg|regFile[12][16]~feeder_combout ;
wire \main_reg|regFile[12][16]~q ;
wire \main_reg|rf_out2~332_combout ;
wire \main_reg|rf_out2~333_combout ;
wire \main_reg|rf_out2~327_combout ;
wire \main_reg|rf_out2~328_combout ;
wire \main_reg|rf_out2~329_combout ;
wire \main_reg|rf_out2~330_combout ;
wire \main_reg|rf_out2~331_combout ;
wire \main_reg|rf_out2~325_combout ;
wire \main_reg|rf_out2~326_combout ;
wire \main_reg|rf_out2~334_combout ;
wire \main_reg|rf_out2~322_combout ;
wire \main_reg|rf_out2~323_combout ;
wire \main_reg|rf_out2~315_combout ;
wire \main_reg|rf_out2~316_combout ;
wire \main_reg|rf_out2~317_combout ;
wire \main_reg|rf_out2~318_combout ;
wire \main_reg|rf_out2~319_combout ;
wire \main_reg|rf_out2~320_combout ;
wire \main_reg|rf_out2~321_combout ;
wire \main_reg|rf_out2~324_combout ;
wire \main_reg|rf_out2~335_combout ;
wire \mem_data_in[16]~19_combout ;
wire \reg_data_in_prot[15]~17_combout ;
wire \main_reg|regFile~558_combout ;
wire \main_reg|regFile~559_combout ;
wire \main_reg|Mux16~10_combout ;
wire \main_reg|Mux16~11_combout ;
wire \main_reg|Mux16~17_combout ;
wire \main_reg|Mux16~18_combout ;
wire \main_reg|Mux16~12_combout ;
wire \main_reg|Mux16~13_combout ;
wire \main_reg|Mux16~14_combout ;
wire \main_reg|Mux16~15_combout ;
wire \main_reg|Mux16~16_combout ;
wire \main_reg|Mux16~19_combout ;
wire \main_reg|Mux16~0_combout ;
wire \main_reg|Mux16~1_combout ;
wire \main_reg|Mux16~7_combout ;
wire \main_reg|Mux16~8_combout ;
wire \main_reg|Mux16~2_combout ;
wire \main_reg|Mux16~3_combout ;
wire \main_reg|Mux16~4_combout ;
wire \main_reg|Mux16~5_combout ;
wire \main_reg|Mux16~6_combout ;
wire \main_reg|Mux16~9_combout ;
wire \main_reg|regFile~554_combout ;
wire \reg_data_in_prot[15]~15_combout ;
wire \alu|Equal0~62_combout ;
wire \alu|ShiftLeft0~48_combout ;
wire \alu|ShiftLeft0~50_combout ;
wire \alu|ShiftLeft0~51_combout ;
wire \alu|ShiftLeft0~46_combout ;
wire \alu|ShiftLeft0~47_combout ;
wire \alu|ShiftLeft0~131_combout ;
wire \alu|Add0~30_combout ;
wire \alu|Mux17~3_combout ;
wire \alu|ShiftRight1~34_combout ;
wire \alu|ShiftRight1~45_combout ;
wire \alu|ShiftRight0~99_combout ;
wire \alu|ShiftRight1~38_combout ;
wire \alu|ShiftRight1~39_combout ;
wire \alu|ShiftRight0~100_combout ;
wire \alu|ShiftRight1~66_combout ;
wire \alu|Mux17~4_combout ;
wire \alu|Add1~30_combout ;
wire \alu|Mux17~5_combout ;
wire \alu|Mux17~2_combout ;
wire \reg_data_in_prot[15]~16_combout ;
wire \main_reg|regFile~555_combout ;
wire \main_reg|regFile~556_combout ;
wire \main_reg|regFile~557_combout ;
wire \main_reg|regFile~560_combout ;
wire \main_reg|regFile[4][15]~feeder_combout ;
wire \main_reg|regFile[4][15]~q ;
wire \main_reg|rf_out1~397_combout ;
wire \main_reg|rf_out1~398_combout ;
wire \main_reg|rf_out1~399_combout ;
wire \main_reg|rf_out1~400_combout ;
wire \main_reg|rf_out1~401_combout ;
wire \main_reg|rf_out1~402_combout ;
wire \main_reg|rf_out1~403_combout ;
wire \main_reg|rf_out1~395_combout ;
wire \main_reg|rf_out1~396_combout ;
wire \main_reg|rf_out1~404_combout ;
wire \main_reg|rf_out1~389_combout ;
wire \main_reg|rf_out1~390_combout ;
wire \main_reg|rf_out1~387_combout ;
wire \main_reg|rf_out1~388_combout ;
wire \main_reg|rf_out1~391_combout ;
wire \main_reg|rf_out1~392_combout ;
wire \main_reg|rf_out1~393_combout ;
wire \main_reg|rf_out1~385_combout ;
wire \main_reg|rf_out1~386_combout ;
wire \main_reg|rf_out1~394_combout ;
wire \main_reg|rf_out1~721_combout ;
wire \alu|ShiftRight0~14_combout ;
wire \alu|ShiftRight1~13_combout ;
wire \alu|ShiftRight0~47_combout ;
wire \alu|ShiftRight0~78_combout ;
wire \alu_in2[1]~69_combout ;
wire \alu|ShiftRight0~91_combout ;
wire \alu|ShiftRight0~92_combout ;
wire \alu|Mux30~10_combout ;
wire \alu|Mux30~20_combout ;
wire \alu|Add1~26_combout ;
wire \alu|Equal0~60_combout ;
wire \alu|Mux30~11_combout ;
wire \alu|ShiftLeft0~7_combout ;
wire \alu|ShiftRight1~60_combout ;
wire \main_reg|regFile~627_combout ;
wire \main_reg|regFile~628_combout ;
wire \main_reg|regFile~629_combout ;
wire \main_reg|regFile~630_combout ;
wire \main_reg|regFile~631_combout ;
wire \main_reg|regFile~632_combout ;
wire \main_reg|regFile~633_combout ;
wire \alu|ShiftRight0~103_combout ;
wire \main_reg|regFile~623_combout ;
wire \main_reg|regFile~624_combout ;
wire \main_reg|regFile~625_combout ;
wire \main_reg|regFile~626_combout ;
wire \main_reg|regFile~634_combout ;
wire \main_reg|regFile~635_combout ;
wire \main_reg|regFile[11][13]~q ;
wire \main_reg|rf_out2~388_combout ;
wire \main_reg|rf_out2~389_combout ;
wire \main_reg|rf_out2~395_combout ;
wire \main_reg|rf_out2~396_combout ;
wire \main_reg|rf_out2~392_combout ;
wire \main_reg|rf_out2~393_combout ;
wire \main_reg|rf_out2~390_combout ;
wire \main_reg|rf_out2~391_combout ;
wire \main_reg|rf_out2~394_combout ;
wire \main_reg|rf_out2~397_combout ;
wire \main_reg|rf_out2~385_combout ;
wire \main_reg|rf_out2~386_combout ;
wire \main_reg|rf_out2~378_combout ;
wire \main_reg|rf_out2~379_combout ;
wire \main_reg|rf_out2~380_combout ;
wire \main_reg|rf_out2~381_combout ;
wire \main_reg|rf_out2~382_combout ;
wire \main_reg|rf_out2~383_combout ;
wire \main_reg|rf_out2~384_combout ;
wire \main_reg|rf_out2~387_combout ;
wire \main_reg|rf_out2~398_combout ;
wire \mem_data_in[13]~22_combout ;
wire \main_reg|regFile~695_combout ;
wire \main_reg|regFile~696_combout ;
wire \main_reg|regFile~697_combout ;
wire \main_reg|regFile~698_combout ;
wire \alu|Add0~22_combout ;
wire \alu|ShiftLeft0~104_combout ;
wire \alu|ShiftRight1~46_combout ;
wire \alu|ShiftLeft0~105_combout ;
wire \alu|ShiftRight1~33_combout ;
wire \alu|ShiftRight0~15_combout ;
wire \alu|ShiftRight0~64_combout ;
wire \alu|ShiftRight0~65_combout ;
wire \alu|Add1~22_combout ;
wire \alu|Equal0~49_combout ;
wire \alu|ShiftRight1~61_combout ;
wire \main_reg|regFile~699_combout ;
wire \main_reg|regFile~700_combout ;
wire \main_reg|regFile~701_combout ;
wire \alu|Mux30~15_combout ;
wire \alu|ShiftRight0~94_combout ;
wire \main_reg|regFile~702_combout ;
wire \main_reg|regFile~703_combout ;
wire \main_reg|regFile~704_combout ;
wire \main_reg|regFile~705_combout ;
wire \main_reg|regFile~706_combout ;
wire \main_reg|regFile~707_combout ;
wire \main_reg|regFile[30][11]~feeder_combout ;
wire \main_reg|regFile[30][11]~q ;
wire \main_reg|rf_out2~420_combout ;
wire \main_reg|rf_out2~421_combout ;
wire \main_reg|rf_out2~427_combout ;
wire \main_reg|rf_out2~428_combout ;
wire \main_reg|rf_out2~422_combout ;
wire \main_reg|rf_out2~423_combout ;
wire \main_reg|rf_out2~424_combout ;
wire \main_reg|rf_out2~425_combout ;
wire \main_reg|rf_out2~426_combout ;
wire \main_reg|rf_out2~429_combout ;
wire \main_reg|rf_out2~437_combout ;
wire \main_reg|rf_out2~438_combout ;
wire \main_reg|rf_out2~432_combout ;
wire \main_reg|rf_out2~433_combout ;
wire \main_reg|rf_out2~434_combout ;
wire \main_reg|rf_out2~435_combout ;
wire \main_reg|rf_out2~436_combout ;
wire \main_reg|rf_out2~430_combout ;
wire \main_reg|rf_out2~431_combout ;
wire \main_reg|rf_out2~439_combout ;
wire \main_reg|rf_out2~440_combout ;
wire \mem_data_in[11]~24_combout ;
wire \main_reg|regFile~659_combout ;
wire \main_reg|regFile~660_combout ;
wire \main_reg|regFile~661_combout ;
wire \alu|ShiftRight0~104_combout ;
wire \main_reg|regFile~662_combout ;
wire \alu|ShiftRight1~40_combout ;
wire \alu|ShiftLeft0~96_combout ;
wire \alu|ShiftLeft0~99_combout ;
wire \alu|Add0~24_combout ;
wire \alu|ShiftRight0~93_combout ;
wire \alu|Add1~24_combout ;
wire \alu|Equal0~59_combout ;
wire \alu|ShiftRight1~67_combout ;
wire \main_reg|regFile~663_combout ;
wire \main_reg|regFile~664_combout ;
wire \main_reg|regFile~665_combout ;
wire \main_reg|regFile~666_combout ;
wire \main_reg|regFile~667_combout ;
wire \alu|ShiftRight0~16_combout ;
wire \alu|ShiftRight0~71_combout ;
wire \main_reg|regFile~668_combout ;
wire \main_reg|regFile~669_combout ;
wire \main_reg|regFile~670_combout ;
wire \main_reg|regFile~671_combout ;
wire \main_reg|regFile[3][12]~q ;
wire \main_reg|rf_out1~459_combout ;
wire \main_reg|rf_out1~460_combout ;
wire \main_reg|rf_out1~457_combout ;
wire \main_reg|rf_out1~458_combout ;
wire \main_reg|rf_out1~461_combout ;
wire \main_reg|rf_out1~462_combout ;
wire \main_reg|rf_out1~463_combout ;
wire \main_reg|rf_out1~455_combout ;
wire \main_reg|rf_out1~456_combout ;
wire \main_reg|rf_out1~464_combout ;
wire \main_reg|rf_out1~445_combout ;
wire \main_reg|rf_out1~446_combout ;
wire \main_reg|rf_out1~452_combout ;
wire \main_reg|rf_out1~453_combout ;
wire \main_reg|rf_out1~449_combout ;
wire \main_reg|rf_out1~450_combout ;
wire \main_reg|rf_out1~447_combout ;
wire \main_reg|rf_out1~448_combout ;
wire \main_reg|rf_out1~451_combout ;
wire \main_reg|rf_out1~454_combout ;
wire \main_reg|rf_out1~724_combout ;
wire \alu|ShiftRight1~14_combout ;
wire \alu|ShiftRight0~59_combout ;
wire \alu|ShiftRight1~35_combout ;
wire \alu|ShiftRight0~60_combout ;
wire \main_reg|regFile~710_combout ;
wire \main_reg|regFile~713_combout ;
wire \alu|Equal0~47_combout ;
wire \alu|ShiftLeft0~22_combout ;
wire \alu|ShiftRight1~62_combout ;
wire \main_reg|regFile~708_combout ;
wire \main_reg|regFile~709_combout ;
wire \main_reg|regFile~711_combout ;
wire \alu|ShiftRight0~54_combout ;
wire \alu|ShiftRight0~55_combout ;
wire \alu|ShiftRight0~56_combout ;
wire \alu|ShiftRight0~95_combout ;
wire \main_reg|regFile~712_combout ;
wire \main_reg|regFile~714_combout ;
wire \main_reg|regFile~715_combout ;
wire \main_reg|regFile~716_combout ;
wire \main_reg|regFile~717_combout ;
wire \main_reg|regFile~718_combout ;
wire \alu|ShiftRight0~106_combout ;
wire \main_reg|regFile~719_combout ;
wire \main_reg|regFile~731_combout ;
wire \main_reg|regFile~742_combout ;
wire \main_reg|regFile[23][10]~feeder_combout ;
wire \main_reg|regFile[23][10]~q ;
wire \main_reg|rf_out2~448_combout ;
wire \main_reg|rf_out2~449_combout ;
wire \main_reg|rf_out2~445_combout ;
wire \main_reg|rf_out2~446_combout ;
wire \main_reg|rf_out2~443_combout ;
wire \main_reg|rf_out2~444_combout ;
wire \main_reg|rf_out2~447_combout ;
wire \main_reg|rf_out2~441_combout ;
wire \main_reg|rf_out2~442_combout ;
wire \main_reg|rf_out2~450_combout ;
wire \main_reg|rf_out2~458_combout ;
wire \main_reg|rf_out2~459_combout ;
wire \main_reg|rf_out2~453_combout ;
wire \main_reg|rf_out2~454_combout ;
wire \main_reg|rf_out2~455_combout ;
wire \main_reg|rf_out2~456_combout ;
wire \main_reg|rf_out2~457_combout ;
wire \main_reg|rf_out2~451_combout ;
wire \main_reg|rf_out2~452_combout ;
wire \main_reg|rf_out2~460_combout ;
wire \main_reg|rf_out2~461_combout ;
wire \mem_data_in[10]~25_combout ;
wire \main_reg|regFile~502_combout ;
wire \alu|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \alu_in1[19]~18_combout ;
wire \alu|Mult0|auto_generated|mac_mult5~dataout ;
wire \alu|Mult0|auto_generated|mac_mult5~DATAOUT1 ;
wire \alu|Mult0|auto_generated|mac_mult5~DATAOUT2 ;
wire \alu|Mult0|auto_generated|mac_mult5~DATAOUT3 ;
wire \alu|Mult0|auto_generated|mac_mult5~DATAOUT4 ;
wire \alu|Mult0|auto_generated|mac_mult5~DATAOUT5 ;
wire \alu|Mult0|auto_generated|mac_mult5~DATAOUT6 ;
wire \alu|Mult0|auto_generated|mac_mult5~DATAOUT7 ;
wire \alu|Mult0|auto_generated|mac_mult5~DATAOUT8 ;
wire \alu|Mult0|auto_generated|mac_mult5~DATAOUT9 ;
wire \alu|Mult0|auto_generated|mac_mult5~DATAOUT10 ;
wire \alu|Mult0|auto_generated|mac_mult5~DATAOUT11 ;
wire \alu|Mult0|auto_generated|mac_mult5~DATAOUT12 ;
wire \alu|Mult0|auto_generated|mac_mult5~DATAOUT13 ;
wire \alu|Mult0|auto_generated|mac_mult5~DATAOUT14 ;
wire \alu|Mult0|auto_generated|mac_mult5~DATAOUT15 ;
wire \alu|Mult0|auto_generated|mac_mult5~DATAOUT16 ;
wire \alu|Mult0|auto_generated|mac_mult5~DATAOUT17 ;
wire \alu|Mult0|auto_generated|mac_mult5~DATAOUT18 ;
wire \alu|Mult0|auto_generated|mac_mult5~DATAOUT19 ;
wire \alu|Mult0|auto_generated|mac_mult5~DATAOUT20 ;
wire \alu|Mult0|auto_generated|mac_mult5~DATAOUT21 ;
wire \alu|Mult0|auto_generated|mac_mult5~DATAOUT22 ;
wire \alu|Mult0|auto_generated|mac_mult5~DATAOUT23 ;
wire \alu|Mult0|auto_generated|mac_mult5~DATAOUT24 ;
wire \alu|Mult0|auto_generated|mac_mult5~DATAOUT25 ;
wire \alu|Mult0|auto_generated|mac_mult5~DATAOUT26 ;
wire \alu|Mult0|auto_generated|mac_mult5~DATAOUT27 ;
wire \alu|Mult0|auto_generated|mac_mult5~DATAOUT28 ;
wire \alu|Mult0|auto_generated|mac_mult5~DATAOUT29 ;
wire \alu|Mult0|auto_generated|mac_mult5~DATAOUT30 ;
wire \alu|Mult0|auto_generated|mac_mult5~DATAOUT31 ;
wire \alu|Mult0|auto_generated|mac_mult5~0 ;
wire \alu|Mult0|auto_generated|mac_mult5~1 ;
wire \alu|Mult0|auto_generated|mac_mult5~2 ;
wire \alu|Mult0|auto_generated|mac_mult5~3 ;
wire \alu|Mult0|auto_generated|mac_out6~dataout ;
wire \alu_in2[31]~11_combout ;
wire \alu|Mult0|auto_generated|mac_mult3~dataout ;
wire \alu|Mult0|auto_generated|mac_mult3~DATAOUT1 ;
wire \alu|Mult0|auto_generated|mac_mult3~DATAOUT2 ;
wire \alu|Mult0|auto_generated|mac_mult3~DATAOUT3 ;
wire \alu|Mult0|auto_generated|mac_mult3~DATAOUT4 ;
wire \alu|Mult0|auto_generated|mac_mult3~DATAOUT5 ;
wire \alu|Mult0|auto_generated|mac_mult3~DATAOUT6 ;
wire \alu|Mult0|auto_generated|mac_mult3~DATAOUT7 ;
wire \alu|Mult0|auto_generated|mac_mult3~DATAOUT8 ;
wire \alu|Mult0|auto_generated|mac_mult3~DATAOUT9 ;
wire \alu|Mult0|auto_generated|mac_mult3~DATAOUT10 ;
wire \alu|Mult0|auto_generated|mac_mult3~DATAOUT11 ;
wire \alu|Mult0|auto_generated|mac_mult3~DATAOUT12 ;
wire \alu|Mult0|auto_generated|mac_mult3~DATAOUT13 ;
wire \alu|Mult0|auto_generated|mac_mult3~DATAOUT14 ;
wire \alu|Mult0|auto_generated|mac_mult3~DATAOUT15 ;
wire \alu|Mult0|auto_generated|mac_mult3~DATAOUT16 ;
wire \alu|Mult0|auto_generated|mac_mult3~DATAOUT17 ;
wire \alu|Mult0|auto_generated|mac_mult3~DATAOUT18 ;
wire \alu|Mult0|auto_generated|mac_mult3~DATAOUT19 ;
wire \alu|Mult0|auto_generated|mac_mult3~DATAOUT20 ;
wire \alu|Mult0|auto_generated|mac_mult3~DATAOUT21 ;
wire \alu|Mult0|auto_generated|mac_mult3~DATAOUT22 ;
wire \alu|Mult0|auto_generated|mac_mult3~DATAOUT23 ;
wire \alu|Mult0|auto_generated|mac_mult3~DATAOUT24 ;
wire \alu|Mult0|auto_generated|mac_mult3~DATAOUT25 ;
wire \alu|Mult0|auto_generated|mac_mult3~DATAOUT26 ;
wire \alu|Mult0|auto_generated|mac_mult3~DATAOUT27 ;
wire \alu|Mult0|auto_generated|mac_mult3~DATAOUT28 ;
wire \alu|Mult0|auto_generated|mac_mult3~DATAOUT29 ;
wire \alu|Mult0|auto_generated|mac_mult3~DATAOUT30 ;
wire \alu|Mult0|auto_generated|mac_mult3~DATAOUT31 ;
wire \alu|Mult0|auto_generated|mac_mult3~0 ;
wire \alu|Mult0|auto_generated|mac_mult3~1 ;
wire \alu|Mult0|auto_generated|mac_mult3~2 ;
wire \alu|Mult0|auto_generated|mac_mult3~3 ;
wire \alu|Mult0|auto_generated|mac_out4~dataout ;
wire \alu|Mult0|auto_generated|op_2~0_combout ;
wire \alu|Mult0|auto_generated|op_1~0_combout ;
wire \main_reg|regFile~503_combout ;
wire \main_reg|regFile~504_combout ;
wire \main_reg|regFile~507_combout ;
wire \alu|ShiftRight0~57_combout ;
wire \alu|ShiftRight0~58_combout ;
wire \alu|Add1~35 ;
wire \alu|Add1~36_combout ;
wire \alu|ShiftLeft0~69_combout ;
wire \alu|ShiftLeft0~40_combout ;
wire \alu|ShiftLeft0~57_combout ;
wire \alu|ShiftLeft0~106_combout ;
wire \alu|ShiftLeft0~11_combout ;
wire \alu|Add0~35 ;
wire \alu|Add0~36_combout ;
wire \main_reg|regFile~508_combout ;
wire \alu|ShiftLeft0~124_combout ;
wire \main_reg|regFile~509_combout ;
wire \main_reg|regFile~510_combout ;
wire \main_reg|regFile~511_combout ;
wire \main_reg|regFile~512_combout ;
wire \main_reg|regFile~513_combout ;
wire \main_reg|regFile~514_combout ;
wire \main_reg|regFile[14][18]~feeder_combout ;
wire \main_reg|regFile[14][18]~q ;
wire \main_reg|rf_out1~342_combout ;
wire \main_reg|rf_out1~343_combout ;
wire \main_reg|rf_out1~335_combout ;
wire \main_reg|rf_out1~336_combout ;
wire \main_reg|rf_out1~339_combout ;
wire \main_reg|rf_out1~340_combout ;
wire \main_reg|rf_out1~337_combout ;
wire \main_reg|rf_out1~338_combout ;
wire \main_reg|rf_out1~341_combout ;
wire \main_reg|rf_out1~344_combout ;
wire \main_reg|rf_out1~325_combout ;
wire \main_reg|rf_out1~326_combout ;
wire \main_reg|rf_out1~327_combout ;
wire \main_reg|rf_out1~328_combout ;
wire \main_reg|rf_out1~329_combout ;
wire \main_reg|rf_out1~330_combout ;
wire \main_reg|rf_out1~331_combout ;
wire \main_reg|rf_out1~332_combout ;
wire \main_reg|rf_out1~333_combout ;
wire \main_reg|rf_out1~334_combout ;
wire \main_reg|rf_out1~718_combout ;
wire \alu|ShiftRight1~11_combout ;
wire \alu|ShiftRight0~43_combout ;
wire \alu|ShiftRight0~108_combout ;
wire \alu|ShiftRight1~52_combout ;
wire \alu|ShiftLeft0~113_combout ;
wire \alu|ShiftLeft0~114_combout ;
wire \alu|Add0~18_combout ;
wire \alu|Add1~18_combout ;
wire \alu|ShiftRight0~24_combout ;
wire \alu|ShiftRight0~51_combout ;
wire \alu|ShiftRight0~107_combout ;
wire \main_reg|regFile~745_combout ;
wire \main_reg|regFile~748_combout ;
wire \alu|ShiftRight0~96_combout ;
wire \alu|Equal0~46_combout ;
wire \alu|ShiftLeft0~26_combout ;
wire \alu|ShiftRight1~63_combout ;
wire \main_reg|regFile~743_combout ;
wire \main_reg|regFile~744_combout ;
wire \main_reg|regFile~746_combout ;
wire \main_reg|regFile~747_combout ;
wire \main_reg|regFile~749_combout ;
wire \main_reg|regFile~750_combout ;
wire \main_reg|regFile~751_combout ;
wire \main_reg|regFile~752_combout ;
wire \main_reg|regFile~753_combout ;
wire \main_reg|regFile~754_combout ;
wire \main_reg|regFile~766_combout ;
wire \main_reg|regFile~777_combout ;
wire \main_reg|regFile[15][9]~q ;
wire \main_reg|rf_out2~479_combout ;
wire \main_reg|rf_out2~480_combout ;
wire \main_reg|rf_out2~474_combout ;
wire \main_reg|rf_out2~475_combout ;
wire \main_reg|rf_out2~476_combout ;
wire \main_reg|rf_out2~477_combout ;
wire \main_reg|rf_out2~478_combout ;
wire \main_reg|rf_out2~472_combout ;
wire \main_reg|rf_out2~473_combout ;
wire \main_reg|rf_out2~481_combout ;
wire \main_reg|rf_out2~464_combout ;
wire \main_reg|rf_out2~465_combout ;
wire \main_reg|rf_out2~466_combout ;
wire \main_reg|rf_out2~467_combout ;
wire \main_reg|rf_out2~468_combout ;
wire \main_reg|rf_out2~462_combout ;
wire \main_reg|rf_out2~463_combout ;
wire \main_reg|rf_out2~469_combout ;
wire \main_reg|rf_out2~470_combout ;
wire \main_reg|rf_out2~471_combout ;
wire \main_reg|rf_out2~482_combout ;
wire \mem_data_in[9]~26_combout ;
wire \main_reg|regFile~467_combout ;
wire \alu|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \alu|Mult0|auto_generated|mac_out6~DATAOUT1 ;
wire \alu|Mult0|auto_generated|mac_out4~DATAOUT1 ;
wire \alu|Mult0|auto_generated|op_2~1 ;
wire \alu|Mult0|auto_generated|op_2~2_combout ;
wire \alu|Mult0|auto_generated|op_1~1 ;
wire \alu|Mult0|auto_generated|op_1~2_combout ;
wire \main_reg|regFile~468_combout ;
wire \alu|ShiftLeft0~41_combout ;
wire \alu|ShiftLeft0~101_combout ;
wire \alu|ShiftLeft0~102_combout ;
wire \alu|ShiftLeft0~123_combout ;
wire \alu|Add0~37 ;
wire \alu|Add0~38_combout ;
wire \main_reg|regFile~472_combout ;
wire \main_reg|regFile~473_combout ;
wire \main_reg|regFile~474_combout ;
wire \alu|Add1~37 ;
wire \alu|Add1~38_combout ;
wire \main_reg|regFile~475_combout ;
wire \alu|ShiftRight0~62_combout ;
wire \alu|ShiftRight0~61_combout ;
wire \alu|ShiftRight0~63_combout ;
wire \main_reg|regFile~476_combout ;
wire \alu|ShiftRight1~41_combout ;
wire \alu|Equal0~66_combout ;
wire \main_reg|regFile~469_combout ;
wire \main_reg|regFile~470_combout ;
wire \main_reg|regFile~471_combout ;
wire \main_reg|regFile~477_combout ;
wire \main_reg|regFile~478_combout ;
wire \main_reg|regFile[19][19]~q ;
wire \main_reg|rf_out2~259_combout ;
wire \main_reg|rf_out2~260_combout ;
wire \main_reg|rf_out2~252_combout ;
wire \main_reg|rf_out2~253_combout ;
wire \main_reg|rf_out2~256_combout ;
wire \main_reg|rf_out2~257_combout ;
wire \main_reg|rf_out2~254_combout ;
wire \main_reg|rf_out2~255_combout ;
wire \main_reg|rf_out2~258_combout ;
wire \main_reg|rf_out2~261_combout ;
wire \main_reg|rf_out2~262_combout ;
wire \main_reg|rf_out2~263_combout ;
wire \main_reg|rf_out2~269_combout ;
wire \main_reg|rf_out2~270_combout ;
wire \main_reg|rf_out2~266_combout ;
wire \main_reg|rf_out2~267_combout ;
wire \main_reg|rf_out2~264_combout ;
wire \main_reg|rf_out2~265_combout ;
wire \main_reg|rf_out2~268_combout ;
wire \main_reg|rf_out2~271_combout ;
wire \main_reg|rf_out2~272_combout ;
wire \alu_in2[19]~23_combout ;
wire \alu|Add1~39 ;
wire \alu|Add1~40_combout ;
wire \alu|ShiftLeft0~122_combout ;
wire \alu|ShiftLeft0~77_combout ;
wire \alu|ShiftLeft0~92_combout ;
wire \alu|ShiftLeft0~94_combout ;
wire \alu|Add0~39 ;
wire \alu|Add0~40_combout ;
wire \main_reg|regFile~437_combout ;
wire \main_reg|regFile~438_combout ;
wire \main_reg|regFile~439_combout ;
wire \main_reg|regFile~440_combout ;
wire \main_reg|regFile~441_combout ;
wire \alu|ShiftRight1~47_combout ;
wire \alu|Equal0~67_combout ;
wire \main_reg|regFile~434_combout ;
wire \main_reg|regFile~435_combout ;
wire \main_reg|regFile~432_combout ;
wire \alu|Mult0|auto_generated|mac_out4~DATAOUT2 ;
wire \alu|Mult0|auto_generated|mac_out6~DATAOUT2 ;
wire \alu|Mult0|auto_generated|op_2~3 ;
wire \alu|Mult0|auto_generated|op_2~4_combout ;
wire \alu|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \alu|Mult0|auto_generated|op_1~3 ;
wire \alu|Mult0|auto_generated|op_1~4_combout ;
wire \main_reg|regFile~433_combout ;
wire \main_reg|regFile~436_combout ;
wire \main_reg|regFile~442_combout ;
wire \main_reg|regFile~443_combout ;
wire \main_reg|regFile[29][20]~q ;
wire \main_reg|rf_out1~285_combout ;
wire \main_reg|rf_out1~286_combout ;
wire \main_reg|rf_out1~292_combout ;
wire \main_reg|rf_out1~293_combout ;
wire \main_reg|rf_out1~287_combout ;
wire \main_reg|rf_out1~288_combout ;
wire \main_reg|rf_out1~289_combout ;
wire \main_reg|rf_out1~290_combout ;
wire \main_reg|rf_out1~291_combout ;
wire \main_reg|rf_out1~294_combout ;
wire \main_reg|rf_out1~302_combout ;
wire \main_reg|rf_out1~303_combout ;
wire \main_reg|rf_out1~295_combout ;
wire \main_reg|rf_out1~296_combout ;
wire \main_reg|rf_out1~297_combout ;
wire \main_reg|rf_out1~298_combout ;
wire \main_reg|rf_out1~299_combout ;
wire \main_reg|rf_out1~300_combout ;
wire \main_reg|rf_out1~301_combout ;
wire \main_reg|rf_out1~304_combout ;
wire \main_reg|rf_out1~716_combout ;
wire \alu_in1[20]~17_combout ;
wire \alu|Add1~41 ;
wire \alu|Add1~42_combout ;
wire \alu|ShiftLeft0~59_combout ;
wire \alu|ShiftLeft0~78_combout ;
wire \alu|ShiftLeft0~81_combout ;
wire \alu|ShiftLeft0~23_combout ;
wire \alu|Add0~41 ;
wire \alu|Add0~42_combout ;
wire \main_reg|regFile~402_combout ;
wire \alu|ShiftLeft0~121_combout ;
wire \main_reg|regFile~403_combout ;
wire \main_reg|regFile~404_combout ;
wire \main_reg|regFile~405_combout ;
wire \main_reg|regFile~406_combout ;
wire \main_reg|regFile~397_combout ;
wire \alu|Mult0|auto_generated|mac_out6~DATAOUT3 ;
wire \alu|Mult0|auto_generated|mac_out4~DATAOUT3 ;
wire \alu|Mult0|auto_generated|op_2~5 ;
wire \alu|Mult0|auto_generated|op_2~6_combout ;
wire \alu|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \alu|Mult0|auto_generated|op_1~5 ;
wire \alu|Mult0|auto_generated|op_1~6_combout ;
wire \main_reg|regFile~398_combout ;
wire \alu|Equal0~68_combout ;
wire \alu|ShiftRight1~49_combout ;
wire \main_reg|regFile~399_combout ;
wire \main_reg|regFile~400_combout ;
wire \main_reg|regFile~401_combout ;
wire \main_reg|regFile~407_combout ;
wire \main_reg|regFile~408_combout ;
wire \main_reg|regFile[10][21]~feeder_combout ;
wire \main_reg|regFile[10][21]~q ;
wire \main_reg|rf_out2~220_combout ;
wire \main_reg|rf_out2~221_combout ;
wire \main_reg|rf_out2~227_combout ;
wire \main_reg|rf_out2~228_combout ;
wire \main_reg|rf_out2~222_combout ;
wire \main_reg|rf_out2~223_combout ;
wire \main_reg|rf_out2~224_combout ;
wire \main_reg|rf_out2~225_combout ;
wire \main_reg|rf_out2~226_combout ;
wire \main_reg|rf_out2~229_combout ;
wire \main_reg|rf_out2~217_combout ;
wire \main_reg|rf_out2~218_combout ;
wire \main_reg|rf_out2~210_combout ;
wire \main_reg|rf_out2~211_combout ;
wire \main_reg|rf_out2~214_combout ;
wire \main_reg|rf_out2~215_combout ;
wire \main_reg|rf_out2~212_combout ;
wire \main_reg|rf_out2~213_combout ;
wire \main_reg|rf_out2~216_combout ;
wire \main_reg|rf_out2~219_combout ;
wire \main_reg|rf_out2~230_combout ;
wire \alu_in2[21]~21_combout ;
wire \alu|Add1~43 ;
wire \alu|Add1~45 ;
wire \alu|Add1~47 ;
wire \alu|Add1~49 ;
wire \alu|Add1~51 ;
wire \alu|Add1~53 ;
wire \alu|Add1~55 ;
wire \alu|Add1~57 ;
wire \alu|Add1~59 ;
wire \alu|Add1~60_combout ;
wire \alu|Mux2~1_combout ;
wire \alu|Equal0~55_combout ;
wire \alu|ShiftRight1~58_combout ;
wire \alu|ShiftRight1~59_combout ;
wire \alu|Add0~43 ;
wire \alu|Add0~45 ;
wire \alu|Add0~47 ;
wire \alu|Add0~49 ;
wire \alu|Add0~51 ;
wire \alu|Add0~53 ;
wire \alu|Add0~55 ;
wire \alu|Add0~57 ;
wire \alu|Add0~59 ;
wire \alu|Add0~60_combout ;
wire \alu|ShiftRight1~16_combout ;
wire \alu|ShiftLeft0~70_combout ;
wire \alu|ShiftLeft0~67_combout ;
wire \alu|ShiftLeft0~71_combout ;
wire \alu|ShiftLeft0~54_combout ;
wire \alu|ShiftLeft0~38_combout ;
wire \alu|ShiftLeft0~55_combout ;
wire \alu|ShiftLeft0~58_combout ;
wire \alu|ShiftLeft0~61_combout ;
wire \alu|ShiftLeft0~62_combout ;
wire \alu|ShiftLeft0~31_combout ;
wire \alu|ShiftLeft0~60_combout ;
wire \alu|ShiftLeft0~63_combout ;
wire \alu|ShiftLeft0~64_combout ;
wire \alu|ShiftLeft0~72_combout ;
wire \alu|Mux2~2_combout ;
wire \alu|Mux2~3_combout ;
wire \reg_data_in_prot[30]~7_combout ;
wire \main_reg|regFile~43_combout ;
wire \alu|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \alu|Mult0|auto_generated|mac_out6~DATAOUT12 ;
wire \alu|Mult0|auto_generated|mac_out4~DATAOUT12 ;
wire \alu|Mult0|auto_generated|mac_out6~DATAOUT11 ;
wire \alu|Mult0|auto_generated|mac_out4~DATAOUT11 ;
wire \alu|Mult0|auto_generated|mac_out4~DATAOUT10 ;
wire \alu|Mult0|auto_generated|mac_out6~DATAOUT10 ;
wire \alu|Mult0|auto_generated|mac_out6~DATAOUT9 ;
wire \alu|Mult0|auto_generated|mac_out4~DATAOUT9 ;
wire \alu|Mult0|auto_generated|mac_out4~DATAOUT8 ;
wire \alu|Mult0|auto_generated|mac_out6~DATAOUT8 ;
wire \alu|Mult0|auto_generated|mac_out4~DATAOUT7 ;
wire \alu|Mult0|auto_generated|mac_out6~DATAOUT7 ;
wire \alu|Mult0|auto_generated|mac_out6~DATAOUT6 ;
wire \alu|Mult0|auto_generated|mac_out4~DATAOUT6 ;
wire \alu|Mult0|auto_generated|mac_out6~DATAOUT5 ;
wire \alu|Mult0|auto_generated|mac_out4~DATAOUT5 ;
wire \alu|Mult0|auto_generated|mac_out4~DATAOUT4 ;
wire \alu|Mult0|auto_generated|mac_out6~DATAOUT4 ;
wire \alu|Mult0|auto_generated|op_2~7 ;
wire \alu|Mult0|auto_generated|op_2~9 ;
wire \alu|Mult0|auto_generated|op_2~11 ;
wire \alu|Mult0|auto_generated|op_2~13 ;
wire \alu|Mult0|auto_generated|op_2~15 ;
wire \alu|Mult0|auto_generated|op_2~17 ;
wire \alu|Mult0|auto_generated|op_2~19 ;
wire \alu|Mult0|auto_generated|op_2~21 ;
wire \alu|Mult0|auto_generated|op_2~23 ;
wire \alu|Mult0|auto_generated|op_2~24_combout ;
wire \alu|Mult0|auto_generated|op_2~22_combout ;
wire \alu|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \alu|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \alu|Mult0|auto_generated|op_2~20_combout ;
wire \alu|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \alu|Mult0|auto_generated|op_2~18_combout ;
wire \alu|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \alu|Mult0|auto_generated|op_2~16_combout ;
wire \alu|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \alu|Mult0|auto_generated|op_2~14_combout ;
wire \alu|Mult0|auto_generated|op_2~12_combout ;
wire \alu|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \alu|Mult0|auto_generated|op_2~10_combout ;
wire \alu|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \alu|Mult0|auto_generated|op_2~8_combout ;
wire \alu|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \alu|Mult0|auto_generated|op_1~7 ;
wire \alu|Mult0|auto_generated|op_1~9 ;
wire \alu|Mult0|auto_generated|op_1~11 ;
wire \alu|Mult0|auto_generated|op_1~13 ;
wire \alu|Mult0|auto_generated|op_1~15 ;
wire \alu|Mult0|auto_generated|op_1~17 ;
wire \alu|Mult0|auto_generated|op_1~19 ;
wire \alu|Mult0|auto_generated|op_1~21 ;
wire \alu|Mult0|auto_generated|op_1~23 ;
wire \alu|Mult0|auto_generated|op_1~24_combout ;
wire \main_reg|regFile~1025_combout ;
wire \main_reg|regFile~1026_combout ;
wire \main_reg|regFile[3][30]~feeder_combout ;
wire \main_reg|regFile[3][30]~q ;
wire \main_reg|rf_out2~35_combout ;
wire \main_reg|rf_out2~36_combout ;
wire \main_reg|rf_out2~33_combout ;
wire \main_reg|rf_out2~34_combout ;
wire \main_reg|rf_out2~37_combout ;
wire \main_reg|rf_out2~31_combout ;
wire \main_reg|rf_out2~32_combout ;
wire \main_reg|rf_out2~38_combout ;
wire \main_reg|rf_out2~39_combout ;
wire \main_reg|rf_out2~40_combout ;
wire \main_reg|rf_out2~28_combout ;
wire \main_reg|rf_out2~29_combout ;
wire \main_reg|rf_out2~21_combout ;
wire \main_reg|rf_out2~22_combout ;
wire \main_reg|rf_out2~23_combout ;
wire \main_reg|rf_out2~24_combout ;
wire \main_reg|rf_out2~25_combout ;
wire \main_reg|rf_out2~26_combout ;
wire \main_reg|rf_out2~27_combout ;
wire \main_reg|rf_out2~30_combout ;
wire \main_reg|rf_out2~41_combout ;
wire \mem_data_in[30]~5_combout ;
wire \main_reg|regFile~63_combout ;
wire \main_reg|regFile~64_combout ;
wire \alu|Add1~58_combout ;
wire \main_reg|regFile~1014_combout ;
wire \main_reg|regFile~69_combout ;
wire \alu|ShiftLeft0~73_combout ;
wire \alu|ShiftLeft0~74_combout ;
wire \alu|ShiftLeft0~75_combout ;
wire \alu|Mux30~14_combout ;
wire \alu|ShiftLeft0~76_combout ;
wire \main_reg|regFile~58_combout ;
wire \main_reg|regFile~59_combout ;
wire \alu|Equal0~75_combout ;
wire \main_reg|regFile~52_combout ;
wire \main_reg|regFile~53_combout ;
wire \main_reg|regFile~1013_combout ;
wire \alu_in2[4]~71_combout ;
wire \alu_in2[4]~72_combout ;
wire \main_reg|regFile~55_combout ;
wire \main_reg|regFile~56_combout ;
wire \alu|Add0~58_combout ;
wire \main_reg|regFile~54_combout ;
wire \main_reg|regFile~57_combout ;
wire \main_reg|regFile~60_combout ;
wire \main_reg|regFile~61_combout ;
wire \main_reg|regFile~62_combout ;
wire \main_reg|regFile~67_combout ;
wire \alu|Mult0|auto_generated|op_1~22_combout ;
wire \main_reg|regFile~65_combout ;
wire \main_reg|regFile~68_combout ;
wire \main_reg|regFile~70_combout ;
wire \main_reg|regFile~85_combout ;
wire \main_reg|regFile~96_combout ;
wire \main_reg|regFile[15][29]~q ;
wire \main_reg|rf_out2~59_combout ;
wire \main_reg|rf_out2~60_combout ;
wire \main_reg|rf_out2~56_combout ;
wire \main_reg|rf_out2~57_combout ;
wire \main_reg|rf_out2~54_combout ;
wire \main_reg|rf_out2~55_combout ;
wire \main_reg|rf_out2~58_combout ;
wire \main_reg|rf_out2~52_combout ;
wire \main_reg|rf_out2~53_combout ;
wire \main_reg|rf_out2~61_combout ;
wire \main_reg|rf_out2~49_combout ;
wire \main_reg|rf_out2~50_combout ;
wire \main_reg|rf_out2~46_combout ;
wire \main_reg|rf_out2~47_combout ;
wire \main_reg|rf_out2~44_combout ;
wire \main_reg|rf_out2~45_combout ;
wire \main_reg|rf_out2~48_combout ;
wire \main_reg|rf_out2~42_combout ;
wire \main_reg|rf_out2~43_combout ;
wire \main_reg|rf_out2~51_combout ;
wire \main_reg|rf_out2~62_combout ;
wire \mem_data_in[29]~6_combout ;
wire \main_reg|regFile~97_combout ;
wire \main_reg|regFile~98_combout ;
wire \alu|Mult0|auto_generated|op_1~20_combout ;
wire \main_reg|regFile~108_combout ;
wire \alu|Add1~56_combout ;
wire \alu|ShiftLeft0~32_combout ;
wire \alu|ShiftLeft0~89_combout ;
wire \alu|ShiftLeft0~90_combout ;
wire \alu|ShiftLeft0~91_combout ;
wire \main_reg|regFile~99_combout ;
wire \main_reg|regFile~100_combout ;
wire \alu|Add0~56_combout ;
wire \alu|Equal0~74_combout ;
wire \main_reg|regFile~101_combout ;
wire \main_reg|regFile~102_combout ;
wire \main_reg|regFile~103_combout ;
wire \main_reg|regFile~104_combout ;
wire \main_reg|regFile~105_combout ;
wire \main_reg|regFile~106_combout ;
wire \main_reg|regFile~107_combout ;
wire \main_reg|regFile~109_combout ;
wire \main_reg|regFile~110_combout ;
wire \main_reg|regFile~122_combout ;
wire \main_reg|regFile~133_combout ;
wire \main_reg|regFile[26][28]~feeder_combout ;
wire \main_reg|regFile[26][28]~q ;
wire \main_reg|rf_out2~65_combout ;
wire \main_reg|rf_out2~66_combout ;
wire \main_reg|rf_out2~67_combout ;
wire \main_reg|rf_out2~68_combout ;
wire \main_reg|rf_out2~69_combout ;
wire \main_reg|rf_out2~70_combout ;
wire \main_reg|rf_out2~71_combout ;
wire \main_reg|rf_out2~63_combout ;
wire \main_reg|rf_out2~64_combout ;
wire \main_reg|rf_out2~72_combout ;
wire \main_reg|rf_out2~80_combout ;
wire \main_reg|rf_out2~81_combout ;
wire \main_reg|rf_out2~75_combout ;
wire \main_reg|rf_out2~76_combout ;
wire \main_reg|rf_out2~77_combout ;
wire \main_reg|rf_out2~78_combout ;
wire \main_reg|rf_out2~79_combout ;
wire \main_reg|rf_out2~73_combout ;
wire \main_reg|rf_out2~74_combout ;
wire \main_reg|rf_out2~82_combout ;
wire \main_reg|rf_out2~83_combout ;
wire \mem_data_in[28]~7_combout ;
wire \main_reg|regFile~163_combout ;
wire \main_reg|regFile~162_combout ;
wire \main_reg|regFile~164_combout ;
wire \main_reg|regFile~139_combout ;
wire \alu|ShiftLeft0~100_combout ;
wire \main_reg|regFile~134_combout ;
wire \alu|ShiftLeft0~37_combout ;
wire \alu|ShiftLeft0~103_combout ;
wire \main_reg|regFile~135_combout ;
wire \main_reg|regFile~136_combout ;
wire \main_reg|regFile~137_combout ;
wire \alu|Add0~54_combout ;
wire \main_reg|regFile~146_combout ;
wire \alu|Equal0~54_combout ;
wire \main_reg|regFile~141_combout ;
wire \main_reg|regFile~142_combout ;
wire \alu|Add1~54_combout ;
wire \main_reg|regFile~143_combout ;
wire \main_reg|regFile~144_combout ;
wire \main_reg|regFile~145_combout ;
wire \alu|Mult0|auto_generated|op_1~18_combout ;
wire \main_reg|regFile~140_combout ;
wire \main_reg|regFile~147_combout ;
wire \main_reg|regFile~148_combout ;
wire \main_reg|regFile~165_combout ;
wire \main_reg|regFile~179_combout ;
wire \main_reg|regFile[14][27]~q ;
wire \main_reg|rf_out2~101_combout ;
wire \main_reg|rf_out2~102_combout ;
wire \main_reg|rf_out2~94_combout ;
wire \main_reg|rf_out2~95_combout ;
wire \main_reg|rf_out2~98_combout ;
wire \main_reg|rf_out2~99_combout ;
wire \main_reg|rf_out2~96_combout ;
wire \main_reg|rf_out2~97_combout ;
wire \main_reg|rf_out2~100_combout ;
wire \main_reg|rf_out2~103_combout ;
wire \main_reg|rf_out2~91_combout ;
wire \main_reg|rf_out2~92_combout ;
wire \main_reg|rf_out2~86_combout ;
wire \main_reg|rf_out2~87_combout ;
wire \main_reg|rf_out2~88_combout ;
wire \main_reg|rf_out2~89_combout ;
wire \main_reg|rf_out2~90_combout ;
wire \main_reg|rf_out2~84_combout ;
wire \main_reg|rf_out2~85_combout ;
wire \main_reg|rf_out2~93_combout ;
wire \main_reg|rf_out2~104_combout ;
wire \mem_data_in[27]~8_combout ;
wire \main_reg|regFile~202_combout ;
wire \main_reg|regFile~200_combout ;
wire \main_reg|regFile~201_combout ;
wire \main_reg|regFile~203_combout ;
wire \alu|Add0~52_combout ;
wire \alu|ShiftLeft0~108_combout ;
wire \alu|ShiftLeft0~107_combout ;
wire \main_reg|regFile~180_combout ;
wire \main_reg|regFile~181_combout ;
wire \alu|Add1~52_combout ;
wire \alu|Equal0~73_combout ;
wire \main_reg|regFile~183_combout ;
wire \main_reg|regFile~184_combout ;
wire \main_reg|regFile~185_combout ;
wire \main_reg|regFile~186_combout ;
wire \main_reg|regFile~187_combout ;
wire \alu|Mult0|auto_generated|op_1~16_combout ;
wire \main_reg|regFile~182_combout ;
wire \main_reg|regFile~188_combout ;
wire \main_reg|regFile~189_combout ;
wire \main_reg|regFile~204_combout ;
wire \main_reg|regFile~217_combout ;
wire \main_reg|regFile[30][26]~feeder_combout ;
wire \main_reg|regFile[30][26]~q ;
wire \main_reg|rf_out2~107_combout ;
wire \main_reg|rf_out2~108_combout ;
wire \main_reg|rf_out2~109_combout ;
wire \main_reg|rf_out2~110_combout ;
wire \main_reg|rf_out2~111_combout ;
wire \main_reg|rf_out2~112_combout ;
wire \main_reg|rf_out2~113_combout ;
wire \main_reg|rf_out2~105_combout ;
wire \main_reg|rf_out2~106_combout ;
wire \main_reg|rf_out2~114_combout ;
wire \main_reg|rf_out2~115_combout ;
wire \main_reg|rf_out2~116_combout ;
wire \main_reg|rf_out2~122_combout ;
wire \main_reg|rf_out2~123_combout ;
wire \main_reg|rf_out2~119_combout ;
wire \main_reg|rf_out2~120_combout ;
wire \main_reg|rf_out2~117_combout ;
wire \main_reg|rf_out2~118_combout ;
wire \main_reg|rf_out2~121_combout ;
wire \main_reg|rf_out2~124_combout ;
wire \main_reg|rf_out2~125_combout ;
wire \mem_data_in[26]~9_combout ;
wire \main_reg|regFile~240_combout ;
wire \main_reg|regFile~241_combout ;
wire \alu|ShiftLeft0~111_combout ;
wire \main_reg|regFile~218_combout ;
wire \main_reg|regFile~219_combout ;
wire \alu|Add0~50_combout ;
wire \alu|Add1~50_combout ;
wire \alu|Equal0~72_combout ;
wire \main_reg|regFile~221_combout ;
wire \main_reg|regFile~222_combout ;
wire \main_reg|regFile~223_combout ;
wire \main_reg|regFile~224_combout ;
wire \main_reg|regFile~225_combout ;
wire \alu|Mult0|auto_generated|op_1~14_combout ;
wire \main_reg|regFile~220_combout ;
wire \main_reg|regFile~226_combout ;
wire \main_reg|regFile~227_combout ;
wire \main_reg|regFile~242_combout ;
wire \main_reg|regFile~255_combout ;
wire \main_reg|regFile[22][25]~q ;
wire \main_reg|rf_out2~126_combout ;
wire \main_reg|rf_out2~127_combout ;
wire \main_reg|rf_out2~133_combout ;
wire \main_reg|rf_out2~134_combout ;
wire \main_reg|rf_out2~128_combout ;
wire \main_reg|rf_out2~129_combout ;
wire \main_reg|rf_out2~130_combout ;
wire \main_reg|rf_out2~131_combout ;
wire \main_reg|rf_out2~132_combout ;
wire \main_reg|rf_out2~135_combout ;
wire \main_reg|rf_out2~136_combout ;
wire \main_reg|rf_out2~137_combout ;
wire \main_reg|rf_out2~143_combout ;
wire \main_reg|rf_out2~144_combout ;
wire \main_reg|rf_out2~138_combout ;
wire \main_reg|rf_out2~139_combout ;
wire \main_reg|rf_out2~140_combout ;
wire \main_reg|rf_out2~141_combout ;
wire \main_reg|rf_out2~142_combout ;
wire \main_reg|rf_out2~145_combout ;
wire \main_reg|rf_out2~146_combout ;
wire \mem_data_in[25]~10_combout ;
wire \main_reg|regFile~286_combout ;
wire \main_reg|regFile~287_combout ;
wire \main_reg|regFile~288_combout ;
wire \alu|ShiftLeft0~115_combout ;
wire \alu|ShiftLeft0~116_combout ;
wire \main_reg|regFile~276_combout ;
wire \alu|ShiftLeft0~117_combout ;
wire \alu|ShiftRight1~55_combout ;
wire \alu|ShiftLeft0~118_combout ;
wire \main_reg|regFile~277_combout ;
wire \alu|Add0~48_combout ;
wire \alu|ShiftRight0~97_combout ;
wire \alu|ShiftRight1~64_combout ;
wire \alu|Equal0~71_combout ;
wire \main_reg|regFile~279_combout ;
wire \main_reg|regFile~280_combout ;
wire \alu|Add1~48_combout ;
wire \main_reg|regFile~281_combout ;
wire \main_reg|regFile~282_combout ;
wire \main_reg|regFile~283_combout ;
wire \alu|Mult0|auto_generated|op_1~12_combout ;
wire \main_reg|regFile~278_combout ;
wire \main_reg|regFile~284_combout ;
wire \main_reg|regFile~285_combout ;
wire \main_reg|regFile~1023_combout ;
wire \main_reg|regFile~1024_combout ;
wire \main_reg|regFile~289_combout ;
wire \main_reg|regFile~290_combout ;
wire \main_reg|regFile~1020_combout ;
wire \main_reg|regFile[23][24]~q ;
wire \main_reg|rf_out2~154_combout ;
wire \main_reg|rf_out2~155_combout ;
wire \main_reg|rf_out2~147_combout ;
wire \main_reg|rf_out2~148_combout ;
wire \main_reg|rf_out2~151_combout ;
wire \main_reg|rf_out2~152_combout ;
wire \main_reg|rf_out2~149_combout ;
wire \main_reg|rf_out2~150_combout ;
wire \main_reg|rf_out2~153_combout ;
wire \main_reg|rf_out2~156_combout ;
wire \main_reg|rf_out2~157_combout ;
wire \main_reg|rf_out2~158_combout ;
wire \main_reg|rf_out2~161_combout ;
wire \main_reg|rf_out2~162_combout ;
wire \main_reg|rf_out2~159_combout ;
wire \main_reg|rf_out2~160_combout ;
wire \main_reg|rf_out2~163_combout ;
wire \main_reg|rf_out2~164_combout ;
wire \main_reg|rf_out2~165_combout ;
wire \main_reg|rf_out2~166_combout ;
wire \main_reg|rf_out2~167_combout ;
wire \mem_data_in[24]~11_combout ;
wire \reg_data_in_prot~5_combout ;
wire \main_reg|regFile~37_combout ;
wire \main_reg|regFile~38_combout ;
wire \main_reg|Mux0~2_combout ;
wire \main_reg|Mux0~3_combout ;
wire \main_reg|Mux0~4_combout ;
wire \main_reg|Mux0~5_combout ;
wire \main_reg|Mux0~6_combout ;
wire \main_reg|Mux0~0_combout ;
wire \main_reg|Mux0~1_combout ;
wire \main_reg|Mux0~7_combout ;
wire \main_reg|Mux0~8_combout ;
wire \main_reg|Mux0~9_combout ;
wire \main_reg|Mux0~17_combout ;
wire \main_reg|Mux0~18_combout ;
wire \main_reg|Mux0~12_combout ;
wire \main_reg|Mux0~13_combout ;
wire \main_reg|Mux0~14_combout ;
wire \main_reg|Mux0~15_combout ;
wire \main_reg|Mux0~16_combout ;
wire \main_reg|Mux0~10_combout ;
wire \main_reg|Mux0~11_combout ;
wire \main_reg|Mux0~19_combout ;
wire \main_reg|regFile~39_combout ;
wire \main_reg|regFile~41_combout ;
wire \alu|always0~2_combout ;
wire \alu|ShiftRight1~57_combout ;
wire \alu|ShiftLeft0~34_combout ;
wire \alu|ShiftLeft0~35_combout ;
wire \alu|ShiftLeft0~33_combout ;
wire \alu|ShiftLeft0~36_combout ;
wire \alu|ShiftLeft0~39_combout ;
wire \alu|ShiftLeft0~42_combout ;
wire \alu|ShiftLeft0~43_combout ;
wire \alu|ShiftLeft0~52_combout ;
wire \alu|ShiftLeft0~53_combout ;
wire \alu|Add0~61 ;
wire \alu|Add0~62_combout ;
wire \alu|Mux1~0_combout ;
wire \alu|Mux1~1_combout ;
wire \alu|Add1~61 ;
wire \alu|Add1~62_combout ;
wire \reg_data_in_prot~4_combout ;
wire \main_reg|regFile~29_combout ;
wire \reg_data_in_prot~3_combout ;
wire \main_reg|regFile~30_combout ;
wire \alu|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \alu|Mult0|auto_generated|mac_out6~DATAOUT13 ;
wire \alu|Mult0|auto_generated|mac_out4~DATAOUT13 ;
wire \alu|Mult0|auto_generated|op_2~25 ;
wire \alu|Mult0|auto_generated|op_2~26_combout ;
wire \alu|Mult0|auto_generated|op_1~25 ;
wire \alu|Mult0|auto_generated|op_1~26_combout ;
wire \main_reg|regFile~34_combout ;
wire \main_reg|regFile~42_combout ;
wire \main_reg|regFile[6][31]~q ;
wire \main_reg|rf_out1~76_combout ;
wire \main_reg|rf_out1~77_combout ;
wire \main_reg|rf_out1~78_combout ;
wire \main_reg|rf_out1~79_combout ;
wire \main_reg|rf_out1~80_combout ;
wire \main_reg|rf_out1~81_combout ;
wire \main_reg|rf_out1~82_combout ;
wire \main_reg|rf_out1~74_combout ;
wire \main_reg|rf_out1~75_combout ;
wire \main_reg|rf_out1~83_combout ;
wire \main_reg|rf_out1~71_combout ;
wire \main_reg|rf_out1~72_combout ;
wire \main_reg|rf_out1~64_combout ;
wire \main_reg|rf_out1~65_combout ;
wire \main_reg|rf_out1~66_combout ;
wire \main_reg|rf_out1~67_combout ;
wire \main_reg|rf_out1~68_combout ;
wire \main_reg|rf_out1~69_combout ;
wire \main_reg|rf_out1~70_combout ;
wire \main_reg|rf_out1~73_combout ;
wire \main_reg|rf_out1~705_combout ;
wire \alu|ShiftRight0~85_combout ;
wire \alu|ShiftRight0~84_combout ;
wire \alu|ShiftRight0~86_combout ;
wire \alu|ShiftRight0~87_combout ;
wire \alu|ShiftRight0~88_combout ;
wire \alu|Add1~46_combout ;
wire \main_reg|regFile~329_combout ;
wire \alu|Add0~46_combout ;
wire \main_reg|regFile~325_combout ;
wire \main_reg|regFile~326_combout ;
wire \main_reg|regFile~327_combout ;
wire \main_reg|regFile~328_combout ;
wire \main_reg|regFile~330_combout ;
wire \main_reg|regFile~332_combout ;
wire \main_reg|regFile~331_combout ;
wire \main_reg|regFile~333_combout ;
wire \main_reg|regFile~334_combout ;
wire \main_reg|regFile~335_combout ;
wire \main_reg|regFile~336_combout ;
wire \alu|Equal0~70_combout ;
wire \alu|ShiftRight1~56_combout ;
wire \main_reg|regFile~319_combout ;
wire \main_reg|regFile~320_combout ;
wire \main_reg|regFile~317_combout ;
wire \alu|Mult0|auto_generated|op_1~10_combout ;
wire \main_reg|regFile~318_combout ;
wire \main_reg|regFile~322_combout ;
wire \main_reg|regFile~337_combout ;
wire \main_reg|regFile~338_combout ;
wire \main_reg|regFile[15][23]~q ;
wire \main_reg|rf_out2~185_combout ;
wire \main_reg|rf_out2~186_combout ;
wire \main_reg|rf_out2~178_combout ;
wire \main_reg|rf_out2~179_combout ;
wire \main_reg|rf_out2~182_combout ;
wire \main_reg|rf_out2~183_combout ;
wire \main_reg|rf_out2~180_combout ;
wire \main_reg|rf_out2~181_combout ;
wire \main_reg|rf_out2~184_combout ;
wire \main_reg|rf_out2~187_combout ;
wire \main_reg|rf_out2~172_combout ;
wire \main_reg|rf_out2~173_combout ;
wire \main_reg|rf_out2~170_combout ;
wire \main_reg|rf_out2~171_combout ;
wire \main_reg|rf_out2~174_combout ;
wire \main_reg|rf_out2~175_combout ;
wire \main_reg|rf_out2~176_combout ;
wire \main_reg|rf_out2~168_combout ;
wire \main_reg|rf_out2~169_combout ;
wire \main_reg|rf_out2~177_combout ;
wire \main_reg|rf_out2~188_combout ;
wire \mem_data_in[23]~12_combout ;
wire \main_reg|regFile~362_combout ;
wire \alu|Mult0|auto_generated|op_1~8_combout ;
wire \main_reg|regFile~363_combout ;
wire \alu|ShiftRight0~80_combout ;
wire \alu|ShiftRight0~81_combout ;
wire \alu|ShiftRight0~79_combout ;
wire \alu|ShiftRight0~82_combout ;
wire \alu|ShiftLeft0~120_combout ;
wire \alu|ShiftLeft0~27_combout ;
wire \alu|Add0~44_combout ;
wire \main_reg|regFile~367_combout ;
wire \alu|ShiftLeft0~119_combout ;
wire \main_reg|regFile~368_combout ;
wire \main_reg|regFile~369_combout ;
wire \alu|Add1~44_combout ;
wire \main_reg|regFile~370_combout ;
wire \main_reg|regFile~371_combout ;
wire \alu|Equal0~69_combout ;
wire \alu|ShiftRight1~53_combout ;
wire \main_reg|regFile~364_combout ;
wire \main_reg|regFile~365_combout ;
wire \main_reg|regFile~366_combout ;
wire \main_reg|regFile~372_combout ;
wire \main_reg|regFile~373_combout ;
wire \main_reg|regFile[7][22]~q ;
wire \main_reg|rf_out1~255_combout ;
wire \main_reg|rf_out1~256_combout ;
wire \main_reg|rf_out1~259_combout ;
wire \main_reg|rf_out1~260_combout ;
wire \main_reg|rf_out1~257_combout ;
wire \main_reg|rf_out1~258_combout ;
wire \main_reg|rf_out1~261_combout ;
wire \main_reg|rf_out1~262_combout ;
wire \main_reg|rf_out1~263_combout ;
wire \main_reg|rf_out1~264_combout ;
wire \main_reg|rf_out1~245_combout ;
wire \main_reg|rf_out1~246_combout ;
wire \main_reg|rf_out1~249_combout ;
wire \main_reg|rf_out1~250_combout ;
wire \main_reg|rf_out1~247_combout ;
wire \main_reg|rf_out1~248_combout ;
wire \main_reg|rf_out1~251_combout ;
wire \main_reg|rf_out1~252_combout ;
wire \main_reg|rf_out1~253_combout ;
wire \main_reg|rf_out1~254_combout ;
wire \main_reg|rf_out1~714_combout ;
wire \alu|ShiftRight0~7_combout ;
wire \alu|ShiftRight0~8_combout ;
wire \alu|ShiftRight0~110_combout ;
wire \main_reg|regFile~786_combout ;
wire \main_reg|regFile~787_combout ;
wire \main_reg|regFile~788_combout ;
wire \alu|Add0~16_combout ;
wire \alu|Add1~16_combout ;
wire \alu|ShiftRight0~25_combout ;
wire \alu|ShiftRight0~26_combout ;
wire \alu|ShiftRight0~109_combout ;
wire \main_reg|regFile~780_combout ;
wire \main_reg|regFile~783_combout ;
wire \alu|Equal0~45_combout ;
wire \main_reg|regFile~778_combout ;
wire \main_reg|regFile~779_combout ;
wire \main_reg|regFile~781_combout ;
wire \main_reg|regFile~782_combout ;
wire \main_reg|regFile~784_combout ;
wire \main_reg|regFile~785_combout ;
wire \main_reg|regFile~789_combout ;
wire \main_reg|regFile~801_combout ;
wire \main_reg|regFile~804_combout ;
wire \main_reg|regFile~805_combout ;
wire \main_reg|regFile~806_combout ;
wire \main_reg|regFile~807_combout ;
wire \main_reg|regFile~808_combout ;
wire \main_reg|regFile~809_combout ;
wire \main_reg|regFile~810_combout ;
wire \main_reg|regFile~802_combout ;
wire \main_reg|regFile~803_combout ;
wire \main_reg|regFile~811_combout ;
wire \main_reg|regFile~812_combout ;
wire \main_reg|regFile[13][8]~q ;
wire \main_reg|rf_out1~542_combout ;
wire \main_reg|rf_out1~543_combout ;
wire \main_reg|rf_out1~535_combout ;
wire \main_reg|rf_out1~536_combout ;
wire \main_reg|rf_out1~539_combout ;
wire \main_reg|rf_out1~540_combout ;
wire \main_reg|rf_out1~537_combout ;
wire \main_reg|rf_out1~538_combout ;
wire \main_reg|rf_out1~541_combout ;
wire \main_reg|rf_out1~544_combout ;
wire \main_reg|rf_out1~532_combout ;
wire \main_reg|rf_out1~533_combout ;
wire \main_reg|rf_out1~525_combout ;
wire \main_reg|rf_out1~526_combout ;
wire \main_reg|rf_out1~529_combout ;
wire \main_reg|rf_out1~530_combout ;
wire \main_reg|rf_out1~527_combout ;
wire \main_reg|rf_out1~528_combout ;
wire \main_reg|rf_out1~531_combout ;
wire \main_reg|rf_out1~534_combout ;
wire \main_reg|rf_out1~728_combout ;
wire \alu_in1[8]~29_combout ;
wire \alu|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \alu|Mux25~7_combout ;
wire \alu|ShiftRight1~54_combout ;
wire \alu|Mux25~4_combout ;
wire \alu|ShiftRight1~30_combout ;
wire \alu|ShiftRight1~43_combout ;
wire \alu|ShiftRight0~89_combout ;
wire \alu|Mux25~5_combout ;
wire \alu|Mux25~6_combout ;
wire \alu|Add1~14_combout ;
wire \alu|Equal0~44_combout ;
wire \alu|Mux25~8_combout ;
wire \alu|Mux25~9_combout ;
wire \alu|Mux25~10_combout ;
wire \alu|Mux25~11_combout ;
wire \alu|Mux25~12_combout ;
wire \alu|Mux25~13_combout ;
wire \alu|Mux25~14_combout ;
wire \alu|Add0~14_combout ;
wire \mem_addr[7]~15_combout ;
wire \mem_addr[7]~16_combout ;
wire \Add6~12_combout ;
wire \main_reg|regFile~840_combout ;
wire \main_reg|regFile~841_combout ;
wire \main_reg|regFile~842_combout ;
wire \main_reg|regFile~843_combout ;
wire \main_reg|regFile~855_combout ;
wire \main_reg|regFile~866_combout ;
wire \main_reg|regFile[9][6]~feeder_combout ;
wire \main_reg|regFile[9][6]~q ;
wire \main_reg|rf_out1~577_combout ;
wire \main_reg|rf_out1~578_combout ;
wire \main_reg|rf_out1~579_combout ;
wire \main_reg|rf_out1~580_combout ;
wire \main_reg|rf_out1~581_combout ;
wire \main_reg|rf_out1~582_combout ;
wire \main_reg|rf_out1~583_combout ;
wire \main_reg|rf_out1~575_combout ;
wire \main_reg|rf_out1~576_combout ;
wire \main_reg|rf_out1~584_combout ;
wire \main_reg|rf_out1~567_combout ;
wire \main_reg|rf_out1~568_combout ;
wire \main_reg|rf_out1~569_combout ;
wire \main_reg|rf_out1~570_combout ;
wire \main_reg|rf_out1~571_combout ;
wire \main_reg|rf_out1~572_combout ;
wire \main_reg|rf_out1~573_combout ;
wire \main_reg|rf_out1~565_combout ;
wire \main_reg|rf_out1~566_combout ;
wire \main_reg|rf_out1~574_combout ;
wire \main_reg|rf_out1~730_combout ;
wire \alu_in1[6]~31_combout ;
wire \alu|Add0~12_combout ;
wire \alu|Mux26~0_combout ;
wire \alu|ShiftRight1~12_combout ;
wire \alu|ShiftRight1~31_combout ;
wire \alu|ShiftRight1~51_combout ;
wire \alu|Add1~12_combout ;
wire \alu|Equal0~39_combout ;
wire \alu|Mux26~1_combout ;
wire \alu|Mux26~2_combout ;
wire \alu|Mux26~3_combout ;
wire \alu|Mux26~4_combout ;
wire \alu|ShiftRight0~83_combout ;
wire \alu|Mux26~5_combout ;
wire \alu|Mux26~6_combout ;
wire \alu|Mux26~7_combout ;
wire \alu|Mux26~8_combout ;
wire \mem_addr[6]~20_combout ;
wire \main_reg|regFile~870_combout ;
wire \main_reg|regFile~882_combout ;
wire \main_reg|regFile~893_combout ;
wire \main_reg|regFile[3][5]~q ;
wire \main_reg|rf_out1~599_combout ;
wire \main_reg|rf_out1~600_combout ;
wire \main_reg|rf_out1~597_combout ;
wire \main_reg|rf_out1~598_combout ;
wire \main_reg|rf_out1~601_combout ;
wire \main_reg|rf_out1~595_combout ;
wire \main_reg|rf_out1~596_combout ;
wire \main_reg|rf_out1~602_combout ;
wire \main_reg|rf_out1~603_combout ;
wire \main_reg|rf_out1~604_combout ;
wire \main_reg|rf_out1~585_combout ;
wire \main_reg|rf_out1~586_combout ;
wire \main_reg|rf_out1~592_combout ;
wire \main_reg|rf_out1~593_combout ;
wire \main_reg|rf_out1~589_combout ;
wire \main_reg|rf_out1~590_combout ;
wire \main_reg|rf_out1~587_combout ;
wire \main_reg|rf_out1~588_combout ;
wire \main_reg|rf_out1~591_combout ;
wire \main_reg|rf_out1~594_combout ;
wire \main_reg|rf_out1~731_combout ;
wire \alu_in1[5]~32_combout ;
wire \alu|Add0~10_combout ;
wire \alu|Mux27~0_combout ;
wire \alu|ShiftRight0~73_combout ;
wire \alu|ShiftRight0~18_combout ;
wire \alu|ShiftRight0~72_combout ;
wire \alu|Add1~10_combout ;
wire \alu_in2[5]~60_combout ;
wire \alu_in2[5]~61_combout ;
wire \alu_in2[5]~62_combout ;
wire \alu_in2[5]~63_combout ;
wire \alu|Equal0~58_combout ;
wire \alu|Mux27~1_combout ;
wire \alu|Mux27~2_combout ;
wire \alu|Mux27~3_combout ;
wire \alu|Mux27~4_combout ;
wire \alu|Mux27~5_combout ;
wire \alu|Mux27~6_combout ;
wire \alu|Mux27~7_combout ;
wire \alu|Mux27~8_combout ;
wire \mem_addr[5]~19_combout ;
wire \main_reg|regFile~584_combout ;
wire \main_reg|regFile~585_combout ;
wire \main_reg|regFile~588_combout ;
wire \alu|ShiftRight0~101_combout ;
wire \main_reg|regFile~590_combout ;
wire \alu|Add0~28_combout ;
wire \alu|ShiftLeft0~132_combout ;
wire \alu|ShiftRight0~102_combout ;
wire \alu|Add1~28_combout ;
wire \alu|Equal0~61_combout ;
wire \main_reg|regFile~591_combout ;
wire \main_reg|regFile~592_combout ;
wire \main_reg|regFile~593_combout ;
wire \main_reg|regFile~594_combout ;
wire \main_reg|regFile~595_combout ;
wire \main_reg|regFile~596_combout ;
wire \main_reg|regFile~597_combout ;
wire \main_reg|regFile~598_combout ;
wire \main_reg|regFile~582_combout ;
wire \main_reg|regFile~583_combout ;
wire \main_reg|regFile~568_combout ;
wire \main_reg|regFile~569_combout ;
wire \main_reg|regFile~561_combout ;
wire \main_reg|regFile~562_combout ;
wire \main_reg|regFile~565_combout ;
wire \main_reg|regFile~566_combout ;
wire \main_reg|regFile~563_combout ;
wire \main_reg|regFile~564_combout ;
wire \main_reg|regFile~567_combout ;
wire \main_reg|regFile~570_combout ;
wire \main_reg|regFile~571_combout ;
wire \main_reg|regFile~572_combout ;
wire \main_reg|regFile~578_combout ;
wire \main_reg|regFile~579_combout ;
wire \main_reg|regFile~575_combout ;
wire \main_reg|regFile~576_combout ;
wire \main_reg|regFile~573_combout ;
wire \main_reg|regFile~574_combout ;
wire \main_reg|regFile~577_combout ;
wire \main_reg|regFile~580_combout ;
wire \main_reg|regFile~581_combout ;
wire \main_reg|regFile~599_combout ;
wire \main_reg|regFile[31][14]~feeder_combout ;
wire \main_reg|regFile[31][14]~q ;
wire \main_reg|rf_out2~364_combout ;
wire \main_reg|rf_out2~365_combout ;
wire \main_reg|rf_out2~361_combout ;
wire \main_reg|rf_out2~362_combout ;
wire \main_reg|rf_out2~359_combout ;
wire \main_reg|rf_out2~360_combout ;
wire \main_reg|rf_out2~363_combout ;
wire \main_reg|rf_out2~357_combout ;
wire \main_reg|rf_out2~358_combout ;
wire \main_reg|rf_out2~366_combout ;
wire \main_reg|rf_out2~374_combout ;
wire \main_reg|rf_out2~375_combout ;
wire \main_reg|rf_out2~367_combout ;
wire \main_reg|rf_out2~368_combout ;
wire \main_reg|rf_out2~371_combout ;
wire \main_reg|rf_out2~372_combout ;
wire \main_reg|rf_out2~369_combout ;
wire \main_reg|rf_out2~370_combout ;
wire \main_reg|rf_out2~373_combout ;
wire \main_reg|rf_out2~376_combout ;
wire \main_reg|rf_out2~377_combout ;
wire \alu_in2[14]~28_combout ;
wire \alu|ShiftRight0~37_combout ;
wire \alu|ShiftRight0~29_combout ;
wire \alu|ShiftRight0~30_combout ;
wire \alu|ShiftRight0~31_combout ;
wire \alu|ShiftRight0~35_combout ;
wire \alu|ShiftRight0~33_combout ;
wire \alu|ShiftRight0~32_combout ;
wire \alu|ShiftRight0~34_combout ;
wire \alu|ShiftRight0~36_combout ;
wire \alu|ShiftRight0~38_combout ;
wire \alu|Mux25~3_combout ;
wire \alu|ShiftRight0~17_combout ;
wire \alu|ShiftRight0~66_combout ;
wire \alu|ShiftRight0~67_combout ;
wire \alu|Add1~8_combout ;
wire \alu|Equal0~38_combout ;
wire \alu|Mux28~1_combout ;
wire \alu|Mux28~2_combout ;
wire \alu|Mux28~3_combout ;
wire \alu|Mux28~4_combout ;
wire \alu|Mux28~5_combout ;
wire \alu|Mux28~6_combout ;
wire \alu|Mux28~0_combout ;
wire \alu|Mux28~7_combout ;
wire \alu|Mux28~8_combout ;
wire \mem_addr[4]~18_combout ;
wire \reg_data_in[3]~12_combout ;
wire \alu|Mux29~10_combout ;
wire \reg_data_in[3]~13_combout ;
wire \reg_data_in[3]~14_combout ;
wire \main_reg|regFile~942_combout ;
wire \main_reg|regFile~943_combout ;
wire \main_reg|regFile[8][3]~q ;
wire \main_reg|rf_out2~598_combout ;
wire \main_reg|rf_out2~599_combout ;
wire \main_reg|rf_out2~605_combout ;
wire \main_reg|rf_out2~606_combout ;
wire \main_reg|rf_out2~602_combout ;
wire \main_reg|rf_out2~603_combout ;
wire \main_reg|rf_out2~600_combout ;
wire \main_reg|rf_out2~601_combout ;
wire \main_reg|rf_out2~604_combout ;
wire \main_reg|rf_out2~607_combout ;
wire \main_reg|rf_out2~590_combout ;
wire \main_reg|rf_out2~591_combout ;
wire \main_reg|rf_out2~592_combout ;
wire \main_reg|rf_out2~593_combout ;
wire \main_reg|rf_out2~594_combout ;
wire \main_reg|rf_out2~588_combout ;
wire \main_reg|rf_out2~589_combout ;
wire \main_reg|rf_out2~595_combout ;
wire \main_reg|rf_out2~596_combout ;
wire \main_reg|rf_out2~597_combout ;
wire \main_reg|rf_out2~608_combout ;
wire \alu_in2[3]~73_combout ;
wire \alu_in2[3]~55_combout ;
wire \alu|ShiftLeft0~133_combout ;
wire \alu|Add0~6_combout ;
wire \alu|ShiftRight1~42_combout ;
wire \alu|ShiftRight1~44_combout ;
wire \alu|Mux29~2_combout ;
wire \alu|Mux29~3_combout ;
wire \alu|Add1~6_combout ;
wire \alu|Mux29~4_combout ;
wire \alu|Mux29~7_combout ;
wire \alu|Equal0~37_combout ;
wire \alu|Mux29~0_combout ;
wire \alu|Mux29~1_combout ;
wire \alu|Mux29~5_combout ;
wire \alu|Mux29~6_combout ;
wire \alu|Mux29~8_combout ;
wire \alu|Mux29~9_combout ;
wire \mem_addr[3]~14_combout ;
wire \Add6~4_combout ;
wire \reg_data_in[2]~9_combout ;
wire \alu|Add0~4_combout ;
wire \alu|ShiftRight1~32_combout ;
wire \alu|Mux30~16_combout ;
wire \alu|ShiftRight1~29_combout ;
wire \alu|Mux30~17_combout ;
wire \alu|Add1~4_combout ;
wire \alu|Mux30~18_combout ;
wire \alu|Mux30~23_combout ;
wire \alu|Equal0~42_combout ;
wire \alu|Mux30~12_combout ;
wire \alu|Mux30~13_combout ;
wire \alu|Mux30~21_combout ;
wire \alu|Mux30~22_combout ;
wire \alu|Mux30~24_combout ;
wire \alu|Mux30~25_combout ;
wire \alu|Mux30~26_combout ;
wire \reg_data_in[2]~10_combout ;
wire \reg_data_in[2]~11_combout ;
wire \main_reg|regFile~965_combout ;
wire \main_reg|regFile~966_combout ;
wire \main_reg|regFile[15][2]~q ;
wire \main_reg|rf_out1~662_combout ;
wire \main_reg|rf_out1~663_combout ;
wire \main_reg|rf_out1~655_combout ;
wire \main_reg|rf_out1~656_combout ;
wire \main_reg|rf_out1~659_combout ;
wire \main_reg|rf_out1~660_combout ;
wire \main_reg|rf_out1~657_combout ;
wire \main_reg|rf_out1~658_combout ;
wire \main_reg|rf_out1~661_combout ;
wire \main_reg|rf_out1~664_combout ;
wire \main_reg|rf_out1~645_combout ;
wire \main_reg|rf_out1~646_combout ;
wire \main_reg|rf_out1~652_combout ;
wire \main_reg|rf_out1~653_combout ;
wire \main_reg|rf_out1~649_combout ;
wire \main_reg|rf_out1~650_combout ;
wire \main_reg|rf_out1~647_combout ;
wire \main_reg|rf_out1~648_combout ;
wire \main_reg|rf_out1~651_combout ;
wire \main_reg|rf_out1~654_combout ;
wire \main_reg|rf_out1~734_combout ;
wire \alu_in1[2]~35_combout ;
wire \alu|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \mem_addr[2]~13_combout ;
wire \reg_data_in[1]~7_combout ;
wire \alu|Mux31~9_combout ;
wire \reg_data_in[1]~8_combout ;
wire \main_reg|regFile~978_combout ;
wire \main_reg|regFile~989_combout ;
wire \main_reg|regFile[30][1]~q ;
wire \main_reg|rf_out1~665_combout ;
wire \main_reg|rf_out1~666_combout ;
wire \main_reg|rf_out1~669_combout ;
wire \main_reg|rf_out1~670_combout ;
wire \main_reg|rf_out1~667_combout ;
wire \main_reg|rf_out1~668_combout ;
wire \main_reg|rf_out1~671_combout ;
wire \main_reg|rf_out1~672_combout ;
wire \main_reg|rf_out1~673_combout ;
wire \main_reg|rf_out1~674_combout ;
wire \main_reg|rf_out1~675_combout ;
wire \main_reg|rf_out1~676_combout ;
wire \main_reg|rf_out1~682_combout ;
wire \main_reg|rf_out1~683_combout ;
wire \main_reg|rf_out1~677_combout ;
wire \main_reg|rf_out1~678_combout ;
wire \main_reg|rf_out1~679_combout ;
wire \main_reg|rf_out1~680_combout ;
wire \main_reg|rf_out1~681_combout ;
wire \main_reg|rf_out1~684_combout ;
wire \main_reg|rf_out1~735_combout ;
wire \alu_in1[1]~36_combout ;
wire \alu|Mux31~0_combout ;
wire \alu|Add1~2_combout ;
wire \alu|ShiftRight0~46_combout ;
wire \alu|ShiftRight0~48_combout ;
wire \alu|ShiftRight0~22_combout ;
wire \alu|ShiftRight0~49_combout ;
wire \alu|ShiftRight0~50_combout ;
wire \alu|ShiftRight0~52_combout ;
wire \alu|ShiftRight0~53_combout ;
wire \alu|Mux31~2_combout ;
wire \alu|Mux31~3_combout ;
wire \alu|Equal0~41_combout ;
wire \alu|ShiftRight1~17_combout ;
wire \alu|Add0~2_combout ;
wire \alu|ShiftLeft0~8_combout ;
wire \alu|Mux31~4_combout ;
wire \alu|Mux31~5_combout ;
wire \alu|Mux31~6_combout ;
wire \alu|Mux31~7_combout ;
wire \mem_addr[1]~12_combout ;
wire \reg_data_in[0]~4_combout ;
wire \alu|Mux32~0_combout ;
wire \alu|LessThan2~1_cout ;
wire \alu|LessThan2~3_cout ;
wire \alu|LessThan2~5_cout ;
wire \alu|LessThan2~7_cout ;
wire \alu|LessThan2~9_cout ;
wire \alu|LessThan2~11_cout ;
wire \alu|LessThan2~13_cout ;
wire \alu|LessThan2~15_cout ;
wire \alu|LessThan2~17_cout ;
wire \alu|LessThan2~19_cout ;
wire \alu|LessThan2~21_cout ;
wire \alu|LessThan2~23_cout ;
wire \alu|LessThan2~25_cout ;
wire \alu|LessThan2~27_cout ;
wire \alu|LessThan2~29_cout ;
wire \alu|LessThan2~31_cout ;
wire \alu|LessThan2~33_cout ;
wire \alu|LessThan2~35_cout ;
wire \alu|LessThan2~37_cout ;
wire \alu|LessThan2~39_cout ;
wire \alu|LessThan2~41_cout ;
wire \alu|LessThan2~43_cout ;
wire \alu|LessThan2~45_cout ;
wire \alu|LessThan2~47_cout ;
wire \alu|LessThan2~49_cout ;
wire \alu|LessThan2~51_cout ;
wire \alu|LessThan2~53_cout ;
wire \alu|LessThan2~55_cout ;
wire \alu|LessThan2~57_cout ;
wire \alu|LessThan2~59_cout ;
wire \alu|LessThan2~61_cout ;
wire \alu|LessThan2~62_combout ;
wire \alu|Mux0~0_combout ;
wire \alu|Mux0~1_combout ;
wire \alu|ShiftRight0~21_combout ;
wire \alu|ShiftRight0~23_combout ;
wire \alu|ShiftRight0~27_combout ;
wire \alu|ShiftRight0~19_combout ;
wire \alu|ShiftRight0~20_combout ;
wire \alu|ShiftRight0~28_combout ;
wire \alu|Mux0~2_combout ;
wire \alu|Mux32~7_combout ;
wire \alu|Add0~0_combout ;
wire \alu|Mux32~2_combout ;
wire \alu|Mux32~3_combout ;
wire \alu|Mux32~4_combout ;
wire \alu|Mux32~5_combout ;
wire \alu|Mux32~6_combout ;
wire \alu|Mux32~8_combout ;
wire \alu|Mux32~9_combout ;
wire \alu|Mux32~10_combout ;
wire \reg_data_in[0]~5_combout ;
wire \reg_data_in[0]~6_combout ;
wire \main_reg|regFile~1011_combout ;
wire \main_reg|regFile~1012_combout ;
wire \main_reg|regFile[7][0]~feeder_combout ;
wire \main_reg|regFile[7][0]~q ;
wire \main_reg|rf_out2~661_combout ;
wire \main_reg|rf_out2~662_combout ;
wire \main_reg|rf_out2~668_combout ;
wire \main_reg|rf_out2~669_combout ;
wire \main_reg|rf_out2~663_combout ;
wire \main_reg|rf_out2~664_combout ;
wire \main_reg|rf_out2~665_combout ;
wire \main_reg|rf_out2~666_combout ;
wire \main_reg|rf_out2~667_combout ;
wire \main_reg|rf_out2~670_combout ;
wire \main_reg|rf_out2~658_combout ;
wire \main_reg|rf_out2~659_combout ;
wire \main_reg|rf_out2~651_combout ;
wire \main_reg|rf_out2~652_combout ;
wire \main_reg|rf_out2~653_combout ;
wire \main_reg|rf_out2~654_combout ;
wire \main_reg|rf_out2~655_combout ;
wire \main_reg|rf_out2~656_combout ;
wire \main_reg|rf_out2~657_combout ;
wire \main_reg|rf_out2~660_combout ;
wire \main_reg|rf_out2~671_combout ;
wire \alu_in2[0]~76_combout ;
wire \alu_in2[0]~58_combout ;
wire \alu|Add1~0_combout ;
wire \alu|Mux0~12_combout ;
wire \alu|Mux32~11_combout ;
wire \mem_addr[0]~10_combout ;
wire \mem_addr[0]~11_combout ;
wire \main_reg|regFile~894_combout ;
wire \main_reg|regFile~895_combout ;
wire \main_reg|regFile~896_combout ;
wire \main_reg|regFile~897_combout ;
wire \main_reg|regFile~909_combout ;
wire \main_reg|regFile~920_combout ;
wire \main_reg|regFile[21][4]~feeder_combout ;
wire \main_reg|regFile[21][4]~q ;
wire \main_reg|rf_out2~567_combout ;
wire \main_reg|rf_out2~568_combout ;
wire \main_reg|rf_out2~569_combout ;
wire \main_reg|rf_out2~570_combout ;
wire \main_reg|rf_out2~571_combout ;
wire \main_reg|rf_out2~572_combout ;
wire \main_reg|rf_out2~573_combout ;
wire \main_reg|rf_out2~574_combout ;
wire \main_reg|rf_out2~575_combout ;
wire \main_reg|rf_out2~576_combout ;
wire \main_reg|rf_out2~577_combout ;
wire \main_reg|rf_out2~578_combout ;
wire \main_reg|rf_out2~584_combout ;
wire \main_reg|rf_out2~585_combout ;
wire \main_reg|rf_out2~581_combout ;
wire \main_reg|rf_out2~582_combout ;
wire \main_reg|rf_out2~579_combout ;
wire \main_reg|rf_out2~580_combout ;
wire \main_reg|rf_out2~583_combout ;
wire \main_reg|rf_out2~586_combout ;
wire \main_reg|rf_out2~587_combout ;
wire \mem_data_in[4]~31_combout ;
wire \main_reg|regFile~813_combout ;
wire \main_reg|regFile~814_combout ;
wire \alu|Mux25~15_combout ;
wire \main_reg|regFile~815_combout ;
wire \main_reg|regFile~816_combout ;
wire \main_reg|regFile~828_combout ;
wire \main_reg|regFile~839_combout ;
wire \main_reg|regFile[23][7]~feeder_combout ;
wire \main_reg|regFile[23][7]~q ;
wire \main_reg|rf_out1~552_combout ;
wire \main_reg|rf_out1~553_combout ;
wire \main_reg|rf_out1~547_combout ;
wire \main_reg|rf_out1~548_combout ;
wire \main_reg|rf_out1~549_combout ;
wire \main_reg|rf_out1~550_combout ;
wire \main_reg|rf_out1~551_combout ;
wire \main_reg|rf_out1~545_combout ;
wire \main_reg|rf_out1~546_combout ;
wire \main_reg|rf_out1~554_combout ;
wire \main_reg|rf_out1~562_combout ;
wire \main_reg|rf_out1~563_combout ;
wire \main_reg|rf_out1~557_combout ;
wire \main_reg|rf_out1~558_combout ;
wire \main_reg|rf_out1~559_combout ;
wire \main_reg|rf_out1~560_combout ;
wire \main_reg|rf_out1~561_combout ;
wire \main_reg|rf_out1~555_combout ;
wire \main_reg|rf_out1~556_combout ;
wire \main_reg|rf_out1~564_combout ;
wire \main_reg|rf_out1~729_combout ;
wire \Add5~1 ;
wire \Add5~3 ;
wire \Add5~5 ;
wire \Add5~7 ;
wire \Add5~9 ;
wire \Add5~11 ;
wire \Add5~13 ;
wire \Add5~14_combout ;
wire \PC~28_combout ;
wire \Add4~1 ;
wire \Add4~3 ;
wire \Add4~5 ;
wire \Add4~7 ;
wire \Add4~9 ;
wire \Add4~11 ;
wire \Add4~13 ;
wire \Add4~14_combout ;
wire \PC~29_combout ;
wire \Equal12~0_combout ;
wire \Equal13~0_combout ;
wire \alu|Mux0~5_combout ;
wire \alu|Mux0~6_combout ;
wire \alu|Equal0~50_combout ;
wire \alu|Equal0~36_combout ;
wire \alu|Equal0~40_combout ;
wire \alu|Equal0~43_combout ;
wire \alu|Equal0~48_combout ;
wire \alu|Equal0~52_combout ;
wire \alu|Equal0~53_combout ;
wire \alu|Equal0~56_combout ;
wire \alu|Equal0~51_combout ;
wire \alu|Equal0~57_combout ;
wire \alu|Mux0~7_combout ;
wire \alu|Mux0~8_combout ;
wire \alu|Mux0~9_combout ;
wire \alu|Mux0~10_combout ;
wire \alu|Mux0~3_combout ;
wire \alu|Mux0~4_combout ;
wire \alu|Mux0~11_combout ;
wire \PC~6_combout ;
wire \PC~30_combout ;
wire \p2~input_o ;
wire \PC[0]~8_combout ;
wire \PC[7]~reg0_q ;
wire \instr[31]~2_combout ;
wire \Add3~12_combout ;
wire \Add5~12_combout ;
wire \PC~26_combout ;
wire \Add4~12_combout ;
wire \PC~25_combout ;
wire \PC~27_combout ;
wire \PC[6]~reg0_q ;
wire \instr[25]~0_combout ;
wire \Add5~10_combout ;
wire \Add3~10_combout ;
wire \PC~22_combout ;
wire \Add4~10_combout ;
wire \PC~23_combout ;
wire \PC~24_combout ;
wire \PC[5]~reg0_q ;
wire \Add4~8_combout ;
wire \PC~19_combout ;
wire \Add5~8_combout ;
wire \Add3~8_combout ;
wire \PC~20_combout ;
wire \PC[7]~18_combout ;
wire \PC~21_combout ;
wire \PC[4]~reg0_q ;
wire \Add4~6_combout ;
wire \PC~16_combout ;
wire \Add5~6_combout ;
wire \Add3~6_combout ;
wire \PC~15_combout ;
wire \PC~17_combout ;
wire \PC[3]~reg0_q ;
wire \Equal11~1_combout ;
wire \PC[7]~3_combout ;
wire \Add3~4_combout ;
wire \Add5~4_combout ;
wire \PC~13_combout ;
wire \Add4~4_combout ;
wire \PC~12_combout ;
wire \PC~14_combout ;
wire \PC[2]~reg0_q ;
wire \instr[26]~6_combout ;
wire \Add3~2_combout ;
wire \Add5~2_combout ;
wire \PC~9_combout ;
wire \Add4~2_combout ;
wire \PC~10_combout ;
wire \PC~11_combout ;
wire \PC[1]~reg0_q ;
wire \Add4~0_combout ;
wire \PC~4_combout ;
wire \Add3~0_combout ;
wire \Add5~0_combout ;
wire \PC~5_combout ;
wire \PC~7_combout ;
wire \PC[0]~reg0_q ;
wire \alu_in1[31]~5_combout ;
wire \alu_in1[0]~37_combout ;
wire \alu|Mult0|auto_generated|mac_mult1~dataout ;
wire \reg2desp[1]~1_combout ;
wire \reg2desp[3]~3_combout ;
wire \reg2desp[2]~2_combout ;
wire \reg2desp[0]~0_combout ;
wire \result|WideOr6~0_combout ;
wire \result|WideOr5~0_combout ;
wire \result|WideOr4~0_combout ;
wire \result|WideOr3~0_combout ;
wire \result|WideOr2~0_combout ;
wire \result|WideOr1~0_combout ;
wire \result|WideOr0~0_combout ;
wire \alu_in1_7seg|WideOr6~0_combout ;
wire \alu_in1_7seg|WideOr5~0_combout ;
wire \alu_in1_7seg|WideOr4~0_combout ;
wire \alu_in1_7seg|WideOr3~0_combout ;
wire \alu_in1_7seg|WideOr2~0_combout ;
wire \alu_in1_7seg|WideOr1~0_combout ;
wire \alu_in1_7seg|WideOr0~0_combout ;
wire \alu_in2_7seg|WideOr6~0_combout ;
wire \alu_in2_7seg|WideOr5~0_combout ;
wire \alu_in2_7seg|WideOr4~0_combout ;
wire \alu_in2_7seg|WideOr3~0_combout ;
wire \alu_in2_7seg|WideOr2~0_combout ;
wire \alu_in2_7seg|WideOr1~0_combout ;
wire \alu_in2_7seg|WideOr0~0_combout ;
wire \i_count_7seg|WideOr6~0_combout ;
wire \i_count_7seg|WideOr5~0_combout ;
wire \i_count_7seg|WideOr4~0_combout ;
wire \i_count_7seg|WideOr3~0_combout ;
wire \i_count_7seg|WideOr2~0_combout ;
wire \i_count_7seg|WideOr1~0_combout ;
wire \i_count_7seg|WideOr0~0_combout ;
wire \mem_out_7seg|WideOr6~0_combout ;
wire \mem_out_7seg|WideOr5~0_combout ;
wire \mem_out_7seg|WideOr4~0_combout ;
wire \mem_out_7seg|WideOr3~0_combout ;
wire \mem_out_7seg|WideOr2~0_combout ;
wire \mem_out_7seg|WideOr1~0_combout ;
wire \mem_out_7seg|WideOr0~0_combout ;
wire \cl7_7seg|WideOr6~0_combout ;
wire \cl7_7seg|WideOr5~0_combout ;
wire \cl7_7seg|WideOr4~0_combout ;
wire \cl7_7seg|WideOr3~0_combout ;
wire \cl7_7seg|WideOr2~0_combout ;
wire \cl7_7seg|WideOr1~0_combout ;
wire \cl7_7seg|WideOr0~0_combout ;
wire \data_in|WideOr6~0_combout ;
wire \data_in|WideOr5~0_combout ;
wire \data_in|WideOr4~0_combout ;
wire \data_in|WideOr3~0_combout ;
wire \data_in|WideOr2~0_combout ;
wire \data_in|WideOr1~0_combout ;
wire \data_in|WideOr0~0_combout ;
wire [31:0] \main_reg|rf_out1 ;
wire [31:0] \my_program|altsyncram_component|auto_generated|q_a ;
wire [31:0] reg_data_in;
wire [31:0] \main_reg|rf_out2 ;
wire [64:0] \alu|Mult0|auto_generated|w513w ;
wire [3:0] cl7;
wire [31:0] \main_memory|altsyncram_component|auto_generated|q_a ;
wire [26:0] counter;
wire [3:0] i;

wire [17:0] \my_program|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \my_program|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [35:0] \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [17:0] \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus ;
wire [17:0] \main_memory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [35:0] \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus ;

assign \my_program|altsyncram_component|auto_generated|q_a [0] = \my_program|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \my_program|altsyncram_component|auto_generated|q_a [1] = \my_program|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \my_program|altsyncram_component|auto_generated|q_a [2] = \my_program|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \my_program|altsyncram_component|auto_generated|q_a [3] = \my_program|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \my_program|altsyncram_component|auto_generated|q_a [4] = \my_program|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \my_program|altsyncram_component|auto_generated|q_a [5] = \my_program|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \my_program|altsyncram_component|auto_generated|q_a [6] = \my_program|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \my_program|altsyncram_component|auto_generated|q_a [12] = \my_program|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \my_program|altsyncram_component|auto_generated|q_a [13] = \my_program|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \my_program|altsyncram_component|auto_generated|q_a [25] = \my_program|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \my_program|altsyncram_component|auto_generated|q_a [28] = \my_program|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \my_program|altsyncram_component|auto_generated|q_a [29] = \my_program|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \my_program|altsyncram_component|auto_generated|q_a [30] = \my_program|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \my_program|altsyncram_component|auto_generated|q_a [31] = \my_program|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];

assign \my_program|altsyncram_component|auto_generated|q_a [7] = \my_program|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \my_program|altsyncram_component|auto_generated|q_a [8] = \my_program|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];
assign \my_program|altsyncram_component|auto_generated|q_a [9] = \my_program|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [2];
assign \my_program|altsyncram_component|auto_generated|q_a [10] = \my_program|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [3];
assign \my_program|altsyncram_component|auto_generated|q_a [11] = \my_program|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [4];
assign \my_program|altsyncram_component|auto_generated|q_a [14] = \my_program|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [5];
assign \my_program|altsyncram_component|auto_generated|q_a [15] = \my_program|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [6];
assign \my_program|altsyncram_component|auto_generated|q_a [16] = \my_program|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [7];
assign \my_program|altsyncram_component|auto_generated|q_a [17] = \my_program|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [8];
assign \my_program|altsyncram_component|auto_generated|q_a [18] = \my_program|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [9];
assign \my_program|altsyncram_component|auto_generated|q_a [19] = \my_program|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [10];
assign \my_program|altsyncram_component|auto_generated|q_a [20] = \my_program|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [11];
assign \my_program|altsyncram_component|auto_generated|q_a [21] = \my_program|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [12];
assign \my_program|altsyncram_component|auto_generated|q_a [22] = \my_program|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [13];
assign \my_program|altsyncram_component|auto_generated|q_a [23] = \my_program|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [14];
assign \my_program|altsyncram_component|auto_generated|q_a [24] = \my_program|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [15];
assign \my_program|altsyncram_component|auto_generated|q_a [26] = \my_program|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [16];
assign \my_program|altsyncram_component|auto_generated|q_a [27] = \my_program|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [17];

assign \alu|Mult0|auto_generated|w513w [0] = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \alu|Mult0|auto_generated|w513w [1] = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \alu|Mult0|auto_generated|w513w [2] = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \alu|Mult0|auto_generated|w513w [3] = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \alu|Mult0|auto_generated|w513w [4] = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \alu|Mult0|auto_generated|w513w [5] = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \alu|Mult0|auto_generated|w513w [6] = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \alu|Mult0|auto_generated|w513w [7] = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \alu|Mult0|auto_generated|w513w [8] = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \alu|Mult0|auto_generated|w513w [9] = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \alu|Mult0|auto_generated|w513w [10] = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \alu|Mult0|auto_generated|w513w [11] = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \alu|Mult0|auto_generated|w513w [12] = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \alu|Mult0|auto_generated|w513w [13] = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \alu|Mult0|auto_generated|w513w [14] = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \alu|Mult0|auto_generated|w513w [15] = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \alu|Mult0|auto_generated|w513w [16] = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \alu|Mult0|auto_generated|w513w [17] = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \alu|Mult0|auto_generated|mac_out2~DATAOUT18  = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \alu|Mult0|auto_generated|mac_out2~DATAOUT19  = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \alu|Mult0|auto_generated|mac_out2~DATAOUT20  = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \alu|Mult0|auto_generated|mac_out2~DATAOUT21  = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \alu|Mult0|auto_generated|mac_out2~DATAOUT22  = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \alu|Mult0|auto_generated|mac_out2~DATAOUT23  = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \alu|Mult0|auto_generated|mac_out2~DATAOUT24  = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \alu|Mult0|auto_generated|mac_out2~DATAOUT25  = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \alu|Mult0|auto_generated|mac_out2~DATAOUT26  = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \alu|Mult0|auto_generated|mac_out2~DATAOUT27  = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \alu|Mult0|auto_generated|mac_out2~DATAOUT28  = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \alu|Mult0|auto_generated|mac_out2~DATAOUT29  = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \alu|Mult0|auto_generated|mac_out2~DATAOUT30  = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \alu|Mult0|auto_generated|mac_out2~DATAOUT31  = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \alu|Mult0|auto_generated|mac_out2~DATAOUT32  = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \alu|Mult0|auto_generated|mac_out2~DATAOUT33  = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \alu|Mult0|auto_generated|mac_out2~DATAOUT34  = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \alu|Mult0|auto_generated|mac_out2~DATAOUT35  = \alu|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \main_memory|altsyncram_component|auto_generated|q_a [0] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \main_memory|altsyncram_component|auto_generated|q_a [1] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \main_memory|altsyncram_component|auto_generated|q_a [2] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \main_memory|altsyncram_component|auto_generated|q_a [3] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \main_memory|altsyncram_component|auto_generated|q_a [22] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \main_memory|altsyncram_component|auto_generated|q_a [23] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \main_memory|altsyncram_component|auto_generated|q_a [24] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \main_memory|altsyncram_component|auto_generated|q_a [25] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \main_memory|altsyncram_component|auto_generated|q_a [26] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \main_memory|altsyncram_component|auto_generated|q_a [27] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \main_memory|altsyncram_component|auto_generated|q_a [28] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \main_memory|altsyncram_component|auto_generated|q_a [29] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \main_memory|altsyncram_component|auto_generated|q_a [30] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \main_memory|altsyncram_component|auto_generated|q_a [31] = \main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];

assign \alu|Mult0|auto_generated|mac_mult1~dataout  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \alu|Mult0|auto_generated|mac_mult1~DATAOUT1  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \alu|Mult0|auto_generated|mac_mult1~DATAOUT2  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \alu|Mult0|auto_generated|mac_mult1~DATAOUT3  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \alu|Mult0|auto_generated|mac_mult1~DATAOUT4  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \alu|Mult0|auto_generated|mac_mult1~DATAOUT5  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \alu|Mult0|auto_generated|mac_mult1~DATAOUT6  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \alu|Mult0|auto_generated|mac_mult1~DATAOUT7  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \alu|Mult0|auto_generated|mac_mult1~DATAOUT8  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \alu|Mult0|auto_generated|mac_mult1~DATAOUT9  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \alu|Mult0|auto_generated|mac_mult1~DATAOUT10  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \alu|Mult0|auto_generated|mac_mult1~DATAOUT11  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \alu|Mult0|auto_generated|mac_mult1~DATAOUT12  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \alu|Mult0|auto_generated|mac_mult1~DATAOUT13  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \alu|Mult0|auto_generated|mac_mult1~DATAOUT14  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \alu|Mult0|auto_generated|mac_mult1~DATAOUT15  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \alu|Mult0|auto_generated|mac_mult1~DATAOUT16  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \alu|Mult0|auto_generated|mac_mult1~DATAOUT17  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \alu|Mult0|auto_generated|mac_mult1~DATAOUT18  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \alu|Mult0|auto_generated|mac_mult1~DATAOUT19  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \alu|Mult0|auto_generated|mac_mult1~DATAOUT20  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \alu|Mult0|auto_generated|mac_mult1~DATAOUT21  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \alu|Mult0|auto_generated|mac_mult1~DATAOUT22  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \alu|Mult0|auto_generated|mac_mult1~DATAOUT23  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \alu|Mult0|auto_generated|mac_mult1~DATAOUT24  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \alu|Mult0|auto_generated|mac_mult1~DATAOUT25  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \alu|Mult0|auto_generated|mac_mult1~DATAOUT26  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \alu|Mult0|auto_generated|mac_mult1~DATAOUT27  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \alu|Mult0|auto_generated|mac_mult1~DATAOUT28  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \alu|Mult0|auto_generated|mac_mult1~DATAOUT29  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \alu|Mult0|auto_generated|mac_mult1~DATAOUT30  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \alu|Mult0|auto_generated|mac_mult1~DATAOUT31  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \alu|Mult0|auto_generated|mac_mult1~DATAOUT32  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \alu|Mult0|auto_generated|mac_mult1~DATAOUT33  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \alu|Mult0|auto_generated|mac_mult1~DATAOUT34  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \alu|Mult0|auto_generated|mac_mult1~DATAOUT35  = \alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \alu|Mult0|auto_generated|mac_out4~0  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [0];
assign \alu|Mult0|auto_generated|mac_out4~1  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [1];
assign \alu|Mult0|auto_generated|mac_out4~2  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [2];
assign \alu|Mult0|auto_generated|mac_out4~3  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [3];
assign \alu|Mult0|auto_generated|mac_out4~dataout  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [4];
assign \alu|Mult0|auto_generated|mac_out4~DATAOUT1  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [5];
assign \alu|Mult0|auto_generated|mac_out4~DATAOUT2  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [6];
assign \alu|Mult0|auto_generated|mac_out4~DATAOUT3  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [7];
assign \alu|Mult0|auto_generated|mac_out4~DATAOUT4  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [8];
assign \alu|Mult0|auto_generated|mac_out4~DATAOUT5  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [9];
assign \alu|Mult0|auto_generated|mac_out4~DATAOUT6  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [10];
assign \alu|Mult0|auto_generated|mac_out4~DATAOUT7  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [11];
assign \alu|Mult0|auto_generated|mac_out4~DATAOUT8  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [12];
assign \alu|Mult0|auto_generated|mac_out4~DATAOUT9  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [13];
assign \alu|Mult0|auto_generated|mac_out4~DATAOUT10  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [14];
assign \alu|Mult0|auto_generated|mac_out4~DATAOUT11  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [15];
assign \alu|Mult0|auto_generated|mac_out4~DATAOUT12  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [16];
assign \alu|Mult0|auto_generated|mac_out4~DATAOUT13  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [17];
assign \alu|Mult0|auto_generated|mac_out4~DATAOUT14  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [18];
assign \alu|Mult0|auto_generated|mac_out4~DATAOUT15  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [19];
assign \alu|Mult0|auto_generated|mac_out4~DATAOUT16  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [20];
assign \alu|Mult0|auto_generated|mac_out4~DATAOUT17  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [21];
assign \alu|Mult0|auto_generated|mac_out4~DATAOUT18  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [22];
assign \alu|Mult0|auto_generated|mac_out4~DATAOUT19  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [23];
assign \alu|Mult0|auto_generated|mac_out4~DATAOUT20  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [24];
assign \alu|Mult0|auto_generated|mac_out4~DATAOUT21  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [25];
assign \alu|Mult0|auto_generated|mac_out4~DATAOUT22  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [26];
assign \alu|Mult0|auto_generated|mac_out4~DATAOUT23  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [27];
assign \alu|Mult0|auto_generated|mac_out4~DATAOUT24  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [28];
assign \alu|Mult0|auto_generated|mac_out4~DATAOUT25  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [29];
assign \alu|Mult0|auto_generated|mac_out4~DATAOUT26  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [30];
assign \alu|Mult0|auto_generated|mac_out4~DATAOUT27  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [31];
assign \alu|Mult0|auto_generated|mac_out4~DATAOUT28  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [32];
assign \alu|Mult0|auto_generated|mac_out4~DATAOUT29  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [33];
assign \alu|Mult0|auto_generated|mac_out4~DATAOUT30  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [34];
assign \alu|Mult0|auto_generated|mac_out4~DATAOUT31  = \alu|Mult0|auto_generated|mac_out4_DATAOUT_bus [35];

assign \alu|Mult0|auto_generated|mac_out6~0  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [0];
assign \alu|Mult0|auto_generated|mac_out6~1  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [1];
assign \alu|Mult0|auto_generated|mac_out6~2  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [2];
assign \alu|Mult0|auto_generated|mac_out6~3  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [3];
assign \alu|Mult0|auto_generated|mac_out6~dataout  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [4];
assign \alu|Mult0|auto_generated|mac_out6~DATAOUT1  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [5];
assign \alu|Mult0|auto_generated|mac_out6~DATAOUT2  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [6];
assign \alu|Mult0|auto_generated|mac_out6~DATAOUT3  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [7];
assign \alu|Mult0|auto_generated|mac_out6~DATAOUT4  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [8];
assign \alu|Mult0|auto_generated|mac_out6~DATAOUT5  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [9];
assign \alu|Mult0|auto_generated|mac_out6~DATAOUT6  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [10];
assign \alu|Mult0|auto_generated|mac_out6~DATAOUT7  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [11];
assign \alu|Mult0|auto_generated|mac_out6~DATAOUT8  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [12];
assign \alu|Mult0|auto_generated|mac_out6~DATAOUT9  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [13];
assign \alu|Mult0|auto_generated|mac_out6~DATAOUT10  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [14];
assign \alu|Mult0|auto_generated|mac_out6~DATAOUT11  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [15];
assign \alu|Mult0|auto_generated|mac_out6~DATAOUT12  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [16];
assign \alu|Mult0|auto_generated|mac_out6~DATAOUT13  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [17];
assign \alu|Mult0|auto_generated|mac_out6~DATAOUT14  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [18];
assign \alu|Mult0|auto_generated|mac_out6~DATAOUT15  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [19];
assign \alu|Mult0|auto_generated|mac_out6~DATAOUT16  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [20];
assign \alu|Mult0|auto_generated|mac_out6~DATAOUT17  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [21];
assign \alu|Mult0|auto_generated|mac_out6~DATAOUT18  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [22];
assign \alu|Mult0|auto_generated|mac_out6~DATAOUT19  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [23];
assign \alu|Mult0|auto_generated|mac_out6~DATAOUT20  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [24];
assign \alu|Mult0|auto_generated|mac_out6~DATAOUT21  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [25];
assign \alu|Mult0|auto_generated|mac_out6~DATAOUT22  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [26];
assign \alu|Mult0|auto_generated|mac_out6~DATAOUT23  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [27];
assign \alu|Mult0|auto_generated|mac_out6~DATAOUT24  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [28];
assign \alu|Mult0|auto_generated|mac_out6~DATAOUT25  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [29];
assign \alu|Mult0|auto_generated|mac_out6~DATAOUT26  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [30];
assign \alu|Mult0|auto_generated|mac_out6~DATAOUT27  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [31];
assign \alu|Mult0|auto_generated|mac_out6~DATAOUT28  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [32];
assign \alu|Mult0|auto_generated|mac_out6~DATAOUT29  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [33];
assign \alu|Mult0|auto_generated|mac_out6~DATAOUT30  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [34];
assign \alu|Mult0|auto_generated|mac_out6~DATAOUT31  = \alu|Mult0|auto_generated|mac_out6_DATAOUT_bus [35];

assign \main_memory|altsyncram_component|auto_generated|q_a [4] = \main_memory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \main_memory|altsyncram_component|auto_generated|q_a [5] = \main_memory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \main_memory|altsyncram_component|auto_generated|q_a [6] = \main_memory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \main_memory|altsyncram_component|auto_generated|q_a [7] = \main_memory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];
assign \main_memory|altsyncram_component|auto_generated|q_a [8] = \main_memory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [4];
assign \main_memory|altsyncram_component|auto_generated|q_a [9] = \main_memory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [5];
assign \main_memory|altsyncram_component|auto_generated|q_a [10] = \main_memory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [6];
assign \main_memory|altsyncram_component|auto_generated|q_a [11] = \main_memory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [7];
assign \main_memory|altsyncram_component|auto_generated|q_a [12] = \main_memory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [8];
assign \main_memory|altsyncram_component|auto_generated|q_a [13] = \main_memory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [9];
assign \main_memory|altsyncram_component|auto_generated|q_a [14] = \main_memory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [10];
assign \main_memory|altsyncram_component|auto_generated|q_a [15] = \main_memory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [11];
assign \main_memory|altsyncram_component|auto_generated|q_a [16] = \main_memory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [12];
assign \main_memory|altsyncram_component|auto_generated|q_a [17] = \main_memory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [13];
assign \main_memory|altsyncram_component|auto_generated|q_a [18] = \main_memory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [14];
assign \main_memory|altsyncram_component|auto_generated|q_a [19] = \main_memory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [15];
assign \main_memory|altsyncram_component|auto_generated|q_a [20] = \main_memory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [16];
assign \main_memory|altsyncram_component|auto_generated|q_a [21] = \main_memory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [17];

assign \alu|Mult0|auto_generated|mac_mult3~0  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \alu|Mult0|auto_generated|mac_mult3~1  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \alu|Mult0|auto_generated|mac_mult3~2  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \alu|Mult0|auto_generated|mac_mult3~3  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \alu|Mult0|auto_generated|mac_mult3~dataout  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \alu|Mult0|auto_generated|mac_mult3~DATAOUT1  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \alu|Mult0|auto_generated|mac_mult3~DATAOUT2  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \alu|Mult0|auto_generated|mac_mult3~DATAOUT3  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \alu|Mult0|auto_generated|mac_mult3~DATAOUT4  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \alu|Mult0|auto_generated|mac_mult3~DATAOUT5  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \alu|Mult0|auto_generated|mac_mult3~DATAOUT6  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \alu|Mult0|auto_generated|mac_mult3~DATAOUT7  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \alu|Mult0|auto_generated|mac_mult3~DATAOUT8  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \alu|Mult0|auto_generated|mac_mult3~DATAOUT9  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \alu|Mult0|auto_generated|mac_mult3~DATAOUT10  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \alu|Mult0|auto_generated|mac_mult3~DATAOUT11  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \alu|Mult0|auto_generated|mac_mult3~DATAOUT12  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \alu|Mult0|auto_generated|mac_mult3~DATAOUT13  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \alu|Mult0|auto_generated|mac_mult3~DATAOUT14  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \alu|Mult0|auto_generated|mac_mult3~DATAOUT15  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \alu|Mult0|auto_generated|mac_mult3~DATAOUT16  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \alu|Mult0|auto_generated|mac_mult3~DATAOUT17  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \alu|Mult0|auto_generated|mac_mult3~DATAOUT18  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \alu|Mult0|auto_generated|mac_mult3~DATAOUT19  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \alu|Mult0|auto_generated|mac_mult3~DATAOUT20  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \alu|Mult0|auto_generated|mac_mult3~DATAOUT21  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \alu|Mult0|auto_generated|mac_mult3~DATAOUT22  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \alu|Mult0|auto_generated|mac_mult3~DATAOUT23  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \alu|Mult0|auto_generated|mac_mult3~DATAOUT24  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \alu|Mult0|auto_generated|mac_mult3~DATAOUT25  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \alu|Mult0|auto_generated|mac_mult3~DATAOUT26  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \alu|Mult0|auto_generated|mac_mult3~DATAOUT27  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \alu|Mult0|auto_generated|mac_mult3~DATAOUT28  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \alu|Mult0|auto_generated|mac_mult3~DATAOUT29  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \alu|Mult0|auto_generated|mac_mult3~DATAOUT30  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \alu|Mult0|auto_generated|mac_mult3~DATAOUT31  = \alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \alu|Mult0|auto_generated|mac_mult5~0  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [0];
assign \alu|Mult0|auto_generated|mac_mult5~1  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [1];
assign \alu|Mult0|auto_generated|mac_mult5~2  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [2];
assign \alu|Mult0|auto_generated|mac_mult5~3  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [3];
assign \alu|Mult0|auto_generated|mac_mult5~dataout  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [4];
assign \alu|Mult0|auto_generated|mac_mult5~DATAOUT1  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [5];
assign \alu|Mult0|auto_generated|mac_mult5~DATAOUT2  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [6];
assign \alu|Mult0|auto_generated|mac_mult5~DATAOUT3  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [7];
assign \alu|Mult0|auto_generated|mac_mult5~DATAOUT4  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [8];
assign \alu|Mult0|auto_generated|mac_mult5~DATAOUT5  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [9];
assign \alu|Mult0|auto_generated|mac_mult5~DATAOUT6  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [10];
assign \alu|Mult0|auto_generated|mac_mult5~DATAOUT7  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [11];
assign \alu|Mult0|auto_generated|mac_mult5~DATAOUT8  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [12];
assign \alu|Mult0|auto_generated|mac_mult5~DATAOUT9  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [13];
assign \alu|Mult0|auto_generated|mac_mult5~DATAOUT10  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [14];
assign \alu|Mult0|auto_generated|mac_mult5~DATAOUT11  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [15];
assign \alu|Mult0|auto_generated|mac_mult5~DATAOUT12  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [16];
assign \alu|Mult0|auto_generated|mac_mult5~DATAOUT13  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [17];
assign \alu|Mult0|auto_generated|mac_mult5~DATAOUT14  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [18];
assign \alu|Mult0|auto_generated|mac_mult5~DATAOUT15  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [19];
assign \alu|Mult0|auto_generated|mac_mult5~DATAOUT16  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [20];
assign \alu|Mult0|auto_generated|mac_mult5~DATAOUT17  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [21];
assign \alu|Mult0|auto_generated|mac_mult5~DATAOUT18  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [22];
assign \alu|Mult0|auto_generated|mac_mult5~DATAOUT19  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [23];
assign \alu|Mult0|auto_generated|mac_mult5~DATAOUT20  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [24];
assign \alu|Mult0|auto_generated|mac_mult5~DATAOUT21  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [25];
assign \alu|Mult0|auto_generated|mac_mult5~DATAOUT22  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [26];
assign \alu|Mult0|auto_generated|mac_mult5~DATAOUT23  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [27];
assign \alu|Mult0|auto_generated|mac_mult5~DATAOUT24  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [28];
assign \alu|Mult0|auto_generated|mac_mult5~DATAOUT25  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [29];
assign \alu|Mult0|auto_generated|mac_mult5~DATAOUT26  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [30];
assign \alu|Mult0|auto_generated|mac_mult5~DATAOUT27  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [31];
assign \alu|Mult0|auto_generated|mac_mult5~DATAOUT28  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [32];
assign \alu|Mult0|auto_generated|mac_mult5~DATAOUT29  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [33];
assign \alu|Mult0|auto_generated|mac_mult5~DATAOUT30  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [34];
assign \alu|Mult0|auto_generated|mac_mult5~DATAOUT31  = \alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus [35];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \reg_in_disp[0]~output (
	.i(\result|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_in_disp[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_in_disp[0]~output .bus_hold = "false";
defparam \reg_in_disp[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \reg_in_disp[1]~output (
	.i(\result|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_in_disp[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_in_disp[1]~output .bus_hold = "false";
defparam \reg_in_disp[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \reg_in_disp[2]~output (
	.i(\result|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_in_disp[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_in_disp[2]~output .bus_hold = "false";
defparam \reg_in_disp[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \reg_in_disp[3]~output (
	.i(\result|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_in_disp[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_in_disp[3]~output .bus_hold = "false";
defparam \reg_in_disp[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \reg_in_disp[4]~output (
	.i(\result|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_in_disp[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_in_disp[4]~output .bus_hold = "false";
defparam \reg_in_disp[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \reg_in_disp[5]~output (
	.i(\result|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_in_disp[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_in_disp[5]~output .bus_hold = "false";
defparam \reg_in_disp[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \reg_in_disp[6]~output (
	.i(!\result|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_in_disp[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_in_disp[6]~output .bus_hold = "false";
defparam \reg_in_disp[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \alu_in1_disp[0]~output (
	.i(\alu_in1_7seg|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in1_disp[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in1_disp[0]~output .bus_hold = "false";
defparam \alu_in1_disp[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \alu_in1_disp[1]~output (
	.i(\alu_in1_7seg|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in1_disp[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in1_disp[1]~output .bus_hold = "false";
defparam \alu_in1_disp[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \alu_in1_disp[2]~output (
	.i(\alu_in1_7seg|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in1_disp[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in1_disp[2]~output .bus_hold = "false";
defparam \alu_in1_disp[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \alu_in1_disp[3]~output (
	.i(\alu_in1_7seg|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in1_disp[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in1_disp[3]~output .bus_hold = "false";
defparam \alu_in1_disp[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \alu_in1_disp[4]~output (
	.i(\alu_in1_7seg|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in1_disp[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in1_disp[4]~output .bus_hold = "false";
defparam \alu_in1_disp[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \alu_in1_disp[5]~output (
	.i(\alu_in1_7seg|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in1_disp[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in1_disp[5]~output .bus_hold = "false";
defparam \alu_in1_disp[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \alu_in1_disp[6]~output (
	.i(!\alu_in1_7seg|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in1_disp[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in1_disp[6]~output .bus_hold = "false";
defparam \alu_in1_disp[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \alu_in2_disp[0]~output (
	.i(\alu_in2_7seg|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in2_disp[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in2_disp[0]~output .bus_hold = "false";
defparam \alu_in2_disp[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \alu_in2_disp[1]~output (
	.i(\alu_in2_7seg|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in2_disp[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in2_disp[1]~output .bus_hold = "false";
defparam \alu_in2_disp[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \alu_in2_disp[2]~output (
	.i(\alu_in2_7seg|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in2_disp[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in2_disp[2]~output .bus_hold = "false";
defparam \alu_in2_disp[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \alu_in2_disp[3]~output (
	.i(\alu_in2_7seg|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in2_disp[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in2_disp[3]~output .bus_hold = "false";
defparam \alu_in2_disp[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \alu_in2_disp[4]~output (
	.i(\alu_in2_7seg|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in2_disp[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in2_disp[4]~output .bus_hold = "false";
defparam \alu_in2_disp[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \alu_in2_disp[5]~output (
	.i(\alu_in2_7seg|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in2_disp[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in2_disp[5]~output .bus_hold = "false";
defparam \alu_in2_disp[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \alu_in2_disp[6]~output (
	.i(!\alu_in2_7seg|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_in2_disp[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_in2_disp[6]~output .bus_hold = "false";
defparam \alu_in2_disp[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \PC[0]~output (
	.i(\PC[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[0]~output .bus_hold = "false";
defparam \PC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \PC[1]~output (
	.i(\PC[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[1]~output .bus_hold = "false";
defparam \PC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \PC[2]~output (
	.i(\PC[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[2]~output .bus_hold = "false";
defparam \PC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \PC[3]~output (
	.i(\PC[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[3]~output .bus_hold = "false";
defparam \PC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \PC[4]~output (
	.i(\PC[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[4]~output .bus_hold = "false";
defparam \PC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \PC[5]~output (
	.i(\PC[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[5]~output .bus_hold = "false";
defparam \PC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \PC[6]~output (
	.i(\PC[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[6]~output .bus_hold = "false";
defparam \PC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \PC[7]~output (
	.i(\PC[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[7]~output .bus_hold = "false";
defparam \PC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \i_disp[0]~output (
	.i(\i_count_7seg|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i_disp[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \i_disp[0]~output .bus_hold = "false";
defparam \i_disp[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \i_disp[1]~output (
	.i(\i_count_7seg|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i_disp[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \i_disp[1]~output .bus_hold = "false";
defparam \i_disp[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \i_disp[2]~output (
	.i(\i_count_7seg|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i_disp[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \i_disp[2]~output .bus_hold = "false";
defparam \i_disp[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \i_disp[3]~output (
	.i(\i_count_7seg|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i_disp[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \i_disp[3]~output .bus_hold = "false";
defparam \i_disp[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \i_disp[4]~output (
	.i(\i_count_7seg|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i_disp[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \i_disp[4]~output .bus_hold = "false";
defparam \i_disp[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \i_disp[5]~output (
	.i(\i_count_7seg|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i_disp[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \i_disp[5]~output .bus_hold = "false";
defparam \i_disp[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \i_disp[6]~output (
	.i(!\i_count_7seg|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i_disp[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \i_disp[6]~output .bus_hold = "false";
defparam \i_disp[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \instr_disp[0]~output (
	.i(\my_program|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr_disp[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr_disp[0]~output .bus_hold = "false";
defparam \instr_disp[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \instr_disp[1]~output (
	.i(\my_program|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr_disp[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr_disp[1]~output .bus_hold = "false";
defparam \instr_disp[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \instr_disp[2]~output (
	.i(\my_program|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr_disp[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr_disp[2]~output .bus_hold = "false";
defparam \instr_disp[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \instr_disp[3]~output (
	.i(\my_program|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr_disp[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr_disp[3]~output .bus_hold = "false";
defparam \instr_disp[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \instr_disp[4]~output (
	.i(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr_disp[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr_disp[4]~output .bus_hold = "false";
defparam \instr_disp[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \instr_disp[5]~output (
	.i(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr_disp[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr_disp[5]~output .bus_hold = "false";
defparam \instr_disp[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \instr_disp[6]~output (
	.i(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr_disp[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr_disp[6]~output .bus_hold = "false";
defparam \instr_disp[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \mem_out_disp[0]~output (
	.i(\mem_out_7seg|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out_disp[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out_disp[0]~output .bus_hold = "false";
defparam \mem_out_disp[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \mem_out_disp[1]~output (
	.i(\mem_out_7seg|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out_disp[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out_disp[1]~output .bus_hold = "false";
defparam \mem_out_disp[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \mem_out_disp[2]~output (
	.i(\mem_out_7seg|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out_disp[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out_disp[2]~output .bus_hold = "false";
defparam \mem_out_disp[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \mem_out_disp[3]~output (
	.i(\mem_out_7seg|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out_disp[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out_disp[3]~output .bus_hold = "false";
defparam \mem_out_disp[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \mem_out_disp[4]~output (
	.i(\mem_out_7seg|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out_disp[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out_disp[4]~output .bus_hold = "false";
defparam \mem_out_disp[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \mem_out_disp[5]~output (
	.i(\mem_out_7seg|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out_disp[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out_disp[5]~output .bus_hold = "false";
defparam \mem_out_disp[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \mem_out_disp[6]~output (
	.i(!\mem_out_7seg|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_out_disp[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_out_disp[6]~output .bus_hold = "false";
defparam \mem_out_disp[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \cl7_disp[0]~output (
	.i(\cl7_7seg|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cl7_disp[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cl7_disp[0]~output .bus_hold = "false";
defparam \cl7_disp[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \cl7_disp[1]~output (
	.i(\cl7_7seg|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cl7_disp[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cl7_disp[1]~output .bus_hold = "false";
defparam \cl7_disp[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \cl7_disp[2]~output (
	.i(\cl7_7seg|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cl7_disp[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \cl7_disp[2]~output .bus_hold = "false";
defparam \cl7_disp[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \cl7_disp[3]~output (
	.i(\cl7_7seg|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cl7_disp[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \cl7_disp[3]~output .bus_hold = "false";
defparam \cl7_disp[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \cl7_disp[4]~output (
	.i(\cl7_7seg|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cl7_disp[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \cl7_disp[4]~output .bus_hold = "false";
defparam \cl7_disp[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \cl7_disp[5]~output (
	.i(\cl7_7seg|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cl7_disp[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \cl7_disp[5]~output .bus_hold = "false";
defparam \cl7_disp[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \cl7_disp[6]~output (
	.i(!\cl7_7seg|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cl7_disp[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \cl7_disp[6]~output .bus_hold = "false";
defparam \cl7_disp[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \data_in_disp[0]~output (
	.i(\data_in|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_in_disp[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_in_disp[0]~output .bus_hold = "false";
defparam \data_in_disp[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \data_in_disp[1]~output (
	.i(\data_in|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_in_disp[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_in_disp[1]~output .bus_hold = "false";
defparam \data_in_disp[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \data_in_disp[2]~output (
	.i(\data_in|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_in_disp[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_in_disp[2]~output .bus_hold = "false";
defparam \data_in_disp[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \data_in_disp[3]~output (
	.i(\data_in|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_in_disp[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_in_disp[3]~output .bus_hold = "false";
defparam \data_in_disp[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \data_in_disp[4]~output (
	.i(\data_in|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_in_disp[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_in_disp[4]~output .bus_hold = "false";
defparam \data_in_disp[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \data_in_disp[5]~output (
	.i(\data_in|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_in_disp[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_in_disp[5]~output .bus_hold = "false";
defparam \data_in_disp[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \data_in_disp[6]~output (
	.i(!\data_in|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_in_disp[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_in_disp[6]~output .bus_hold = "false";
defparam \data_in_disp[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \alu_ctrl[0]~output (
	.i(\alu_ctrl~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_ctrl[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_ctrl[0]~output .bus_hold = "false";
defparam \alu_ctrl[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \alu_ctrl[1]~output (
	.i(\alu_ctrl~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_ctrl[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_ctrl[1]~output .bus_hold = "false";
defparam \alu_ctrl[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \alu_ctrl[2]~output (
	.i(\alu_ctrl~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_ctrl[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_ctrl[2]~output .bus_hold = "false";
defparam \alu_ctrl[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \alu_ctrl[3]~output (
	.i(\alu_ctrl~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_ctrl[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_ctrl[3]~output .bus_hold = "false";
defparam \alu_ctrl[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \alu_ctrl[4]~output (
	.i(!\alu_ctrl~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\alu_ctrl[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \alu_ctrl[4]~output .bus_hold = "false";
defparam \alu_ctrl[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N14
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N16
cycloneive_lcell_comb \Add6~0 (
// Equation(s):
// \Add6~0_combout  = \PC[0]~reg0_q  $ (VCC)
// \Add6~1  = CARRY(\PC[0]~reg0_q )

	.dataa(gnd),
	.datab(\PC[0]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add6~0_combout ),
	.cout(\Add6~1 ));
// synopsys translate_off
defparam \Add6~0 .lut_mask = 16'h33CC;
defparam \Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \custom_in~input (
	.i(custom_in),
	.ibar(gnd),
	.o(\custom_in~input_o ));
// synopsys translate_off
defparam \custom_in~input .bus_hold = "false";
defparam \custom_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N18
cycloneive_lcell_comb \Add6~2 (
// Equation(s):
// \Add6~2_combout  = (\PC[1]~reg0_q  & (!\Add6~1 )) # (!\PC[1]~reg0_q  & ((\Add6~1 ) # (GND)))
// \Add6~3  = CARRY((!\Add6~1 ) # (!\PC[1]~reg0_q ))

	.dataa(\PC[1]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~1 ),
	.combout(\Add6~2_combout ),
	.cout(\Add6~3 ));
// synopsys translate_off
defparam \Add6~2 .lut_mask = 16'h5A5F;
defparam \Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N20
cycloneive_lcell_comb \Add6~4 (
// Equation(s):
// \Add6~4_combout  = (\PC[2]~reg0_q  & (\Add6~3  $ (GND))) # (!\PC[2]~reg0_q  & (!\Add6~3  & VCC))
// \Add6~5  = CARRY((\PC[2]~reg0_q  & !\Add6~3 ))

	.dataa(gnd),
	.datab(\PC[2]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~3 ),
	.combout(\Add6~4_combout ),
	.cout(\Add6~5 ));
// synopsys translate_off
defparam \Add6~4 .lut_mask = 16'hC30C;
defparam \Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N22
cycloneive_lcell_comb \Add6~6 (
// Equation(s):
// \Add6~6_combout  = (\PC[3]~reg0_q  & (!\Add6~5 )) # (!\PC[3]~reg0_q  & ((\Add6~5 ) # (GND)))
// \Add6~7  = CARRY((!\Add6~5 ) # (!\PC[3]~reg0_q ))

	.dataa(gnd),
	.datab(\PC[3]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~5 ),
	.combout(\Add6~6_combout ),
	.cout(\Add6~7 ));
// synopsys translate_off
defparam \Add6~6 .lut_mask = 16'h3C3F;
defparam \Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N24
cycloneive_lcell_comb \Add6~8 (
// Equation(s):
// \Add6~8_combout  = (\PC[4]~reg0_q  & (\Add6~7  $ (GND))) # (!\PC[4]~reg0_q  & (!\Add6~7  & VCC))
// \Add6~9  = CARRY((\PC[4]~reg0_q  & !\Add6~7 ))

	.dataa(gnd),
	.datab(\PC[4]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~7 ),
	.combout(\Add6~8_combout ),
	.cout(\Add6~9 ));
// synopsys translate_off
defparam \Add6~8 .lut_mask = 16'hC30C;
defparam \Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \my_program|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\PC[7]~reg0_q ,\PC[6]~reg0_q ,\PC[5]~reg0_q ,\PC[4]~reg0_q ,\PC[3]~reg0_q ,\PC[2]~reg0_q ,\PC[1]~reg0_q ,\PC[0]~reg0_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_program|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_program|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_program|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_program|altsyncram_component|auto_generated|ram_block1a0 .init_file = "program.mif";
defparam \my_program|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \my_program|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "program_store:my_program|altsyncram:altsyncram_component|altsyncram_aci1:auto_generated|ALTSYNCRAM";
defparam \my_program|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \my_program|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_program|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \my_program|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_program|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_program|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_program|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \my_program|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_program|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_program|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \my_program|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \my_program|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \my_program|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_program|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \my_program|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \my_program|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \my_program|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 512'h0004C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_program|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000130000000000000000000000000000000000000000000000000000000000000000;
defparam \my_program|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013001FC00670040C0013040CC3E6F0004C02330004C00130038C00130004C01230000001EF007BC00130004C00130004C0013;
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N8
cycloneive_lcell_comb \instr[30]~1 (
// Equation(s):
// \instr[30]~1_combout  = (\custom_in~input_o  & (\SW[10]~input_o )) # (!\custom_in~input_o  & ((\my_program|altsyncram_component|auto_generated|q_a [30])))

	.dataa(gnd),
	.datab(\custom_in~input_o ),
	.datac(\SW[10]~input_o ),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\instr[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr[30]~1 .lut_mask = 16'hF3C0;
defparam \instr[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N4
cycloneive_lcell_comb \instr[29]~3 (
// Equation(s):
// \instr[29]~3_combout  = (\custom_in~input_o  & (\SW[9]~input_o )) # (!\custom_in~input_o  & ((\my_program|altsyncram_component|auto_generated|q_a [29])))

	.dataa(\custom_in~input_o ),
	.datab(gnd),
	.datac(\SW[9]~input_o ),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\instr[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \instr[29]~3 .lut_mask = 16'hF5A0;
defparam \instr[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N18
cycloneive_lcell_comb \instr[28]~4 (
// Equation(s):
// \instr[28]~4_combout  = (\custom_in~input_o  & (\SW[8]~input_o )) # (!\custom_in~input_o  & ((\my_program|altsyncram_component|auto_generated|q_a [28])))

	.dataa(gnd),
	.datab(\custom_in~input_o ),
	.datac(\SW[8]~input_o ),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\instr[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \instr[28]~4 .lut_mask = 16'hF3C0;
defparam \instr[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \my_program|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\PC[7]~reg0_q ,\PC[6]~reg0_q ,\PC[5]~reg0_q ,\PC[4]~reg0_q ,\PC[3]~reg0_q ,\PC[2]~reg0_q ,\PC[1]~reg0_q ,\PC[0]~reg0_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_program|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \my_program|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \my_program|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \my_program|altsyncram_component|auto_generated|ram_block1a7 .init_file = "program.mif";
defparam \my_program|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \my_program|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "program_store:my_program|altsyncram:altsyncram_component|altsyncram_aci1:auto_generated|ALTSYNCRAM";
defparam \my_program|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \my_program|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \my_program|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 8;
defparam \my_program|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \my_program|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \my_program|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \my_program|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 18;
defparam \my_program|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \my_program|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \my_program|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 255;
defparam \my_program|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 256;
defparam \my_program|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \my_program|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \my_program|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 8;
defparam \my_program|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 18;
defparam \my_program|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \my_program|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 512'h02040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \my_program|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005180000000000000000000000000000000000000000000000000000000000000000;
defparam \my_program|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005180000000800120807D22B27FFFC201F508D1F01F440C5FE118007D20327C14800000000620000807D20327C0815020501810;
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N20
cycloneive_lcell_comb \instr[27]~5 (
// Equation(s):
// \instr[27]~5_combout  = (\custom_in~input_o  & ((\SW[7]~input_o ))) # (!\custom_in~input_o  & (\my_program|altsyncram_component|auto_generated|q_a [27]))

	.dataa(gnd),
	.datab(\custom_in~input_o ),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [27]),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\instr[27]~5_combout ),
	.cout());
// synopsys translate_off
defparam \instr[27]~5 .lut_mask = 16'hFC30;
defparam \instr[27]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N10
cycloneive_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = (\PC[0]~reg0_q  & (\instr[25]~0_combout  $ (VCC))) # (!\PC[0]~reg0_q  & (\instr[25]~0_combout  & VCC))
// \Add3~1  = CARRY((\PC[0]~reg0_q  & \instr[25]~0_combout ))

	.dataa(\PC[0]~reg0_q ),
	.datab(\instr[25]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add3~0_combout ),
	.cout(\Add3~1 ));
// synopsys translate_off
defparam \Add3~0 .lut_mask = 16'h6688;
defparam \Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N12
cycloneive_lcell_comb \Add3~2 (
// Equation(s):
// \Add3~2_combout  = (\PC[1]~reg0_q  & ((\instr[26]~6_combout  & (\Add3~1  & VCC)) # (!\instr[26]~6_combout  & (!\Add3~1 )))) # (!\PC[1]~reg0_q  & ((\instr[26]~6_combout  & (!\Add3~1 )) # (!\instr[26]~6_combout  & ((\Add3~1 ) # (GND)))))
// \Add3~3  = CARRY((\PC[1]~reg0_q  & (!\instr[26]~6_combout  & !\Add3~1 )) # (!\PC[1]~reg0_q  & ((!\Add3~1 ) # (!\instr[26]~6_combout ))))

	.dataa(\PC[1]~reg0_q ),
	.datab(\instr[26]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~1 ),
	.combout(\Add3~2_combout ),
	.cout(\Add3~3 ));
// synopsys translate_off
defparam \Add3~2 .lut_mask = 16'h9617;
defparam \Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N14
cycloneive_lcell_comb \Add3~4 (
// Equation(s):
// \Add3~4_combout  = ((\instr[27]~5_combout  $ (\PC[2]~reg0_q  $ (!\Add3~3 )))) # (GND)
// \Add3~5  = CARRY((\instr[27]~5_combout  & ((\PC[2]~reg0_q ) # (!\Add3~3 ))) # (!\instr[27]~5_combout  & (\PC[2]~reg0_q  & !\Add3~3 )))

	.dataa(\instr[27]~5_combout ),
	.datab(\PC[2]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~3 ),
	.combout(\Add3~4_combout ),
	.cout(\Add3~5 ));
// synopsys translate_off
defparam \Add3~4 .lut_mask = 16'h698E;
defparam \Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N16
cycloneive_lcell_comb \Add3~6 (
// Equation(s):
// \Add3~6_combout  = (\PC[3]~reg0_q  & ((\instr[28]~4_combout  & (\Add3~5  & VCC)) # (!\instr[28]~4_combout  & (!\Add3~5 )))) # (!\PC[3]~reg0_q  & ((\instr[28]~4_combout  & (!\Add3~5 )) # (!\instr[28]~4_combout  & ((\Add3~5 ) # (GND)))))
// \Add3~7  = CARRY((\PC[3]~reg0_q  & (!\instr[28]~4_combout  & !\Add3~5 )) # (!\PC[3]~reg0_q  & ((!\Add3~5 ) # (!\instr[28]~4_combout ))))

	.dataa(\PC[3]~reg0_q ),
	.datab(\instr[28]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~5 ),
	.combout(\Add3~6_combout ),
	.cout(\Add3~7 ));
// synopsys translate_off
defparam \Add3~6 .lut_mask = 16'h9617;
defparam \Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N18
cycloneive_lcell_comb \Add3~8 (
// Equation(s):
// \Add3~8_combout  = ((\PC[4]~reg0_q  $ (\instr[29]~3_combout  $ (!\Add3~7 )))) # (GND)
// \Add3~9  = CARRY((\PC[4]~reg0_q  & ((\instr[29]~3_combout ) # (!\Add3~7 ))) # (!\PC[4]~reg0_q  & (\instr[29]~3_combout  & !\Add3~7 )))

	.dataa(\PC[4]~reg0_q ),
	.datab(\instr[29]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~7 ),
	.combout(\Add3~8_combout ),
	.cout(\Add3~9 ));
// synopsys translate_off
defparam \Add3~8 .lut_mask = 16'h698E;
defparam \Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N20
cycloneive_lcell_comb \Add3~10 (
// Equation(s):
// \Add3~10_combout  = (\instr[30]~1_combout  & ((\PC[5]~reg0_q  & (\Add3~9  & VCC)) # (!\PC[5]~reg0_q  & (!\Add3~9 )))) # (!\instr[30]~1_combout  & ((\PC[5]~reg0_q  & (!\Add3~9 )) # (!\PC[5]~reg0_q  & ((\Add3~9 ) # (GND)))))
// \Add3~11  = CARRY((\instr[30]~1_combout  & (!\PC[5]~reg0_q  & !\Add3~9 )) # (!\instr[30]~1_combout  & ((!\Add3~9 ) # (!\PC[5]~reg0_q ))))

	.dataa(\instr[30]~1_combout ),
	.datab(\PC[5]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~9 ),
	.combout(\Add3~10_combout ),
	.cout(\Add3~11 ));
// synopsys translate_off
defparam \Add3~10 .lut_mask = 16'h9617;
defparam \Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N22
cycloneive_lcell_comb \Add3~12 (
// Equation(s):
// \Add3~12_combout  = ((\instr[31]~2_combout  $ (\PC[6]~reg0_q  $ (!\Add3~11 )))) # (GND)
// \Add3~13  = CARRY((\instr[31]~2_combout  & ((\PC[6]~reg0_q ) # (!\Add3~11 ))) # (!\instr[31]~2_combout  & (\PC[6]~reg0_q  & !\Add3~11 )))

	.dataa(\instr[31]~2_combout ),
	.datab(\PC[6]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~11 ),
	.combout(\Add3~12_combout ),
	.cout(\Add3~13 ));
// synopsys translate_off
defparam \Add3~12 .lut_mask = 16'h698E;
defparam \Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N24
cycloneive_lcell_comb \Add3~14 (
// Equation(s):
// \Add3~14_combout  = \PC[7]~reg0_q  $ (\Add3~13 )

	.dataa(\PC[7]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add3~13 ),
	.combout(\Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~14 .lut_mask = 16'h5A5A;
defparam \Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N28
cycloneive_lcell_comb \reg_read_addr1[4]~1 (
// Equation(s):
// \reg_read_addr1[4]~1_combout  = ((!\my_program|altsyncram_component|auto_generated|q_a [3] & (!\my_program|altsyncram_component|auto_generated|q_a [4] & \Equal11~1_combout ))) # (!\alu_in1[31]~5_combout )

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datac(\alu_in1[31]~5_combout ),
	.datad(\Equal11~1_combout ),
	.cin(gnd),
	.combout(\reg_read_addr1[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_read_addr1[4]~1 .lut_mask = 16'h1F0F;
defparam \reg_read_addr1[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N8
cycloneive_lcell_comb \reg_read_addr1[3]~3 (
// Equation(s):
// \reg_read_addr1[3]~3_combout  = (\my_program|altsyncram_component|auto_generated|q_a [18] & \reg_read_addr1[4]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [18]),
	.datad(\reg_read_addr1[4]~1_combout ),
	.cin(gnd),
	.combout(\reg_read_addr1[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_read_addr1[3]~3 .lut_mask = 16'hF000;
defparam \reg_read_addr1[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N6
cycloneive_lcell_comb \Equal10~2 (
// Equation(s):
// \Equal10~2_combout  = (!\instr[27]~5_combout  & (!\my_program|altsyncram_component|auto_generated|q_a [10] & (!\instr[28]~4_combout  & !\my_program|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\instr[27]~5_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [10]),
	.datac(\instr[28]~4_combout ),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\Equal10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal10~2 .lut_mask = 16'h0001;
defparam \Equal10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N6
cycloneive_lcell_comb \instr[20]~10 (
// Equation(s):
// \instr[20]~10_combout  = (\custom_in~input_o  & (\SW[0]~input_o )) # (!\custom_in~input_o  & ((\my_program|altsyncram_component|auto_generated|q_a [20])))

	.dataa(\custom_in~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\instr[20]~10_combout ),
	.cout());
// synopsys translate_off
defparam \instr[20]~10 .lut_mask = 16'hDD88;
defparam \instr[20]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N28
cycloneive_lcell_comb \Equal10~0 (
// Equation(s):
// \Equal10~0_combout  = (!\instr[20]~10_combout  & (!\my_program|altsyncram_component|auto_generated|q_a [0] & (!\instr[30]~1_combout  & !\my_program|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\instr[20]~10_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [0]),
	.datac(\instr[30]~1_combout ),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal10~0 .lut_mask = 16'h0001;
defparam \Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N6
cycloneive_lcell_comb \Equal10~1 (
// Equation(s):
// \Equal10~1_combout  = (!\my_program|altsyncram_component|auto_generated|q_a [7] & (!\instr[31]~2_combout  & (!\my_program|altsyncram_component|auto_generated|q_a [8] & !\instr[29]~3_combout )))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [7]),
	.datab(\instr[31]~2_combout ),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [8]),
	.datad(\instr[29]~3_combout ),
	.cin(gnd),
	.combout(\Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal10~1 .lut_mask = 16'h0001;
defparam \Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N6
cycloneive_lcell_comb \Equal10~3 (
// Equation(s):
// \Equal10~3_combout  = (!\my_program|altsyncram_component|auto_generated|q_a [11] & (!\my_program|altsyncram_component|auto_generated|q_a [12] & (!\instr[25]~0_combout  & !\instr[26]~6_combout )))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [11]),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [12]),
	.datac(\instr[25]~0_combout ),
	.datad(\instr[26]~6_combout ),
	.cin(gnd),
	.combout(\Equal10~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal10~3 .lut_mask = 16'h0001;
defparam \Equal10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N0
cycloneive_lcell_comb \Equal10~4 (
// Equation(s):
// \Equal10~4_combout  = (\Equal10~2_combout  & (\Equal10~0_combout  & (\Equal10~1_combout  & \Equal10~3_combout )))

	.dataa(\Equal10~2_combout ),
	.datab(\Equal10~0_combout ),
	.datac(\Equal10~1_combout ),
	.datad(\Equal10~3_combout ),
	.cin(gnd),
	.combout(\Equal10~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal10~4 .lut_mask = 16'h8000;
defparam \Equal10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N12
cycloneive_lcell_comb \instr[21]~9 (
// Equation(s):
// \instr[21]~9_combout  = (\custom_in~input_o  & (\SW[1]~input_o )) # (!\custom_in~input_o  & ((\my_program|altsyncram_component|auto_generated|q_a [21])))

	.dataa(gnd),
	.datab(\custom_in~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\instr[21]~9_combout ),
	.cout());
// synopsys translate_off
defparam \instr[21]~9 .lut_mask = 16'hF3C0;
defparam \instr[21]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N8
cycloneive_lcell_comb \instr[22]~8 (
// Equation(s):
// \instr[22]~8_combout  = (\custom_in~input_o  & (\SW[2]~input_o )) # (!\custom_in~input_o  & ((\my_program|altsyncram_component|auto_generated|q_a [22])))

	.dataa(\SW[2]~input_o ),
	.datab(\custom_in~input_o ),
	.datac(gnd),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\instr[22]~8_combout ),
	.cout());
// synopsys translate_off
defparam \instr[22]~8 .lut_mask = 16'hBB88;
defparam \instr[22]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N2
cycloneive_lcell_comb \Equal10~5 (
// Equation(s):
// \Equal10~5_combout  = (!\instr[21]~9_combout  & (!\my_program|altsyncram_component|auto_generated|q_a [14] & (!\instr[22]~8_combout  & !\my_program|altsyncram_component|auto_generated|q_a [13])))

	.dataa(\instr[21]~9_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [14]),
	.datac(\instr[22]~8_combout ),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\Equal10~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal10~5 .lut_mask = 16'h0001;
defparam \Equal10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N26
cycloneive_lcell_comb \Equal10~7 (
// Equation(s):
// \Equal10~7_combout  = (!\my_program|altsyncram_component|auto_generated|q_a [2] & !\my_program|altsyncram_component|auto_generated|q_a [3])

	.dataa(gnd),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\Equal10~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal10~7 .lut_mask = 16'h0033;
defparam \Equal10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N10
cycloneive_lcell_comb \Equal10~8 (
// Equation(s):
// \Equal10~8_combout  = (!\my_program|altsyncram_component|auto_generated|q_a [4] & (!\my_program|altsyncram_component|auto_generated|q_a [17] & (!\my_program|altsyncram_component|auto_generated|q_a [5] & !\my_program|altsyncram_component|auto_generated|q_a 
// [6])))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [17]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\Equal10~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal10~8 .lut_mask = 16'h0001;
defparam \Equal10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N4
cycloneive_lcell_comb \Equal10~9 (
// Equation(s):
// \Equal10~9_combout  = (\Equal10~7_combout  & (!\my_program|altsyncram_component|auto_generated|q_a [18] & (!\my_program|altsyncram_component|auto_generated|q_a [19] & \Equal10~8_combout )))

	.dataa(\Equal10~7_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [18]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.datad(\Equal10~8_combout ),
	.cin(gnd),
	.combout(\Equal10~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal10~9 .lut_mask = 16'h0200;
defparam \Equal10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N16
cycloneive_lcell_comb \instr[24]~7 (
// Equation(s):
// \instr[24]~7_combout  = (\custom_in~input_o  & (\SW[4]~input_o )) # (!\custom_in~input_o  & ((\my_program|altsyncram_component|auto_generated|q_a [24])))

	.dataa(gnd),
	.datab(\SW[4]~input_o ),
	.datac(\custom_in~input_o ),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\instr[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \instr[24]~7 .lut_mask = 16'hCFC0;
defparam \instr[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N24
cycloneive_lcell_comb \instr[23]~11 (
// Equation(s):
// \instr[23]~11_combout  = (\custom_in~input_o  & (\SW[3]~input_o )) # (!\custom_in~input_o  & ((\my_program|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\SW[3]~input_o ),
	.datab(\custom_in~input_o ),
	.datac(gnd),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\instr[23]~11_combout ),
	.cout());
// synopsys translate_off
defparam \instr[23]~11 .lut_mask = 16'hBB88;
defparam \instr[23]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N24
cycloneive_lcell_comb \Equal10~6 (
// Equation(s):
// \Equal10~6_combout  = (!\my_program|altsyncram_component|auto_generated|q_a [15] & (!\instr[24]~7_combout  & (!\my_program|altsyncram_component|auto_generated|q_a [16] & !\instr[23]~11_combout )))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [15]),
	.datab(\instr[24]~7_combout ),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [16]),
	.datad(\instr[23]~11_combout ),
	.cin(gnd),
	.combout(\Equal10~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal10~6 .lut_mask = 16'h0001;
defparam \Equal10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N30
cycloneive_lcell_comb \Equal10~10 (
// Equation(s):
// \Equal10~10_combout  = (((!\Equal10~6_combout ) # (!\Equal10~9_combout )) # (!\Equal10~5_combout )) # (!\Equal10~4_combout )

	.dataa(\Equal10~4_combout ),
	.datab(\Equal10~5_combout ),
	.datac(\Equal10~9_combout ),
	.datad(\Equal10~6_combout ),
	.cin(gnd),
	.combout(\Equal10~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal10~10 .lut_mask = 16'h7FFF;
defparam \Equal10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \advance~input (
	.i(advance),
	.ibar(gnd),
	.o(\advance~input_o ));
// synopsys translate_off
defparam \advance~input .bus_hold = "false";
defparam \advance~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N6
cycloneive_lcell_comb \counter[0]~27 (
// Equation(s):
// \counter[0]~27_combout  = counter[0] $ (VCC)
// \counter[0]~28  = CARRY(counter[0])

	.dataa(counter[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\counter[0]~27_combout ),
	.cout(\counter[0]~28 ));
// synopsys translate_off
defparam \counter[0]~27 .lut_mask = 16'h55AA;
defparam \counter[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X73_Y39_N7
dffeas \counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[0]~27_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\LessThan4~8_combout ),
	.sload(gnd),
	.ena(\Equal10~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[0] .is_wysiwyg = "true";
defparam \counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N8
cycloneive_lcell_comb \counter[1]~29 (
// Equation(s):
// \counter[1]~29_combout  = (counter[1] & (!\counter[0]~28 )) # (!counter[1] & ((\counter[0]~28 ) # (GND)))
// \counter[1]~30  = CARRY((!\counter[0]~28 ) # (!counter[1]))

	.dataa(gnd),
	.datab(counter[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[0]~28 ),
	.combout(\counter[1]~29_combout ),
	.cout(\counter[1]~30 ));
// synopsys translate_off
defparam \counter[1]~29 .lut_mask = 16'h3C3F;
defparam \counter[1]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y39_N9
dffeas \counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[1]~29_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\LessThan4~8_combout ),
	.sload(gnd),
	.ena(\Equal10~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[1] .is_wysiwyg = "true";
defparam \counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N10
cycloneive_lcell_comb \counter[2]~31 (
// Equation(s):
// \counter[2]~31_combout  = (counter[2] & (\counter[1]~30  $ (GND))) # (!counter[2] & (!\counter[1]~30  & VCC))
// \counter[2]~32  = CARRY((counter[2] & !\counter[1]~30 ))

	.dataa(counter[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[1]~30 ),
	.combout(\counter[2]~31_combout ),
	.cout(\counter[2]~32 ));
// synopsys translate_off
defparam \counter[2]~31 .lut_mask = 16'hA50A;
defparam \counter[2]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y39_N11
dffeas \counter[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[2]~31_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\LessThan4~8_combout ),
	.sload(gnd),
	.ena(\Equal10~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[2] .is_wysiwyg = "true";
defparam \counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N12
cycloneive_lcell_comb \counter[3]~33 (
// Equation(s):
// \counter[3]~33_combout  = (counter[3] & (!\counter[2]~32 )) # (!counter[3] & ((\counter[2]~32 ) # (GND)))
// \counter[3]~34  = CARRY((!\counter[2]~32 ) # (!counter[3]))

	.dataa(counter[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[2]~32 ),
	.combout(\counter[3]~33_combout ),
	.cout(\counter[3]~34 ));
// synopsys translate_off
defparam \counter[3]~33 .lut_mask = 16'h5A5F;
defparam \counter[3]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y39_N13
dffeas \counter[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[3]~33_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\LessThan4~8_combout ),
	.sload(gnd),
	.ena(\Equal10~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[3] .is_wysiwyg = "true";
defparam \counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N14
cycloneive_lcell_comb \counter[4]~35 (
// Equation(s):
// \counter[4]~35_combout  = (counter[4] & (\counter[3]~34  $ (GND))) # (!counter[4] & (!\counter[3]~34  & VCC))
// \counter[4]~36  = CARRY((counter[4] & !\counter[3]~34 ))

	.dataa(gnd),
	.datab(counter[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[3]~34 ),
	.combout(\counter[4]~35_combout ),
	.cout(\counter[4]~36 ));
// synopsys translate_off
defparam \counter[4]~35 .lut_mask = 16'hC30C;
defparam \counter[4]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y39_N15
dffeas \counter[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[4]~35_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\LessThan4~8_combout ),
	.sload(gnd),
	.ena(\Equal10~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[4] .is_wysiwyg = "true";
defparam \counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N16
cycloneive_lcell_comb \counter[5]~37 (
// Equation(s):
// \counter[5]~37_combout  = (counter[5] & (!\counter[4]~36 )) # (!counter[5] & ((\counter[4]~36 ) # (GND)))
// \counter[5]~38  = CARRY((!\counter[4]~36 ) # (!counter[5]))

	.dataa(gnd),
	.datab(counter[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[4]~36 ),
	.combout(\counter[5]~37_combout ),
	.cout(\counter[5]~38 ));
// synopsys translate_off
defparam \counter[5]~37 .lut_mask = 16'h3C3F;
defparam \counter[5]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y39_N17
dffeas \counter[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[5]~37_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\LessThan4~8_combout ),
	.sload(gnd),
	.ena(\Equal10~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[5] .is_wysiwyg = "true";
defparam \counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N18
cycloneive_lcell_comb \counter[6]~39 (
// Equation(s):
// \counter[6]~39_combout  = (counter[6] & (\counter[5]~38  $ (GND))) # (!counter[6] & (!\counter[5]~38  & VCC))
// \counter[6]~40  = CARRY((counter[6] & !\counter[5]~38 ))

	.dataa(gnd),
	.datab(counter[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[5]~38 ),
	.combout(\counter[6]~39_combout ),
	.cout(\counter[6]~40 ));
// synopsys translate_off
defparam \counter[6]~39 .lut_mask = 16'hC30C;
defparam \counter[6]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y39_N19
dffeas \counter[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[6]~39_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\LessThan4~8_combout ),
	.sload(gnd),
	.ena(\Equal10~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[6] .is_wysiwyg = "true";
defparam \counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N20
cycloneive_lcell_comb \counter[7]~41 (
// Equation(s):
// \counter[7]~41_combout  = (counter[7] & (!\counter[6]~40 )) # (!counter[7] & ((\counter[6]~40 ) # (GND)))
// \counter[7]~42  = CARRY((!\counter[6]~40 ) # (!counter[7]))

	.dataa(gnd),
	.datab(counter[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[6]~40 ),
	.combout(\counter[7]~41_combout ),
	.cout(\counter[7]~42 ));
// synopsys translate_off
defparam \counter[7]~41 .lut_mask = 16'h3C3F;
defparam \counter[7]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y39_N21
dffeas \counter[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[7]~41_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\LessThan4~8_combout ),
	.sload(gnd),
	.ena(\Equal10~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[7] .is_wysiwyg = "true";
defparam \counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N22
cycloneive_lcell_comb \counter[8]~43 (
// Equation(s):
// \counter[8]~43_combout  = (counter[8] & (\counter[7]~42  $ (GND))) # (!counter[8] & (!\counter[7]~42  & VCC))
// \counter[8]~44  = CARRY((counter[8] & !\counter[7]~42 ))

	.dataa(counter[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[7]~42 ),
	.combout(\counter[8]~43_combout ),
	.cout(\counter[8]~44 ));
// synopsys translate_off
defparam \counter[8]~43 .lut_mask = 16'hA50A;
defparam \counter[8]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y39_N23
dffeas \counter[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[8]~43_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\LessThan4~8_combout ),
	.sload(gnd),
	.ena(\Equal10~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[8] .is_wysiwyg = "true";
defparam \counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N24
cycloneive_lcell_comb \counter[9]~45 (
// Equation(s):
// \counter[9]~45_combout  = (counter[9] & (!\counter[8]~44 )) # (!counter[9] & ((\counter[8]~44 ) # (GND)))
// \counter[9]~46  = CARRY((!\counter[8]~44 ) # (!counter[9]))

	.dataa(gnd),
	.datab(counter[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[8]~44 ),
	.combout(\counter[9]~45_combout ),
	.cout(\counter[9]~46 ));
// synopsys translate_off
defparam \counter[9]~45 .lut_mask = 16'h3C3F;
defparam \counter[9]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y39_N25
dffeas \counter[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[9]~45_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\LessThan4~8_combout ),
	.sload(gnd),
	.ena(\Equal10~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[9] .is_wysiwyg = "true";
defparam \counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N26
cycloneive_lcell_comb \counter[10]~47 (
// Equation(s):
// \counter[10]~47_combout  = (counter[10] & (\counter[9]~46  $ (GND))) # (!counter[10] & (!\counter[9]~46  & VCC))
// \counter[10]~48  = CARRY((counter[10] & !\counter[9]~46 ))

	.dataa(counter[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[9]~46 ),
	.combout(\counter[10]~47_combout ),
	.cout(\counter[10]~48 ));
// synopsys translate_off
defparam \counter[10]~47 .lut_mask = 16'hA50A;
defparam \counter[10]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y39_N27
dffeas \counter[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[10]~47_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\LessThan4~8_combout ),
	.sload(gnd),
	.ena(\Equal10~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[10] .is_wysiwyg = "true";
defparam \counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N28
cycloneive_lcell_comb \counter[11]~49 (
// Equation(s):
// \counter[11]~49_combout  = (counter[11] & (!\counter[10]~48 )) # (!counter[11] & ((\counter[10]~48 ) # (GND)))
// \counter[11]~50  = CARRY((!\counter[10]~48 ) # (!counter[11]))

	.dataa(gnd),
	.datab(counter[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[10]~48 ),
	.combout(\counter[11]~49_combout ),
	.cout(\counter[11]~50 ));
// synopsys translate_off
defparam \counter[11]~49 .lut_mask = 16'h3C3F;
defparam \counter[11]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y39_N29
dffeas \counter[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[11]~49_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\LessThan4~8_combout ),
	.sload(gnd),
	.ena(\Equal10~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[11] .is_wysiwyg = "true";
defparam \counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N30
cycloneive_lcell_comb \counter[12]~51 (
// Equation(s):
// \counter[12]~51_combout  = (counter[12] & (\counter[11]~50  $ (GND))) # (!counter[12] & (!\counter[11]~50  & VCC))
// \counter[12]~52  = CARRY((counter[12] & !\counter[11]~50 ))

	.dataa(gnd),
	.datab(counter[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[11]~50 ),
	.combout(\counter[12]~51_combout ),
	.cout(\counter[12]~52 ));
// synopsys translate_off
defparam \counter[12]~51 .lut_mask = 16'hC30C;
defparam \counter[12]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y39_N31
dffeas \counter[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[12]~51_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\LessThan4~8_combout ),
	.sload(gnd),
	.ena(\Equal10~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[12] .is_wysiwyg = "true";
defparam \counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N0
cycloneive_lcell_comb \counter[13]~53 (
// Equation(s):
// \counter[13]~53_combout  = (counter[13] & (!\counter[12]~52 )) # (!counter[13] & ((\counter[12]~52 ) # (GND)))
// \counter[13]~54  = CARRY((!\counter[12]~52 ) # (!counter[13]))

	.dataa(gnd),
	.datab(counter[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[12]~52 ),
	.combout(\counter[13]~53_combout ),
	.cout(\counter[13]~54 ));
// synopsys translate_off
defparam \counter[13]~53 .lut_mask = 16'h3C3F;
defparam \counter[13]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N1
dffeas \counter[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[13]~53_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\LessThan4~8_combout ),
	.sload(gnd),
	.ena(\Equal10~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[13] .is_wysiwyg = "true";
defparam \counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N2
cycloneive_lcell_comb \counter[14]~55 (
// Equation(s):
// \counter[14]~55_combout  = (counter[14] & (\counter[13]~54  $ (GND))) # (!counter[14] & (!\counter[13]~54  & VCC))
// \counter[14]~56  = CARRY((counter[14] & !\counter[13]~54 ))

	.dataa(gnd),
	.datab(counter[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[13]~54 ),
	.combout(\counter[14]~55_combout ),
	.cout(\counter[14]~56 ));
// synopsys translate_off
defparam \counter[14]~55 .lut_mask = 16'hC30C;
defparam \counter[14]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N3
dffeas \counter[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[14]~55_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\LessThan4~8_combout ),
	.sload(gnd),
	.ena(\Equal10~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[14] .is_wysiwyg = "true";
defparam \counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N4
cycloneive_lcell_comb \counter[15]~57 (
// Equation(s):
// \counter[15]~57_combout  = (counter[15] & (!\counter[14]~56 )) # (!counter[15] & ((\counter[14]~56 ) # (GND)))
// \counter[15]~58  = CARRY((!\counter[14]~56 ) # (!counter[15]))

	.dataa(gnd),
	.datab(counter[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[14]~56 ),
	.combout(\counter[15]~57_combout ),
	.cout(\counter[15]~58 ));
// synopsys translate_off
defparam \counter[15]~57 .lut_mask = 16'h3C3F;
defparam \counter[15]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N5
dffeas \counter[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[15]~57_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\LessThan4~8_combout ),
	.sload(gnd),
	.ena(\Equal10~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[15] .is_wysiwyg = "true";
defparam \counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N6
cycloneive_lcell_comb \counter[16]~59 (
// Equation(s):
// \counter[16]~59_combout  = (counter[16] & (\counter[15]~58  $ (GND))) # (!counter[16] & (!\counter[15]~58  & VCC))
// \counter[16]~60  = CARRY((counter[16] & !\counter[15]~58 ))

	.dataa(counter[16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[15]~58 ),
	.combout(\counter[16]~59_combout ),
	.cout(\counter[16]~60 ));
// synopsys translate_off
defparam \counter[16]~59 .lut_mask = 16'hA50A;
defparam \counter[16]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N7
dffeas \counter[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[16]~59_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\LessThan4~8_combout ),
	.sload(gnd),
	.ena(\Equal10~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[16]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[16] .is_wysiwyg = "true";
defparam \counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N8
cycloneive_lcell_comb \counter[17]~61 (
// Equation(s):
// \counter[17]~61_combout  = (counter[17] & (!\counter[16]~60 )) # (!counter[17] & ((\counter[16]~60 ) # (GND)))
// \counter[17]~62  = CARRY((!\counter[16]~60 ) # (!counter[17]))

	.dataa(gnd),
	.datab(counter[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[16]~60 ),
	.combout(\counter[17]~61_combout ),
	.cout(\counter[17]~62 ));
// synopsys translate_off
defparam \counter[17]~61 .lut_mask = 16'h3C3F;
defparam \counter[17]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N9
dffeas \counter[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[17]~61_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\LessThan4~8_combout ),
	.sload(gnd),
	.ena(\Equal10~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[17]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[17] .is_wysiwyg = "true";
defparam \counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N10
cycloneive_lcell_comb \counter[18]~63 (
// Equation(s):
// \counter[18]~63_combout  = (counter[18] & (\counter[17]~62  $ (GND))) # (!counter[18] & (!\counter[17]~62  & VCC))
// \counter[18]~64  = CARRY((counter[18] & !\counter[17]~62 ))

	.dataa(counter[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[17]~62 ),
	.combout(\counter[18]~63_combout ),
	.cout(\counter[18]~64 ));
// synopsys translate_off
defparam \counter[18]~63 .lut_mask = 16'hA50A;
defparam \counter[18]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N11
dffeas \counter[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[18]~63_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\LessThan4~8_combout ),
	.sload(gnd),
	.ena(\Equal10~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[18]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[18] .is_wysiwyg = "true";
defparam \counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N12
cycloneive_lcell_comb \counter[19]~65 (
// Equation(s):
// \counter[19]~65_combout  = (counter[19] & (!\counter[18]~64 )) # (!counter[19] & ((\counter[18]~64 ) # (GND)))
// \counter[19]~66  = CARRY((!\counter[18]~64 ) # (!counter[19]))

	.dataa(counter[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[18]~64 ),
	.combout(\counter[19]~65_combout ),
	.cout(\counter[19]~66 ));
// synopsys translate_off
defparam \counter[19]~65 .lut_mask = 16'h5A5F;
defparam \counter[19]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N13
dffeas \counter[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[19]~65_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\LessThan4~8_combout ),
	.sload(gnd),
	.ena(\Equal10~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[19]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[19] .is_wysiwyg = "true";
defparam \counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N14
cycloneive_lcell_comb \counter[20]~67 (
// Equation(s):
// \counter[20]~67_combout  = (counter[20] & (\counter[19]~66  $ (GND))) # (!counter[20] & (!\counter[19]~66  & VCC))
// \counter[20]~68  = CARRY((counter[20] & !\counter[19]~66 ))

	.dataa(gnd),
	.datab(counter[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[19]~66 ),
	.combout(\counter[20]~67_combout ),
	.cout(\counter[20]~68 ));
// synopsys translate_off
defparam \counter[20]~67 .lut_mask = 16'hC30C;
defparam \counter[20]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N15
dffeas \counter[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[20]~67_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\LessThan4~8_combout ),
	.sload(gnd),
	.ena(\Equal10~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[20]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[20] .is_wysiwyg = "true";
defparam \counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N16
cycloneive_lcell_comb \counter[21]~69 (
// Equation(s):
// \counter[21]~69_combout  = (counter[21] & (!\counter[20]~68 )) # (!counter[21] & ((\counter[20]~68 ) # (GND)))
// \counter[21]~70  = CARRY((!\counter[20]~68 ) # (!counter[21]))

	.dataa(gnd),
	.datab(counter[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[20]~68 ),
	.combout(\counter[21]~69_combout ),
	.cout(\counter[21]~70 ));
// synopsys translate_off
defparam \counter[21]~69 .lut_mask = 16'h3C3F;
defparam \counter[21]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N17
dffeas \counter[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[21]~69_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\LessThan4~8_combout ),
	.sload(gnd),
	.ena(\Equal10~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[21]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[21] .is_wysiwyg = "true";
defparam \counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N18
cycloneive_lcell_comb \counter[22]~71 (
// Equation(s):
// \counter[22]~71_combout  = (counter[22] & (\counter[21]~70  $ (GND))) # (!counter[22] & (!\counter[21]~70  & VCC))
// \counter[22]~72  = CARRY((counter[22] & !\counter[21]~70 ))

	.dataa(gnd),
	.datab(counter[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[21]~70 ),
	.combout(\counter[22]~71_combout ),
	.cout(\counter[22]~72 ));
// synopsys translate_off
defparam \counter[22]~71 .lut_mask = 16'hC30C;
defparam \counter[22]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N19
dffeas \counter[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[22]~71_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\LessThan4~8_combout ),
	.sload(gnd),
	.ena(\Equal10~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[22]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[22] .is_wysiwyg = "true";
defparam \counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N20
cycloneive_lcell_comb \counter[23]~73 (
// Equation(s):
// \counter[23]~73_combout  = (counter[23] & (!\counter[22]~72 )) # (!counter[23] & ((\counter[22]~72 ) # (GND)))
// \counter[23]~74  = CARRY((!\counter[22]~72 ) # (!counter[23]))

	.dataa(gnd),
	.datab(counter[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[22]~72 ),
	.combout(\counter[23]~73_combout ),
	.cout(\counter[23]~74 ));
// synopsys translate_off
defparam \counter[23]~73 .lut_mask = 16'h3C3F;
defparam \counter[23]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N21
dffeas \counter[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[23]~73_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\LessThan4~8_combout ),
	.sload(gnd),
	.ena(\Equal10~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[23]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[23] .is_wysiwyg = "true";
defparam \counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N22
cycloneive_lcell_comb \counter[24]~75 (
// Equation(s):
// \counter[24]~75_combout  = (counter[24] & (\counter[23]~74  $ (GND))) # (!counter[24] & (!\counter[23]~74  & VCC))
// \counter[24]~76  = CARRY((counter[24] & !\counter[23]~74 ))

	.dataa(counter[24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[23]~74 ),
	.combout(\counter[24]~75_combout ),
	.cout(\counter[24]~76 ));
// synopsys translate_off
defparam \counter[24]~75 .lut_mask = 16'hA50A;
defparam \counter[24]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N23
dffeas \counter[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[24]~75_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\LessThan4~8_combout ),
	.sload(gnd),
	.ena(\Equal10~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[24]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[24] .is_wysiwyg = "true";
defparam \counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N24
cycloneive_lcell_comb \counter[25]~77 (
// Equation(s):
// \counter[25]~77_combout  = (counter[25] & (!\counter[24]~76 )) # (!counter[25] & ((\counter[24]~76 ) # (GND)))
// \counter[25]~78  = CARRY((!\counter[24]~76 ) # (!counter[25]))

	.dataa(gnd),
	.datab(counter[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[24]~76 ),
	.combout(\counter[25]~77_combout ),
	.cout(\counter[25]~78 ));
// synopsys translate_off
defparam \counter[25]~77 .lut_mask = 16'h3C3F;
defparam \counter[25]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N25
dffeas \counter[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[25]~77_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\LessThan4~8_combout ),
	.sload(gnd),
	.ena(\Equal10~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[25]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[25] .is_wysiwyg = "true";
defparam \counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N28
cycloneive_lcell_comb \LessThan4~7 (
// Equation(s):
// \LessThan4~7_combout  = (!counter[23] & (!counter[24] & (!counter[25] & !counter[22])))

	.dataa(counter[23]),
	.datab(counter[24]),
	.datac(counter[25]),
	.datad(counter[22]),
	.cin(gnd),
	.combout(\LessThan4~7_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~7 .lut_mask = 16'h0001;
defparam \LessThan4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N26
cycloneive_lcell_comb \counter[26]~79 (
// Equation(s):
// \counter[26]~79_combout  = counter[26] $ (!\counter[25]~78 )

	.dataa(counter[26]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\counter[25]~78 ),
	.combout(\counter[26]~79_combout ),
	.cout());
// synopsys translate_off
defparam \counter[26]~79 .lut_mask = 16'hA5A5;
defparam \counter[26]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X73_Y38_N27
dffeas \counter[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\counter[26]~79_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(\LessThan4~8_combout ),
	.sload(gnd),
	.ena(\Equal10~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[26]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[26] .is_wysiwyg = "true";
defparam \counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N4
cycloneive_lcell_comb \LessThan4~0 (
// Equation(s):
// \LessThan4~0_combout  = (((!counter[0]) # (!counter[1])) # (!counter[3])) # (!counter[2])

	.dataa(counter[2]),
	.datab(counter[3]),
	.datac(counter[1]),
	.datad(counter[0]),
	.cin(gnd),
	.combout(\LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~0 .lut_mask = 16'h7FFF;
defparam \LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N2
cycloneive_lcell_comb \LessThan4~1 (
// Equation(s):
// \LessThan4~1_combout  = (!counter[5] & (!counter[6] & ((\LessThan4~0_combout ) # (!counter[4]))))

	.dataa(\LessThan4~0_combout ),
	.datab(counter[5]),
	.datac(counter[4]),
	.datad(counter[6]),
	.cin(gnd),
	.combout(\LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~1 .lut_mask = 16'h0023;
defparam \LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y39_N0
cycloneive_lcell_comb \LessThan4~2 (
// Equation(s):
// \LessThan4~2_combout  = (!counter[9] & ((\LessThan4~1_combout ) # ((!counter[8]) # (!counter[7]))))

	.dataa(\LessThan4~1_combout ),
	.datab(counter[7]),
	.datac(counter[8]),
	.datad(counter[9]),
	.cin(gnd),
	.combout(\LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~2 .lut_mask = 16'h00BF;
defparam \LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N0
cycloneive_lcell_comb \LessThan4~3 (
// Equation(s):
// \LessThan4~3_combout  = (!counter[12] & (!counter[11] & ((\LessThan4~2_combout ) # (!counter[10]))))

	.dataa(counter[12]),
	.datab(counter[11]),
	.datac(counter[10]),
	.datad(\LessThan4~2_combout ),
	.cin(gnd),
	.combout(\LessThan4~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~3 .lut_mask = 16'h1101;
defparam \LessThan4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N28
cycloneive_lcell_comb \LessThan4~4 (
// Equation(s):
// \LessThan4~4_combout  = (counter[16]) # ((counter[14]) # ((!\LessThan4~3_combout  & counter[13])))

	.dataa(counter[16]),
	.datab(counter[14]),
	.datac(\LessThan4~3_combout ),
	.datad(counter[13]),
	.cin(gnd),
	.combout(\LessThan4~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~4 .lut_mask = 16'hEFEE;
defparam \LessThan4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N30
cycloneive_lcell_comb \LessThan4~5 (
// Equation(s):
// \LessThan4~5_combout  = (((!counter[15] & !\LessThan4~4_combout )) # (!counter[17])) # (!counter[18])

	.dataa(counter[18]),
	.datab(counter[17]),
	.datac(counter[15]),
	.datad(\LessThan4~4_combout ),
	.cin(gnd),
	.combout(\LessThan4~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~5 .lut_mask = 16'h777F;
defparam \LessThan4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N18
cycloneive_lcell_comb \LessThan4~6 (
// Equation(s):
// \LessThan4~6_combout  = ((!counter[19] & (!counter[20] & \LessThan4~5_combout ))) # (!counter[21])

	.dataa(counter[19]),
	.datab(counter[20]),
	.datac(\LessThan4~5_combout ),
	.datad(counter[21]),
	.cin(gnd),
	.combout(\LessThan4~6_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~6 .lut_mask = 16'h10FF;
defparam \LessThan4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N10
cycloneive_lcell_comb \LessThan4~8 (
// Equation(s):
// \LessThan4~8_combout  = ((counter[26]) # (!\LessThan4~6_combout )) # (!\LessThan4~7_combout )

	.dataa(gnd),
	.datab(\LessThan4~7_combout ),
	.datac(counter[26]),
	.datad(\LessThan4~6_combout ),
	.cin(gnd),
	.combout(\LessThan4~8_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~8 .lut_mask = 16'hF3FF;
defparam \LessThan4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N18
cycloneive_lcell_comb \advance_temp~0 (
// Equation(s):
// \advance_temp~0_combout  = (\LessThan4~8_combout  & (\rst~input_o  & \Equal10~10_combout ))

	.dataa(\LessThan4~8_combout ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\Equal10~10_combout ),
	.cin(gnd),
	.combout(\advance_temp~0_combout ),
	.cout());
// synopsys translate_off
defparam \advance_temp~0 .lut_mask = 16'hA000;
defparam \advance_temp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N16
cycloneive_lcell_comb \advance_temp~1 (
// Equation(s):
// \advance_temp~1_combout  = (\advance_temp~0_combout  & (\advance~input_o )) # (!\advance_temp~0_combout  & ((\advance_temp~q )))

	.dataa(\advance~input_o ),
	.datab(gnd),
	.datac(\advance_temp~q ),
	.datad(\advance_temp~0_combout ),
	.cin(gnd),
	.combout(\advance_temp~1_combout ),
	.cout());
// synopsys translate_off
defparam \advance_temp~1 .lut_mask = 16'hAAF0;
defparam \advance_temp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y40_N17
dffeas advance_temp(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\advance_temp~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\advance_temp~q ),
	.prn(vcc));
// synopsys translate_off
defparam advance_temp.is_wysiwyg = "true";
defparam advance_temp.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \instant~input (
	.i(instant),
	.ibar(gnd),
	.o(\instant~input_o ));
// synopsys translate_off
defparam \instant~input .bus_hold = "false";
defparam \instant~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N0
cycloneive_lcell_comb \PC~1 (
// Equation(s):
// \PC~1_combout  = (\instant~input_o  & (((!\Equal11~1_combout ) # (!\my_program|altsyncram_component|auto_generated|q_a [4])) # (!\my_program|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datac(\instant~input_o ),
	.datad(\Equal11~1_combout ),
	.cin(gnd),
	.combout(\PC~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC~1 .lut_mask = 16'h70F0;
defparam \PC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N28
cycloneive_lcell_comb \i[0]~0 (
// Equation(s):
// \i[0]~0_combout  = (\Equal10~10_combout  & ((\PC~1_combout ) # ((\advance_temp~q  & \LessThan4~8_combout ))))

	.dataa(\Equal10~10_combout ),
	.datab(\advance_temp~q ),
	.datac(\PC~1_combout ),
	.datad(\LessThan4~8_combout ),
	.cin(gnd),
	.combout(\i[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i[0]~0 .lut_mask = 16'hA8A0;
defparam \i[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N16
cycloneive_lcell_comb \i[0]~1 (
// Equation(s):
// \i[0]~1_combout  = i[0] $ (\i[0]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(i[0]),
	.datad(\i[0]~0_combout ),
	.cin(gnd),
	.combout(\i[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \i[0]~1 .lut_mask = 16'h0FF0;
defparam \i[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N17
dffeas \i[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i[0]~1_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[0]),
	.prn(vcc));
// synopsys translate_off
defparam \i[0] .is_wysiwyg = "true";
defparam \i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N10
cycloneive_lcell_comb \i[1]~2 (
// Equation(s):
// \i[1]~2_combout  = i[1] $ (((i[0] & \i[0]~0_combout )))

	.dataa(gnd),
	.datab(i[0]),
	.datac(i[1]),
	.datad(\i[0]~0_combout ),
	.cin(gnd),
	.combout(\i[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \i[1]~2 .lut_mask = 16'h3CF0;
defparam \i[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N11
dffeas \i[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i[1]~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[1]),
	.prn(vcc));
// synopsys translate_off
defparam \i[1] .is_wysiwyg = "true";
defparam \i[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N24
cycloneive_lcell_comb \i[2]~3 (
// Equation(s):
// \i[2]~3_combout  = i[2] $ (((i[1] & (i[0] & \i[0]~0_combout ))))

	.dataa(i[1]),
	.datab(i[0]),
	.datac(i[2]),
	.datad(\i[0]~0_combout ),
	.cin(gnd),
	.combout(\i[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \i[2]~3 .lut_mask = 16'h78F0;
defparam \i[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N25
dffeas \i[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i[2]~3_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[2]),
	.prn(vcc));
// synopsys translate_off
defparam \i[2] .is_wysiwyg = "true";
defparam \i[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N12
cycloneive_lcell_comb \i[3]~4 (
// Equation(s):
// \i[3]~4_combout  = (i[1] & (i[0] & (i[2] & \i[0]~0_combout )))

	.dataa(i[1]),
	.datab(i[0]),
	.datac(i[2]),
	.datad(\i[0]~0_combout ),
	.cin(gnd),
	.combout(\i[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \i[3]~4 .lut_mask = 16'h8000;
defparam \i[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N26
cycloneive_lcell_comb \i[3]~5 (
// Equation(s):
// \i[3]~5_combout  = i[3] $ (\i[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(i[3]),
	.datad(\i[3]~4_combout ),
	.cin(gnd),
	.combout(\i[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \i[3]~5 .lut_mask = 16'h0FF0;
defparam \i[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N27
dffeas \i[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i[3]~5_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[3]),
	.prn(vcc));
// synopsys translate_off
defparam \i[3] .is_wysiwyg = "true";
defparam \i[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N18
cycloneive_lcell_comb \PC~0 (
// Equation(s):
// \PC~0_combout  = (i[1] & (i[2] & (i[3] & i[0])))

	.dataa(i[1]),
	.datab(i[2]),
	.datac(i[3]),
	.datad(i[0]),
	.cin(gnd),
	.combout(\PC~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC~0 .lut_mask = 16'h8000;
defparam \PC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y40_N6
cycloneive_lcell_comb \PC~2 (
// Equation(s):
// \PC~2_combout  = (\PC~0_combout  & ((\PC~1_combout ) # ((\advance_temp~q  & \LessThan4~8_combout ))))

	.dataa(\PC~0_combout ),
	.datab(\advance_temp~q ),
	.datac(\PC~1_combout ),
	.datad(\LessThan4~8_combout ),
	.cin(gnd),
	.combout(\PC~2_combout ),
	.cout());
// synopsys translate_off
defparam \PC~2 .lut_mask = 16'hA8A0;
defparam \PC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N24
cycloneive_lcell_comb \cl7~2 (
// Equation(s):
// \cl7~2_combout  = (!cl7[0] & ((!\PC~2_combout ) # (!\Equal10~10_combout )))

	.dataa(gnd),
	.datab(\Equal10~10_combout ),
	.datac(cl7[0]),
	.datad(\PC~2_combout ),
	.cin(gnd),
	.combout(\cl7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cl7~2 .lut_mask = 16'h030F;
defparam \cl7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N20
cycloneive_lcell_comb \cl7~3 (
// Equation(s):
// \cl7~3_combout  = (!\LessThan1~0_combout  & ((!\PC~2_combout ) # (!\Equal10~10_combout )))

	.dataa(gnd),
	.datab(\LessThan1~0_combout ),
	.datac(\Equal10~10_combout ),
	.datad(\PC~2_combout ),
	.cin(gnd),
	.combout(\cl7~3_combout ),
	.cout());
// synopsys translate_off
defparam \cl7~3 .lut_mask = 16'h0333;
defparam \cl7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N25
dffeas \cl7[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cl7~3_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cl7[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cl7[2] .is_wysiwyg = "true";
defparam \cl7[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N22
cycloneive_lcell_comb \cl7[0]~1 (
// Equation(s):
// \cl7[0]~1_combout  = ((\Equal10~10_combout  & \PC~2_combout )) # (!cl7[2])

	.dataa(cl7[2]),
	.datab(gnd),
	.datac(\Equal10~10_combout ),
	.datad(\PC~2_combout ),
	.cin(gnd),
	.combout(\cl7[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cl7[0]~1 .lut_mask = 16'hF555;
defparam \cl7[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N25
dffeas \cl7[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cl7~2_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cl7[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cl7[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cl7[0] .is_wysiwyg = "true";
defparam \cl7[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N10
cycloneive_lcell_comb \cl7~0 (
// Equation(s):
// \cl7~0_combout  = (\Equal10~10_combout  & (!\PC~2_combout  & (cl7[0] $ (cl7[1])))) # (!\Equal10~10_combout  & (cl7[0] $ ((cl7[1]))))

	.dataa(cl7[0]),
	.datab(\Equal10~10_combout ),
	.datac(cl7[1]),
	.datad(\PC~2_combout ),
	.cin(gnd),
	.combout(\cl7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cl7~0 .lut_mask = 16'h125A;
defparam \cl7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N11
dffeas \cl7[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cl7~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cl7[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cl7[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cl7[1] .is_wysiwyg = "true";
defparam \cl7[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N24
cycloneive_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = (!cl7[2] & ((!cl7[0]) # (!cl7[1])))

	.dataa(gnd),
	.datab(cl7[1]),
	.datac(cl7[2]),
	.datad(cl7[0]),
	.cin(gnd),
	.combout(\LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = 16'h030F;
defparam \LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N14
cycloneive_lcell_comb \wen_prot~1 (
// Equation(s):
// \wen_prot~1_combout  = (!\my_program|altsyncram_component|auto_generated|q_a [4] & ((\my_program|altsyncram_component|auto_generated|q_a [6] & (\my_program|altsyncram_component|auto_generated|q_a [5] & \my_program|altsyncram_component|auto_generated|q_a 
// [2])) # (!\my_program|altsyncram_component|auto_generated|q_a [6] & ((\my_program|altsyncram_component|auto_generated|q_a [5]) # (\my_program|altsyncram_component|auto_generated|q_a [2])))))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\wen_prot~1_combout ),
	.cout());
// synopsys translate_off
defparam \wen_prot~1 .lut_mask = 16'h5110;
defparam \wen_prot~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N26
cycloneive_lcell_comb \wen_prot~0 (
// Equation(s):
// \wen_prot~0_combout  = (\my_program|altsyncram_component|auto_generated|q_a [1] & (!\my_program|altsyncram_component|auto_generated|q_a [3] & (!cl7[2] & \my_program|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [1]),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [3]),
	.datac(cl7[2]),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\wen_prot~0_combout ),
	.cout());
// synopsys translate_off
defparam \wen_prot~0 .lut_mask = 16'h0200;
defparam \wen_prot~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N12
cycloneive_lcell_comb \wen_prot~2 (
// Equation(s):
// \wen_prot~2_combout  = (\wen_prot~0_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [6] & (\LessThan1~0_combout  & \wen_prot~1_combout )) # (!\my_program|altsyncram_component|auto_generated|q_a [6] & ((!\wen_prot~1_combout )))))

	.dataa(\LessThan1~0_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.datac(\wen_prot~1_combout ),
	.datad(\wen_prot~0_combout ),
	.cin(gnd),
	.combout(\wen_prot~2_combout ),
	.cout());
// synopsys translate_off
defparam \wen_prot~2 .lut_mask = 16'h8300;
defparam \wen_prot~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N13
dffeas wen_prot(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\wen_prot~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wen_prot~q ),
	.prn(vcc));
// synopsys translate_off
defparam wen_prot.is_wysiwyg = "true";
defparam wen_prot.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N28
cycloneive_lcell_comb \Equal11~0 (
// Equation(s):
// \Equal11~0_combout  = (\my_program|altsyncram_component|auto_generated|q_a [0] & \my_program|altsyncram_component|auto_generated|q_a [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [0]),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal11~0 .lut_mask = 16'hF000;
defparam \Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N6
cycloneive_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = (\my_program|altsyncram_component|auto_generated|q_a [4] & (!\my_program|altsyncram_component|auto_generated|q_a [3] & (!\my_program|altsyncram_component|auto_generated|q_a [6] & \Equal11~0_combout )))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [3]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.datad(\Equal11~0_combout ),
	.cin(gnd),
	.combout(\Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~0 .lut_mask = 16'h0200;
defparam \Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N28
cycloneive_lcell_comb \Equal7~0 (
// Equation(s):
// \Equal7~0_combout  = (!\my_program|altsyncram_component|auto_generated|q_a [2] & (\my_program|altsyncram_component|auto_generated|q_a [1] & (!\my_program|altsyncram_component|auto_generated|q_a [3] & \my_program|altsyncram_component|auto_generated|q_a 
// [0])))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [1]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [3]),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal7~0 .lut_mask = 16'h0400;
defparam \Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N20
cycloneive_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (!\my_program|altsyncram_component|auto_generated|q_a [6] & (\my_program|altsyncram_component|auto_generated|q_a [4] & \Equal7~0_combout ))

	.dataa(gnd),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datad(\Equal7~0_combout ),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h3000;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N28
cycloneive_lcell_comb \reg_store_addr[3]~0 (
// Equation(s):
// \reg_store_addr[3]~0_combout  = (!\Equal2~0_combout  & ((!\my_program|altsyncram_component|auto_generated|q_a [2]) # (!\Equal5~0_combout )))

	.dataa(gnd),
	.datab(\Equal5~0_combout ),
	.datac(\Equal2~0_combout ),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\reg_store_addr[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_store_addr[3]~0 .lut_mask = 16'h030F;
defparam \reg_store_addr[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N20
cycloneive_lcell_comb \reg_data_in~2 (
// Equation(s):
// \reg_data_in~2_combout  = (\my_program|altsyncram_component|auto_generated|q_a [4]) # (!\Equal11~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datad(\Equal11~1_combout ),
	.cin(gnd),
	.combout(\reg_data_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in~2 .lut_mask = 16'hF0FF;
defparam \reg_data_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N0
cycloneive_lcell_comb \Equal7~1 (
// Equation(s):
// \Equal7~1_combout  = (!\my_program|altsyncram_component|auto_generated|q_a [4] & (\Equal7~0_combout  & (!\my_program|altsyncram_component|auto_generated|q_a [5] & !\my_program|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datab(\Equal7~0_combout ),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal7~1 .lut_mask = 16'h0004;
defparam \Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N10
cycloneive_lcell_comb \reg_store_addr[0]~5 (
// Equation(s):
// \reg_store_addr[0]~5_combout  = (\my_program|altsyncram_component|auto_generated|q_a [7] & (((\Equal7~1_combout ) # (!\reg_data_in~2_combout )) # (!\reg_store_addr[3]~0_combout )))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [7]),
	.datab(\reg_store_addr[3]~0_combout ),
	.datac(\reg_data_in~2_combout ),
	.datad(\Equal7~1_combout ),
	.cin(gnd),
	.combout(\reg_store_addr[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_store_addr[0]~5 .lut_mask = 16'hAA2A;
defparam \reg_store_addr[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N12
cycloneive_lcell_comb \reg_store_addr[2]~2 (
// Equation(s):
// \reg_store_addr[2]~2_combout  = (\my_program|altsyncram_component|auto_generated|q_a [9] & ((\Equal7~1_combout ) # ((!\reg_store_addr[3]~0_combout ) # (!\reg_data_in~2_combout ))))

	.dataa(\Equal7~1_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [9]),
	.datac(\reg_data_in~2_combout ),
	.datad(\reg_store_addr[3]~0_combout ),
	.cin(gnd),
	.combout(\reg_store_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_store_addr[2]~2 .lut_mask = 16'h8CCC;
defparam \reg_store_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N2
cycloneive_lcell_comb \main_reg|regFile[31][7]~feeder (
// Equation(s):
// \main_reg|regFile[31][7]~feeder_combout  = \main_reg|regFile~839_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~839_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[31][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[31][7]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[31][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N18
cycloneive_lcell_comb \reg_store_addr[4]~3 (
// Equation(s):
// \reg_store_addr[4]~3_combout  = (\my_program|altsyncram_component|auto_generated|q_a [11] & ((\Equal7~1_combout ) # ((!\reg_store_addr[3]~0_combout ) # (!\reg_data_in~2_combout ))))

	.dataa(\Equal7~1_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [11]),
	.datac(\reg_data_in~2_combout ),
	.datad(\reg_store_addr[3]~0_combout ),
	.cin(gnd),
	.combout(\reg_store_addr[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_store_addr[4]~3 .lut_mask = 16'h8CCC;
defparam \reg_store_addr[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N4
cycloneive_lcell_comb \reg_store_addr[1]~4 (
// Equation(s):
// \reg_store_addr[1]~4_combout  = (\my_program|altsyncram_component|auto_generated|q_a [8] & ((\Equal7~1_combout ) # ((!\reg_store_addr[3]~0_combout ) # (!\reg_data_in~2_combout ))))

	.dataa(\Equal7~1_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [8]),
	.datac(\reg_data_in~2_combout ),
	.datad(\reg_store_addr[3]~0_combout ),
	.cin(gnd),
	.combout(\reg_store_addr[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_store_addr[1]~4 .lut_mask = 16'h8CCC;
defparam \reg_store_addr[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N26
cycloneive_lcell_comb \reg_store_addr[3]~1 (
// Equation(s):
// \reg_store_addr[3]~1_combout  = (\my_program|altsyncram_component|auto_generated|q_a [10] & ((\Equal7~1_combout ) # ((!\reg_store_addr[3]~0_combout ) # (!\reg_data_in~2_combout ))))

	.dataa(\Equal7~1_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [10]),
	.datac(\reg_data_in~2_combout ),
	.datad(\reg_store_addr[3]~0_combout ),
	.cin(gnd),
	.combout(\reg_store_addr[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_store_addr[3]~1 .lut_mask = 16'h8CCC;
defparam \reg_store_addr[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N10
cycloneive_lcell_comb \main_reg|Decoder0~30 (
// Equation(s):
// \main_reg|Decoder0~30_combout  = (\reg_store_addr[0]~5_combout  & (\reg_store_addr[1]~4_combout  & (\reg_store_addr[2]~2_combout  & \reg_store_addr[3]~1_combout )))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~30_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~30 .lut_mask = 16'h8000;
defparam \main_reg|Decoder0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N16
cycloneive_lcell_comb \main_reg|Decoder0~31 (
// Equation(s):
// \main_reg|Decoder0~31_combout  = (\reg_store_addr[4]~3_combout  & \main_reg|Decoder0~30_combout )

	.dataa(gnd),
	.datab(\reg_store_addr[4]~3_combout ),
	.datac(gnd),
	.datad(\main_reg|Decoder0~30_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~31_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~31 .lut_mask = 16'hCC00;
defparam \main_reg|Decoder0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y43_N3
dffeas \main_reg|regFile[31][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[31][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[31][7] .is_wysiwyg = "true";
defparam \main_reg|regFile[31][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N18
cycloneive_lcell_comb \main_reg|regFile[19][7]~feeder (
// Equation(s):
// \main_reg|regFile[19][7]~feeder_combout  = \main_reg|regFile~839_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~839_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[19][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[19][7]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[19][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N18
cycloneive_lcell_comb \main_reg|Decoder0~28 (
// Equation(s):
// \main_reg|Decoder0~28_combout  = (\reg_store_addr[1]~4_combout  & (!\reg_store_addr[3]~1_combout  & (!\reg_store_addr[2]~2_combout  & \reg_store_addr[0]~5_combout )))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~28_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~28 .lut_mask = 16'h0200;
defparam \main_reg|Decoder0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N4
cycloneive_lcell_comb \main_reg|Decoder0~29 (
// Equation(s):
// \main_reg|Decoder0~29_combout  = (\reg_store_addr[4]~3_combout  & \main_reg|Decoder0~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_store_addr[4]~3_combout ),
	.datad(\main_reg|Decoder0~28_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~29_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~29 .lut_mask = 16'hF000;
defparam \main_reg|Decoder0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N19
dffeas \main_reg|regFile[19][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[19][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[19][7] .is_wysiwyg = "true";
defparam \main_reg|regFile[19][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N24
cycloneive_lcell_comb \main_reg|Decoder0~24 (
// Equation(s):
// \main_reg|Decoder0~24_combout  = (!\reg_store_addr[2]~2_combout  & (\reg_store_addr[0]~5_combout  & (\reg_store_addr[3]~1_combout  & \reg_store_addr[1]~4_combout )))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~24_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~24 .lut_mask = 16'h4000;
defparam \main_reg|Decoder0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N6
cycloneive_lcell_comb \main_reg|Decoder0~25 (
// Equation(s):
// \main_reg|Decoder0~25_combout  = (\reg_store_addr[4]~3_combout  & \main_reg|Decoder0~24_combout )

	.dataa(\reg_store_addr[4]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|Decoder0~24_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~25_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~25 .lut_mask = 16'hAA00;
defparam \main_reg|Decoder0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N25
dffeas \main_reg|regFile[27][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~839_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[27][7] .is_wysiwyg = "true";
defparam \main_reg|regFile[27][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N24
cycloneive_lcell_comb \main_reg|regFile~836 (
// Equation(s):
// \main_reg|regFile~836_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[27][7]~q ))) # (!\reg_store_addr[3]~1_combout  & 
// (\main_reg|regFile[19][7]~q ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[19][7]~q ),
	.datac(\main_reg|regFile[27][7]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~836_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~836 .lut_mask = 16'hFA44;
defparam \main_reg|regFile~836 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N30
cycloneive_lcell_comb \main_reg|regFile~837 (
// Equation(s):
// \main_reg|regFile~837_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~836_combout  & (\main_reg|regFile[31][7]~q )) # (!\main_reg|regFile~836_combout  & ((\main_reg|regFile[23][7]~q ))))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~836_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[31][7]~q ),
	.datac(\main_reg|regFile[23][7]~q ),
	.datad(\main_reg|regFile~836_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~837_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~837 .lut_mask = 16'hDDA0;
defparam \main_reg|regFile~837 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N22
cycloneive_lcell_comb \main_reg|regFile[24][7]~feeder (
// Equation(s):
// \main_reg|regFile[24][7]~feeder_combout  = \main_reg|regFile~839_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~839_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[24][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[24][7]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[24][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N16
cycloneive_lcell_comb \main_reg|Decoder0~18 (
// Equation(s):
// \main_reg|Decoder0~18_combout  = (!\reg_store_addr[0]~5_combout  & (\reg_store_addr[3]~1_combout  & (!\reg_store_addr[1]~4_combout  & !\reg_store_addr[2]~2_combout )))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\reg_store_addr[1]~4_combout ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~18 .lut_mask = 16'h0004;
defparam \main_reg|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N14
cycloneive_lcell_comb \main_reg|Decoder0~19 (
// Equation(s):
// \main_reg|Decoder0~19_combout  = (\reg_store_addr[4]~3_combout  & \main_reg|Decoder0~18_combout )

	.dataa(\reg_store_addr[4]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|Decoder0~18_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~19 .lut_mask = 16'hAA00;
defparam \main_reg|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N23
dffeas \main_reg|regFile[24][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[24][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[24][7] .is_wysiwyg = "true";
defparam \main_reg|regFile[24][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N30
cycloneive_lcell_comb \main_reg|regFile[20][7]~feeder (
// Equation(s):
// \main_reg|regFile[20][7]~feeder_combout  = \main_reg|regFile~839_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~839_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[20][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[20][7]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[20][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N30
cycloneive_lcell_comb \main_reg|Decoder0~16 (
// Equation(s):
// \main_reg|Decoder0~16_combout  = (\reg_store_addr[2]~2_combout  & (!\reg_store_addr[1]~4_combout  & (!\reg_store_addr[0]~5_combout  & !\reg_store_addr[3]~1_combout )))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\reg_store_addr[0]~5_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~16 .lut_mask = 16'h0002;
defparam \main_reg|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N24
cycloneive_lcell_comb \main_reg|Decoder0~17 (
// Equation(s):
// \main_reg|Decoder0~17_combout  = (\main_reg|Decoder0~16_combout  & \reg_store_addr[4]~3_combout )

	.dataa(\main_reg|Decoder0~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_store_addr[4]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~17 .lut_mask = 16'hAA00;
defparam \main_reg|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N31
dffeas \main_reg|regFile[20][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[20][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[20][7] .is_wysiwyg = "true";
defparam \main_reg|regFile[20][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N28
cycloneive_lcell_comb \main_reg|Decoder0~20 (
// Equation(s):
// \main_reg|Decoder0~20_combout  = (!\reg_store_addr[1]~4_combout  & (!\reg_store_addr[3]~1_combout  & (!\reg_store_addr[2]~2_combout  & !\reg_store_addr[0]~5_combout )))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~20_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~20 .lut_mask = 16'h0001;
defparam \main_reg|Decoder0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N6
cycloneive_lcell_comb \main_reg|Decoder0~21 (
// Equation(s):
// \main_reg|Decoder0~21_combout  = (\reg_store_addr[4]~3_combout  & \main_reg|Decoder0~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_store_addr[4]~3_combout ),
	.datad(\main_reg|Decoder0~20_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~21_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~21 .lut_mask = 16'hF000;
defparam \main_reg|Decoder0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N9
dffeas \main_reg|regFile[16][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~839_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[16][7] .is_wysiwyg = "true";
defparam \main_reg|regFile[16][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N8
cycloneive_lcell_comb \main_reg|regFile~833 (
// Equation(s):
// \main_reg|regFile~833_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & (\main_reg|regFile[20][7]~q )) # (!\reg_store_addr[2]~2_combout  & 
// ((\main_reg|regFile[16][7]~q )))))

	.dataa(\main_reg|regFile[20][7]~q ),
	.datab(\main_reg|regFile[16][7]~q ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~833_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~833 .lut_mask = 16'hFA0C;
defparam \main_reg|regFile~833 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N30
cycloneive_lcell_comb \main_reg|regFile[28][7]~feeder (
// Equation(s):
// \main_reg|regFile[28][7]~feeder_combout  = \main_reg|regFile~839_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~839_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[28][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[28][7]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[28][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N20
cycloneive_lcell_comb \main_reg|Decoder0~22 (
// Equation(s):
// \main_reg|Decoder0~22_combout  = (\reg_store_addr[2]~2_combout  & (!\reg_store_addr[1]~4_combout  & (!\reg_store_addr[0]~5_combout  & \reg_store_addr[3]~1_combout )))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\reg_store_addr[0]~5_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~22_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~22 .lut_mask = 16'h0200;
defparam \main_reg|Decoder0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N30
cycloneive_lcell_comb \main_reg|Decoder0~23 (
// Equation(s):
// \main_reg|Decoder0~23_combout  = (\reg_store_addr[4]~3_combout  & \main_reg|Decoder0~22_combout )

	.dataa(\reg_store_addr[4]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|Decoder0~22_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~23_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~23 .lut_mask = 16'hAA00;
defparam \main_reg|Decoder0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N31
dffeas \main_reg|regFile[28][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[28][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[28][7] .is_wysiwyg = "true";
defparam \main_reg|regFile[28][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N10
cycloneive_lcell_comb \main_reg|regFile~834 (
// Equation(s):
// \main_reg|regFile~834_combout  = (\main_reg|regFile~833_combout  & (((\main_reg|regFile[28][7]~q ) # (!\reg_store_addr[3]~1_combout )))) # (!\main_reg|regFile~833_combout  & (\main_reg|regFile[24][7]~q  & ((\reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile[24][7]~q ),
	.datab(\main_reg|regFile~833_combout ),
	.datac(\main_reg|regFile[28][7]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~834_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~834 .lut_mask = 16'hE2CC;
defparam \main_reg|regFile~834 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N4
cycloneive_lcell_comb \main_reg|regFile[26][7]~feeder (
// Equation(s):
// \main_reg|regFile[26][7]~feeder_combout  = \main_reg|regFile~839_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~839_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[26][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[26][7]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[26][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N22
cycloneive_lcell_comb \main_reg|Decoder0~2 (
// Equation(s):
// \main_reg|Decoder0~2_combout  = (!\reg_store_addr[0]~5_combout  & (\reg_store_addr[3]~1_combout  & (\reg_store_addr[1]~4_combout  & !\reg_store_addr[2]~2_combout )))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\reg_store_addr[1]~4_combout ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~2 .lut_mask = 16'h0040;
defparam \main_reg|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N0
cycloneive_lcell_comb \main_reg|Decoder0~3 (
// Equation(s):
// \main_reg|Decoder0~3_combout  = (\reg_store_addr[4]~3_combout  & \main_reg|Decoder0~2_combout )

	.dataa(\reg_store_addr[4]~3_combout ),
	.datab(gnd),
	.datac(\main_reg|Decoder0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~3 .lut_mask = 16'hA0A0;
defparam \main_reg|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y41_N5
dffeas \main_reg|regFile[26][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[26][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[26][7] .is_wysiwyg = "true";
defparam \main_reg|regFile[26][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N6
cycloneive_lcell_comb \main_reg|Decoder0~6 (
// Equation(s):
// \main_reg|Decoder0~6_combout  = (!\reg_store_addr[0]~5_combout  & (\reg_store_addr[3]~1_combout  & (\reg_store_addr[1]~4_combout  & \reg_store_addr[2]~2_combout )))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\reg_store_addr[1]~4_combout ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~6 .lut_mask = 16'h4000;
defparam \main_reg|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N4
cycloneive_lcell_comb \main_reg|Decoder0~7 (
// Equation(s):
// \main_reg|Decoder0~7_combout  = (\reg_store_addr[4]~3_combout  & \main_reg|Decoder0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_store_addr[4]~3_combout ),
	.datad(\main_reg|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~7 .lut_mask = 16'hF000;
defparam \main_reg|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N1
dffeas \main_reg|regFile[30][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~839_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[30][7] .is_wysiwyg = "true";
defparam \main_reg|regFile[30][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N30
cycloneive_lcell_comb \main_reg|regFile[22][7]~feeder (
// Equation(s):
// \main_reg|regFile[22][7]~feeder_combout  = \main_reg|regFile~839_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~839_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[22][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[22][7]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[22][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N12
cycloneive_lcell_comb \main_reg|Decoder0~0 (
// Equation(s):
// \main_reg|Decoder0~0_combout  = (!\reg_store_addr[0]~5_combout  & (!\reg_store_addr[3]~1_combout  & (\reg_store_addr[1]~4_combout  & \reg_store_addr[2]~2_combout )))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\reg_store_addr[1]~4_combout ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~0 .lut_mask = 16'h1000;
defparam \main_reg|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N20
cycloneive_lcell_comb \main_reg|Decoder0~1 (
// Equation(s):
// \main_reg|Decoder0~1_combout  = (\reg_store_addr[4]~3_combout  & \main_reg|Decoder0~0_combout )

	.dataa(\reg_store_addr[4]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~1 .lut_mask = 16'hAA00;
defparam \main_reg|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y41_N31
dffeas \main_reg|regFile[22][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[22][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[22][7] .is_wysiwyg = "true";
defparam \main_reg|regFile[22][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N4
cycloneive_lcell_comb \main_reg|Decoder0~4 (
// Equation(s):
// \main_reg|Decoder0~4_combout  = (\reg_store_addr[1]~4_combout  & (!\reg_store_addr[3]~1_combout  & (!\reg_store_addr[0]~5_combout  & !\reg_store_addr[2]~2_combout )))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\reg_store_addr[0]~5_combout ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~4 .lut_mask = 16'h0002;
defparam \main_reg|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N10
cycloneive_lcell_comb \main_reg|Decoder0~5 (
// Equation(s):
// \main_reg|Decoder0~5_combout  = (\reg_store_addr[4]~3_combout  & \main_reg|Decoder0~4_combout )

	.dataa(gnd),
	.datab(\reg_store_addr[4]~3_combout ),
	.datac(gnd),
	.datad(\main_reg|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~5 .lut_mask = 16'hCC00;
defparam \main_reg|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N3
dffeas \main_reg|regFile[18][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~839_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[18][7] .is_wysiwyg = "true";
defparam \main_reg|regFile[18][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N2
cycloneive_lcell_comb \main_reg|regFile~831 (
// Equation(s):
// \main_reg|regFile~831_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & (\main_reg|regFile[22][7]~q )) # (!\reg_store_addr[2]~2_combout  & 
// ((\main_reg|regFile[18][7]~q )))))

	.dataa(\main_reg|regFile[22][7]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[18][7]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~831_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~831 .lut_mask = 16'hEE30;
defparam \main_reg|regFile~831 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N0
cycloneive_lcell_comb \main_reg|regFile~832 (
// Equation(s):
// \main_reg|regFile~832_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~831_combout  & ((\main_reg|regFile[30][7]~q ))) # (!\main_reg|regFile~831_combout  & (\main_reg|regFile[26][7]~q )))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~831_combout ))))

	.dataa(\main_reg|regFile[26][7]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[30][7]~q ),
	.datad(\main_reg|regFile~831_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~832_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~832 .lut_mask = 16'hF388;
defparam \main_reg|regFile~832 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N30
cycloneive_lcell_comb \main_reg|regFile~835 (
// Equation(s):
// \main_reg|regFile~835_combout  = (\reg_store_addr[0]~5_combout  & (((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~832_combout ))) # (!\reg_store_addr[1]~4_combout  & 
// (\main_reg|regFile~834_combout ))))

	.dataa(\main_reg|regFile~834_combout ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\reg_store_addr[1]~4_combout ),
	.datad(\main_reg|regFile~832_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~835_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~835 .lut_mask = 16'hF2C2;
defparam \main_reg|regFile~835 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N26
cycloneive_lcell_comb \main_reg|regFile[29][7]~feeder (
// Equation(s):
// \main_reg|regFile[29][7]~feeder_combout  = \main_reg|regFile~839_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~839_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[29][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[29][7]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[29][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N18
cycloneive_lcell_comb \main_reg|Decoder0~14 (
// Equation(s):
// \main_reg|Decoder0~14_combout  = (\reg_store_addr[3]~1_combout  & (\reg_store_addr[0]~5_combout  & (\reg_store_addr[2]~2_combout  & !\reg_store_addr[1]~4_combout )))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~14 .lut_mask = 16'h0080;
defparam \main_reg|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N8
cycloneive_lcell_comb \main_reg|Decoder0~15 (
// Equation(s):
// \main_reg|Decoder0~15_combout  = (\reg_store_addr[4]~3_combout  & \main_reg|Decoder0~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_store_addr[4]~3_combout ),
	.datad(\main_reg|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~15 .lut_mask = 16'hF000;
defparam \main_reg|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N27
dffeas \main_reg|regFile[29][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[29][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[29][7] .is_wysiwyg = "true";
defparam \main_reg|regFile[29][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N10
cycloneive_lcell_comb \main_reg|Decoder0~10 (
// Equation(s):
// \main_reg|Decoder0~10_combout  = (\reg_store_addr[2]~2_combout  & (!\reg_store_addr[1]~4_combout  & (\reg_store_addr[0]~5_combout  & !\reg_store_addr[3]~1_combout )))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\reg_store_addr[0]~5_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~10 .lut_mask = 16'h0020;
defparam \main_reg|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N16
cycloneive_lcell_comb \main_reg|Decoder0~11 (
// Equation(s):
// \main_reg|Decoder0~11_combout  = (\reg_store_addr[4]~3_combout  & \main_reg|Decoder0~10_combout )

	.dataa(\reg_store_addr[4]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~11 .lut_mask = 16'hAA00;
defparam \main_reg|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y40_N25
dffeas \main_reg|regFile[21][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~839_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[21][7] .is_wysiwyg = "true";
defparam \main_reg|regFile[21][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N12
cycloneive_lcell_comb \main_reg|Decoder0~12 (
// Equation(s):
// \main_reg|Decoder0~12_combout  = (!\reg_store_addr[3]~1_combout  & (!\reg_store_addr[1]~4_combout  & (!\reg_store_addr[2]~2_combout  & \reg_store_addr[0]~5_combout )))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~12 .lut_mask = 16'h0100;
defparam \main_reg|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N14
cycloneive_lcell_comb \main_reg|Decoder0~13 (
// Equation(s):
// \main_reg|Decoder0~13_combout  = (\reg_store_addr[4]~3_combout  & \main_reg|Decoder0~12_combout )

	.dataa(\reg_store_addr[4]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~13 .lut_mask = 16'hAA00;
defparam \main_reg|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y40_N13
dffeas \main_reg|regFile[17][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~839_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[17][7] .is_wysiwyg = "true";
defparam \main_reg|regFile[17][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N28
cycloneive_lcell_comb \main_reg|Decoder0~8 (
// Equation(s):
// \main_reg|Decoder0~8_combout  = (!\reg_store_addr[2]~2_combout  & (!\reg_store_addr[1]~4_combout  & (\reg_store_addr[0]~5_combout  & \reg_store_addr[3]~1_combout )))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\reg_store_addr[0]~5_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~8 .lut_mask = 16'h1000;
defparam \main_reg|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N22
cycloneive_lcell_comb \main_reg|Decoder0~9 (
// Equation(s):
// \main_reg|Decoder0~9_combout  = (\reg_store_addr[4]~3_combout  & \main_reg|Decoder0~8_combout )

	.dataa(\reg_store_addr[4]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~9 .lut_mask = 16'hAA00;
defparam \main_reg|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y40_N7
dffeas \main_reg|regFile[25][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~839_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[25][7] .is_wysiwyg = "true";
defparam \main_reg|regFile[25][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N6
cycloneive_lcell_comb \main_reg|regFile~829 (
// Equation(s):
// \main_reg|regFile~829_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[25][7]~q ))) # (!\reg_store_addr[3]~1_combout  & 
// (\main_reg|regFile[17][7]~q ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[17][7]~q ),
	.datac(\main_reg|regFile[25][7]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~829_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~829 .lut_mask = 16'hFA44;
defparam \main_reg|regFile~829 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N30
cycloneive_lcell_comb \main_reg|regFile~830 (
// Equation(s):
// \main_reg|regFile~830_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~829_combout  & (\main_reg|regFile[29][7]~q )) # (!\main_reg|regFile~829_combout  & ((\main_reg|regFile[21][7]~q ))))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~829_combout ))))

	.dataa(\main_reg|regFile[29][7]~q ),
	.datab(\main_reg|regFile[21][7]~q ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\main_reg|regFile~829_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~830_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~830 .lut_mask = 16'hAFC0;
defparam \main_reg|regFile~830 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N30
cycloneive_lcell_comb \main_reg|regFile~838 (
// Equation(s):
// \main_reg|regFile~838_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~835_combout  & (\main_reg|regFile~837_combout )) # (!\main_reg|regFile~835_combout  & ((\main_reg|regFile~830_combout ))))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~835_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile~837_combout ),
	.datac(\main_reg|regFile~835_combout ),
	.datad(\main_reg|regFile~830_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~838_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~838 .lut_mask = 16'hDAD0;
defparam \main_reg|regFile~838 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N0
cycloneive_lcell_comb \main_reg|Equal0~0 (
// Equation(s):
// \main_reg|Equal0~0_combout  = (!\reg_store_addr[2]~2_combout  & !\reg_store_addr[3]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Equal0~0 .lut_mask = 16'h000F;
defparam \main_reg|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N6
cycloneive_lcell_comb \main_reg|Equal0~1 (
// Equation(s):
// \main_reg|Equal0~1_combout  = (!\reg_store_addr[1]~4_combout  & (!\reg_store_addr[4]~3_combout  & (!\reg_store_addr[0]~5_combout  & \main_reg|Equal0~0_combout )))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\reg_store_addr[4]~3_combout ),
	.datac(\reg_store_addr[0]~5_combout ),
	.datad(\main_reg|Equal0~0_combout ),
	.cin(gnd),
	.combout(\main_reg|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Equal0~1 .lut_mask = 16'h0100;
defparam \main_reg|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N22
cycloneive_lcell_comb \reg_read_addr1[4]~6 (
// Equation(s):
// \reg_read_addr1[4]~6_combout  = (\my_program|altsyncram_component|auto_generated|q_a [19] & \reg_read_addr1[4]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.datad(\reg_read_addr1[4]~1_combout ),
	.cin(gnd),
	.combout(\reg_read_addr1[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_read_addr1[4]~6 .lut_mask = 16'hF000;
defparam \reg_read_addr1[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N22
cycloneive_lcell_comb \reg_read_addr1[1]~4 (
// Equation(s):
// \reg_read_addr1[1]~4_combout  = (\my_program|altsyncram_component|auto_generated|q_a [16] & \reg_read_addr1[4]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [16]),
	.datad(\reg_read_addr1[4]~1_combout ),
	.cin(gnd),
	.combout(\reg_read_addr1[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_read_addr1[1]~4 .lut_mask = 16'hF000;
defparam \reg_read_addr1[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N20
cycloneive_lcell_comb \reg_read_addr1[0]~5 (
// Equation(s):
// \reg_read_addr1[0]~5_combout  = (\my_program|altsyncram_component|auto_generated|q_a [15] & \reg_read_addr1[4]~1_combout )

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg_read_addr1[4]~1_combout ),
	.cin(gnd),
	.combout(\reg_read_addr1[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_read_addr1[0]~5 .lut_mask = 16'hAA00;
defparam \reg_read_addr1[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N26
cycloneive_lcell_comb \always0~3 (
// Equation(s):
// \always0~3_combout  = (\reg_read_addr1[1]~4_combout  & (\reg_store_addr[1]~4_combout  & (\reg_store_addr[0]~5_combout  $ (!\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & (!\reg_store_addr[1]~4_combout  & 
// (\reg_store_addr[0]~5_combout  $ (!\reg_read_addr1[0]~5_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\reg_store_addr[1]~4_combout ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \always0~3 .lut_mask = 16'h8421;
defparam \always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N8
cycloneive_lcell_comb \reg_read_addr1[2]~2 (
// Equation(s):
// \reg_read_addr1[2]~2_combout  = (\my_program|altsyncram_component|auto_generated|q_a [17] & \reg_read_addr1[4]~1_combout )

	.dataa(gnd),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [17]),
	.datac(gnd),
	.datad(\reg_read_addr1[4]~1_combout ),
	.cin(gnd),
	.combout(\reg_read_addr1[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_read_addr1[2]~2 .lut_mask = 16'hCC00;
defparam \reg_read_addr1[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N0
cycloneive_lcell_comb \always0~4 (
// Equation(s):
// \always0~4_combout  = (\reg_store_addr[2]~2_combout  & (\reg_read_addr1[2]~2_combout  & (\reg_store_addr[3]~1_combout  $ (!\reg_read_addr1[3]~3_combout )))) # (!\reg_store_addr[2]~2_combout  & (!\reg_read_addr1[2]~2_combout  & 
// (\reg_store_addr[3]~1_combout  $ (!\reg_read_addr1[3]~3_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \always0~4 .lut_mask = 16'h8241;
defparam \always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N2
cycloneive_lcell_comb \always0~5 (
// Equation(s):
// \always0~5_combout  = (\always0~3_combout  & (\always0~4_combout  & (\reg_read_addr1[4]~6_combout  $ (!\reg_store_addr[4]~3_combout ))))

	.dataa(\reg_read_addr1[4]~6_combout ),
	.datab(\reg_store_addr[4]~3_combout ),
	.datac(\always0~3_combout ),
	.datad(\always0~4_combout ),
	.cin(gnd),
	.combout(\always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \always0~5 .lut_mask = 16'h9000;
defparam \always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N4
cycloneive_lcell_comb \main_reg|regFile~71 (
// Equation(s):
// \main_reg|regFile~71_combout  = ((\main_reg|Equal0~1_combout ) # ((!\LessThan1~0_combout  & \always0~5_combout ))) # (!\wen_prot~q )

	.dataa(\wen_prot~q ),
	.datab(\main_reg|Equal0~1_combout ),
	.datac(\LessThan1~0_combout ),
	.datad(\always0~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~71_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~71 .lut_mask = 16'hDFDD;
defparam \main_reg|regFile~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N14
cycloneive_lcell_comb \always0~6 (
// Equation(s):
// \always0~6_combout  = (\always0~5_combout  & ((cl7[2]) # ((cl7[0] & cl7[1]))))

	.dataa(cl7[0]),
	.datab(cl7[2]),
	.datac(cl7[1]),
	.datad(\always0~5_combout ),
	.cin(gnd),
	.combout(\always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \always0~6 .lut_mask = 16'hEC00;
defparam \always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N10
cycloneive_lcell_comb \main_reg|regFile~82 (
// Equation(s):
// \main_reg|regFile~82_combout  = ((\always0~6_combout  & !\main_reg|Equal0~1_combout )) # (!\wen_prot~q )

	.dataa(\wen_prot~q ),
	.datab(\always0~6_combout ),
	.datac(gnd),
	.datad(\main_reg|Equal0~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~82_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~82 .lut_mask = 16'h55DD;
defparam \main_reg|regFile~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N26
cycloneive_lcell_comb \main_reg|regFile[14][7]~feeder (
// Equation(s):
// \main_reg|regFile[14][7]~feeder_combout  = \main_reg|regFile~839_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~839_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[14][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[14][7]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[14][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N30
cycloneive_lcell_comb \main_reg|Decoder0~45 (
// Equation(s):
// \main_reg|Decoder0~45_combout  = (!\reg_store_addr[4]~3_combout  & \main_reg|Decoder0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_store_addr[4]~3_combout ),
	.datad(\main_reg|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~45_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~45 .lut_mask = 16'h0F00;
defparam \main_reg|Decoder0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N27
dffeas \main_reg|regFile[14][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[14][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[14][7] .is_wysiwyg = "true";
defparam \main_reg|regFile[14][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N14
cycloneive_lcell_comb \main_reg|regFile[13][7]~feeder (
// Equation(s):
// \main_reg|regFile[13][7]~feeder_combout  = \main_reg|regFile~839_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~839_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[13][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[13][7]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[13][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N2
cycloneive_lcell_comb \main_reg|Decoder0~44 (
// Equation(s):
// \main_reg|Decoder0~44_combout  = (!\reg_store_addr[4]~3_combout  & \main_reg|Decoder0~14_combout )

	.dataa(\reg_store_addr[4]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~44_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~44 .lut_mask = 16'h5500;
defparam \main_reg|Decoder0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N15
dffeas \main_reg|regFile[13][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[13][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[13][7] .is_wysiwyg = "true";
defparam \main_reg|regFile[13][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N4
cycloneive_lcell_comb \main_reg|Decoder0~46 (
// Equation(s):
// \main_reg|Decoder0~46_combout  = (!\reg_store_addr[4]~3_combout  & \main_reg|Decoder0~22_combout )

	.dataa(\reg_store_addr[4]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|Decoder0~22_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~46_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~46 .lut_mask = 16'h5500;
defparam \main_reg|Decoder0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N9
dffeas \main_reg|regFile[12][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~839_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[12][7] .is_wysiwyg = "true";
defparam \main_reg|regFile[12][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N8
cycloneive_lcell_comb \main_reg|regFile~824 (
// Equation(s):
// \main_reg|regFile~824_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile[13][7]~q ) # ((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & (((\main_reg|regFile[12][7]~q  & !\reg_store_addr[1]~4_combout ))))

	.dataa(\main_reg|regFile[13][7]~q ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile[12][7]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~824_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~824 .lut_mask = 16'hCCB8;
defparam \main_reg|regFile~824 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N24
cycloneive_lcell_comb \main_reg|Decoder0~47 (
// Equation(s):
// \main_reg|Decoder0~47_combout  = (!\reg_store_addr[4]~3_combout  & \main_reg|Decoder0~30_combout )

	.dataa(gnd),
	.datab(\reg_store_addr[4]~3_combout ),
	.datac(gnd),
	.datad(\main_reg|Decoder0~30_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~47_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~47 .lut_mask = 16'h3300;
defparam \main_reg|Decoder0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N23
dffeas \main_reg|regFile[15][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile~839_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[15][7] .is_wysiwyg = "true";
defparam \main_reg|regFile[15][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N26
cycloneive_lcell_comb \main_reg|regFile~825 (
// Equation(s):
// \main_reg|regFile~825_combout  = (\main_reg|regFile~824_combout  & (((\main_reg|regFile[15][7]~q ) # (!\reg_store_addr[1]~4_combout )))) # (!\main_reg|regFile~824_combout  & (\main_reg|regFile[14][7]~q  & (\reg_store_addr[1]~4_combout )))

	.dataa(\main_reg|regFile[14][7]~q ),
	.datab(\main_reg|regFile~824_combout ),
	.datac(\reg_store_addr[1]~4_combout ),
	.datad(\main_reg|regFile[15][7]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~825_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~825 .lut_mask = 16'hEC2C;
defparam \main_reg|regFile~825 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N8
cycloneive_lcell_comb \main_reg|Decoder0~37 (
// Equation(s):
// \main_reg|Decoder0~37_combout  = (!\reg_store_addr[4]~3_combout  & \main_reg|Decoder0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_store_addr[4]~3_combout ),
	.datad(\main_reg|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~37_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~37 .lut_mask = 16'h0F00;
defparam \main_reg|Decoder0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N9
dffeas \main_reg|regFile[6][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~839_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[6][7] .is_wysiwyg = "true";
defparam \main_reg|regFile[6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N18
cycloneive_lcell_comb \main_reg|Decoder0~26 (
// Equation(s):
// \main_reg|Decoder0~26_combout  = (\reg_store_addr[0]~5_combout  & (\reg_store_addr[1]~4_combout  & (\reg_store_addr[2]~2_combout  & !\reg_store_addr[3]~1_combout )))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~26_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~26 .lut_mask = 16'h0080;
defparam \main_reg|Decoder0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N6
cycloneive_lcell_comb \main_reg|Decoder0~39 (
// Equation(s):
// \main_reg|Decoder0~39_combout  = (!\reg_store_addr[4]~3_combout  & \main_reg|Decoder0~26_combout )

	.dataa(gnd),
	.datab(\reg_store_addr[4]~3_combout ),
	.datac(gnd),
	.datad(\main_reg|Decoder0~26_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~39_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~39 .lut_mask = 16'h3300;
defparam \main_reg|Decoder0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N21
dffeas \main_reg|regFile[7][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~839_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[7][7] .is_wysiwyg = "true";
defparam \main_reg|regFile[7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N10
cycloneive_lcell_comb \main_reg|Decoder0~36 (
// Equation(s):
// \main_reg|Decoder0~36_combout  = (!\reg_store_addr[4]~3_combout  & \main_reg|Decoder0~10_combout )

	.dataa(gnd),
	.datab(\reg_store_addr[4]~3_combout ),
	.datac(gnd),
	.datad(\main_reg|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~36_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~36 .lut_mask = 16'h3300;
defparam \main_reg|Decoder0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N31
dffeas \main_reg|regFile[5][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~839_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[5][7] .is_wysiwyg = "true";
defparam \main_reg|regFile[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N22
cycloneive_lcell_comb \main_reg|Decoder0~38 (
// Equation(s):
// \main_reg|Decoder0~38_combout  = (!\reg_store_addr[4]~3_combout  & \main_reg|Decoder0~16_combout )

	.dataa(\reg_store_addr[4]~3_combout ),
	.datab(gnd),
	.datac(\main_reg|Decoder0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|Decoder0~38_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~38 .lut_mask = 16'h5050;
defparam \main_reg|Decoder0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N7
dffeas \main_reg|regFile[4][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~839_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[4][7] .is_wysiwyg = "true";
defparam \main_reg|regFile[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N6
cycloneive_lcell_comb \main_reg|regFile~817 (
// Equation(s):
// \main_reg|regFile~817_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & (\main_reg|regFile[5][7]~q )) # (!\reg_store_addr[0]~5_combout  & 
// ((\main_reg|regFile[4][7]~q )))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[5][7]~q ),
	.datac(\main_reg|regFile[4][7]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~817_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~817 .lut_mask = 16'hEE50;
defparam \main_reg|regFile~817 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N20
cycloneive_lcell_comb \main_reg|regFile~818 (
// Equation(s):
// \main_reg|regFile~818_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~817_combout  & ((\main_reg|regFile[7][7]~q ))) # (!\main_reg|regFile~817_combout  & (\main_reg|regFile[6][7]~q )))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~817_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[6][7]~q ),
	.datac(\main_reg|regFile[7][7]~q ),
	.datad(\main_reg|regFile~817_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~818_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~818 .lut_mask = 16'hF588;
defparam \main_reg|regFile~818 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N8
cycloneive_lcell_comb \main_reg|Decoder0~41 (
// Equation(s):
// \main_reg|Decoder0~41_combout  = (!\reg_store_addr[4]~3_combout  & \main_reg|Decoder0~12_combout )

	.dataa(\reg_store_addr[4]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~41_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~41 .lut_mask = 16'h5500;
defparam \main_reg|Decoder0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y41_N23
dffeas \main_reg|regFile[1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~839_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[1][7] .is_wysiwyg = "true";
defparam \main_reg|regFile[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N10
cycloneive_lcell_comb \main_reg|Decoder0~43 (
// Equation(s):
// \main_reg|Decoder0~43_combout  = (!\reg_store_addr[4]~3_combout  & \main_reg|Decoder0~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_store_addr[4]~3_combout ),
	.datad(\main_reg|Decoder0~28_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~43_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~43 .lut_mask = 16'h0F00;
defparam \main_reg|Decoder0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y41_N25
dffeas \main_reg|regFile[3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~839_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[3][7] .is_wysiwyg = "true";
defparam \main_reg|regFile[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N24
cycloneive_lcell_comb \main_reg|Decoder0~40 (
// Equation(s):
// \main_reg|Decoder0~40_combout  = (!\reg_store_addr[4]~3_combout  & \main_reg|Decoder0~4_combout )

	.dataa(gnd),
	.datab(\reg_store_addr[4]~3_combout ),
	.datac(gnd),
	.datad(\main_reg|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~40_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~40 .lut_mask = 16'h3300;
defparam \main_reg|Decoder0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y41_N17
dffeas \main_reg|regFile[2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~839_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[2][7] .is_wysiwyg = "true";
defparam \main_reg|regFile[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N24
cycloneive_lcell_comb \main_reg|Decoder0~42 (
// Equation(s):
// \main_reg|Decoder0~42_combout  = (!\reg_store_addr[4]~3_combout  & \main_reg|Decoder0~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg_store_addr[4]~3_combout ),
	.datad(\main_reg|Decoder0~20_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~42_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~42 .lut_mask = 16'h0F00;
defparam \main_reg|Decoder0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y41_N3
dffeas \main_reg|regFile[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~839_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[0][7] .is_wysiwyg = "true";
defparam \main_reg|regFile[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N2
cycloneive_lcell_comb \main_reg|regFile~821 (
// Equation(s):
// \main_reg|regFile~821_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile[2][7]~q ) # ((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (((\main_reg|regFile[0][7]~q  & !\reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile[2][7]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[0][7]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~821_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~821 .lut_mask = 16'hCCB8;
defparam \main_reg|regFile~821 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N24
cycloneive_lcell_comb \main_reg|regFile~822 (
// Equation(s):
// \main_reg|regFile~822_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~821_combout  & ((\main_reg|regFile[3][7]~q ))) # (!\main_reg|regFile~821_combout  & (\main_reg|regFile[1][7]~q )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~821_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[1][7]~q ),
	.datac(\main_reg|regFile[3][7]~q ),
	.datad(\main_reg|regFile~821_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~822_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~822 .lut_mask = 16'hF588;
defparam \main_reg|regFile~822 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N26
cycloneive_lcell_comb \main_reg|Decoder0~32 (
// Equation(s):
// \main_reg|Decoder0~32_combout  = (!\reg_store_addr[4]~3_combout  & \main_reg|Decoder0~2_combout )

	.dataa(\reg_store_addr[4]~3_combout ),
	.datab(gnd),
	.datac(\main_reg|Decoder0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|Decoder0~32_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~32 .lut_mask = 16'h5050;
defparam \main_reg|Decoder0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N5
dffeas \main_reg|regFile[10][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~839_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[10][7] .is_wysiwyg = "true";
defparam \main_reg|regFile[10][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N18
cycloneive_lcell_comb \main_reg|Decoder0~34 (
// Equation(s):
// \main_reg|Decoder0~34_combout  = (!\reg_store_addr[4]~3_combout  & \main_reg|Decoder0~18_combout )

	.dataa(\reg_store_addr[4]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|Decoder0~18_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~34_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~34 .lut_mask = 16'h5500;
defparam \main_reg|Decoder0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N9
dffeas \main_reg|regFile[8][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~839_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[8][7] .is_wysiwyg = "true";
defparam \main_reg|regFile[8][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N8
cycloneive_lcell_comb \main_reg|regFile~819 (
// Equation(s):
// \main_reg|regFile~819_combout  = (\reg_store_addr[0]~5_combout  & (((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout  & (\main_reg|regFile[10][7]~q )) # (!\reg_store_addr[1]~4_combout  & 
// ((\main_reg|regFile[8][7]~q )))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[10][7]~q ),
	.datac(\main_reg|regFile[8][7]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~819_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~819 .lut_mask = 16'hEE50;
defparam \main_reg|regFile~819 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N0
cycloneive_lcell_comb \main_reg|Decoder0~35 (
// Equation(s):
// \main_reg|Decoder0~35_combout  = (!\reg_store_addr[4]~3_combout  & \main_reg|Decoder0~24_combout )

	.dataa(\reg_store_addr[4]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|Decoder0~24_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~35_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~35 .lut_mask = 16'h5500;
defparam \main_reg|Decoder0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N19
dffeas \main_reg|regFile[11][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~839_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[11][7] .is_wysiwyg = "true";
defparam \main_reg|regFile[11][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N0
cycloneive_lcell_comb \main_reg|Decoder0~33 (
// Equation(s):
// \main_reg|Decoder0~33_combout  = (!\reg_store_addr[4]~3_combout  & \main_reg|Decoder0~8_combout )

	.dataa(\reg_store_addr[4]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~33_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~33 .lut_mask = 16'h5500;
defparam \main_reg|Decoder0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N19
dffeas \main_reg|regFile[9][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~839_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[9][7] .is_wysiwyg = "true";
defparam \main_reg|regFile[9][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N18
cycloneive_lcell_comb \main_reg|regFile~820 (
// Equation(s):
// \main_reg|regFile~820_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~819_combout  & (\main_reg|regFile[11][7]~q )) # (!\main_reg|regFile~819_combout  & ((\main_reg|regFile[9][7]~q ))))) # (!\reg_store_addr[0]~5_combout  & 
// (\main_reg|regFile~819_combout ))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile~819_combout ),
	.datac(\main_reg|regFile[11][7]~q ),
	.datad(\main_reg|regFile[9][7]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~820_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~820 .lut_mask = 16'hE6C4;
defparam \main_reg|regFile~820 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N24
cycloneive_lcell_comb \main_reg|regFile~823 (
// Equation(s):
// \main_reg|regFile~823_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~820_combout ))) # (!\reg_store_addr[3]~1_combout  & 
// (\main_reg|regFile~822_combout ))))

	.dataa(\main_reg|regFile~822_combout ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\main_reg|regFile~820_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~823_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~823 .lut_mask = 16'hF2C2;
defparam \main_reg|regFile~823 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N8
cycloneive_lcell_comb \main_reg|regFile~826 (
// Equation(s):
// \main_reg|regFile~826_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~823_combout  & (\main_reg|regFile~825_combout )) # (!\main_reg|regFile~823_combout  & ((\main_reg|regFile~818_combout ))))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~823_combout ))))

	.dataa(\main_reg|regFile~825_combout ),
	.datab(\main_reg|regFile~818_combout ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\main_reg|regFile~823_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~826_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~826 .lut_mask = 16'hAFC0;
defparam \main_reg|regFile~826 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N12
cycloneive_lcell_comb \reg_read_addr2[0]~8 (
// Equation(s):
// \reg_read_addr2[0]~8_combout  = (\my_program|altsyncram_component|auto_generated|q_a [5] & (\Equal7~0_combout  & ((!\my_program|altsyncram_component|auto_generated|q_a [6]) # (!\my_program|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.datad(\Equal7~0_combout ),
	.cin(gnd),
	.combout(\reg_read_addr2[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_read_addr2[0]~8 .lut_mask = 16'h2A00;
defparam \reg_read_addr2[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N20
cycloneive_lcell_comb \reg_read_addr2[1]~11 (
// Equation(s):
// \reg_read_addr2[1]~11_combout  = (\reg_read_addr2[0]~8_combout  & ((\custom_in~input_o  & (\SW[1]~input_o )) # (!\custom_in~input_o  & ((\my_program|altsyncram_component|auto_generated|q_a [21])))))

	.dataa(\SW[1]~input_o ),
	.datab(\custom_in~input_o ),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [21]),
	.datad(\reg_read_addr2[0]~8_combout ),
	.cin(gnd),
	.combout(\reg_read_addr2[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_read_addr2[1]~11 .lut_mask = 16'hB800;
defparam \reg_read_addr2[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N10
cycloneive_lcell_comb \reg_read_addr2[0]~12 (
// Equation(s):
// \reg_read_addr2[0]~12_combout  = (\reg_read_addr2[0]~8_combout  & ((\custom_in~input_o  & ((\SW[0]~input_o ))) # (!\custom_in~input_o  & (\my_program|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [20]),
	.datab(\custom_in~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\reg_read_addr2[0]~8_combout ),
	.cin(gnd),
	.combout(\reg_read_addr2[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_read_addr2[0]~12 .lut_mask = 16'hE200;
defparam \reg_read_addr2[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N10
cycloneive_lcell_comb \main_reg|regFile~31 (
// Equation(s):
// \main_reg|regFile~31_combout  = (\reg_read_addr2[1]~11_combout  & (\reg_store_addr[1]~4_combout  & (\reg_store_addr[0]~5_combout  $ (!\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & (!\reg_store_addr[1]~4_combout  & 
// (\reg_store_addr[0]~5_combout  $ (!\reg_read_addr2[0]~12_combout ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\reg_store_addr[1]~4_combout ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~31_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~31 .lut_mask = 16'h8421;
defparam \main_reg|regFile~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N18
cycloneive_lcell_comb \reg_read_addr2[2]~10 (
// Equation(s):
// \reg_read_addr2[2]~10_combout  = (\reg_read_addr2[0]~8_combout  & ((\custom_in~input_o  & ((\SW[2]~input_o ))) # (!\custom_in~input_o  & (\my_program|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\custom_in~input_o ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [22]),
	.datac(\SW[2]~input_o ),
	.datad(\reg_read_addr2[0]~8_combout ),
	.cin(gnd),
	.combout(\reg_read_addr2[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_read_addr2[2]~10 .lut_mask = 16'hE400;
defparam \reg_read_addr2[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N14
cycloneive_lcell_comb \reg_read_addr2[3]~9 (
// Equation(s):
// \reg_read_addr2[3]~9_combout  = (\reg_read_addr2[0]~8_combout  & ((\custom_in~input_o  & ((\SW[3]~input_o ))) # (!\custom_in~input_o  & (\my_program|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [23]),
	.datab(\custom_in~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\reg_read_addr2[0]~8_combout ),
	.cin(gnd),
	.combout(\reg_read_addr2[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_read_addr2[3]~9 .lut_mask = 16'hE200;
defparam \reg_read_addr2[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N20
cycloneive_lcell_comb \main_reg|regFile~32 (
// Equation(s):
// \main_reg|regFile~32_combout  = (\reg_store_addr[2]~2_combout  & (\reg_read_addr2[2]~10_combout  & (\reg_store_addr[3]~1_combout  $ (!\reg_read_addr2[3]~9_combout )))) # (!\reg_store_addr[2]~2_combout  & (!\reg_read_addr2[2]~10_combout  & 
// (\reg_store_addr[3]~1_combout  $ (!\reg_read_addr2[3]~9_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~32_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~32 .lut_mask = 16'h8421;
defparam \main_reg|regFile~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N28
cycloneive_lcell_comb \reg_read_addr2[4]~13 (
// Equation(s):
// \reg_read_addr2[4]~13_combout  = (\reg_read_addr2[0]~8_combout  & ((\custom_in~input_o  & (\SW[4]~input_o )) # (!\custom_in~input_o  & ((\my_program|altsyncram_component|auto_generated|q_a [24])))))

	.dataa(\reg_read_addr2[0]~8_combout ),
	.datab(\SW[4]~input_o ),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [24]),
	.datad(\custom_in~input_o ),
	.cin(gnd),
	.combout(\reg_read_addr2[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_read_addr2[4]~13 .lut_mask = 16'h88A0;
defparam \reg_read_addr2[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N18
cycloneive_lcell_comb \main_reg|regFile~33 (
// Equation(s):
// \main_reg|regFile~33_combout  = (\main_reg|regFile~31_combout  & (\main_reg|regFile~32_combout  & (\reg_read_addr2[4]~13_combout  $ (!\reg_store_addr[4]~3_combout ))))

	.dataa(\main_reg|regFile~31_combout ),
	.datab(\main_reg|regFile~32_combout ),
	.datac(\reg_read_addr2[4]~13_combout ),
	.datad(\reg_store_addr[4]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~33_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~33 .lut_mask = 16'h8008;
defparam \main_reg|regFile~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N28
cycloneive_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = ((!cl7[2] & ((!cl7[1]) # (!cl7[0])))) # (!\main_reg|regFile~33_combout )

	.dataa(cl7[0]),
	.datab(cl7[2]),
	.datac(cl7[1]),
	.datad(\main_reg|regFile~33_combout ),
	.cin(gnd),
	.combout(\always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \always0~2 .lut_mask = 16'h13FF;
defparam \always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N14
cycloneive_lcell_comb \main_reg|regFile~83 (
// Equation(s):
// \main_reg|regFile~83_combout  = (\wen_prot~q  & ((\always0~2_combout ) # ((\always0~6_combout ) # (\main_reg|Equal0~1_combout ))))

	.dataa(\wen_prot~q ),
	.datab(\always0~2_combout ),
	.datac(\always0~6_combout ),
	.datad(\main_reg|Equal0~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~83_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~83 .lut_mask = 16'hAAA8;
defparam \main_reg|regFile~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N22
cycloneive_lcell_comb \main_reg|regFile~827 (
// Equation(s):
// \main_reg|regFile~827_combout  = (\main_reg|regFile~82_combout  & ((\main_reg|regFile~83_combout  & (\main_reg|rf_out1 [7])) # (!\main_reg|regFile~83_combout  & ((\main_reg|regFile~826_combout ))))) # (!\main_reg|regFile~82_combout  & 
// (((!\main_reg|regFile~83_combout ))))

	.dataa(\main_reg|rf_out1 [7]),
	.datab(\main_reg|regFile~82_combout ),
	.datac(\main_reg|regFile~826_combout ),
	.datad(\main_reg|regFile~83_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~827_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~827 .lut_mask = 16'h88F3;
defparam \main_reg|regFile~827 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N18
cycloneive_lcell_comb \main_reg|rf_out2~504 (
// Equation(s):
// \main_reg|rf_out2~504_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & ((\main_reg|regFile[26][7]~q ))) # (!\reg_read_addr2[3]~9_combout  & 
// (\main_reg|regFile[18][7]~q ))))

	.dataa(\main_reg|regFile[18][7]~q ),
	.datab(\main_reg|regFile[26][7]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~504_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~504 .lut_mask = 16'hFC0A;
defparam \main_reg|rf_out2~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N28
cycloneive_lcell_comb \main_reg|rf_out2~505 (
// Equation(s):
// \main_reg|rf_out2~505_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~504_combout  & (\main_reg|regFile[30][7]~q )) # (!\main_reg|rf_out2~504_combout  & ((\main_reg|regFile[22][7]~q ))))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~504_combout ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|regFile[30][7]~q ),
	.datac(\main_reg|regFile[22][7]~q ),
	.datad(\main_reg|rf_out2~504_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~505_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~505 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N18
cycloneive_lcell_comb \main_reg|rf_out2~511 (
// Equation(s):
// \main_reg|rf_out2~511_combout  = (\reg_read_addr2[3]~9_combout  & (((\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & ((\reg_read_addr2[2]~10_combout  & ((\main_reg|regFile[23][7]~q ))) # (!\reg_read_addr2[2]~10_combout  & 
// (\main_reg|regFile[19][7]~q ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|regFile[19][7]~q ),
	.datac(\main_reg|regFile[23][7]~q ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~511_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~511 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out2~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N4
cycloneive_lcell_comb \main_reg|rf_out2~512 (
// Equation(s):
// \main_reg|rf_out2~512_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~511_combout  & (\main_reg|regFile[31][7]~q )) # (!\main_reg|rf_out2~511_combout  & ((\main_reg|regFile[27][7]~q ))))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~511_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|regFile[31][7]~q ),
	.datac(\main_reg|regFile[27][7]~q ),
	.datad(\main_reg|rf_out2~511_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~512_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~512 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N8
cycloneive_lcell_comb \main_reg|rf_out2~508 (
// Equation(s):
// \main_reg|rf_out2~508_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|regFile[24][7]~q ) # ((\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & (((\main_reg|regFile[16][7]~q  & !\reg_read_addr2[2]~10_combout ))))

	.dataa(\main_reg|regFile[24][7]~q ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|regFile[16][7]~q ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~508_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~508 .lut_mask = 16'hCCB8;
defparam \main_reg|rf_out2~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N18
cycloneive_lcell_comb \main_reg|rf_out2~509 (
// Equation(s):
// \main_reg|rf_out2~509_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~508_combout  & (\main_reg|regFile[28][7]~q )) # (!\main_reg|rf_out2~508_combout  & ((\main_reg|regFile[20][7]~q ))))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~508_combout ))))

	.dataa(\main_reg|regFile[28][7]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|rf_out2~508_combout ),
	.datad(\main_reg|regFile[20][7]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~509_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~509 .lut_mask = 16'hBCB0;
defparam \main_reg|rf_out2~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N24
cycloneive_lcell_comb \main_reg|rf_out2~506 (
// Equation(s):
// \main_reg|rf_out2~506_combout  = (\reg_read_addr2[3]~9_combout  & (((\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & ((\reg_read_addr2[2]~10_combout  & ((\main_reg|regFile[21][7]~q ))) # (!\reg_read_addr2[2]~10_combout  & 
// (\main_reg|regFile[17][7]~q ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|regFile[17][7]~q ),
	.datac(\main_reg|regFile[21][7]~q ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~506_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~506 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out2~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N22
cycloneive_lcell_comb \main_reg|rf_out2~507 (
// Equation(s):
// \main_reg|rf_out2~507_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~506_combout  & (\main_reg|regFile[29][7]~q )) # (!\main_reg|rf_out2~506_combout  & ((\main_reg|regFile[25][7]~q ))))) # (!\reg_read_addr2[3]~9_combout  & 
// (\main_reg|rf_out2~506_combout ))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|rf_out2~506_combout ),
	.datac(\main_reg|regFile[29][7]~q ),
	.datad(\main_reg|regFile[25][7]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~507_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~507 .lut_mask = 16'hE6C4;
defparam \main_reg|rf_out2~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N0
cycloneive_lcell_comb \main_reg|rf_out2~510 (
// Equation(s):
// \main_reg|rf_out2~510_combout  = (\reg_read_addr2[0]~12_combout  & (((\main_reg|rf_out2~507_combout ) # (\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & (\main_reg|rf_out2~509_combout  & ((!\reg_read_addr2[1]~11_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|rf_out2~509_combout ),
	.datac(\main_reg|rf_out2~507_combout ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~510_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~510 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out2~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N2
cycloneive_lcell_comb \main_reg|rf_out2~513 (
// Equation(s):
// \main_reg|rf_out2~513_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~510_combout  & ((\main_reg|rf_out2~512_combout ))) # (!\main_reg|rf_out2~510_combout  & (\main_reg|rf_out2~505_combout )))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~510_combout ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|rf_out2~505_combout ),
	.datac(\main_reg|rf_out2~512_combout ),
	.datad(\main_reg|rf_out2~510_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~513_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~513 .lut_mask = 16'hF588;
defparam \main_reg|rf_out2~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N28
cycloneive_lcell_comb \main_reg|rf_out2~516 (
// Equation(s):
// \main_reg|rf_out2~516_combout  = (\reg_read_addr2[1]~11_combout  & (((\main_reg|regFile[6][7]~q ) # (\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[4][7]~q  & ((!\reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[4][7]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[6][7]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~516_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~516 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out2~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N2
cycloneive_lcell_comb \main_reg|rf_out2~517 (
// Equation(s):
// \main_reg|rf_out2~517_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~516_combout  & ((\main_reg|regFile[7][7]~q ))) # (!\main_reg|rf_out2~516_combout  & (\main_reg|regFile[5][7]~q )))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~516_combout ))))

	.dataa(\main_reg|regFile[5][7]~q ),
	.datab(\main_reg|regFile[7][7]~q ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\main_reg|rf_out2~516_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~517_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~517 .lut_mask = 16'hCFA0;
defparam \main_reg|rf_out2~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N4
cycloneive_lcell_comb \main_reg|rf_out2~518 (
// Equation(s):
// \main_reg|rf_out2~518_combout  = (\reg_read_addr2[0]~12_combout  & (((\main_reg|regFile[1][7]~q ) # (\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & (\main_reg|regFile[0][7]~q  & ((!\reg_read_addr2[1]~11_combout ))))

	.dataa(\main_reg|regFile[0][7]~q ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\main_reg|regFile[1][7]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~518_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~518 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out2~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N30
cycloneive_lcell_comb \main_reg|rf_out2~519 (
// Equation(s):
// \main_reg|rf_out2~519_combout  = (\main_reg|rf_out2~518_combout  & (((\main_reg|regFile[3][7]~q ) # (!\reg_read_addr2[1]~11_combout )))) # (!\main_reg|rf_out2~518_combout  & (\main_reg|regFile[2][7]~q  & ((\reg_read_addr2[1]~11_combout ))))

	.dataa(\main_reg|regFile[2][7]~q ),
	.datab(\main_reg|regFile[3][7]~q ),
	.datac(\main_reg|rf_out2~518_combout ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~519_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~519 .lut_mask = 16'hCAF0;
defparam \main_reg|rf_out2~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N24
cycloneive_lcell_comb \main_reg|rf_out2~520 (
// Equation(s):
// \main_reg|rf_out2~520_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~517_combout ) # ((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (((\main_reg|rf_out2~519_combout  & !\reg_read_addr2[3]~9_combout ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|rf_out2~517_combout ),
	.datac(\main_reg|rf_out2~519_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~520_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~520 .lut_mask = 16'hAAD8;
defparam \main_reg|rf_out2~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N18
cycloneive_lcell_comb \main_reg|rf_out2~514 (
// Equation(s):
// \main_reg|rf_out2~514_combout  = (\reg_read_addr2[0]~12_combout  & (((\main_reg|regFile[9][7]~q ) # (\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & (\main_reg|regFile[8][7]~q  & ((!\reg_read_addr2[1]~11_combout ))))

	.dataa(\main_reg|regFile[8][7]~q ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\main_reg|regFile[9][7]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~514_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~514 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out2~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N4
cycloneive_lcell_comb \main_reg|rf_out2~515 (
// Equation(s):
// \main_reg|rf_out2~515_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~514_combout  & (\main_reg|regFile[11][7]~q )) # (!\main_reg|rf_out2~514_combout  & ((\main_reg|regFile[10][7]~q ))))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~514_combout ))))

	.dataa(\main_reg|regFile[11][7]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[10][7]~q ),
	.datad(\main_reg|rf_out2~514_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~515_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~515 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out2~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N16
cycloneive_lcell_comb \main_reg|rf_out2~521 (
// Equation(s):
// \main_reg|rf_out2~521_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[14][7]~q ) # ((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & (((\main_reg|regFile[12][7]~q  & !\reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[14][7]~q ),
	.datab(\main_reg|regFile[12][7]~q ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~521_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~521 .lut_mask = 16'hF0AC;
defparam \main_reg|rf_out2~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N10
cycloneive_lcell_comb \main_reg|rf_out2~522 (
// Equation(s):
// \main_reg|rf_out2~522_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~521_combout  & (\main_reg|regFile[15][7]~q )) # (!\main_reg|rf_out2~521_combout  & ((\main_reg|regFile[13][7]~q ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~521_combout ))))

	.dataa(\main_reg|regFile[15][7]~q ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\main_reg|regFile[13][7]~q ),
	.datad(\main_reg|rf_out2~521_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~522_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~522 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out2~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N24
cycloneive_lcell_comb \main_reg|rf_out2~523 (
// Equation(s):
// \main_reg|rf_out2~523_combout  = (\main_reg|rf_out2~520_combout  & (((\main_reg|rf_out2~522_combout ) # (!\reg_read_addr2[3]~9_combout )))) # (!\main_reg|rf_out2~520_combout  & (\main_reg|rf_out2~515_combout  & (\reg_read_addr2[3]~9_combout )))

	.dataa(\main_reg|rf_out2~520_combout ),
	.datab(\main_reg|rf_out2~515_combout ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\main_reg|rf_out2~522_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~523_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~523 .lut_mask = 16'hEA4A;
defparam \main_reg|rf_out2~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N6
cycloneive_lcell_comb \main_reg|rf_out2~524 (
// Equation(s):
// \main_reg|rf_out2~524_combout  = (\reg_read_addr2[4]~13_combout  & (\main_reg|rf_out2~513_combout )) # (!\reg_read_addr2[4]~13_combout  & ((\main_reg|rf_out2~523_combout )))

	.dataa(gnd),
	.datab(\reg_read_addr2[4]~13_combout ),
	.datac(\main_reg|rf_out2~513_combout ),
	.datad(\main_reg|rf_out2~523_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~524_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~524 .lut_mask = 16'hF3C0;
defparam \main_reg|rf_out2~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N8
cycloneive_lcell_comb \main_reg|rf_out1~84 (
// Equation(s):
// \main_reg|rf_out1~84_combout  = (!\main_reg|Equal0~1_combout ) # (!\wen_prot~q )

	.dataa(\wen_prot~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|Equal0~1_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~84_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~84 .lut_mask = 16'h55FF;
defparam \main_reg|rf_out1~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N7
dffeas \main_reg|rf_out2[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out2~524_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out2[7] .is_wysiwyg = "true";
defparam \main_reg|rf_out2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N26
cycloneive_lcell_comb \Add6~10 (
// Equation(s):
// \Add6~10_combout  = (\PC[5]~reg0_q  & (!\Add6~9 )) # (!\PC[5]~reg0_q  & ((\Add6~9 ) # (GND)))
// \Add6~11  = CARRY((!\Add6~9 ) # (!\PC[5]~reg0_q ))

	.dataa(gnd),
	.datab(\PC[5]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~9 ),
	.combout(\Add6~10_combout ),
	.cout(\Add6~11 ));
// synopsys translate_off
defparam \Add6~10 .lut_mask = 16'h3C3F;
defparam \Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N28
cycloneive_lcell_comb \Add6~12 (
// Equation(s):
// \Add6~12_combout  = (\PC[6]~reg0_q  & (\Add6~11  $ (GND))) # (!\PC[6]~reg0_q  & (!\Add6~11  & VCC))
// \Add6~13  = CARRY((\PC[6]~reg0_q  & !\Add6~11 ))

	.dataa(\PC[6]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add6~11 ),
	.combout(\Add6~12_combout ),
	.cout(\Add6~13 ));
// synopsys translate_off
defparam \Add6~12 .lut_mask = 16'hA50A;
defparam \Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N30
cycloneive_lcell_comb \Add6~14 (
// Equation(s):
// \Add6~14_combout  = \Add6~13  $ (\PC[7]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC[7]~reg0_q ),
	.cin(\Add6~13 ),
	.combout(\Add6~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~14 .lut_mask = 16'h0FF0;
defparam \Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N4
cycloneive_lcell_comb \alu_in1[31]~4 (
// Equation(s):
// \alu_in1[31]~4_combout  = (!\Equal5~0_combout ) # (!\my_program|altsyncram_component|auto_generated|q_a [2])

	.dataa(gnd),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [2]),
	.datac(gnd),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\alu_in1[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1[31]~4 .lut_mask = 16'h33FF;
defparam \alu_in1[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N0
cycloneive_lcell_comb \reg_data_in[1]~3 (
// Equation(s):
// \reg_data_in[1]~3_combout  = (\alu_in1[31]~4_combout  & (!\Equal2~0_combout  & ((\Equal7~1_combout ) # (!\reg_data_in~2_combout ))))

	.dataa(\Equal7~1_combout ),
	.datab(\reg_data_in~2_combout ),
	.datac(\alu_in1[31]~4_combout ),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\reg_data_in[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in[1]~3 .lut_mask = 16'h00B0;
defparam \reg_data_in[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N14
cycloneive_lcell_comb \Equal8~0 (
// Equation(s):
// \Equal8~0_combout  = (\my_program|altsyncram_component|auto_generated|q_a [5] & (\Equal7~0_combout  & (!\my_program|altsyncram_component|auto_generated|q_a [6] & !\my_program|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datab(\Equal7~0_combout ),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal8~0 .lut_mask = 16'h0008;
defparam \Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N1
dffeas \main_reg|regFile[22][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~920_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[22][4] .is_wysiwyg = "true";
defparam \main_reg|regFile[22][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N11
dffeas \main_reg|regFile[18][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~920_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[18][4] .is_wysiwyg = "true";
defparam \main_reg|regFile[18][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N5
dffeas \main_reg|regFile[26][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~920_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[26][4] .is_wysiwyg = "true";
defparam \main_reg|regFile[26][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N4
cycloneive_lcell_comb \main_reg|regFile~910 (
// Equation(s):
// \main_reg|regFile~910_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[26][4]~q ))) # (!\reg_store_addr[3]~1_combout  & 
// (\main_reg|regFile[18][4]~q ))))

	.dataa(\main_reg|regFile[18][4]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[26][4]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~910_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~910 .lut_mask = 16'hFC22;
defparam \main_reg|regFile~910 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N3
dffeas \main_reg|regFile[30][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~920_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[30][4] .is_wysiwyg = "true";
defparam \main_reg|regFile[30][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N2
cycloneive_lcell_comb \main_reg|regFile~911 (
// Equation(s):
// \main_reg|regFile~911_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~910_combout  & ((\main_reg|regFile[30][4]~q ))) # (!\main_reg|regFile~910_combout  & (\main_reg|regFile[22][4]~q )))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~910_combout ))))

	.dataa(\main_reg|regFile[22][4]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile~910_combout ),
	.datad(\main_reg|regFile[30][4]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~911_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~911 .lut_mask = 16'hF838;
defparam \main_reg|regFile~911 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N2
cycloneive_lcell_comb \main_reg|regFile[19][4]~feeder (
// Equation(s):
// \main_reg|regFile[19][4]~feeder_combout  = \main_reg|regFile~920_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~920_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[19][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[19][4]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[19][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N3
dffeas \main_reg|regFile[19][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[19][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[19][4] .is_wysiwyg = "true";
defparam \main_reg|regFile[19][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N0
cycloneive_lcell_comb \main_reg|Decoder0~27 (
// Equation(s):
// \main_reg|Decoder0~27_combout  = (\reg_store_addr[4]~3_combout  & \main_reg|Decoder0~26_combout )

	.dataa(gnd),
	.datab(\reg_store_addr[4]~3_combout ),
	.datac(gnd),
	.datad(\main_reg|Decoder0~26_combout ),
	.cin(gnd),
	.combout(\main_reg|Decoder0~27_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Decoder0~27 .lut_mask = 16'hCC00;
defparam \main_reg|Decoder0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N9
dffeas \main_reg|regFile[23][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~920_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[23][4] .is_wysiwyg = "true";
defparam \main_reg|regFile[23][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N8
cycloneive_lcell_comb \main_reg|regFile~917 (
// Equation(s):
// \main_reg|regFile~917_combout  = (\reg_store_addr[2]~2_combout  & (((\main_reg|regFile[23][4]~q ) # (\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & (\main_reg|regFile[19][4]~q  & ((!\reg_store_addr[3]~1_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[19][4]~q ),
	.datac(\main_reg|regFile[23][4]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~917_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~917 .lut_mask = 16'hAAE4;
defparam \main_reg|regFile~917 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N6
cycloneive_lcell_comb \main_reg|regFile[27][4]~feeder (
// Equation(s):
// \main_reg|regFile[27][4]~feeder_combout  = \main_reg|regFile~920_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~920_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[27][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[27][4]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[27][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N7
dffeas \main_reg|regFile[27][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[27][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[27][4] .is_wysiwyg = "true";
defparam \main_reg|regFile[27][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y43_N29
dffeas \main_reg|regFile[31][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~920_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[31][4] .is_wysiwyg = "true";
defparam \main_reg|regFile[31][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N28
cycloneive_lcell_comb \main_reg|regFile~918 (
// Equation(s):
// \main_reg|regFile~918_combout  = (\main_reg|regFile~917_combout  & (((\main_reg|regFile[31][4]~q ) # (!\reg_store_addr[3]~1_combout )))) # (!\main_reg|regFile~917_combout  & (\main_reg|regFile[27][4]~q  & ((\reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile~917_combout ),
	.datab(\main_reg|regFile[27][4]~q ),
	.datac(\main_reg|regFile[31][4]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~918_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~918 .lut_mask = 16'hE4AA;
defparam \main_reg|regFile~918 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N18
cycloneive_lcell_comb \main_reg|regFile[20][4]~feeder (
// Equation(s):
// \main_reg|regFile[20][4]~feeder_combout  = \main_reg|regFile~920_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~920_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[20][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[20][4]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[20][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y45_N19
dffeas \main_reg|regFile[20][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[20][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[20][4] .is_wysiwyg = "true";
defparam \main_reg|regFile[20][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N22
cycloneive_lcell_comb \main_reg|regFile[28][4]~feeder (
// Equation(s):
// \main_reg|regFile[28][4]~feeder_combout  = \main_reg|regFile~920_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~920_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[28][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[28][4]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[28][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y45_N23
dffeas \main_reg|regFile[28][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[28][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[28][4] .is_wysiwyg = "true";
defparam \main_reg|regFile[28][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N0
cycloneive_lcell_comb \main_reg|regFile[16][4]~feeder (
// Equation(s):
// \main_reg|regFile[16][4]~feeder_combout  = \main_reg|regFile~920_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~920_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[16][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[16][4]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[16][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N1
dffeas \main_reg|regFile[16][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[16][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[16][4] .is_wysiwyg = "true";
defparam \main_reg|regFile[16][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N10
cycloneive_lcell_comb \main_reg|regFile[24][4]~feeder (
// Equation(s):
// \main_reg|regFile[24][4]~feeder_combout  = \main_reg|regFile~920_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~920_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[24][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[24][4]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[24][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N11
dffeas \main_reg|regFile[24][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[24][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[24][4] .is_wysiwyg = "true";
defparam \main_reg|regFile[24][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N10
cycloneive_lcell_comb \main_reg|regFile~914 (
// Equation(s):
// \main_reg|regFile~914_combout  = (\reg_store_addr[3]~1_combout  & (((\main_reg|regFile[24][4]~q ) # (\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & (\main_reg|regFile[16][4]~q  & ((!\reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile[16][4]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[24][4]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~914_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~914 .lut_mask = 16'hCCE2;
defparam \main_reg|regFile~914 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N4
cycloneive_lcell_comb \main_reg|regFile~915 (
// Equation(s):
// \main_reg|regFile~915_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~914_combout  & ((\main_reg|regFile[28][4]~q ))) # (!\main_reg|regFile~914_combout  & (\main_reg|regFile[20][4]~q )))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~914_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[20][4]~q ),
	.datac(\main_reg|regFile[28][4]~q ),
	.datad(\main_reg|regFile~914_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~915_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~915 .lut_mask = 16'hF588;
defparam \main_reg|regFile~915 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N16
cycloneive_lcell_comb \main_reg|regFile[25][4]~feeder (
// Equation(s):
// \main_reg|regFile[25][4]~feeder_combout  = \main_reg|regFile~920_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~920_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[25][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[25][4]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[25][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N17
dffeas \main_reg|regFile[25][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[25][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[25][4] .is_wysiwyg = "true";
defparam \main_reg|regFile[25][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N1
dffeas \main_reg|regFile[29][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~920_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[29][4] .is_wysiwyg = "true";
defparam \main_reg|regFile[29][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N19
dffeas \main_reg|regFile[17][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~920_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[17][4] .is_wysiwyg = "true";
defparam \main_reg|regFile[17][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N18
cycloneive_lcell_comb \main_reg|regFile~912 (
// Equation(s):
// \main_reg|regFile~912_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile[21][4]~q ) # ((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & (((\main_reg|regFile[17][4]~q  & !\reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile[21][4]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[17][4]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~912_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~912 .lut_mask = 16'hCCB8;
defparam \main_reg|regFile~912 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N0
cycloneive_lcell_comb \main_reg|regFile~913 (
// Equation(s):
// \main_reg|regFile~913_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~912_combout  & ((\main_reg|regFile[29][4]~q ))) # (!\main_reg|regFile~912_combout  & (\main_reg|regFile[25][4]~q )))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~912_combout ))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|regFile[25][4]~q ),
	.datac(\main_reg|regFile[29][4]~q ),
	.datad(\main_reg|regFile~912_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~913_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~913 .lut_mask = 16'hF588;
defparam \main_reg|regFile~913 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N24
cycloneive_lcell_comb \main_reg|regFile~916 (
// Equation(s):
// \main_reg|regFile~916_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~913_combout ))) # (!\reg_store_addr[0]~5_combout  & 
// (\main_reg|regFile~915_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile~915_combout ),
	.datac(\main_reg|regFile~913_combout ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~916_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~916 .lut_mask = 16'hFA44;
defparam \main_reg|regFile~916 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N18
cycloneive_lcell_comb \main_reg|regFile~919 (
// Equation(s):
// \main_reg|regFile~919_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~916_combout  & ((\main_reg|regFile~918_combout ))) # (!\main_reg|regFile~916_combout  & (\main_reg|regFile~911_combout )))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~916_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile~911_combout ),
	.datac(\main_reg|regFile~918_combout ),
	.datad(\main_reg|regFile~916_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~919_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~919 .lut_mask = 16'hF588;
defparam \main_reg|regFile~919 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N22
cycloneive_lcell_comb \main_reg|rf_out1~612 (
// Equation(s):
// \main_reg|rf_out1~612_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[27][4]~q ) # ((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (((\main_reg|regFile[19][4]~q  & !\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[27][4]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[19][4]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~612_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~612 .lut_mask = 16'hCCB8;
defparam \main_reg|rf_out1~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N14
cycloneive_lcell_comb \main_reg|rf_out1~613 (
// Equation(s):
// \main_reg|rf_out1~613_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~612_combout  & ((\main_reg|regFile[31][4]~q ))) # (!\main_reg|rf_out1~612_combout  & (\main_reg|regFile[23][4]~q )))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~612_combout ))))

	.dataa(\main_reg|regFile[23][4]~q ),
	.datab(\main_reg|regFile[31][4]~q ),
	.datac(\reg_read_addr1[2]~2_combout ),
	.datad(\main_reg|rf_out1~612_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~613_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~613 .lut_mask = 16'hCFA0;
defparam \main_reg|rf_out1~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N0
cycloneive_lcell_comb \main_reg|rf_out1~607 (
// Equation(s):
// \main_reg|rf_out1~607_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & ((\main_reg|regFile[22][4]~q ))) # (!\reg_read_addr1[2]~2_combout  & 
// (\main_reg|regFile[18][4]~q ))))

	.dataa(\main_reg|regFile[18][4]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[22][4]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~607_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~607 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out1~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N2
cycloneive_lcell_comb \main_reg|rf_out1~608 (
// Equation(s):
// \main_reg|rf_out1~608_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~607_combout  & ((\main_reg|regFile[30][4]~q ))) # (!\main_reg|rf_out1~607_combout  & (\main_reg|regFile[26][4]~q )))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~607_combout ))))

	.dataa(\main_reg|regFile[26][4]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[30][4]~q ),
	.datad(\main_reg|rf_out1~607_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~608_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~608 .lut_mask = 16'hF388;
defparam \main_reg|rf_out1~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N12
cycloneive_lcell_comb \main_reg|rf_out1~609 (
// Equation(s):
// \main_reg|rf_out1~609_combout  = (\reg_read_addr1[2]~2_combout  & (((\main_reg|regFile[20][4]~q ) # (\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[16][4]~q  & ((!\reg_read_addr1[3]~3_combout ))))

	.dataa(\main_reg|regFile[16][4]~q ),
	.datab(\main_reg|regFile[20][4]~q ),
	.datac(\reg_read_addr1[2]~2_combout ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~609_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~609 .lut_mask = 16'hF0CA;
defparam \main_reg|rf_out1~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N28
cycloneive_lcell_comb \main_reg|rf_out1~610 (
// Equation(s):
// \main_reg|rf_out1~610_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~609_combout  & ((\main_reg|regFile[28][4]~q ))) # (!\main_reg|rf_out1~609_combout  & (\main_reg|regFile[24][4]~q )))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~609_combout ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|regFile[24][4]~q ),
	.datac(\main_reg|regFile[28][4]~q ),
	.datad(\main_reg|rf_out1~609_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~610_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~610 .lut_mask = 16'hF588;
defparam \main_reg|rf_out1~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N26
cycloneive_lcell_comb \main_reg|rf_out1~611 (
// Equation(s):
// \main_reg|rf_out1~611_combout  = (\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout ) # ((\main_reg|rf_out1~608_combout )))) # (!\reg_read_addr1[1]~4_combout  & (!\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~610_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|rf_out1~608_combout ),
	.datad(\main_reg|rf_out1~610_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~611_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~611 .lut_mask = 16'hB9A8;
defparam \main_reg|rf_out1~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N18
cycloneive_lcell_comb \main_reg|rf_out1~605 (
// Equation(s):
// \main_reg|rf_out1~605_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout ) # (\main_reg|regFile[25][4]~q )))) # (!\reg_read_addr1[3]~3_combout  & (\main_reg|regFile[17][4]~q  & (!\reg_read_addr1[2]~2_combout )))

	.dataa(\main_reg|regFile[17][4]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\reg_read_addr1[2]~2_combout ),
	.datad(\main_reg|regFile[25][4]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~605_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~605 .lut_mask = 16'hCEC2;
defparam \main_reg|rf_out1~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N24
cycloneive_lcell_comb \main_reg|rf_out1~606 (
// Equation(s):
// \main_reg|rf_out1~606_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~605_combout  & (\main_reg|regFile[29][4]~q )) # (!\main_reg|rf_out1~605_combout  & ((\main_reg|regFile[21][4]~q ))))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~605_combout ))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\main_reg|regFile[29][4]~q ),
	.datac(\main_reg|regFile[21][4]~q ),
	.datad(\main_reg|rf_out1~605_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~606_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~606 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N8
cycloneive_lcell_comb \main_reg|rf_out1~614 (
// Equation(s):
// \main_reg|rf_out1~614_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~611_combout  & (\main_reg|rf_out1~613_combout )) # (!\main_reg|rf_out1~611_combout  & ((\main_reg|rf_out1~606_combout ))))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~611_combout ))))

	.dataa(\main_reg|rf_out1~613_combout ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|rf_out1~611_combout ),
	.datad(\main_reg|rf_out1~606_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~614_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~614 .lut_mask = 16'hBCB0;
defparam \main_reg|rf_out1~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N7
dffeas \main_reg|regFile[12][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~920_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[12][4] .is_wysiwyg = "true";
defparam \main_reg|regFile[12][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y40_N1
dffeas \main_reg|regFile[13][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~920_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[13][4] .is_wysiwyg = "true";
defparam \main_reg|regFile[13][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N16
cycloneive_lcell_comb \main_reg|rf_out1~622 (
// Equation(s):
// \main_reg|rf_out1~622_combout  = (\reg_read_addr1[1]~4_combout  & (\reg_read_addr1[0]~5_combout )) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & ((\main_reg|regFile[13][4]~q ))) # (!\reg_read_addr1[0]~5_combout  & 
// (\main_reg|regFile[12][4]~q ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|regFile[12][4]~q ),
	.datad(\main_reg|regFile[13][4]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~622_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~622 .lut_mask = 16'hDC98;
defparam \main_reg|rf_out1~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N11
dffeas \main_reg|regFile[14][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~920_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[14][4] .is_wysiwyg = "true";
defparam \main_reg|regFile[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N27
dffeas \main_reg|regFile[15][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile~920_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[15][4] .is_wysiwyg = "true";
defparam \main_reg|regFile[15][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N28
cycloneive_lcell_comb \main_reg|rf_out1~623 (
// Equation(s):
// \main_reg|rf_out1~623_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~622_combout  & ((\main_reg|regFile[15][4]~q ))) # (!\main_reg|rf_out1~622_combout  & (\main_reg|regFile[14][4]~q )))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|rf_out1~622_combout ))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|rf_out1~622_combout ),
	.datac(\main_reg|regFile[14][4]~q ),
	.datad(\main_reg|regFile[15][4]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~623_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~623 .lut_mask = 16'hEC64;
defparam \main_reg|rf_out1~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N23
dffeas \main_reg|regFile[3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~920_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[3][4] .is_wysiwyg = "true";
defparam \main_reg|regFile[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N5
dffeas \main_reg|regFile[1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~920_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[1][4] .is_wysiwyg = "true";
defparam \main_reg|regFile[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N17
dffeas \main_reg|regFile[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~920_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[0][4] .is_wysiwyg = "true";
defparam \main_reg|regFile[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N3
dffeas \main_reg|regFile[2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~920_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[2][4] .is_wysiwyg = "true";
defparam \main_reg|regFile[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N2
cycloneive_lcell_comb \main_reg|rf_out1~619 (
// Equation(s):
// \main_reg|rf_out1~619_combout  = (\reg_read_addr1[1]~4_combout  & (((\main_reg|regFile[2][4]~q ) # (\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & (\main_reg|regFile[0][4]~q  & ((!\reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|regFile[0][4]~q ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|regFile[2][4]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~619_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~619 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out1~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N4
cycloneive_lcell_comb \main_reg|rf_out1~620 (
// Equation(s):
// \main_reg|rf_out1~620_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~619_combout  & (\main_reg|regFile[3][4]~q )) # (!\main_reg|rf_out1~619_combout  & ((\main_reg|regFile[1][4]~q ))))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~619_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[3][4]~q ),
	.datac(\main_reg|regFile[1][4]~q ),
	.datad(\main_reg|rf_out1~619_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~620_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~620 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N31
dffeas \main_reg|regFile[11][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~920_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[11][4] .is_wysiwyg = "true";
defparam \main_reg|regFile[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N7
dffeas \main_reg|regFile[9][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~920_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[9][4] .is_wysiwyg = "true";
defparam \main_reg|regFile[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N1
dffeas \main_reg|regFile[8][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~920_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[8][4] .is_wysiwyg = "true";
defparam \main_reg|regFile[8][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N29
dffeas \main_reg|regFile[10][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~920_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[10][4] .is_wysiwyg = "true";
defparam \main_reg|regFile[10][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N28
cycloneive_lcell_comb \main_reg|rf_out1~617 (
// Equation(s):
// \main_reg|rf_out1~617_combout  = (\reg_read_addr1[1]~4_combout  & (((\main_reg|regFile[10][4]~q ) # (\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & (\main_reg|regFile[8][4]~q  & ((!\reg_read_addr1[0]~5_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[8][4]~q ),
	.datac(\main_reg|regFile[10][4]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~617_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~617 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out1~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N6
cycloneive_lcell_comb \main_reg|rf_out1~618 (
// Equation(s):
// \main_reg|rf_out1~618_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~617_combout  & (\main_reg|regFile[11][4]~q )) # (!\main_reg|rf_out1~617_combout  & ((\main_reg|regFile[9][4]~q ))))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~617_combout ))))

	.dataa(\main_reg|regFile[11][4]~q ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|regFile[9][4]~q ),
	.datad(\main_reg|rf_out1~617_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~618_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~618 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out1~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N8
cycloneive_lcell_comb \main_reg|rf_out1~621 (
// Equation(s):
// \main_reg|rf_out1~621_combout  = (\reg_read_addr1[3]~3_combout  & (((\main_reg|rf_out1~618_combout ) # (\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (\main_reg|rf_out1~620_combout  & ((!\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|rf_out1~620_combout ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|rf_out1~618_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~621_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~621 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out1~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N19
dffeas \main_reg|regFile[5][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~920_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[5][4] .is_wysiwyg = "true";
defparam \main_reg|regFile[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y41_N29
dffeas \main_reg|regFile[4][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~920_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[4][4] .is_wysiwyg = "true";
defparam \main_reg|regFile[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N30
cycloneive_lcell_comb \main_reg|rf_out1~615 (
// Equation(s):
// \main_reg|rf_out1~615_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|regFile[5][4]~q ) # ((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & (((\main_reg|regFile[4][4]~q  & !\reg_read_addr1[1]~4_combout ))))

	.dataa(\main_reg|regFile[5][4]~q ),
	.datab(\main_reg|regFile[4][4]~q ),
	.datac(\reg_read_addr1[0]~5_combout ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~615_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~615 .lut_mask = 16'hF0AC;
defparam \main_reg|rf_out1~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N25
dffeas \main_reg|regFile[6][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~920_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[6][4] .is_wysiwyg = "true";
defparam \main_reg|regFile[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y41_N27
dffeas \main_reg|regFile[7][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~920_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[7][4] .is_wysiwyg = "true";
defparam \main_reg|regFile[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N12
cycloneive_lcell_comb \main_reg|rf_out1~616 (
// Equation(s):
// \main_reg|rf_out1~616_combout  = (\main_reg|rf_out1~615_combout  & (((\main_reg|regFile[7][4]~q ) # (!\reg_read_addr1[1]~4_combout )))) # (!\main_reg|rf_out1~615_combout  & (\main_reg|regFile[6][4]~q  & ((\reg_read_addr1[1]~4_combout ))))

	.dataa(\main_reg|rf_out1~615_combout ),
	.datab(\main_reg|regFile[6][4]~q ),
	.datac(\main_reg|regFile[7][4]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~616_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~616 .lut_mask = 16'hE4AA;
defparam \main_reg|rf_out1~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N2
cycloneive_lcell_comb \main_reg|rf_out1~624 (
// Equation(s):
// \main_reg|rf_out1~624_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~621_combout  & (\main_reg|rf_out1~623_combout )) # (!\main_reg|rf_out1~621_combout  & ((\main_reg|rf_out1~616_combout ))))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~621_combout ))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\main_reg|rf_out1~623_combout ),
	.datac(\main_reg|rf_out1~621_combout ),
	.datad(\main_reg|rf_out1~616_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~624_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~624 .lut_mask = 16'hDAD0;
defparam \main_reg|rf_out1~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N8
cycloneive_lcell_comb \main_reg|rf_out1~732 (
// Equation(s):
// \main_reg|rf_out1~732_combout  = (\reg_read_addr1[4]~1_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [19] & (\main_reg|rf_out1~614_combout )) # (!\my_program|altsyncram_component|auto_generated|q_a [19] & ((\main_reg|rf_out1~624_combout 
// ))))) # (!\reg_read_addr1[4]~1_combout  & (((\main_reg|rf_out1~624_combout ))))

	.dataa(\reg_read_addr1[4]~1_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.datac(\main_reg|rf_out1~614_combout ),
	.datad(\main_reg|rf_out1~624_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~732_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~732 .lut_mask = 16'hF780;
defparam \main_reg|rf_out1~732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N9
dffeas \main_reg|rf_out1[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out1~732_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out1[4] .is_wysiwyg = "true";
defparam \main_reg|rf_out1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N0
cycloneive_lcell_comb \main_reg|regFile~898 (
// Equation(s):
// \main_reg|regFile~898_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & (\main_reg|regFile[9][4]~q )) # (!\reg_store_addr[0]~5_combout  & 
// ((\main_reg|regFile[8][4]~q )))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[9][4]~q ),
	.datac(\main_reg|regFile[8][4]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~898_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~898 .lut_mask = 16'hEE50;
defparam \main_reg|regFile~898 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N30
cycloneive_lcell_comb \main_reg|regFile~899 (
// Equation(s):
// \main_reg|regFile~899_combout  = (\main_reg|regFile~898_combout  & (((\main_reg|regFile[11][4]~q ) # (!\reg_store_addr[1]~4_combout )))) # (!\main_reg|regFile~898_combout  & (\main_reg|regFile[10][4]~q  & ((\reg_store_addr[1]~4_combout ))))

	.dataa(\main_reg|regFile[10][4]~q ),
	.datab(\main_reg|regFile~898_combout ),
	.datac(\main_reg|regFile[11][4]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~899_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~899 .lut_mask = 16'hE2CC;
defparam \main_reg|regFile~899 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N6
cycloneive_lcell_comb \main_reg|regFile~905 (
// Equation(s):
// \main_reg|regFile~905_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile[14][4]~q ) # ((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (((\main_reg|regFile[12][4]~q  & !\reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile[14][4]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[12][4]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~905_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~905 .lut_mask = 16'hCCB8;
defparam \main_reg|regFile~905 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N0
cycloneive_lcell_comb \main_reg|regFile~906 (
// Equation(s):
// \main_reg|regFile~906_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~905_combout  & (\main_reg|regFile[15][4]~q )) # (!\main_reg|regFile~905_combout  & ((\main_reg|regFile[13][4]~q ))))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~905_combout ))))

	.dataa(\main_reg|regFile[15][4]~q ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile[13][4]~q ),
	.datad(\main_reg|regFile~905_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~906_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~906 .lut_mask = 16'hBBC0;
defparam \main_reg|regFile~906 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N28
cycloneive_lcell_comb \main_reg|regFile~900 (
// Equation(s):
// \main_reg|regFile~900_combout  = (\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout ) # ((\main_reg|regFile[6][4]~q )))) # (!\reg_store_addr[1]~4_combout  & (!\reg_store_addr[0]~5_combout  & (\main_reg|regFile[4][4]~q )))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile[4][4]~q ),
	.datad(\main_reg|regFile[6][4]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~900_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~900 .lut_mask = 16'hBA98;
defparam \main_reg|regFile~900 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N26
cycloneive_lcell_comb \main_reg|regFile~901 (
// Equation(s):
// \main_reg|regFile~901_combout  = (\main_reg|regFile~900_combout  & (((\main_reg|regFile[7][4]~q ) # (!\reg_store_addr[0]~5_combout )))) # (!\main_reg|regFile~900_combout  & (\main_reg|regFile[5][4]~q  & ((\reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile[5][4]~q ),
	.datab(\main_reg|regFile~900_combout ),
	.datac(\main_reg|regFile[7][4]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~901_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~901 .lut_mask = 16'hE2CC;
defparam \main_reg|regFile~901 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N16
cycloneive_lcell_comb \main_reg|regFile~902 (
// Equation(s):
// \main_reg|regFile~902_combout  = (\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout ) # ((\main_reg|regFile[1][4]~q )))) # (!\reg_store_addr[0]~5_combout  & (!\reg_store_addr[1]~4_combout  & (\main_reg|regFile[0][4]~q )))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[0][4]~q ),
	.datad(\main_reg|regFile[1][4]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~902_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~902 .lut_mask = 16'hBA98;
defparam \main_reg|regFile~902 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N22
cycloneive_lcell_comb \main_reg|regFile~903 (
// Equation(s):
// \main_reg|regFile~903_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~902_combout  & (\main_reg|regFile[3][4]~q )) # (!\main_reg|regFile~902_combout  & ((\main_reg|regFile[2][4]~q ))))) # (!\reg_store_addr[1]~4_combout  & 
// (\main_reg|regFile~902_combout ))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile~902_combout ),
	.datac(\main_reg|regFile[3][4]~q ),
	.datad(\main_reg|regFile[2][4]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~903_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~903 .lut_mask = 16'hE6C4;
defparam \main_reg|regFile~903 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N14
cycloneive_lcell_comb \main_reg|regFile~904 (
// Equation(s):
// \main_reg|regFile~904_combout  = (\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout ) # ((\main_reg|regFile~901_combout )))) # (!\reg_store_addr[2]~2_combout  & (!\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~903_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile~901_combout ),
	.datad(\main_reg|regFile~903_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~904_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~904 .lut_mask = 16'hB9A8;
defparam \main_reg|regFile~904 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N16
cycloneive_lcell_comb \main_reg|regFile~907 (
// Equation(s):
// \main_reg|regFile~907_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~904_combout  & ((\main_reg|regFile~906_combout ))) # (!\main_reg|regFile~904_combout  & (\main_reg|regFile~899_combout )))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~904_combout ))))

	.dataa(\main_reg|regFile~899_combout ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile~906_combout ),
	.datad(\main_reg|regFile~904_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~907_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~907 .lut_mask = 16'hF388;
defparam \main_reg|regFile~907 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N4
cycloneive_lcell_comb \main_reg|regFile~908 (
// Equation(s):
// \main_reg|regFile~908_combout  = (\main_reg|regFile~82_combout  & ((\main_reg|regFile~83_combout  & (\main_reg|rf_out1 [4])) # (!\main_reg|regFile~83_combout  & ((\main_reg|regFile~907_combout ))))) # (!\main_reg|regFile~82_combout  & 
// (((!\main_reg|regFile~83_combout ))))

	.dataa(\main_reg|regFile~82_combout ),
	.datab(\main_reg|rf_out1 [4]),
	.datac(\main_reg|regFile~83_combout ),
	.datad(\main_reg|regFile~907_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~908_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~908 .lut_mask = 16'h8F85;
defparam \main_reg|regFile~908 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N4
cycloneive_lcell_comb \reg_read_addr1~0 (
// Equation(s):
// \reg_read_addr1~0_combout  = (!\my_program|altsyncram_component|auto_generated|q_a [6] & (\Equal7~0_combout  & !\my_program|altsyncram_component|auto_generated|q_a [4]))

	.dataa(gnd),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.datac(\Equal7~0_combout ),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\reg_read_addr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_read_addr1~0 .lut_mask = 16'h0030;
defparam \reg_read_addr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N14
cycloneive_lcell_comb \alu_ctrl~12 (
// Equation(s):
// \alu_ctrl~12_combout  = (!\reg_read_addr1~0_combout  & (\reg_data_in~2_combout  & ((!\alu_in1[31]~4_combout ) # (!\alu_in1[31]~5_combout ))))

	.dataa(\alu_in1[31]~5_combout ),
	.datab(\reg_read_addr1~0_combout ),
	.datac(\alu_in1[31]~4_combout ),
	.datad(\reg_data_in~2_combout ),
	.cin(gnd),
	.combout(\alu_ctrl~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu_ctrl~12 .lut_mask = 16'h1300;
defparam \alu_ctrl~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N10
cycloneive_lcell_comb \alu_ctrl~19 (
// Equation(s):
// \alu_ctrl~19_combout  = (\my_program|altsyncram_component|auto_generated|q_a [13] & (\alu_ctrl~12_combout  & ((!\my_program|altsyncram_component|auto_generated|q_a [2]) # (!\Equal5~0_combout ))))

	.dataa(\Equal5~0_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [13]),
	.datac(\alu_ctrl~12_combout ),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\alu_ctrl~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu_ctrl~19 .lut_mask = 16'h40C0;
defparam \alu_ctrl~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N10
cycloneive_lcell_comb \alu_in2[6]~9 (
// Equation(s):
// \alu_in2[6]~9_combout  = (!\my_program|altsyncram_component|auto_generated|q_a [5] & ((\my_program|altsyncram_component|auto_generated|q_a [13]) # (!\my_program|altsyncram_component|auto_generated|q_a [12])))

	.dataa(gnd),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [13]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\alu_in2[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[6]~9 .lut_mask = 16'h0C0F;
defparam \alu_in2[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N4
cycloneive_lcell_comb \alu_ctrl~15 (
// Equation(s):
// \alu_ctrl~15_combout  = (\instr[30]~1_combout  & (!\my_program|altsyncram_component|auto_generated|q_a [6] & (\my_program|altsyncram_component|auto_generated|q_a [4] & !\alu_in2[6]~9_combout )))

	.dataa(\instr[30]~1_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datad(\alu_in2[6]~9_combout ),
	.cin(gnd),
	.combout(\alu_ctrl~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu_ctrl~15 .lut_mask = 16'h0020;
defparam \alu_ctrl~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N12
cycloneive_lcell_comb \alu_ctrl~13 (
// Equation(s):
// \alu_ctrl~13_combout  = (!\my_program|altsyncram_component|auto_generated|q_a [4] & \my_program|altsyncram_component|auto_generated|q_a [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\alu_ctrl~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu_ctrl~13 .lut_mask = 16'h0F00;
defparam \alu_ctrl~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N18
cycloneive_lcell_comb \alu_ctrl~14 (
// Equation(s):
// \alu_ctrl~14_combout  = (\alu_ctrl~13_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [6] & ((\my_program|altsyncram_component|auto_generated|q_a [0]))) # (!\my_program|altsyncram_component|auto_generated|q_a [6] & 
// (\my_program|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\alu_ctrl~13_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [12]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [0]),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\alu_ctrl~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu_ctrl~14 .lut_mask = 16'hA088;
defparam \alu_ctrl~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N10
cycloneive_lcell_comb \alu_ctrl~16 (
// Equation(s):
// \alu_ctrl~16_combout  = (!\my_program|altsyncram_component|auto_generated|q_a [3] & (!\my_program|altsyncram_component|auto_generated|q_a [2] & ((\alu_ctrl~15_combout ) # (\alu_ctrl~14_combout ))))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [2]),
	.datac(\alu_ctrl~15_combout ),
	.datad(\alu_ctrl~14_combout ),
	.cin(gnd),
	.combout(\alu_ctrl~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu_ctrl~16 .lut_mask = 16'h1110;
defparam \alu_ctrl~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N22
cycloneive_lcell_comb \alu_ctrl~20 (
// Equation(s):
// \alu_ctrl~20_combout  = (\my_program|altsyncram_component|auto_generated|q_a [1] & (\my_program|altsyncram_component|auto_generated|q_a [0] & \alu_ctrl~16_combout ))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [1]),
	.datab(gnd),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [0]),
	.datad(\alu_ctrl~16_combout ),
	.cin(gnd),
	.combout(\alu_ctrl~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu_ctrl~20 .lut_mask = 16'hA000;
defparam \alu_ctrl~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N20
cycloneive_lcell_comb \alu_ctrl~21 (
// Equation(s):
// \alu_ctrl~21_combout  = (\my_program|altsyncram_component|auto_generated|q_a [12] & (\alu_ctrl~12_combout  & ((!\my_program|altsyncram_component|auto_generated|q_a [2]) # (!\Equal5~0_combout ))))

	.dataa(\Equal5~0_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [12]),
	.datac(\alu_ctrl~12_combout ),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\alu_ctrl~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu_ctrl~21 .lut_mask = 16'h40C0;
defparam \alu_ctrl~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N4
cycloneive_lcell_comb \alu_in2[5]~8 (
// Equation(s):
// \alu_in2[5]~8_combout  = (!\my_program|altsyncram_component|auto_generated|q_a [2] & (!\my_program|altsyncram_component|auto_generated|q_a [3] & (!\my_program|altsyncram_component|auto_generated|q_a [6] & \instr[25]~0_combout )))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [3]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.datad(\instr[25]~0_combout ),
	.cin(gnd),
	.combout(\alu_in2[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[5]~8 .lut_mask = 16'h0100;
defparam \alu_in2[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N16
cycloneive_lcell_comb \alu_ctrl~10 (
// Equation(s):
// \alu_ctrl~10_combout  = (!\my_program|altsyncram_component|auto_generated|q_a [4] & ((\my_program|altsyncram_component|auto_generated|q_a [2]) # ((\my_program|altsyncram_component|auto_generated|q_a [3]) # 
// (!\my_program|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [2]),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\alu_ctrl~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu_ctrl~10 .lut_mask = 16'h3323;
defparam \alu_ctrl~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N14
cycloneive_lcell_comb \alu_ctrl~11 (
// Equation(s):
// \alu_ctrl~11_combout  = ((\alu_ctrl~10_combout ) # ((!\alu_in2[5]~8_combout  & \my_program|altsyncram_component|auto_generated|q_a [4]))) # (!\my_program|altsyncram_component|auto_generated|q_a [5])

	.dataa(\alu_in2[5]~8_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datad(\alu_ctrl~10_combout ),
	.cin(gnd),
	.combout(\alu_ctrl~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu_ctrl~11 .lut_mask = 16'hFF73;
defparam \alu_ctrl~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N18
cycloneive_lcell_comb \alu_ctrl~18 (
// Equation(s):
// \alu_ctrl~18_combout  = ((\alu_ctrl~11_combout ) # (!\my_program|altsyncram_component|auto_generated|q_a [0])) # (!\my_program|altsyncram_component|auto_generated|q_a [1])

	.dataa(gnd),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [1]),
	.datac(\alu_ctrl~11_combout ),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\alu_ctrl~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu_ctrl~18 .lut_mask = 16'hF3FF;
defparam \alu_ctrl~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N22
cycloneive_lcell_comb \alu_ctrl~22 (
// Equation(s):
// \alu_ctrl~22_combout  = (\my_program|altsyncram_component|auto_generated|q_a [14] & (\alu_ctrl~12_combout  & ((!\my_program|altsyncram_component|auto_generated|q_a [2]) # (!\Equal5~0_combout ))))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [14]),
	.datab(\alu_ctrl~12_combout ),
	.datac(\Equal5~0_combout ),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\alu_ctrl~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu_ctrl~22 .lut_mask = 16'h0888;
defparam \alu_ctrl~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N30
cycloneive_lcell_comb \alu|Mux32~1 (
// Equation(s):
// \alu|Mux32~1_combout  = (\alu_ctrl~20_combout  & (\alu_ctrl~18_combout  & (\alu_ctrl~21_combout  $ (!\alu_ctrl~22_combout ))))

	.dataa(\alu_ctrl~20_combout ),
	.datab(\alu_ctrl~21_combout ),
	.datac(\alu_ctrl~18_combout ),
	.datad(\alu_ctrl~22_combout ),
	.cin(gnd),
	.combout(\alu|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux32~1 .lut_mask = 16'h8020;
defparam \alu|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N29
dffeas \main_reg|regFile[30][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1012_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[30][0] .is_wysiwyg = "true";
defparam \main_reg|regFile[30][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N11
dffeas \main_reg|regFile[22][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1012_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[22][0] .is_wysiwyg = "true";
defparam \main_reg|regFile[22][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N31
dffeas \main_reg|regFile[18][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1012_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[18][0] .is_wysiwyg = "true";
defparam \main_reg|regFile[18][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N25
dffeas \main_reg|regFile[26][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1012_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[26][0] .is_wysiwyg = "true";
defparam \main_reg|regFile[26][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N24
cycloneive_lcell_comb \main_reg|regFile~990 (
// Equation(s):
// \main_reg|regFile~990_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[26][0]~q ))) # (!\reg_store_addr[3]~1_combout  & 
// (\main_reg|regFile[18][0]~q ))))

	.dataa(\main_reg|regFile[18][0]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[26][0]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~990_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~990 .lut_mask = 16'hFC22;
defparam \main_reg|regFile~990 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N10
cycloneive_lcell_comb \main_reg|regFile~991 (
// Equation(s):
// \main_reg|regFile~991_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~990_combout  & (\main_reg|regFile[30][0]~q )) # (!\main_reg|regFile~990_combout  & ((\main_reg|regFile[22][0]~q ))))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~990_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[30][0]~q ),
	.datac(\main_reg|regFile[22][0]~q ),
	.datad(\main_reg|regFile~990_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~991_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~991 .lut_mask = 16'hDDA0;
defparam \main_reg|regFile~991 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N31
dffeas \main_reg|regFile[20][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1012_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[20][0] .is_wysiwyg = "true";
defparam \main_reg|regFile[20][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y37_N31
dffeas \main_reg|regFile[16][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1012_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[16][0] .is_wysiwyg = "true";
defparam \main_reg|regFile[16][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N21
dffeas \main_reg|regFile[24][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1012_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[24][0] .is_wysiwyg = "true";
defparam \main_reg|regFile[24][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N24
cycloneive_lcell_comb \main_reg|regFile~994 (
// Equation(s):
// \main_reg|regFile~994_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[24][0]~q ))) # (!\reg_store_addr[3]~1_combout  & 
// (\main_reg|regFile[16][0]~q ))))

	.dataa(\main_reg|regFile[16][0]~q ),
	.datab(\main_reg|regFile[24][0]~q ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~994_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~994 .lut_mask = 16'hFC0A;
defparam \main_reg|regFile~994 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N22
cycloneive_lcell_comb \main_reg|regFile[28][0]~feeder (
// Equation(s):
// \main_reg|regFile[28][0]~feeder_combout  = \main_reg|regFile~1012_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~1012_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[28][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[28][0]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[28][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N23
dffeas \main_reg|regFile[28][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[28][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[28][0] .is_wysiwyg = "true";
defparam \main_reg|regFile[28][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N6
cycloneive_lcell_comb \main_reg|regFile~995 (
// Equation(s):
// \main_reg|regFile~995_combout  = (\main_reg|regFile~994_combout  & (((\main_reg|regFile[28][0]~q ) # (!\reg_store_addr[2]~2_combout )))) # (!\main_reg|regFile~994_combout  & (\main_reg|regFile[20][0]~q  & (\reg_store_addr[2]~2_combout )))

	.dataa(\main_reg|regFile[20][0]~q ),
	.datab(\main_reg|regFile~994_combout ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\main_reg|regFile[28][0]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~995_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~995 .lut_mask = 16'hEC2C;
defparam \main_reg|regFile~995 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N12
cycloneive_lcell_comb \main_reg|regFile[25][0]~feeder (
// Equation(s):
// \main_reg|regFile[25][0]~feeder_combout  = \main_reg|regFile~1012_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~1012_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[25][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[25][0]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[25][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N13
dffeas \main_reg|regFile[25][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[25][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[25][0] .is_wysiwyg = "true";
defparam \main_reg|regFile[25][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N31
dffeas \main_reg|regFile[29][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1012_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[29][0] .is_wysiwyg = "true";
defparam \main_reg|regFile[29][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N2
cycloneive_lcell_comb \main_reg|regFile[17][0]~feeder (
// Equation(s):
// \main_reg|regFile[17][0]~feeder_combout  = \main_reg|regFile~1012_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~1012_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[17][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[17][0]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[17][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N3
dffeas \main_reg|regFile[17][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[17][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[17][0] .is_wysiwyg = "true";
defparam \main_reg|regFile[17][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N24
cycloneive_lcell_comb \main_reg|regFile[21][0]~feeder (
// Equation(s):
// \main_reg|regFile[21][0]~feeder_combout  = \main_reg|regFile~1012_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~1012_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[21][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[21][0]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[21][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N25
dffeas \main_reg|regFile[21][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[21][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[21][0] .is_wysiwyg = "true";
defparam \main_reg|regFile[21][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N2
cycloneive_lcell_comb \main_reg|regFile~992 (
// Equation(s):
// \main_reg|regFile~992_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & ((\main_reg|regFile[21][0]~q ))) # (!\reg_store_addr[2]~2_combout  & 
// (\main_reg|regFile[17][0]~q ))))

	.dataa(\main_reg|regFile[17][0]~q ),
	.datab(\main_reg|regFile[21][0]~q ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~992_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~992 .lut_mask = 16'hFC0A;
defparam \main_reg|regFile~992 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N24
cycloneive_lcell_comb \main_reg|regFile~993 (
// Equation(s):
// \main_reg|regFile~993_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~992_combout  & ((\main_reg|regFile[29][0]~q ))) # (!\main_reg|regFile~992_combout  & (\main_reg|regFile[25][0]~q )))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~992_combout ))))

	.dataa(\main_reg|regFile[25][0]~q ),
	.datab(\main_reg|regFile[29][0]~q ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\main_reg|regFile~992_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~993_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~993 .lut_mask = 16'hCFA0;
defparam \main_reg|regFile~993 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N8
cycloneive_lcell_comb \main_reg|regFile~996 (
// Equation(s):
// \main_reg|regFile~996_combout  = (\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout ) # ((\main_reg|regFile~993_combout )))) # (!\reg_store_addr[0]~5_combout  & (!\reg_store_addr[1]~4_combout  & (\main_reg|regFile~995_combout )))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile~995_combout ),
	.datad(\main_reg|regFile~993_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~996_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~996 .lut_mask = 16'hBA98;
defparam \main_reg|regFile~996 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N15
dffeas \main_reg|regFile[27][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1012_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[27][0] .is_wysiwyg = "true";
defparam \main_reg|regFile[27][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N25
dffeas \main_reg|regFile[31][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1012_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[31][0] .is_wysiwyg = "true";
defparam \main_reg|regFile[31][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y42_N5
dffeas \main_reg|regFile[23][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1012_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[23][0] .is_wysiwyg = "true";
defparam \main_reg|regFile[23][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N7
dffeas \main_reg|regFile[19][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1012_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[19][0] .is_wysiwyg = "true";
defparam \main_reg|regFile[19][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N6
cycloneive_lcell_comb \main_reg|regFile~997 (
// Equation(s):
// \main_reg|regFile~997_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & (\main_reg|regFile[23][0]~q )) # (!\reg_store_addr[2]~2_combout  & 
// ((\main_reg|regFile[19][0]~q )))))

	.dataa(\main_reg|regFile[23][0]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[19][0]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~997_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~997 .lut_mask = 16'hEE30;
defparam \main_reg|regFile~997 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N24
cycloneive_lcell_comb \main_reg|regFile~998 (
// Equation(s):
// \main_reg|regFile~998_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~997_combout  & ((\main_reg|regFile[31][0]~q ))) # (!\main_reg|regFile~997_combout  & (\main_reg|regFile[27][0]~q )))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~997_combout ))))

	.dataa(\main_reg|regFile[27][0]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[31][0]~q ),
	.datad(\main_reg|regFile~997_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~998_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~998 .lut_mask = 16'hF388;
defparam \main_reg|regFile~998 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N30
cycloneive_lcell_comb \main_reg|regFile~999 (
// Equation(s):
// \main_reg|regFile~999_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~996_combout  & ((\main_reg|regFile~998_combout ))) # (!\main_reg|regFile~996_combout  & (\main_reg|regFile~991_combout )))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~996_combout ))))

	.dataa(\main_reg|regFile~991_combout ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile~996_combout ),
	.datad(\main_reg|regFile~998_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~999_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~999 .lut_mask = 16'hF838;
defparam \main_reg|regFile~999 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N1
dffeas \main_reg|regFile[15][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile~1012_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[15][0] .is_wysiwyg = "true";
defparam \main_reg|regFile[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N14
cycloneive_lcell_comb \main_reg|regFile[14][0]~feeder (
// Equation(s):
// \main_reg|regFile[14][0]~feeder_combout  = \main_reg|regFile~1012_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~1012_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[14][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[14][0]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[14][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N15
dffeas \main_reg|regFile[14][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[14][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[14][0] .is_wysiwyg = "true";
defparam \main_reg|regFile[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N3
dffeas \main_reg|regFile[12][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1012_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[12][0] .is_wysiwyg = "true";
defparam \main_reg|regFile[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N2
cycloneive_lcell_comb \main_reg|regFile~1007 (
// Equation(s):
// \main_reg|regFile~1007_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile[14][0]~q ) # ((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (((\main_reg|regFile[12][0]~q  & !\reg_store_addr[0]~5_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[14][0]~q ),
	.datac(\main_reg|regFile[12][0]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~1007_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~1007 .lut_mask = 16'hAAD8;
defparam \main_reg|regFile~1007 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N13
dffeas \main_reg|regFile[13][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1012_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[13][0] .is_wysiwyg = "true";
defparam \main_reg|regFile[13][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N12
cycloneive_lcell_comb \main_reg|regFile~1008 (
// Equation(s):
// \main_reg|regFile~1008_combout  = (\main_reg|regFile~1007_combout  & ((\main_reg|regFile[15][0]~q ) # ((!\reg_store_addr[0]~5_combout )))) # (!\main_reg|regFile~1007_combout  & (((\main_reg|regFile[13][0]~q  & \reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile[15][0]~q ),
	.datab(\main_reg|regFile~1007_combout ),
	.datac(\main_reg|regFile[13][0]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~1008_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~1008 .lut_mask = 16'hB8CC;
defparam \main_reg|regFile~1008 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N7
dffeas \main_reg|regFile[10][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1012_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[10][0] .is_wysiwyg = "true";
defparam \main_reg|regFile[10][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N23
dffeas \main_reg|regFile[11][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1012_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[11][0] .is_wysiwyg = "true";
defparam \main_reg|regFile[11][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N29
dffeas \main_reg|regFile[9][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1012_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[9][0] .is_wysiwyg = "true";
defparam \main_reg|regFile[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N25
dffeas \main_reg|regFile[8][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1012_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[8][0] .is_wysiwyg = "true";
defparam \main_reg|regFile[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N24
cycloneive_lcell_comb \main_reg|regFile~1000 (
// Equation(s):
// \main_reg|regFile~1000_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & (\main_reg|regFile[9][0]~q )) # (!\reg_store_addr[0]~5_combout  & 
// ((\main_reg|regFile[8][0]~q )))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[9][0]~q ),
	.datac(\main_reg|regFile[8][0]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~1000_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~1000 .lut_mask = 16'hEE50;
defparam \main_reg|regFile~1000 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N22
cycloneive_lcell_comb \main_reg|regFile~1001 (
// Equation(s):
// \main_reg|regFile~1001_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~1000_combout  & ((\main_reg|regFile[11][0]~q ))) # (!\main_reg|regFile~1000_combout  & (\main_reg|regFile[10][0]~q )))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~1000_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[10][0]~q ),
	.datac(\main_reg|regFile[11][0]~q ),
	.datad(\main_reg|regFile~1000_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~1001_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~1001 .lut_mask = 16'hF588;
defparam \main_reg|regFile~1001 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N28
cycloneive_lcell_comb \main_reg|regFile[3][0]~feeder (
// Equation(s):
// \main_reg|regFile[3][0]~feeder_combout  = \main_reg|regFile~1012_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~1012_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[3][0]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N29
dffeas \main_reg|regFile[3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[3][0] .is_wysiwyg = "true";
defparam \main_reg|regFile[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N2
cycloneive_lcell_comb \main_reg|regFile[2][0]~feeder (
// Equation(s):
// \main_reg|regFile[2][0]~feeder_combout  = \main_reg|regFile~1012_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~1012_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[2][0]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N3
dffeas \main_reg|regFile[2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[2][0] .is_wysiwyg = "true";
defparam \main_reg|regFile[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N15
dffeas \main_reg|regFile[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1012_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[1][0] .is_wysiwyg = "true";
defparam \main_reg|regFile[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N9
dffeas \main_reg|regFile[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1012_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[0][0] .is_wysiwyg = "true";
defparam \main_reg|regFile[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N18
cycloneive_lcell_comb \main_reg|regFile~1004 (
// Equation(s):
// \main_reg|regFile~1004_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & (\main_reg|regFile[1][0]~q )) # (!\reg_store_addr[0]~5_combout  & 
// ((\main_reg|regFile[0][0]~q )))))

	.dataa(\main_reg|regFile[1][0]~q ),
	.datab(\main_reg|regFile[0][0]~q ),
	.datac(\reg_store_addr[1]~4_combout ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~1004_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~1004 .lut_mask = 16'hFA0C;
defparam \main_reg|regFile~1004 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N8
cycloneive_lcell_comb \main_reg|regFile~1005 (
// Equation(s):
// \main_reg|regFile~1005_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~1004_combout  & (\main_reg|regFile[3][0]~q )) # (!\main_reg|regFile~1004_combout  & ((\main_reg|regFile[2][0]~q ))))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~1004_combout ))))

	.dataa(\main_reg|regFile[3][0]~q ),
	.datab(\main_reg|regFile[2][0]~q ),
	.datac(\reg_store_addr[1]~4_combout ),
	.datad(\main_reg|regFile~1004_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~1005_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~1005 .lut_mask = 16'hAFC0;
defparam \main_reg|regFile~1005 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N6
cycloneive_lcell_comb \main_reg|regFile[5][0]~feeder (
// Equation(s):
// \main_reg|regFile[5][0]~feeder_combout  = \main_reg|regFile~1012_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~1012_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[5][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[5][0]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[5][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N7
dffeas \main_reg|regFile[5][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[5][0] .is_wysiwyg = "true";
defparam \main_reg|regFile[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N26
cycloneive_lcell_comb \main_reg|regFile[4][0]~feeder (
// Equation(s):
// \main_reg|regFile[4][0]~feeder_combout  = \main_reg|regFile~1012_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~1012_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[4][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[4][0]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[4][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N27
dffeas \main_reg|regFile[4][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[4][0] .is_wysiwyg = "true";
defparam \main_reg|regFile[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N20
cycloneive_lcell_comb \main_reg|regFile[6][0]~feeder (
// Equation(s):
// \main_reg|regFile[6][0]~feeder_combout  = \main_reg|regFile~1012_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~1012_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[6][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[6][0]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[6][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N21
dffeas \main_reg|regFile[6][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[6][0] .is_wysiwyg = "true";
defparam \main_reg|regFile[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N10
cycloneive_lcell_comb \main_reg|regFile~1002 (
// Equation(s):
// \main_reg|regFile~1002_combout  = (\reg_store_addr[1]~4_combout  & (((\main_reg|regFile[6][0]~q ) # (\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (\main_reg|regFile[4][0]~q  & ((!\reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile[4][0]~q ),
	.datab(\main_reg|regFile[6][0]~q ),
	.datac(\reg_store_addr[1]~4_combout ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~1002_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~1002 .lut_mask = 16'hF0CA;
defparam \main_reg|regFile~1002 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N28
cycloneive_lcell_comb \main_reg|regFile~1003 (
// Equation(s):
// \main_reg|regFile~1003_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~1002_combout  & (\main_reg|regFile[7][0]~q )) # (!\main_reg|regFile~1002_combout  & ((\main_reg|regFile[5][0]~q ))))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~1002_combout ))))

	.dataa(\main_reg|regFile[7][0]~q ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile[5][0]~q ),
	.datad(\main_reg|regFile~1002_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~1003_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~1003 .lut_mask = 16'hBBC0;
defparam \main_reg|regFile~1003 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N18
cycloneive_lcell_comb \main_reg|regFile~1006 (
// Equation(s):
// \main_reg|regFile~1006_combout  = (\reg_store_addr[2]~2_combout  & (((\main_reg|regFile~1003_combout ) # (\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & (\main_reg|regFile~1005_combout  & ((!\reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile~1005_combout ),
	.datab(\main_reg|regFile~1003_combout ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~1006_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~1006 .lut_mask = 16'hF0CA;
defparam \main_reg|regFile~1006 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N0
cycloneive_lcell_comb \main_reg|regFile~1009 (
// Equation(s):
// \main_reg|regFile~1009_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~1006_combout  & (\main_reg|regFile~1008_combout )) # (!\main_reg|regFile~1006_combout  & ((\main_reg|regFile~1001_combout ))))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~1006_combout ))))

	.dataa(\main_reg|regFile~1008_combout ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile~1001_combout ),
	.datad(\main_reg|regFile~1006_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~1009_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~1009 .lut_mask = 16'hBBC0;
defparam \main_reg|regFile~1009 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N4
cycloneive_lcell_comb \main_reg|rf_out1~685 (
// Equation(s):
// \main_reg|rf_out1~685_combout  = (\reg_read_addr1[2]~2_combout  & (((\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout  & (\main_reg|regFile[25][0]~q )) # (!\reg_read_addr1[3]~3_combout  & 
// ((\main_reg|regFile[17][0]~q )))))

	.dataa(\main_reg|regFile[25][0]~q ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\main_reg|regFile[17][0]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~685_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~685 .lut_mask = 16'hE3E0;
defparam \main_reg|rf_out1~685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N14
cycloneive_lcell_comb \main_reg|rf_out1~686 (
// Equation(s):
// \main_reg|rf_out1~686_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~685_combout  & ((\main_reg|regFile[29][0]~q ))) # (!\main_reg|rf_out1~685_combout  & (\main_reg|regFile[21][0]~q )))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~685_combout ))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\main_reg|regFile[21][0]~q ),
	.datac(\main_reg|rf_out1~685_combout ),
	.datad(\main_reg|regFile[29][0]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~686_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~686 .lut_mask = 16'hF858;
defparam \main_reg|rf_out1~686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N14
cycloneive_lcell_comb \main_reg|rf_out1~692 (
// Equation(s):
// \main_reg|rf_out1~692_combout  = (\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout ) # ((\main_reg|regFile[27][0]~q )))) # (!\reg_read_addr1[3]~3_combout  & (!\reg_read_addr1[2]~2_combout  & ((\main_reg|regFile[19][0]~q ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[27][0]~q ),
	.datad(\main_reg|regFile[19][0]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~692_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~692 .lut_mask = 16'hB9A8;
defparam \main_reg|rf_out1~692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N4
cycloneive_lcell_comb \main_reg|rf_out1~693 (
// Equation(s):
// \main_reg|rf_out1~693_combout  = (\main_reg|rf_out1~692_combout  & (((\main_reg|regFile[31][0]~q )) # (!\reg_read_addr1[2]~2_combout ))) # (!\main_reg|rf_out1~692_combout  & (\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[23][0]~q )))

	.dataa(\main_reg|rf_out1~692_combout ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[23][0]~q ),
	.datad(\main_reg|regFile[31][0]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~693_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~693 .lut_mask = 16'hEA62;
defparam \main_reg|rf_out1~693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N30
cycloneive_lcell_comb \main_reg|rf_out1~689 (
// Equation(s):
// \main_reg|rf_out1~689_combout  = (\reg_read_addr1[2]~2_combout  & (((\main_reg|regFile[20][0]~q ) # (\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[16][0]~q  & ((!\reg_read_addr1[3]~3_combout ))))

	.dataa(\main_reg|regFile[16][0]~q ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[20][0]~q ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~689_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~689 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out1~689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N20
cycloneive_lcell_comb \main_reg|rf_out1~690 (
// Equation(s):
// \main_reg|rf_out1~690_combout  = (\main_reg|rf_out1~689_combout  & ((\main_reg|regFile[28][0]~q ) # ((!\reg_read_addr1[3]~3_combout )))) # (!\main_reg|rf_out1~689_combout  & (((\main_reg|regFile[24][0]~q  & \reg_read_addr1[3]~3_combout ))))

	.dataa(\main_reg|rf_out1~689_combout ),
	.datab(\main_reg|regFile[28][0]~q ),
	.datac(\main_reg|regFile[24][0]~q ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~690_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~690 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out1~690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N30
cycloneive_lcell_comb \main_reg|rf_out1~687 (
// Equation(s):
// \main_reg|rf_out1~687_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[22][0]~q )) # (!\reg_read_addr1[2]~2_combout  & 
// ((\main_reg|regFile[18][0]~q )))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|regFile[22][0]~q ),
	.datac(\main_reg|regFile[18][0]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~687_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~687 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out1~687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N28
cycloneive_lcell_comb \main_reg|rf_out1~688 (
// Equation(s):
// \main_reg|rf_out1~688_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~687_combout  & ((\main_reg|regFile[30][0]~q ))) # (!\main_reg|rf_out1~687_combout  & (\main_reg|regFile[26][0]~q )))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~687_combout ))))

	.dataa(\main_reg|regFile[26][0]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[30][0]~q ),
	.datad(\main_reg|rf_out1~687_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~688_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~688 .lut_mask = 16'hF388;
defparam \main_reg|rf_out1~688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N16
cycloneive_lcell_comb \main_reg|rf_out1~691 (
// Equation(s):
// \main_reg|rf_out1~691_combout  = (\reg_read_addr1[0]~5_combout  & (\reg_read_addr1[1]~4_combout )) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~688_combout ))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|rf_out1~690_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|rf_out1~690_combout ),
	.datad(\main_reg|rf_out1~688_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~691_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~691 .lut_mask = 16'hDC98;
defparam \main_reg|rf_out1~691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N6
cycloneive_lcell_comb \main_reg|rf_out1~694 (
// Equation(s):
// \main_reg|rf_out1~694_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~691_combout  & ((\main_reg|rf_out1~693_combout ))) # (!\main_reg|rf_out1~691_combout  & (\main_reg|rf_out1~686_combout )))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~691_combout ))))

	.dataa(\main_reg|rf_out1~686_combout ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|rf_out1~693_combout ),
	.datad(\main_reg|rf_out1~691_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~694_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~694 .lut_mask = 16'hF388;
defparam \main_reg|rf_out1~694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
cycloneive_lcell_comb \main_reg|rf_out1~702 (
// Equation(s):
// \main_reg|rf_out1~702_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[13][0]~q )) # (!\reg_read_addr1[0]~5_combout  & 
// ((\main_reg|regFile[12][0]~q )))))

	.dataa(\main_reg|regFile[13][0]~q ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|regFile[12][0]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~702_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~702 .lut_mask = 16'hEE30;
defparam \main_reg|rf_out1~702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N22
cycloneive_lcell_comb \main_reg|rf_out1~703 (
// Equation(s):
// \main_reg|rf_out1~703_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~702_combout  & (\main_reg|regFile[15][0]~q )) # (!\main_reg|rf_out1~702_combout  & ((\main_reg|regFile[14][0]~q ))))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~702_combout ))))

	.dataa(\main_reg|regFile[15][0]~q ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|regFile[14][0]~q ),
	.datad(\main_reg|rf_out1~702_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~703_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~703 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out1~703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N8
cycloneive_lcell_comb \main_reg|rf_out1~695 (
// Equation(s):
// \main_reg|rf_out1~695_combout  = (\reg_read_addr1[0]~5_combout  & (((\main_reg|regFile[5][0]~q ) # (\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[4][0]~q  & ((!\reg_read_addr1[1]~4_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[4][0]~q ),
	.datac(\main_reg|regFile[5][0]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~695_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~695 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out1~695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N18
cycloneive_lcell_comb \main_reg|rf_out1~696 (
// Equation(s):
// \main_reg|rf_out1~696_combout  = (\main_reg|rf_out1~695_combout  & ((\main_reg|regFile[7][0]~q ) # ((!\reg_read_addr1[1]~4_combout )))) # (!\main_reg|rf_out1~695_combout  & (((\main_reg|regFile[6][0]~q  & \reg_read_addr1[1]~4_combout ))))

	.dataa(\main_reg|regFile[7][0]~q ),
	.datab(\main_reg|regFile[6][0]~q ),
	.datac(\main_reg|rf_out1~695_combout ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~696_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~696 .lut_mask = 16'hACF0;
defparam \main_reg|rf_out1~696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N6
cycloneive_lcell_comb \main_reg|rf_out1~697 (
// Equation(s):
// \main_reg|rf_out1~697_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[10][0]~q ))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|regFile[8][0]~q ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[8][0]~q ),
	.datac(\main_reg|regFile[10][0]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~697_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~697 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out1~697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N28
cycloneive_lcell_comb \main_reg|rf_out1~698 (
// Equation(s):
// \main_reg|rf_out1~698_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~697_combout  & (\main_reg|regFile[11][0]~q )) # (!\main_reg|rf_out1~697_combout  & ((\main_reg|regFile[9][0]~q ))))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~697_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[11][0]~q ),
	.datac(\main_reg|regFile[9][0]~q ),
	.datad(\main_reg|rf_out1~697_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~698_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~698 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N8
cycloneive_lcell_comb \main_reg|rf_out1~699 (
// Equation(s):
// \main_reg|rf_out1~699_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & (\main_reg|regFile[2][0]~q )) # (!\reg_read_addr1[1]~4_combout  & 
// ((\main_reg|regFile[0][0]~q )))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[2][0]~q ),
	.datac(\main_reg|regFile[0][0]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~699_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~699 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out1~699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N14
cycloneive_lcell_comb \main_reg|rf_out1~700 (
// Equation(s):
// \main_reg|rf_out1~700_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~699_combout  & (\main_reg|regFile[3][0]~q )) # (!\main_reg|rf_out1~699_combout  & ((\main_reg|regFile[1][0]~q ))))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~699_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[3][0]~q ),
	.datac(\main_reg|regFile[1][0]~q ),
	.datad(\main_reg|rf_out1~699_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~700_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~700 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N0
cycloneive_lcell_comb \main_reg|rf_out1~701 (
// Equation(s):
// \main_reg|rf_out1~701_combout  = (\reg_read_addr1[2]~2_combout  & (((\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout  & (\main_reg|rf_out1~698_combout )) # (!\reg_read_addr1[3]~3_combout  & 
// ((\main_reg|rf_out1~700_combout )))))

	.dataa(\main_reg|rf_out1~698_combout ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\main_reg|rf_out1~700_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~701_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~701 .lut_mask = 16'hE3E0;
defparam \main_reg|rf_out1~701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N2
cycloneive_lcell_comb \main_reg|rf_out1~704 (
// Equation(s):
// \main_reg|rf_out1~704_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~701_combout  & (\main_reg|rf_out1~703_combout )) # (!\main_reg|rf_out1~701_combout  & ((\main_reg|rf_out1~696_combout ))))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~701_combout ))))

	.dataa(\main_reg|rf_out1~703_combout ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|rf_out1~696_combout ),
	.datad(\main_reg|rf_out1~701_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~704_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~704 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out1~704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N4
cycloneive_lcell_comb \main_reg|rf_out1~736 (
// Equation(s):
// \main_reg|rf_out1~736_combout  = (\reg_read_addr1[4]~1_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [19] & (\main_reg|rf_out1~694_combout )) # (!\my_program|altsyncram_component|auto_generated|q_a [19] & ((\main_reg|rf_out1~704_combout 
// ))))) # (!\reg_read_addr1[4]~1_combout  & (((\main_reg|rf_out1~704_combout ))))

	.dataa(\reg_read_addr1[4]~1_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.datac(\main_reg|rf_out1~694_combout ),
	.datad(\main_reg|rf_out1~704_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~736_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~736 .lut_mask = 16'hF780;
defparam \main_reg|rf_out1~736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N5
dffeas \main_reg|rf_out1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out1~736_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out1[0] .is_wysiwyg = "true";
defparam \main_reg|rf_out1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N10
cycloneive_lcell_comb \main_reg|regFile~1010 (
// Equation(s):
// \main_reg|regFile~1010_combout  = (\main_reg|regFile~82_combout  & ((\main_reg|regFile~83_combout  & ((\main_reg|rf_out1 [0]))) # (!\main_reg|regFile~83_combout  & (\main_reg|regFile~1009_combout )))) # (!\main_reg|regFile~82_combout  & 
// (((!\main_reg|regFile~83_combout ))))

	.dataa(\main_reg|regFile~82_combout ),
	.datab(\main_reg|regFile~1009_combout ),
	.datac(\main_reg|rf_out1 [0]),
	.datad(\main_reg|regFile~83_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~1010_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~1010 .lut_mask = 16'hA0DD;
defparam \main_reg|regFile~1010 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N16
cycloneive_lcell_comb \mem_data_in[0]~0 (
// Equation(s):
// \mem_data_in[0]~0_combout  = (\main_reg|rf_out2 [0] & \Equal8~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|rf_out2 [0]),
	.datad(\Equal8~0_combout ),
	.cin(gnd),
	.combout(\mem_data_in[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_data_in[0]~0 .lut_mask = 16'hF000;
defparam \mem_data_in[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N4
cycloneive_lcell_comb \alu|Mux30~4 (
// Equation(s):
// \alu|Mux30~4_combout  = (!\alu_ctrl~20_combout  & (((!\my_program|altsyncram_component|auto_generated|q_a [14]) # (!\alu_ctrl~12_combout )) # (!\alu_in1[31]~4_combout )))

	.dataa(\alu_in1[31]~4_combout ),
	.datab(\alu_ctrl~20_combout ),
	.datac(\alu_ctrl~12_combout ),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\alu|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux30~4 .lut_mask = 16'h1333;
defparam \alu|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N14
cycloneive_lcell_comb \alu|Mux31~8 (
// Equation(s):
// \alu|Mux31~8_combout  = (!\alu_ctrl~21_combout  & (!\alu_ctrl~19_combout  & (!\alu_ctrl~18_combout  & \alu|Mux30~4_combout )))

	.dataa(\alu_ctrl~21_combout ),
	.datab(\alu_ctrl~19_combout ),
	.datac(\alu_ctrl~18_combout ),
	.datad(\alu|Mux30~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux31~8 .lut_mask = 16'h0100;
defparam \alu|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N4
cycloneive_lcell_comb \reg_data_in_prot~2 (
// Equation(s):
// \reg_data_in_prot~2_combout  = (\alu_ctrl~22_combout  & (!\alu_ctrl~20_combout  & \alu_ctrl~19_combout ))

	.dataa(\alu_ctrl~22_combout ),
	.datab(\alu_ctrl~20_combout ),
	.datac(gnd),
	.datad(\alu_ctrl~19_combout ),
	.cin(gnd),
	.combout(\reg_data_in_prot~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in_prot~2 .lut_mask = 16'h2200;
defparam \reg_data_in_prot~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N15
dffeas \main_reg|regFile[19][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~989_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[19][1] .is_wysiwyg = "true";
defparam \main_reg|regFile[19][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N5
dffeas \main_reg|regFile[27][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~989_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[27][1] .is_wysiwyg = "true";
defparam \main_reg|regFile[27][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N4
cycloneive_lcell_comb \main_reg|regFile~986 (
// Equation(s):
// \main_reg|regFile~986_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[27][1]~q ))) # (!\reg_store_addr[3]~1_combout  & 
// (\main_reg|regFile[19][1]~q ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[19][1]~q ),
	.datac(\main_reg|regFile[27][1]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~986_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~986 .lut_mask = 16'hFA44;
defparam \main_reg|regFile~986 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N9
dffeas \main_reg|regFile[31][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~989_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[31][1] .is_wysiwyg = "true";
defparam \main_reg|regFile[31][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N31
dffeas \main_reg|regFile[23][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~989_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[23][1] .is_wysiwyg = "true";
defparam \main_reg|regFile[23][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N30
cycloneive_lcell_comb \main_reg|regFile~987 (
// Equation(s):
// \main_reg|regFile~987_combout  = (\main_reg|regFile~986_combout  & ((\main_reg|regFile[31][1]~q ) # ((!\reg_store_addr[2]~2_combout )))) # (!\main_reg|regFile~986_combout  & (((\main_reg|regFile[23][1]~q  & \reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile~986_combout ),
	.datab(\main_reg|regFile[31][1]~q ),
	.datac(\main_reg|regFile[23][1]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~987_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~987 .lut_mask = 16'hD8AA;
defparam \main_reg|regFile~987 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N0
cycloneive_lcell_comb \main_reg|regFile[29][1]~feeder (
// Equation(s):
// \main_reg|regFile[29][1]~feeder_combout  = \main_reg|regFile~989_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~989_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[29][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[29][1]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[29][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N1
dffeas \main_reg|regFile[29][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[29][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[29][1] .is_wysiwyg = "true";
defparam \main_reg|regFile[29][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y42_N29
dffeas \main_reg|regFile[21][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~989_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[21][1] .is_wysiwyg = "true";
defparam \main_reg|regFile[21][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N28
cycloneive_lcell_comb \main_reg|regFile[25][1]~feeder (
// Equation(s):
// \main_reg|regFile[25][1]~feeder_combout  = \main_reg|regFile~989_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~989_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[25][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[25][1]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[25][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N29
dffeas \main_reg|regFile[25][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[25][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[25][1] .is_wysiwyg = "true";
defparam \main_reg|regFile[25][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y42_N31
dffeas \main_reg|regFile[17][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~989_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[17][1] .is_wysiwyg = "true";
defparam \main_reg|regFile[17][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N2
cycloneive_lcell_comb \main_reg|regFile~979 (
// Equation(s):
// \main_reg|regFile~979_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & (\main_reg|regFile[25][1]~q )) # (!\reg_store_addr[3]~1_combout  & 
// ((\main_reg|regFile[17][1]~q )))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[25][1]~q ),
	.datac(\main_reg|regFile[17][1]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~979_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~979 .lut_mask = 16'hEE50;
defparam \main_reg|regFile~979 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N30
cycloneive_lcell_comb \main_reg|regFile~980 (
// Equation(s):
// \main_reg|regFile~980_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~979_combout  & (\main_reg|regFile[29][1]~q )) # (!\main_reg|regFile~979_combout  & ((\main_reg|regFile[21][1]~q ))))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~979_combout ))))

	.dataa(\main_reg|regFile[29][1]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[21][1]~q ),
	.datad(\main_reg|regFile~979_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~980_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~980 .lut_mask = 16'hBBC0;
defparam \main_reg|regFile~980 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N31
dffeas \main_reg|regFile[22][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~989_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[22][1] .is_wysiwyg = "true";
defparam \main_reg|regFile[22][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N11
dffeas \main_reg|regFile[18][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~989_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[18][1] .is_wysiwyg = "true";
defparam \main_reg|regFile[18][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N10
cycloneive_lcell_comb \main_reg|regFile~981 (
// Equation(s):
// \main_reg|regFile~981_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile[22][1]~q ) # ((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & (((\main_reg|regFile[18][1]~q  & !\reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile[22][1]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[18][1]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~981_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~981 .lut_mask = 16'hCCB8;
defparam \main_reg|regFile~981 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N1
dffeas \main_reg|regFile[26][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~989_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[26][1] .is_wysiwyg = "true";
defparam \main_reg|regFile[26][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N16
cycloneive_lcell_comb \main_reg|regFile~982 (
// Equation(s):
// \main_reg|regFile~982_combout  = (\main_reg|regFile~981_combout  & (((\main_reg|regFile[30][1]~q ) # (!\reg_store_addr[3]~1_combout )))) # (!\main_reg|regFile~981_combout  & (\main_reg|regFile[26][1]~q  & ((\reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile~981_combout ),
	.datab(\main_reg|regFile[26][1]~q ),
	.datac(\main_reg|regFile[30][1]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~982_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~982 .lut_mask = 16'hE4AA;
defparam \main_reg|regFile~982 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N19
dffeas \main_reg|regFile[28][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~989_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[28][1] .is_wysiwyg = "true";
defparam \main_reg|regFile[28][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N23
dffeas \main_reg|regFile[24][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~989_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[24][1] .is_wysiwyg = "true";
defparam \main_reg|regFile[24][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N18
cycloneive_lcell_comb \main_reg|regFile[16][1]~feeder (
// Equation(s):
// \main_reg|regFile[16][1]~feeder_combout  = \main_reg|regFile~989_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~989_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[16][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[16][1]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[16][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N19
dffeas \main_reg|regFile[16][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[16][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[16][1] .is_wysiwyg = "true";
defparam \main_reg|regFile[16][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N9
dffeas \main_reg|regFile[20][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~989_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[20][1] .is_wysiwyg = "true";
defparam \main_reg|regFile[20][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N8
cycloneive_lcell_comb \main_reg|regFile~983 (
// Equation(s):
// \main_reg|regFile~983_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & ((\main_reg|regFile[20][1]~q ))) # (!\reg_store_addr[2]~2_combout  & 
// (\main_reg|regFile[16][1]~q ))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|regFile[16][1]~q ),
	.datac(\main_reg|regFile[20][1]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~983_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~983 .lut_mask = 16'hFA44;
defparam \main_reg|regFile~983 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N0
cycloneive_lcell_comb \main_reg|regFile~984 (
// Equation(s):
// \main_reg|regFile~984_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~983_combout  & (\main_reg|regFile[28][1]~q )) # (!\main_reg|regFile~983_combout  & ((\main_reg|regFile[24][1]~q ))))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~983_combout ))))

	.dataa(\main_reg|regFile[28][1]~q ),
	.datab(\main_reg|regFile[24][1]~q ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\main_reg|regFile~983_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~984_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~984 .lut_mask = 16'hAFC0;
defparam \main_reg|regFile~984 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N22
cycloneive_lcell_comb \main_reg|regFile~985 (
// Equation(s):
// \main_reg|regFile~985_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~982_combout ) # ((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (((!\reg_store_addr[0]~5_combout  & \main_reg|regFile~984_combout ))))

	.dataa(\main_reg|regFile~982_combout ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\reg_store_addr[0]~5_combout ),
	.datad(\main_reg|regFile~984_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~985_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~985 .lut_mask = 16'hCBC8;
defparam \main_reg|regFile~985 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N30
cycloneive_lcell_comb \main_reg|regFile~988 (
// Equation(s):
// \main_reg|regFile~988_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~985_combout  & (\main_reg|regFile~987_combout )) # (!\main_reg|regFile~985_combout  & ((\main_reg|regFile~980_combout ))))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~985_combout ))))

	.dataa(\main_reg|regFile~987_combout ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile~980_combout ),
	.datad(\main_reg|regFile~985_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~988_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~988 .lut_mask = 16'hBBC0;
defparam \main_reg|regFile~988 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N26
cycloneive_lcell_comb \main_reg|rf_out2~637 (
// Equation(s):
// \main_reg|rf_out2~637_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|regFile[23][1]~q ) # ((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (((\main_reg|regFile[19][1]~q  & !\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[23][1]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[19][1]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~637_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~637 .lut_mask = 16'hCCB8;
defparam \main_reg|rf_out2~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N22
cycloneive_lcell_comb \main_reg|rf_out2~638 (
// Equation(s):
// \main_reg|rf_out2~638_combout  = (\main_reg|rf_out2~637_combout  & (((\main_reg|regFile[31][1]~q ) # (!\reg_read_addr2[3]~9_combout )))) # (!\main_reg|rf_out2~637_combout  & (\main_reg|regFile[27][1]~q  & ((\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|rf_out2~637_combout ),
	.datab(\main_reg|regFile[27][1]~q ),
	.datac(\main_reg|regFile[31][1]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~638_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~638 .lut_mask = 16'hE4AA;
defparam \main_reg|rf_out2~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N4
cycloneive_lcell_comb \main_reg|rf_out2~630 (
// Equation(s):
// \main_reg|rf_out2~630_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|regFile[26][1]~q ) # ((\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & (((!\reg_read_addr2[2]~10_combout  & \main_reg|regFile[18][1]~q ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|regFile[26][1]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|regFile[18][1]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~630_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~630 .lut_mask = 16'hADA8;
defparam \main_reg|rf_out2~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N16
cycloneive_lcell_comb \main_reg|rf_out2~631 (
// Equation(s):
// \main_reg|rf_out2~631_combout  = (\main_reg|rf_out2~630_combout  & (((\main_reg|regFile[30][1]~q ) # (!\reg_read_addr2[2]~10_combout )))) # (!\main_reg|rf_out2~630_combout  & (\main_reg|regFile[22][1]~q  & ((\reg_read_addr2[2]~10_combout ))))

	.dataa(\main_reg|regFile[22][1]~q ),
	.datab(\main_reg|rf_out2~630_combout ),
	.datac(\main_reg|regFile[30][1]~q ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~631_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~631 .lut_mask = 16'hE2CC;
defparam \main_reg|rf_out2~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N28
cycloneive_lcell_comb \main_reg|rf_out2~632 (
// Equation(s):
// \main_reg|rf_out2~632_combout  = (\reg_read_addr2[2]~10_combout  & (((\main_reg|regFile[21][1]~q ) # (\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (\main_reg|regFile[17][1]~q  & ((!\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[17][1]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[21][1]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~632_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~632 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out2~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N20
cycloneive_lcell_comb \main_reg|rf_out2~633 (
// Equation(s):
// \main_reg|rf_out2~633_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~632_combout  & (\main_reg|regFile[29][1]~q )) # (!\main_reg|rf_out2~632_combout  & ((\main_reg|regFile[25][1]~q ))))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~632_combout ))))

	.dataa(\main_reg|regFile[29][1]~q ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|regFile[25][1]~q ),
	.datad(\main_reg|rf_out2~632_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~633_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~633 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out2~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N22
cycloneive_lcell_comb \main_reg|rf_out2~634 (
// Equation(s):
// \main_reg|rf_out2~634_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & ((\main_reg|regFile[24][1]~q ))) # (!\reg_read_addr2[3]~9_combout  & 
// (\main_reg|regFile[16][1]~q ))))

	.dataa(\main_reg|regFile[16][1]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[24][1]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~634_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~634 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out2~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N4
cycloneive_lcell_comb \main_reg|rf_out2~635 (
// Equation(s):
// \main_reg|rf_out2~635_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~634_combout  & ((\main_reg|regFile[28][1]~q ))) # (!\main_reg|rf_out2~634_combout  & (\main_reg|regFile[20][1]~q )))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~634_combout ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|regFile[20][1]~q ),
	.datac(\main_reg|regFile[28][1]~q ),
	.datad(\main_reg|rf_out2~634_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~635_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~635 .lut_mask = 16'hF588;
defparam \main_reg|rf_out2~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N2
cycloneive_lcell_comb \main_reg|rf_out2~636 (
// Equation(s):
// \main_reg|rf_out2~636_combout  = (\reg_read_addr2[1]~11_combout  & (\reg_read_addr2[0]~12_combout )) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & (\main_reg|rf_out2~633_combout )) # (!\reg_read_addr2[0]~12_combout  & 
// ((\main_reg|rf_out2~635_combout )))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\main_reg|rf_out2~633_combout ),
	.datad(\main_reg|rf_out2~635_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~636_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~636 .lut_mask = 16'hD9C8;
defparam \main_reg|rf_out2~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N20
cycloneive_lcell_comb \main_reg|rf_out2~639 (
// Equation(s):
// \main_reg|rf_out2~639_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~636_combout  & (\main_reg|rf_out2~638_combout )) # (!\main_reg|rf_out2~636_combout  & ((\main_reg|rf_out2~631_combout ))))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~636_combout ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|rf_out2~638_combout ),
	.datac(\main_reg|rf_out2~631_combout ),
	.datad(\main_reg|rf_out2~636_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~639_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~639 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N31
dffeas \main_reg|regFile[7][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~989_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[7][1] .is_wysiwyg = "true";
defparam \main_reg|regFile[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N4
cycloneive_lcell_comb \main_reg|regFile[5][1]~feeder (
// Equation(s):
// \main_reg|regFile[5][1]~feeder_combout  = \main_reg|regFile~989_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~989_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[5][1]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N5
dffeas \main_reg|regFile[5][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[5][1] .is_wysiwyg = "true";
defparam \main_reg|regFile[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y40_N13
dffeas \main_reg|regFile[4][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~989_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[4][1] .is_wysiwyg = "true";
defparam \main_reg|regFile[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y43_N19
dffeas \main_reg|regFile[6][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~989_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[6][1] .is_wysiwyg = "true";
defparam \main_reg|regFile[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N0
cycloneive_lcell_comb \main_reg|rf_out2~642 (
// Equation(s):
// \main_reg|rf_out2~642_combout  = (\reg_read_addr2[0]~12_combout  & (((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[6][1]~q ))) # (!\reg_read_addr2[1]~11_combout  & 
// (\main_reg|regFile[4][1]~q ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|regFile[4][1]~q ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\main_reg|regFile[6][1]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~642_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~642 .lut_mask = 16'hF4A4;
defparam \main_reg|rf_out2~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N14
cycloneive_lcell_comb \main_reg|rf_out2~643 (
// Equation(s):
// \main_reg|rf_out2~643_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~642_combout  & (\main_reg|regFile[7][1]~q )) # (!\main_reg|rf_out2~642_combout  & ((\main_reg|regFile[5][1]~q ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~642_combout ))))

	.dataa(\main_reg|regFile[7][1]~q ),
	.datab(\main_reg|regFile[5][1]~q ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\main_reg|rf_out2~642_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~643_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~643 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out2~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N25
dffeas \main_reg|regFile[3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~989_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[3][1] .is_wysiwyg = "true";
defparam \main_reg|regFile[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N9
dffeas \main_reg|regFile[2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~989_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[2][1] .is_wysiwyg = "true";
defparam \main_reg|regFile[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N3
dffeas \main_reg|regFile[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~989_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[1][1] .is_wysiwyg = "true";
defparam \main_reg|regFile[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N12
cycloneive_lcell_comb \main_reg|regFile[0][1]~feeder (
// Equation(s):
// \main_reg|regFile[0][1]~feeder_combout  = \main_reg|regFile~989_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~989_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[0][1]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N13
dffeas \main_reg|regFile[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[0][1] .is_wysiwyg = "true";
defparam \main_reg|regFile[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N28
cycloneive_lcell_comb \main_reg|rf_out2~644 (
// Equation(s):
// \main_reg|rf_out2~644_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|regFile[1][1]~q ) # ((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & (((!\reg_read_addr2[1]~11_combout  & \main_reg|regFile[0][1]~q ))))

	.dataa(\main_reg|regFile[1][1]~q ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\main_reg|regFile[0][1]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~644_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~644 .lut_mask = 16'hCBC8;
defparam \main_reg|rf_out2~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N14
cycloneive_lcell_comb \main_reg|rf_out2~645 (
// Equation(s):
// \main_reg|rf_out2~645_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~644_combout  & (\main_reg|regFile[3][1]~q )) # (!\main_reg|rf_out2~644_combout  & ((\main_reg|regFile[2][1]~q ))))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~644_combout ))))

	.dataa(\main_reg|regFile[3][1]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[2][1]~q ),
	.datad(\main_reg|rf_out2~644_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~645_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~645 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out2~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N12
cycloneive_lcell_comb \main_reg|rf_out2~646 (
// Equation(s):
// \main_reg|rf_out2~646_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~643_combout ) # ((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (((\main_reg|rf_out2~645_combout  & !\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|rf_out2~643_combout ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|rf_out2~645_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~646_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~646 .lut_mask = 16'hCCB8;
defparam \main_reg|rf_out2~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N31
dffeas \main_reg|regFile[11][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~989_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[11][1] .is_wysiwyg = "true";
defparam \main_reg|regFile[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N3
dffeas \main_reg|regFile[10][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~989_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[10][1] .is_wysiwyg = "true";
defparam \main_reg|regFile[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N5
dffeas \main_reg|regFile[8][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~989_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[8][1] .is_wysiwyg = "true";
defparam \main_reg|regFile[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N15
dffeas \main_reg|regFile[9][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~989_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[9][1] .is_wysiwyg = "true";
defparam \main_reg|regFile[9][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N14
cycloneive_lcell_comb \main_reg|rf_out2~640 (
// Equation(s):
// \main_reg|rf_out2~640_combout  = (\reg_read_addr2[0]~12_combout  & (((\main_reg|regFile[9][1]~q ) # (\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & (\main_reg|regFile[8][1]~q  & ((!\reg_read_addr2[1]~11_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|regFile[8][1]~q ),
	.datac(\main_reg|regFile[9][1]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~640_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~640 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out2~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N2
cycloneive_lcell_comb \main_reg|rf_out2~641 (
// Equation(s):
// \main_reg|rf_out2~641_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~640_combout  & (\main_reg|regFile[11][1]~q )) # (!\main_reg|rf_out2~640_combout  & ((\main_reg|regFile[10][1]~q ))))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~640_combout ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|regFile[11][1]~q ),
	.datac(\main_reg|regFile[10][1]~q ),
	.datad(\main_reg|rf_out2~640_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~641_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~641 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N21
dffeas \main_reg|regFile[15][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile~989_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[15][1] .is_wysiwyg = "true";
defparam \main_reg|regFile[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N25
dffeas \main_reg|regFile[13][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~989_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[13][1] .is_wysiwyg = "true";
defparam \main_reg|regFile[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N30
cycloneive_lcell_comb \main_reg|regFile[14][1]~feeder (
// Equation(s):
// \main_reg|regFile[14][1]~feeder_combout  = \main_reg|regFile~989_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~989_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[14][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[14][1]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[14][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N31
dffeas \main_reg|regFile[14][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[14][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[14][1] .is_wysiwyg = "true";
defparam \main_reg|regFile[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N19
dffeas \main_reg|regFile[12][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~989_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[12][1] .is_wysiwyg = "true";
defparam \main_reg|regFile[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N10
cycloneive_lcell_comb \main_reg|rf_out2~647 (
// Equation(s):
// \main_reg|rf_out2~647_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[14][1]~q ) # ((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & (((\main_reg|regFile[12][1]~q  & !\reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[14][1]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[12][1]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~647_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~647 .lut_mask = 16'hCCB8;
defparam \main_reg|rf_out2~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N20
cycloneive_lcell_comb \main_reg|rf_out2~648 (
// Equation(s):
// \main_reg|rf_out2~648_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~647_combout  & (\main_reg|regFile[15][1]~q )) # (!\main_reg|rf_out2~647_combout  & ((\main_reg|regFile[13][1]~q ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~647_combout ))))

	.dataa(\main_reg|regFile[15][1]~q ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\main_reg|regFile[13][1]~q ),
	.datad(\main_reg|rf_out2~647_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~648_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~648 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out2~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N6
cycloneive_lcell_comb \main_reg|rf_out2~649 (
// Equation(s):
// \main_reg|rf_out2~649_combout  = (\main_reg|rf_out2~646_combout  & (((\main_reg|rf_out2~648_combout )) # (!\reg_read_addr2[3]~9_combout ))) # (!\main_reg|rf_out2~646_combout  & (\reg_read_addr2[3]~9_combout  & (\main_reg|rf_out2~641_combout )))

	.dataa(\main_reg|rf_out2~646_combout ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|rf_out2~641_combout ),
	.datad(\main_reg|rf_out2~648_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~649_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~649 .lut_mask = 16'hEA62;
defparam \main_reg|rf_out2~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N12
cycloneive_lcell_comb \main_reg|rf_out2~650 (
// Equation(s):
// \main_reg|rf_out2~650_combout  = (\reg_read_addr2[4]~13_combout  & (\main_reg|rf_out2~639_combout )) # (!\reg_read_addr2[4]~13_combout  & ((\main_reg|rf_out2~649_combout )))

	.dataa(\reg_read_addr2[4]~13_combout ),
	.datab(gnd),
	.datac(\main_reg|rf_out2~639_combout ),
	.datad(\main_reg|rf_out2~649_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~650_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~650 .lut_mask = 16'hF5A0;
defparam \main_reg|rf_out2~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N13
dffeas \main_reg|rf_out2[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out2~650_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out2[1] .is_wysiwyg = "true";
defparam \main_reg|rf_out2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N12
cycloneive_lcell_comb \main_reg|regFile~967 (
// Equation(s):
// \main_reg|regFile~967_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & (\main_reg|regFile[5][1]~q )) # (!\reg_store_addr[0]~5_combout  & 
// ((\main_reg|regFile[4][1]~q )))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[5][1]~q ),
	.datac(\main_reg|regFile[4][1]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~967_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~967 .lut_mask = 16'hEE50;
defparam \main_reg|regFile~967 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N30
cycloneive_lcell_comb \main_reg|regFile~968 (
// Equation(s):
// \main_reg|regFile~968_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~967_combout  & ((\main_reg|regFile[7][1]~q ))) # (!\main_reg|regFile~967_combout  & (\main_reg|regFile[6][1]~q )))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~967_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[6][1]~q ),
	.datac(\main_reg|regFile[7][1]~q ),
	.datad(\main_reg|regFile~967_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~968_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~968 .lut_mask = 16'hF588;
defparam \main_reg|regFile~968 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N2
cycloneive_lcell_comb \main_reg|regFile~974 (
// Equation(s):
// \main_reg|regFile~974_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & (\main_reg|regFile[13][1]~q )) # (!\reg_store_addr[0]~5_combout  & 
// ((\main_reg|regFile[12][1]~q )))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[13][1]~q ),
	.datac(\main_reg|regFile[12][1]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~974_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~974 .lut_mask = 16'hEE50;
defparam \main_reg|regFile~974 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N24
cycloneive_lcell_comb \main_reg|regFile~975 (
// Equation(s):
// \main_reg|regFile~975_combout  = (\main_reg|regFile~974_combout  & ((\main_reg|regFile[15][1]~q ) # ((!\reg_store_addr[1]~4_combout )))) # (!\main_reg|regFile~974_combout  & (((\main_reg|regFile[14][1]~q  & \reg_store_addr[1]~4_combout ))))

	.dataa(\main_reg|regFile[15][1]~q ),
	.datab(\main_reg|regFile~974_combout ),
	.datac(\main_reg|regFile[14][1]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~975_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~975 .lut_mask = 16'hB8CC;
defparam \main_reg|regFile~975 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N24
cycloneive_lcell_comb \main_reg|regFile~971 (
// Equation(s):
// \main_reg|regFile~971_combout  = (\reg_store_addr[0]~5_combout  & (((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout  & ((\main_reg|regFile[2][1]~q ))) # (!\reg_store_addr[1]~4_combout  & 
// (\main_reg|regFile[0][1]~q ))))

	.dataa(\main_reg|regFile[0][1]~q ),
	.datab(\main_reg|regFile[2][1]~q ),
	.datac(\reg_store_addr[0]~5_combout ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~971_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~971 .lut_mask = 16'hFC0A;
defparam \main_reg|regFile~971 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N24
cycloneive_lcell_comb \main_reg|regFile~972 (
// Equation(s):
// \main_reg|regFile~972_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~971_combout  & ((\main_reg|regFile[3][1]~q ))) # (!\main_reg|regFile~971_combout  & (\main_reg|regFile[1][1]~q )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~971_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[1][1]~q ),
	.datac(\main_reg|regFile[3][1]~q ),
	.datad(\main_reg|regFile~971_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~972_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~972 .lut_mask = 16'hF588;
defparam \main_reg|regFile~972 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N4
cycloneive_lcell_comb \main_reg|regFile~969 (
// Equation(s):
// \main_reg|regFile~969_combout  = (\reg_store_addr[0]~5_combout  & (((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout  & (\main_reg|regFile[10][1]~q )) # (!\reg_store_addr[1]~4_combout  & 
// ((\main_reg|regFile[8][1]~q )))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[10][1]~q ),
	.datac(\main_reg|regFile[8][1]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~969_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~969 .lut_mask = 16'hEE50;
defparam \main_reg|regFile~969 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N30
cycloneive_lcell_comb \main_reg|regFile~970 (
// Equation(s):
// \main_reg|regFile~970_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~969_combout  & (\main_reg|regFile[11][1]~q )) # (!\main_reg|regFile~969_combout  & ((\main_reg|regFile[9][1]~q ))))) # (!\reg_store_addr[0]~5_combout  & 
// (\main_reg|regFile~969_combout ))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile~969_combout ),
	.datac(\main_reg|regFile[11][1]~q ),
	.datad(\main_reg|regFile[9][1]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~970_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~970 .lut_mask = 16'hE6C4;
defparam \main_reg|regFile~970 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N24
cycloneive_lcell_comb \main_reg|regFile~973 (
// Equation(s):
// \main_reg|regFile~973_combout  = (\reg_store_addr[2]~2_combout  & (\reg_store_addr[3]~1_combout )) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~970_combout ))) # (!\reg_store_addr[3]~1_combout  & 
// (\main_reg|regFile~972_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile~972_combout ),
	.datad(\main_reg|regFile~970_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~973_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~973 .lut_mask = 16'hDC98;
defparam \main_reg|regFile~973 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N22
cycloneive_lcell_comb \main_reg|regFile~976 (
// Equation(s):
// \main_reg|regFile~976_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~973_combout  & ((\main_reg|regFile~975_combout ))) # (!\main_reg|regFile~973_combout  & (\main_reg|regFile~968_combout )))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~973_combout ))))

	.dataa(\main_reg|regFile~968_combout ),
	.datab(\main_reg|regFile~975_combout ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\main_reg|regFile~973_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~976_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~976 .lut_mask = 16'hCFA0;
defparam \main_reg|regFile~976 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
cycloneive_lcell_comb \main_reg|regFile~977 (
// Equation(s):
// \main_reg|regFile~977_combout  = (\main_reg|regFile~82_combout  & ((\main_reg|regFile~83_combout  & (\main_reg|rf_out1 [1])) # (!\main_reg|regFile~83_combout  & ((\main_reg|regFile~976_combout ))))) # (!\main_reg|regFile~82_combout  & 
// (((!\main_reg|regFile~83_combout ))))

	.dataa(\main_reg|regFile~82_combout ),
	.datab(\main_reg|rf_out1 [1]),
	.datac(\main_reg|regFile~976_combout ),
	.datad(\main_reg|regFile~83_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~977_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~977 .lut_mask = 16'h88F5;
defparam \main_reg|regFile~977 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N14
cycloneive_lcell_comb \main_reg|regFile[17][2]~feeder (
// Equation(s):
// \main_reg|regFile[17][2]~feeder_combout  = \main_reg|regFile~966_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~966_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[17][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[17][2]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[17][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N15
dffeas \main_reg|regFile[17][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[17][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[17][2] .is_wysiwyg = "true";
defparam \main_reg|regFile[17][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N5
dffeas \main_reg|regFile[21][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~966_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[21][2] .is_wysiwyg = "true";
defparam \main_reg|regFile[21][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N22
cycloneive_lcell_comb \main_reg|regFile~946 (
// Equation(s):
// \main_reg|regFile~946_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & ((\main_reg|regFile[21][2]~q ))) # (!\reg_store_addr[2]~2_combout  & 
// (\main_reg|regFile[17][2]~q ))))

	.dataa(\main_reg|regFile[17][2]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[21][2]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~946_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~946 .lut_mask = 16'hFC22;
defparam \main_reg|regFile~946 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N12
cycloneive_lcell_comb \main_reg|regFile[25][2]~feeder (
// Equation(s):
// \main_reg|regFile[25][2]~feeder_combout  = \main_reg|regFile~966_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~966_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[25][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[25][2]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[25][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N13
dffeas \main_reg|regFile[25][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[25][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[25][2] .is_wysiwyg = "true";
defparam \main_reg|regFile[25][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N13
dffeas \main_reg|regFile[29][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~966_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[29][2] .is_wysiwyg = "true";
defparam \main_reg|regFile[29][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N12
cycloneive_lcell_comb \main_reg|regFile~947 (
// Equation(s):
// \main_reg|regFile~947_combout  = (\main_reg|regFile~946_combout  & (((\main_reg|regFile[29][2]~q ) # (!\reg_store_addr[3]~1_combout )))) # (!\main_reg|regFile~946_combout  & (\main_reg|regFile[25][2]~q  & ((\reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile~946_combout ),
	.datab(\main_reg|regFile[25][2]~q ),
	.datac(\main_reg|regFile[29][2]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~947_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~947 .lut_mask = 16'hE4AA;
defparam \main_reg|regFile~947 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N11
dffeas \main_reg|regFile[20][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~966_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[20][2] .is_wysiwyg = "true";
defparam \main_reg|regFile[20][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N3
dffeas \main_reg|regFile[28][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~966_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[28][2] .is_wysiwyg = "true";
defparam \main_reg|regFile[28][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N1
dffeas \main_reg|regFile[24][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~966_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[24][2] .is_wysiwyg = "true";
defparam \main_reg|regFile[24][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N13
dffeas \main_reg|regFile[16][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~966_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[16][2] .is_wysiwyg = "true";
defparam \main_reg|regFile[16][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N12
cycloneive_lcell_comb \main_reg|regFile~948 (
// Equation(s):
// \main_reg|regFile~948_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & (\main_reg|regFile[24][2]~q )) # (!\reg_store_addr[3]~1_combout  & 
// ((\main_reg|regFile[16][2]~q )))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[24][2]~q ),
	.datac(\main_reg|regFile[16][2]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~948_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~948 .lut_mask = 16'hEE50;
defparam \main_reg|regFile~948 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N2
cycloneive_lcell_comb \main_reg|regFile~949 (
// Equation(s):
// \main_reg|regFile~949_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~948_combout  & ((\main_reg|regFile[28][2]~q ))) # (!\main_reg|regFile~948_combout  & (\main_reg|regFile[20][2]~q )))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~948_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[20][2]~q ),
	.datac(\main_reg|regFile[28][2]~q ),
	.datad(\main_reg|regFile~948_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~949_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~949 .lut_mask = 16'hF588;
defparam \main_reg|regFile~949 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N4
cycloneive_lcell_comb \main_reg|regFile~950 (
// Equation(s):
// \main_reg|regFile~950_combout  = (\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout ) # ((\main_reg|regFile~947_combout )))) # (!\reg_store_addr[0]~5_combout  & (!\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~949_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile~947_combout ),
	.datad(\main_reg|regFile~949_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~950_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~950 .lut_mask = 16'hB9A8;
defparam \main_reg|regFile~950 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N11
dffeas \main_reg|regFile[22][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~966_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[22][2] .is_wysiwyg = "true";
defparam \main_reg|regFile[22][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y42_N29
dffeas \main_reg|regFile[30][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~966_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[30][2] .is_wysiwyg = "true";
defparam \main_reg|regFile[30][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N15
dffeas \main_reg|regFile[18][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~966_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[18][2] .is_wysiwyg = "true";
defparam \main_reg|regFile[18][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N25
dffeas \main_reg|regFile[26][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~966_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[26][2] .is_wysiwyg = "true";
defparam \main_reg|regFile[26][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N24
cycloneive_lcell_comb \main_reg|regFile~944 (
// Equation(s):
// \main_reg|regFile~944_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[26][2]~q ))) # (!\reg_store_addr[3]~1_combout  & 
// (\main_reg|regFile[18][2]~q ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[18][2]~q ),
	.datac(\main_reg|regFile[26][2]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~944_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~944 .lut_mask = 16'hFA44;
defparam \main_reg|regFile~944 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N18
cycloneive_lcell_comb \main_reg|regFile~945 (
// Equation(s):
// \main_reg|regFile~945_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~944_combout  & ((\main_reg|regFile[30][2]~q ))) # (!\main_reg|regFile~944_combout  & (\main_reg|regFile[22][2]~q )))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~944_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[22][2]~q ),
	.datac(\main_reg|regFile[30][2]~q ),
	.datad(\main_reg|regFile~944_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~945_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~945 .lut_mask = 16'hF588;
defparam \main_reg|regFile~945 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N7
dffeas \main_reg|regFile[27][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~966_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[27][2] .is_wysiwyg = "true";
defparam \main_reg|regFile[27][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N3
dffeas \main_reg|regFile[31][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~966_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[31][2] .is_wysiwyg = "true";
defparam \main_reg|regFile[31][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y42_N13
dffeas \main_reg|regFile[23][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~966_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[23][2] .is_wysiwyg = "true";
defparam \main_reg|regFile[23][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N29
dffeas \main_reg|regFile[19][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~966_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[19][2] .is_wysiwyg = "true";
defparam \main_reg|regFile[19][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N28
cycloneive_lcell_comb \main_reg|regFile~951 (
// Equation(s):
// \main_reg|regFile~951_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile[23][2]~q ) # ((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & (((\main_reg|regFile[19][2]~q  & !\reg_store_addr[3]~1_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[23][2]~q ),
	.datac(\main_reg|regFile[19][2]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~951_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~951 .lut_mask = 16'hAAD8;
defparam \main_reg|regFile~951 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N2
cycloneive_lcell_comb \main_reg|regFile~952 (
// Equation(s):
// \main_reg|regFile~952_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~951_combout  & ((\main_reg|regFile[31][2]~q ))) # (!\main_reg|regFile~951_combout  & (\main_reg|regFile[27][2]~q )))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~951_combout ))))

	.dataa(\main_reg|regFile[27][2]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[31][2]~q ),
	.datad(\main_reg|regFile~951_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~952_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~952 .lut_mask = 16'hF388;
defparam \main_reg|regFile~952 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N10
cycloneive_lcell_comb \main_reg|regFile~953 (
// Equation(s):
// \main_reg|regFile~953_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~950_combout  & ((\main_reg|regFile~952_combout ))) # (!\main_reg|regFile~950_combout  & (\main_reg|regFile~945_combout )))) # (!\reg_store_addr[1]~4_combout  & 
// (\main_reg|regFile~950_combout ))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile~950_combout ),
	.datac(\main_reg|regFile~945_combout ),
	.datad(\main_reg|regFile~952_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~953_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~953 .lut_mask = 16'hEC64;
defparam \main_reg|regFile~953 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N8
cycloneive_lcell_comb \main_reg|rf_out2~613 (
// Equation(s):
// \main_reg|rf_out2~613_combout  = (\reg_read_addr2[2]~10_combout  & (((\main_reg|regFile[20][2]~q ) # (\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (\main_reg|regFile[16][2]~q  & ((!\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[16][2]~q ),
	.datab(\main_reg|regFile[20][2]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~613_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~613 .lut_mask = 16'hF0CA;
defparam \main_reg|rf_out2~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N30
cycloneive_lcell_comb \main_reg|rf_out2~614 (
// Equation(s):
// \main_reg|rf_out2~614_combout  = (\main_reg|rf_out2~613_combout  & ((\main_reg|regFile[28][2]~q ) # ((!\reg_read_addr2[3]~9_combout )))) # (!\main_reg|rf_out2~613_combout  & (((\main_reg|regFile[24][2]~q  & \reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[28][2]~q ),
	.datab(\main_reg|regFile[24][2]~q ),
	.datac(\main_reg|rf_out2~613_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~614_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~614 .lut_mask = 16'hACF0;
defparam \main_reg|rf_out2~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N10
cycloneive_lcell_comb \main_reg|rf_out2~611 (
// Equation(s):
// \main_reg|rf_out2~611_combout  = (\reg_read_addr2[2]~10_combout  & (((\main_reg|regFile[22][2]~q ) # (\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (\main_reg|regFile[18][2]~q  & ((!\reg_read_addr2[3]~9_combout ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|regFile[18][2]~q ),
	.datac(\main_reg|regFile[22][2]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~611_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~611 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out2~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N26
cycloneive_lcell_comb \main_reg|rf_out2~612 (
// Equation(s):
// \main_reg|rf_out2~612_combout  = (\main_reg|rf_out2~611_combout  & ((\main_reg|regFile[30][2]~q ) # ((!\reg_read_addr2[3]~9_combout )))) # (!\main_reg|rf_out2~611_combout  & (((\main_reg|regFile[26][2]~q  & \reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|rf_out2~611_combout ),
	.datab(\main_reg|regFile[30][2]~q ),
	.datac(\main_reg|regFile[26][2]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~612_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~612 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out2~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N8
cycloneive_lcell_comb \main_reg|rf_out2~615 (
// Equation(s):
// \main_reg|rf_out2~615_combout  = (\reg_read_addr2[0]~12_combout  & (((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~612_combout ))) # (!\reg_read_addr2[1]~11_combout  & 
// (\main_reg|rf_out2~614_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|rf_out2~614_combout ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\main_reg|rf_out2~612_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~615_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~615 .lut_mask = 16'hF4A4;
defparam \main_reg|rf_out2~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N18
cycloneive_lcell_comb \main_reg|rf_out2~609 (
// Equation(s):
// \main_reg|rf_out2~609_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & (\main_reg|regFile[25][2]~q )) # (!\reg_read_addr2[3]~9_combout  & 
// ((\main_reg|regFile[17][2]~q )))))

	.dataa(\main_reg|regFile[25][2]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\main_reg|regFile[17][2]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~609_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~609 .lut_mask = 16'hE3E0;
defparam \main_reg|rf_out2~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N28
cycloneive_lcell_comb \main_reg|rf_out2~610 (
// Equation(s):
// \main_reg|rf_out2~610_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~609_combout  & (\main_reg|regFile[29][2]~q )) # (!\main_reg|rf_out2~609_combout  & ((\main_reg|regFile[21][2]~q ))))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~609_combout ))))

	.dataa(\main_reg|regFile[29][2]~q ),
	.datab(\main_reg|regFile[21][2]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|rf_out2~609_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~610_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~610 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out2~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N16
cycloneive_lcell_comb \main_reg|rf_out2~616 (
// Equation(s):
// \main_reg|rf_out2~616_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & (\main_reg|regFile[27][2]~q )) # (!\reg_read_addr2[3]~9_combout  & 
// ((\main_reg|regFile[19][2]~q )))))

	.dataa(\main_reg|regFile[27][2]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\main_reg|regFile[19][2]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~616_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~616 .lut_mask = 16'hE3E0;
defparam \main_reg|rf_out2~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N20
cycloneive_lcell_comb \main_reg|rf_out2~617 (
// Equation(s):
// \main_reg|rf_out2~617_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~616_combout  & (\main_reg|regFile[31][2]~q )) # (!\main_reg|rf_out2~616_combout  & ((\main_reg|regFile[23][2]~q ))))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~616_combout ))))

	.dataa(\main_reg|regFile[31][2]~q ),
	.datab(\main_reg|regFile[23][2]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|rf_out2~616_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~617_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~617 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out2~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N6
cycloneive_lcell_comb \main_reg|rf_out2~618 (
// Equation(s):
// \main_reg|rf_out2~618_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~615_combout  & ((\main_reg|rf_out2~617_combout ))) # (!\main_reg|rf_out2~615_combout  & (\main_reg|rf_out2~610_combout )))) # (!\reg_read_addr2[0]~12_combout  & 
// (\main_reg|rf_out2~615_combout ))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|rf_out2~615_combout ),
	.datac(\main_reg|rf_out2~610_combout ),
	.datad(\main_reg|rf_out2~617_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~618_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~618 .lut_mask = 16'hEC64;
defparam \main_reg|rf_out2~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N19
dffeas \main_reg|regFile[14][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~966_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[14][2] .is_wysiwyg = "true";
defparam \main_reg|regFile[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y41_N19
dffeas \main_reg|regFile[13][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~966_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[13][2] .is_wysiwyg = "true";
defparam \main_reg|regFile[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y41_N17
dffeas \main_reg|regFile[12][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~966_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[12][2] .is_wysiwyg = "true";
defparam \main_reg|regFile[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N26
cycloneive_lcell_comb \main_reg|rf_out2~626 (
// Equation(s):
// \main_reg|rf_out2~626_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|regFile[13][2]~q ) # ((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & (((!\reg_read_addr2[1]~11_combout  & \main_reg|regFile[12][2]~q ))))

	.dataa(\main_reg|regFile[13][2]~q ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\main_reg|regFile[12][2]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~626_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~626 .lut_mask = 16'hCBC8;
defparam \main_reg|rf_out2~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N8
cycloneive_lcell_comb \main_reg|rf_out2~627 (
// Equation(s):
// \main_reg|rf_out2~627_combout  = (\main_reg|rf_out2~626_combout  & (((\main_reg|regFile[15][2]~q ) # (!\reg_read_addr2[1]~11_combout )))) # (!\main_reg|rf_out2~626_combout  & (\main_reg|regFile[14][2]~q  & ((\reg_read_addr2[1]~11_combout ))))

	.dataa(\main_reg|regFile[14][2]~q ),
	.datab(\main_reg|regFile[15][2]~q ),
	.datac(\main_reg|rf_out2~626_combout ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~627_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~627 .lut_mask = 16'hCAF0;
defparam \main_reg|rf_out2~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N26
cycloneive_lcell_comb \main_reg|regFile[7][2]~feeder (
// Equation(s):
// \main_reg|regFile[7][2]~feeder_combout  = \main_reg|regFile~966_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~966_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[7][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[7][2]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[7][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N27
dffeas \main_reg|regFile[7][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[7][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[7][2] .is_wysiwyg = "true";
defparam \main_reg|regFile[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y43_N27
dffeas \main_reg|regFile[6][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~966_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[6][2] .is_wysiwyg = "true";
defparam \main_reg|regFile[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y43_N5
dffeas \main_reg|regFile[4][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~966_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[4][2] .is_wysiwyg = "true";
defparam \main_reg|regFile[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y43_N29
dffeas \main_reg|regFile[5][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~966_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[5][2] .is_wysiwyg = "true";
defparam \main_reg|regFile[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N28
cycloneive_lcell_comb \main_reg|rf_out2~619 (
// Equation(s):
// \main_reg|rf_out2~619_combout  = (\reg_read_addr2[0]~12_combout  & (((\main_reg|regFile[5][2]~q ) # (\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & (\main_reg|regFile[4][2]~q  & ((!\reg_read_addr2[1]~11_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|regFile[4][2]~q ),
	.datac(\main_reg|regFile[5][2]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~619_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~619 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out2~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N26
cycloneive_lcell_comb \main_reg|rf_out2~620 (
// Equation(s):
// \main_reg|rf_out2~620_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~619_combout  & (\main_reg|regFile[7][2]~q )) # (!\main_reg|rf_out2~619_combout  & ((\main_reg|regFile[6][2]~q ))))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~619_combout ))))

	.dataa(\main_reg|regFile[7][2]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[6][2]~q ),
	.datad(\main_reg|rf_out2~619_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~620_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~620 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out2~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N1
dffeas \main_reg|regFile[9][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~966_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[9][2] .is_wysiwyg = "true";
defparam \main_reg|regFile[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N15
dffeas \main_reg|regFile[11][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~966_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[11][2] .is_wysiwyg = "true";
defparam \main_reg|regFile[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N7
dffeas \main_reg|regFile[10][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~966_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[10][2] .is_wysiwyg = "true";
defparam \main_reg|regFile[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N13
dffeas \main_reg|regFile[8][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~966_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[8][2] .is_wysiwyg = "true";
defparam \main_reg|regFile[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N4
cycloneive_lcell_comb \main_reg|rf_out2~621 (
// Equation(s):
// \main_reg|rf_out2~621_combout  = (\reg_read_addr2[0]~12_combout  & (((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[10][2]~q )) # (!\reg_read_addr2[1]~11_combout  & 
// ((\main_reg|regFile[8][2]~q )))))

	.dataa(\main_reg|regFile[10][2]~q ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\main_reg|regFile[8][2]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~621_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~621 .lut_mask = 16'hE3E0;
defparam \main_reg|rf_out2~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N30
cycloneive_lcell_comb \main_reg|rf_out2~622 (
// Equation(s):
// \main_reg|rf_out2~622_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~621_combout  & ((\main_reg|regFile[11][2]~q ))) # (!\main_reg|rf_out2~621_combout  & (\main_reg|regFile[9][2]~q )))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~621_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|regFile[9][2]~q ),
	.datac(\main_reg|regFile[11][2]~q ),
	.datad(\main_reg|rf_out2~621_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~622_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~622 .lut_mask = 16'hF588;
defparam \main_reg|rf_out2~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N30
cycloneive_lcell_comb \main_reg|regFile[1][2]~feeder (
// Equation(s):
// \main_reg|regFile[1][2]~feeder_combout  = \main_reg|regFile~966_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~966_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[1][2]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N31
dffeas \main_reg|regFile[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[1][2] .is_wysiwyg = "true";
defparam \main_reg|regFile[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N5
dffeas \main_reg|regFile[2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~966_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[2][2] .is_wysiwyg = "true";
defparam \main_reg|regFile[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N8
cycloneive_lcell_comb \main_reg|regFile[0][2]~feeder (
// Equation(s):
// \main_reg|regFile[0][2]~feeder_combout  = \main_reg|regFile~966_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~966_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[0][2]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N9
dffeas \main_reg|regFile[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[0][2] .is_wysiwyg = "true";
defparam \main_reg|regFile[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N0
cycloneive_lcell_comb \main_reg|rf_out2~623 (
// Equation(s):
// \main_reg|rf_out2~623_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[2][2]~q ) # ((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & (((\main_reg|regFile[0][2]~q  & !\reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[2][2]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[0][2]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~623_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~623 .lut_mask = 16'hCCB8;
defparam \main_reg|rf_out2~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N2
cycloneive_lcell_comb \main_reg|regFile[3][2]~feeder (
// Equation(s):
// \main_reg|regFile[3][2]~feeder_combout  = \main_reg|regFile~966_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~966_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[3][2]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N3
dffeas \main_reg|regFile[3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[3][2] .is_wysiwyg = "true";
defparam \main_reg|regFile[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N18
cycloneive_lcell_comb \main_reg|rf_out2~624 (
// Equation(s):
// \main_reg|rf_out2~624_combout  = (\main_reg|rf_out2~623_combout  & (((\main_reg|regFile[3][2]~q ) # (!\reg_read_addr2[0]~12_combout )))) # (!\main_reg|rf_out2~623_combout  & (\main_reg|regFile[1][2]~q  & ((\reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[1][2]~q ),
	.datab(\main_reg|rf_out2~623_combout ),
	.datac(\main_reg|regFile[3][2]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~624_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~624 .lut_mask = 16'hE2CC;
defparam \main_reg|rf_out2~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N12
cycloneive_lcell_comb \main_reg|rf_out2~625 (
// Equation(s):
// \main_reg|rf_out2~625_combout  = (\reg_read_addr2[2]~10_combout  & (\reg_read_addr2[3]~9_combout )) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & (\main_reg|rf_out2~622_combout )) # (!\reg_read_addr2[3]~9_combout  & 
// ((\main_reg|rf_out2~624_combout )))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|rf_out2~622_combout ),
	.datad(\main_reg|rf_out2~624_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~625_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~625 .lut_mask = 16'hD9C8;
defparam \main_reg|rf_out2~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N14
cycloneive_lcell_comb \main_reg|rf_out2~628 (
// Equation(s):
// \main_reg|rf_out2~628_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~625_combout  & (\main_reg|rf_out2~627_combout )) # (!\main_reg|rf_out2~625_combout  & ((\main_reg|rf_out2~620_combout ))))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~625_combout ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|rf_out2~627_combout ),
	.datac(\main_reg|rf_out2~620_combout ),
	.datad(\main_reg|rf_out2~625_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~628_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~628 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N20
cycloneive_lcell_comb \main_reg|rf_out2~629 (
// Equation(s):
// \main_reg|rf_out2~629_combout  = (\reg_read_addr2[4]~13_combout  & (\main_reg|rf_out2~618_combout )) # (!\reg_read_addr2[4]~13_combout  & ((\main_reg|rf_out2~628_combout )))

	.dataa(gnd),
	.datab(\reg_read_addr2[4]~13_combout ),
	.datac(\main_reg|rf_out2~618_combout ),
	.datad(\main_reg|rf_out2~628_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~629_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~629 .lut_mask = 16'hF3C0;
defparam \main_reg|rf_out2~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N21
dffeas \main_reg|rf_out2[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out2~629_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out2[2] .is_wysiwyg = "true";
defparam \main_reg|rf_out2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N16
cycloneive_lcell_comb \main_reg|regFile~961 (
// Equation(s):
// \main_reg|regFile~961_combout  = (\reg_store_addr[0]~5_combout  & (((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout  & (\main_reg|regFile[14][2]~q )) # (!\reg_store_addr[1]~4_combout  & 
// ((\main_reg|regFile[12][2]~q )))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[14][2]~q ),
	.datac(\main_reg|regFile[12][2]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~961_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~961 .lut_mask = 16'hEE50;
defparam \main_reg|regFile~961 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N18
cycloneive_lcell_comb \main_reg|regFile~962 (
// Equation(s):
// \main_reg|regFile~962_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~961_combout  & (\main_reg|regFile[15][2]~q )) # (!\main_reg|regFile~961_combout  & ((\main_reg|regFile[13][2]~q ))))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~961_combout ))))

	.dataa(\main_reg|regFile[15][2]~q ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile[13][2]~q ),
	.datad(\main_reg|regFile~961_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~962_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~962 .lut_mask = 16'hBBC0;
defparam \main_reg|regFile~962 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N12
cycloneive_lcell_comb \main_reg|regFile~954 (
// Equation(s):
// \main_reg|regFile~954_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile[9][2]~q ) # ((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & (((\main_reg|regFile[8][2]~q  & !\reg_store_addr[1]~4_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[9][2]~q ),
	.datac(\main_reg|regFile[8][2]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~954_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~954 .lut_mask = 16'hAAD8;
defparam \main_reg|regFile~954 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N14
cycloneive_lcell_comb \main_reg|regFile~955 (
// Equation(s):
// \main_reg|regFile~955_combout  = (\main_reg|regFile~954_combout  & (((\main_reg|regFile[11][2]~q ) # (!\reg_store_addr[1]~4_combout )))) # (!\main_reg|regFile~954_combout  & (\main_reg|regFile[10][2]~q  & ((\reg_store_addr[1]~4_combout ))))

	.dataa(\main_reg|regFile~954_combout ),
	.datab(\main_reg|regFile[10][2]~q ),
	.datac(\main_reg|regFile[11][2]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~955_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~955 .lut_mask = 16'hE4AA;
defparam \main_reg|regFile~955 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N20
cycloneive_lcell_comb \main_reg|regFile~958 (
// Equation(s):
// \main_reg|regFile~958_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & (\main_reg|regFile[1][2]~q )) # (!\reg_store_addr[0]~5_combout  & 
// ((\main_reg|regFile[0][2]~q )))))

	.dataa(\main_reg|regFile[1][2]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[0][2]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~958_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~958 .lut_mask = 16'hEE30;
defparam \main_reg|regFile~958 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N6
cycloneive_lcell_comb \main_reg|regFile~959 (
// Equation(s):
// \main_reg|regFile~959_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~958_combout  & ((\main_reg|regFile[3][2]~q ))) # (!\main_reg|regFile~958_combout  & (\main_reg|regFile[2][2]~q )))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~958_combout ))))

	.dataa(\main_reg|regFile[2][2]~q ),
	.datab(\main_reg|regFile[3][2]~q ),
	.datac(\reg_store_addr[1]~4_combout ),
	.datad(\main_reg|regFile~958_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~959_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~959 .lut_mask = 16'hCFA0;
defparam \main_reg|regFile~959 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N0
cycloneive_lcell_comb \main_reg|regFile~956 (
// Equation(s):
// \main_reg|regFile~956_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile[6][2]~q ) # ((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (((\main_reg|regFile[4][2]~q  & !\reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile[6][2]~q ),
	.datab(\main_reg|regFile[4][2]~q ),
	.datac(\reg_store_addr[1]~4_combout ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~956_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~956 .lut_mask = 16'hF0AC;
defparam \main_reg|regFile~956 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N14
cycloneive_lcell_comb \main_reg|regFile~957 (
// Equation(s):
// \main_reg|regFile~957_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~956_combout  & ((\main_reg|regFile[7][2]~q ))) # (!\main_reg|regFile~956_combout  & (\main_reg|regFile[5][2]~q )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~956_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[5][2]~q ),
	.datac(\main_reg|regFile[7][2]~q ),
	.datad(\main_reg|regFile~956_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~957_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~957 .lut_mask = 16'hF588;
defparam \main_reg|regFile~957 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N14
cycloneive_lcell_comb \main_reg|regFile~960 (
// Equation(s):
// \main_reg|regFile~960_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~957_combout ))) # (!\reg_store_addr[2]~2_combout  & 
// (\main_reg|regFile~959_combout ))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|regFile~959_combout ),
	.datac(\main_reg|regFile~957_combout ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~960_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~960 .lut_mask = 16'hFA44;
defparam \main_reg|regFile~960 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N16
cycloneive_lcell_comb \main_reg|regFile~963 (
// Equation(s):
// \main_reg|regFile~963_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~960_combout  & (\main_reg|regFile~962_combout )) # (!\main_reg|regFile~960_combout  & ((\main_reg|regFile~955_combout ))))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~960_combout ))))

	.dataa(\main_reg|regFile~962_combout ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile~955_combout ),
	.datad(\main_reg|regFile~960_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~963_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~963 .lut_mask = 16'hBBC0;
defparam \main_reg|regFile~963 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N14
cycloneive_lcell_comb \main_reg|regFile~964 (
// Equation(s):
// \main_reg|regFile~964_combout  = (\main_reg|regFile~83_combout  & (\main_reg|regFile~82_combout  & (\main_reg|rf_out1 [2]))) # (!\main_reg|regFile~83_combout  & (((\main_reg|regFile~963_combout )) # (!\main_reg|regFile~82_combout )))

	.dataa(\main_reg|regFile~83_combout ),
	.datab(\main_reg|regFile~82_combout ),
	.datac(\main_reg|rf_out1 [2]),
	.datad(\main_reg|regFile~963_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~964_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~964 .lut_mask = 16'hD591;
defparam \main_reg|regFile~964 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N16
cycloneive_lcell_comb \alu|Mux30~6 (
// Equation(s):
// \alu|Mux30~6_combout  = ((!\my_program|altsyncram_component|auto_generated|q_a [14] & (!\my_program|altsyncram_component|auto_generated|q_a [13] & !\my_program|altsyncram_component|auto_generated|q_a [12]))) # (!\alu_ctrl~12_combout )

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [14]),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [13]),
	.datac(\alu_ctrl~12_combout ),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\alu|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux30~6 .lut_mask = 16'h0F1F;
defparam \alu|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N8
cycloneive_lcell_comb \alu|Mux30~27 (
// Equation(s):
// \alu|Mux30~27_combout  = (!\alu_ctrl~20_combout  & ((\alu|Mux30~6_combout ) # ((\Equal5~0_combout  & \my_program|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\alu_ctrl~20_combout ),
	.datab(\Equal5~0_combout ),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [2]),
	.datad(\alu|Mux30~6_combout ),
	.cin(gnd),
	.combout(\alu|Mux30~27_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux30~27 .lut_mask = 16'h5540;
defparam \alu|Mux30~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N28
cycloneive_lcell_comb \alu|Mux30~7 (
// Equation(s):
// \alu|Mux30~7_combout  = (\alu_ctrl~18_combout  & (((!\alu|Mux30~4_combout )) # (!\alu_ctrl~19_combout ))) # (!\alu_ctrl~18_combout  & (((\alu|Mux30~27_combout ))))

	.dataa(\alu_ctrl~19_combout ),
	.datab(\alu_ctrl~18_combout ),
	.datac(\alu|Mux30~27_combout ),
	.datad(\alu|Mux30~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux30~7 .lut_mask = 16'h74FC;
defparam \alu|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N20
cycloneive_lcell_comb \mem_addr[2]~17 (
// Equation(s):
// \mem_addr[2]~17_combout  = (!\my_program|altsyncram_component|auto_generated|q_a [4] & (\Equal7~0_combout  & (!\my_program|altsyncram_component|auto_generated|q_a [6] & \alu|Mux30~7_combout )))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datab(\Equal7~0_combout ),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.datad(\alu|Mux30~7_combout ),
	.cin(gnd),
	.combout(\mem_addr[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mem_addr[2]~17 .lut_mask = 16'h0400;
defparam \mem_addr[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N30
cycloneive_lcell_comb \alu_in2[4]~50 (
// Equation(s):
// \alu_in2[4]~50_combout  = (\Equal7~0_combout  & (((\my_program|altsyncram_component|auto_generated|q_a [5] & !\my_program|altsyncram_component|auto_generated|q_a [4])) # (!\my_program|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datad(\Equal7~0_combout ),
	.cin(gnd),
	.combout(\alu_in2[4]~50_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[4]~50 .lut_mask = 16'h5D00;
defparam \alu_in2[4]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N18
cycloneive_lcell_comb \alu_in2[2]~74 (
// Equation(s):
// \alu_in2[2]~74_combout  = (\main_reg|rf_out2 [2] & ((\my_program|altsyncram_component|auto_generated|q_a [9]) # (\my_program|altsyncram_component|auto_generated|q_a [4] $ (\my_program|altsyncram_component|auto_generated|q_a [6])))) # (!\main_reg|rf_out2 
// [2] & (\my_program|altsyncram_component|auto_generated|q_a [9] & (\my_program|altsyncram_component|auto_generated|q_a [4] $ (!\my_program|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\main_reg|rf_out2 [2]),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\alu_in2[2]~74_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[2]~74 .lut_mask = 16'hEB28;
defparam \alu_in2[2]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N14
cycloneive_lcell_comb \alu_in2[2]~56 (
// Equation(s):
// \alu_in2[2]~56_combout  = (\alu_in2[4]~50_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [5] & ((\alu_in2[2]~74_combout ))) # (!\my_program|altsyncram_component|auto_generated|q_a [5] & (\instr[22]~8_combout ))))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datab(\instr[22]~8_combout ),
	.datac(\alu_in2[4]~50_combout ),
	.datad(\alu_in2[2]~74_combout ),
	.cin(gnd),
	.combout(\alu_in2[2]~56_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[2]~56 .lut_mask = 16'hE040;
defparam \alu_in2[2]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N28
cycloneive_lcell_comb \main_reg|regFile[29][3]~feeder (
// Equation(s):
// \main_reg|regFile[29][3]~feeder_combout  = \main_reg|regFile~943_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~943_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[29][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[29][3]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[29][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N29
dffeas \main_reg|regFile[29][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[29][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[29][3] .is_wysiwyg = "true";
defparam \main_reg|regFile[29][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N20
cycloneive_lcell_comb \main_reg|regFile[17][3]~feeder (
// Equation(s):
// \main_reg|regFile[17][3]~feeder_combout  = \main_reg|regFile~943_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~943_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[17][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[17][3]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[17][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N21
dffeas \main_reg|regFile[17][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[17][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[17][3] .is_wysiwyg = "true";
defparam \main_reg|regFile[17][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N26
cycloneive_lcell_comb \main_reg|regFile[25][3]~feeder (
// Equation(s):
// \main_reg|regFile[25][3]~feeder_combout  = \main_reg|regFile~943_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~943_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[25][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[25][3]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[25][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N27
dffeas \main_reg|regFile[25][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[25][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[25][3] .is_wysiwyg = "true";
defparam \main_reg|regFile[25][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N24
cycloneive_lcell_comb \main_reg|regFile~921 (
// Equation(s):
// \main_reg|regFile~921_combout  = (\reg_store_addr[3]~1_combout  & (((\main_reg|regFile[25][3]~q ) # (\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & (\main_reg|regFile[17][3]~q  & ((!\reg_store_addr[2]~2_combout ))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|regFile[17][3]~q ),
	.datac(\main_reg|regFile[25][3]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~921_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~921 .lut_mask = 16'hAAE4;
defparam \main_reg|regFile~921 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N18
cycloneive_lcell_comb \main_reg|regFile[21][3]~feeder (
// Equation(s):
// \main_reg|regFile[21][3]~feeder_combout  = \main_reg|regFile~943_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~943_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[21][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[21][3]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[21][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N19
dffeas \main_reg|regFile[21][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[21][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[21][3] .is_wysiwyg = "true";
defparam \main_reg|regFile[21][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N6
cycloneive_lcell_comb \main_reg|regFile~922 (
// Equation(s):
// \main_reg|regFile~922_combout  = (\main_reg|regFile~921_combout  & ((\main_reg|regFile[29][3]~q ) # ((!\reg_store_addr[2]~2_combout )))) # (!\main_reg|regFile~921_combout  & (((\main_reg|regFile[21][3]~q  & \reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile[29][3]~q ),
	.datab(\main_reg|regFile~921_combout ),
	.datac(\main_reg|regFile[21][3]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~922_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~922 .lut_mask = 16'hB8CC;
defparam \main_reg|regFile~922 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N20
cycloneive_lcell_comb \main_reg|regFile[19][3]~feeder (
// Equation(s):
// \main_reg|regFile[19][3]~feeder_combout  = \main_reg|regFile~943_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~943_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[19][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[19][3]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[19][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N21
dffeas \main_reg|regFile[19][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[19][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[19][3] .is_wysiwyg = "true";
defparam \main_reg|regFile[19][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y42_N29
dffeas \main_reg|regFile[27][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~943_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[27][3] .is_wysiwyg = "true";
defparam \main_reg|regFile[27][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N12
cycloneive_lcell_comb \main_reg|regFile~928 (
// Equation(s):
// \main_reg|regFile~928_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[27][3]~q ))) # (!\reg_store_addr[3]~1_combout  & 
// (\main_reg|regFile[19][3]~q ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[19][3]~q ),
	.datac(\main_reg|regFile[27][3]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~928_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~928 .lut_mask = 16'hFA44;
defparam \main_reg|regFile~928 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N23
dffeas \main_reg|regFile[31][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~943_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[31][3] .is_wysiwyg = "true";
defparam \main_reg|regFile[31][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y42_N19
dffeas \main_reg|regFile[23][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~943_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[23][3] .is_wysiwyg = "true";
defparam \main_reg|regFile[23][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N22
cycloneive_lcell_comb \main_reg|regFile~929 (
// Equation(s):
// \main_reg|regFile~929_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~928_combout  & (\main_reg|regFile[31][3]~q )) # (!\main_reg|regFile~928_combout  & ((\main_reg|regFile[23][3]~q ))))) # (!\reg_store_addr[2]~2_combout  & 
// (\main_reg|regFile~928_combout ))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile~928_combout ),
	.datac(\main_reg|regFile[31][3]~q ),
	.datad(\main_reg|regFile[23][3]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~929_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~929 .lut_mask = 16'hE6C4;
defparam \main_reg|regFile~929 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N30
cycloneive_lcell_comb \main_reg|regFile[26][3]~feeder (
// Equation(s):
// \main_reg|regFile[26][3]~feeder_combout  = \main_reg|regFile~943_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~943_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[26][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[26][3]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[26][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N31
dffeas \main_reg|regFile[26][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[26][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[26][3] .is_wysiwyg = "true";
defparam \main_reg|regFile[26][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N2
cycloneive_lcell_comb \main_reg|regFile[30][3]~feeder (
// Equation(s):
// \main_reg|regFile[30][3]~feeder_combout  = \main_reg|regFile~943_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~943_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[30][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[30][3]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[30][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N3
dffeas \main_reg|regFile[30][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[30][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[30][3] .is_wysiwyg = "true";
defparam \main_reg|regFile[30][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N12
cycloneive_lcell_comb \main_reg|regFile[18][3]~feeder (
// Equation(s):
// \main_reg|regFile[18][3]~feeder_combout  = \main_reg|regFile~943_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~943_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[18][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[18][3]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[18][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N13
dffeas \main_reg|regFile[18][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[18][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[18][3] .is_wysiwyg = "true";
defparam \main_reg|regFile[18][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N10
cycloneive_lcell_comb \main_reg|regFile[22][3]~feeder (
// Equation(s):
// \main_reg|regFile[22][3]~feeder_combout  = \main_reg|regFile~943_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~943_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[22][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[22][3]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[22][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N11
dffeas \main_reg|regFile[22][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[22][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[22][3] .is_wysiwyg = "true";
defparam \main_reg|regFile[22][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N20
cycloneive_lcell_comb \main_reg|regFile~923 (
// Equation(s):
// \main_reg|regFile~923_combout  = (\reg_store_addr[2]~2_combout  & (((\main_reg|regFile[22][3]~q ) # (\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & (\main_reg|regFile[18][3]~q  & ((!\reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile[18][3]~q ),
	.datab(\main_reg|regFile[22][3]~q ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~923_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~923 .lut_mask = 16'hF0CA;
defparam \main_reg|regFile~923 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N18
cycloneive_lcell_comb \main_reg|regFile~924 (
// Equation(s):
// \main_reg|regFile~924_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~923_combout  & ((\main_reg|regFile[30][3]~q ))) # (!\main_reg|regFile~923_combout  & (\main_reg|regFile[26][3]~q )))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~923_combout ))))

	.dataa(\main_reg|regFile[26][3]~q ),
	.datab(\main_reg|regFile[30][3]~q ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\main_reg|regFile~923_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~924_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~924 .lut_mask = 16'hCFA0;
defparam \main_reg|regFile~924 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N31
dffeas \main_reg|regFile[28][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~943_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[28][3] .is_wysiwyg = "true";
defparam \main_reg|regFile[28][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N15
dffeas \main_reg|regFile[24][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~943_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[24][3] .is_wysiwyg = "true";
defparam \main_reg|regFile[24][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N25
dffeas \main_reg|regFile[20][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~943_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[20][3] .is_wysiwyg = "true";
defparam \main_reg|regFile[20][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N9
dffeas \main_reg|regFile[16][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~943_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[16][3] .is_wysiwyg = "true";
defparam \main_reg|regFile[16][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N28
cycloneive_lcell_comb \main_reg|regFile~925 (
// Equation(s):
// \main_reg|regFile~925_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile[20][3]~q ) # ((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & (((!\reg_store_addr[3]~1_combout  & \main_reg|regFile[16][3]~q ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[20][3]~q ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\main_reg|regFile[16][3]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~925_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~925 .lut_mask = 16'hADA8;
defparam \main_reg|regFile~925 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N6
cycloneive_lcell_comb \main_reg|regFile~926 (
// Equation(s):
// \main_reg|regFile~926_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~925_combout  & (\main_reg|regFile[28][3]~q )) # (!\main_reg|regFile~925_combout  & ((\main_reg|regFile[24][3]~q ))))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~925_combout ))))

	.dataa(\main_reg|regFile[28][3]~q ),
	.datab(\main_reg|regFile[24][3]~q ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\main_reg|regFile~925_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~926_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~926 .lut_mask = 16'hAFC0;
defparam \main_reg|regFile~926 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N28
cycloneive_lcell_comb \main_reg|regFile~927 (
// Equation(s):
// \main_reg|regFile~927_combout  = (\reg_store_addr[0]~5_combout  & (\reg_store_addr[1]~4_combout )) # (!\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout  & (\main_reg|regFile~924_combout )) # (!\reg_store_addr[1]~4_combout  & 
// ((\main_reg|regFile~926_combout )))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile~924_combout ),
	.datad(\main_reg|regFile~926_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~927_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~927 .lut_mask = 16'hD9C8;
defparam \main_reg|regFile~927 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N6
cycloneive_lcell_comb \main_reg|regFile~930 (
// Equation(s):
// \main_reg|regFile~930_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~927_combout  & ((\main_reg|regFile~929_combout ))) # (!\main_reg|regFile~927_combout  & (\main_reg|regFile~922_combout )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~927_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile~922_combout ),
	.datac(\main_reg|regFile~929_combout ),
	.datad(\main_reg|regFile~927_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~930_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~930 .lut_mask = 16'hF588;
defparam \main_reg|regFile~930 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N4
cycloneive_lcell_comb \main_reg|rf_out1~625 (
// Equation(s):
// \main_reg|rf_out1~625_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[26][3]~q ) # ((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (((\main_reg|regFile[18][3]~q  & !\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[26][3]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[18][3]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~625_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~625 .lut_mask = 16'hCCB8;
defparam \main_reg|rf_out1~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N22
cycloneive_lcell_comb \main_reg|rf_out1~626 (
// Equation(s):
// \main_reg|rf_out1~626_combout  = (\main_reg|rf_out1~625_combout  & (((\main_reg|regFile[30][3]~q ) # (!\reg_read_addr1[2]~2_combout )))) # (!\main_reg|rf_out1~625_combout  & (\main_reg|regFile[22][3]~q  & ((\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[22][3]~q ),
	.datab(\main_reg|regFile[30][3]~q ),
	.datac(\main_reg|rf_out1~625_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~626_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~626 .lut_mask = 16'hCAF0;
defparam \main_reg|rf_out1~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N18
cycloneive_lcell_comb \main_reg|rf_out1~632 (
// Equation(s):
// \main_reg|rf_out1~632_combout  = (\reg_read_addr1[3]~3_combout  & (\reg_read_addr1[2]~2_combout )) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[23][3]~q )) # (!\reg_read_addr1[2]~2_combout  & 
// ((\main_reg|regFile[19][3]~q )))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[23][3]~q ),
	.datad(\main_reg|regFile[19][3]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~632_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~632 .lut_mask = 16'hD9C8;
defparam \main_reg|rf_out1~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N28
cycloneive_lcell_comb \main_reg|rf_out1~633 (
// Equation(s):
// \main_reg|rf_out1~633_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~632_combout  & ((\main_reg|regFile[31][3]~q ))) # (!\main_reg|rf_out1~632_combout  & (\main_reg|regFile[27][3]~q )))) # (!\reg_read_addr1[3]~3_combout  & 
// (\main_reg|rf_out1~632_combout ))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|rf_out1~632_combout ),
	.datac(\main_reg|regFile[27][3]~q ),
	.datad(\main_reg|regFile[31][3]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~633_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~633 .lut_mask = 16'hEC64;
defparam \main_reg|rf_out1~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N14
cycloneive_lcell_comb \main_reg|rf_out1~629 (
// Equation(s):
// \main_reg|rf_out1~629_combout  = (\reg_read_addr1[2]~2_combout  & (\reg_read_addr1[3]~3_combout )) # (!\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout  & (\main_reg|regFile[24][3]~q )) # (!\reg_read_addr1[3]~3_combout  & 
// ((\main_reg|regFile[16][3]~q )))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[24][3]~q ),
	.datad(\main_reg|regFile[16][3]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~629_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~629 .lut_mask = 16'hD9C8;
defparam \main_reg|rf_out1~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N24
cycloneive_lcell_comb \main_reg|rf_out1~630 (
// Equation(s):
// \main_reg|rf_out1~630_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~629_combout  & ((\main_reg|regFile[28][3]~q ))) # (!\main_reg|rf_out1~629_combout  & (\main_reg|regFile[20][3]~q )))) # (!\reg_read_addr1[2]~2_combout  & 
// (\main_reg|rf_out1~629_combout ))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\main_reg|rf_out1~629_combout ),
	.datac(\main_reg|regFile[20][3]~q ),
	.datad(\main_reg|regFile[28][3]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~630_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~630 .lut_mask = 16'hEC64;
defparam \main_reg|rf_out1~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N18
cycloneive_lcell_comb \main_reg|rf_out1~627 (
// Equation(s):
// \main_reg|rf_out1~627_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[21][3]~q )) # (!\reg_read_addr1[2]~2_combout  & 
// ((\main_reg|regFile[17][3]~q )))))

	.dataa(\main_reg|regFile[21][3]~q ),
	.datab(\main_reg|regFile[17][3]~q ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~627_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~627 .lut_mask = 16'hFA0C;
defparam \main_reg|rf_out1~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N4
cycloneive_lcell_comb \main_reg|rf_out1~628 (
// Equation(s):
// \main_reg|rf_out1~628_combout  = (\main_reg|rf_out1~627_combout  & (((\main_reg|regFile[29][3]~q ) # (!\reg_read_addr1[3]~3_combout )))) # (!\main_reg|rf_out1~627_combout  & (\main_reg|regFile[25][3]~q  & (\reg_read_addr1[3]~3_combout )))

	.dataa(\main_reg|regFile[25][3]~q ),
	.datab(\main_reg|rf_out1~627_combout ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\main_reg|regFile[29][3]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~628_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~628 .lut_mask = 16'hEC2C;
defparam \main_reg|rf_out1~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N6
cycloneive_lcell_comb \main_reg|rf_out1~631 (
// Equation(s):
// \main_reg|rf_out1~631_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~628_combout ))) # (!\reg_read_addr1[0]~5_combout  & 
// (\main_reg|rf_out1~630_combout ))))

	.dataa(\main_reg|rf_out1~630_combout ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|rf_out1~628_combout ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~631_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~631 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out1~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N16
cycloneive_lcell_comb \main_reg|rf_out1~634 (
// Equation(s):
// \main_reg|rf_out1~634_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~631_combout  & ((\main_reg|rf_out1~633_combout ))) # (!\main_reg|rf_out1~631_combout  & (\main_reg|rf_out1~626_combout )))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~631_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|rf_out1~626_combout ),
	.datac(\main_reg|rf_out1~633_combout ),
	.datad(\main_reg|rf_out1~631_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~634_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~634 .lut_mask = 16'hF588;
defparam \main_reg|rf_out1~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N25
dffeas \main_reg|regFile[7][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~943_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[7][3] .is_wysiwyg = "true";
defparam \main_reg|regFile[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y43_N7
dffeas \main_reg|regFile[5][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~943_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[5][3] .is_wysiwyg = "true";
defparam \main_reg|regFile[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y41_N11
dffeas \main_reg|regFile[4][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~943_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[4][3] .is_wysiwyg = "true";
defparam \main_reg|regFile[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y43_N17
dffeas \main_reg|regFile[6][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~943_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[6][3] .is_wysiwyg = "true";
defparam \main_reg|regFile[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N16
cycloneive_lcell_comb \main_reg|rf_out1~637 (
// Equation(s):
// \main_reg|rf_out1~637_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[6][3]~q ))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|regFile[4][3]~q ))))

	.dataa(\main_reg|regFile[4][3]~q ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|regFile[6][3]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~637_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~637 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out1~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N6
cycloneive_lcell_comb \main_reg|rf_out1~638 (
// Equation(s):
// \main_reg|rf_out1~638_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~637_combout  & (\main_reg|regFile[7][3]~q )) # (!\main_reg|rf_out1~637_combout  & ((\main_reg|regFile[5][3]~q ))))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~637_combout ))))

	.dataa(\main_reg|regFile[7][3]~q ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|regFile[5][3]~q ),
	.datad(\main_reg|rf_out1~637_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~638_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~638 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out1~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N14
cycloneive_lcell_comb \main_reg|regFile[3][3]~feeder (
// Equation(s):
// \main_reg|regFile[3][3]~feeder_combout  = \main_reg|regFile~943_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~943_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[3][3]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N15
dffeas \main_reg|regFile[3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[3][3] .is_wysiwyg = "true";
defparam \main_reg|regFile[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N10
cycloneive_lcell_comb \main_reg|regFile[1][3]~feeder (
// Equation(s):
// \main_reg|regFile[1][3]~feeder_combout  = \main_reg|regFile~943_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~943_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[1][3]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N11
dffeas \main_reg|regFile[1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[1][3] .is_wysiwyg = "true";
defparam \main_reg|regFile[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N28
cycloneive_lcell_comb \main_reg|regFile[0][3]~feeder (
// Equation(s):
// \main_reg|regFile[0][3]~feeder_combout  = \main_reg|regFile~943_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~943_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[0][3]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N29
dffeas \main_reg|regFile[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[0][3] .is_wysiwyg = "true";
defparam \main_reg|regFile[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N18
cycloneive_lcell_comb \main_reg|rf_out1~639 (
// Equation(s):
// \main_reg|rf_out1~639_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|regFile[1][3]~q ) # ((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & (((\main_reg|regFile[0][3]~q  & !\reg_read_addr1[1]~4_combout ))))

	.dataa(\main_reg|regFile[1][3]~q ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|regFile[0][3]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~639_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~639 .lut_mask = 16'hCCB8;
defparam \main_reg|rf_out1~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N1
dffeas \main_reg|regFile[2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~943_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[2][3] .is_wysiwyg = "true";
defparam \main_reg|regFile[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N0
cycloneive_lcell_comb \main_reg|rf_out1~640 (
// Equation(s):
// \main_reg|rf_out1~640_combout  = (\main_reg|rf_out1~639_combout  & ((\main_reg|regFile[3][3]~q ) # ((!\reg_read_addr1[1]~4_combout )))) # (!\main_reg|rf_out1~639_combout  & (((\main_reg|regFile[2][3]~q  & \reg_read_addr1[1]~4_combout ))))

	.dataa(\main_reg|regFile[3][3]~q ),
	.datab(\main_reg|rf_out1~639_combout ),
	.datac(\main_reg|regFile[2][3]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~640_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~640 .lut_mask = 16'hB8CC;
defparam \main_reg|rf_out1~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N26
cycloneive_lcell_comb \main_reg|rf_out1~641 (
// Equation(s):
// \main_reg|rf_out1~641_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~638_combout ) # ((\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & (((!\reg_read_addr1[3]~3_combout  & \main_reg|rf_out1~640_combout ))))

	.dataa(\main_reg|rf_out1~638_combout ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\main_reg|rf_out1~640_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~641_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~641 .lut_mask = 16'hCBC8;
defparam \main_reg|rf_out1~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N17
dffeas \main_reg|regFile[11][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~943_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[11][3] .is_wysiwyg = "true";
defparam \main_reg|regFile[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N23
dffeas \main_reg|regFile[9][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~943_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[9][3] .is_wysiwyg = "true";
defparam \main_reg|regFile[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N26
cycloneive_lcell_comb \main_reg|rf_out1~635 (
// Equation(s):
// \main_reg|rf_out1~635_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & ((\main_reg|regFile[9][3]~q ))) # (!\reg_read_addr1[0]~5_combout  & 
// (\main_reg|regFile[8][3]~q ))))

	.dataa(\main_reg|regFile[8][3]~q ),
	.datab(\main_reg|regFile[9][3]~q ),
	.datac(\reg_read_addr1[1]~4_combout ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~635_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~635 .lut_mask = 16'hFC0A;
defparam \main_reg|rf_out1~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N29
dffeas \main_reg|regFile[10][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~943_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[10][3] .is_wysiwyg = "true";
defparam \main_reg|regFile[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N22
cycloneive_lcell_comb \main_reg|rf_out1~636 (
// Equation(s):
// \main_reg|rf_out1~636_combout  = (\main_reg|rf_out1~635_combout  & ((\main_reg|regFile[11][3]~q ) # ((!\reg_read_addr1[1]~4_combout )))) # (!\main_reg|rf_out1~635_combout  & (((\reg_read_addr1[1]~4_combout  & \main_reg|regFile[10][3]~q ))))

	.dataa(\main_reg|regFile[11][3]~q ),
	.datab(\main_reg|rf_out1~635_combout ),
	.datac(\reg_read_addr1[1]~4_combout ),
	.datad(\main_reg|regFile[10][3]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~636_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~636 .lut_mask = 16'hBC8C;
defparam \main_reg|rf_out1~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N27
dffeas \main_reg|regFile[15][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile~943_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[15][3] .is_wysiwyg = "true";
defparam \main_reg|regFile[15][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N21
dffeas \main_reg|regFile[13][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~943_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[13][3] .is_wysiwyg = "true";
defparam \main_reg|regFile[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N11
dffeas \main_reg|regFile[12][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~943_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[12][3] .is_wysiwyg = "true";
defparam \main_reg|regFile[12][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N26
cycloneive_lcell_comb \main_reg|regFile[14][3]~feeder (
// Equation(s):
// \main_reg|regFile[14][3]~feeder_combout  = \main_reg|regFile~943_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~943_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[14][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[14][3]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[14][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N27
dffeas \main_reg|regFile[14][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[14][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[14][3] .is_wysiwyg = "true";
defparam \main_reg|regFile[14][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N28
cycloneive_lcell_comb \main_reg|rf_out1~642 (
// Equation(s):
// \main_reg|rf_out1~642_combout  = (\reg_read_addr1[1]~4_combout  & (((\main_reg|regFile[14][3]~q ) # (\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & (\main_reg|regFile[12][3]~q  & ((!\reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|regFile[12][3]~q ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|regFile[14][3]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~642_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~642 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out1~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N22
cycloneive_lcell_comb \main_reg|rf_out1~643 (
// Equation(s):
// \main_reg|rf_out1~643_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~642_combout  & (\main_reg|regFile[15][3]~q )) # (!\main_reg|rf_out1~642_combout  & ((\main_reg|regFile[13][3]~q ))))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~642_combout ))))

	.dataa(\main_reg|regFile[15][3]~q ),
	.datab(\main_reg|regFile[13][3]~q ),
	.datac(\reg_read_addr1[0]~5_combout ),
	.datad(\main_reg|rf_out1~642_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~643_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~643 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out1~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N4
cycloneive_lcell_comb \main_reg|rf_out1~644 (
// Equation(s):
// \main_reg|rf_out1~644_combout  = (\main_reg|rf_out1~641_combout  & (((\main_reg|rf_out1~643_combout ) # (!\reg_read_addr1[3]~3_combout )))) # (!\main_reg|rf_out1~641_combout  & (\main_reg|rf_out1~636_combout  & (\reg_read_addr1[3]~3_combout )))

	.dataa(\main_reg|rf_out1~641_combout ),
	.datab(\main_reg|rf_out1~636_combout ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\main_reg|rf_out1~643_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~644_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~644 .lut_mask = 16'hEA4A;
defparam \main_reg|rf_out1~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N10
cycloneive_lcell_comb \main_reg|rf_out1~733 (
// Equation(s):
// \main_reg|rf_out1~733_combout  = (\reg_read_addr1[4]~1_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [19] & (\main_reg|rf_out1~634_combout )) # (!\my_program|altsyncram_component|auto_generated|q_a [19] & ((\main_reg|rf_out1~644_combout 
// ))))) # (!\reg_read_addr1[4]~1_combout  & (((\main_reg|rf_out1~644_combout ))))

	.dataa(\reg_read_addr1[4]~1_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.datac(\main_reg|rf_out1~634_combout ),
	.datad(\main_reg|rf_out1~644_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~733_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~733 .lut_mask = 16'hF780;
defparam \main_reg|rf_out1~733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N11
dffeas \main_reg|rf_out1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out1~733_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out1[3] .is_wysiwyg = "true";
defparam \main_reg|rf_out1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N10
cycloneive_lcell_comb \main_reg|regFile~938 (
// Equation(s):
// \main_reg|regFile~938_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & (\main_reg|regFile[13][3]~q )) # (!\reg_store_addr[0]~5_combout  & 
// ((\main_reg|regFile[12][3]~q )))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[13][3]~q ),
	.datac(\main_reg|regFile[12][3]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~938_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~938 .lut_mask = 16'hEE50;
defparam \main_reg|regFile~938 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N2
cycloneive_lcell_comb \main_reg|regFile~939 (
// Equation(s):
// \main_reg|regFile~939_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~938_combout  & ((\main_reg|regFile[15][3]~q ))) # (!\main_reg|regFile~938_combout  & (\main_reg|regFile[14][3]~q )))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~938_combout ))))

	.dataa(\main_reg|regFile[14][3]~q ),
	.datab(\main_reg|regFile[15][3]~q ),
	.datac(\reg_store_addr[1]~4_combout ),
	.datad(\main_reg|regFile~938_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~939_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~939 .lut_mask = 16'hCFA0;
defparam \main_reg|regFile~939 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N10
cycloneive_lcell_comb \main_reg|regFile~931 (
// Equation(s):
// \main_reg|regFile~931_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & (\main_reg|regFile[5][3]~q )) # (!\reg_store_addr[0]~5_combout  & 
// ((\main_reg|regFile[4][3]~q )))))

	.dataa(\main_reg|regFile[5][3]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[4][3]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~931_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~931 .lut_mask = 16'hEE30;
defparam \main_reg|regFile~931 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N24
cycloneive_lcell_comb \main_reg|regFile~932 (
// Equation(s):
// \main_reg|regFile~932_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~931_combout  & ((\main_reg|regFile[7][3]~q ))) # (!\main_reg|regFile~931_combout  & (\main_reg|regFile[6][3]~q )))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~931_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[6][3]~q ),
	.datac(\main_reg|regFile[7][3]~q ),
	.datad(\main_reg|regFile~931_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~932_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~932 .lut_mask = 16'hF588;
defparam \main_reg|regFile~932 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N24
cycloneive_lcell_comb \main_reg|regFile~933 (
// Equation(s):
// \main_reg|regFile~933_combout  = (\reg_store_addr[0]~5_combout  & (((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout  & (\main_reg|regFile[10][3]~q )) # (!\reg_store_addr[1]~4_combout  & 
// ((\main_reg|regFile[8][3]~q )))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[10][3]~q ),
	.datac(\main_reg|regFile[8][3]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~933_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~933 .lut_mask = 16'hEE50;
defparam \main_reg|regFile~933 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N16
cycloneive_lcell_comb \main_reg|regFile~934 (
// Equation(s):
// \main_reg|regFile~934_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~933_combout  & ((\main_reg|regFile[11][3]~q ))) # (!\main_reg|regFile~933_combout  & (\main_reg|regFile[9][3]~q )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~933_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[9][3]~q ),
	.datac(\main_reg|regFile[11][3]~q ),
	.datad(\main_reg|regFile~933_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~934_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~934 .lut_mask = 16'hF588;
defparam \main_reg|regFile~934 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N8
cycloneive_lcell_comb \main_reg|regFile~935 (
// Equation(s):
// \main_reg|regFile~935_combout  = (\reg_store_addr[0]~5_combout  & (((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout  & (\main_reg|regFile[2][3]~q )) # (!\reg_store_addr[1]~4_combout  & 
// ((\main_reg|regFile[0][3]~q )))))

	.dataa(\main_reg|regFile[2][3]~q ),
	.datab(\main_reg|regFile[0][3]~q ),
	.datac(\reg_store_addr[0]~5_combout ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~935_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~935 .lut_mask = 16'hFA0C;
defparam \main_reg|regFile~935 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N14
cycloneive_lcell_comb \main_reg|regFile~936 (
// Equation(s):
// \main_reg|regFile~936_combout  = (\main_reg|regFile~935_combout  & (((\main_reg|regFile[3][3]~q ) # (!\reg_store_addr[0]~5_combout )))) # (!\main_reg|regFile~935_combout  & (\main_reg|regFile[1][3]~q  & (\reg_store_addr[0]~5_combout )))

	.dataa(\main_reg|regFile[1][3]~q ),
	.datab(\main_reg|regFile~935_combout ),
	.datac(\reg_store_addr[0]~5_combout ),
	.datad(\main_reg|regFile[3][3]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~936_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~936 .lut_mask = 16'hEC2C;
defparam \main_reg|regFile~936 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N14
cycloneive_lcell_comb \main_reg|regFile~937 (
// Equation(s):
// \main_reg|regFile~937_combout  = (\reg_store_addr[2]~2_combout  & (\reg_store_addr[3]~1_combout )) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & (\main_reg|regFile~934_combout )) # (!\reg_store_addr[3]~1_combout  & 
// ((\main_reg|regFile~936_combout )))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile~934_combout ),
	.datad(\main_reg|regFile~936_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~937_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~937 .lut_mask = 16'hD9C8;
defparam \main_reg|regFile~937 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N30
cycloneive_lcell_comb \main_reg|regFile~940 (
// Equation(s):
// \main_reg|regFile~940_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~937_combout  & (\main_reg|regFile~939_combout )) # (!\main_reg|regFile~937_combout  & ((\main_reg|regFile~932_combout ))))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~937_combout ))))

	.dataa(\main_reg|regFile~939_combout ),
	.datab(\main_reg|regFile~932_combout ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\main_reg|regFile~937_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~940_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~940 .lut_mask = 16'hAFC0;
defparam \main_reg|regFile~940 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N8
cycloneive_lcell_comb \main_reg|regFile~941 (
// Equation(s):
// \main_reg|regFile~941_combout  = (\main_reg|regFile~83_combout  & (\main_reg|regFile~82_combout  & (\main_reg|rf_out1 [3]))) # (!\main_reg|regFile~83_combout  & (((\main_reg|regFile~940_combout )) # (!\main_reg|regFile~82_combout )))

	.dataa(\main_reg|regFile~83_combout ),
	.datab(\main_reg|regFile~82_combout ),
	.datac(\main_reg|rf_out1 [3]),
	.datad(\main_reg|regFile~940_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~941_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~941 .lut_mask = 16'hD591;
defparam \main_reg|regFile~941 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N26
cycloneive_lcell_comb \alu_in1[4]~33 (
// Equation(s):
// \alu_in1[4]~33_combout  = (!\alu_in1[31]~5_combout  & (\main_reg|rf_out1 [4] & (\alu_in1[31]~4_combout  & \reg_data_in~2_combout )))

	.dataa(\alu_in1[31]~5_combout ),
	.datab(\main_reg|rf_out1 [4]),
	.datac(\alu_in1[31]~4_combout ),
	.datad(\reg_data_in~2_combout ),
	.cin(gnd),
	.combout(\alu_in1[4]~33_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1[4]~33 .lut_mask = 16'h4000;
defparam \alu_in1[4]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N8
cycloneive_lcell_comb \alu_in2[4]~51 (
// Equation(s):
// \alu_in2[4]~51_combout  = (\main_reg|rf_out2 [4] & ((\my_program|altsyncram_component|auto_generated|q_a [11]) # (\my_program|altsyncram_component|auto_generated|q_a [6] $ (\my_program|altsyncram_component|auto_generated|q_a [4])))) # (!\main_reg|rf_out2 
// [4] & (\my_program|altsyncram_component|auto_generated|q_a [11] & (\my_program|altsyncram_component|auto_generated|q_a [6] $ (!\my_program|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\main_reg|rf_out2 [4]),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\alu_in2[4]~51_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[4]~51 .lut_mask = 16'hEB28;
defparam \alu_in2[4]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N26
cycloneive_lcell_comb \alu_in2[4]~52 (
// Equation(s):
// \alu_in2[4]~52_combout  = (\alu_in2[4]~50_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [5] & ((\alu_in2[4]~51_combout ))) # (!\my_program|altsyncram_component|auto_generated|q_a [5] & (\instr[24]~7_combout ))))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datab(\instr[24]~7_combout ),
	.datac(\alu_in2[4]~51_combout ),
	.datad(\alu_in2[4]~50_combout ),
	.cin(gnd),
	.combout(\alu_in2[4]~52_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[4]~52 .lut_mask = 16'hE400;
defparam \alu_in2[4]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N4
cycloneive_lcell_comb \alu_in1[3]~34 (
// Equation(s):
// \alu_in1[3]~34_combout  = (!\alu_in1[31]~5_combout  & (\main_reg|rf_out1 [3] & (\alu_in1[31]~4_combout  & \reg_data_in~2_combout )))

	.dataa(\alu_in1[31]~5_combout ),
	.datab(\main_reg|rf_out1 [3]),
	.datac(\alu_in1[31]~4_combout ),
	.datad(\reg_data_in~2_combout ),
	.cin(gnd),
	.combout(\alu_in1[3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1[3]~34 .lut_mask = 16'h4000;
defparam \alu_in1[3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N20
cycloneive_lcell_comb \alu_in2[1]~75 (
// Equation(s):
// \alu_in2[1]~75_combout  = (\main_reg|rf_out2 [1] & ((\my_program|altsyncram_component|auto_generated|q_a [8]) # (\my_program|altsyncram_component|auto_generated|q_a [6] $ (\my_program|altsyncram_component|auto_generated|q_a [4])))) # (!\main_reg|rf_out2 
// [1] & (\my_program|altsyncram_component|auto_generated|q_a [8] & (\my_program|altsyncram_component|auto_generated|q_a [6] $ (!\my_program|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\main_reg|rf_out2 [1]),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\alu_in2[1]~75_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[1]~75 .lut_mask = 16'hCAAC;
defparam \alu_in2[1]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N22
cycloneive_lcell_comb \alu_in2[1]~57 (
// Equation(s):
// \alu_in2[1]~57_combout  = (\alu_in2[4]~50_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [5] & ((\alu_in2[1]~75_combout ))) # (!\my_program|altsyncram_component|auto_generated|q_a [5] & (\instr[21]~9_combout ))))

	.dataa(\instr[21]~9_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datac(\alu_in2[4]~50_combout ),
	.datad(\alu_in2[1]~75_combout ),
	.cin(gnd),
	.combout(\alu_in2[1]~57_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[1]~57 .lut_mask = 16'hE020;
defparam \alu_in2[1]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N0
cycloneive_lcell_comb \alu|Add0~0 (
// Equation(s):
// \alu|Add0~0_combout  = (\alu_in2[0]~58_combout  & (\alu_in1[0]~37_combout  $ (VCC))) # (!\alu_in2[0]~58_combout  & (\alu_in1[0]~37_combout  & VCC))
// \alu|Add0~1  = CARRY((\alu_in2[0]~58_combout  & \alu_in1[0]~37_combout ))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\alu_in1[0]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Add0~0_combout ),
	.cout(\alu|Add0~1 ));
// synopsys translate_off
defparam \alu|Add0~0 .lut_mask = 16'h6688;
defparam \alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N2
cycloneive_lcell_comb \alu|Add0~2 (
// Equation(s):
// \alu|Add0~2_combout  = (\alu_in1[1]~36_combout  & ((\alu_in2[1]~57_combout  & (\alu|Add0~1  & VCC)) # (!\alu_in2[1]~57_combout  & (!\alu|Add0~1 )))) # (!\alu_in1[1]~36_combout  & ((\alu_in2[1]~57_combout  & (!\alu|Add0~1 )) # (!\alu_in2[1]~57_combout  & 
// ((\alu|Add0~1 ) # (GND)))))
// \alu|Add0~3  = CARRY((\alu_in1[1]~36_combout  & (!\alu_in2[1]~57_combout  & !\alu|Add0~1 )) # (!\alu_in1[1]~36_combout  & ((!\alu|Add0~1 ) # (!\alu_in2[1]~57_combout ))))

	.dataa(\alu_in1[1]~36_combout ),
	.datab(\alu_in2[1]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~1 ),
	.combout(\alu|Add0~2_combout ),
	.cout(\alu|Add0~3 ));
// synopsys translate_off
defparam \alu|Add0~2 .lut_mask = 16'h9617;
defparam \alu|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N4
cycloneive_lcell_comb \alu|Add0~4 (
// Equation(s):
// \alu|Add0~4_combout  = ((\alu_in2[2]~56_combout  $ (\alu_in1[2]~35_combout  $ (!\alu|Add0~3 )))) # (GND)
// \alu|Add0~5  = CARRY((\alu_in2[2]~56_combout  & ((\alu_in1[2]~35_combout ) # (!\alu|Add0~3 ))) # (!\alu_in2[2]~56_combout  & (\alu_in1[2]~35_combout  & !\alu|Add0~3 )))

	.dataa(\alu_in2[2]~56_combout ),
	.datab(\alu_in1[2]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~3 ),
	.combout(\alu|Add0~4_combout ),
	.cout(\alu|Add0~5 ));
// synopsys translate_off
defparam \alu|Add0~4 .lut_mask = 16'h698E;
defparam \alu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N6
cycloneive_lcell_comb \alu|Add0~6 (
// Equation(s):
// \alu|Add0~6_combout  = (\alu_in2[3]~55_combout  & ((\alu_in1[3]~34_combout  & (\alu|Add0~5  & VCC)) # (!\alu_in1[3]~34_combout  & (!\alu|Add0~5 )))) # (!\alu_in2[3]~55_combout  & ((\alu_in1[3]~34_combout  & (!\alu|Add0~5 )) # (!\alu_in1[3]~34_combout  & 
// ((\alu|Add0~5 ) # (GND)))))
// \alu|Add0~7  = CARRY((\alu_in2[3]~55_combout  & (!\alu_in1[3]~34_combout  & !\alu|Add0~5 )) # (!\alu_in2[3]~55_combout  & ((!\alu|Add0~5 ) # (!\alu_in1[3]~34_combout ))))

	.dataa(\alu_in2[3]~55_combout ),
	.datab(\alu_in1[3]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~5 ),
	.combout(\alu|Add0~6_combout ),
	.cout(\alu|Add0~7 ));
// synopsys translate_off
defparam \alu|Add0~6 .lut_mask = 16'h9617;
defparam \alu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N8
cycloneive_lcell_comb \alu|Add0~8 (
// Equation(s):
// \alu|Add0~8_combout  = ((\alu_in1[4]~33_combout  $ (\alu_in2[4]~52_combout  $ (!\alu|Add0~7 )))) # (GND)
// \alu|Add0~9  = CARRY((\alu_in1[4]~33_combout  & ((\alu_in2[4]~52_combout ) # (!\alu|Add0~7 ))) # (!\alu_in1[4]~33_combout  & (\alu_in2[4]~52_combout  & !\alu|Add0~7 )))

	.dataa(\alu_in1[4]~33_combout ),
	.datab(\alu_in2[4]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~7 ),
	.combout(\alu|Add0~8_combout ),
	.cout(\alu|Add0~9 ));
// synopsys translate_off
defparam \alu|Add0~8 .lut_mask = 16'h698E;
defparam \alu|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N14
cycloneive_lcell_comb \alu_in1[12]~38 (
// Equation(s):
// \alu_in1[12]~38_combout  = ((\alu_in1[31]~5_combout ) # ((\Equal5~0_combout  & \my_program|altsyncram_component|auto_generated|q_a [2]))) # (!\reg_data_in~2_combout )

	.dataa(\reg_data_in~2_combout ),
	.datab(\Equal5~0_combout ),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [2]),
	.datad(\alu_in1[31]~5_combout ),
	.cin(gnd),
	.combout(\alu_in1[12]~38_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1[12]~38 .lut_mask = 16'hFFD5;
defparam \alu_in1[12]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N18
cycloneive_lcell_comb \alu|ShiftLeft0~14 (
// Equation(s):
// \alu|ShiftLeft0~14_combout  = (\alu_in2[1]~57_combout ) # ((\alu_in2[0]~58_combout ) # (\alu_in1[12]~38_combout ))

	.dataa(\alu_in2[1]~57_combout ),
	.datab(gnd),
	.datac(\alu_in2[0]~58_combout ),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~14 .lut_mask = 16'hFFFA;
defparam \alu|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N0
cycloneive_lcell_comb \alu|ShiftLeft0~18 (
// Equation(s):
// \alu|ShiftLeft0~18_combout  = (\alu_in2[3]~55_combout ) # ((\alu_in2[2]~56_combout  & ((\alu|ShiftLeft0~14_combout ))) # (!\alu_in2[2]~56_combout  & (\alu_in1[12]~38_combout )))

	.dataa(\alu_in2[2]~56_combout ),
	.datab(\alu_in1[12]~38_combout ),
	.datac(\alu_in2[3]~55_combout ),
	.datad(\alu|ShiftLeft0~14_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~18 .lut_mask = 16'hFEF4;
defparam \alu|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N6
cycloneive_lcell_comb \alu|ShiftLeft0~16 (
// Equation(s):
// \alu|ShiftLeft0~16_combout  = (\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [2]))) # (!\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [4]))

	.dataa(\main_reg|rf_out1 [4]),
	.datab(gnd),
	.datac(\alu_in2[1]~57_combout ),
	.datad(\main_reg|rf_out1 [2]),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~16 .lut_mask = 16'hFA0A;
defparam \alu|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N0
cycloneive_lcell_comb \alu|ShiftLeft0~15 (
// Equation(s):
// \alu|ShiftLeft0~15_combout  = (\alu_in2[0]~58_combout  & ((\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [1]))) # (!\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [3]))))

	.dataa(\main_reg|rf_out1 [3]),
	.datab(\main_reg|rf_out1 [1]),
	.datac(\alu_in2[1]~57_combout ),
	.datad(\alu_in2[0]~58_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~15 .lut_mask = 16'hCA00;
defparam \alu|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N8
cycloneive_lcell_comb \alu|ShiftLeft0~17 (
// Equation(s):
// \alu|ShiftLeft0~17_combout  = (\alu|ShiftLeft0~15_combout ) # ((\alu|ShiftLeft0~16_combout  & !\alu_in2[0]~58_combout ))

	.dataa(\alu|ShiftLeft0~16_combout ),
	.datab(\alu_in2[0]~58_combout ),
	.datac(gnd),
	.datad(\alu|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~17 .lut_mask = 16'hFF22;
defparam \alu|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N2
cycloneive_lcell_comb \alu|ShiftLeft0~19 (
// Equation(s):
// \alu|ShiftLeft0~19_combout  = (!\alu|ShiftLeft0~18_combout  & ((\alu_in2[2]~56_combout  & (\main_reg|rf_out1 [0])) # (!\alu_in2[2]~56_combout  & ((\alu|ShiftLeft0~17_combout )))))

	.dataa(\main_reg|rf_out1 [0]),
	.datab(\alu_in2[2]~56_combout ),
	.datac(\alu|ShiftLeft0~18_combout ),
	.datad(\alu|ShiftLeft0~17_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~19 .lut_mask = 16'h0B08;
defparam \alu|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N14
cycloneive_lcell_comb \alu|Mux25~2 (
// Equation(s):
// \alu|Mux25~2_combout  = ((\alu_ctrl~21_combout  & \alu|Mux30~4_combout )) # (!\alu_ctrl~18_combout )

	.dataa(gnd),
	.datab(\alu_ctrl~21_combout ),
	.datac(\alu_ctrl~18_combout ),
	.datad(\alu|Mux30~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux25~2 .lut_mask = 16'hCF0F;
defparam \alu|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N18
cycloneive_lcell_comb \alu|Mux25~16 (
// Equation(s):
// \alu|Mux25~16_combout  = ((\my_program|altsyncram_component|auto_generated|q_a [1] & (\my_program|altsyncram_component|auto_generated|q_a [0] & !\alu_ctrl~11_combout ))) # (!\alu|Mux30~4_combout )

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [1]),
	.datab(\alu|Mux30~4_combout ),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [0]),
	.datad(\alu_ctrl~11_combout ),
	.cin(gnd),
	.combout(\alu|Mux25~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux25~16 .lut_mask = 16'h33B3;
defparam \alu|Mux25~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N26
cycloneive_lcell_comb \main_reg|regFile~1021 (
// Equation(s):
// \main_reg|regFile~1021_combout  = (\Equal2~0_combout  & (((\alu_ctrl~11_combout ) # (!\my_program|altsyncram_component|auto_generated|q_a [1])) # (!\my_program|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [0]),
	.datab(\alu_ctrl~11_combout ),
	.datac(\Equal2~0_combout ),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\main_reg|regFile~1021_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~1021 .lut_mask = 16'hD0F0;
defparam \main_reg|regFile~1021 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N19
dffeas \main_reg|regFile[29][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~893_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[29][5] .is_wysiwyg = "true";
defparam \main_reg|regFile[29][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y34_N29
dffeas \main_reg|regFile[21][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~893_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[21][5] .is_wysiwyg = "true";
defparam \main_reg|regFile[21][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y34_N23
dffeas \main_reg|regFile[17][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~893_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[17][5] .is_wysiwyg = "true";
defparam \main_reg|regFile[17][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y34_N13
dffeas \main_reg|regFile[25][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~893_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[25][5] .is_wysiwyg = "true";
defparam \main_reg|regFile[25][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N12
cycloneive_lcell_comb \main_reg|regFile~883 (
// Equation(s):
// \main_reg|regFile~883_combout  = (\reg_store_addr[3]~1_combout  & (((\main_reg|regFile[25][5]~q ) # (\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & (\main_reg|regFile[17][5]~q  & ((!\reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile[17][5]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[25][5]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~883_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~883 .lut_mask = 16'hCCE2;
defparam \main_reg|regFile~883 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N26
cycloneive_lcell_comb \main_reg|regFile~884 (
// Equation(s):
// \main_reg|regFile~884_combout  = (\main_reg|regFile~883_combout  & ((\main_reg|regFile[29][5]~q ) # ((!\reg_store_addr[2]~2_combout )))) # (!\main_reg|regFile~883_combout  & (((\main_reg|regFile[21][5]~q  & \reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile[29][5]~q ),
	.datab(\main_reg|regFile[21][5]~q ),
	.datac(\main_reg|regFile~883_combout ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~884_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~884 .lut_mask = 16'hACF0;
defparam \main_reg|regFile~884 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N10
cycloneive_lcell_comb \main_reg|regFile[26][5]~feeder (
// Equation(s):
// \main_reg|regFile[26][5]~feeder_combout  = \main_reg|regFile~893_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~893_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[26][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[26][5]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[26][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N11
dffeas \main_reg|regFile[26][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[26][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[26][5] .is_wysiwyg = "true";
defparam \main_reg|regFile[26][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y42_N11
dffeas \main_reg|regFile[30][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~893_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[30][5] .is_wysiwyg = "true";
defparam \main_reg|regFile[30][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N16
cycloneive_lcell_comb \main_reg|regFile[22][5]~feeder (
// Equation(s):
// \main_reg|regFile[22][5]~feeder_combout  = \main_reg|regFile~893_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~893_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[22][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[22][5]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[22][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y44_N17
dffeas \main_reg|regFile[22][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[22][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[22][5] .is_wysiwyg = "true";
defparam \main_reg|regFile[22][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y42_N25
dffeas \main_reg|regFile[18][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~893_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[18][5] .is_wysiwyg = "true";
defparam \main_reg|regFile[18][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N24
cycloneive_lcell_comb \main_reg|regFile~885 (
// Equation(s):
// \main_reg|regFile~885_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & (\main_reg|regFile[22][5]~q )) # (!\reg_store_addr[2]~2_combout  & 
// ((\main_reg|regFile[18][5]~q )))))

	.dataa(\main_reg|regFile[22][5]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[18][5]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~885_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~885 .lut_mask = 16'hEE30;
defparam \main_reg|regFile~885 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N10
cycloneive_lcell_comb \main_reg|regFile~886 (
// Equation(s):
// \main_reg|regFile~886_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~885_combout  & ((\main_reg|regFile[30][5]~q ))) # (!\main_reg|regFile~885_combout  & (\main_reg|regFile[26][5]~q )))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~885_combout ))))

	.dataa(\main_reg|regFile[26][5]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[30][5]~q ),
	.datad(\main_reg|regFile~885_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~886_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~886 .lut_mask = 16'hF388;
defparam \main_reg|regFile~886 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N10
cycloneive_lcell_comb \main_reg|regFile[16][5]~feeder (
// Equation(s):
// \main_reg|regFile[16][5]~feeder_combout  = \main_reg|regFile~893_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~893_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[16][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[16][5]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[16][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N11
dffeas \main_reg|regFile[16][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[16][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[16][5] .is_wysiwyg = "true";
defparam \main_reg|regFile[16][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y38_N1
dffeas \main_reg|regFile[20][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~893_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[20][5] .is_wysiwyg = "true";
defparam \main_reg|regFile[20][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N0
cycloneive_lcell_comb \main_reg|regFile~887 (
// Equation(s):
// \main_reg|regFile~887_combout  = (\reg_store_addr[2]~2_combout  & (((\main_reg|regFile[20][5]~q ) # (\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & (\main_reg|regFile[16][5]~q  & ((!\reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile[16][5]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[20][5]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~887_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~887 .lut_mask = 16'hCCE2;
defparam \main_reg|regFile~887 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N22
cycloneive_lcell_comb \main_reg|regFile[24][5]~feeder (
// Equation(s):
// \main_reg|regFile[24][5]~feeder_combout  = \main_reg|regFile~893_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~893_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[24][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[24][5]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[24][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N23
dffeas \main_reg|regFile[24][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[24][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[24][5] .is_wysiwyg = "true";
defparam \main_reg|regFile[24][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N24
cycloneive_lcell_comb \main_reg|regFile[28][5]~feeder (
// Equation(s):
// \main_reg|regFile[28][5]~feeder_combout  = \main_reg|regFile~893_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~893_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[28][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[28][5]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[28][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y42_N25
dffeas \main_reg|regFile[28][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[28][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[28][5] .is_wysiwyg = "true";
defparam \main_reg|regFile[28][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N2
cycloneive_lcell_comb \main_reg|regFile~888 (
// Equation(s):
// \main_reg|regFile~888_combout  = (\main_reg|regFile~887_combout  & (((\main_reg|regFile[28][5]~q )) # (!\reg_store_addr[3]~1_combout ))) # (!\main_reg|regFile~887_combout  & (\reg_store_addr[3]~1_combout  & (\main_reg|regFile[24][5]~q )))

	.dataa(\main_reg|regFile~887_combout ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[24][5]~q ),
	.datad(\main_reg|regFile[28][5]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~888_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~888 .lut_mask = 16'hEA62;
defparam \main_reg|regFile~888 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N28
cycloneive_lcell_comb \main_reg|regFile~889 (
// Equation(s):
// \main_reg|regFile~889_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~886_combout ) # ((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (((!\reg_store_addr[0]~5_combout  & \main_reg|regFile~888_combout ))))

	.dataa(\main_reg|regFile~886_combout ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\reg_store_addr[0]~5_combout ),
	.datad(\main_reg|regFile~888_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~889_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~889 .lut_mask = 16'hCBC8;
defparam \main_reg|regFile~889 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N18
cycloneive_lcell_comb \main_reg|regFile[23][5]~feeder (
// Equation(s):
// \main_reg|regFile[23][5]~feeder_combout  = \main_reg|regFile~893_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~893_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[23][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[23][5]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[23][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y44_N19
dffeas \main_reg|regFile[23][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[23][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[23][5] .is_wysiwyg = "true";
defparam \main_reg|regFile[23][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N12
cycloneive_lcell_comb \main_reg|regFile[31][5]~feeder (
// Equation(s):
// \main_reg|regFile[31][5]~feeder_combout  = \main_reg|regFile~893_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~893_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[31][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[31][5]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[31][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y44_N13
dffeas \main_reg|regFile[31][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[31][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[31][5] .is_wysiwyg = "true";
defparam \main_reg|regFile[31][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N29
dffeas \main_reg|regFile[19][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~893_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[19][5] .is_wysiwyg = "true";
defparam \main_reg|regFile[19][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N19
dffeas \main_reg|regFile[27][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~893_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[27][5] .is_wysiwyg = "true";
defparam \main_reg|regFile[27][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N18
cycloneive_lcell_comb \main_reg|regFile~890 (
// Equation(s):
// \main_reg|regFile~890_combout  = (\reg_store_addr[3]~1_combout  & (((\main_reg|regFile[27][5]~q ) # (\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & (\main_reg|regFile[19][5]~q  & ((!\reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile[19][5]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[27][5]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~890_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~890 .lut_mask = 16'hCCE2;
defparam \main_reg|regFile~890 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N10
cycloneive_lcell_comb \main_reg|regFile~891 (
// Equation(s):
// \main_reg|regFile~891_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~890_combout  & ((\main_reg|regFile[31][5]~q ))) # (!\main_reg|regFile~890_combout  & (\main_reg|regFile[23][5]~q )))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~890_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[23][5]~q ),
	.datac(\main_reg|regFile[31][5]~q ),
	.datad(\main_reg|regFile~890_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~891_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~891 .lut_mask = 16'hF588;
defparam \main_reg|regFile~891 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N18
cycloneive_lcell_comb \main_reg|regFile~892 (
// Equation(s):
// \main_reg|regFile~892_combout  = (\main_reg|regFile~889_combout  & (((\main_reg|regFile~891_combout ) # (!\reg_store_addr[0]~5_combout )))) # (!\main_reg|regFile~889_combout  & (\main_reg|regFile~884_combout  & (\reg_store_addr[0]~5_combout )))

	.dataa(\main_reg|regFile~884_combout ),
	.datab(\main_reg|regFile~889_combout ),
	.datac(\reg_store_addr[0]~5_combout ),
	.datad(\main_reg|regFile~891_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~892_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~892 .lut_mask = 16'hEC2C;
defparam \main_reg|regFile~892 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N0
cycloneive_lcell_comb \main_reg|rf_out2~553 (
// Equation(s):
// \main_reg|rf_out2~553_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|regFile[23][5]~q ) # ((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (((!\reg_read_addr2[3]~9_combout  & \main_reg|regFile[19][5]~q ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|regFile[23][5]~q ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\main_reg|regFile[19][5]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~553_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~553 .lut_mask = 16'hADA8;
defparam \main_reg|rf_out2~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N2
cycloneive_lcell_comb \main_reg|rf_out2~554 (
// Equation(s):
// \main_reg|rf_out2~554_combout  = (\main_reg|rf_out2~553_combout  & ((\main_reg|regFile[31][5]~q ) # ((!\reg_read_addr2[3]~9_combout )))) # (!\main_reg|rf_out2~553_combout  & (((\reg_read_addr2[3]~9_combout  & \main_reg|regFile[27][5]~q ))))

	.dataa(\main_reg|regFile[31][5]~q ),
	.datab(\main_reg|rf_out2~553_combout ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\main_reg|regFile[27][5]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~554_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~554 .lut_mask = 16'hBC8C;
defparam \main_reg|rf_out2~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N24
cycloneive_lcell_comb \main_reg|rf_out2~550 (
// Equation(s):
// \main_reg|rf_out2~550_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & (\main_reg|regFile[24][5]~q )) # (!\reg_read_addr2[3]~9_combout  & 
// ((\main_reg|regFile[16][5]~q )))))

	.dataa(\main_reg|regFile[24][5]~q ),
	.datab(\main_reg|regFile[16][5]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~550_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~550 .lut_mask = 16'hFA0C;
defparam \main_reg|rf_out2~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N0
cycloneive_lcell_comb \main_reg|rf_out2~551 (
// Equation(s):
// \main_reg|rf_out2~551_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~550_combout  & ((\main_reg|regFile[28][5]~q ))) # (!\main_reg|rf_out2~550_combout  & (\main_reg|regFile[20][5]~q )))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~550_combout ))))

	.dataa(\main_reg|regFile[20][5]~q ),
	.datab(\main_reg|regFile[28][5]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|rf_out2~550_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~551_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~551 .lut_mask = 16'hCFA0;
defparam \main_reg|rf_out2~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N28
cycloneive_lcell_comb \main_reg|rf_out2~548 (
// Equation(s):
// \main_reg|rf_out2~548_combout  = (\reg_read_addr2[3]~9_combout  & (((\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & ((\reg_read_addr2[2]~10_combout  & ((\main_reg|regFile[21][5]~q ))) # (!\reg_read_addr2[2]~10_combout  & 
// (\main_reg|regFile[17][5]~q ))))

	.dataa(\main_reg|regFile[17][5]~q ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|regFile[21][5]~q ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~548_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~548 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out2~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N24
cycloneive_lcell_comb \main_reg|rf_out2~549 (
// Equation(s):
// \main_reg|rf_out2~549_combout  = (\main_reg|rf_out2~548_combout  & (((\main_reg|regFile[29][5]~q ) # (!\reg_read_addr2[3]~9_combout )))) # (!\main_reg|rf_out2~548_combout  & (\main_reg|regFile[25][5]~q  & ((\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[25][5]~q ),
	.datab(\main_reg|rf_out2~548_combout ),
	.datac(\main_reg|regFile[29][5]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~549_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~549 .lut_mask = 16'hE2CC;
defparam \main_reg|rf_out2~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N2
cycloneive_lcell_comb \main_reg|rf_out2~552 (
// Equation(s):
// \main_reg|rf_out2~552_combout  = (\reg_read_addr2[0]~12_combout  & (((\reg_read_addr2[1]~11_combout ) # (\main_reg|rf_out2~549_combout )))) # (!\reg_read_addr2[0]~12_combout  & (\main_reg|rf_out2~551_combout  & (!\reg_read_addr2[1]~11_combout )))

	.dataa(\main_reg|rf_out2~551_combout ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\main_reg|rf_out2~549_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~552_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~552 .lut_mask = 16'hCEC2;
defparam \main_reg|rf_out2~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N14
cycloneive_lcell_comb \main_reg|rf_out2~546 (
// Equation(s):
// \main_reg|rf_out2~546_combout  = (\reg_read_addr2[3]~9_combout  & ((\reg_read_addr2[2]~10_combout ) # ((\main_reg|regFile[26][5]~q )))) # (!\reg_read_addr2[3]~9_combout  & (!\reg_read_addr2[2]~10_combout  & (\main_reg|regFile[18][5]~q )))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[18][5]~q ),
	.datad(\main_reg|regFile[26][5]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~546_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~546 .lut_mask = 16'hBA98;
defparam \main_reg|rf_out2~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N20
cycloneive_lcell_comb \main_reg|rf_out2~547 (
// Equation(s):
// \main_reg|rf_out2~547_combout  = (\main_reg|rf_out2~546_combout  & ((\main_reg|regFile[30][5]~q ) # ((!\reg_read_addr2[2]~10_combout )))) # (!\main_reg|rf_out2~546_combout  & (((\main_reg|regFile[22][5]~q  & \reg_read_addr2[2]~10_combout ))))

	.dataa(\main_reg|regFile[30][5]~q ),
	.datab(\main_reg|regFile[22][5]~q ),
	.datac(\main_reg|rf_out2~546_combout ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~547_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~547 .lut_mask = 16'hACF0;
defparam \main_reg|rf_out2~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N0
cycloneive_lcell_comb \main_reg|rf_out2~555 (
// Equation(s):
// \main_reg|rf_out2~555_combout  = (\main_reg|rf_out2~552_combout  & ((\main_reg|rf_out2~554_combout ) # ((!\reg_read_addr2[1]~11_combout )))) # (!\main_reg|rf_out2~552_combout  & (((\reg_read_addr2[1]~11_combout  & \main_reg|rf_out2~547_combout ))))

	.dataa(\main_reg|rf_out2~554_combout ),
	.datab(\main_reg|rf_out2~552_combout ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\main_reg|rf_out2~547_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~555_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~555 .lut_mask = 16'hBC8C;
defparam \main_reg|rf_out2~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N17
dffeas \main_reg|regFile[15][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile~893_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[15][5] .is_wysiwyg = "true";
defparam \main_reg|regFile[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y40_N5
dffeas \main_reg|regFile[13][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~893_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[13][5] .is_wysiwyg = "true";
defparam \main_reg|regFile[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y40_N31
dffeas \main_reg|regFile[12][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~893_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[12][5] .is_wysiwyg = "true";
defparam \main_reg|regFile[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N24
cycloneive_lcell_comb \main_reg|regFile[14][5]~feeder (
// Equation(s):
// \main_reg|regFile[14][5]~feeder_combout  = \main_reg|regFile~893_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~893_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[14][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[14][5]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[14][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N25
dffeas \main_reg|regFile[14][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[14][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[14][5] .is_wysiwyg = "true";
defparam \main_reg|regFile[14][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N0
cycloneive_lcell_comb \main_reg|rf_out2~563 (
// Equation(s):
// \main_reg|rf_out2~563_combout  = (\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout ) # ((\main_reg|regFile[14][5]~q )))) # (!\reg_read_addr2[1]~11_combout  & (!\reg_read_addr2[0]~12_combout  & (\main_reg|regFile[12][5]~q )))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\main_reg|regFile[12][5]~q ),
	.datad(\main_reg|regFile[14][5]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~563_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~563 .lut_mask = 16'hBA98;
defparam \main_reg|rf_out2~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N18
cycloneive_lcell_comb \main_reg|rf_out2~564 (
// Equation(s):
// \main_reg|rf_out2~564_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~563_combout  & (\main_reg|regFile[15][5]~q )) # (!\main_reg|rf_out2~563_combout  & ((\main_reg|regFile[13][5]~q ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~563_combout ))))

	.dataa(\main_reg|regFile[15][5]~q ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\main_reg|regFile[13][5]~q ),
	.datad(\main_reg|rf_out2~563_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~564_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~564 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out2~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N5
dffeas \main_reg|regFile[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~893_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[0][5] .is_wysiwyg = "true";
defparam \main_reg|regFile[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N21
dffeas \main_reg|regFile[1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~893_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[1][5] .is_wysiwyg = "true";
defparam \main_reg|regFile[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N8
cycloneive_lcell_comb \main_reg|rf_out2~560 (
// Equation(s):
// \main_reg|rf_out2~560_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & ((\main_reg|regFile[1][5]~q ))) # (!\reg_read_addr2[0]~12_combout  & 
// (\main_reg|regFile[0][5]~q ))))

	.dataa(\main_reg|regFile[0][5]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[1][5]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~560_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~560 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out2~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N27
dffeas \main_reg|regFile[2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~893_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[2][5] .is_wysiwyg = "true";
defparam \main_reg|regFile[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N22
cycloneive_lcell_comb \main_reg|rf_out2~561 (
// Equation(s):
// \main_reg|rf_out2~561_combout  = (\main_reg|rf_out2~560_combout  & ((\main_reg|regFile[3][5]~q ) # ((!\reg_read_addr2[1]~11_combout )))) # (!\main_reg|rf_out2~560_combout  & (((\main_reg|regFile[2][5]~q  & \reg_read_addr2[1]~11_combout ))))

	.dataa(\main_reg|regFile[3][5]~q ),
	.datab(\main_reg|rf_out2~560_combout ),
	.datac(\main_reg|regFile[2][5]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~561_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~561 .lut_mask = 16'hB8CC;
defparam \main_reg|rf_out2~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y44_N9
dffeas \main_reg|regFile[5][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~893_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[5][5] .is_wysiwyg = "true";
defparam \main_reg|regFile[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y41_N3
dffeas \main_reg|regFile[4][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~893_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[4][5] .is_wysiwyg = "true";
defparam \main_reg|regFile[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y44_N23
dffeas \main_reg|regFile[6][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~893_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[6][5] .is_wysiwyg = "true";
defparam \main_reg|regFile[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N0
cycloneive_lcell_comb \main_reg|rf_out2~558 (
// Equation(s):
// \main_reg|rf_out2~558_combout  = (\reg_read_addr2[1]~11_combout  & (((\main_reg|regFile[6][5]~q ) # (\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[4][5]~q  & ((!\reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[4][5]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[6][5]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~558_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~558 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out2~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N9
dffeas \main_reg|regFile[7][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~893_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[7][5] .is_wysiwyg = "true";
defparam \main_reg|regFile[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N14
cycloneive_lcell_comb \main_reg|rf_out2~559 (
// Equation(s):
// \main_reg|rf_out2~559_combout  = (\main_reg|rf_out2~558_combout  & (((\main_reg|regFile[7][5]~q ) # (!\reg_read_addr2[0]~12_combout )))) # (!\main_reg|rf_out2~558_combout  & (\main_reg|regFile[5][5]~q  & ((\reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[5][5]~q ),
	.datab(\main_reg|rf_out2~558_combout ),
	.datac(\main_reg|regFile[7][5]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~559_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~559 .lut_mask = 16'hE2CC;
defparam \main_reg|rf_out2~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N26
cycloneive_lcell_comb \main_reg|rf_out2~562 (
// Equation(s):
// \main_reg|rf_out2~562_combout  = (\reg_read_addr2[3]~9_combout  & (\reg_read_addr2[2]~10_combout )) # (!\reg_read_addr2[3]~9_combout  & ((\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~559_combout ))) # (!\reg_read_addr2[2]~10_combout  & 
// (\main_reg|rf_out2~561_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|rf_out2~561_combout ),
	.datad(\main_reg|rf_out2~559_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~562_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~562 .lut_mask = 16'hDC98;
defparam \main_reg|rf_out2~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N17
dffeas \main_reg|regFile[9][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~893_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[9][5] .is_wysiwyg = "true";
defparam \main_reg|regFile[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N1
dffeas \main_reg|regFile[8][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~893_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[8][5] .is_wysiwyg = "true";
defparam \main_reg|regFile[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N16
cycloneive_lcell_comb \main_reg|rf_out2~556 (
// Equation(s):
// \main_reg|rf_out2~556_combout  = (\reg_read_addr2[1]~11_combout  & (\reg_read_addr2[0]~12_combout )) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & (\main_reg|regFile[9][5]~q )) # (!\reg_read_addr2[0]~12_combout  & 
// ((\main_reg|regFile[8][5]~q )))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\main_reg|regFile[9][5]~q ),
	.datad(\main_reg|regFile[8][5]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~556_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~556 .lut_mask = 16'hD9C8;
defparam \main_reg|rf_out2~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N11
dffeas \main_reg|regFile[10][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~893_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[10][5] .is_wysiwyg = "true";
defparam \main_reg|regFile[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N17
dffeas \main_reg|regFile[11][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~893_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[11][5] .is_wysiwyg = "true";
defparam \main_reg|regFile[11][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N10
cycloneive_lcell_comb \main_reg|rf_out2~557 (
// Equation(s):
// \main_reg|rf_out2~557_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~556_combout  & ((\main_reg|regFile[11][5]~q ))) # (!\main_reg|rf_out2~556_combout  & (\main_reg|regFile[10][5]~q )))) # (!\reg_read_addr2[1]~11_combout  & 
// (\main_reg|rf_out2~556_combout ))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|rf_out2~556_combout ),
	.datac(\main_reg|regFile[10][5]~q ),
	.datad(\main_reg|regFile[11][5]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~557_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~557 .lut_mask = 16'hEC64;
defparam \main_reg|rf_out2~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N22
cycloneive_lcell_comb \main_reg|rf_out2~565 (
// Equation(s):
// \main_reg|rf_out2~565_combout  = (\main_reg|rf_out2~562_combout  & ((\main_reg|rf_out2~564_combout ) # ((!\reg_read_addr2[3]~9_combout )))) # (!\main_reg|rf_out2~562_combout  & (((\main_reg|rf_out2~557_combout  & \reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|rf_out2~564_combout ),
	.datab(\main_reg|rf_out2~562_combout ),
	.datac(\main_reg|rf_out2~557_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~565_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~565 .lut_mask = 16'hB8CC;
defparam \main_reg|rf_out2~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N10
cycloneive_lcell_comb \main_reg|rf_out2~566 (
// Equation(s):
// \main_reg|rf_out2~566_combout  = (\reg_read_addr2[4]~13_combout  & (\main_reg|rf_out2~555_combout )) # (!\reg_read_addr2[4]~13_combout  & ((\main_reg|rf_out2~565_combout )))

	.dataa(gnd),
	.datab(\main_reg|rf_out2~555_combout ),
	.datac(\reg_read_addr2[4]~13_combout ),
	.datad(\main_reg|rf_out2~565_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~566_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~566 .lut_mask = 16'hCFC0;
defparam \main_reg|rf_out2~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N11
dffeas \main_reg|rf_out2[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out2~566_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out2[5] .is_wysiwyg = "true";
defparam \main_reg|rf_out2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N0
cycloneive_lcell_comb \main_reg|regFile~873 (
// Equation(s):
// \main_reg|regFile~873_combout  = (\reg_store_addr[0]~5_combout  & (((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout  & (\main_reg|regFile[10][5]~q )) # (!\reg_store_addr[1]~4_combout  & 
// ((\main_reg|regFile[8][5]~q )))))

	.dataa(\main_reg|regFile[10][5]~q ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile[8][5]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~873_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~873 .lut_mask = 16'hEE30;
defparam \main_reg|regFile~873 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N16
cycloneive_lcell_comb \main_reg|regFile~874 (
// Equation(s):
// \main_reg|regFile~874_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~873_combout  & ((\main_reg|regFile[11][5]~q ))) # (!\main_reg|regFile~873_combout  & (\main_reg|regFile[9][5]~q )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~873_combout ))))

	.dataa(\main_reg|regFile[9][5]~q ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile[11][5]~q ),
	.datad(\main_reg|regFile~873_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~874_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~874 .lut_mask = 16'hF388;
defparam \main_reg|regFile~874 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N4
cycloneive_lcell_comb \main_reg|regFile~875 (
// Equation(s):
// \main_reg|regFile~875_combout  = (\reg_store_addr[0]~5_combout  & (\reg_store_addr[1]~4_combout )) # (!\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout  & ((\main_reg|regFile[2][5]~q ))) # (!\reg_store_addr[1]~4_combout  & 
// (\main_reg|regFile[0][5]~q ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[0][5]~q ),
	.datad(\main_reg|regFile[2][5]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~875_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~875 .lut_mask = 16'hDC98;
defparam \main_reg|regFile~875 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N6
cycloneive_lcell_comb \main_reg|regFile~876 (
// Equation(s):
// \main_reg|regFile~876_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~875_combout  & (\main_reg|regFile[3][5]~q )) # (!\main_reg|regFile~875_combout  & ((\main_reg|regFile[1][5]~q ))))) # (!\reg_store_addr[0]~5_combout  & 
// (\main_reg|regFile~875_combout ))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile~875_combout ),
	.datac(\main_reg|regFile[3][5]~q ),
	.datad(\main_reg|regFile[1][5]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~876_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~876 .lut_mask = 16'hE6C4;
defparam \main_reg|regFile~876 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N12
cycloneive_lcell_comb \main_reg|regFile~877 (
// Equation(s):
// \main_reg|regFile~877_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & (\main_reg|regFile~874_combout )) # (!\reg_store_addr[3]~1_combout  & 
// ((\main_reg|regFile~876_combout )))))

	.dataa(\main_reg|regFile~874_combout ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\main_reg|regFile~876_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~877_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~877 .lut_mask = 16'hE3E0;
defparam \main_reg|regFile~877 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N2
cycloneive_lcell_comb \main_reg|regFile~871 (
// Equation(s):
// \main_reg|regFile~871_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & (\main_reg|regFile[5][5]~q )) # (!\reg_store_addr[0]~5_combout  & 
// ((\main_reg|regFile[4][5]~q )))))

	.dataa(\main_reg|regFile[5][5]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[4][5]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~871_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~871 .lut_mask = 16'hEE30;
defparam \main_reg|regFile~871 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N8
cycloneive_lcell_comb \main_reg|regFile~872 (
// Equation(s):
// \main_reg|regFile~872_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~871_combout  & ((\main_reg|regFile[7][5]~q ))) # (!\main_reg|regFile~871_combout  & (\main_reg|regFile[6][5]~q )))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~871_combout ))))

	.dataa(\main_reg|regFile[6][5]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[7][5]~q ),
	.datad(\main_reg|regFile~871_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~872_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~872 .lut_mask = 16'hF388;
defparam \main_reg|regFile~872 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N30
cycloneive_lcell_comb \main_reg|regFile~878 (
// Equation(s):
// \main_reg|regFile~878_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & (\main_reg|regFile[13][5]~q )) # (!\reg_store_addr[0]~5_combout  & 
// ((\main_reg|regFile[12][5]~q )))))

	.dataa(\main_reg|regFile[13][5]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[12][5]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~878_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~878 .lut_mask = 16'hEE30;
defparam \main_reg|regFile~878 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N28
cycloneive_lcell_comb \main_reg|regFile~879 (
// Equation(s):
// \main_reg|regFile~879_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~878_combout  & (\main_reg|regFile[15][5]~q )) # (!\main_reg|regFile~878_combout  & ((\main_reg|regFile[14][5]~q ))))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~878_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[15][5]~q ),
	.datac(\main_reg|regFile~878_combout ),
	.datad(\main_reg|regFile[14][5]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~879_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~879 .lut_mask = 16'hDAD0;
defparam \main_reg|regFile~879 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N18
cycloneive_lcell_comb \main_reg|regFile~880 (
// Equation(s):
// \main_reg|regFile~880_combout  = (\main_reg|regFile~877_combout  & (((\main_reg|regFile~879_combout )) # (!\reg_store_addr[2]~2_combout ))) # (!\main_reg|regFile~877_combout  & (\reg_store_addr[2]~2_combout  & (\main_reg|regFile~872_combout )))

	.dataa(\main_reg|regFile~877_combout ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile~872_combout ),
	.datad(\main_reg|regFile~879_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~880_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~880 .lut_mask = 16'hEA62;
defparam \main_reg|regFile~880 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N28
cycloneive_lcell_comb \main_reg|regFile~881 (
// Equation(s):
// \main_reg|regFile~881_combout  = (\main_reg|regFile~82_combout  & ((\main_reg|regFile~83_combout  & (\main_reg|rf_out1 [5])) # (!\main_reg|regFile~83_combout  & ((\main_reg|regFile~880_combout ))))) # (!\main_reg|regFile~82_combout  & 
// (((!\main_reg|regFile~83_combout ))))

	.dataa(\main_reg|rf_out1 [5]),
	.datab(\main_reg|regFile~880_combout ),
	.datac(\main_reg|regFile~82_combout ),
	.datad(\main_reg|regFile~83_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~881_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~881 .lut_mask = 16'hA0CF;
defparam \main_reg|regFile~881 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N14
cycloneive_lcell_comb \reg_data_in[1]~15 (
// Equation(s):
// \reg_data_in[1]~15_combout  = (\Equal2~0_combout ) # ((\Equal7~1_combout  & ((!\Equal5~0_combout ) # (!\my_program|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [2]),
	.datab(\Equal5~0_combout ),
	.datac(\Equal2~0_combout ),
	.datad(\Equal7~1_combout ),
	.cin(gnd),
	.combout(\reg_data_in[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in[1]~15 .lut_mask = 16'hF7F0;
defparam \reg_data_in[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N28
cycloneive_lcell_comb \main_reg|regFile~867 (
// Equation(s):
// \main_reg|regFile~867_combout  = (\PC[5]~reg0_q  & (((!\Equal5~0_combout ) # (!\my_program|altsyncram_component|auto_generated|q_a [5])) # (!\my_program|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\PC[5]~reg0_q ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~867_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~867 .lut_mask = 16'h2AAA;
defparam \main_reg|regFile~867 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N22
cycloneive_lcell_comb \main_reg|regFile~868 (
// Equation(s):
// \main_reg|regFile~868_combout  = (\reg_data_in[1]~15_combout  & ((\alu|Mux25~16_combout ) # ((!\alu_ctrl~19_combout )))) # (!\reg_data_in[1]~15_combout  & (((\main_reg|regFile~867_combout ))))

	.dataa(\alu|Mux25~16_combout ),
	.datab(\main_reg|regFile~867_combout ),
	.datac(\alu_ctrl~19_combout ),
	.datad(\reg_data_in[1]~15_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~868_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~868 .lut_mask = 16'hAFCC;
defparam \main_reg|regFile~868 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N8
cycloneive_lcell_comb \main_reg|regFile~869 (
// Equation(s):
// \main_reg|regFile~869_combout  = (\reg_store_addr[3]~0_combout  & (\reg_data_in[1]~15_combout )) # (!\reg_store_addr[3]~0_combout  & (\main_reg|regFile~868_combout  & ((\alu|Mux27~8_combout ) # (!\reg_data_in[1]~15_combout ))))

	.dataa(\reg_data_in[1]~15_combout ),
	.datab(\reg_store_addr[3]~0_combout ),
	.datac(\main_reg|regFile~868_combout ),
	.datad(\alu|Mux27~8_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~869_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~869 .lut_mask = 16'hB898;
defparam \main_reg|regFile~869 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N28
cycloneive_lcell_comb \main_reg|regFile[21][6]~feeder (
// Equation(s):
// \main_reg|regFile[21][6]~feeder_combout  = \main_reg|regFile~866_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~866_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[21][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[21][6]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[21][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N29
dffeas \main_reg|regFile[21][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[21][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[21][6] .is_wysiwyg = "true";
defparam \main_reg|regFile[21][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y43_N25
dffeas \main_reg|regFile[17][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~866_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[17][6] .is_wysiwyg = "true";
defparam \main_reg|regFile[17][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N24
cycloneive_lcell_comb \main_reg|regFile~858 (
// Equation(s):
// \main_reg|regFile~858_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & (\main_reg|regFile[21][6]~q )) # (!\reg_store_addr[2]~2_combout  & 
// ((\main_reg|regFile[17][6]~q )))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|regFile[21][6]~q ),
	.datac(\main_reg|regFile[17][6]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~858_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~858 .lut_mask = 16'hEE50;
defparam \main_reg|regFile~858 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N23
dffeas \main_reg|regFile[29][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~866_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[29][6] .is_wysiwyg = "true";
defparam \main_reg|regFile[29][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N22
cycloneive_lcell_comb \main_reg|regFile[25][6]~feeder (
// Equation(s):
// \main_reg|regFile[25][6]~feeder_combout  = \main_reg|regFile~866_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~866_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[25][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[25][6]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[25][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N23
dffeas \main_reg|regFile[25][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[25][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[25][6] .is_wysiwyg = "true";
defparam \main_reg|regFile[25][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N22
cycloneive_lcell_comb \main_reg|regFile~859 (
// Equation(s):
// \main_reg|regFile~859_combout  = (\main_reg|regFile~858_combout  & (((\main_reg|regFile[29][6]~q )) # (!\reg_store_addr[3]~1_combout ))) # (!\main_reg|regFile~858_combout  & (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[25][6]~q ))))

	.dataa(\main_reg|regFile~858_combout ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[29][6]~q ),
	.datad(\main_reg|regFile[25][6]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~859_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~859 .lut_mask = 16'hE6A2;
defparam \main_reg|regFile~859 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N29
dffeas \main_reg|regFile[28][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~866_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[28][6] .is_wysiwyg = "true";
defparam \main_reg|regFile[28][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y43_N13
dffeas \main_reg|regFile[20][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~866_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[20][6] .is_wysiwyg = "true";
defparam \main_reg|regFile[20][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N20
cycloneive_lcell_comb \main_reg|regFile[16][6]~feeder (
// Equation(s):
// \main_reg|regFile[16][6]~feeder_combout  = \main_reg|regFile~866_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~866_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[16][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[16][6]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[16][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N21
dffeas \main_reg|regFile[16][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[16][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[16][6] .is_wysiwyg = "true";
defparam \main_reg|regFile[16][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N2
cycloneive_lcell_comb \main_reg|regFile[24][6]~feeder (
// Equation(s):
// \main_reg|regFile[24][6]~feeder_combout  = \main_reg|regFile~866_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~866_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[24][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[24][6]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[24][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N3
dffeas \main_reg|regFile[24][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[24][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[24][6] .is_wysiwyg = "true";
defparam \main_reg|regFile[24][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N10
cycloneive_lcell_comb \main_reg|regFile~860 (
// Equation(s):
// \main_reg|regFile~860_combout  = (\reg_store_addr[3]~1_combout  & (((\main_reg|regFile[24][6]~q ) # (\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & (\main_reg|regFile[16][6]~q  & ((!\reg_store_addr[2]~2_combout ))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|regFile[16][6]~q ),
	.datac(\main_reg|regFile[24][6]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~860_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~860 .lut_mask = 16'hAAE4;
defparam \main_reg|regFile~860 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N12
cycloneive_lcell_comb \main_reg|regFile~861 (
// Equation(s):
// \main_reg|regFile~861_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~860_combout  & (\main_reg|regFile[28][6]~q )) # (!\main_reg|regFile~860_combout  & ((\main_reg|regFile[20][6]~q ))))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~860_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[28][6]~q ),
	.datac(\main_reg|regFile[20][6]~q ),
	.datad(\main_reg|regFile~860_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~861_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~861 .lut_mask = 16'hDDA0;
defparam \main_reg|regFile~861 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N30
cycloneive_lcell_comb \main_reg|regFile~862 (
// Equation(s):
// \main_reg|regFile~862_combout  = (\reg_store_addr[1]~4_combout  & (\reg_store_addr[0]~5_combout )) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & (\main_reg|regFile~859_combout )) # (!\reg_store_addr[0]~5_combout  & 
// ((\main_reg|regFile~861_combout )))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile~859_combout ),
	.datad(\main_reg|regFile~861_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~862_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~862 .lut_mask = 16'hD9C8;
defparam \main_reg|regFile~862 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N21
dffeas \main_reg|regFile[22][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~866_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[22][6] .is_wysiwyg = "true";
defparam \main_reg|regFile[22][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N31
dffeas \main_reg|regFile[30][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~866_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[30][6] .is_wysiwyg = "true";
defparam \main_reg|regFile[30][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N23
dffeas \main_reg|regFile[18][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~866_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[18][6] .is_wysiwyg = "true";
defparam \main_reg|regFile[18][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N29
dffeas \main_reg|regFile[26][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~866_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[26][6] .is_wysiwyg = "true";
defparam \main_reg|regFile[26][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N28
cycloneive_lcell_comb \main_reg|regFile~856 (
// Equation(s):
// \main_reg|regFile~856_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[26][6]~q ))) # (!\reg_store_addr[3]~1_combout  & 
// (\main_reg|regFile[18][6]~q ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[18][6]~q ),
	.datac(\main_reg|regFile[26][6]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~856_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~856 .lut_mask = 16'hFA44;
defparam \main_reg|regFile~856 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N8
cycloneive_lcell_comb \main_reg|regFile~857 (
// Equation(s):
// \main_reg|regFile~857_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~856_combout  & ((\main_reg|regFile[30][6]~q ))) # (!\main_reg|regFile~856_combout  & (\main_reg|regFile[22][6]~q )))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~856_combout ))))

	.dataa(\main_reg|regFile[22][6]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[30][6]~q ),
	.datad(\main_reg|regFile~856_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~857_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~857 .lut_mask = 16'hF388;
defparam \main_reg|regFile~857 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N6
cycloneive_lcell_comb \main_reg|regFile[27][6]~feeder (
// Equation(s):
// \main_reg|regFile[27][6]~feeder_combout  = \main_reg|regFile~866_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~866_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[27][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[27][6]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[27][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N7
dffeas \main_reg|regFile[27][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[27][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[27][6] .is_wysiwyg = "true";
defparam \main_reg|regFile[27][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N27
dffeas \main_reg|regFile[31][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~866_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[31][6] .is_wysiwyg = "true";
defparam \main_reg|regFile[31][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N17
dffeas \main_reg|regFile[23][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~866_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[23][6] .is_wysiwyg = "true";
defparam \main_reg|regFile[23][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N2
cycloneive_lcell_comb \main_reg|regFile[19][6]~feeder (
// Equation(s):
// \main_reg|regFile[19][6]~feeder_combout  = \main_reg|regFile~866_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~866_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[19][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[19][6]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[19][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N3
dffeas \main_reg|regFile[19][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[19][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[19][6] .is_wysiwyg = "true";
defparam \main_reg|regFile[19][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N16
cycloneive_lcell_comb \main_reg|regFile~863 (
// Equation(s):
// \main_reg|regFile~863_combout  = (\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout ) # ((\main_reg|regFile[23][6]~q )))) # (!\reg_store_addr[2]~2_combout  & (!\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[19][6]~q ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[23][6]~q ),
	.datad(\main_reg|regFile[19][6]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~863_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~863 .lut_mask = 16'hB9A8;
defparam \main_reg|regFile~863 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N30
cycloneive_lcell_comb \main_reg|regFile~864 (
// Equation(s):
// \main_reg|regFile~864_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~863_combout  & ((\main_reg|regFile[31][6]~q ))) # (!\main_reg|regFile~863_combout  & (\main_reg|regFile[27][6]~q )))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~863_combout ))))

	.dataa(\main_reg|regFile[27][6]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[31][6]~q ),
	.datad(\main_reg|regFile~863_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~864_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~864 .lut_mask = 16'hF388;
defparam \main_reg|regFile~864 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N14
cycloneive_lcell_comb \main_reg|regFile~865 (
// Equation(s):
// \main_reg|regFile~865_combout  = (\main_reg|regFile~862_combout  & (((\main_reg|regFile~864_combout )) # (!\reg_store_addr[1]~4_combout ))) # (!\main_reg|regFile~862_combout  & (\reg_store_addr[1]~4_combout  & (\main_reg|regFile~857_combout )))

	.dataa(\main_reg|regFile~862_combout ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile~857_combout ),
	.datad(\main_reg|regFile~864_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~865_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~865 .lut_mask = 16'hEA62;
defparam \main_reg|regFile~865 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N20
cycloneive_lcell_comb \main_reg|rf_out2~525 (
// Equation(s):
// \main_reg|rf_out2~525_combout  = (\reg_read_addr2[3]~9_combout  & (((\reg_read_addr2[2]~10_combout ) # (\main_reg|regFile[25][6]~q )))) # (!\reg_read_addr2[3]~9_combout  & (\main_reg|regFile[17][6]~q  & (!\reg_read_addr2[2]~10_combout )))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|regFile[17][6]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|regFile[25][6]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~525_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~525 .lut_mask = 16'hAEA4;
defparam \main_reg|rf_out2~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N2
cycloneive_lcell_comb \main_reg|rf_out2~526 (
// Equation(s):
// \main_reg|rf_out2~526_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~525_combout  & ((\main_reg|regFile[29][6]~q ))) # (!\main_reg|rf_out2~525_combout  & (\main_reg|regFile[21][6]~q )))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~525_combout ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|regFile[21][6]~q ),
	.datac(\main_reg|regFile[29][6]~q ),
	.datad(\main_reg|rf_out2~525_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~526_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~526 .lut_mask = 16'hF588;
defparam \main_reg|rf_out2~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N10
cycloneive_lcell_comb \main_reg|rf_out2~532 (
// Equation(s):
// \main_reg|rf_out2~532_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & ((\main_reg|regFile[27][6]~q ))) # (!\reg_read_addr2[3]~9_combout  & 
// (\main_reg|regFile[19][6]~q ))))

	.dataa(\main_reg|regFile[19][6]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\main_reg|regFile[27][6]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~532_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~532 .lut_mask = 16'hF2C2;
defparam \main_reg|rf_out2~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N26
cycloneive_lcell_comb \main_reg|rf_out2~533 (
// Equation(s):
// \main_reg|rf_out2~533_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~532_combout  & ((\main_reg|regFile[31][6]~q ))) # (!\main_reg|rf_out2~532_combout  & (\main_reg|regFile[23][6]~q )))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~532_combout ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|regFile[23][6]~q ),
	.datac(\main_reg|regFile[31][6]~q ),
	.datad(\main_reg|rf_out2~532_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~533_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~533 .lut_mask = 16'hF588;
defparam \main_reg|rf_out2~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N18
cycloneive_lcell_comb \main_reg|rf_out2~529 (
// Equation(s):
// \main_reg|rf_out2~529_combout  = (\reg_read_addr2[3]~9_combout  & (((\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & ((\reg_read_addr2[2]~10_combout  & (\main_reg|regFile[20][6]~q )) # (!\reg_read_addr2[2]~10_combout  & 
// ((\main_reg|regFile[16][6]~q )))))

	.dataa(\main_reg|regFile[20][6]~q ),
	.datab(\main_reg|regFile[16][6]~q ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~529_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~529 .lut_mask = 16'hFA0C;
defparam \main_reg|rf_out2~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N0
cycloneive_lcell_comb \main_reg|rf_out2~530 (
// Equation(s):
// \main_reg|rf_out2~530_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~529_combout  & ((\main_reg|regFile[28][6]~q ))) # (!\main_reg|rf_out2~529_combout  & (\main_reg|regFile[24][6]~q )))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~529_combout ))))

	.dataa(\main_reg|regFile[24][6]~q ),
	.datab(\main_reg|regFile[28][6]~q ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\main_reg|rf_out2~529_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~530_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~530 .lut_mask = 16'hCFA0;
defparam \main_reg|rf_out2~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N20
cycloneive_lcell_comb \main_reg|rf_out2~527 (
// Equation(s):
// \main_reg|rf_out2~527_combout  = (\reg_read_addr2[3]~9_combout  & (\reg_read_addr2[2]~10_combout )) # (!\reg_read_addr2[3]~9_combout  & ((\reg_read_addr2[2]~10_combout  & (\main_reg|regFile[22][6]~q )) # (!\reg_read_addr2[2]~10_combout  & 
// ((\main_reg|regFile[18][6]~q )))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[22][6]~q ),
	.datad(\main_reg|regFile[18][6]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~527_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~527 .lut_mask = 16'hD9C8;
defparam \main_reg|rf_out2~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N10
cycloneive_lcell_comb \main_reg|rf_out2~528 (
// Equation(s):
// \main_reg|rf_out2~528_combout  = (\main_reg|rf_out2~527_combout  & (((\main_reg|regFile[30][6]~q ) # (!\reg_read_addr2[3]~9_combout )))) # (!\main_reg|rf_out2~527_combout  & (\main_reg|regFile[26][6]~q  & ((\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[26][6]~q ),
	.datab(\main_reg|rf_out2~527_combout ),
	.datac(\main_reg|regFile[30][6]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~528_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~528 .lut_mask = 16'hE2CC;
defparam \main_reg|rf_out2~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N20
cycloneive_lcell_comb \main_reg|rf_out2~531 (
// Equation(s):
// \main_reg|rf_out2~531_combout  = (\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout ) # ((\main_reg|rf_out2~528_combout )))) # (!\reg_read_addr2[1]~11_combout  & (!\reg_read_addr2[0]~12_combout  & (\main_reg|rf_out2~530_combout )))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\main_reg|rf_out2~530_combout ),
	.datad(\main_reg|rf_out2~528_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~531_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~531 .lut_mask = 16'hBA98;
defparam \main_reg|rf_out2~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N30
cycloneive_lcell_comb \main_reg|rf_out2~534 (
// Equation(s):
// \main_reg|rf_out2~534_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~531_combout  & ((\main_reg|rf_out2~533_combout ))) # (!\main_reg|rf_out2~531_combout  & (\main_reg|rf_out2~526_combout )))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~531_combout ))))

	.dataa(\main_reg|rf_out2~526_combout ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\main_reg|rf_out2~533_combout ),
	.datad(\main_reg|rf_out2~531_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~534_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~534 .lut_mask = 16'hF388;
defparam \main_reg|rf_out2~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N27
dffeas \main_reg|regFile[15][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile~866_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[15][6] .is_wysiwyg = "true";
defparam \main_reg|regFile[15][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N3
dffeas \main_reg|regFile[14][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~866_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[14][6] .is_wysiwyg = "true";
defparam \main_reg|regFile[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N7
dffeas \main_reg|regFile[13][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~866_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[13][6] .is_wysiwyg = "true";
defparam \main_reg|regFile[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N9
dffeas \main_reg|regFile[12][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~866_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[12][6] .is_wysiwyg = "true";
defparam \main_reg|regFile[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N6
cycloneive_lcell_comb \main_reg|rf_out2~542 (
// Equation(s):
// \main_reg|rf_out2~542_combout  = (\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout ) # ((\main_reg|regFile[13][6]~q )))) # (!\reg_read_addr2[0]~12_combout  & (!\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[12][6]~q ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[13][6]~q ),
	.datad(\main_reg|regFile[12][6]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~542_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~542 .lut_mask = 16'hB9A8;
defparam \main_reg|rf_out2~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N24
cycloneive_lcell_comb \main_reg|rf_out2~543 (
// Equation(s):
// \main_reg|rf_out2~543_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~542_combout  & (\main_reg|regFile[15][6]~q )) # (!\main_reg|rf_out2~542_combout  & ((\main_reg|regFile[14][6]~q ))))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~542_combout ))))

	.dataa(\main_reg|regFile[15][6]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[14][6]~q ),
	.datad(\main_reg|rf_out2~542_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~543_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~543 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out2~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N22
cycloneive_lcell_comb \main_reg|regFile[4][6]~feeder (
// Equation(s):
// \main_reg|regFile[4][6]~feeder_combout  = \main_reg|regFile~866_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~866_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[4][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[4][6]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[4][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N23
dffeas \main_reg|regFile[4][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[4][6] .is_wysiwyg = "true";
defparam \main_reg|regFile[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y42_N23
dffeas \main_reg|regFile[5][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~866_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[5][6] .is_wysiwyg = "true";
defparam \main_reg|regFile[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N22
cycloneive_lcell_comb \main_reg|rf_out2~535 (
// Equation(s):
// \main_reg|rf_out2~535_combout  = (\reg_read_addr2[0]~12_combout  & (((\main_reg|regFile[5][6]~q ) # (\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & (\main_reg|regFile[4][6]~q  & ((!\reg_read_addr2[1]~11_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|regFile[4][6]~q ),
	.datac(\main_reg|regFile[5][6]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~535_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~535 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out2~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N0
cycloneive_lcell_comb \main_reg|regFile[7][6]~feeder (
// Equation(s):
// \main_reg|regFile[7][6]~feeder_combout  = \main_reg|regFile~866_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~866_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[7][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[7][6]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[7][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N1
dffeas \main_reg|regFile[7][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[7][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[7][6] .is_wysiwyg = "true";
defparam \main_reg|regFile[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y42_N25
dffeas \main_reg|regFile[6][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~866_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[6][6] .is_wysiwyg = "true";
defparam \main_reg|regFile[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N24
cycloneive_lcell_comb \main_reg|rf_out2~536 (
// Equation(s):
// \main_reg|rf_out2~536_combout  = (\main_reg|rf_out2~535_combout  & ((\main_reg|regFile[7][6]~q ) # ((!\reg_read_addr2[1]~11_combout )))) # (!\main_reg|rf_out2~535_combout  & (((\main_reg|regFile[6][6]~q  & \reg_read_addr2[1]~11_combout ))))

	.dataa(\main_reg|rf_out2~535_combout ),
	.datab(\main_reg|regFile[7][6]~q ),
	.datac(\main_reg|regFile[6][6]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~536_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~536 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out2~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N27
dffeas \main_reg|regFile[1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~866_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[1][6] .is_wysiwyg = "true";
defparam \main_reg|regFile[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y43_N17
dffeas \main_reg|regFile[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~866_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[0][6] .is_wysiwyg = "true";
defparam \main_reg|regFile[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N13
dffeas \main_reg|regFile[2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~866_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[2][6] .is_wysiwyg = "true";
defparam \main_reg|regFile[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N0
cycloneive_lcell_comb \main_reg|rf_out2~539 (
// Equation(s):
// \main_reg|rf_out2~539_combout  = (\reg_read_addr2[1]~11_combout  & (((\main_reg|regFile[2][6]~q ) # (\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[0][6]~q  & ((!\reg_read_addr2[0]~12_combout ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|regFile[0][6]~q ),
	.datac(\main_reg|regFile[2][6]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~539_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~539 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out2~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N15
dffeas \main_reg|regFile[3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~866_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[3][6] .is_wysiwyg = "true";
defparam \main_reg|regFile[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N14
cycloneive_lcell_comb \main_reg|rf_out2~540 (
// Equation(s):
// \main_reg|rf_out2~540_combout  = (\main_reg|rf_out2~539_combout  & (((\main_reg|regFile[3][6]~q ) # (!\reg_read_addr2[0]~12_combout )))) # (!\main_reg|rf_out2~539_combout  & (\main_reg|regFile[1][6]~q  & ((\reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[1][6]~q ),
	.datab(\main_reg|rf_out2~539_combout ),
	.datac(\main_reg|regFile[3][6]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~540_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~540 .lut_mask = 16'hE2CC;
defparam \main_reg|rf_out2~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N1
dffeas \main_reg|regFile[11][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~866_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[11][6] .is_wysiwyg = "true";
defparam \main_reg|regFile[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y38_N15
dffeas \main_reg|regFile[8][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~866_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[8][6] .is_wysiwyg = "true";
defparam \main_reg|regFile[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y38_N21
dffeas \main_reg|regFile[10][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~866_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[10][6] .is_wysiwyg = "true";
defparam \main_reg|regFile[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N28
cycloneive_lcell_comb \main_reg|rf_out2~537 (
// Equation(s):
// \main_reg|rf_out2~537_combout  = (\reg_read_addr2[1]~11_combout  & (((\main_reg|regFile[10][6]~q ) # (\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[8][6]~q  & ((!\reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[8][6]~q ),
	.datab(\main_reg|regFile[10][6]~q ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~537_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~537 .lut_mask = 16'hF0CA;
defparam \main_reg|rf_out2~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N26
cycloneive_lcell_comb \main_reg|rf_out2~538 (
// Equation(s):
// \main_reg|rf_out2~538_combout  = (\main_reg|rf_out2~537_combout  & ((\main_reg|regFile[11][6]~q ) # ((!\reg_read_addr2[0]~12_combout )))) # (!\main_reg|rf_out2~537_combout  & (((\main_reg|regFile[9][6]~q  & \reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[11][6]~q ),
	.datab(\main_reg|rf_out2~537_combout ),
	.datac(\main_reg|regFile[9][6]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~538_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~538 .lut_mask = 16'hB8CC;
defparam \main_reg|rf_out2~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N12
cycloneive_lcell_comb \main_reg|rf_out2~541 (
// Equation(s):
// \main_reg|rf_out2~541_combout  = (\reg_read_addr2[3]~9_combout  & (((\main_reg|rf_out2~538_combout ) # (\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & (\main_reg|rf_out2~540_combout  & ((!\reg_read_addr2[2]~10_combout ))))

	.dataa(\main_reg|rf_out2~540_combout ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|rf_out2~538_combout ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~541_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~541 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out2~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N14
cycloneive_lcell_comb \main_reg|rf_out2~544 (
// Equation(s):
// \main_reg|rf_out2~544_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~541_combout  & (\main_reg|rf_out2~543_combout )) # (!\main_reg|rf_out2~541_combout  & ((\main_reg|rf_out2~536_combout ))))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~541_combout ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|rf_out2~543_combout ),
	.datac(\main_reg|rf_out2~536_combout ),
	.datad(\main_reg|rf_out2~541_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~544_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~544 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N20
cycloneive_lcell_comb \main_reg|rf_out2~545 (
// Equation(s):
// \main_reg|rf_out2~545_combout  = (\reg_read_addr2[4]~13_combout  & (\main_reg|rf_out2~534_combout )) # (!\reg_read_addr2[4]~13_combout  & ((\main_reg|rf_out2~544_combout )))

	.dataa(\reg_read_addr2[4]~13_combout ),
	.datab(gnd),
	.datac(\main_reg|rf_out2~534_combout ),
	.datad(\main_reg|rf_out2~544_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~545_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~545 .lut_mask = 16'hF5A0;
defparam \main_reg|rf_out2~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N21
dffeas \main_reg|rf_out2[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out2~545_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out2[6] .is_wysiwyg = "true";
defparam \main_reg|rf_out2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N14
cycloneive_lcell_comb \main_reg|regFile~844 (
// Equation(s):
// \main_reg|regFile~844_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & (\main_reg|regFile[9][6]~q )) # (!\reg_store_addr[0]~5_combout  & 
// ((\main_reg|regFile[8][6]~q )))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[9][6]~q ),
	.datac(\main_reg|regFile[8][6]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~844_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~844 .lut_mask = 16'hEE50;
defparam \main_reg|regFile~844 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N0
cycloneive_lcell_comb \main_reg|regFile~845 (
// Equation(s):
// \main_reg|regFile~845_combout  = (\main_reg|regFile~844_combout  & (((\main_reg|regFile[11][6]~q ) # (!\reg_store_addr[1]~4_combout )))) # (!\main_reg|regFile~844_combout  & (\main_reg|regFile[10][6]~q  & ((\reg_store_addr[1]~4_combout ))))

	.dataa(\main_reg|regFile[10][6]~q ),
	.datab(\main_reg|regFile~844_combout ),
	.datac(\main_reg|regFile[11][6]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~845_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~845 .lut_mask = 16'hE2CC;
defparam \main_reg|regFile~845 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N8
cycloneive_lcell_comb \main_reg|regFile~851 (
// Equation(s):
// \main_reg|regFile~851_combout  = (\reg_store_addr[0]~5_combout  & (((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout  & (\main_reg|regFile[14][6]~q )) # (!\reg_store_addr[1]~4_combout  & 
// ((\main_reg|regFile[12][6]~q )))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[14][6]~q ),
	.datac(\main_reg|regFile[12][6]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~851_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~851 .lut_mask = 16'hEE50;
defparam \main_reg|regFile~851 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N24
cycloneive_lcell_comb \main_reg|regFile~852 (
// Equation(s):
// \main_reg|regFile~852_combout  = (\main_reg|regFile~851_combout  & (((\main_reg|regFile[15][6]~q ) # (!\reg_store_addr[0]~5_combout )))) # (!\main_reg|regFile~851_combout  & (\main_reg|regFile[13][6]~q  & ((\reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile[13][6]~q ),
	.datab(\main_reg|regFile~851_combout ),
	.datac(\main_reg|regFile[15][6]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~852_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~852 .lut_mask = 16'hE2CC;
defparam \main_reg|regFile~852 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N10
cycloneive_lcell_comb \main_reg|regFile~846 (
// Equation(s):
// \main_reg|regFile~846_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout ) # (\main_reg|regFile[6][6]~q )))) # (!\reg_store_addr[1]~4_combout  & (\main_reg|regFile[4][6]~q  & (!\reg_store_addr[0]~5_combout )))

	.dataa(\main_reg|regFile[4][6]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\reg_store_addr[0]~5_combout ),
	.datad(\main_reg|regFile[6][6]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~846_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~846 .lut_mask = 16'hCEC2;
defparam \main_reg|regFile~846 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N8
cycloneive_lcell_comb \main_reg|regFile~847 (
// Equation(s):
// \main_reg|regFile~847_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~846_combout  & ((\main_reg|regFile[7][6]~q ))) # (!\main_reg|regFile~846_combout  & (\main_reg|regFile[5][6]~q )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~846_combout ))))

	.dataa(\main_reg|regFile[5][6]~q ),
	.datab(\main_reg|regFile[7][6]~q ),
	.datac(\reg_store_addr[0]~5_combout ),
	.datad(\main_reg|regFile~846_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~847_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~847 .lut_mask = 16'hCFA0;
defparam \main_reg|regFile~847 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N16
cycloneive_lcell_comb \main_reg|regFile~848 (
// Equation(s):
// \main_reg|regFile~848_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & (\main_reg|regFile[1][6]~q )) # (!\reg_store_addr[0]~5_combout  & 
// ((\main_reg|regFile[0][6]~q )))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[1][6]~q ),
	.datac(\main_reg|regFile[0][6]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~848_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~848 .lut_mask = 16'hEE50;
defparam \main_reg|regFile~848 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N22
cycloneive_lcell_comb \main_reg|regFile~849 (
// Equation(s):
// \main_reg|regFile~849_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~848_combout  & ((\main_reg|regFile[3][6]~q ))) # (!\main_reg|regFile~848_combout  & (\main_reg|regFile[2][6]~q )))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~848_combout ))))

	.dataa(\main_reg|regFile[2][6]~q ),
	.datab(\main_reg|regFile[3][6]~q ),
	.datac(\reg_store_addr[1]~4_combout ),
	.datad(\main_reg|regFile~848_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~849_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~849 .lut_mask = 16'hCFA0;
defparam \main_reg|regFile~849 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N14
cycloneive_lcell_comb \main_reg|regFile~850 (
// Equation(s):
// \main_reg|regFile~850_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & (\main_reg|regFile~847_combout )) # (!\reg_store_addr[2]~2_combout  & 
// ((\main_reg|regFile~849_combout )))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|regFile~847_combout ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\main_reg|regFile~849_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~850_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~850 .lut_mask = 16'hE5E0;
defparam \main_reg|regFile~850 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N24
cycloneive_lcell_comb \main_reg|regFile~853 (
// Equation(s):
// \main_reg|regFile~853_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~850_combout  & ((\main_reg|regFile~852_combout ))) # (!\main_reg|regFile~850_combout  & (\main_reg|regFile~845_combout )))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~850_combout ))))

	.dataa(\main_reg|regFile~845_combout ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile~852_combout ),
	.datad(\main_reg|regFile~850_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~853_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~853 .lut_mask = 16'hF388;
defparam \main_reg|regFile~853 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N26
cycloneive_lcell_comb \main_reg|regFile~854 (
// Equation(s):
// \main_reg|regFile~854_combout  = (\main_reg|regFile~83_combout  & (\main_reg|rf_out1 [6] & (\main_reg|regFile~82_combout ))) # (!\main_reg|regFile~83_combout  & (((\main_reg|regFile~853_combout ) # (!\main_reg|regFile~82_combout ))))

	.dataa(\main_reg|regFile~83_combout ),
	.datab(\main_reg|rf_out1 [6]),
	.datac(\main_reg|regFile~82_combout ),
	.datad(\main_reg|regFile~853_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~854_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~854 .lut_mask = 16'hD585;
defparam \main_reg|regFile~854 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N18
cycloneive_lcell_comb \alu|ShiftLeft0~28 (
// Equation(s):
// \alu|ShiftLeft0~28_combout  = (\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [5]))) # (!\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [7]))

	.dataa(\main_reg|rf_out1 [7]),
	.datab(gnd),
	.datac(\alu_in2[1]~57_combout ),
	.datad(\main_reg|rf_out1 [5]),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~28 .lut_mask = 16'hFA0A;
defparam \alu|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N2
cycloneive_lcell_comb \alu|ShiftLeft0~24 (
// Equation(s):
// \alu|ShiftLeft0~24_combout  = (\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [4]))) # (!\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [6]))

	.dataa(\main_reg|rf_out1 [6]),
	.datab(gnd),
	.datac(\alu_in2[1]~57_combout ),
	.datad(\main_reg|rf_out1 [4]),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~24 .lut_mask = 16'hFA0A;
defparam \alu|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N4
cycloneive_lcell_comb \alu|ShiftLeft0~29 (
// Equation(s):
// \alu|ShiftLeft0~29_combout  = (\alu_in2[0]~58_combout  & ((\alu|ShiftLeft0~24_combout ))) # (!\alu_in2[0]~58_combout  & (\alu|ShiftLeft0~28_combout ))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\alu|ShiftLeft0~28_combout ),
	.datac(\alu|ShiftLeft0~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~29 .lut_mask = 16'hE4E4;
defparam \alu|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N8
cycloneive_lcell_comb \alu|ShiftRight1~50 (
// Equation(s):
// \alu|ShiftRight1~50_combout  = (\alu_in1[31]~4_combout  & (!\alu_in1[31]~5_combout  & (!\alu_in2[3]~55_combout  & \reg_data_in~2_combout )))

	.dataa(\alu_in1[31]~4_combout ),
	.datab(\alu_in1[31]~5_combout ),
	.datac(\alu_in2[3]~55_combout ),
	.datad(\reg_data_in~2_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~50_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~50 .lut_mask = 16'h0200;
defparam \alu|ShiftRight1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N28
cycloneive_lcell_comb \alu|ShiftLeft0~6 (
// Equation(s):
// \alu|ShiftLeft0~6_combout  = (\alu_in2[0]~58_combout  & (\main_reg|rf_out1 [0])) # (!\alu_in2[0]~58_combout  & ((\main_reg|rf_out1 [1])))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\main_reg|rf_out1 [0]),
	.datac(gnd),
	.datad(\main_reg|rf_out1 [1]),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~6 .lut_mask = 16'hDD88;
defparam \alu|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N12
cycloneive_lcell_comb \alu|ShiftLeft0~12 (
// Equation(s):
// \alu|ShiftLeft0~12_combout  = (!\alu_in2[1]~57_combout  & ((\alu_in2[0]~58_combout  & (\main_reg|rf_out1 [2])) # (!\alu_in2[0]~58_combout  & ((\main_reg|rf_out1 [3])))))

	.dataa(\main_reg|rf_out1 [2]),
	.datab(\alu_in2[0]~58_combout ),
	.datac(\main_reg|rf_out1 [3]),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~12 .lut_mask = 16'h00B8;
defparam \alu|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N20
cycloneive_lcell_comb \alu|ShiftLeft0~13 (
// Equation(s):
// \alu|ShiftLeft0~13_combout  = (\alu|ShiftLeft0~12_combout ) # ((\alu_in2[1]~57_combout  & \alu|ShiftLeft0~6_combout ))

	.dataa(gnd),
	.datab(\alu_in2[1]~57_combout ),
	.datac(\alu|ShiftLeft0~6_combout ),
	.datad(\alu|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~13 .lut_mask = 16'hFFC0;
defparam \alu|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N28
cycloneive_lcell_comb \alu|ShiftLeft0~30 (
// Equation(s):
// \alu|ShiftLeft0~30_combout  = (\alu|ShiftRight1~50_combout  & ((\alu_in2[2]~56_combout  & ((\alu|ShiftLeft0~13_combout ))) # (!\alu_in2[2]~56_combout  & (\alu|ShiftLeft0~29_combout ))))

	.dataa(\alu|ShiftLeft0~29_combout ),
	.datab(\alu_in2[2]~56_combout ),
	.datac(\alu|ShiftRight1~50_combout ),
	.datad(\alu|ShiftLeft0~13_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~30 .lut_mask = 16'hE020;
defparam \alu|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N16
cycloneive_lcell_comb \alu_in1[7]~30 (
// Equation(s):
// \alu_in1[7]~30_combout  = (!\alu_in1[31]~5_combout  & (\main_reg|rf_out1 [7] & (\alu_in1[31]~4_combout  & \reg_data_in~2_combout )))

	.dataa(\alu_in1[31]~5_combout ),
	.datab(\main_reg|rf_out1 [7]),
	.datac(\alu_in1[31]~4_combout ),
	.datad(\reg_data_in~2_combout ),
	.cin(gnd),
	.combout(\alu_in1[7]~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1[7]~30 .lut_mask = 16'h4000;
defparam \alu_in1[7]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N7
dffeas \main_reg|regFile[3][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~812_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[3][8] .is_wysiwyg = "true";
defparam \main_reg|regFile[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N15
dffeas \main_reg|regFile[1][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~812_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[1][8] .is_wysiwyg = "true";
defparam \main_reg|regFile[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N16
cycloneive_lcell_comb \main_reg|regFile[2][8]~feeder (
// Equation(s):
// \main_reg|regFile[2][8]~feeder_combout  = \main_reg|regFile~812_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~812_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[2][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[2][8]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[2][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N17
dffeas \main_reg|regFile[2][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[2][8] .is_wysiwyg = "true";
defparam \main_reg|regFile[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N22
cycloneive_lcell_comb \main_reg|regFile[0][8]~feeder (
// Equation(s):
// \main_reg|regFile[0][8]~feeder_combout  = \main_reg|regFile~812_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~812_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[0][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[0][8]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[0][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N23
dffeas \main_reg|regFile[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[0][8] .is_wysiwyg = "true";
defparam \main_reg|regFile[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N8
cycloneive_lcell_comb \main_reg|rf_out2~497 (
// Equation(s):
// \main_reg|rf_out2~497_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[2][8]~q ) # ((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & (((\main_reg|regFile[0][8]~q  & !\reg_read_addr2[0]~12_combout ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|regFile[2][8]~q ),
	.datac(\main_reg|regFile[0][8]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~497_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~497 .lut_mask = 16'hAAD8;
defparam \main_reg|rf_out2~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N22
cycloneive_lcell_comb \main_reg|rf_out2~498 (
// Equation(s):
// \main_reg|rf_out2~498_combout  = (\main_reg|rf_out2~497_combout  & ((\main_reg|regFile[3][8]~q ) # ((!\reg_read_addr2[0]~12_combout )))) # (!\main_reg|rf_out2~497_combout  & (((\main_reg|regFile[1][8]~q  & \reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[3][8]~q ),
	.datab(\main_reg|regFile[1][8]~q ),
	.datac(\main_reg|rf_out2~497_combout ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~498_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~498 .lut_mask = 16'hACF0;
defparam \main_reg|rf_out2~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N27
dffeas \main_reg|regFile[11][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~812_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[11][8] .is_wysiwyg = "true";
defparam \main_reg|regFile[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N21
dffeas \main_reg|regFile[8][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~812_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[8][8] .is_wysiwyg = "true";
defparam \main_reg|regFile[8][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N23
dffeas \main_reg|regFile[10][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~812_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[10][8] .is_wysiwyg = "true";
defparam \main_reg|regFile[10][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N8
cycloneive_lcell_comb \main_reg|rf_out2~495 (
// Equation(s):
// \main_reg|rf_out2~495_combout  = (\reg_read_addr2[0]~12_combout  & (((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[10][8]~q ))) # (!\reg_read_addr2[1]~11_combout  & 
// (\main_reg|regFile[8][8]~q ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|regFile[8][8]~q ),
	.datac(\main_reg|regFile[10][8]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~495_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~495 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out2~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N0
cycloneive_lcell_comb \main_reg|regFile[9][8]~feeder (
// Equation(s):
// \main_reg|regFile[9][8]~feeder_combout  = \main_reg|regFile~812_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~812_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[9][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[9][8]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[9][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N1
dffeas \main_reg|regFile[9][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[9][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[9][8] .is_wysiwyg = "true";
defparam \main_reg|regFile[9][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N30
cycloneive_lcell_comb \main_reg|rf_out2~496 (
// Equation(s):
// \main_reg|rf_out2~496_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~495_combout  & (\main_reg|regFile[11][8]~q )) # (!\main_reg|rf_out2~495_combout  & ((\main_reg|regFile[9][8]~q ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~495_combout ))))

	.dataa(\main_reg|regFile[11][8]~q ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\main_reg|rf_out2~495_combout ),
	.datad(\main_reg|regFile[9][8]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~496_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~496 .lut_mask = 16'hBCB0;
defparam \main_reg|rf_out2~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N24
cycloneive_lcell_comb \main_reg|rf_out2~499 (
// Equation(s):
// \main_reg|rf_out2~499_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~496_combout ))) # (!\reg_read_addr2[3]~9_combout  & 
// (\main_reg|rf_out2~498_combout ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|rf_out2~498_combout ),
	.datac(\main_reg|rf_out2~496_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~499_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~499 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out2~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N27
dffeas \main_reg|regFile[15][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile~812_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[15][8] .is_wysiwyg = "true";
defparam \main_reg|regFile[15][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y40_N23
dffeas \main_reg|regFile[12][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~812_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[12][8] .is_wysiwyg = "true";
defparam \main_reg|regFile[12][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N22
cycloneive_lcell_comb \main_reg|rf_out2~500 (
// Equation(s):
// \main_reg|rf_out2~500_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & ((\main_reg|regFile[13][8]~q ))) # (!\reg_read_addr2[0]~12_combout  & 
// (\main_reg|regFile[12][8]~q ))))

	.dataa(\main_reg|regFile[12][8]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\main_reg|regFile[13][8]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~500_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~500 .lut_mask = 16'hF2C2;
defparam \main_reg|rf_out2~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N28
cycloneive_lcell_comb \main_reg|regFile[14][8]~feeder (
// Equation(s):
// \main_reg|regFile[14][8]~feeder_combout  = \main_reg|regFile~812_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~812_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[14][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[14][8]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[14][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N29
dffeas \main_reg|regFile[14][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[14][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[14][8] .is_wysiwyg = "true";
defparam \main_reg|regFile[14][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N8
cycloneive_lcell_comb \main_reg|rf_out2~501 (
// Equation(s):
// \main_reg|rf_out2~501_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~500_combout  & (\main_reg|regFile[15][8]~q )) # (!\main_reg|rf_out2~500_combout  & ((\main_reg|regFile[14][8]~q ))))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~500_combout ))))

	.dataa(\main_reg|regFile[15][8]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|rf_out2~500_combout ),
	.datad(\main_reg|regFile[14][8]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~501_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~501 .lut_mask = 16'hBCB0;
defparam \main_reg|rf_out2~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N7
dffeas \main_reg|regFile[7][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~812_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[7][8] .is_wysiwyg = "true";
defparam \main_reg|regFile[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y43_N21
dffeas \main_reg|regFile[6][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~812_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[6][8] .is_wysiwyg = "true";
defparam \main_reg|regFile[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y43_N17
dffeas \main_reg|regFile[4][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~812_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[4][8] .is_wysiwyg = "true";
defparam \main_reg|regFile[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y43_N11
dffeas \main_reg|regFile[5][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~812_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[5][8] .is_wysiwyg = "true";
defparam \main_reg|regFile[5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N10
cycloneive_lcell_comb \main_reg|rf_out2~493 (
// Equation(s):
// \main_reg|rf_out2~493_combout  = (\reg_read_addr2[0]~12_combout  & (((\main_reg|regFile[5][8]~q ) # (\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & (\main_reg|regFile[4][8]~q  & ((!\reg_read_addr2[1]~11_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|regFile[4][8]~q ),
	.datac(\main_reg|regFile[5][8]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~493_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~493 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out2~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N20
cycloneive_lcell_comb \main_reg|rf_out2~494 (
// Equation(s):
// \main_reg|rf_out2~494_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~493_combout  & (\main_reg|regFile[7][8]~q )) # (!\main_reg|rf_out2~493_combout  & ((\main_reg|regFile[6][8]~q ))))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~493_combout ))))

	.dataa(\main_reg|regFile[7][8]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[6][8]~q ),
	.datad(\main_reg|rf_out2~493_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~494_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~494 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out2~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N10
cycloneive_lcell_comb \main_reg|rf_out2~502 (
// Equation(s):
// \main_reg|rf_out2~502_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~499_combout  & (\main_reg|rf_out2~501_combout )) # (!\main_reg|rf_out2~499_combout  & ((\main_reg|rf_out2~494_combout ))))) # (!\reg_read_addr2[2]~10_combout  & 
// (\main_reg|rf_out2~499_combout ))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|rf_out2~499_combout ),
	.datac(\main_reg|rf_out2~501_combout ),
	.datad(\main_reg|rf_out2~494_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~502_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~502 .lut_mask = 16'hE6C4;
defparam \main_reg|rf_out2~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N3
dffeas \main_reg|regFile[27][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~812_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[27][8] .is_wysiwyg = "true";
defparam \main_reg|regFile[27][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y43_N25
dffeas \main_reg|regFile[19][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~812_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[19][8] .is_wysiwyg = "true";
defparam \main_reg|regFile[19][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N26
cycloneive_lcell_comb \main_reg|rf_out2~490 (
// Equation(s):
// \main_reg|rf_out2~490_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & (\main_reg|regFile[27][8]~q )) # (!\reg_read_addr2[3]~9_combout  & 
// ((\main_reg|regFile[19][8]~q )))))

	.dataa(\main_reg|regFile[27][8]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\main_reg|regFile[19][8]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~490_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~490 .lut_mask = 16'hE3E0;
defparam \main_reg|rf_out2~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N17
dffeas \main_reg|regFile[31][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~812_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[31][8] .is_wysiwyg = "true";
defparam \main_reg|regFile[31][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N2
cycloneive_lcell_comb \main_reg|regFile[23][8]~feeder (
// Equation(s):
// \main_reg|regFile[23][8]~feeder_combout  = \main_reg|regFile~812_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~812_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[23][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[23][8]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[23][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N3
dffeas \main_reg|regFile[23][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[23][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[23][8] .is_wysiwyg = "true";
defparam \main_reg|regFile[23][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N4
cycloneive_lcell_comb \main_reg|rf_out2~491 (
// Equation(s):
// \main_reg|rf_out2~491_combout  = (\main_reg|rf_out2~490_combout  & ((\main_reg|regFile[31][8]~q ) # ((!\reg_read_addr2[2]~10_combout )))) # (!\main_reg|rf_out2~490_combout  & (((\reg_read_addr2[2]~10_combout  & \main_reg|regFile[23][8]~q ))))

	.dataa(\main_reg|rf_out2~490_combout ),
	.datab(\main_reg|regFile[31][8]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|regFile[23][8]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~491_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~491 .lut_mask = 16'hDA8A;
defparam \main_reg|rf_out2~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N26
cycloneive_lcell_comb \main_reg|regFile[29][8]~feeder (
// Equation(s):
// \main_reg|regFile[29][8]~feeder_combout  = \main_reg|regFile~812_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~812_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[29][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[29][8]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[29][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N27
dffeas \main_reg|regFile[29][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[29][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[29][8] .is_wysiwyg = "true";
defparam \main_reg|regFile[29][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N9
dffeas \main_reg|regFile[21][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~812_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[21][8] .is_wysiwyg = "true";
defparam \main_reg|regFile[21][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N22
cycloneive_lcell_comb \main_reg|regFile[25][8]~feeder (
// Equation(s):
// \main_reg|regFile[25][8]~feeder_combout  = \main_reg|regFile~812_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~812_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[25][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[25][8]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[25][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N23
dffeas \main_reg|regFile[25][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[25][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[25][8] .is_wysiwyg = "true";
defparam \main_reg|regFile[25][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N16
cycloneive_lcell_comb \main_reg|regFile[17][8]~feeder (
// Equation(s):
// \main_reg|regFile[17][8]~feeder_combout  = \main_reg|regFile~812_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~812_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[17][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[17][8]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[17][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N17
dffeas \main_reg|regFile[17][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[17][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[17][8] .is_wysiwyg = "true";
defparam \main_reg|regFile[17][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N28
cycloneive_lcell_comb \main_reg|rf_out2~483 (
// Equation(s):
// \main_reg|rf_out2~483_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|regFile[25][8]~q ) # ((\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & (((\main_reg|regFile[17][8]~q  & !\reg_read_addr2[2]~10_combout ))))

	.dataa(\main_reg|regFile[25][8]~q ),
	.datab(\main_reg|regFile[17][8]~q ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~483_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~483 .lut_mask = 16'hF0AC;
defparam \main_reg|rf_out2~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N18
cycloneive_lcell_comb \main_reg|rf_out2~484 (
// Equation(s):
// \main_reg|rf_out2~484_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~483_combout  & (\main_reg|regFile[29][8]~q )) # (!\main_reg|rf_out2~483_combout  & ((\main_reg|regFile[21][8]~q ))))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~483_combout ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|regFile[29][8]~q ),
	.datac(\main_reg|regFile[21][8]~q ),
	.datad(\main_reg|rf_out2~483_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~484_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~484 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N29
dffeas \main_reg|regFile[26][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~812_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[26][8] .is_wysiwyg = "true";
defparam \main_reg|regFile[26][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y42_N7
dffeas \main_reg|regFile[22][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~812_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[22][8] .is_wysiwyg = "true";
defparam \main_reg|regFile[22][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N23
dffeas \main_reg|regFile[18][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~812_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[18][8] .is_wysiwyg = "true";
defparam \main_reg|regFile[18][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N8
cycloneive_lcell_comb \main_reg|rf_out2~485 (
// Equation(s):
// \main_reg|rf_out2~485_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|regFile[22][8]~q ) # ((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (((\main_reg|regFile[18][8]~q  & !\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[22][8]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[18][8]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~485_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~485 .lut_mask = 16'hCCB8;
defparam \main_reg|rf_out2~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N13
dffeas \main_reg|regFile[30][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~812_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[30][8] .is_wysiwyg = "true";
defparam \main_reg|regFile[30][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N26
cycloneive_lcell_comb \main_reg|rf_out2~486 (
// Equation(s):
// \main_reg|rf_out2~486_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~485_combout  & ((\main_reg|regFile[30][8]~q ))) # (!\main_reg|rf_out2~485_combout  & (\main_reg|regFile[26][8]~q )))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~485_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|regFile[26][8]~q ),
	.datac(\main_reg|rf_out2~485_combout ),
	.datad(\main_reg|regFile[30][8]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~486_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~486 .lut_mask = 16'hF858;
defparam \main_reg|rf_out2~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N15
dffeas \main_reg|regFile[24][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~812_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[24][8] .is_wysiwyg = "true";
defparam \main_reg|regFile[24][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N5
dffeas \main_reg|regFile[20][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~812_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[20][8] .is_wysiwyg = "true";
defparam \main_reg|regFile[20][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N20
cycloneive_lcell_comb \main_reg|regFile[16][8]~feeder (
// Equation(s):
// \main_reg|regFile[16][8]~feeder_combout  = \main_reg|regFile~812_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~812_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[16][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[16][8]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[16][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N21
dffeas \main_reg|regFile[16][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[16][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[16][8] .is_wysiwyg = "true";
defparam \main_reg|regFile[16][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N4
cycloneive_lcell_comb \main_reg|rf_out2~487 (
// Equation(s):
// \main_reg|rf_out2~487_combout  = (\reg_read_addr2[3]~9_combout  & (\reg_read_addr2[2]~10_combout )) # (!\reg_read_addr2[3]~9_combout  & ((\reg_read_addr2[2]~10_combout  & (\main_reg|regFile[20][8]~q )) # (!\reg_read_addr2[2]~10_combout  & 
// ((\main_reg|regFile[16][8]~q )))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[20][8]~q ),
	.datad(\main_reg|regFile[16][8]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~487_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~487 .lut_mask = 16'hD9C8;
defparam \main_reg|rf_out2~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N12
cycloneive_lcell_comb \main_reg|regFile[28][8]~feeder (
// Equation(s):
// \main_reg|regFile[28][8]~feeder_combout  = \main_reg|regFile~812_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~812_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[28][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[28][8]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[28][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N13
dffeas \main_reg|regFile[28][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[28][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[28][8] .is_wysiwyg = "true";
defparam \main_reg|regFile[28][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N24
cycloneive_lcell_comb \main_reg|rf_out2~488 (
// Equation(s):
// \main_reg|rf_out2~488_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~487_combout  & ((\main_reg|regFile[28][8]~q ))) # (!\main_reg|rf_out2~487_combout  & (\main_reg|regFile[24][8]~q )))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~487_combout ))))

	.dataa(\main_reg|regFile[24][8]~q ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|rf_out2~487_combout ),
	.datad(\main_reg|regFile[28][8]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~488_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~488 .lut_mask = 16'hF838;
defparam \main_reg|rf_out2~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N2
cycloneive_lcell_comb \main_reg|rf_out2~489 (
// Equation(s):
// \main_reg|rf_out2~489_combout  = (\reg_read_addr2[0]~12_combout  & (\reg_read_addr2[1]~11_combout )) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & (\main_reg|rf_out2~486_combout )) # (!\reg_read_addr2[1]~11_combout  & 
// ((\main_reg|rf_out2~488_combout )))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|rf_out2~486_combout ),
	.datad(\main_reg|rf_out2~488_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~489_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~489 .lut_mask = 16'hD9C8;
defparam \main_reg|rf_out2~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N16
cycloneive_lcell_comb \main_reg|rf_out2~492 (
// Equation(s):
// \main_reg|rf_out2~492_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~489_combout  & (\main_reg|rf_out2~491_combout )) # (!\main_reg|rf_out2~489_combout  & ((\main_reg|rf_out2~484_combout ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~489_combout ))))

	.dataa(\main_reg|rf_out2~491_combout ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\main_reg|rf_out2~484_combout ),
	.datad(\main_reg|rf_out2~489_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~492_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~492 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out2~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N22
cycloneive_lcell_comb \main_reg|rf_out2~503 (
// Equation(s):
// \main_reg|rf_out2~503_combout  = (\reg_read_addr2[4]~13_combout  & ((\main_reg|rf_out2~492_combout ))) # (!\reg_read_addr2[4]~13_combout  & (\main_reg|rf_out2~502_combout ))

	.dataa(\reg_read_addr2[4]~13_combout ),
	.datab(gnd),
	.datac(\main_reg|rf_out2~502_combout ),
	.datad(\main_reg|rf_out2~492_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~503_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~503 .lut_mask = 16'hFA50;
defparam \main_reg|rf_out2~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N23
dffeas \main_reg|rf_out2[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out2~503_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out2[8] .is_wysiwyg = "true";
defparam \main_reg|rf_out2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N20
cycloneive_lcell_comb \main_reg|regFile~790 (
// Equation(s):
// \main_reg|regFile~790_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & (\main_reg|regFile[9][8]~q )) # (!\reg_store_addr[0]~5_combout  & 
// ((\main_reg|regFile[8][8]~q )))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[9][8]~q ),
	.datac(\main_reg|regFile[8][8]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~790_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~790 .lut_mask = 16'hEE50;
defparam \main_reg|regFile~790 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N26
cycloneive_lcell_comb \main_reg|regFile~791 (
// Equation(s):
// \main_reg|regFile~791_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~790_combout  & ((\main_reg|regFile[11][8]~q ))) # (!\main_reg|regFile~790_combout  & (\main_reg|regFile[10][8]~q )))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~790_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[10][8]~q ),
	.datac(\main_reg|regFile[11][8]~q ),
	.datad(\main_reg|regFile~790_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~791_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~791 .lut_mask = 16'hF588;
defparam \main_reg|regFile~791 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N22
cycloneive_lcell_comb \main_reg|regFile~797 (
// Equation(s):
// \main_reg|regFile~797_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile[14][8]~q ) # ((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (((\main_reg|regFile[12][8]~q  & !\reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile[14][8]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[12][8]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~797_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~797 .lut_mask = 16'hCCB8;
defparam \main_reg|regFile~797 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N28
cycloneive_lcell_comb \main_reg|regFile~798 (
// Equation(s):
// \main_reg|regFile~798_combout  = (\main_reg|regFile~797_combout  & ((\main_reg|regFile[15][8]~q ) # ((!\reg_store_addr[0]~5_combout )))) # (!\main_reg|regFile~797_combout  & (((\main_reg|regFile[13][8]~q  & \reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile~797_combout ),
	.datab(\main_reg|regFile[15][8]~q ),
	.datac(\main_reg|regFile[13][8]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~798_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~798 .lut_mask = 16'hD8AA;
defparam \main_reg|regFile~798 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N16
cycloneive_lcell_comb \main_reg|regFile~792 (
// Equation(s):
// \main_reg|regFile~792_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile[6][8]~q ) # ((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (((\main_reg|regFile[4][8]~q  & !\reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile[6][8]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[4][8]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~792_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~792 .lut_mask = 16'hCCB8;
defparam \main_reg|regFile~792 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N6
cycloneive_lcell_comb \main_reg|regFile~793 (
// Equation(s):
// \main_reg|regFile~793_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~792_combout  & ((\main_reg|regFile[7][8]~q ))) # (!\main_reg|regFile~792_combout  & (\main_reg|regFile[5][8]~q )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~792_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[5][8]~q ),
	.datac(\main_reg|regFile[7][8]~q ),
	.datad(\main_reg|regFile~792_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~793_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~793 .lut_mask = 16'hF588;
defparam \main_reg|regFile~793 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N30
cycloneive_lcell_comb \main_reg|regFile~794 (
// Equation(s):
// \main_reg|regFile~794_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & ((\main_reg|regFile[1][8]~q ))) # (!\reg_store_addr[0]~5_combout  & 
// (\main_reg|regFile[0][8]~q ))))

	.dataa(\main_reg|regFile[0][8]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[1][8]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~794_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~794 .lut_mask = 16'hFC22;
defparam \main_reg|regFile~794 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N6
cycloneive_lcell_comb \main_reg|regFile~795 (
// Equation(s):
// \main_reg|regFile~795_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~794_combout  & ((\main_reg|regFile[3][8]~q ))) # (!\main_reg|regFile~794_combout  & (\main_reg|regFile[2][8]~q )))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~794_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[2][8]~q ),
	.datac(\main_reg|regFile[3][8]~q ),
	.datad(\main_reg|regFile~794_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~795_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~795 .lut_mask = 16'hF588;
defparam \main_reg|regFile~795 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N6
cycloneive_lcell_comb \main_reg|regFile~796 (
// Equation(s):
// \main_reg|regFile~796_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~793_combout ) # ((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & (((!\reg_store_addr[3]~1_combout  & \main_reg|regFile~795_combout ))))

	.dataa(\main_reg|regFile~793_combout ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\main_reg|regFile~795_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~796_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~796 .lut_mask = 16'hCBC8;
defparam \main_reg|regFile~796 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N20
cycloneive_lcell_comb \main_reg|regFile~799 (
// Equation(s):
// \main_reg|regFile~799_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~796_combout  & ((\main_reg|regFile~798_combout ))) # (!\main_reg|regFile~796_combout  & (\main_reg|regFile~791_combout )))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~796_combout ))))

	.dataa(\main_reg|regFile~791_combout ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile~798_combout ),
	.datad(\main_reg|regFile~796_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~799_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~799 .lut_mask = 16'hF388;
defparam \main_reg|regFile~799 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N10
cycloneive_lcell_comb \main_reg|regFile~800 (
// Equation(s):
// \main_reg|regFile~800_combout  = (\main_reg|regFile~83_combout  & (\main_reg|regFile~82_combout  & (\main_reg|rf_out1 [8]))) # (!\main_reg|regFile~83_combout  & (((\main_reg|regFile~799_combout )) # (!\main_reg|regFile~82_combout )))

	.dataa(\main_reg|regFile~83_combout ),
	.datab(\main_reg|regFile~82_combout ),
	.datac(\main_reg|rf_out1 [8]),
	.datad(\main_reg|regFile~799_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~800_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~800 .lut_mask = 16'hD591;
defparam \main_reg|regFile~800 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N2
cycloneive_lcell_comb \main_reg|regFile~28 (
// Equation(s):
// \main_reg|regFile~28_combout  = (!\alu_in2[4]~52_combout  & (\alu_ctrl~21_combout  & !\alu|ShiftRight0~38_combout ))

	.dataa(gnd),
	.datab(\alu_in2[4]~52_combout ),
	.datac(\alu_ctrl~21_combout ),
	.datad(\alu|ShiftRight0~38_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~28_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~28 .lut_mask = 16'h0030;
defparam \main_reg|regFile~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N2
cycloneive_lcell_comb \alu|Mux30~5 (
// Equation(s):
// \alu|Mux30~5_combout  = (\alu_in1[31]~4_combout  & (\my_program|altsyncram_component|auto_generated|q_a [14] & (\alu_ctrl~12_combout  & !\my_program|altsyncram_component|auto_generated|q_a [13])))

	.dataa(\alu_in1[31]~4_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [14]),
	.datac(\alu_ctrl~12_combout ),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\alu|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux30~5 .lut_mask = 16'h0080;
defparam \alu|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N18
cycloneive_lcell_comb \main_reg|regFile~586 (
// Equation(s):
// \main_reg|regFile~586_combout  = (\main_reg|regFile~1021_combout  & (\alu_in2[3]~55_combout  & (\main_reg|regFile~28_combout  & \alu|Mux30~5_combout )))

	.dataa(\main_reg|regFile~1021_combout ),
	.datab(\alu_in2[3]~55_combout ),
	.datac(\main_reg|regFile~28_combout ),
	.datad(\alu|Mux30~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~586_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~586 .lut_mask = 16'h8000;
defparam \main_reg|regFile~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N28
cycloneive_lcell_comb \main_reg|regFile~587 (
// Equation(s):
// \main_reg|regFile~587_combout  = (\main_reg|regFile~586_combout ) # ((\Equal2~0_combout  & !\main_reg|regFile~1021_combout ))

	.dataa(\Equal2~0_combout ),
	.datab(gnd),
	.datac(\main_reg|regFile~1021_combout ),
	.datad(\main_reg|regFile~586_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~587_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~587 .lut_mask = 16'hFF0A;
defparam \main_reg|regFile~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N16
cycloneive_lcell_comb \main_reg|regFile~589 (
// Equation(s):
// \main_reg|regFile~589_combout  = (\main_reg|regFile~1021_combout  & (((\main_reg|regFile~587_combout ) # (!\alu_ctrl~19_combout )) # (!\alu|Mux30~4_combout )))

	.dataa(\main_reg|regFile~1021_combout ),
	.datab(\alu|Mux30~4_combout ),
	.datac(\alu_ctrl~19_combout ),
	.datad(\main_reg|regFile~587_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~589_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~589 .lut_mask = 16'hAA2A;
defparam \main_reg|regFile~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N12
cycloneive_lcell_comb \main_reg|regFile~312 (
// Equation(s):
// \main_reg|regFile~312_combout  = (!\LessThan1~0_combout  & ((\always0~5_combout ) # (\main_reg|regFile~33_combout )))

	.dataa(\LessThan1~0_combout ),
	.datab(gnd),
	.datac(\always0~5_combout ),
	.datad(\main_reg|regFile~33_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~312_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~312 .lut_mask = 16'h5550;
defparam \main_reg|regFile~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N0
cycloneive_lcell_comb \main_reg|regFile~35 (
// Equation(s):
// \main_reg|regFile~35_combout  = (\wen_prot~q  & !\main_reg|Equal0~1_combout )

	.dataa(\wen_prot~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|Equal0~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~35_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~35 .lut_mask = 16'h00AA;
defparam \main_reg|regFile~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N24
cycloneive_lcell_comb \main_reg|regFile~313 (
// Equation(s):
// \main_reg|regFile~313_combout  = (\main_reg|regFile~312_combout  & (((\always0~6_combout )))) # (!\main_reg|regFile~312_combout  & (!\alu_in1[31]~4_combout  & (!\Equal2~0_combout )))

	.dataa(\alu_in1[31]~4_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\always0~6_combout ),
	.datad(\main_reg|regFile~312_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~313_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~313 .lut_mask = 16'hF011;
defparam \main_reg|regFile~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N14
cycloneive_lcell_comb \main_reg|regFile~360 (
// Equation(s):
// \main_reg|regFile~360_combout  = (\main_reg|regFile~312_combout  & ((\main_reg|rf_out1 [22]) # ((!\main_reg|regFile~313_combout )))) # (!\main_reg|regFile~312_combout  & (((\instr[22]~8_combout  & \main_reg|regFile~313_combout ))))

	.dataa(\main_reg|regFile~312_combout ),
	.datab(\main_reg|rf_out1 [22]),
	.datac(\instr[22]~8_combout ),
	.datad(\main_reg|regFile~313_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~360_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~360 .lut_mask = 16'hD8AA;
defparam \main_reg|regFile~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N6
cycloneive_lcell_comb \main_reg|regFile[29][22]~feeder (
// Equation(s):
// \main_reg|regFile[29][22]~feeder_combout  = \main_reg|regFile~373_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~373_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[29][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[29][22]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[29][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N7
dffeas \main_reg|regFile[29][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[29][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[29][22] .is_wysiwyg = "true";
defparam \main_reg|regFile[29][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N16
cycloneive_lcell_comb \main_reg|regFile[21][22]~feeder (
// Equation(s):
// \main_reg|regFile[21][22]~feeder_combout  = \main_reg|regFile~373_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~373_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[21][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[21][22]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[21][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y38_N17
dffeas \main_reg|regFile[21][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[21][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[21][22] .is_wysiwyg = "true";
defparam \main_reg|regFile[21][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y40_N23
dffeas \main_reg|regFile[17][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~373_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[17][22] .is_wysiwyg = "true";
defparam \main_reg|regFile[17][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N8
cycloneive_lcell_comb \main_reg|regFile[25][22]~feeder (
// Equation(s):
// \main_reg|regFile[25][22]~feeder_combout  = \main_reg|regFile~373_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~373_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[25][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[25][22]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[25][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y40_N9
dffeas \main_reg|regFile[25][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[25][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[25][22] .is_wysiwyg = "true";
defparam \main_reg|regFile[25][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N4
cycloneive_lcell_comb \main_reg|rf_out2~189 (
// Equation(s):
// \main_reg|rf_out2~189_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & ((\main_reg|regFile[25][22]~q ))) # (!\reg_read_addr2[3]~9_combout  & 
// (\main_reg|regFile[17][22]~q ))))

	.dataa(\main_reg|regFile[17][22]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[25][22]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~189_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~189 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out2~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N16
cycloneive_lcell_comb \main_reg|rf_out2~190 (
// Equation(s):
// \main_reg|rf_out2~190_combout  = (\main_reg|rf_out2~189_combout  & ((\main_reg|regFile[29][22]~q ) # ((!\reg_read_addr2[2]~10_combout )))) # (!\main_reg|rf_out2~189_combout  & (((\main_reg|regFile[21][22]~q  & \reg_read_addr2[2]~10_combout ))))

	.dataa(\main_reg|regFile[29][22]~q ),
	.datab(\main_reg|regFile[21][22]~q ),
	.datac(\main_reg|rf_out2~189_combout ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~190_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~190 .lut_mask = 16'hACF0;
defparam \main_reg|rf_out2~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N27
dffeas \main_reg|regFile[28][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~373_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[28][22] .is_wysiwyg = "true";
defparam \main_reg|regFile[28][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y38_N5
dffeas \main_reg|regFile[24][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~373_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[24][22] .is_wysiwyg = "true";
defparam \main_reg|regFile[24][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y38_N25
dffeas \main_reg|regFile[16][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~373_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[16][22] .is_wysiwyg = "true";
defparam \main_reg|regFile[16][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y38_N27
dffeas \main_reg|regFile[20][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~373_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[20][22] .is_wysiwyg = "true";
defparam \main_reg|regFile[20][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N14
cycloneive_lcell_comb \main_reg|rf_out2~193 (
// Equation(s):
// \main_reg|rf_out2~193_combout  = (\reg_read_addr2[2]~10_combout  & (((\main_reg|regFile[20][22]~q ) # (\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (\main_reg|regFile[16][22]~q  & ((!\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[16][22]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[20][22]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~193_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~193 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out2~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N12
cycloneive_lcell_comb \main_reg|rf_out2~194 (
// Equation(s):
// \main_reg|rf_out2~194_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~193_combout  & (\main_reg|regFile[28][22]~q )) # (!\main_reg|rf_out2~193_combout  & ((\main_reg|regFile[24][22]~q ))))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~193_combout ))))

	.dataa(\main_reg|regFile[28][22]~q ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|regFile[24][22]~q ),
	.datad(\main_reg|rf_out2~193_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~194_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~194 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out2~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N29
dffeas \main_reg|regFile[30][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~373_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[30][22] .is_wysiwyg = "true";
defparam \main_reg|regFile[30][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N11
dffeas \main_reg|regFile[26][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~373_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[26][22] .is_wysiwyg = "true";
defparam \main_reg|regFile[26][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N13
dffeas \main_reg|regFile[18][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~373_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[18][22] .is_wysiwyg = "true";
defparam \main_reg|regFile[18][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N19
dffeas \main_reg|regFile[22][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~373_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[22][22] .is_wysiwyg = "true";
defparam \main_reg|regFile[22][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N18
cycloneive_lcell_comb \main_reg|rf_out2~191 (
// Equation(s):
// \main_reg|rf_out2~191_combout  = (\reg_read_addr2[2]~10_combout  & (((\main_reg|regFile[22][22]~q ) # (\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (\main_reg|regFile[18][22]~q  & ((!\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[18][22]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[22][22]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~191_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~191 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out2~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N26
cycloneive_lcell_comb \main_reg|rf_out2~192 (
// Equation(s):
// \main_reg|rf_out2~192_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~191_combout  & (\main_reg|regFile[30][22]~q )) # (!\main_reg|rf_out2~191_combout  & ((\main_reg|regFile[26][22]~q ))))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~191_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|regFile[30][22]~q ),
	.datac(\main_reg|regFile[26][22]~q ),
	.datad(\main_reg|rf_out2~191_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~192_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~192 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N4
cycloneive_lcell_comb \main_reg|rf_out2~195 (
// Equation(s):
// \main_reg|rf_out2~195_combout  = (\reg_read_addr2[0]~12_combout  & (\reg_read_addr2[1]~11_combout )) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~192_combout ))) # (!\reg_read_addr2[1]~11_combout  & 
// (\main_reg|rf_out2~194_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|rf_out2~194_combout ),
	.datad(\main_reg|rf_out2~192_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~195_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~195 .lut_mask = 16'hDC98;
defparam \main_reg|rf_out2~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N19
dffeas \main_reg|regFile[31][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~373_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[31][22] .is_wysiwyg = "true";
defparam \main_reg|regFile[31][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y39_N29
dffeas \main_reg|regFile[23][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~373_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[23][22] .is_wysiwyg = "true";
defparam \main_reg|regFile[23][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N6
cycloneive_lcell_comb \main_reg|regFile[19][22]~feeder (
// Equation(s):
// \main_reg|regFile[19][22]~feeder_combout  = \main_reg|regFile~373_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~373_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[19][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[19][22]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[19][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N7
dffeas \main_reg|regFile[19][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[19][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[19][22] .is_wysiwyg = "true";
defparam \main_reg|regFile[19][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y39_N5
dffeas \main_reg|regFile[27][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~373_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[27][22] .is_wysiwyg = "true";
defparam \main_reg|regFile[27][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N6
cycloneive_lcell_comb \main_reg|rf_out2~196 (
// Equation(s):
// \main_reg|rf_out2~196_combout  = (\reg_read_addr2[3]~9_combout  & (((\main_reg|regFile[27][22]~q ) # (\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & (\main_reg|regFile[19][22]~q  & ((!\reg_read_addr2[2]~10_combout ))))

	.dataa(\main_reg|regFile[19][22]~q ),
	.datab(\main_reg|regFile[27][22]~q ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~196_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~196 .lut_mask = 16'hF0CA;
defparam \main_reg|rf_out2~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N28
cycloneive_lcell_comb \main_reg|rf_out2~197 (
// Equation(s):
// \main_reg|rf_out2~197_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~196_combout  & (\main_reg|regFile[31][22]~q )) # (!\main_reg|rf_out2~196_combout  & ((\main_reg|regFile[23][22]~q ))))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~196_combout ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|regFile[31][22]~q ),
	.datac(\main_reg|regFile[23][22]~q ),
	.datad(\main_reg|rf_out2~196_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~197_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~197 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N26
cycloneive_lcell_comb \main_reg|rf_out2~198 (
// Equation(s):
// \main_reg|rf_out2~198_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~195_combout  & ((\main_reg|rf_out2~197_combout ))) # (!\main_reg|rf_out2~195_combout  & (\main_reg|rf_out2~190_combout )))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~195_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|rf_out2~190_combout ),
	.datac(\main_reg|rf_out2~195_combout ),
	.datad(\main_reg|rf_out2~197_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~198_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~198 .lut_mask = 16'hF858;
defparam \main_reg|rf_out2~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N22
cycloneive_lcell_comb \main_reg|regFile[3][22]~feeder (
// Equation(s):
// \main_reg|regFile[3][22]~feeder_combout  = \main_reg|regFile~373_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~373_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[3][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[3][22]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[3][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y39_N23
dffeas \main_reg|regFile[3][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[3][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[3][22] .is_wysiwyg = "true";
defparam \main_reg|regFile[3][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N20
cycloneive_lcell_comb \main_reg|regFile[1][22]~feeder (
// Equation(s):
// \main_reg|regFile[1][22]~feeder_combout  = \main_reg|regFile~373_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~373_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[1][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[1][22]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[1][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y41_N21
dffeas \main_reg|regFile[1][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[1][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[1][22] .is_wysiwyg = "true";
defparam \main_reg|regFile[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y41_N27
dffeas \main_reg|regFile[2][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~373_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[2][22] .is_wysiwyg = "true";
defparam \main_reg|regFile[2][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N4
cycloneive_lcell_comb \main_reg|regFile[0][22]~feeder (
// Equation(s):
// \main_reg|regFile[0][22]~feeder_combout  = \main_reg|regFile~373_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~373_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[0][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[0][22]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[0][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y41_N5
dffeas \main_reg|regFile[0][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[0][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[0][22] .is_wysiwyg = "true";
defparam \main_reg|regFile[0][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N6
cycloneive_lcell_comb \main_reg|rf_out2~203 (
// Equation(s):
// \main_reg|rf_out2~203_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[2][22]~q ) # ((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & (((\main_reg|regFile[0][22]~q  & !\reg_read_addr2[0]~12_combout ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|regFile[2][22]~q ),
	.datac(\main_reg|regFile[0][22]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~203_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~203 .lut_mask = 16'hAAD8;
defparam \main_reg|rf_out2~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N28
cycloneive_lcell_comb \main_reg|rf_out2~204 (
// Equation(s):
// \main_reg|rf_out2~204_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~203_combout  & (\main_reg|regFile[3][22]~q )) # (!\main_reg|rf_out2~203_combout  & ((\main_reg|regFile[1][22]~q ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~203_combout ))))

	.dataa(\main_reg|regFile[3][22]~q ),
	.datab(\main_reg|regFile[1][22]~q ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\main_reg|rf_out2~203_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~204_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~204 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out2~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N26
cycloneive_lcell_comb \main_reg|regFile[11][22]~feeder (
// Equation(s):
// \main_reg|regFile[11][22]~feeder_combout  = \main_reg|regFile~373_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~373_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[11][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[11][22]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[11][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N27
dffeas \main_reg|regFile[11][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[11][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[11][22] .is_wysiwyg = "true";
defparam \main_reg|regFile[11][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N20
cycloneive_lcell_comb \main_reg|regFile[9][22]~feeder (
// Equation(s):
// \main_reg|regFile[9][22]~feeder_combout  = \main_reg|regFile~373_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~373_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[9][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[9][22]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[9][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N21
dffeas \main_reg|regFile[9][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[9][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[9][22] .is_wysiwyg = "true";
defparam \main_reg|regFile[9][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N22
cycloneive_lcell_comb \main_reg|regFile[8][22]~feeder (
// Equation(s):
// \main_reg|regFile[8][22]~feeder_combout  = \main_reg|regFile~373_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~373_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[8][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[8][22]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[8][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N23
dffeas \main_reg|regFile[8][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[8][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[8][22] .is_wysiwyg = "true";
defparam \main_reg|regFile[8][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N2
cycloneive_lcell_comb \main_reg|regFile[10][22]~feeder (
// Equation(s):
// \main_reg|regFile[10][22]~feeder_combout  = \main_reg|regFile~373_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~373_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[10][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[10][22]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[10][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N3
dffeas \main_reg|regFile[10][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[10][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[10][22] .is_wysiwyg = "true";
defparam \main_reg|regFile[10][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N16
cycloneive_lcell_comb \main_reg|rf_out2~201 (
// Equation(s):
// \main_reg|rf_out2~201_combout  = (\reg_read_addr2[0]~12_combout  & (((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[10][22]~q ))) # (!\reg_read_addr2[1]~11_combout  & 
// (\main_reg|regFile[8][22]~q ))))

	.dataa(\main_reg|regFile[8][22]~q ),
	.datab(\main_reg|regFile[10][22]~q ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~201_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~201 .lut_mask = 16'hFC0A;
defparam \main_reg|rf_out2~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N26
cycloneive_lcell_comb \main_reg|rf_out2~202 (
// Equation(s):
// \main_reg|rf_out2~202_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~201_combout  & (\main_reg|regFile[11][22]~q )) # (!\main_reg|rf_out2~201_combout  & ((\main_reg|regFile[9][22]~q ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~201_combout ))))

	.dataa(\main_reg|regFile[11][22]~q ),
	.datab(\main_reg|regFile[9][22]~q ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\main_reg|rf_out2~201_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~202_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~202 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out2~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N8
cycloneive_lcell_comb \main_reg|rf_out2~205 (
// Equation(s):
// \main_reg|rf_out2~205_combout  = (\reg_read_addr2[3]~9_combout  & (((\reg_read_addr2[2]~10_combout ) # (\main_reg|rf_out2~202_combout )))) # (!\reg_read_addr2[3]~9_combout  & (\main_reg|rf_out2~204_combout  & (!\reg_read_addr2[2]~10_combout )))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|rf_out2~204_combout ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|rf_out2~202_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~205_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~205 .lut_mask = 16'hAEA4;
defparam \main_reg|rf_out2~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y38_N15
dffeas \main_reg|regFile[15][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile~373_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[15][22] .is_wysiwyg = "true";
defparam \main_reg|regFile[15][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N27
dffeas \main_reg|regFile[14][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~373_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[14][22] .is_wysiwyg = "true";
defparam \main_reg|regFile[14][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y39_N27
dffeas \main_reg|regFile[13][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~373_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[13][22] .is_wysiwyg = "true";
defparam \main_reg|regFile[13][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N13
dffeas \main_reg|regFile[12][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~373_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[12][22] .is_wysiwyg = "true";
defparam \main_reg|regFile[12][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N10
cycloneive_lcell_comb \main_reg|rf_out2~206 (
// Equation(s):
// \main_reg|rf_out2~206_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|regFile[13][22]~q ) # ((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & (((\main_reg|regFile[12][22]~q  & !\reg_read_addr2[1]~11_combout ))))

	.dataa(\main_reg|regFile[13][22]~q ),
	.datab(\main_reg|regFile[12][22]~q ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~206_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~206 .lut_mask = 16'hF0AC;
defparam \main_reg|rf_out2~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N28
cycloneive_lcell_comb \main_reg|rf_out2~207 (
// Equation(s):
// \main_reg|rf_out2~207_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~206_combout  & (\main_reg|regFile[15][22]~q )) # (!\main_reg|rf_out2~206_combout  & ((\main_reg|regFile[14][22]~q ))))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~206_combout ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|regFile[15][22]~q ),
	.datac(\main_reg|regFile[14][22]~q ),
	.datad(\main_reg|rf_out2~206_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~207_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~207 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N19
dffeas \main_reg|regFile[6][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~373_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[6][22] .is_wysiwyg = "true";
defparam \main_reg|regFile[6][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y41_N15
dffeas \main_reg|regFile[4][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~373_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[4][22] .is_wysiwyg = "true";
defparam \main_reg|regFile[4][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y42_N29
dffeas \main_reg|regFile[5][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~373_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[5][22] .is_wysiwyg = "true";
defparam \main_reg|regFile[5][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N28
cycloneive_lcell_comb \main_reg|rf_out2~199 (
// Equation(s):
// \main_reg|rf_out2~199_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & ((\main_reg|regFile[5][22]~q ))) # (!\reg_read_addr2[0]~12_combout  & 
// (\main_reg|regFile[4][22]~q ))))

	.dataa(\main_reg|regFile[4][22]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[5][22]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~199_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~199 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out2~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N18
cycloneive_lcell_comb \main_reg|rf_out2~200 (
// Equation(s):
// \main_reg|rf_out2~200_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~199_combout  & (\main_reg|regFile[7][22]~q )) # (!\main_reg|rf_out2~199_combout  & ((\main_reg|regFile[6][22]~q ))))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~199_combout ))))

	.dataa(\main_reg|regFile[7][22]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[6][22]~q ),
	.datad(\main_reg|rf_out2~199_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~200_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~200 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out2~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N14
cycloneive_lcell_comb \main_reg|rf_out2~208 (
// Equation(s):
// \main_reg|rf_out2~208_combout  = (\main_reg|rf_out2~205_combout  & (((\main_reg|rf_out2~207_combout )) # (!\reg_read_addr2[2]~10_combout ))) # (!\main_reg|rf_out2~205_combout  & (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~200_combout ))))

	.dataa(\main_reg|rf_out2~205_combout ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|rf_out2~207_combout ),
	.datad(\main_reg|rf_out2~200_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~208_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~208 .lut_mask = 16'hE6A2;
defparam \main_reg|rf_out2~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N18
cycloneive_lcell_comb \main_reg|rf_out2~209 (
// Equation(s):
// \main_reg|rf_out2~209_combout  = (\reg_read_addr2[4]~13_combout  & (\main_reg|rf_out2~198_combout )) # (!\reg_read_addr2[4]~13_combout  & ((\main_reg|rf_out2~208_combout )))

	.dataa(gnd),
	.datab(\reg_read_addr2[4]~13_combout ),
	.datac(\main_reg|rf_out2~198_combout ),
	.datad(\main_reg|rf_out2~208_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~209_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~209 .lut_mask = 16'hF3C0;
defparam \main_reg|rf_out2~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N19
dffeas \main_reg|rf_out2[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out2~209_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out2[22] .is_wysiwyg = "true";
defparam \main_reg|rf_out2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N28
cycloneive_lcell_comb \main_reg|regFile~361 (
// Equation(s):
// \main_reg|regFile~361_combout  = (\main_reg|regFile~35_combout  & ((\main_reg|regFile~360_combout  & ((\main_reg|rf_out2 [22]) # (\main_reg|regFile~313_combout ))) # (!\main_reg|regFile~360_combout  & ((!\main_reg|regFile~313_combout )))))

	.dataa(\main_reg|regFile~35_combout ),
	.datab(\main_reg|regFile~360_combout ),
	.datac(\main_reg|rf_out2 [22]),
	.datad(\main_reg|regFile~313_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~361_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~361 .lut_mask = 16'h88A2;
defparam \main_reg|regFile~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N10
cycloneive_lcell_comb \main_reg|regFile~339 (
// Equation(s):
// \main_reg|regFile~339_combout  = (\reg_store_addr[3]~1_combout  & (((\main_reg|regFile[26][22]~q ) # (\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & (\main_reg|regFile[18][22]~q  & ((!\reg_store_addr[2]~2_combout ))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|regFile[18][22]~q ),
	.datac(\main_reg|regFile[26][22]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~339_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~339 .lut_mask = 16'hAAE4;
defparam \main_reg|regFile~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N6
cycloneive_lcell_comb \main_reg|regFile~340 (
// Equation(s):
// \main_reg|regFile~340_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~339_combout  & ((\main_reg|regFile[30][22]~q ))) # (!\main_reg|regFile~339_combout  & (\main_reg|regFile[22][22]~q )))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~339_combout ))))

	.dataa(\main_reg|regFile[22][22]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile~339_combout ),
	.datad(\main_reg|regFile[30][22]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~340_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~340 .lut_mask = 16'hF838;
defparam \main_reg|regFile~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N24
cycloneive_lcell_comb \main_reg|regFile~343 (
// Equation(s):
// \main_reg|regFile~343_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & (\main_reg|regFile[24][22]~q )) # (!\reg_store_addr[3]~1_combout  & 
// ((\main_reg|regFile[16][22]~q )))))

	.dataa(\main_reg|regFile[24][22]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[16][22]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~343_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~343 .lut_mask = 16'hEE30;
defparam \main_reg|regFile~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N26
cycloneive_lcell_comb \main_reg|regFile~344 (
// Equation(s):
// \main_reg|regFile~344_combout  = (\main_reg|regFile~343_combout  & (((\main_reg|regFile[28][22]~q ) # (!\reg_store_addr[2]~2_combout )))) # (!\main_reg|regFile~343_combout  & (\main_reg|regFile[20][22]~q  & ((\reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile[20][22]~q ),
	.datab(\main_reg|regFile~343_combout ),
	.datac(\main_reg|regFile[28][22]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~344_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~344 .lut_mask = 16'hE2CC;
defparam \main_reg|regFile~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N22
cycloneive_lcell_comb \main_reg|regFile~341 (
// Equation(s):
// \main_reg|regFile~341_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile[21][22]~q ) # ((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & (((\main_reg|regFile[17][22]~q  & !\reg_store_addr[3]~1_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[21][22]~q ),
	.datac(\main_reg|regFile[17][22]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~341_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~341 .lut_mask = 16'hAAD8;
defparam \main_reg|regFile~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N28
cycloneive_lcell_comb \main_reg|regFile~342 (
// Equation(s):
// \main_reg|regFile~342_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~341_combout  & ((\main_reg|regFile[29][22]~q ))) # (!\main_reg|regFile~341_combout  & (\main_reg|regFile[25][22]~q )))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~341_combout ))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|regFile[25][22]~q ),
	.datac(\main_reg|regFile~341_combout ),
	.datad(\main_reg|regFile[29][22]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~342_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~342 .lut_mask = 16'hF858;
defparam \main_reg|regFile~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N8
cycloneive_lcell_comb \main_reg|regFile~345 (
// Equation(s):
// \main_reg|regFile~345_combout  = (\reg_store_addr[0]~5_combout  & (((\main_reg|regFile~342_combout ) # (\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & (\main_reg|regFile~344_combout  & ((!\reg_store_addr[1]~4_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile~344_combout ),
	.datac(\main_reg|regFile~342_combout ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~345_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~345 .lut_mask = 16'hAAE4;
defparam \main_reg|regFile~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N6
cycloneive_lcell_comb \main_reg|regFile~346 (
// Equation(s):
// \main_reg|regFile~346_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & ((\main_reg|regFile[23][22]~q ))) # (!\reg_store_addr[2]~2_combout  & 
// (\main_reg|regFile[19][22]~q ))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|regFile[19][22]~q ),
	.datac(\main_reg|regFile[23][22]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~346_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~346 .lut_mask = 16'hFA44;
defparam \main_reg|regFile~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N18
cycloneive_lcell_comb \main_reg|regFile~347 (
// Equation(s):
// \main_reg|regFile~347_combout  = (\main_reg|regFile~346_combout  & (((\main_reg|regFile[31][22]~q ) # (!\reg_store_addr[3]~1_combout )))) # (!\main_reg|regFile~346_combout  & (\main_reg|regFile[27][22]~q  & ((\reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile~346_combout ),
	.datab(\main_reg|regFile[27][22]~q ),
	.datac(\main_reg|regFile[31][22]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~347_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~347 .lut_mask = 16'hE4AA;
defparam \main_reg|regFile~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N14
cycloneive_lcell_comb \main_reg|regFile~348 (
// Equation(s):
// \main_reg|regFile~348_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~345_combout  & ((\main_reg|regFile~347_combout ))) # (!\main_reg|regFile~345_combout  & (\main_reg|regFile~340_combout )))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~345_combout ))))

	.dataa(\main_reg|regFile~340_combout ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile~345_combout ),
	.datad(\main_reg|regFile~347_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~348_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~348 .lut_mask = 16'hF838;
defparam \main_reg|regFile~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N30
cycloneive_lcell_comb \main_reg|regFile~356 (
// Equation(s):
// \main_reg|regFile~356_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile[14][22]~q ) # ((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (((\main_reg|regFile[12][22]~q  & !\reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile[14][22]~q ),
	.datab(\main_reg|regFile[12][22]~q ),
	.datac(\reg_store_addr[1]~4_combout ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~356_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~356 .lut_mask = 16'hF0AC;
defparam \main_reg|regFile~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N26
cycloneive_lcell_comb \main_reg|regFile~357 (
// Equation(s):
// \main_reg|regFile~357_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~356_combout  & (\main_reg|regFile[15][22]~q )) # (!\main_reg|regFile~356_combout  & ((\main_reg|regFile[13][22]~q ))))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~356_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[15][22]~q ),
	.datac(\main_reg|regFile[13][22]~q ),
	.datad(\main_reg|regFile~356_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~357_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~357 .lut_mask = 16'hDDA0;
defparam \main_reg|regFile~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N28
cycloneive_lcell_comb \main_reg|regFile~349 (
// Equation(s):
// \main_reg|regFile~349_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & ((\main_reg|regFile[9][22]~q ))) # (!\reg_store_addr[0]~5_combout  & 
// (\main_reg|regFile[8][22]~q ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[8][22]~q ),
	.datac(\reg_store_addr[0]~5_combout ),
	.datad(\main_reg|regFile[9][22]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~349_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~349 .lut_mask = 16'hF4A4;
defparam \main_reg|regFile~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N30
cycloneive_lcell_comb \main_reg|regFile~350 (
// Equation(s):
// \main_reg|regFile~350_combout  = (\main_reg|regFile~349_combout  & (((\main_reg|regFile[11][22]~q ) # (!\reg_store_addr[1]~4_combout )))) # (!\main_reg|regFile~349_combout  & (\main_reg|regFile[10][22]~q  & ((\reg_store_addr[1]~4_combout ))))

	.dataa(\main_reg|regFile[10][22]~q ),
	.datab(\main_reg|regFile~349_combout ),
	.datac(\main_reg|regFile[11][22]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~350_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~350 .lut_mask = 16'hE2CC;
defparam \main_reg|regFile~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N10
cycloneive_lcell_comb \main_reg|regFile~353 (
// Equation(s):
// \main_reg|regFile~353_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile[1][22]~q ) # ((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & (((\main_reg|regFile[0][22]~q  & !\reg_store_addr[1]~4_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[1][22]~q ),
	.datac(\main_reg|regFile[0][22]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~353_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~353 .lut_mask = 16'hAAD8;
defparam \main_reg|regFile~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N28
cycloneive_lcell_comb \main_reg|regFile~354 (
// Equation(s):
// \main_reg|regFile~354_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~353_combout  & ((\main_reg|regFile[3][22]~q ))) # (!\main_reg|regFile~353_combout  & (\main_reg|regFile[2][22]~q )))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~353_combout ))))

	.dataa(\main_reg|regFile[2][22]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[3][22]~q ),
	.datad(\main_reg|regFile~353_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~354_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~354 .lut_mask = 16'hF388;
defparam \main_reg|regFile~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N14
cycloneive_lcell_comb \main_reg|regFile~351 (
// Equation(s):
// \main_reg|regFile~351_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile[6][22]~q ) # ((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (((\main_reg|regFile[4][22]~q  & !\reg_store_addr[0]~5_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[6][22]~q ),
	.datac(\main_reg|regFile[4][22]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~351_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~351 .lut_mask = 16'hAAD8;
defparam \main_reg|regFile~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N16
cycloneive_lcell_comb \main_reg|regFile~352 (
// Equation(s):
// \main_reg|regFile~352_combout  = (\main_reg|regFile~351_combout  & (((\main_reg|regFile[7][22]~q ) # (!\reg_store_addr[0]~5_combout )))) # (!\main_reg|regFile~351_combout  & (\main_reg|regFile[5][22]~q  & ((\reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile[5][22]~q ),
	.datab(\main_reg|regFile~351_combout ),
	.datac(\main_reg|regFile[7][22]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~352_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~352 .lut_mask = 16'hE2CC;
defparam \main_reg|regFile~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N16
cycloneive_lcell_comb \main_reg|regFile~355 (
// Equation(s):
// \main_reg|regFile~355_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout ) # (\main_reg|regFile~352_combout )))) # (!\reg_store_addr[2]~2_combout  & (\main_reg|regFile~354_combout  & (!\reg_store_addr[3]~1_combout )))

	.dataa(\main_reg|regFile~354_combout ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\main_reg|regFile~352_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~355_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~355 .lut_mask = 16'hCEC2;
defparam \main_reg|regFile~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N2
cycloneive_lcell_comb \main_reg|regFile~358 (
// Equation(s):
// \main_reg|regFile~358_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~355_combout  & (\main_reg|regFile~357_combout )) # (!\main_reg|regFile~355_combout  & ((\main_reg|regFile~350_combout ))))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~355_combout ))))

	.dataa(\main_reg|regFile~357_combout ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile~350_combout ),
	.datad(\main_reg|regFile~355_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~358_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~358 .lut_mask = 16'hBBC0;
defparam \main_reg|regFile~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N12
cycloneive_lcell_comb \main_reg|regFile~359 (
// Equation(s):
// \main_reg|regFile~359_combout  = (!\wen_prot~q  & ((\reg_store_addr[4]~3_combout  & (\main_reg|regFile~348_combout )) # (!\reg_store_addr[4]~3_combout  & ((\main_reg|regFile~358_combout )))))

	.dataa(\reg_store_addr[4]~3_combout ),
	.datab(\wen_prot~q ),
	.datac(\main_reg|regFile~348_combout ),
	.datad(\main_reg|regFile~358_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~359_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~359 .lut_mask = 16'h3120;
defparam \main_reg|regFile~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N8
cycloneive_lcell_comb \main_reg|regFile~316 (
// Equation(s):
// \main_reg|regFile~316_combout  = (\main_reg|regFile~1021_combout  & (((\alu_ctrl~22_combout  & !\alu_ctrl~20_combout )))) # (!\main_reg|regFile~1021_combout  & (\Equal2~0_combout ))

	.dataa(\Equal2~0_combout ),
	.datab(\main_reg|regFile~1021_combout ),
	.datac(\alu_ctrl~22_combout ),
	.datad(\alu_ctrl~20_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~316_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~316 .lut_mask = 16'h22E2;
defparam \main_reg|regFile~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N26
cycloneive_lcell_comb \main_reg|regFile~1022 (
// Equation(s):
// \main_reg|regFile~1022_combout  = (\alu_ctrl~20_combout ) # ((!\alu|Mux30~6_combout  & ((!\my_program|altsyncram_component|auto_generated|q_a [2]) # (!\Equal5~0_combout ))))

	.dataa(\Equal5~0_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [2]),
	.datac(\alu|Mux30~6_combout ),
	.datad(\alu_ctrl~20_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~1022_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~1022 .lut_mask = 16'hFF07;
defparam \main_reg|regFile~1022 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N30
cycloneive_lcell_comb \mem_data_in[1]~1 (
// Equation(s):
// \mem_data_in[1]~1_combout  = (\Equal8~0_combout  & \main_reg|rf_out2 [1])

	.dataa(\Equal8~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|rf_out2 [1]),
	.cin(gnd),
	.combout(\mem_data_in[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_data_in[1]~1 .lut_mask = 16'hAA00;
defparam \mem_data_in[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N12
cycloneive_lcell_comb \mem_data_in[2]~2 (
// Equation(s):
// \mem_data_in[2]~2_combout  = (\Equal8~0_combout  & \main_reg|rf_out2 [2])

	.dataa(\Equal8~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|rf_out2 [2]),
	.cin(gnd),
	.combout(\mem_data_in[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem_data_in[2]~2 .lut_mask = 16'hAA00;
defparam \mem_data_in[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N6
cycloneive_lcell_comb \mem_data_in[3]~3 (
// Equation(s):
// \mem_data_in[3]~3_combout  = (\main_reg|rf_out2 [3] & \Equal8~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|rf_out2 [3]),
	.datad(\Equal8~0_combout ),
	.cin(gnd),
	.combout(\mem_data_in[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem_data_in[3]~3 .lut_mask = 16'hF000;
defparam \mem_data_in[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N24
cycloneive_lcell_comb \mem_data_in[22]~13 (
// Equation(s):
// \mem_data_in[22]~13_combout  = (\main_reg|rf_out2 [22] & \Equal8~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|rf_out2 [22]),
	.datad(\Equal8~0_combout ),
	.cin(gnd),
	.combout(\mem_data_in[22]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem_data_in[22]~13 .lut_mask = 16'hF000;
defparam \mem_data_in[22]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N14
cycloneive_lcell_comb \main_reg|regFile[21][23]~feeder (
// Equation(s):
// \main_reg|regFile[21][23]~feeder_combout  = \main_reg|regFile~338_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~338_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[21][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[21][23]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[21][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y42_N15
dffeas \main_reg|regFile[21][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[21][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[21][23] .is_wysiwyg = "true";
defparam \main_reg|regFile[21][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N14
cycloneive_lcell_comb \main_reg|regFile[29][23]~feeder (
// Equation(s):
// \main_reg|regFile[29][23]~feeder_combout  = \main_reg|regFile~338_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~338_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[29][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[29][23]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[29][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N15
dffeas \main_reg|regFile[29][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[29][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[29][23] .is_wysiwyg = "true";
defparam \main_reg|regFile[29][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N26
cycloneive_lcell_comb \main_reg|regFile[25][23]~feeder (
// Equation(s):
// \main_reg|regFile[25][23]~feeder_combout  = \main_reg|regFile~338_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~338_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[25][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[25][23]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[25][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y40_N27
dffeas \main_reg|regFile[25][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[25][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[25][23] .is_wysiwyg = "true";
defparam \main_reg|regFile[25][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y42_N25
dffeas \main_reg|regFile[17][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~338_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[17][23] .is_wysiwyg = "true";
defparam \main_reg|regFile[17][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N24
cycloneive_lcell_comb \main_reg|regFile~291 (
// Equation(s):
// \main_reg|regFile~291_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & (\main_reg|regFile[25][23]~q )) # (!\reg_store_addr[3]~1_combout  & 
// ((\main_reg|regFile[17][23]~q )))))

	.dataa(\main_reg|regFile[25][23]~q ),
	.datab(\main_reg|regFile[17][23]~q ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~291_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~291 .lut_mask = 16'hFA0C;
defparam \main_reg|regFile~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N14
cycloneive_lcell_comb \main_reg|regFile~292 (
// Equation(s):
// \main_reg|regFile~292_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~291_combout  & ((\main_reg|regFile[29][23]~q ))) # (!\main_reg|regFile~291_combout  & (\main_reg|regFile[21][23]~q )))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~291_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[21][23]~q ),
	.datac(\main_reg|regFile[29][23]~q ),
	.datad(\main_reg|regFile~291_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~292_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~292 .lut_mask = 16'hF588;
defparam \main_reg|regFile~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N2
cycloneive_lcell_comb \main_reg|regFile[31][23]~feeder (
// Equation(s):
// \main_reg|regFile[31][23]~feeder_combout  = \main_reg|regFile~338_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~338_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[31][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[31][23]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[31][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y44_N3
dffeas \main_reg|regFile[31][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[31][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[31][23] .is_wysiwyg = "true";
defparam \main_reg|regFile[31][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N22
cycloneive_lcell_comb \main_reg|regFile[23][23]~feeder (
// Equation(s):
// \main_reg|regFile[23][23]~feeder_combout  = \main_reg|regFile~338_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~338_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[23][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[23][23]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[23][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y44_N23
dffeas \main_reg|regFile[23][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[23][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[23][23] .is_wysiwyg = "true";
defparam \main_reg|regFile[23][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N27
dffeas \main_reg|regFile[27][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~338_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[27][23] .is_wysiwyg = "true";
defparam \main_reg|regFile[27][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N21
dffeas \main_reg|regFile[19][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~338_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[19][23] .is_wysiwyg = "true";
defparam \main_reg|regFile[19][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N20
cycloneive_lcell_comb \main_reg|regFile~298 (
// Equation(s):
// \main_reg|regFile~298_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[27][23]~q ) # ((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & (((\main_reg|regFile[19][23]~q  & !\reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile[27][23]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[19][23]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~298_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~298 .lut_mask = 16'hCCB8;
defparam \main_reg|regFile~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N14
cycloneive_lcell_comb \main_reg|regFile~299 (
// Equation(s):
// \main_reg|regFile~299_combout  = (\main_reg|regFile~298_combout  & ((\main_reg|regFile[31][23]~q ) # ((!\reg_store_addr[2]~2_combout )))) # (!\main_reg|regFile~298_combout  & (((\main_reg|regFile[23][23]~q  & \reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile[31][23]~q ),
	.datab(\main_reg|regFile[23][23]~q ),
	.datac(\main_reg|regFile~298_combout ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~299_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~299 .lut_mask = 16'hACF0;
defparam \main_reg|regFile~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N30
cycloneive_lcell_comb \main_reg|regFile[24][23]~feeder (
// Equation(s):
// \main_reg|regFile[24][23]~feeder_combout  = \main_reg|regFile~338_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~338_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[24][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[24][23]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[24][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N31
dffeas \main_reg|regFile[24][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[24][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[24][23] .is_wysiwyg = "true";
defparam \main_reg|regFile[24][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y38_N25
dffeas \main_reg|regFile[28][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~338_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[28][23] .is_wysiwyg = "true";
defparam \main_reg|regFile[28][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y37_N13
dffeas \main_reg|regFile[20][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~338_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[20][23] .is_wysiwyg = "true";
defparam \main_reg|regFile[20][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y37_N7
dffeas \main_reg|regFile[16][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~338_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[16][23] .is_wysiwyg = "true";
defparam \main_reg|regFile[16][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N10
cycloneive_lcell_comb \main_reg|regFile~295 (
// Equation(s):
// \main_reg|regFile~295_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & (\main_reg|regFile[20][23]~q )) # (!\reg_store_addr[2]~2_combout  & 
// ((\main_reg|regFile[16][23]~q )))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|regFile[20][23]~q ),
	.datac(\main_reg|regFile[16][23]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~295_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~295 .lut_mask = 16'hEE50;
defparam \main_reg|regFile~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N24
cycloneive_lcell_comb \main_reg|regFile~296 (
// Equation(s):
// \main_reg|regFile~296_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~295_combout  & ((\main_reg|regFile[28][23]~q ))) # (!\main_reg|regFile~295_combout  & (\main_reg|regFile[24][23]~q )))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~295_combout ))))

	.dataa(\main_reg|regFile[24][23]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[28][23]~q ),
	.datad(\main_reg|regFile~295_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~296_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~296 .lut_mask = 16'hF388;
defparam \main_reg|regFile~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y42_N23
dffeas \main_reg|regFile[26][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~338_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[26][23] .is_wysiwyg = "true";
defparam \main_reg|regFile[26][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y40_N23
dffeas \main_reg|regFile[30][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~338_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[30][23] .is_wysiwyg = "true";
defparam \main_reg|regFile[30][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y42_N9
dffeas \main_reg|regFile[22][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~338_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[22][23] .is_wysiwyg = "true";
defparam \main_reg|regFile[22][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N24
cycloneive_lcell_comb \main_reg|regFile[18][23]~feeder (
// Equation(s):
// \main_reg|regFile[18][23]~feeder_combout  = \main_reg|regFile~338_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~338_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[18][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[18][23]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[18][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N25
dffeas \main_reg|regFile[18][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[18][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[18][23] .is_wysiwyg = "true";
defparam \main_reg|regFile[18][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N10
cycloneive_lcell_comb \main_reg|regFile~293 (
// Equation(s):
// \main_reg|regFile~293_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & (\main_reg|regFile[22][23]~q )) # (!\reg_store_addr[2]~2_combout  & 
// ((\main_reg|regFile[18][23]~q )))))

	.dataa(\main_reg|regFile[22][23]~q ),
	.datab(\main_reg|regFile[18][23]~q ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~293_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~293 .lut_mask = 16'hFA0C;
defparam \main_reg|regFile~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N22
cycloneive_lcell_comb \main_reg|regFile~294 (
// Equation(s):
// \main_reg|regFile~294_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~293_combout  & ((\main_reg|regFile[30][23]~q ))) # (!\main_reg|regFile~293_combout  & (\main_reg|regFile[26][23]~q )))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~293_combout ))))

	.dataa(\main_reg|regFile[26][23]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[30][23]~q ),
	.datad(\main_reg|regFile~293_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~294_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~294 .lut_mask = 16'hF388;
defparam \main_reg|regFile~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N20
cycloneive_lcell_comb \main_reg|regFile~297 (
// Equation(s):
// \main_reg|regFile~297_combout  = (\reg_store_addr[1]~4_combout  & (((\main_reg|regFile~294_combout ) # (\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (\main_reg|regFile~296_combout  & ((!\reg_store_addr[0]~5_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile~296_combout ),
	.datac(\main_reg|regFile~294_combout ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~297_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~297 .lut_mask = 16'hAAE4;
defparam \main_reg|regFile~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N4
cycloneive_lcell_comb \main_reg|regFile~300 (
// Equation(s):
// \main_reg|regFile~300_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~297_combout  & ((\main_reg|regFile~299_combout ))) # (!\main_reg|regFile~297_combout  & (\main_reg|regFile~292_combout )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~297_combout ))))

	.dataa(\main_reg|regFile~292_combout ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile~299_combout ),
	.datad(\main_reg|regFile~297_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~300_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~300 .lut_mask = 16'hF388;
defparam \main_reg|regFile~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y44_N7
dffeas \main_reg|regFile[6][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~338_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[6][23] .is_wysiwyg = "true";
defparam \main_reg|regFile[6][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N4
cycloneive_lcell_comb \main_reg|regFile[7][23]~feeder (
// Equation(s):
// \main_reg|regFile[7][23]~feeder_combout  = \main_reg|regFile~338_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~338_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[7][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[7][23]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[7][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N5
dffeas \main_reg|regFile[7][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[7][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[7][23] .is_wysiwyg = "true";
defparam \main_reg|regFile[7][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N28
cycloneive_lcell_comb \main_reg|regFile[4][23]~feeder (
// Equation(s):
// \main_reg|regFile[4][23]~feeder_combout  = \main_reg|regFile~338_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~338_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[4][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[4][23]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[4][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N29
dffeas \main_reg|regFile[4][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[4][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[4][23] .is_wysiwyg = "true";
defparam \main_reg|regFile[4][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y44_N25
dffeas \main_reg|regFile[5][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~338_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[5][23] .is_wysiwyg = "true";
defparam \main_reg|regFile[5][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N20
cycloneive_lcell_comb \main_reg|regFile~301 (
// Equation(s):
// \main_reg|regFile~301_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & ((\main_reg|regFile[5][23]~q ))) # (!\reg_store_addr[0]~5_combout  & 
// (\main_reg|regFile[4][23]~q ))))

	.dataa(\main_reg|regFile[4][23]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[5][23]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~301_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~301 .lut_mask = 16'hFC22;
defparam \main_reg|regFile~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N10
cycloneive_lcell_comb \main_reg|regFile~302 (
// Equation(s):
// \main_reg|regFile~302_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~301_combout  & ((\main_reg|regFile[7][23]~q ))) # (!\main_reg|regFile~301_combout  & (\main_reg|regFile[6][23]~q )))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~301_combout ))))

	.dataa(\main_reg|regFile[6][23]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[7][23]~q ),
	.datad(\main_reg|regFile~301_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~302_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~302 .lut_mask = 16'hF388;
defparam \main_reg|regFile~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N7
dffeas \main_reg|regFile[14][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~338_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[14][23] .is_wysiwyg = "true";
defparam \main_reg|regFile[14][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N2
cycloneive_lcell_comb \main_reg|regFile[13][23]~feeder (
// Equation(s):
// \main_reg|regFile[13][23]~feeder_combout  = \main_reg|regFile~338_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~338_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[13][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[13][23]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[13][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N3
dffeas \main_reg|regFile[13][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[13][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[13][23] .is_wysiwyg = "true";
defparam \main_reg|regFile[13][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y37_N29
dffeas \main_reg|regFile[12][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~338_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[12][23] .is_wysiwyg = "true";
defparam \main_reg|regFile[12][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N28
cycloneive_lcell_comb \main_reg|regFile~308 (
// Equation(s):
// \main_reg|regFile~308_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & (\main_reg|regFile[13][23]~q )) # (!\reg_store_addr[0]~5_combout  & 
// ((\main_reg|regFile[12][23]~q )))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[13][23]~q ),
	.datac(\main_reg|regFile[12][23]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~308_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~308 .lut_mask = 16'hEE50;
defparam \main_reg|regFile~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N18
cycloneive_lcell_comb \main_reg|regFile~309 (
// Equation(s):
// \main_reg|regFile~309_combout  = (\main_reg|regFile~308_combout  & (((\main_reg|regFile[15][23]~q ) # (!\reg_store_addr[1]~4_combout )))) # (!\main_reg|regFile~308_combout  & (\main_reg|regFile[14][23]~q  & (\reg_store_addr[1]~4_combout )))

	.dataa(\main_reg|regFile[14][23]~q ),
	.datab(\main_reg|regFile~308_combout ),
	.datac(\reg_store_addr[1]~4_combout ),
	.datad(\main_reg|regFile[15][23]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~309_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~309 .lut_mask = 16'hEC2C;
defparam \main_reg|regFile~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N4
cycloneive_lcell_comb \main_reg|regFile[1][23]~feeder (
// Equation(s):
// \main_reg|regFile[1][23]~feeder_combout  = \main_reg|regFile~338_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~338_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[1][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[1][23]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[1][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N5
dffeas \main_reg|regFile[1][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[1][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[1][23] .is_wysiwyg = "true";
defparam \main_reg|regFile[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N27
dffeas \main_reg|regFile[3][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~338_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[3][23] .is_wysiwyg = "true";
defparam \main_reg|regFile[3][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N22
cycloneive_lcell_comb \main_reg|regFile[0][23]~feeder (
// Equation(s):
// \main_reg|regFile[0][23]~feeder_combout  = \main_reg|regFile~338_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~338_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[0][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[0][23]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[0][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N23
dffeas \main_reg|regFile[0][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[0][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[0][23] .is_wysiwyg = "true";
defparam \main_reg|regFile[0][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N5
dffeas \main_reg|regFile[2][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~338_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[2][23] .is_wysiwyg = "true";
defparam \main_reg|regFile[2][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N2
cycloneive_lcell_comb \main_reg|regFile~305 (
// Equation(s):
// \main_reg|regFile~305_combout  = (\reg_store_addr[0]~5_combout  & (((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout  & ((\main_reg|regFile[2][23]~q ))) # (!\reg_store_addr[1]~4_combout  & 
// (\main_reg|regFile[0][23]~q ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[0][23]~q ),
	.datac(\main_reg|regFile[2][23]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~305_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~305 .lut_mask = 16'hFA44;
defparam \main_reg|regFile~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N26
cycloneive_lcell_comb \main_reg|regFile~306 (
// Equation(s):
// \main_reg|regFile~306_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~305_combout  & ((\main_reg|regFile[3][23]~q ))) # (!\main_reg|regFile~305_combout  & (\main_reg|regFile[1][23]~q )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~305_combout ))))

	.dataa(\main_reg|regFile[1][23]~q ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile[3][23]~q ),
	.datad(\main_reg|regFile~305_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~306_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~306 .lut_mask = 16'hF388;
defparam \main_reg|regFile~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N1
dffeas \main_reg|regFile[9][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~338_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[9][23] .is_wysiwyg = "true";
defparam \main_reg|regFile[9][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y34_N25
dffeas \main_reg|regFile[11][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~338_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[11][23] .is_wysiwyg = "true";
defparam \main_reg|regFile[11][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y37_N15
dffeas \main_reg|regFile[10][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~338_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[10][23] .is_wysiwyg = "true";
defparam \main_reg|regFile[10][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N24
cycloneive_lcell_comb \main_reg|regFile[8][23]~feeder (
// Equation(s):
// \main_reg|regFile[8][23]~feeder_combout  = \main_reg|regFile~338_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~338_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[8][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[8][23]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[8][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N25
dffeas \main_reg|regFile[8][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[8][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[8][23] .is_wysiwyg = "true";
defparam \main_reg|regFile[8][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N18
cycloneive_lcell_comb \main_reg|regFile~303 (
// Equation(s):
// \main_reg|regFile~303_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile[10][23]~q ) # ((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (((!\reg_store_addr[0]~5_combout  & \main_reg|regFile[8][23]~q ))))

	.dataa(\main_reg|regFile[10][23]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\reg_store_addr[0]~5_combout ),
	.datad(\main_reg|regFile[8][23]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~303_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~303 .lut_mask = 16'hCBC8;
defparam \main_reg|regFile~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N24
cycloneive_lcell_comb \main_reg|regFile~304 (
// Equation(s):
// \main_reg|regFile~304_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~303_combout  & ((\main_reg|regFile[11][23]~q ))) # (!\main_reg|regFile~303_combout  & (\main_reg|regFile[9][23]~q )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~303_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[9][23]~q ),
	.datac(\main_reg|regFile[11][23]~q ),
	.datad(\main_reg|regFile~303_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~304_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~304 .lut_mask = 16'hF588;
defparam \main_reg|regFile~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N12
cycloneive_lcell_comb \main_reg|regFile~307 (
// Equation(s):
// \main_reg|regFile~307_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~304_combout ))) # (!\reg_store_addr[3]~1_combout  & 
// (\main_reg|regFile~306_combout ))))

	.dataa(\main_reg|regFile~306_combout ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile~304_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~307_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~307 .lut_mask = 16'hFC22;
defparam \main_reg|regFile~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N18
cycloneive_lcell_comb \main_reg|regFile~310 (
// Equation(s):
// \main_reg|regFile~310_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~307_combout  & ((\main_reg|regFile~309_combout ))) # (!\main_reg|regFile~307_combout  & (\main_reg|regFile~302_combout )))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~307_combout ))))

	.dataa(\main_reg|regFile~302_combout ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile~309_combout ),
	.datad(\main_reg|regFile~307_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~310_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~310 .lut_mask = 16'hF388;
defparam \main_reg|regFile~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N8
cycloneive_lcell_comb \main_reg|regFile~311 (
// Equation(s):
// \main_reg|regFile~311_combout  = (!\wen_prot~q  & ((\reg_store_addr[4]~3_combout  & (\main_reg|regFile~300_combout )) # (!\reg_store_addr[4]~3_combout  & ((\main_reg|regFile~310_combout )))))

	.dataa(\reg_store_addr[4]~3_combout ),
	.datab(\wen_prot~q ),
	.datac(\main_reg|regFile~300_combout ),
	.datad(\main_reg|regFile~310_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~311_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~311 .lut_mask = 16'h3120;
defparam \main_reg|regFile~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N6
cycloneive_lcell_comb \main_reg|rf_out1~242 (
// Equation(s):
// \main_reg|rf_out1~242_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[14][23]~q ))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|regFile[12][23]~q ))))

	.dataa(\main_reg|regFile[12][23]~q ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|regFile[14][23]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~242_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~242 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out1~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N20
cycloneive_lcell_comb \main_reg|rf_out1~243 (
// Equation(s):
// \main_reg|rf_out1~243_combout  = (\main_reg|rf_out1~242_combout  & ((\main_reg|regFile[15][23]~q ) # ((!\reg_read_addr1[0]~5_combout )))) # (!\main_reg|rf_out1~242_combout  & (((\main_reg|regFile[13][23]~q  & \reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|regFile[15][23]~q ),
	.datab(\main_reg|regFile[13][23]~q ),
	.datac(\main_reg|rf_out1~242_combout ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~243_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~243 .lut_mask = 16'hACF0;
defparam \main_reg|rf_out1~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N18
cycloneive_lcell_comb \main_reg|rf_out1~237 (
// Equation(s):
// \main_reg|rf_out1~237_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[6][23]~q ) # ((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & (((!\reg_read_addr1[0]~5_combout  & \main_reg|regFile[4][23]~q ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[6][23]~q ),
	.datac(\reg_read_addr1[0]~5_combout ),
	.datad(\main_reg|regFile[4][23]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~237_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~237 .lut_mask = 16'hADA8;
defparam \main_reg|rf_out1~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N30
cycloneive_lcell_comb \main_reg|rf_out1~238 (
// Equation(s):
// \main_reg|rf_out1~238_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~237_combout  & ((\main_reg|regFile[7][23]~q ))) # (!\main_reg|rf_out1~237_combout  & (\main_reg|regFile[5][23]~q )))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~237_combout ))))

	.dataa(\main_reg|regFile[5][23]~q ),
	.datab(\main_reg|regFile[7][23]~q ),
	.datac(\reg_read_addr1[0]~5_combout ),
	.datad(\main_reg|rf_out1~237_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~238_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~238 .lut_mask = 16'hCFA0;
defparam \main_reg|rf_out1~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N24
cycloneive_lcell_comb \main_reg|rf_out1~239 (
// Equation(s):
// \main_reg|rf_out1~239_combout  = (\reg_read_addr1[0]~5_combout  & (((\main_reg|regFile[1][23]~q ) # (\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[0][23]~q  & ((!\reg_read_addr1[1]~4_combout ))))

	.dataa(\main_reg|regFile[0][23]~q ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|regFile[1][23]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~239_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~239 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out1~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N4
cycloneive_lcell_comb \main_reg|rf_out1~240 (
// Equation(s):
// \main_reg|rf_out1~240_combout  = (\main_reg|rf_out1~239_combout  & ((\main_reg|regFile[3][23]~q ) # ((!\reg_read_addr1[1]~4_combout )))) # (!\main_reg|rf_out1~239_combout  & (((\main_reg|regFile[2][23]~q  & \reg_read_addr1[1]~4_combout ))))

	.dataa(\main_reg|regFile[3][23]~q ),
	.datab(\main_reg|rf_out1~239_combout ),
	.datac(\main_reg|regFile[2][23]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~240_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~240 .lut_mask = 16'hB8CC;
defparam \main_reg|rf_out1~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N28
cycloneive_lcell_comb \main_reg|rf_out1~241 (
// Equation(s):
// \main_reg|rf_out1~241_combout  = (\reg_read_addr1[3]~3_combout  & (\reg_read_addr1[2]~2_combout )) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & (\main_reg|rf_out1~238_combout )) # (!\reg_read_addr1[2]~2_combout  & 
// ((\main_reg|rf_out1~240_combout )))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|rf_out1~238_combout ),
	.datad(\main_reg|rf_out1~240_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~241_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~241 .lut_mask = 16'hD9C8;
defparam \main_reg|rf_out1~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N10
cycloneive_lcell_comb \main_reg|rf_out1~235 (
// Equation(s):
// \main_reg|rf_out1~235_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|regFile[9][23]~q ) # ((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & (((!\reg_read_addr1[1]~4_combout  & \main_reg|regFile[8][23]~q ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[9][23]~q ),
	.datac(\reg_read_addr1[1]~4_combout ),
	.datad(\main_reg|regFile[8][23]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~235_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~235 .lut_mask = 16'hADA8;
defparam \main_reg|rf_out1~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N28
cycloneive_lcell_comb \main_reg|rf_out1~236 (
// Equation(s):
// \main_reg|rf_out1~236_combout  = (\main_reg|rf_out1~235_combout  & ((\main_reg|regFile[11][23]~q ) # ((!\reg_read_addr1[1]~4_combout )))) # (!\main_reg|rf_out1~235_combout  & (((\reg_read_addr1[1]~4_combout  & \main_reg|regFile[10][23]~q ))))

	.dataa(\main_reg|rf_out1~235_combout ),
	.datab(\main_reg|regFile[11][23]~q ),
	.datac(\reg_read_addr1[1]~4_combout ),
	.datad(\main_reg|regFile[10][23]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~236_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~236 .lut_mask = 16'hDA8A;
defparam \main_reg|rf_out1~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N4
cycloneive_lcell_comb \main_reg|rf_out1~244 (
// Equation(s):
// \main_reg|rf_out1~244_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~241_combout  & (\main_reg|rf_out1~243_combout )) # (!\main_reg|rf_out1~241_combout  & ((\main_reg|rf_out1~236_combout ))))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~241_combout ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|rf_out1~243_combout ),
	.datac(\main_reg|rf_out1~241_combout ),
	.datad(\main_reg|rf_out1~236_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~244_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~244 .lut_mask = 16'hDAD0;
defparam \main_reg|rf_out1~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N16
cycloneive_lcell_comb \main_reg|rf_out1~232 (
// Equation(s):
// \main_reg|rf_out1~232_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[23][23]~q )) # (!\reg_read_addr1[2]~2_combout  & 
// ((\main_reg|regFile[19][23]~q )))))

	.dataa(\main_reg|regFile[23][23]~q ),
	.datab(\main_reg|regFile[19][23]~q ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~232_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~232 .lut_mask = 16'hFA0C;
defparam \main_reg|rf_out1~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N26
cycloneive_lcell_comb \main_reg|rf_out1~233 (
// Equation(s):
// \main_reg|rf_out1~233_combout  = (\main_reg|rf_out1~232_combout  & ((\main_reg|regFile[31][23]~q ) # ((!\reg_read_addr1[3]~3_combout )))) # (!\main_reg|rf_out1~232_combout  & (((\main_reg|regFile[27][23]~q  & \reg_read_addr1[3]~3_combout ))))

	.dataa(\main_reg|rf_out1~232_combout ),
	.datab(\main_reg|regFile[31][23]~q ),
	.datac(\main_reg|regFile[27][23]~q ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~233_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~233 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out1~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N22
cycloneive_lcell_comb \main_reg|rf_out1~225 (
// Equation(s):
// \main_reg|rf_out1~225_combout  = (\reg_read_addr1[2]~2_combout  & (((\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[26][23]~q ))) # (!\reg_read_addr1[3]~3_combout  & 
// (\main_reg|regFile[18][23]~q ))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\main_reg|regFile[18][23]~q ),
	.datac(\main_reg|regFile[26][23]~q ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~225_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~225 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out1~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N8
cycloneive_lcell_comb \main_reg|rf_out1~226 (
// Equation(s):
// \main_reg|rf_out1~226_combout  = (\main_reg|rf_out1~225_combout  & ((\main_reg|regFile[30][23]~q ) # ((!\reg_read_addr1[2]~2_combout )))) # (!\main_reg|rf_out1~225_combout  & (((\main_reg|regFile[22][23]~q  & \reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|rf_out1~225_combout ),
	.datab(\main_reg|regFile[30][23]~q ),
	.datac(\main_reg|regFile[22][23]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~226_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~226 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out1~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N24
cycloneive_lcell_comb \main_reg|rf_out1~227 (
// Equation(s):
// \main_reg|rf_out1~227_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|regFile[21][23]~q ) # ((\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & (((\main_reg|regFile[17][23]~q  & !\reg_read_addr1[3]~3_combout ))))

	.dataa(\main_reg|regFile[21][23]~q ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[17][23]~q ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~227_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~227 .lut_mask = 16'hCCB8;
defparam \main_reg|rf_out1~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N16
cycloneive_lcell_comb \main_reg|rf_out1~228 (
// Equation(s):
// \main_reg|rf_out1~228_combout  = (\main_reg|rf_out1~227_combout  & (((\main_reg|regFile[29][23]~q ) # (!\reg_read_addr1[3]~3_combout )))) # (!\main_reg|rf_out1~227_combout  & (\main_reg|regFile[25][23]~q  & ((\reg_read_addr1[3]~3_combout ))))

	.dataa(\main_reg|regFile[25][23]~q ),
	.datab(\main_reg|regFile[29][23]~q ),
	.datac(\main_reg|rf_out1~227_combout ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~228_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~228 .lut_mask = 16'hCAF0;
defparam \main_reg|rf_out1~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N6
cycloneive_lcell_comb \main_reg|rf_out1~229 (
// Equation(s):
// \main_reg|rf_out1~229_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[24][23]~q ) # ((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (((\main_reg|regFile[16][23]~q  & !\reg_read_addr1[2]~2_combout ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|regFile[24][23]~q ),
	.datac(\main_reg|regFile[16][23]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~229_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~229 .lut_mask = 16'hAAD8;
defparam \main_reg|rf_out1~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N12
cycloneive_lcell_comb \main_reg|rf_out1~230 (
// Equation(s):
// \main_reg|rf_out1~230_combout  = (\main_reg|rf_out1~229_combout  & ((\main_reg|regFile[28][23]~q ) # ((!\reg_read_addr1[2]~2_combout )))) # (!\main_reg|rf_out1~229_combout  & (((\main_reg|regFile[20][23]~q  & \reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|rf_out1~229_combout ),
	.datab(\main_reg|regFile[28][23]~q ),
	.datac(\main_reg|regFile[20][23]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~230_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~230 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out1~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N0
cycloneive_lcell_comb \main_reg|rf_out1~231 (
// Equation(s):
// \main_reg|rf_out1~231_combout  = (\reg_read_addr1[1]~4_combout  & (\reg_read_addr1[0]~5_combout )) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & (\main_reg|rf_out1~228_combout )) # (!\reg_read_addr1[0]~5_combout  & 
// ((\main_reg|rf_out1~230_combout )))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|rf_out1~228_combout ),
	.datad(\main_reg|rf_out1~230_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~231_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~231 .lut_mask = 16'hD9C8;
defparam \main_reg|rf_out1~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N10
cycloneive_lcell_comb \main_reg|rf_out1~234 (
// Equation(s):
// \main_reg|rf_out1~234_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~231_combout  & (\main_reg|rf_out1~233_combout )) # (!\main_reg|rf_out1~231_combout  & ((\main_reg|rf_out1~226_combout ))))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~231_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|rf_out1~233_combout ),
	.datac(\main_reg|rf_out1~226_combout ),
	.datad(\main_reg|rf_out1~231_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~234_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~234 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N4
cycloneive_lcell_comb \main_reg|rf_out1~713 (
// Equation(s):
// \main_reg|rf_out1~713_combout  = (\reg_read_addr1[4]~1_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [19] & ((\main_reg|rf_out1~234_combout ))) # (!\my_program|altsyncram_component|auto_generated|q_a [19] & 
// (\main_reg|rf_out1~244_combout )))) # (!\reg_read_addr1[4]~1_combout  & (((\main_reg|rf_out1~244_combout ))))

	.dataa(\reg_read_addr1[4]~1_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.datac(\main_reg|rf_out1~244_combout ),
	.datad(\main_reg|rf_out1~234_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~713_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~713 .lut_mask = 16'hF870;
defparam \main_reg|rf_out1~713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N5
dffeas \main_reg|rf_out1[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out1~713_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out1[23] .is_wysiwyg = "true";
defparam \main_reg|rf_out1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N22
cycloneive_lcell_comb \main_reg|regFile~314 (
// Equation(s):
// \main_reg|regFile~314_combout  = (\main_reg|regFile~312_combout  & ((\main_reg|regFile~313_combout  & ((\main_reg|rf_out1 [23]))) # (!\main_reg|regFile~313_combout  & (\main_reg|rf_out2 [23])))) # (!\main_reg|regFile~312_combout  & 
// (((\main_reg|regFile~313_combout ))))

	.dataa(\main_reg|regFile~312_combout ),
	.datab(\main_reg|rf_out2 [23]),
	.datac(\main_reg|rf_out1 [23]),
	.datad(\main_reg|regFile~313_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~314_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~314 .lut_mask = 16'hF588;
defparam \main_reg|regFile~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N12
cycloneive_lcell_comb \main_reg|regFile~315 (
// Equation(s):
// \main_reg|regFile~315_combout  = (\main_reg|regFile~35_combout  & ((\main_reg|regFile~312_combout  & ((\main_reg|regFile~314_combout ))) # (!\main_reg|regFile~312_combout  & ((\instr[23]~11_combout ) # (!\main_reg|regFile~314_combout )))))

	.dataa(\main_reg|regFile~312_combout ),
	.datab(\instr[23]~11_combout ),
	.datac(\main_reg|regFile~314_combout ),
	.datad(\main_reg|regFile~35_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~315_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~315 .lut_mask = 16'hE500;
defparam \main_reg|regFile~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N18
cycloneive_lcell_comb \alu_ctrl~17 (
// Equation(s):
// \alu_ctrl~17_combout  = (\my_program|altsyncram_component|auto_generated|q_a [13] & \alu_ctrl~12_combout )

	.dataa(gnd),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [13]),
	.datac(\alu_ctrl~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_ctrl~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu_ctrl~17 .lut_mask = 16'hC0C0;
defparam \alu_ctrl~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N8
cycloneive_lcell_comb \alu|Mux30~9 (
// Equation(s):
// \alu|Mux30~9_combout  = (\alu_ctrl~16_combout  & (\Equal11~0_combout  & (\alu_ctrl~22_combout  & !\alu_ctrl~17_combout )))

	.dataa(\alu_ctrl~16_combout ),
	.datab(\Equal11~0_combout ),
	.datac(\alu_ctrl~22_combout ),
	.datad(\alu_ctrl~17_combout ),
	.cin(gnd),
	.combout(\alu|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux30~9 .lut_mask = 16'h0080;
defparam \alu|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N6
cycloneive_lcell_comb \main_reg|regFile~40 (
// Equation(s):
// \main_reg|regFile~40_combout  = (!\LessThan1~0_combout  & (\main_reg|rf_out1 [31] & \always0~5_combout ))

	.dataa(\LessThan1~0_combout ),
	.datab(gnd),
	.datac(\main_reg|rf_out1 [31]),
	.datad(\always0~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~40_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~40 .lut_mask = 16'h5000;
defparam \main_reg|regFile~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N16
cycloneive_lcell_comb \main_reg|regFile~36 (
// Equation(s):
// \main_reg|regFile~36_combout  = (!\LessThan1~0_combout  & (\main_reg|rf_out1 [31] & \always0~5_combout ))

	.dataa(\LessThan1~0_combout ),
	.datab(gnd),
	.datac(\main_reg|rf_out1 [31]),
	.datad(\always0~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~36_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~36 .lut_mask = 16'h5000;
defparam \main_reg|regFile~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N22
cycloneive_lcell_comb \main_reg|regFile[31][31]~feeder (
// Equation(s):
// \main_reg|regFile[31][31]~feeder_combout  = \main_reg|regFile~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[31][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[31][31]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[31][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N23
dffeas \main_reg|regFile[31][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[31][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[31][31] .is_wysiwyg = "true";
defparam \main_reg|regFile[31][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y39_N25
dffeas \main_reg|regFile[27][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~42_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[27][31] .is_wysiwyg = "true";
defparam \main_reg|regFile[27][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y39_N9
dffeas \main_reg|regFile[23][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~42_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[23][31] .is_wysiwyg = "true";
defparam \main_reg|regFile[23][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y39_N23
dffeas \main_reg|regFile[19][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~42_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[19][31] .is_wysiwyg = "true";
defparam \main_reg|regFile[19][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N4
cycloneive_lcell_comb \main_reg|rf_out2~7 (
// Equation(s):
// \main_reg|rf_out2~7_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|regFile[23][31]~q ) # ((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (((\main_reg|regFile[19][31]~q  & !\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[23][31]~q ),
	.datab(\main_reg|regFile[19][31]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~7 .lut_mask = 16'hF0AC;
defparam \main_reg|rf_out2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N10
cycloneive_lcell_comb \main_reg|rf_out2~8 (
// Equation(s):
// \main_reg|rf_out2~8_combout  = (\main_reg|rf_out2~7_combout  & ((\main_reg|regFile[31][31]~q ) # ((!\reg_read_addr2[3]~9_combout )))) # (!\main_reg|rf_out2~7_combout  & (((\main_reg|regFile[27][31]~q  & \reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[31][31]~q ),
	.datab(\main_reg|regFile[27][31]~q ),
	.datac(\main_reg|rf_out2~7_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~8 .lut_mask = 16'hACF0;
defparam \main_reg|rf_out2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N5
dffeas \main_reg|regFile[26][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~42_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[26][31] .is_wysiwyg = "true";
defparam \main_reg|regFile[26][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y35_N31
dffeas \main_reg|regFile[18][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~42_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[18][31] .is_wysiwyg = "true";
defparam \main_reg|regFile[18][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N12
cycloneive_lcell_comb \main_reg|rf_out2~0 (
// Equation(s):
// \main_reg|rf_out2~0_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & (\main_reg|regFile[26][31]~q )) # (!\reg_read_addr2[3]~9_combout  & 
// ((\main_reg|regFile[18][31]~q )))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|regFile[26][31]~q ),
	.datac(\main_reg|regFile[18][31]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~0 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N1
dffeas \main_reg|regFile[22][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~42_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[22][31] .is_wysiwyg = "true";
defparam \main_reg|regFile[22][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N4
cycloneive_lcell_comb \main_reg|regFile[30][31]~feeder (
// Equation(s):
// \main_reg|regFile[30][31]~feeder_combout  = \main_reg|regFile~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~42_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[30][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[30][31]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[30][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N5
dffeas \main_reg|regFile[30][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[30][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[30][31] .is_wysiwyg = "true";
defparam \main_reg|regFile[30][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N10
cycloneive_lcell_comb \main_reg|rf_out2~1 (
// Equation(s):
// \main_reg|rf_out2~1_combout  = (\main_reg|rf_out2~0_combout  & (((\main_reg|regFile[30][31]~q ) # (!\reg_read_addr2[2]~10_combout )))) # (!\main_reg|rf_out2~0_combout  & (\main_reg|regFile[22][31]~q  & (\reg_read_addr2[2]~10_combout )))

	.dataa(\main_reg|rf_out2~0_combout ),
	.datab(\main_reg|regFile[22][31]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|regFile[30][31]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~1 .lut_mask = 16'hEA4A;
defparam \main_reg|rf_out2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N8
cycloneive_lcell_comb \main_reg|regFile[21][31]~feeder (
// Equation(s):
// \main_reg|regFile[21][31]~feeder_combout  = \main_reg|regFile~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[21][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[21][31]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[21][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N9
dffeas \main_reg|regFile[21][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[21][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[21][31] .is_wysiwyg = "true";
defparam \main_reg|regFile[21][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N11
dffeas \main_reg|regFile[17][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~42_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[17][31] .is_wysiwyg = "true";
defparam \main_reg|regFile[17][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N22
cycloneive_lcell_comb \main_reg|rf_out2~2 (
// Equation(s):
// \main_reg|rf_out2~2_combout  = (\reg_read_addr2[3]~9_combout  & (((\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & ((\reg_read_addr2[2]~10_combout  & (\main_reg|regFile[21][31]~q )) # (!\reg_read_addr2[2]~10_combout  & 
// ((\main_reg|regFile[17][31]~q )))))

	.dataa(\main_reg|regFile[21][31]~q ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|regFile[17][31]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~2 .lut_mask = 16'hE3E0;
defparam \main_reg|rf_out2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N17
dffeas \main_reg|regFile[25][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~42_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[25][31] .is_wysiwyg = "true";
defparam \main_reg|regFile[25][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N29
dffeas \main_reg|regFile[29][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~42_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[29][31] .is_wysiwyg = "true";
defparam \main_reg|regFile[29][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N8
cycloneive_lcell_comb \main_reg|rf_out2~3 (
// Equation(s):
// \main_reg|rf_out2~3_combout  = (\main_reg|rf_out2~2_combout  & (((\main_reg|regFile[29][31]~q ) # (!\reg_read_addr2[3]~9_combout )))) # (!\main_reg|rf_out2~2_combout  & (\main_reg|regFile[25][31]~q  & (\reg_read_addr2[3]~9_combout )))

	.dataa(\main_reg|rf_out2~2_combout ),
	.datab(\main_reg|regFile[25][31]~q ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\main_reg|regFile[29][31]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~3 .lut_mask = 16'hEA4A;
defparam \main_reg|rf_out2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N0
cycloneive_lcell_comb \main_reg|regFile[24][31]~feeder (
// Equation(s):
// \main_reg|regFile[24][31]~feeder_combout  = \main_reg|regFile~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[24][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[24][31]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[24][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N1
dffeas \main_reg|regFile[24][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[24][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[24][31] .is_wysiwyg = "true";
defparam \main_reg|regFile[24][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N19
dffeas \main_reg|regFile[16][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~42_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[16][31] .is_wysiwyg = "true";
defparam \main_reg|regFile[16][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N18
cycloneive_lcell_comb \main_reg|rf_out2~4 (
// Equation(s):
// \main_reg|rf_out2~4_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & (\main_reg|regFile[24][31]~q )) # (!\reg_read_addr2[3]~9_combout  & 
// ((\main_reg|regFile[16][31]~q )))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|regFile[24][31]~q ),
	.datac(\main_reg|regFile[16][31]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~4 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N8
cycloneive_lcell_comb \main_reg|regFile[28][31]~feeder (
// Equation(s):
// \main_reg|regFile[28][31]~feeder_combout  = \main_reg|regFile~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[28][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[28][31]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[28][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N9
dffeas \main_reg|regFile[28][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[28][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[28][31] .is_wysiwyg = "true";
defparam \main_reg|regFile[28][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y35_N29
dffeas \main_reg|regFile[20][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~42_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[20][31] .is_wysiwyg = "true";
defparam \main_reg|regFile[20][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N24
cycloneive_lcell_comb \main_reg|rf_out2~5 (
// Equation(s):
// \main_reg|rf_out2~5_combout  = (\main_reg|rf_out2~4_combout  & ((\main_reg|regFile[28][31]~q ) # ((!\reg_read_addr2[2]~10_combout )))) # (!\main_reg|rf_out2~4_combout  & (((\reg_read_addr2[2]~10_combout  & \main_reg|regFile[20][31]~q ))))

	.dataa(\main_reg|rf_out2~4_combout ),
	.datab(\main_reg|regFile[28][31]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|regFile[20][31]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~5 .lut_mask = 16'hDA8A;
defparam \main_reg|rf_out2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N10
cycloneive_lcell_comb \main_reg|rf_out2~6 (
// Equation(s):
// \main_reg|rf_out2~6_combout  = (\reg_read_addr2[1]~11_combout  & (\reg_read_addr2[0]~12_combout )) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & (\main_reg|rf_out2~3_combout )) # (!\reg_read_addr2[0]~12_combout  & 
// ((\main_reg|rf_out2~5_combout )))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\main_reg|rf_out2~3_combout ),
	.datad(\main_reg|rf_out2~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~6 .lut_mask = 16'hD9C8;
defparam \main_reg|rf_out2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N4
cycloneive_lcell_comb \main_reg|rf_out2~9 (
// Equation(s):
// \main_reg|rf_out2~9_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~6_combout  & (\main_reg|rf_out2~8_combout )) # (!\main_reg|rf_out2~6_combout  & ((\main_reg|rf_out2~1_combout ))))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~6_combout ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|rf_out2~8_combout ),
	.datac(\main_reg|rf_out2~1_combout ),
	.datad(\main_reg|rf_out2~6_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~9 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N9
dffeas \main_reg|regFile[10][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~42_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[10][31] .is_wysiwyg = "true";
defparam \main_reg|regFile[10][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N12
cycloneive_lcell_comb \main_reg|regFile[9][31]~feeder (
// Equation(s):
// \main_reg|regFile[9][31]~feeder_combout  = \main_reg|regFile~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~42_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[9][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[9][31]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[9][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N13
dffeas \main_reg|regFile[9][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[9][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[9][31] .is_wysiwyg = "true";
defparam \main_reg|regFile[9][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y34_N31
dffeas \main_reg|regFile[8][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~42_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[8][31] .is_wysiwyg = "true";
defparam \main_reg|regFile[8][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N30
cycloneive_lcell_comb \main_reg|rf_out2~10 (
// Equation(s):
// \main_reg|rf_out2~10_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|regFile[9][31]~q ) # ((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & (((\main_reg|regFile[8][31]~q  & !\reg_read_addr2[1]~11_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|regFile[9][31]~q ),
	.datac(\main_reg|regFile[8][31]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~10 .lut_mask = 16'hAAD8;
defparam \main_reg|rf_out2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N8
cycloneive_lcell_comb \main_reg|regFile[11][31]~feeder (
// Equation(s):
// \main_reg|regFile[11][31]~feeder_combout  = \main_reg|regFile~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~42_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[11][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[11][31]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[11][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N9
dffeas \main_reg|regFile[11][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[11][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[11][31] .is_wysiwyg = "true";
defparam \main_reg|regFile[11][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N20
cycloneive_lcell_comb \main_reg|rf_out2~11 (
// Equation(s):
// \main_reg|rf_out2~11_combout  = (\main_reg|rf_out2~10_combout  & (((\main_reg|regFile[11][31]~q ) # (!\reg_read_addr2[1]~11_combout )))) # (!\main_reg|rf_out2~10_combout  & (\main_reg|regFile[10][31]~q  & ((\reg_read_addr2[1]~11_combout ))))

	.dataa(\main_reg|regFile[10][31]~q ),
	.datab(\main_reg|rf_out2~10_combout ),
	.datac(\main_reg|regFile[11][31]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~11 .lut_mask = 16'hE2CC;
defparam \main_reg|rf_out2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N17
dffeas \main_reg|regFile[15][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile~42_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[15][31] .is_wysiwyg = "true";
defparam \main_reg|regFile[15][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y40_N13
dffeas \main_reg|regFile[13][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~42_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[13][31] .is_wysiwyg = "true";
defparam \main_reg|regFile[13][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y40_N11
dffeas \main_reg|regFile[12][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~42_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[12][31] .is_wysiwyg = "true";
defparam \main_reg|regFile[12][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N5
dffeas \main_reg|regFile[14][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~42_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[14][31] .is_wysiwyg = "true";
defparam \main_reg|regFile[14][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N28
cycloneive_lcell_comb \main_reg|rf_out2~17 (
// Equation(s):
// \main_reg|rf_out2~17_combout  = (\reg_read_addr2[0]~12_combout  & (\reg_read_addr2[1]~11_combout )) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[14][31]~q ))) # (!\reg_read_addr2[1]~11_combout  & 
// (\main_reg|regFile[12][31]~q ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[12][31]~q ),
	.datad(\main_reg|regFile[14][31]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~17_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~17 .lut_mask = 16'hDC98;
defparam \main_reg|rf_out2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N30
cycloneive_lcell_comb \main_reg|rf_out2~18 (
// Equation(s):
// \main_reg|rf_out2~18_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~17_combout  & (\main_reg|regFile[15][31]~q )) # (!\main_reg|rf_out2~17_combout  & ((\main_reg|regFile[13][31]~q ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~17_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|regFile[15][31]~q ),
	.datac(\main_reg|regFile[13][31]~q ),
	.datad(\main_reg|rf_out2~17_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~18_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~18 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N21
dffeas \main_reg|regFile[7][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~42_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[7][31] .is_wysiwyg = "true";
defparam \main_reg|regFile[7][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N5
dffeas \main_reg|regFile[5][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~42_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[5][31] .is_wysiwyg = "true";
defparam \main_reg|regFile[5][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N15
dffeas \main_reg|regFile[4][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~42_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[4][31] .is_wysiwyg = "true";
defparam \main_reg|regFile[4][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N2
cycloneive_lcell_comb \main_reg|rf_out2~12 (
// Equation(s):
// \main_reg|rf_out2~12_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[6][31]~q ) # ((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & (((\main_reg|regFile[4][31]~q  & !\reg_read_addr2[0]~12_combout ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|regFile[6][31]~q ),
	.datac(\main_reg|regFile[4][31]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~12 .lut_mask = 16'hAAD8;
defparam \main_reg|rf_out2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N4
cycloneive_lcell_comb \main_reg|rf_out2~13 (
// Equation(s):
// \main_reg|rf_out2~13_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~12_combout  & (\main_reg|regFile[7][31]~q )) # (!\main_reg|rf_out2~12_combout  & ((\main_reg|regFile[5][31]~q ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~12_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|regFile[7][31]~q ),
	.datac(\main_reg|regFile[5][31]~q ),
	.datad(\main_reg|rf_out2~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~13 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N25
dffeas \main_reg|regFile[1][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~42_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[1][31] .is_wysiwyg = "true";
defparam \main_reg|regFile[1][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N6
cycloneive_lcell_comb \main_reg|regFile[0][31]~feeder (
// Equation(s):
// \main_reg|regFile[0][31]~feeder_combout  = \main_reg|regFile~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~42_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[0][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[0][31]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[0][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y35_N7
dffeas \main_reg|regFile[0][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[0][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[0][31] .is_wysiwyg = "true";
defparam \main_reg|regFile[0][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N12
cycloneive_lcell_comb \main_reg|rf_out2~14 (
// Equation(s):
// \main_reg|rf_out2~14_combout  = (\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout ) # ((\main_reg|regFile[1][31]~q )))) # (!\reg_read_addr2[0]~12_combout  & (!\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[0][31]~q ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[1][31]~q ),
	.datad(\main_reg|regFile[0][31]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~14_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~14 .lut_mask = 16'hB9A8;
defparam \main_reg|rf_out2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N27
dffeas \main_reg|regFile[3][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~42_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[3][31] .is_wysiwyg = "true";
defparam \main_reg|regFile[3][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y35_N25
dffeas \main_reg|regFile[2][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~42_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[2][31] .is_wysiwyg = "true";
defparam \main_reg|regFile[2][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N10
cycloneive_lcell_comb \main_reg|rf_out2~15 (
// Equation(s):
// \main_reg|rf_out2~15_combout  = (\main_reg|rf_out2~14_combout  & ((\main_reg|regFile[3][31]~q ) # ((!\reg_read_addr2[1]~11_combout )))) # (!\main_reg|rf_out2~14_combout  & (((\main_reg|regFile[2][31]~q  & \reg_read_addr2[1]~11_combout ))))

	.dataa(\main_reg|rf_out2~14_combout ),
	.datab(\main_reg|regFile[3][31]~q ),
	.datac(\main_reg|regFile[2][31]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~15_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~15 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N26
cycloneive_lcell_comb \main_reg|rf_out2~16 (
// Equation(s):
// \main_reg|rf_out2~16_combout  = (\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout ) # ((\main_reg|rf_out2~13_combout )))) # (!\reg_read_addr2[2]~10_combout  & (!\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~15_combout ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|rf_out2~13_combout ),
	.datad(\main_reg|rf_out2~15_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~16_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~16 .lut_mask = 16'hB9A8;
defparam \main_reg|rf_out2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N20
cycloneive_lcell_comb \main_reg|rf_out2~19 (
// Equation(s):
// \main_reg|rf_out2~19_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~16_combout  & ((\main_reg|rf_out2~18_combout ))) # (!\main_reg|rf_out2~16_combout  & (\main_reg|rf_out2~11_combout )))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~16_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|rf_out2~11_combout ),
	.datac(\main_reg|rf_out2~18_combout ),
	.datad(\main_reg|rf_out2~16_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~19_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~19 .lut_mask = 16'hF588;
defparam \main_reg|rf_out2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N12
cycloneive_lcell_comb \main_reg|rf_out2~20 (
// Equation(s):
// \main_reg|rf_out2~20_combout  = (\reg_read_addr2[4]~13_combout  & (\main_reg|rf_out2~9_combout )) # (!\reg_read_addr2[4]~13_combout  & ((\main_reg|rf_out2~19_combout )))

	.dataa(\main_reg|rf_out2~9_combout ),
	.datab(gnd),
	.datac(\reg_read_addr2[4]~13_combout ),
	.datad(\main_reg|rf_out2~19_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~20_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~20 .lut_mask = 16'hAFA0;
defparam \main_reg|rf_out2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N13
dffeas \main_reg|rf_out2[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out2~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out2[31] .is_wysiwyg = "true";
defparam \main_reg|rf_out2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N30
cycloneive_lcell_comb \main_reg|regFile~166 (
// Equation(s):
// \main_reg|regFile~166_combout  = (\wen_prot~q  & (((!\LessThan1~0_combout  & \always0~5_combout )))) # (!\wen_prot~q  & (\reg_store_addr[4]~3_combout ))

	.dataa(\wen_prot~q ),
	.datab(\reg_store_addr[4]~3_combout ),
	.datac(\LessThan1~0_combout ),
	.datad(\always0~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~166_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~166 .lut_mask = 16'h4E44;
defparam \main_reg|regFile~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N13
dffeas \main_reg|regFile[25][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1020_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[25][24] .is_wysiwyg = "true";
defparam \main_reg|regFile[25][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y36_N15
dffeas \main_reg|regFile[17][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1020_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[17][24] .is_wysiwyg = "true";
defparam \main_reg|regFile[17][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N10
cycloneive_lcell_comb \main_reg|rf_out1~205 (
// Equation(s):
// \main_reg|rf_out1~205_combout  = (\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout ) # ((\main_reg|regFile[25][24]~q )))) # (!\reg_read_addr1[3]~3_combout  & (!\reg_read_addr1[2]~2_combout  & ((\main_reg|regFile[17][24]~q ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[25][24]~q ),
	.datad(\main_reg|regFile[17][24]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~205_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~205 .lut_mask = 16'hB9A8;
defparam \main_reg|rf_out1~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N20
cycloneive_lcell_comb \main_reg|regFile[21][24]~feeder (
// Equation(s):
// \main_reg|regFile[21][24]~feeder_combout  = \main_reg|regFile~1020_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~1020_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[21][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[21][24]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[21][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N21
dffeas \main_reg|regFile[21][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[21][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[21][24] .is_wysiwyg = "true";
defparam \main_reg|regFile[21][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y33_N9
dffeas \main_reg|regFile[29][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1020_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[29][24] .is_wysiwyg = "true";
defparam \main_reg|regFile[29][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N8
cycloneive_lcell_comb \main_reg|rf_out1~206 (
// Equation(s):
// \main_reg|rf_out1~206_combout  = (\main_reg|rf_out1~205_combout  & (((\main_reg|regFile[29][24]~q ) # (!\reg_read_addr1[2]~2_combout )))) # (!\main_reg|rf_out1~205_combout  & (\main_reg|regFile[21][24]~q  & ((\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|rf_out1~205_combout ),
	.datab(\main_reg|regFile[21][24]~q ),
	.datac(\main_reg|regFile[29][24]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~206_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~206 .lut_mask = 16'hE4AA;
defparam \main_reg|rf_out1~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N12
cycloneive_lcell_comb \main_reg|regFile[19][24]~feeder (
// Equation(s):
// \main_reg|regFile[19][24]~feeder_combout  = \main_reg|regFile~1020_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~1020_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[19][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[19][24]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[19][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N13
dffeas \main_reg|regFile[19][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[19][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[19][24] .is_wysiwyg = "true";
defparam \main_reg|regFile[19][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N23
dffeas \main_reg|regFile[27][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1020_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[27][24] .is_wysiwyg = "true";
defparam \main_reg|regFile[27][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N22
cycloneive_lcell_comb \main_reg|rf_out1~212 (
// Equation(s):
// \main_reg|rf_out1~212_combout  = (\reg_read_addr1[3]~3_combout  & (((\main_reg|regFile[27][24]~q ) # (\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (\main_reg|regFile[19][24]~q  & ((!\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[19][24]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[27][24]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~212_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~212 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out1~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y43_N25
dffeas \main_reg|regFile[31][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1020_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[31][24] .is_wysiwyg = "true";
defparam \main_reg|regFile[31][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N14
cycloneive_lcell_comb \main_reg|rf_out1~213 (
// Equation(s):
// \main_reg|rf_out1~213_combout  = (\main_reg|rf_out1~212_combout  & (((\main_reg|regFile[31][24]~q )) # (!\reg_read_addr1[2]~2_combout ))) # (!\main_reg|rf_out1~212_combout  & (\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[23][24]~q )))

	.dataa(\main_reg|rf_out1~212_combout ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[23][24]~q ),
	.datad(\main_reg|regFile[31][24]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~213_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~213 .lut_mask = 16'hEA62;
defparam \main_reg|rf_out1~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N6
cycloneive_lcell_comb \main_reg|regFile[28][24]~feeder (
// Equation(s):
// \main_reg|regFile[28][24]~feeder_combout  = \main_reg|regFile~1020_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~1020_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[28][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[28][24]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[28][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y37_N7
dffeas \main_reg|regFile[28][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[28][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[28][24] .is_wysiwyg = "true";
defparam \main_reg|regFile[28][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y37_N9
dffeas \main_reg|regFile[24][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1020_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[24][24] .is_wysiwyg = "true";
defparam \main_reg|regFile[24][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y38_N23
dffeas \main_reg|regFile[16][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1020_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[16][24] .is_wysiwyg = "true";
defparam \main_reg|regFile[16][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y38_N9
dffeas \main_reg|regFile[20][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1020_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[20][24] .is_wysiwyg = "true";
defparam \main_reg|regFile[20][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N4
cycloneive_lcell_comb \main_reg|rf_out1~209 (
// Equation(s):
// \main_reg|rf_out1~209_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & ((\main_reg|regFile[20][24]~q ))) # (!\reg_read_addr1[2]~2_combout  & 
// (\main_reg|regFile[16][24]~q ))))

	.dataa(\main_reg|regFile[16][24]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\reg_read_addr1[2]~2_combout ),
	.datad(\main_reg|regFile[20][24]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~209_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~209 .lut_mask = 16'hF2C2;
defparam \main_reg|rf_out1~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N12
cycloneive_lcell_comb \main_reg|rf_out1~210 (
// Equation(s):
// \main_reg|rf_out1~210_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~209_combout  & (\main_reg|regFile[28][24]~q )) # (!\main_reg|rf_out1~209_combout  & ((\main_reg|regFile[24][24]~q ))))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~209_combout ))))

	.dataa(\main_reg|regFile[28][24]~q ),
	.datab(\main_reg|regFile[24][24]~q ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\main_reg|rf_out1~209_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~210_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~210 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out1~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N2
cycloneive_lcell_comb \main_reg|regFile[30][24]~feeder (
// Equation(s):
// \main_reg|regFile[30][24]~feeder_combout  = \main_reg|regFile~1020_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~1020_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[30][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[30][24]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[30][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N3
dffeas \main_reg|regFile[30][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[30][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[30][24] .is_wysiwyg = "true";
defparam \main_reg|regFile[30][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y35_N25
dffeas \main_reg|regFile[18][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1020_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[18][24] .is_wysiwyg = "true";
defparam \main_reg|regFile[18][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y35_N7
dffeas \main_reg|regFile[22][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1020_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[22][24] .is_wysiwyg = "true";
defparam \main_reg|regFile[22][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N6
cycloneive_lcell_comb \main_reg|rf_out1~207 (
// Equation(s):
// \main_reg|rf_out1~207_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & ((\main_reg|regFile[22][24]~q ))) # (!\reg_read_addr1[2]~2_combout  & 
// (\main_reg|regFile[18][24]~q ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|regFile[18][24]~q ),
	.datac(\main_reg|regFile[22][24]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~207_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~207 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out1~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N21
dffeas \main_reg|regFile[26][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1020_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[26][24] .is_wysiwyg = "true";
defparam \main_reg|regFile[26][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N6
cycloneive_lcell_comb \main_reg|rf_out1~208 (
// Equation(s):
// \main_reg|rf_out1~208_combout  = (\main_reg|rf_out1~207_combout  & ((\main_reg|regFile[30][24]~q ) # ((!\reg_read_addr1[3]~3_combout )))) # (!\main_reg|rf_out1~207_combout  & (((\reg_read_addr1[3]~3_combout  & \main_reg|regFile[26][24]~q ))))

	.dataa(\main_reg|regFile[30][24]~q ),
	.datab(\main_reg|rf_out1~207_combout ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\main_reg|regFile[26][24]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~208_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~208 .lut_mask = 16'hBC8C;
defparam \main_reg|rf_out1~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N16
cycloneive_lcell_comb \main_reg|rf_out1~211 (
// Equation(s):
// \main_reg|rf_out1~211_combout  = (\reg_read_addr1[0]~5_combout  & (\reg_read_addr1[1]~4_combout )) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~208_combout ))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|rf_out1~210_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|rf_out1~210_combout ),
	.datad(\main_reg|rf_out1~208_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~211_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~211 .lut_mask = 16'hDC98;
defparam \main_reg|rf_out1~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N26
cycloneive_lcell_comb \main_reg|rf_out1~214 (
// Equation(s):
// \main_reg|rf_out1~214_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~211_combout  & ((\main_reg|rf_out1~213_combout ))) # (!\main_reg|rf_out1~211_combout  & (\main_reg|rf_out1~206_combout )))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~211_combout ))))

	.dataa(\main_reg|rf_out1~206_combout ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|rf_out1~213_combout ),
	.datad(\main_reg|rf_out1~211_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~214_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~214 .lut_mask = 16'hF388;
defparam \main_reg|rf_out1~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y36_N11
dffeas \main_reg|regFile[15][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile~1020_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[15][24] .is_wysiwyg = "true";
defparam \main_reg|regFile[15][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N6
cycloneive_lcell_comb \main_reg|regFile[14][24]~feeder (
// Equation(s):
// \main_reg|regFile[14][24]~feeder_combout  = \main_reg|regFile~1020_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~1020_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[14][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[14][24]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[14][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y32_N7
dffeas \main_reg|regFile[14][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[14][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[14][24] .is_wysiwyg = "true";
defparam \main_reg|regFile[14][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N3
dffeas \main_reg|regFile[12][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1020_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[12][24] .is_wysiwyg = "true";
defparam \main_reg|regFile[12][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N13
dffeas \main_reg|regFile[13][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1020_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[13][24] .is_wysiwyg = "true";
defparam \main_reg|regFile[13][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N24
cycloneive_lcell_comb \main_reg|rf_out1~222 (
// Equation(s):
// \main_reg|rf_out1~222_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & ((\main_reg|regFile[13][24]~q ))) # (!\reg_read_addr1[0]~5_combout  & 
// (\main_reg|regFile[12][24]~q ))))

	.dataa(\main_reg|regFile[12][24]~q ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\reg_read_addr1[0]~5_combout ),
	.datad(\main_reg|regFile[13][24]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~222_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~222 .lut_mask = 16'hF2C2;
defparam \main_reg|rf_out1~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N0
cycloneive_lcell_comb \main_reg|rf_out1~223 (
// Equation(s):
// \main_reg|rf_out1~223_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~222_combout  & (\main_reg|regFile[15][24]~q )) # (!\main_reg|rf_out1~222_combout  & ((\main_reg|regFile[14][24]~q ))))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~222_combout ))))

	.dataa(\main_reg|regFile[15][24]~q ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|regFile[14][24]~q ),
	.datad(\main_reg|rf_out1~222_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~223_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~223 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out1~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N17
dffeas \main_reg|regFile[6][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1020_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[6][24] .is_wysiwyg = "true";
defparam \main_reg|regFile[6][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y36_N5
dffeas \main_reg|regFile[7][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1020_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[7][24] .is_wysiwyg = "true";
defparam \main_reg|regFile[7][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N3
dffeas \main_reg|regFile[5][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1020_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[5][24] .is_wysiwyg = "true";
defparam \main_reg|regFile[5][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N1
dffeas \main_reg|regFile[4][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1020_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[4][24] .is_wysiwyg = "true";
defparam \main_reg|regFile[4][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N10
cycloneive_lcell_comb \main_reg|rf_out1~215 (
// Equation(s):
// \main_reg|rf_out1~215_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[5][24]~q )) # (!\reg_read_addr1[0]~5_combout  & 
// ((\main_reg|regFile[4][24]~q )))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[5][24]~q ),
	.datac(\main_reg|regFile[4][24]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~215_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~215 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out1~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N4
cycloneive_lcell_comb \main_reg|rf_out1~216 (
// Equation(s):
// \main_reg|rf_out1~216_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~215_combout  & ((\main_reg|regFile[7][24]~q ))) # (!\main_reg|rf_out1~215_combout  & (\main_reg|regFile[6][24]~q )))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~215_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[6][24]~q ),
	.datac(\main_reg|regFile[7][24]~q ),
	.datad(\main_reg|rf_out1~215_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~216_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~216 .lut_mask = 16'hF588;
defparam \main_reg|rf_out1~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N18
cycloneive_lcell_comb \main_reg|regFile[3][24]~feeder (
// Equation(s):
// \main_reg|regFile[3][24]~feeder_combout  = \main_reg|regFile~1020_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~1020_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[3][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[3][24]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[3][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y35_N19
dffeas \main_reg|regFile[3][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[3][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[3][24] .is_wysiwyg = "true";
defparam \main_reg|regFile[3][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y35_N17
dffeas \main_reg|regFile[1][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1020_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[1][24] .is_wysiwyg = "true";
defparam \main_reg|regFile[1][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y34_N29
dffeas \main_reg|regFile[0][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1020_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[0][24] .is_wysiwyg = "true";
defparam \main_reg|regFile[0][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y34_N3
dffeas \main_reg|regFile[2][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1020_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[2][24] .is_wysiwyg = "true";
defparam \main_reg|regFile[2][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N2
cycloneive_lcell_comb \main_reg|rf_out1~219 (
// Equation(s):
// \main_reg|rf_out1~219_combout  = (\reg_read_addr1[1]~4_combout  & (((\main_reg|regFile[2][24]~q ) # (\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & (\main_reg|regFile[0][24]~q  & ((!\reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|regFile[0][24]~q ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|regFile[2][24]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~219_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~219 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out1~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N16
cycloneive_lcell_comb \main_reg|rf_out1~220 (
// Equation(s):
// \main_reg|rf_out1~220_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~219_combout  & (\main_reg|regFile[3][24]~q )) # (!\main_reg|rf_out1~219_combout  & ((\main_reg|regFile[1][24]~q ))))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~219_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[3][24]~q ),
	.datac(\main_reg|regFile[1][24]~q ),
	.datad(\main_reg|rf_out1~219_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~220_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~220 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N1
dffeas \main_reg|regFile[11][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1020_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[11][24] .is_wysiwyg = "true";
defparam \main_reg|regFile[11][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N14
cycloneive_lcell_comb \main_reg|regFile[9][24]~feeder (
// Equation(s):
// \main_reg|regFile[9][24]~feeder_combout  = \main_reg|regFile~1020_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~1020_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[9][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[9][24]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[9][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N15
dffeas \main_reg|regFile[9][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[9][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[9][24] .is_wysiwyg = "true";
defparam \main_reg|regFile[9][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y34_N15
dffeas \main_reg|regFile[8][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1020_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[8][24] .is_wysiwyg = "true";
defparam \main_reg|regFile[8][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N12
cycloneive_lcell_comb \main_reg|regFile[10][24]~feeder (
// Equation(s):
// \main_reg|regFile[10][24]~feeder_combout  = \main_reg|regFile~1020_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~1020_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[10][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[10][24]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[10][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N13
dffeas \main_reg|regFile[10][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[10][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[10][24] .is_wysiwyg = "true";
defparam \main_reg|regFile[10][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N8
cycloneive_lcell_comb \main_reg|rf_out1~217 (
// Equation(s):
// \main_reg|rf_out1~217_combout  = (\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout ) # ((\main_reg|regFile[10][24]~q )))) # (!\reg_read_addr1[1]~4_combout  & (!\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[8][24]~q )))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|regFile[8][24]~q ),
	.datad(\main_reg|regFile[10][24]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~217_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~217 .lut_mask = 16'hBA98;
defparam \main_reg|rf_out1~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N30
cycloneive_lcell_comb \main_reg|rf_out1~218 (
// Equation(s):
// \main_reg|rf_out1~218_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~217_combout  & (\main_reg|regFile[11][24]~q )) # (!\main_reg|rf_out1~217_combout  & ((\main_reg|regFile[9][24]~q ))))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~217_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[11][24]~q ),
	.datac(\main_reg|regFile[9][24]~q ),
	.datad(\main_reg|rf_out1~217_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~218_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~218 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N20
cycloneive_lcell_comb \main_reg|rf_out1~221 (
// Equation(s):
// \main_reg|rf_out1~221_combout  = (\reg_read_addr1[3]~3_combout  & (((\main_reg|rf_out1~218_combout ) # (\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (\main_reg|rf_out1~220_combout  & ((!\reg_read_addr1[2]~2_combout ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|rf_out1~220_combout ),
	.datac(\main_reg|rf_out1~218_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~221_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~221 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out1~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N22
cycloneive_lcell_comb \main_reg|rf_out1~224 (
// Equation(s):
// \main_reg|rf_out1~224_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~221_combout  & (\main_reg|rf_out1~223_combout )) # (!\main_reg|rf_out1~221_combout  & ((\main_reg|rf_out1~216_combout ))))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~221_combout ))))

	.dataa(\main_reg|rf_out1~223_combout ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|rf_out1~216_combout ),
	.datad(\main_reg|rf_out1~221_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~224_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~224 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out1~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N2
cycloneive_lcell_comb \main_reg|rf_out1~712 (
// Equation(s):
// \main_reg|rf_out1~712_combout  = (\reg_read_addr1[4]~1_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [19] & (\main_reg|rf_out1~214_combout )) # (!\my_program|altsyncram_component|auto_generated|q_a [19] & ((\main_reg|rf_out1~224_combout 
// ))))) # (!\reg_read_addr1[4]~1_combout  & (((\main_reg|rf_out1~224_combout ))))

	.dataa(\reg_read_addr1[4]~1_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.datac(\main_reg|rf_out1~214_combout ),
	.datad(\main_reg|rf_out1~224_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~712_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~712 .lut_mask = 16'hF780;
defparam \main_reg|rf_out1~712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N3
dffeas \main_reg|rf_out1[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out1~712_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out1[24] .is_wysiwyg = "true";
defparam \main_reg|rf_out1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N22
cycloneive_lcell_comb \main_reg|regFile~256 (
// Equation(s):
// \main_reg|regFile~256_combout  = (\reg_store_addr[3]~1_combout  & (((\main_reg|regFile[25][24]~q ) # (\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & (\main_reg|regFile[17][24]~q  & ((!\reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile[17][24]~q ),
	.datab(\main_reg|regFile[25][24]~q ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~256_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~256 .lut_mask = 16'hF0CA;
defparam \main_reg|regFile~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N4
cycloneive_lcell_comb \main_reg|regFile~257 (
// Equation(s):
// \main_reg|regFile~257_combout  = (\main_reg|regFile~256_combout  & (((\main_reg|regFile[29][24]~q ) # (!\reg_store_addr[2]~2_combout )))) # (!\main_reg|regFile~256_combout  & (\main_reg|regFile[21][24]~q  & ((\reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile~256_combout ),
	.datab(\main_reg|regFile[21][24]~q ),
	.datac(\main_reg|regFile[29][24]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~257_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~257 .lut_mask = 16'hE4AA;
defparam \main_reg|regFile~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N18
cycloneive_lcell_comb \main_reg|regFile~263 (
// Equation(s):
// \main_reg|regFile~263_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[27][24]~q ) # ((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & (((\main_reg|regFile[19][24]~q  & !\reg_store_addr[2]~2_combout ))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|regFile[27][24]~q ),
	.datac(\main_reg|regFile[19][24]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~263_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~263 .lut_mask = 16'hAAD8;
defparam \main_reg|regFile~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N24
cycloneive_lcell_comb \main_reg|regFile~264 (
// Equation(s):
// \main_reg|regFile~264_combout  = (\main_reg|regFile~263_combout  & (((\main_reg|regFile[31][24]~q ) # (!\reg_store_addr[2]~2_combout )))) # (!\main_reg|regFile~263_combout  & (\main_reg|regFile[23][24]~q  & ((\reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile[23][24]~q ),
	.datab(\main_reg|regFile[31][24]~q ),
	.datac(\main_reg|regFile~263_combout ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~264_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~264 .lut_mask = 16'hCAF0;
defparam \main_reg|regFile~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N24
cycloneive_lcell_comb \main_reg|regFile~258 (
// Equation(s):
// \main_reg|regFile~258_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & (\main_reg|regFile[22][24]~q )) # (!\reg_store_addr[2]~2_combout  & 
// ((\main_reg|regFile[18][24]~q )))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|regFile[22][24]~q ),
	.datac(\main_reg|regFile[18][24]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~258_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~258 .lut_mask = 16'hEE50;
defparam \main_reg|regFile~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N2
cycloneive_lcell_comb \main_reg|regFile~259 (
// Equation(s):
// \main_reg|regFile~259_combout  = (\main_reg|regFile~258_combout  & ((\main_reg|regFile[30][24]~q ) # ((!\reg_store_addr[3]~1_combout )))) # (!\main_reg|regFile~258_combout  & (((\reg_store_addr[3]~1_combout  & \main_reg|regFile[26][24]~q ))))

	.dataa(\main_reg|regFile[30][24]~q ),
	.datab(\main_reg|regFile~258_combout ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\main_reg|regFile[26][24]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~259_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~259 .lut_mask = 16'hBC8C;
defparam \main_reg|regFile~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N22
cycloneive_lcell_comb \main_reg|regFile~260 (
// Equation(s):
// \main_reg|regFile~260_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & (\main_reg|regFile[20][24]~q )) # (!\reg_store_addr[2]~2_combout  & 
// ((\main_reg|regFile[16][24]~q )))))

	.dataa(\main_reg|regFile[20][24]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[16][24]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~260_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~260 .lut_mask = 16'hEE30;
defparam \main_reg|regFile~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N26
cycloneive_lcell_comb \main_reg|regFile~261 (
// Equation(s):
// \main_reg|regFile~261_combout  = (\main_reg|regFile~260_combout  & ((\main_reg|regFile[28][24]~q ) # ((!\reg_store_addr[3]~1_combout )))) # (!\main_reg|regFile~260_combout  & (((\main_reg|regFile[24][24]~q  & \reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile[28][24]~q ),
	.datab(\main_reg|regFile[24][24]~q ),
	.datac(\main_reg|regFile~260_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~261_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~261 .lut_mask = 16'hACF0;
defparam \main_reg|regFile~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N16
cycloneive_lcell_comb \main_reg|regFile~262 (
// Equation(s):
// \main_reg|regFile~262_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~259_combout ) # ((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (((!\reg_store_addr[0]~5_combout  & \main_reg|regFile~261_combout ))))

	.dataa(\main_reg|regFile~259_combout ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\reg_store_addr[0]~5_combout ),
	.datad(\main_reg|regFile~261_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~262_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~262 .lut_mask = 16'hCBC8;
defparam \main_reg|regFile~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N10
cycloneive_lcell_comb \main_reg|regFile~265 (
// Equation(s):
// \main_reg|regFile~265_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~262_combout  & ((\main_reg|regFile~264_combout ))) # (!\main_reg|regFile~262_combout  & (\main_reg|regFile~257_combout )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~262_combout ))))

	.dataa(\main_reg|regFile~257_combout ),
	.datab(\main_reg|regFile~264_combout ),
	.datac(\reg_store_addr[0]~5_combout ),
	.datad(\main_reg|regFile~262_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~265_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~265 .lut_mask = 16'hCFA0;
defparam \main_reg|regFile~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N0
cycloneive_lcell_comb \main_reg|regFile~266 (
// Equation(s):
// \main_reg|regFile~266_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile[5][24]~q ) # ((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & (((\main_reg|regFile[4][24]~q  & !\reg_store_addr[1]~4_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[5][24]~q ),
	.datac(\main_reg|regFile[4][24]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~266_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~266 .lut_mask = 16'hAAD8;
defparam \main_reg|regFile~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N16
cycloneive_lcell_comb \main_reg|regFile~267 (
// Equation(s):
// \main_reg|regFile~267_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~266_combout  & (\main_reg|regFile[7][24]~q )) # (!\main_reg|regFile~266_combout  & ((\main_reg|regFile[6][24]~q ))))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~266_combout ))))

	.dataa(\main_reg|regFile[7][24]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[6][24]~q ),
	.datad(\main_reg|regFile~266_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~267_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~267 .lut_mask = 16'hBBC0;
defparam \main_reg|regFile~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N2
cycloneive_lcell_comb \main_reg|regFile~273 (
// Equation(s):
// \main_reg|regFile~273_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & (\main_reg|regFile[13][24]~q )) # (!\reg_store_addr[0]~5_combout  & 
// ((\main_reg|regFile[12][24]~q )))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[13][24]~q ),
	.datac(\main_reg|regFile[12][24]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~273_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~273 .lut_mask = 16'hEE50;
defparam \main_reg|regFile~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N14
cycloneive_lcell_comb \main_reg|regFile~274 (
// Equation(s):
// \main_reg|regFile~274_combout  = (\main_reg|regFile~273_combout  & ((\main_reg|regFile[15][24]~q ) # ((!\reg_store_addr[1]~4_combout )))) # (!\main_reg|regFile~273_combout  & (((\main_reg|regFile[14][24]~q  & \reg_store_addr[1]~4_combout ))))

	.dataa(\main_reg|regFile[15][24]~q ),
	.datab(\main_reg|regFile[14][24]~q ),
	.datac(\main_reg|regFile~273_combout ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~274_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~274 .lut_mask = 16'hACF0;
defparam \main_reg|regFile~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N14
cycloneive_lcell_comb \main_reg|regFile~268 (
// Equation(s):
// \main_reg|regFile~268_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile[10][24]~q ) # ((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (((\main_reg|regFile[8][24]~q  & !\reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile[10][24]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[8][24]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~268_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~268 .lut_mask = 16'hCCB8;
defparam \main_reg|regFile~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N0
cycloneive_lcell_comb \main_reg|regFile~269 (
// Equation(s):
// \main_reg|regFile~269_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~268_combout  & ((\main_reg|regFile[11][24]~q ))) # (!\main_reg|regFile~268_combout  & (\main_reg|regFile[9][24]~q )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~268_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[9][24]~q ),
	.datac(\main_reg|regFile[11][24]~q ),
	.datad(\main_reg|regFile~268_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~269_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~269 .lut_mask = 16'hF588;
defparam \main_reg|regFile~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N28
cycloneive_lcell_comb \main_reg|regFile~270 (
// Equation(s):
// \main_reg|regFile~270_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile[2][24]~q ) # ((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (((\main_reg|regFile[0][24]~q  & !\reg_store_addr[0]~5_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[2][24]~q ),
	.datac(\main_reg|regFile[0][24]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~270_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~270 .lut_mask = 16'hAAD8;
defparam \main_reg|regFile~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N10
cycloneive_lcell_comb \main_reg|regFile~271 (
// Equation(s):
// \main_reg|regFile~271_combout  = (\main_reg|regFile~270_combout  & (((\main_reg|regFile[3][24]~q ) # (!\reg_store_addr[0]~5_combout )))) # (!\main_reg|regFile~270_combout  & (\main_reg|regFile[1][24]~q  & ((\reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile[1][24]~q ),
	.datab(\main_reg|regFile~270_combout ),
	.datac(\main_reg|regFile[3][24]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~271_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~271 .lut_mask = 16'hE2CC;
defparam \main_reg|regFile~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N10
cycloneive_lcell_comb \main_reg|regFile~272 (
// Equation(s):
// \main_reg|regFile~272_combout  = (\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout ) # ((\main_reg|regFile~269_combout )))) # (!\reg_store_addr[3]~1_combout  & (!\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~271_combout ))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile~269_combout ),
	.datad(\main_reg|regFile~271_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~272_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~272 .lut_mask = 16'hB9A8;
defparam \main_reg|regFile~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N20
cycloneive_lcell_comb \main_reg|regFile~275 (
// Equation(s):
// \main_reg|regFile~275_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~272_combout  & ((\main_reg|regFile~274_combout ))) # (!\main_reg|regFile~272_combout  & (\main_reg|regFile~267_combout )))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~272_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile~267_combout ),
	.datac(\main_reg|regFile~274_combout ),
	.datad(\main_reg|regFile~272_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~275_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~275 .lut_mask = 16'hF588;
defparam \main_reg|regFile~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y37_N19
dffeas \main_reg|regFile[15][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile~255_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[15][25] .is_wysiwyg = "true";
defparam \main_reg|regFile[15][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y37_N1
dffeas \main_reg|regFile[14][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~255_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[14][25] .is_wysiwyg = "true";
defparam \main_reg|regFile[14][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y37_N3
dffeas \main_reg|regFile[12][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~255_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[12][25] .is_wysiwyg = "true";
defparam \main_reg|regFile[12][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N2
cycloneive_lcell_comb \main_reg|regFile~251 (
// Equation(s):
// \main_reg|regFile~251_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile[14][25]~q ) # ((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (((\main_reg|regFile[12][25]~q  & !\reg_store_addr[0]~5_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[14][25]~q ),
	.datac(\main_reg|regFile[12][25]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~251_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~251 .lut_mask = 16'hAAD8;
defparam \main_reg|regFile~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N12
cycloneive_lcell_comb \main_reg|regFile[13][25]~feeder (
// Equation(s):
// \main_reg|regFile[13][25]~feeder_combout  = \main_reg|regFile~255_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~255_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[13][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[13][25]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[13][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N13
dffeas \main_reg|regFile[13][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[13][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[13][25] .is_wysiwyg = "true";
defparam \main_reg|regFile[13][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N12
cycloneive_lcell_comb \main_reg|regFile~252 (
// Equation(s):
// \main_reg|regFile~252_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~251_combout  & (\main_reg|regFile[15][25]~q )) # (!\main_reg|regFile~251_combout  & ((\main_reg|regFile[13][25]~q ))))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~251_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[15][25]~q ),
	.datac(\main_reg|regFile~251_combout ),
	.datad(\main_reg|regFile[13][25]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~252_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~252 .lut_mask = 16'hDAD0;
defparam \main_reg|regFile~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N20
cycloneive_lcell_comb \main_reg|regFile[2][25]~feeder (
// Equation(s):
// \main_reg|regFile[2][25]~feeder_combout  = \main_reg|regFile~255_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~255_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[2][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[2][25]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[2][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N21
dffeas \main_reg|regFile[2][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[2][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[2][25] .is_wysiwyg = "true";
defparam \main_reg|regFile[2][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N31
dffeas \main_reg|regFile[3][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~255_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[3][25] .is_wysiwyg = "true";
defparam \main_reg|regFile[3][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N28
cycloneive_lcell_comb \main_reg|regFile[1][25]~feeder (
// Equation(s):
// \main_reg|regFile[1][25]~feeder_combout  = \main_reg|regFile~255_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~255_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[1][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[1][25]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[1][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N29
dffeas \main_reg|regFile[1][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[1][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[1][25] .is_wysiwyg = "true";
defparam \main_reg|regFile[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N19
dffeas \main_reg|regFile[0][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~255_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[0][25] .is_wysiwyg = "true";
defparam \main_reg|regFile[0][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N18
cycloneive_lcell_comb \main_reg|regFile~248 (
// Equation(s):
// \main_reg|regFile~248_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & (\main_reg|regFile[1][25]~q )) # (!\reg_store_addr[0]~5_combout  & 
// ((\main_reg|regFile[0][25]~q )))))

	.dataa(\main_reg|regFile[1][25]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[0][25]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~248_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~248 .lut_mask = 16'hEE30;
defparam \main_reg|regFile~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N30
cycloneive_lcell_comb \main_reg|regFile~249 (
// Equation(s):
// \main_reg|regFile~249_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~248_combout  & ((\main_reg|regFile[3][25]~q ))) # (!\main_reg|regFile~248_combout  & (\main_reg|regFile[2][25]~q )))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~248_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[2][25]~q ),
	.datac(\main_reg|regFile[3][25]~q ),
	.datad(\main_reg|regFile~248_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~249_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~249 .lut_mask = 16'hF588;
defparam \main_reg|regFile~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N25
dffeas \main_reg|regFile[5][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~255_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[5][25] .is_wysiwyg = "true";
defparam \main_reg|regFile[5][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y41_N29
dffeas \main_reg|regFile[7][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~255_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[7][25] .is_wysiwyg = "true";
defparam \main_reg|regFile[7][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y41_N19
dffeas \main_reg|regFile[4][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~255_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[4][25] .is_wysiwyg = "true";
defparam \main_reg|regFile[4][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y41_N11
dffeas \main_reg|regFile[6][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~255_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[6][25] .is_wysiwyg = "true";
defparam \main_reg|regFile[6][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N18
cycloneive_lcell_comb \main_reg|regFile~246 (
// Equation(s):
// \main_reg|regFile~246_combout  = (\reg_store_addr[0]~5_combout  & (\reg_store_addr[1]~4_combout )) # (!\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout  & ((\main_reg|regFile[6][25]~q ))) # (!\reg_store_addr[1]~4_combout  & 
// (\main_reg|regFile[4][25]~q ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[4][25]~q ),
	.datad(\main_reg|regFile[6][25]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~246_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~246 .lut_mask = 16'hDC98;
defparam \main_reg|regFile~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N28
cycloneive_lcell_comb \main_reg|regFile~247 (
// Equation(s):
// \main_reg|regFile~247_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~246_combout  & ((\main_reg|regFile[7][25]~q ))) # (!\main_reg|regFile~246_combout  & (\main_reg|regFile[5][25]~q )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~246_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[5][25]~q ),
	.datac(\main_reg|regFile[7][25]~q ),
	.datad(\main_reg|regFile~246_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~247_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~247 .lut_mask = 16'hF588;
defparam \main_reg|regFile~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N22
cycloneive_lcell_comb \main_reg|regFile~250 (
// Equation(s):
// \main_reg|regFile~250_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~247_combout ))) # (!\reg_store_addr[2]~2_combout  & 
// (\main_reg|regFile~249_combout ))))

	.dataa(\main_reg|regFile~249_combout ),
	.datab(\main_reg|regFile~247_combout ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~250_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~250 .lut_mask = 16'hFC0A;
defparam \main_reg|regFile~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N26
cycloneive_lcell_comb \main_reg|regFile[9][25]~feeder (
// Equation(s):
// \main_reg|regFile[9][25]~feeder_combout  = \main_reg|regFile~255_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~255_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[9][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[9][25]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[9][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N27
dffeas \main_reg|regFile[9][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[9][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[9][25] .is_wysiwyg = "true";
defparam \main_reg|regFile[9][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y36_N27
dffeas \main_reg|regFile[8][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~255_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[8][25] .is_wysiwyg = "true";
defparam \main_reg|regFile[8][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N30
cycloneive_lcell_comb \main_reg|regFile~244 (
// Equation(s):
// \main_reg|regFile~244_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile[9][25]~q ) # ((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & (((\main_reg|regFile[8][25]~q  & !\reg_store_addr[1]~4_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[9][25]~q ),
	.datac(\main_reg|regFile[8][25]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~244_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~244 .lut_mask = 16'hAAD8;
defparam \main_reg|regFile~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N13
dffeas \main_reg|regFile[10][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~255_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[10][25] .is_wysiwyg = "true";
defparam \main_reg|regFile[10][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y34_N5
dffeas \main_reg|regFile[11][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~255_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[11][25] .is_wysiwyg = "true";
defparam \main_reg|regFile[11][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N8
cycloneive_lcell_comb \main_reg|regFile~245 (
// Equation(s):
// \main_reg|regFile~245_combout  = (\main_reg|regFile~244_combout  & (((\main_reg|regFile[11][25]~q ) # (!\reg_store_addr[1]~4_combout )))) # (!\main_reg|regFile~244_combout  & (\main_reg|regFile[10][25]~q  & ((\reg_store_addr[1]~4_combout ))))

	.dataa(\main_reg|regFile~244_combout ),
	.datab(\main_reg|regFile[10][25]~q ),
	.datac(\main_reg|regFile[11][25]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~245_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~245 .lut_mask = 16'hE4AA;
defparam \main_reg|regFile~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N8
cycloneive_lcell_comb \main_reg|regFile~253 (
// Equation(s):
// \main_reg|regFile~253_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~250_combout  & (\main_reg|regFile~252_combout )) # (!\main_reg|regFile~250_combout  & ((\main_reg|regFile~245_combout ))))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~250_combout ))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|regFile~252_combout ),
	.datac(\main_reg|regFile~250_combout ),
	.datad(\main_reg|regFile~245_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~253_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~253 .lut_mask = 16'hDAD0;
defparam \main_reg|regFile~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N2
cycloneive_lcell_comb \main_reg|regFile~254 (
// Equation(s):
// \main_reg|regFile~254_combout  = (\main_reg|regFile~166_combout ) # ((!\wen_prot~q  & \main_reg|regFile~253_combout ))

	.dataa(gnd),
	.datab(\wen_prot~q ),
	.datac(\main_reg|regFile~253_combout ),
	.datad(\main_reg|regFile~166_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~254_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~254 .lut_mask = 16'hFF30;
defparam \main_reg|regFile~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N0
cycloneive_lcell_comb \main_reg|rf_out1~202 (
// Equation(s):
// \main_reg|rf_out1~202_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[14][25]~q ))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|regFile[12][25]~q ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[12][25]~q ),
	.datac(\main_reg|regFile[14][25]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~202_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~202 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out1~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N24
cycloneive_lcell_comb \main_reg|rf_out1~203 (
// Equation(s):
// \main_reg|rf_out1~203_combout  = (\main_reg|rf_out1~202_combout  & (((\main_reg|regFile[15][25]~q ) # (!\reg_read_addr1[0]~5_combout )))) # (!\main_reg|rf_out1~202_combout  & (\main_reg|regFile[13][25]~q  & (\reg_read_addr1[0]~5_combout )))

	.dataa(\main_reg|regFile[13][25]~q ),
	.datab(\main_reg|rf_out1~202_combout ),
	.datac(\reg_read_addr1[0]~5_combout ),
	.datad(\main_reg|regFile[15][25]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~203_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~203 .lut_mask = 16'hEC2C;
defparam \main_reg|rf_out1~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N0
cycloneive_lcell_comb \main_reg|rf_out1~195 (
// Equation(s):
// \main_reg|rf_out1~195_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & ((\main_reg|regFile[9][25]~q ))) # (!\reg_read_addr1[0]~5_combout  & 
// (\main_reg|regFile[8][25]~q ))))

	.dataa(\main_reg|regFile[8][25]~q ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|regFile[9][25]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~195_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~195 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out1~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N18
cycloneive_lcell_comb \main_reg|rf_out1~196 (
// Equation(s):
// \main_reg|rf_out1~196_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~195_combout  & ((\main_reg|regFile[11][25]~q ))) # (!\main_reg|rf_out1~195_combout  & (\main_reg|regFile[10][25]~q )))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~195_combout ))))

	.dataa(\main_reg|regFile[10][25]~q ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|regFile[11][25]~q ),
	.datad(\main_reg|rf_out1~195_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~196_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~196 .lut_mask = 16'hF388;
defparam \main_reg|rf_out1~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N0
cycloneive_lcell_comb \main_reg|rf_out1~199 (
// Equation(s):
// \main_reg|rf_out1~199_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|regFile[1][25]~q ) # ((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & (((\main_reg|regFile[0][25]~q  & !\reg_read_addr1[1]~4_combout ))))

	.dataa(\main_reg|regFile[1][25]~q ),
	.datab(\main_reg|regFile[0][25]~q ),
	.datac(\reg_read_addr1[0]~5_combout ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~199_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~199 .lut_mask = 16'hF0AC;
defparam \main_reg|rf_out1~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N12
cycloneive_lcell_comb \main_reg|rf_out1~200 (
// Equation(s):
// \main_reg|rf_out1~200_combout  = (\main_reg|rf_out1~199_combout  & ((\main_reg|regFile[3][25]~q ) # ((!\reg_read_addr1[1]~4_combout )))) # (!\main_reg|rf_out1~199_combout  & (((\main_reg|regFile[2][25]~q  & \reg_read_addr1[1]~4_combout ))))

	.dataa(\main_reg|regFile[3][25]~q ),
	.datab(\main_reg|regFile[2][25]~q ),
	.datac(\main_reg|rf_out1~199_combout ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~200_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~200 .lut_mask = 16'hACF0;
defparam \main_reg|rf_out1~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N10
cycloneive_lcell_comb \main_reg|rf_out1~197 (
// Equation(s):
// \main_reg|rf_out1~197_combout  = (\reg_read_addr1[1]~4_combout  & (((\main_reg|regFile[6][25]~q ) # (\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & (\main_reg|regFile[4][25]~q  & ((!\reg_read_addr1[0]~5_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[4][25]~q ),
	.datac(\main_reg|regFile[6][25]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~197_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~197 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out1~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N24
cycloneive_lcell_comb \main_reg|rf_out1~198 (
// Equation(s):
// \main_reg|rf_out1~198_combout  = (\main_reg|rf_out1~197_combout  & ((\main_reg|regFile[7][25]~q ) # ((!\reg_read_addr1[0]~5_combout )))) # (!\main_reg|rf_out1~197_combout  & (((\main_reg|regFile[5][25]~q  & \reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|rf_out1~197_combout ),
	.datab(\main_reg|regFile[7][25]~q ),
	.datac(\main_reg|regFile[5][25]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~198_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~198 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out1~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N8
cycloneive_lcell_comb \main_reg|rf_out1~201 (
// Equation(s):
// \main_reg|rf_out1~201_combout  = (\reg_read_addr1[2]~2_combout  & (((\reg_read_addr1[3]~3_combout ) # (\main_reg|rf_out1~198_combout )))) # (!\reg_read_addr1[2]~2_combout  & (\main_reg|rf_out1~200_combout  & (!\reg_read_addr1[3]~3_combout )))

	.dataa(\main_reg|rf_out1~200_combout ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\main_reg|rf_out1~198_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~201_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~201 .lut_mask = 16'hCEC2;
defparam \main_reg|rf_out1~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N0
cycloneive_lcell_comb \main_reg|rf_out1~204 (
// Equation(s):
// \main_reg|rf_out1~204_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~201_combout  & (\main_reg|rf_out1~203_combout )) # (!\main_reg|rf_out1~201_combout  & ((\main_reg|rf_out1~196_combout ))))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~201_combout ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|rf_out1~203_combout ),
	.datac(\main_reg|rf_out1~196_combout ),
	.datad(\main_reg|rf_out1~201_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~204_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~204 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y39_N17
dffeas \main_reg|regFile[19][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~255_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[19][25] .is_wysiwyg = "true";
defparam \main_reg|regFile[19][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y39_N7
dffeas \main_reg|regFile[23][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~255_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[23][25] .is_wysiwyg = "true";
defparam \main_reg|regFile[23][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N6
cycloneive_lcell_comb \main_reg|rf_out1~192 (
// Equation(s):
// \main_reg|rf_out1~192_combout  = (\reg_read_addr1[2]~2_combout  & (((\main_reg|regFile[23][25]~q ) # (\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[19][25]~q  & ((!\reg_read_addr1[3]~3_combout ))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\main_reg|regFile[19][25]~q ),
	.datac(\main_reg|regFile[23][25]~q ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~192_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~192 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out1~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N8
cycloneive_lcell_comb \main_reg|regFile[27][25]~feeder (
// Equation(s):
// \main_reg|regFile[27][25]~feeder_combout  = \main_reg|regFile~255_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~255_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[27][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[27][25]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[27][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N9
dffeas \main_reg|regFile[27][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[27][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[27][25] .is_wysiwyg = "true";
defparam \main_reg|regFile[27][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N14
cycloneive_lcell_comb \main_reg|regFile[31][25]~feeder (
// Equation(s):
// \main_reg|regFile[31][25]~feeder_combout  = \main_reg|regFile~255_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~255_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[31][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[31][25]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[31][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N15
dffeas \main_reg|regFile[31][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[31][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[31][25] .is_wysiwyg = "true";
defparam \main_reg|regFile[31][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N2
cycloneive_lcell_comb \main_reg|rf_out1~193 (
// Equation(s):
// \main_reg|rf_out1~193_combout  = (\main_reg|rf_out1~192_combout  & (((\main_reg|regFile[31][25]~q )) # (!\reg_read_addr1[3]~3_combout ))) # (!\main_reg|rf_out1~192_combout  & (\reg_read_addr1[3]~3_combout  & (\main_reg|regFile[27][25]~q )))

	.dataa(\main_reg|rf_out1~192_combout ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[27][25]~q ),
	.datad(\main_reg|regFile[31][25]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~193_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~193 .lut_mask = 16'hEA62;
defparam \main_reg|rf_out1~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N28
cycloneive_lcell_comb \main_reg|regFile[30][25]~feeder (
// Equation(s):
// \main_reg|regFile[30][25]~feeder_combout  = \main_reg|regFile~255_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~255_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[30][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[30][25]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[30][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y37_N29
dffeas \main_reg|regFile[30][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[30][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[30][25] .is_wysiwyg = "true";
defparam \main_reg|regFile[30][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N30
cycloneive_lcell_comb \main_reg|regFile[18][25]~feeder (
// Equation(s):
// \main_reg|regFile[18][25]~feeder_combout  = \main_reg|regFile~255_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~255_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[18][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[18][25]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[18][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N31
dffeas \main_reg|regFile[18][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[18][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[18][25] .is_wysiwyg = "true";
defparam \main_reg|regFile[18][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N16
cycloneive_lcell_comb \main_reg|regFile[26][25]~feeder (
// Equation(s):
// \main_reg|regFile[26][25]~feeder_combout  = \main_reg|regFile~255_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~255_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[26][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[26][25]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[26][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N17
dffeas \main_reg|regFile[26][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[26][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[26][25] .is_wysiwyg = "true";
defparam \main_reg|regFile[26][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N20
cycloneive_lcell_comb \main_reg|rf_out1~185 (
// Equation(s):
// \main_reg|rf_out1~185_combout  = (\reg_read_addr1[2]~2_combout  & (((\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[26][25]~q ))) # (!\reg_read_addr1[3]~3_combout  & 
// (\main_reg|regFile[18][25]~q ))))

	.dataa(\main_reg|regFile[18][25]~q ),
	.datab(\main_reg|regFile[26][25]~q ),
	.datac(\reg_read_addr1[2]~2_combout ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~185_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~185 .lut_mask = 16'hFC0A;
defparam \main_reg|rf_out1~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N22
cycloneive_lcell_comb \main_reg|rf_out1~186 (
// Equation(s):
// \main_reg|rf_out1~186_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~185_combout  & ((\main_reg|regFile[30][25]~q ))) # (!\main_reg|rf_out1~185_combout  & (\main_reg|regFile[22][25]~q )))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~185_combout ))))

	.dataa(\main_reg|regFile[22][25]~q ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[30][25]~q ),
	.datad(\main_reg|rf_out1~185_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~186_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~186 .lut_mask = 16'hF388;
defparam \main_reg|rf_out1~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N22
cycloneive_lcell_comb \main_reg|regFile[29][25]~feeder (
// Equation(s):
// \main_reg|regFile[29][25]~feeder_combout  = \main_reg|regFile~255_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~255_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[29][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[29][25]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[29][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N23
dffeas \main_reg|regFile[29][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[29][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[29][25] .is_wysiwyg = "true";
defparam \main_reg|regFile[29][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N24
cycloneive_lcell_comb \main_reg|regFile[25][25]~feeder (
// Equation(s):
// \main_reg|regFile[25][25]~feeder_combout  = \main_reg|regFile~255_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~255_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[25][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[25][25]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[25][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N25
dffeas \main_reg|regFile[25][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[25][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[25][25] .is_wysiwyg = "true";
defparam \main_reg|regFile[25][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N22
cycloneive_lcell_comb \main_reg|regFile[17][25]~feeder (
// Equation(s):
// \main_reg|regFile[17][25]~feeder_combout  = \main_reg|regFile~255_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~255_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[17][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[17][25]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[17][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N23
dffeas \main_reg|regFile[17][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[17][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[17][25] .is_wysiwyg = "true";
defparam \main_reg|regFile[17][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N29
dffeas \main_reg|regFile[21][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~255_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[21][25] .is_wysiwyg = "true";
defparam \main_reg|regFile[21][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N4
cycloneive_lcell_comb \main_reg|rf_out1~187 (
// Equation(s):
// \main_reg|rf_out1~187_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & ((\main_reg|regFile[21][25]~q ))) # (!\reg_read_addr1[2]~2_combout  & 
// (\main_reg|regFile[17][25]~q ))))

	.dataa(\main_reg|regFile[17][25]~q ),
	.datab(\main_reg|regFile[21][25]~q ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~187_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~187 .lut_mask = 16'hFC0A;
defparam \main_reg|rf_out1~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N12
cycloneive_lcell_comb \main_reg|rf_out1~188 (
// Equation(s):
// \main_reg|rf_out1~188_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~187_combout  & (\main_reg|regFile[29][25]~q )) # (!\main_reg|rf_out1~187_combout  & ((\main_reg|regFile[25][25]~q ))))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~187_combout ))))

	.dataa(\main_reg|regFile[29][25]~q ),
	.datab(\main_reg|regFile[25][25]~q ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\main_reg|rf_out1~187_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~188_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~188 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out1~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N20
cycloneive_lcell_comb \main_reg|regFile[16][25]~feeder (
// Equation(s):
// \main_reg|regFile[16][25]~feeder_combout  = \main_reg|regFile~255_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~255_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[16][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[16][25]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[16][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N21
dffeas \main_reg|regFile[16][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[16][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[16][25] .is_wysiwyg = "true";
defparam \main_reg|regFile[16][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y37_N1
dffeas \main_reg|regFile[24][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~255_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[24][25] .is_wysiwyg = "true";
defparam \main_reg|regFile[24][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N14
cycloneive_lcell_comb \main_reg|rf_out1~189 (
// Equation(s):
// \main_reg|rf_out1~189_combout  = (\reg_read_addr1[2]~2_combout  & (((\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[24][25]~q ))) # (!\reg_read_addr1[3]~3_combout  & 
// (\main_reg|regFile[16][25]~q ))))

	.dataa(\main_reg|regFile[16][25]~q ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\main_reg|regFile[24][25]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~189_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~189 .lut_mask = 16'hF2C2;
defparam \main_reg|rf_out1~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N18
cycloneive_lcell_comb \main_reg|regFile[28][25]~feeder (
// Equation(s):
// \main_reg|regFile[28][25]~feeder_combout  = \main_reg|regFile~255_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~255_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[28][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[28][25]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[28][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y37_N19
dffeas \main_reg|regFile[28][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[28][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[28][25] .is_wysiwyg = "true";
defparam \main_reg|regFile[28][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y37_N9
dffeas \main_reg|regFile[20][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~255_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[20][25] .is_wysiwyg = "true";
defparam \main_reg|regFile[20][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N8
cycloneive_lcell_comb \main_reg|rf_out1~190 (
// Equation(s):
// \main_reg|rf_out1~190_combout  = (\main_reg|rf_out1~189_combout  & ((\main_reg|regFile[28][25]~q ) # ((!\reg_read_addr1[2]~2_combout )))) # (!\main_reg|rf_out1~189_combout  & (((\main_reg|regFile[20][25]~q  & \reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|rf_out1~189_combout ),
	.datab(\main_reg|regFile[28][25]~q ),
	.datac(\main_reg|regFile[20][25]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~190_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~190 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out1~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N24
cycloneive_lcell_comb \main_reg|rf_out1~191 (
// Equation(s):
// \main_reg|rf_out1~191_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & (\main_reg|rf_out1~188_combout )) # (!\reg_read_addr1[0]~5_combout  & 
// ((\main_reg|rf_out1~190_combout )))))

	.dataa(\main_reg|rf_out1~188_combout ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|rf_out1~190_combout ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~191_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~191 .lut_mask = 16'hEE30;
defparam \main_reg|rf_out1~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N26
cycloneive_lcell_comb \main_reg|rf_out1~194 (
// Equation(s):
// \main_reg|rf_out1~194_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~191_combout  & (\main_reg|rf_out1~193_combout )) # (!\main_reg|rf_out1~191_combout  & ((\main_reg|rf_out1~186_combout ))))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~191_combout ))))

	.dataa(\main_reg|rf_out1~193_combout ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|rf_out1~186_combout ),
	.datad(\main_reg|rf_out1~191_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~194_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~194 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out1~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N0
cycloneive_lcell_comb \main_reg|rf_out1~711 (
// Equation(s):
// \main_reg|rf_out1~711_combout  = (\reg_read_addr1[4]~1_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [19] & ((\main_reg|rf_out1~194_combout ))) # (!\my_program|altsyncram_component|auto_generated|q_a [19] & 
// (\main_reg|rf_out1~204_combout )))) # (!\reg_read_addr1[4]~1_combout  & (((\main_reg|rf_out1~204_combout ))))

	.dataa(\reg_read_addr1[4]~1_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.datac(\main_reg|rf_out1~204_combout ),
	.datad(\main_reg|rf_out1~194_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~711_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~711 .lut_mask = 16'hF870;
defparam \main_reg|rf_out1~711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N1
dffeas \main_reg|rf_out1[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out1~711_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out1[25] .is_wysiwyg = "true";
defparam \main_reg|rf_out1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N6
cycloneive_lcell_comb \main_reg|regFile~228 (
// Equation(s):
// \main_reg|regFile~228_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & (\main_reg|regFile[26][25]~q )) # (!\reg_store_addr[3]~1_combout  & 
// ((\main_reg|regFile[18][25]~q )))))

	.dataa(\main_reg|regFile[26][25]~q ),
	.datab(\main_reg|regFile[18][25]~q ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~228_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~228 .lut_mask = 16'hFA0C;
defparam \main_reg|regFile~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N16
cycloneive_lcell_comb \main_reg|regFile~229 (
// Equation(s):
// \main_reg|regFile~229_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~228_combout  & (\main_reg|regFile[30][25]~q )) # (!\main_reg|regFile~228_combout  & ((\main_reg|regFile[22][25]~q ))))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~228_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[30][25]~q ),
	.datac(\main_reg|regFile~228_combout ),
	.datad(\main_reg|regFile[22][25]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~229_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~229 .lut_mask = 16'hDAD0;
defparam \main_reg|regFile~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N16
cycloneive_lcell_comb \main_reg|regFile~235 (
// Equation(s):
// \main_reg|regFile~235_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & (\main_reg|regFile[23][25]~q )) # (!\reg_store_addr[2]~2_combout  & 
// ((\main_reg|regFile[19][25]~q )))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|regFile[23][25]~q ),
	.datac(\main_reg|regFile[19][25]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~235_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~235 .lut_mask = 16'hEE50;
defparam \main_reg|regFile~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N14
cycloneive_lcell_comb \main_reg|regFile~236 (
// Equation(s):
// \main_reg|regFile~236_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~235_combout  & ((\main_reg|regFile[31][25]~q ))) # (!\main_reg|regFile~235_combout  & (\main_reg|regFile[27][25]~q )))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~235_combout ))))

	.dataa(\main_reg|regFile[27][25]~q ),
	.datab(\main_reg|regFile[31][25]~q ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\main_reg|regFile~235_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~236_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~236 .lut_mask = 16'hCFA0;
defparam \main_reg|regFile~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N28
cycloneive_lcell_comb \main_reg|regFile~230 (
// Equation(s):
// \main_reg|regFile~230_combout  = (\reg_store_addr[2]~2_combout  & (((\main_reg|regFile[21][25]~q ) # (\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & (\main_reg|regFile[17][25]~q  & ((!\reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile[17][25]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[21][25]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~230_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~230 .lut_mask = 16'hCCE2;
defparam \main_reg|regFile~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N18
cycloneive_lcell_comb \main_reg|regFile~231 (
// Equation(s):
// \main_reg|regFile~231_combout  = (\main_reg|regFile~230_combout  & ((\main_reg|regFile[29][25]~q ) # ((!\reg_store_addr[3]~1_combout )))) # (!\main_reg|regFile~230_combout  & (((\main_reg|regFile[25][25]~q  & \reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile[29][25]~q ),
	.datab(\main_reg|regFile[25][25]~q ),
	.datac(\main_reg|regFile~230_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~231_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~231 .lut_mask = 16'hACF0;
defparam \main_reg|regFile~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N0
cycloneive_lcell_comb \main_reg|regFile~232 (
// Equation(s):
// \main_reg|regFile~232_combout  = (\reg_store_addr[3]~1_combout  & (((\main_reg|regFile[24][25]~q ) # (\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & (\main_reg|regFile[16][25]~q  & ((!\reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile[16][25]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[24][25]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~232_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~232 .lut_mask = 16'hCCE2;
defparam \main_reg|regFile~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N30
cycloneive_lcell_comb \main_reg|regFile~233 (
// Equation(s):
// \main_reg|regFile~233_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~232_combout  & (\main_reg|regFile[28][25]~q )) # (!\main_reg|regFile~232_combout  & ((\main_reg|regFile[20][25]~q ))))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~232_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[28][25]~q ),
	.datac(\main_reg|regFile~232_combout ),
	.datad(\main_reg|regFile[20][25]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~233_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~233 .lut_mask = 16'hDAD0;
defparam \main_reg|regFile~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N12
cycloneive_lcell_comb \main_reg|regFile~234 (
// Equation(s):
// \main_reg|regFile~234_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~231_combout ) # ((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & (((\main_reg|regFile~233_combout  & !\reg_store_addr[1]~4_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile~231_combout ),
	.datac(\main_reg|regFile~233_combout ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~234_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~234 .lut_mask = 16'hAAD8;
defparam \main_reg|regFile~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N6
cycloneive_lcell_comb \main_reg|regFile~237 (
// Equation(s):
// \main_reg|regFile~237_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~234_combout  & ((\main_reg|regFile~236_combout ))) # (!\main_reg|regFile~234_combout  & (\main_reg|regFile~229_combout )))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~234_combout ))))

	.dataa(\main_reg|regFile~229_combout ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile~236_combout ),
	.datad(\main_reg|regFile~234_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~237_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~237 .lut_mask = 16'hF388;
defparam \main_reg|regFile~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N14
cycloneive_lcell_comb \main_reg|regFile~243 (
// Equation(s):
// \main_reg|regFile~243_combout  = (\wen_prot~q  & (\main_reg|rf_out1 [25])) # (!\wen_prot~q  & ((\main_reg|regFile~237_combout )))

	.dataa(\wen_prot~q ),
	.datab(\main_reg|rf_out1 [25]),
	.datac(gnd),
	.datad(\main_reg|regFile~237_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~243_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~243 .lut_mask = 16'hDD88;
defparam \main_reg|regFile~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N10
cycloneive_lcell_comb \main_reg|regFile~1019 (
// Equation(s):
// \main_reg|regFile~1019_combout  = (\wen_prot~q  & (!\main_reg|Equal0~1_combout  & ((\main_reg|regFile~243_combout ) # (!\main_reg|regFile~166_combout )))) # (!\wen_prot~q  & (((\main_reg|regFile~243_combout )) # (!\main_reg|regFile~166_combout )))

	.dataa(\wen_prot~q ),
	.datab(\main_reg|regFile~166_combout ),
	.datac(\main_reg|Equal0~1_combout ),
	.datad(\main_reg|regFile~243_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~1019_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~1019 .lut_mask = 16'h5F13;
defparam \main_reg|regFile~1019 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N30
cycloneive_lcell_comb \main_reg|regFile~138 (
// Equation(s):
// \main_reg|regFile~138_combout  = (\alu_ctrl~22_combout ) # ((\Equal11~0_combout  & ((\alu_ctrl~16_combout ) # (!\alu_ctrl~11_combout ))))

	.dataa(\alu_ctrl~16_combout ),
	.datab(\alu_ctrl~11_combout ),
	.datac(\Equal11~0_combout ),
	.datad(\alu_ctrl~22_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~138_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~138 .lut_mask = 16'hFFB0;
defparam \main_reg|regFile~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N14
cycloneive_lcell_comb \main_reg|regFile~1016 (
// Equation(s):
// \main_reg|regFile~1016_combout  = ((\my_program|altsyncram_component|auto_generated|q_a [2] & (\Equal5~0_combout  & !\Equal2~0_combout ))) # (!\always0~2_combout )

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [2]),
	.datab(\Equal5~0_combout ),
	.datac(\Equal2~0_combout ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~1016_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~1016 .lut_mask = 16'h08FF;
defparam \main_reg|regFile~1016 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N24
cycloneive_lcell_comb \main_reg|regFile~1015 (
// Equation(s):
// \main_reg|regFile~1015_combout  = ((\Equal7~0_combout  & (\my_program|altsyncram_component|auto_generated|q_a [4] & !\my_program|altsyncram_component|auto_generated|q_a [6]))) # (!\always0~2_combout )

	.dataa(\Equal7~0_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~1015_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~1015 .lut_mask = 16'h08FF;
defparam \main_reg|regFile~1015 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N4
cycloneive_lcell_comb \main_reg|regFile~149 (
// Equation(s):
// \main_reg|regFile~149_combout  = (\main_reg|regFile~1016_combout  & (((!\main_reg|regFile~1015_combout )))) # (!\main_reg|regFile~1016_combout  & (\main_reg|regFile~1015_combout  & ((\main_reg|regFile~138_combout ) # (!\alu_ctrl~19_combout ))))

	.dataa(\alu_ctrl~19_combout ),
	.datab(\main_reg|regFile~138_combout ),
	.datac(\main_reg|regFile~1016_combout ),
	.datad(\main_reg|regFile~1015_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~149_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~149 .lut_mask = 16'h0DF0;
defparam \main_reg|regFile~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N4
cycloneive_lcell_comb \main_reg|regFile~238 (
// Equation(s):
// \main_reg|regFile~238_combout  = (\wen_prot~q  & (\main_reg|rf_out2 [25])) # (!\wen_prot~q  & ((\main_reg|regFile~237_combout )))

	.dataa(\wen_prot~q ),
	.datab(gnd),
	.datac(\main_reg|rf_out2 [25]),
	.datad(\main_reg|regFile~237_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~238_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~238 .lut_mask = 16'hF5A0;
defparam \main_reg|regFile~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N30
cycloneive_lcell_comb \main_reg|regFile~150 (
// Equation(s):
// \main_reg|regFile~150_combout  = (!\Equal2~0_combout  & (\always0~2_combout  & ((\Equal7~1_combout ) # (!\alu_in1[31]~4_combout ))))

	.dataa(\Equal2~0_combout ),
	.datab(\alu_in1[31]~4_combout ),
	.datac(\Equal7~1_combout ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~150_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~150 .lut_mask = 16'h5100;
defparam \main_reg|regFile~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N22
cycloneive_lcell_comb \main_reg|regFile~239 (
// Equation(s):
// \main_reg|regFile~239_combout  = (\main_reg|regFile~150_combout  & ((\instr[25]~0_combout ) # ((!\main_reg|regFile~149_combout  & !\main_reg|regFile~238_combout )))) # (!\main_reg|regFile~150_combout  & (((\main_reg|regFile~149_combout ) # 
// (\main_reg|regFile~238_combout ))))

	.dataa(\instr[25]~0_combout ),
	.datab(\main_reg|regFile~149_combout ),
	.datac(\main_reg|regFile~238_combout ),
	.datad(\main_reg|regFile~150_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~239_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~239 .lut_mask = 16'hABFC;
defparam \main_reg|regFile~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N1
dffeas \main_reg|regFile[13][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~217_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[13][26] .is_wysiwyg = "true";
defparam \main_reg|regFile[13][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y41_N11
dffeas \main_reg|regFile[12][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~217_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[12][26] .is_wysiwyg = "true";
defparam \main_reg|regFile[12][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N0
cycloneive_lcell_comb \main_reg|rf_out1~182 (
// Equation(s):
// \main_reg|rf_out1~182_combout  = (\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout ) # ((\main_reg|regFile[13][26]~q )))) # (!\reg_read_addr1[0]~5_combout  & (!\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[12][26]~q ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|regFile[13][26]~q ),
	.datad(\main_reg|regFile[12][26]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~182_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~182 .lut_mask = 16'hB9A8;
defparam \main_reg|rf_out1~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N5
dffeas \main_reg|regFile[14][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~217_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[14][26] .is_wysiwyg = "true";
defparam \main_reg|regFile[14][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y38_N23
dffeas \main_reg|regFile[15][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile~217_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[15][26] .is_wysiwyg = "true";
defparam \main_reg|regFile[15][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N18
cycloneive_lcell_comb \main_reg|rf_out1~183 (
// Equation(s):
// \main_reg|rf_out1~183_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~182_combout  & ((\main_reg|regFile[15][26]~q ))) # (!\main_reg|rf_out1~182_combout  & (\main_reg|regFile[14][26]~q )))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|rf_out1~182_combout ))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|rf_out1~182_combout ),
	.datac(\main_reg|regFile[14][26]~q ),
	.datad(\main_reg|regFile[15][26]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~183_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~183 .lut_mask = 16'hEC64;
defparam \main_reg|rf_out1~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N13
dffeas \main_reg|regFile[5][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~217_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[5][26] .is_wysiwyg = "true";
defparam \main_reg|regFile[5][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N12
cycloneive_lcell_comb \main_reg|regFile[4][26]~feeder (
// Equation(s):
// \main_reg|regFile[4][26]~feeder_combout  = \main_reg|regFile~217_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~217_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[4][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[4][26]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[4][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N13
dffeas \main_reg|regFile[4][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[4][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[4][26] .is_wysiwyg = "true";
defparam \main_reg|regFile[4][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N2
cycloneive_lcell_comb \main_reg|rf_out1~175 (
// Equation(s):
// \main_reg|rf_out1~175_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[5][26]~q )) # (!\reg_read_addr1[0]~5_combout  & 
// ((\main_reg|regFile[4][26]~q )))))

	.dataa(\main_reg|regFile[5][26]~q ),
	.datab(\main_reg|regFile[4][26]~q ),
	.datac(\reg_read_addr1[1]~4_combout ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~175_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~175 .lut_mask = 16'hFA0C;
defparam \main_reg|rf_out1~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N12
cycloneive_lcell_comb \main_reg|regFile[6][26]~feeder (
// Equation(s):
// \main_reg|regFile[6][26]~feeder_combout  = \main_reg|regFile~217_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~217_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[6][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[6][26]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[6][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N13
dffeas \main_reg|regFile[6][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[6][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[6][26] .is_wysiwyg = "true";
defparam \main_reg|regFile[6][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N1
dffeas \main_reg|regFile[7][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~217_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[7][26] .is_wysiwyg = "true";
defparam \main_reg|regFile[7][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N22
cycloneive_lcell_comb \main_reg|rf_out1~176 (
// Equation(s):
// \main_reg|rf_out1~176_combout  = (\main_reg|rf_out1~175_combout  & (((\main_reg|regFile[7][26]~q ) # (!\reg_read_addr1[1]~4_combout )))) # (!\main_reg|rf_out1~175_combout  & (\main_reg|regFile[6][26]~q  & (\reg_read_addr1[1]~4_combout )))

	.dataa(\main_reg|rf_out1~175_combout ),
	.datab(\main_reg|regFile[6][26]~q ),
	.datac(\reg_read_addr1[1]~4_combout ),
	.datad(\main_reg|regFile[7][26]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~176_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~176 .lut_mask = 16'hEA4A;
defparam \main_reg|rf_out1~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y35_N3
dffeas \main_reg|regFile[3][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~217_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[3][26] .is_wysiwyg = "true";
defparam \main_reg|regFile[3][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N24
cycloneive_lcell_comb \main_reg|regFile[1][26]~feeder (
// Equation(s):
// \main_reg|regFile[1][26]~feeder_combout  = \main_reg|regFile~217_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~217_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[1][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[1][26]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[1][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y35_N25
dffeas \main_reg|regFile[1][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[1][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[1][26] .is_wysiwyg = "true";
defparam \main_reg|regFile[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y35_N21
dffeas \main_reg|regFile[0][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~217_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[0][26] .is_wysiwyg = "true";
defparam \main_reg|regFile[0][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y35_N19
dffeas \main_reg|regFile[2][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~217_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[2][26] .is_wysiwyg = "true";
defparam \main_reg|regFile[2][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N18
cycloneive_lcell_comb \main_reg|rf_out1~179 (
// Equation(s):
// \main_reg|rf_out1~179_combout  = (\reg_read_addr1[1]~4_combout  & (((\main_reg|regFile[2][26]~q ) # (\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & (\main_reg|regFile[0][26]~q  & ((!\reg_read_addr1[0]~5_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[0][26]~q ),
	.datac(\main_reg|regFile[2][26]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~179_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~179 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out1~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N26
cycloneive_lcell_comb \main_reg|rf_out1~180 (
// Equation(s):
// \main_reg|rf_out1~180_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~179_combout  & (\main_reg|regFile[3][26]~q )) # (!\main_reg|rf_out1~179_combout  & ((\main_reg|regFile[1][26]~q ))))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~179_combout ))))

	.dataa(\main_reg|regFile[3][26]~q ),
	.datab(\main_reg|regFile[1][26]~q ),
	.datac(\reg_read_addr1[0]~5_combout ),
	.datad(\main_reg|rf_out1~179_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~180_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~180 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out1~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N31
dffeas \main_reg|regFile[11][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~217_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[11][26] .is_wysiwyg = "true";
defparam \main_reg|regFile[11][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y34_N23
dffeas \main_reg|regFile[8][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~217_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[8][26] .is_wysiwyg = "true";
defparam \main_reg|regFile[8][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y34_N13
dffeas \main_reg|regFile[10][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~217_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[10][26] .is_wysiwyg = "true";
defparam \main_reg|regFile[10][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N12
cycloneive_lcell_comb \main_reg|rf_out1~177 (
// Equation(s):
// \main_reg|rf_out1~177_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[10][26]~q ))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|regFile[8][26]~q ))))

	.dataa(\main_reg|regFile[8][26]~q ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|regFile[10][26]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~177_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~177 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out1~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N17
dffeas \main_reg|regFile[9][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~217_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[9][26] .is_wysiwyg = "true";
defparam \main_reg|regFile[9][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N16
cycloneive_lcell_comb \main_reg|rf_out1~178 (
// Equation(s):
// \main_reg|rf_out1~178_combout  = (\main_reg|rf_out1~177_combout  & ((\main_reg|regFile[11][26]~q ) # ((!\reg_read_addr1[0]~5_combout )))) # (!\main_reg|rf_out1~177_combout  & (((\main_reg|regFile[9][26]~q  & \reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|regFile[11][26]~q ),
	.datab(\main_reg|rf_out1~177_combout ),
	.datac(\main_reg|regFile[9][26]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~178_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~178 .lut_mask = 16'hB8CC;
defparam \main_reg|rf_out1~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N28
cycloneive_lcell_comb \main_reg|rf_out1~181 (
// Equation(s):
// \main_reg|rf_out1~181_combout  = (\reg_read_addr1[3]~3_combout  & (((\main_reg|rf_out1~178_combout ) # (\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (\main_reg|rf_out1~180_combout  & ((!\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|rf_out1~180_combout ),
	.datab(\main_reg|rf_out1~178_combout ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~181_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~181 .lut_mask = 16'hF0CA;
defparam \main_reg|rf_out1~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N20
cycloneive_lcell_comb \main_reg|rf_out1~184 (
// Equation(s):
// \main_reg|rf_out1~184_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~181_combout  & (\main_reg|rf_out1~183_combout )) # (!\main_reg|rf_out1~181_combout  & ((\main_reg|rf_out1~176_combout ))))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~181_combout ))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\main_reg|rf_out1~183_combout ),
	.datac(\main_reg|rf_out1~176_combout ),
	.datad(\main_reg|rf_out1~181_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~184_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~184 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N6
cycloneive_lcell_comb \main_reg|regFile[29][26]~feeder (
// Equation(s):
// \main_reg|regFile[29][26]~feeder_combout  = \main_reg|regFile~217_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~217_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[29][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[29][26]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[29][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y38_N7
dffeas \main_reg|regFile[29][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[29][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[29][26] .is_wysiwyg = "true";
defparam \main_reg|regFile[29][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N20
cycloneive_lcell_comb \main_reg|regFile[21][26]~feeder (
// Equation(s):
// \main_reg|regFile[21][26]~feeder_combout  = \main_reg|regFile~217_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~217_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[21][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[21][26]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[21][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y38_N21
dffeas \main_reg|regFile[21][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[21][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[21][26] .is_wysiwyg = "true";
defparam \main_reg|regFile[21][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N18
cycloneive_lcell_comb \main_reg|regFile[25][26]~feeder (
// Equation(s):
// \main_reg|regFile[25][26]~feeder_combout  = \main_reg|regFile~217_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~217_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[25][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[25][26]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[25][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y38_N19
dffeas \main_reg|regFile[25][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[25][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[25][26] .is_wysiwyg = "true";
defparam \main_reg|regFile[25][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N16
cycloneive_lcell_comb \main_reg|regFile[17][26]~feeder (
// Equation(s):
// \main_reg|regFile[17][26]~feeder_combout  = \main_reg|regFile~217_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~217_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[17][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[17][26]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[17][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y40_N17
dffeas \main_reg|regFile[17][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[17][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[17][26] .is_wysiwyg = "true";
defparam \main_reg|regFile[17][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N16
cycloneive_lcell_comb \main_reg|rf_out1~165 (
// Equation(s):
// \main_reg|rf_out1~165_combout  = (\reg_read_addr1[2]~2_combout  & (((\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout  & (\main_reg|regFile[25][26]~q )) # (!\reg_read_addr1[3]~3_combout  & 
// ((\main_reg|regFile[17][26]~q )))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\main_reg|regFile[25][26]~q ),
	.datac(\main_reg|regFile[17][26]~q ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~165_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~165 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out1~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N24
cycloneive_lcell_comb \main_reg|rf_out1~166 (
// Equation(s):
// \main_reg|rf_out1~166_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~165_combout  & (\main_reg|regFile[29][26]~q )) # (!\main_reg|rf_out1~165_combout  & ((\main_reg|regFile[21][26]~q ))))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~165_combout ))))

	.dataa(\main_reg|regFile[29][26]~q ),
	.datab(\main_reg|regFile[21][26]~q ),
	.datac(\reg_read_addr1[2]~2_combout ),
	.datad(\main_reg|rf_out1~165_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~166_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~166 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out1~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N0
cycloneive_lcell_comb \main_reg|regFile[28][26]~feeder (
// Equation(s):
// \main_reg|regFile[28][26]~feeder_combout  = \main_reg|regFile~217_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~217_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[28][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[28][26]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[28][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N1
dffeas \main_reg|regFile[28][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[28][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[28][26] .is_wysiwyg = "true";
defparam \main_reg|regFile[28][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N22
cycloneive_lcell_comb \main_reg|regFile[24][26]~feeder (
// Equation(s):
// \main_reg|regFile[24][26]~feeder_combout  = \main_reg|regFile~217_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~217_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[24][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[24][26]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[24][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N23
dffeas \main_reg|regFile[24][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[24][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[24][26] .is_wysiwyg = "true";
defparam \main_reg|regFile[24][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y38_N15
dffeas \main_reg|regFile[16][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~217_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[16][26] .is_wysiwyg = "true";
defparam \main_reg|regFile[16][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N16
cycloneive_lcell_comb \main_reg|regFile[20][26]~feeder (
// Equation(s):
// \main_reg|regFile[20][26]~feeder_combout  = \main_reg|regFile~217_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~217_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[20][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[20][26]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[20][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N17
dffeas \main_reg|regFile[20][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[20][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[20][26] .is_wysiwyg = "true";
defparam \main_reg|regFile[20][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N28
cycloneive_lcell_comb \main_reg|rf_out1~169 (
// Equation(s):
// \main_reg|rf_out1~169_combout  = (\reg_read_addr1[2]~2_combout  & (((\main_reg|regFile[20][26]~q ) # (\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[16][26]~q  & ((!\reg_read_addr1[3]~3_combout ))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\main_reg|regFile[16][26]~q ),
	.datac(\main_reg|regFile[20][26]~q ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~169_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~169 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out1~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N18
cycloneive_lcell_comb \main_reg|rf_out1~170 (
// Equation(s):
// \main_reg|rf_out1~170_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~169_combout  & (\main_reg|regFile[28][26]~q )) # (!\main_reg|rf_out1~169_combout  & ((\main_reg|regFile[24][26]~q ))))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~169_combout ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|regFile[28][26]~q ),
	.datac(\main_reg|regFile[24][26]~q ),
	.datad(\main_reg|rf_out1~169_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~170_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~170 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N12
cycloneive_lcell_comb \main_reg|regFile[18][26]~feeder (
// Equation(s):
// \main_reg|regFile[18][26]~feeder_combout  = \main_reg|regFile~217_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~217_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[18][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[18][26]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[18][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N13
dffeas \main_reg|regFile[18][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[18][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[18][26] .is_wysiwyg = "true";
defparam \main_reg|regFile[18][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y42_N3
dffeas \main_reg|regFile[22][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~217_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[22][26] .is_wysiwyg = "true";
defparam \main_reg|regFile[22][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N2
cycloneive_lcell_comb \main_reg|rf_out1~167 (
// Equation(s):
// \main_reg|rf_out1~167_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & ((\main_reg|regFile[22][26]~q ))) # (!\reg_read_addr1[2]~2_combout  & 
// (\main_reg|regFile[18][26]~q ))))

	.dataa(\main_reg|regFile[18][26]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[22][26]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~167_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~167 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out1~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y42_N29
dffeas \main_reg|regFile[26][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~217_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[26][26] .is_wysiwyg = "true";
defparam \main_reg|regFile[26][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N28
cycloneive_lcell_comb \main_reg|rf_out1~168 (
// Equation(s):
// \main_reg|rf_out1~168_combout  = (\main_reg|rf_out1~167_combout  & ((\main_reg|regFile[30][26]~q ) # ((!\reg_read_addr1[3]~3_combout )))) # (!\main_reg|rf_out1~167_combout  & (((\main_reg|regFile[26][26]~q  & \reg_read_addr1[3]~3_combout ))))

	.dataa(\main_reg|regFile[30][26]~q ),
	.datab(\main_reg|rf_out1~167_combout ),
	.datac(\main_reg|regFile[26][26]~q ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~168_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~168 .lut_mask = 16'hB8CC;
defparam \main_reg|rf_out1~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N4
cycloneive_lcell_comb \main_reg|rf_out1~171 (
// Equation(s):
// \main_reg|rf_out1~171_combout  = (\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout ) # ((\main_reg|rf_out1~168_combout )))) # (!\reg_read_addr1[1]~4_combout  & (!\reg_read_addr1[0]~5_combout  & (\main_reg|rf_out1~170_combout )))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|rf_out1~170_combout ),
	.datad(\main_reg|rf_out1~168_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~171_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~171 .lut_mask = 16'hBA98;
defparam \main_reg|rf_out1~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N17
dffeas \main_reg|regFile[31][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~217_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[31][26] .is_wysiwyg = "true";
defparam \main_reg|regFile[31][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N24
cycloneive_lcell_comb \main_reg|regFile[23][26]~feeder (
// Equation(s):
// \main_reg|regFile[23][26]~feeder_combout  = \main_reg|regFile~217_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~217_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[23][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[23][26]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[23][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N25
dffeas \main_reg|regFile[23][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[23][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[23][26] .is_wysiwyg = "true";
defparam \main_reg|regFile[23][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N1
dffeas \main_reg|regFile[19][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~217_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[19][26] .is_wysiwyg = "true";
defparam \main_reg|regFile[19][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y39_N3
dffeas \main_reg|regFile[27][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~217_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[27][26] .is_wysiwyg = "true";
defparam \main_reg|regFile[27][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N2
cycloneive_lcell_comb \main_reg|rf_out1~172 (
// Equation(s):
// \main_reg|rf_out1~172_combout  = (\reg_read_addr1[3]~3_combout  & (((\main_reg|regFile[27][26]~q ) # (\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (\main_reg|regFile[19][26]~q  & ((!\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[19][26]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[27][26]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~172_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~172 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out1~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N18
cycloneive_lcell_comb \main_reg|rf_out1~173 (
// Equation(s):
// \main_reg|rf_out1~173_combout  = (\main_reg|rf_out1~172_combout  & ((\main_reg|regFile[31][26]~q ) # ((!\reg_read_addr1[2]~2_combout )))) # (!\main_reg|rf_out1~172_combout  & (((\main_reg|regFile[23][26]~q  & \reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[31][26]~q ),
	.datab(\main_reg|regFile[23][26]~q ),
	.datac(\main_reg|rf_out1~172_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~173_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~173 .lut_mask = 16'hACF0;
defparam \main_reg|rf_out1~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N20
cycloneive_lcell_comb \main_reg|rf_out1~174 (
// Equation(s):
// \main_reg|rf_out1~174_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~171_combout  & ((\main_reg|rf_out1~173_combout ))) # (!\main_reg|rf_out1~171_combout  & (\main_reg|rf_out1~166_combout )))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~171_combout ))))

	.dataa(\main_reg|rf_out1~166_combout ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|rf_out1~171_combout ),
	.datad(\main_reg|rf_out1~173_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~174_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~174 .lut_mask = 16'hF838;
defparam \main_reg|rf_out1~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N26
cycloneive_lcell_comb \main_reg|rf_out1~710 (
// Equation(s):
// \main_reg|rf_out1~710_combout  = (\reg_read_addr1[4]~1_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [19] & ((\main_reg|rf_out1~174_combout ))) # (!\my_program|altsyncram_component|auto_generated|q_a [19] & 
// (\main_reg|rf_out1~184_combout )))) # (!\reg_read_addr1[4]~1_combout  & (((\main_reg|rf_out1~184_combout ))))

	.dataa(\reg_read_addr1[4]~1_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.datac(\main_reg|rf_out1~184_combout ),
	.datad(\main_reg|rf_out1~174_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~710_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~710 .lut_mask = 16'hF870;
defparam \main_reg|rf_out1~710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N27
dffeas \main_reg|rf_out1[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out1~710_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out1[26] .is_wysiwyg = "true";
defparam \main_reg|rf_out1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N14
cycloneive_lcell_comb \main_reg|regFile~194 (
// Equation(s):
// \main_reg|regFile~194_combout  = (\reg_store_addr[3]~1_combout  & (\reg_store_addr[2]~2_combout )) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & ((\main_reg|regFile[20][26]~q ))) # (!\reg_store_addr[2]~2_combout  & 
// (\main_reg|regFile[16][26]~q ))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[16][26]~q ),
	.datad(\main_reg|regFile[20][26]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~194_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~194 .lut_mask = 16'hDC98;
defparam \main_reg|regFile~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N28
cycloneive_lcell_comb \main_reg|regFile~195 (
// Equation(s):
// \main_reg|regFile~195_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~194_combout  & ((\main_reg|regFile[28][26]~q ))) # (!\main_reg|regFile~194_combout  & (\main_reg|regFile[24][26]~q )))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~194_combout ))))

	.dataa(\main_reg|regFile[24][26]~q ),
	.datab(\main_reg|regFile[28][26]~q ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\main_reg|regFile~194_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~195_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~195 .lut_mask = 16'hCFA0;
defparam \main_reg|regFile~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N6
cycloneive_lcell_comb \main_reg|regFile~192 (
// Equation(s):
// \main_reg|regFile~192_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & ((\main_reg|regFile[22][26]~q ))) # (!\reg_store_addr[2]~2_combout  & 
// (\main_reg|regFile[18][26]~q ))))

	.dataa(\main_reg|regFile[18][26]~q ),
	.datab(\main_reg|regFile[22][26]~q ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~192_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~192 .lut_mask = 16'hFC0A;
defparam \main_reg|regFile~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N8
cycloneive_lcell_comb \main_reg|regFile~193 (
// Equation(s):
// \main_reg|regFile~193_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~192_combout  & (\main_reg|regFile[30][26]~q )) # (!\main_reg|regFile~192_combout  & ((\main_reg|regFile[26][26]~q ))))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~192_combout ))))

	.dataa(\main_reg|regFile[30][26]~q ),
	.datab(\main_reg|regFile[26][26]~q ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\main_reg|regFile~192_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~193_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~193 .lut_mask = 16'hAFC0;
defparam \main_reg|regFile~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N26
cycloneive_lcell_comb \main_reg|regFile~196 (
// Equation(s):
// \main_reg|regFile~196_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout ) # (\main_reg|regFile~193_combout )))) # (!\reg_store_addr[1]~4_combout  & (\main_reg|regFile~195_combout  & (!\reg_store_addr[0]~5_combout )))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile~195_combout ),
	.datac(\reg_store_addr[0]~5_combout ),
	.datad(\main_reg|regFile~193_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~196_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~196 .lut_mask = 16'hAEA4;
defparam \main_reg|regFile~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N30
cycloneive_lcell_comb \main_reg|regFile~190 (
// Equation(s):
// \main_reg|regFile~190_combout  = (\reg_store_addr[3]~1_combout  & (((\main_reg|regFile[25][26]~q ) # (\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & (\main_reg|regFile[17][26]~q  & ((!\reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile[17][26]~q ),
	.datab(\main_reg|regFile[25][26]~q ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~190_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~190 .lut_mask = 16'hF0CA;
defparam \main_reg|regFile~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N8
cycloneive_lcell_comb \main_reg|regFile~191 (
// Equation(s):
// \main_reg|regFile~191_combout  = (\main_reg|regFile~190_combout  & ((\main_reg|regFile[29][26]~q ) # ((!\reg_store_addr[2]~2_combout )))) # (!\main_reg|regFile~190_combout  & (((\main_reg|regFile[21][26]~q  & \reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile[29][26]~q ),
	.datab(\main_reg|regFile[21][26]~q ),
	.datac(\main_reg|regFile~190_combout ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~191_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~191 .lut_mask = 16'hACF0;
defparam \main_reg|regFile~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N0
cycloneive_lcell_comb \main_reg|regFile~197 (
// Equation(s):
// \main_reg|regFile~197_combout  = (\reg_store_addr[2]~2_combout  & (\reg_store_addr[3]~1_combout )) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[27][26]~q ))) # (!\reg_store_addr[3]~1_combout  & 
// (\main_reg|regFile[19][26]~q ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[19][26]~q ),
	.datad(\main_reg|regFile[27][26]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~197_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~197 .lut_mask = 16'hDC98;
defparam \main_reg|regFile~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N12
cycloneive_lcell_comb \main_reg|regFile~198 (
// Equation(s):
// \main_reg|regFile~198_combout  = (\main_reg|regFile~197_combout  & ((\main_reg|regFile[31][26]~q ) # ((!\reg_store_addr[2]~2_combout )))) # (!\main_reg|regFile~197_combout  & (((\main_reg|regFile[23][26]~q  & \reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile~197_combout ),
	.datab(\main_reg|regFile[31][26]~q ),
	.datac(\main_reg|regFile[23][26]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~198_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~198 .lut_mask = 16'hD8AA;
defparam \main_reg|regFile~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N22
cycloneive_lcell_comb \main_reg|regFile~199 (
// Equation(s):
// \main_reg|regFile~199_combout  = (\main_reg|regFile~196_combout  & (((\main_reg|regFile~198_combout ) # (!\reg_store_addr[0]~5_combout )))) # (!\main_reg|regFile~196_combout  & (\main_reg|regFile~191_combout  & (\reg_store_addr[0]~5_combout )))

	.dataa(\main_reg|regFile~196_combout ),
	.datab(\main_reg|regFile~191_combout ),
	.datac(\reg_store_addr[0]~5_combout ),
	.datad(\main_reg|regFile~198_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~199_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~199 .lut_mask = 16'hEA4A;
defparam \main_reg|regFile~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N14
cycloneive_lcell_comb \main_reg|regFile~205 (
// Equation(s):
// \main_reg|regFile~205_combout  = (\wen_prot~q  & (\main_reg|rf_out1 [26])) # (!\wen_prot~q  & ((\main_reg|regFile~199_combout )))

	.dataa(gnd),
	.datab(\main_reg|rf_out1 [26]),
	.datac(\wen_prot~q ),
	.datad(\main_reg|regFile~199_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~205_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~205 .lut_mask = 16'hCFC0;
defparam \main_reg|regFile~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N30
cycloneive_lcell_comb \main_reg|regFile~1018 (
// Equation(s):
// \main_reg|regFile~1018_combout  = (\wen_prot~q  & (!\main_reg|Equal0~1_combout  & ((\main_reg|regFile~205_combout ) # (!\main_reg|regFile~166_combout )))) # (!\wen_prot~q  & (((\main_reg|regFile~205_combout ) # (!\main_reg|regFile~166_combout ))))

	.dataa(\wen_prot~q ),
	.datab(\main_reg|Equal0~1_combout ),
	.datac(\main_reg|regFile~205_combout ),
	.datad(\main_reg|regFile~166_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~1018_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~1018 .lut_mask = 16'h7077;
defparam \main_reg|regFile~1018 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N10
cycloneive_lcell_comb \main_reg|regFile~213 (
// Equation(s):
// \main_reg|regFile~213_combout  = (\reg_store_addr[1]~4_combout  & (\reg_store_addr[0]~5_combout )) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & ((\main_reg|regFile[13][26]~q ))) # (!\reg_store_addr[0]~5_combout  & 
// (\main_reg|regFile[12][26]~q ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile[12][26]~q ),
	.datad(\main_reg|regFile[13][26]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~213_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~213 .lut_mask = 16'hDC98;
defparam \main_reg|regFile~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N4
cycloneive_lcell_comb \main_reg|regFile~214 (
// Equation(s):
// \main_reg|regFile~214_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~213_combout  & (\main_reg|regFile[15][26]~q )) # (!\main_reg|regFile~213_combout  & ((\main_reg|regFile[14][26]~q ))))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~213_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[15][26]~q ),
	.datac(\main_reg|regFile[14][26]~q ),
	.datad(\main_reg|regFile~213_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~214_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~214 .lut_mask = 16'hDDA0;
defparam \main_reg|regFile~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N22
cycloneive_lcell_comb \main_reg|regFile~208 (
// Equation(s):
// \main_reg|regFile~208_combout  = (\reg_store_addr[0]~5_combout  & (((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout  & (\main_reg|regFile[10][26]~q )) # (!\reg_store_addr[1]~4_combout  & 
// ((\main_reg|regFile[8][26]~q )))))

	.dataa(\main_reg|regFile[10][26]~q ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile[8][26]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~208_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~208 .lut_mask = 16'hEE30;
defparam \main_reg|regFile~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N30
cycloneive_lcell_comb \main_reg|regFile~209 (
// Equation(s):
// \main_reg|regFile~209_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~208_combout  & ((\main_reg|regFile[11][26]~q ))) # (!\main_reg|regFile~208_combout  & (\main_reg|regFile[9][26]~q )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~208_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[9][26]~q ),
	.datac(\main_reg|regFile[11][26]~q ),
	.datad(\main_reg|regFile~208_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~209_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~209 .lut_mask = 16'hF588;
defparam \main_reg|regFile~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N20
cycloneive_lcell_comb \main_reg|regFile~210 (
// Equation(s):
// \main_reg|regFile~210_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile[2][26]~q ) # ((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (((\main_reg|regFile[0][26]~q  & !\reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile[2][26]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[0][26]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~210_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~210 .lut_mask = 16'hCCB8;
defparam \main_reg|regFile~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N2
cycloneive_lcell_comb \main_reg|regFile~211 (
// Equation(s):
// \main_reg|regFile~211_combout  = (\main_reg|regFile~210_combout  & (((\main_reg|regFile[3][26]~q ) # (!\reg_store_addr[0]~5_combout )))) # (!\main_reg|regFile~210_combout  & (\main_reg|regFile[1][26]~q  & ((\reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile~210_combout ),
	.datab(\main_reg|regFile[1][26]~q ),
	.datac(\main_reg|regFile[3][26]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~211_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~211 .lut_mask = 16'hE4AA;
defparam \main_reg|regFile~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N20
cycloneive_lcell_comb \main_reg|regFile~212 (
// Equation(s):
// \main_reg|regFile~212_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & (\main_reg|regFile~209_combout )) # (!\reg_store_addr[3]~1_combout  & 
// ((\main_reg|regFile~211_combout )))))

	.dataa(\main_reg|regFile~209_combout ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile~211_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~212_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~212 .lut_mask = 16'hEE30;
defparam \main_reg|regFile~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N14
cycloneive_lcell_comb \main_reg|regFile~206 (
// Equation(s):
// \main_reg|regFile~206_combout  = (\reg_store_addr[0]~5_combout  & (((\main_reg|regFile[5][26]~q ) # (\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & (\main_reg|regFile[4][26]~q  & ((!\reg_store_addr[1]~4_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[4][26]~q ),
	.datac(\main_reg|regFile[5][26]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~206_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~206 .lut_mask = 16'hAAE4;
defparam \main_reg|regFile~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N0
cycloneive_lcell_comb \main_reg|regFile~207 (
// Equation(s):
// \main_reg|regFile~207_combout  = (\main_reg|regFile~206_combout  & (((\main_reg|regFile[7][26]~q ) # (!\reg_store_addr[1]~4_combout )))) # (!\main_reg|regFile~206_combout  & (\main_reg|regFile[6][26]~q  & ((\reg_store_addr[1]~4_combout ))))

	.dataa(\main_reg|regFile[6][26]~q ),
	.datab(\main_reg|regFile[7][26]~q ),
	.datac(\main_reg|regFile~206_combout ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~207_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~207 .lut_mask = 16'hCAF0;
defparam \main_reg|regFile~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N22
cycloneive_lcell_comb \main_reg|regFile~215 (
// Equation(s):
// \main_reg|regFile~215_combout  = (\main_reg|regFile~212_combout  & ((\main_reg|regFile~214_combout ) # ((!\reg_store_addr[2]~2_combout )))) # (!\main_reg|regFile~212_combout  & (((\main_reg|regFile~207_combout  & \reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile~214_combout ),
	.datab(\main_reg|regFile~212_combout ),
	.datac(\main_reg|regFile~207_combout ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~215_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~215 .lut_mask = 16'hB8CC;
defparam \main_reg|regFile~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N8
cycloneive_lcell_comb \main_reg|regFile~216 (
// Equation(s):
// \main_reg|regFile~216_combout  = (\main_reg|regFile~166_combout ) # ((\main_reg|regFile~215_combout  & !\wen_prot~q ))

	.dataa(gnd),
	.datab(\main_reg|regFile~215_combout ),
	.datac(\wen_prot~q ),
	.datad(\main_reg|regFile~166_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~216_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~216 .lut_mask = 16'hFF0C;
defparam \main_reg|regFile~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N31
dffeas \main_reg|regFile[30][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~179_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[30][27] .is_wysiwyg = "true";
defparam \main_reg|regFile[30][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N13
dffeas \main_reg|regFile[22][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~179_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[22][27] .is_wysiwyg = "true";
defparam \main_reg|regFile[22][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N15
dffeas \main_reg|regFile[18][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~179_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[18][27] .is_wysiwyg = "true";
defparam \main_reg|regFile[18][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N29
dffeas \main_reg|regFile[26][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~179_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[26][27] .is_wysiwyg = "true";
defparam \main_reg|regFile[26][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N28
cycloneive_lcell_comb \main_reg|rf_out1~145 (
// Equation(s):
// \main_reg|rf_out1~145_combout  = (\reg_read_addr1[3]~3_combout  & (((\main_reg|regFile[26][27]~q ) # (\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (\main_reg|regFile[18][27]~q  & ((!\reg_read_addr1[2]~2_combout ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|regFile[18][27]~q ),
	.datac(\main_reg|regFile[26][27]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~145_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~145 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out1~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N12
cycloneive_lcell_comb \main_reg|rf_out1~146 (
// Equation(s):
// \main_reg|rf_out1~146_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~145_combout  & (\main_reg|regFile[30][27]~q )) # (!\main_reg|rf_out1~145_combout  & ((\main_reg|regFile[22][27]~q ))))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~145_combout ))))

	.dataa(\main_reg|regFile[30][27]~q ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[22][27]~q ),
	.datad(\main_reg|rf_out1~145_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~146_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~146 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out1~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N30
cycloneive_lcell_comb \main_reg|regFile[31][27]~feeder (
// Equation(s):
// \main_reg|regFile[31][27]~feeder_combout  = \main_reg|regFile~179_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~179_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[31][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[31][27]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[31][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N31
dffeas \main_reg|regFile[31][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[31][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[31][27] .is_wysiwyg = "true";
defparam \main_reg|regFile[31][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y39_N13
dffeas \main_reg|regFile[27][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~179_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[27][27] .is_wysiwyg = "true";
defparam \main_reg|regFile[27][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y39_N21
dffeas \main_reg|regFile[19][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~179_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[19][27] .is_wysiwyg = "true";
defparam \main_reg|regFile[19][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y39_N19
dffeas \main_reg|regFile[23][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~179_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[23][27] .is_wysiwyg = "true";
defparam \main_reg|regFile[23][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N18
cycloneive_lcell_comb \main_reg|rf_out1~152 (
// Equation(s):
// \main_reg|rf_out1~152_combout  = (\reg_read_addr1[2]~2_combout  & (((\main_reg|regFile[23][27]~q ) # (\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[19][27]~q  & ((!\reg_read_addr1[3]~3_combout ))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\main_reg|regFile[19][27]~q ),
	.datac(\main_reg|regFile[23][27]~q ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~152_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~152 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out1~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N12
cycloneive_lcell_comb \main_reg|rf_out1~153 (
// Equation(s):
// \main_reg|rf_out1~153_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~152_combout  & (\main_reg|regFile[31][27]~q )) # (!\main_reg|rf_out1~152_combout  & ((\main_reg|regFile[27][27]~q ))))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~152_combout ))))

	.dataa(\main_reg|regFile[31][27]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[27][27]~q ),
	.datad(\main_reg|rf_out1~152_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~153_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~153 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out1~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N16
cycloneive_lcell_comb \main_reg|regFile[25][27]~feeder (
// Equation(s):
// \main_reg|regFile[25][27]~feeder_combout  = \main_reg|regFile~179_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~179_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[25][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[25][27]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[25][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N17
dffeas \main_reg|regFile[25][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[25][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[25][27] .is_wysiwyg = "true";
defparam \main_reg|regFile[25][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N20
cycloneive_lcell_comb \main_reg|regFile[29][27]~feeder (
// Equation(s):
// \main_reg|regFile[29][27]~feeder_combout  = \main_reg|regFile~179_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~179_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[29][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[29][27]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[29][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y38_N21
dffeas \main_reg|regFile[29][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[29][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[29][27] .is_wysiwyg = "true";
defparam \main_reg|regFile[29][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N22
cycloneive_lcell_comb \main_reg|regFile[17][27]~feeder (
// Equation(s):
// \main_reg|regFile[17][27]~feeder_combout  = \main_reg|regFile~179_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~179_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[17][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[17][27]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[17][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y34_N23
dffeas \main_reg|regFile[17][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[17][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[17][27] .is_wysiwyg = "true";
defparam \main_reg|regFile[17][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N12
cycloneive_lcell_comb \main_reg|regFile[21][27]~feeder (
// Equation(s):
// \main_reg|regFile[21][27]~feeder_combout  = \main_reg|regFile~179_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~179_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[21][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[21][27]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[21][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y34_N13
dffeas \main_reg|regFile[21][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[21][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[21][27] .is_wysiwyg = "true";
defparam \main_reg|regFile[21][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N16
cycloneive_lcell_comb \main_reg|rf_out1~147 (
// Equation(s):
// \main_reg|rf_out1~147_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & ((\main_reg|regFile[21][27]~q ))) # (!\reg_read_addr1[2]~2_combout  & 
// (\main_reg|regFile[17][27]~q ))))

	.dataa(\main_reg|regFile[17][27]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\reg_read_addr1[2]~2_combout ),
	.datad(\main_reg|regFile[21][27]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~147_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~147 .lut_mask = 16'hF2C2;
defparam \main_reg|rf_out1~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N30
cycloneive_lcell_comb \main_reg|rf_out1~148 (
// Equation(s):
// \main_reg|rf_out1~148_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~147_combout  & ((\main_reg|regFile[29][27]~q ))) # (!\main_reg|rf_out1~147_combout  & (\main_reg|regFile[25][27]~q )))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~147_combout ))))

	.dataa(\main_reg|regFile[25][27]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[29][27]~q ),
	.datad(\main_reg|rf_out1~147_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~148_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~148 .lut_mask = 16'hF388;
defparam \main_reg|rf_out1~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N28
cycloneive_lcell_comb \main_reg|regFile[24][27]~feeder (
// Equation(s):
// \main_reg|regFile[24][27]~feeder_combout  = \main_reg|regFile~179_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~179_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[24][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[24][27]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[24][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N29
dffeas \main_reg|regFile[24][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[24][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[24][27] .is_wysiwyg = "true";
defparam \main_reg|regFile[24][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N22
cycloneive_lcell_comb \main_reg|regFile[16][27]~feeder (
// Equation(s):
// \main_reg|regFile[16][27]~feeder_combout  = \main_reg|regFile~179_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~179_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[16][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[16][27]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[16][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N23
dffeas \main_reg|regFile[16][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[16][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[16][27] .is_wysiwyg = "true";
defparam \main_reg|regFile[16][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N20
cycloneive_lcell_comb \main_reg|rf_out1~149 (
// Equation(s):
// \main_reg|rf_out1~149_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[24][27]~q ) # ((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (((\main_reg|regFile[16][27]~q  & !\reg_read_addr1[2]~2_combout ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|regFile[24][27]~q ),
	.datac(\main_reg|regFile[16][27]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~149_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~149 .lut_mask = 16'hAAD8;
defparam \main_reg|rf_out1~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N27
dffeas \main_reg|regFile[20][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~179_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[20][27] .is_wysiwyg = "true";
defparam \main_reg|regFile[20][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y35_N21
dffeas \main_reg|regFile[28][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~179_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[28][27] .is_wysiwyg = "true";
defparam \main_reg|regFile[28][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N26
cycloneive_lcell_comb \main_reg|rf_out1~150 (
// Equation(s):
// \main_reg|rf_out1~150_combout  = (\main_reg|rf_out1~149_combout  & (((\main_reg|regFile[28][27]~q )) # (!\reg_read_addr1[2]~2_combout ))) # (!\main_reg|rf_out1~149_combout  & (\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[20][27]~q )))

	.dataa(\main_reg|rf_out1~149_combout ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[20][27]~q ),
	.datad(\main_reg|regFile[28][27]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~150_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~150 .lut_mask = 16'hEA62;
defparam \main_reg|rf_out1~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N10
cycloneive_lcell_comb \main_reg|rf_out1~151 (
// Equation(s):
// \main_reg|rf_out1~151_combout  = (\reg_read_addr1[1]~4_combout  & (\reg_read_addr1[0]~5_combout )) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & (\main_reg|rf_out1~148_combout )) # (!\reg_read_addr1[0]~5_combout  & 
// ((\main_reg|rf_out1~150_combout )))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|rf_out1~148_combout ),
	.datad(\main_reg|rf_out1~150_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~151_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~151 .lut_mask = 16'hD9C8;
defparam \main_reg|rf_out1~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N20
cycloneive_lcell_comb \main_reg|rf_out1~154 (
// Equation(s):
// \main_reg|rf_out1~154_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~151_combout  & ((\main_reg|rf_out1~153_combout ))) # (!\main_reg|rf_out1~151_combout  & (\main_reg|rf_out1~146_combout )))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~151_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|rf_out1~146_combout ),
	.datac(\main_reg|rf_out1~153_combout ),
	.datad(\main_reg|rf_out1~151_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~154_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~154 .lut_mask = 16'hF588;
defparam \main_reg|rf_out1~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N6
cycloneive_lcell_comb \main_reg|regFile[11][27]~feeder (
// Equation(s):
// \main_reg|regFile[11][27]~feeder_combout  = \main_reg|regFile~179_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~179_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[11][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[11][27]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[11][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N7
dffeas \main_reg|regFile[11][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[11][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[11][27] .is_wysiwyg = "true";
defparam \main_reg|regFile[11][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y34_N23
dffeas \main_reg|regFile[8][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~179_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[8][27] .is_wysiwyg = "true";
defparam \main_reg|regFile[8][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N12
cycloneive_lcell_comb \main_reg|regFile[9][27]~feeder (
// Equation(s):
// \main_reg|regFile[9][27]~feeder_combout  = \main_reg|regFile~179_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~179_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[9][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[9][27]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[9][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N13
dffeas \main_reg|regFile[9][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[9][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[9][27] .is_wysiwyg = "true";
defparam \main_reg|regFile[9][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N22
cycloneive_lcell_comb \main_reg|rf_out1~155 (
// Equation(s):
// \main_reg|rf_out1~155_combout  = (\reg_read_addr1[1]~4_combout  & (\reg_read_addr1[0]~5_combout )) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & ((\main_reg|regFile[9][27]~q ))) # (!\reg_read_addr1[0]~5_combout  & 
// (\main_reg|regFile[8][27]~q ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|regFile[8][27]~q ),
	.datad(\main_reg|regFile[9][27]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~155_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~155 .lut_mask = 16'hDC98;
defparam \main_reg|rf_out1~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N28
cycloneive_lcell_comb \main_reg|regFile[10][27]~feeder (
// Equation(s):
// \main_reg|regFile[10][27]~feeder_combout  = \main_reg|regFile~179_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~179_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[10][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[10][27]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[10][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N29
dffeas \main_reg|regFile[10][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[10][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[10][27] .is_wysiwyg = "true";
defparam \main_reg|regFile[10][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N4
cycloneive_lcell_comb \main_reg|rf_out1~156 (
// Equation(s):
// \main_reg|rf_out1~156_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~155_combout  & (\main_reg|regFile[11][27]~q )) # (!\main_reg|rf_out1~155_combout  & ((\main_reg|regFile[10][27]~q ))))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~155_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[11][27]~q ),
	.datac(\main_reg|rf_out1~155_combout ),
	.datad(\main_reg|regFile[10][27]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~156_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~156 .lut_mask = 16'hDAD0;
defparam \main_reg|rf_out1~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N26
cycloneive_lcell_comb \main_reg|regFile[3][27]~feeder (
// Equation(s):
// \main_reg|regFile[3][27]~feeder_combout  = \main_reg|regFile~179_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~179_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[3][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[3][27]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[3][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N27
dffeas \main_reg|regFile[3][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[3][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[3][27] .is_wysiwyg = "true";
defparam \main_reg|regFile[3][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y34_N9
dffeas \main_reg|regFile[2][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~179_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[2][27] .is_wysiwyg = "true";
defparam \main_reg|regFile[2][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N10
cycloneive_lcell_comb \main_reg|regFile[0][27]~feeder (
// Equation(s):
// \main_reg|regFile[0][27]~feeder_combout  = \main_reg|regFile~179_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~179_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[0][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[0][27]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[0][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N11
dffeas \main_reg|regFile[0][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[0][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[0][27] .is_wysiwyg = "true";
defparam \main_reg|regFile[0][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N4
cycloneive_lcell_comb \main_reg|regFile[1][27]~feeder (
// Equation(s):
// \main_reg|regFile[1][27]~feeder_combout  = \main_reg|regFile~179_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~179_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[1][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[1][27]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[1][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N5
dffeas \main_reg|regFile[1][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[1][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[1][27] .is_wysiwyg = "true";
defparam \main_reg|regFile[1][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N24
cycloneive_lcell_comb \main_reg|rf_out1~159 (
// Equation(s):
// \main_reg|rf_out1~159_combout  = (\reg_read_addr1[0]~5_combout  & (((\main_reg|regFile[1][27]~q ) # (\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[0][27]~q  & ((!\reg_read_addr1[1]~4_combout ))))

	.dataa(\main_reg|regFile[0][27]~q ),
	.datab(\main_reg|regFile[1][27]~q ),
	.datac(\reg_read_addr1[0]~5_combout ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~159_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~159 .lut_mask = 16'hF0CA;
defparam \main_reg|rf_out1~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N8
cycloneive_lcell_comb \main_reg|rf_out1~160 (
// Equation(s):
// \main_reg|rf_out1~160_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~159_combout  & (\main_reg|regFile[3][27]~q )) # (!\main_reg|rf_out1~159_combout  & ((\main_reg|regFile[2][27]~q ))))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~159_combout ))))

	.dataa(\main_reg|regFile[3][27]~q ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|regFile[2][27]~q ),
	.datad(\main_reg|rf_out1~159_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~160_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~160 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out1~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N11
dffeas \main_reg|regFile[7][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~179_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[7][27] .is_wysiwyg = "true";
defparam \main_reg|regFile[7][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N9
dffeas \main_reg|regFile[5][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~179_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[5][27] .is_wysiwyg = "true";
defparam \main_reg|regFile[5][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y36_N7
dffeas \main_reg|regFile[4][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~179_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[4][27] .is_wysiwyg = "true";
defparam \main_reg|regFile[4][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y36_N21
dffeas \main_reg|regFile[6][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~179_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[6][27] .is_wysiwyg = "true";
defparam \main_reg|regFile[6][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N20
cycloneive_lcell_comb \main_reg|rf_out1~157 (
// Equation(s):
// \main_reg|rf_out1~157_combout  = (\reg_read_addr1[1]~4_combout  & (((\main_reg|regFile[6][27]~q ) # (\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & (\main_reg|regFile[4][27]~q  & ((!\reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|regFile[4][27]~q ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|regFile[6][27]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~157_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~157 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out1~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N8
cycloneive_lcell_comb \main_reg|rf_out1~158 (
// Equation(s):
// \main_reg|rf_out1~158_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~157_combout  & (\main_reg|regFile[7][27]~q )) # (!\main_reg|rf_out1~157_combout  & ((\main_reg|regFile[5][27]~q ))))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~157_combout ))))

	.dataa(\main_reg|regFile[7][27]~q ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|regFile[5][27]~q ),
	.datad(\main_reg|rf_out1~157_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~158_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~158 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out1~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N14
cycloneive_lcell_comb \main_reg|rf_out1~161 (
// Equation(s):
// \main_reg|rf_out1~161_combout  = (\reg_read_addr1[2]~2_combout  & (((\reg_read_addr1[3]~3_combout ) # (\main_reg|rf_out1~158_combout )))) # (!\reg_read_addr1[2]~2_combout  & (\main_reg|rf_out1~160_combout  & (!\reg_read_addr1[3]~3_combout )))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\main_reg|rf_out1~160_combout ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\main_reg|rf_out1~158_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~161_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~161 .lut_mask = 16'hAEA4;
defparam \main_reg|rf_out1~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N5
dffeas \main_reg|regFile[15][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile~179_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[15][27] .is_wysiwyg = "true";
defparam \main_reg|regFile[15][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y37_N9
dffeas \main_reg|regFile[12][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~179_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[12][27] .is_wysiwyg = "true";
defparam \main_reg|regFile[12][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N4
cycloneive_lcell_comb \main_reg|rf_out1~162 (
// Equation(s):
// \main_reg|rf_out1~162_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[14][27]~q ))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|regFile[12][27]~q ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[12][27]~q ),
	.datac(\main_reg|regFile[14][27]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~162_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~162 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out1~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N0
cycloneive_lcell_comb \main_reg|regFile[13][27]~feeder (
// Equation(s):
// \main_reg|regFile[13][27]~feeder_combout  = \main_reg|regFile~179_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~179_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[13][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[13][27]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[13][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y39_N1
dffeas \main_reg|regFile[13][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[13][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[13][27] .is_wysiwyg = "true";
defparam \main_reg|regFile[13][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N26
cycloneive_lcell_comb \main_reg|rf_out1~163 (
// Equation(s):
// \main_reg|rf_out1~163_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~162_combout  & (\main_reg|regFile[15][27]~q )) # (!\main_reg|rf_out1~162_combout  & ((\main_reg|regFile[13][27]~q ))))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~162_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[15][27]~q ),
	.datac(\main_reg|rf_out1~162_combout ),
	.datad(\main_reg|regFile[13][27]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~163_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~163 .lut_mask = 16'hDAD0;
defparam \main_reg|rf_out1~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N20
cycloneive_lcell_comb \main_reg|rf_out1~164 (
// Equation(s):
// \main_reg|rf_out1~164_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~161_combout  & ((\main_reg|rf_out1~163_combout ))) # (!\main_reg|rf_out1~161_combout  & (\main_reg|rf_out1~156_combout )))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~161_combout ))))

	.dataa(\main_reg|rf_out1~156_combout ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|rf_out1~161_combout ),
	.datad(\main_reg|rf_out1~163_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~164_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~164 .lut_mask = 16'hF838;
defparam \main_reg|rf_out1~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N24
cycloneive_lcell_comb \main_reg|rf_out1~709 (
// Equation(s):
// \main_reg|rf_out1~709_combout  = (\my_program|altsyncram_component|auto_generated|q_a [19] & ((\reg_read_addr1[4]~1_combout  & (\main_reg|rf_out1~154_combout )) # (!\reg_read_addr1[4]~1_combout  & ((\main_reg|rf_out1~164_combout ))))) # 
// (!\my_program|altsyncram_component|auto_generated|q_a [19] & (((\main_reg|rf_out1~164_combout ))))

	.dataa(\main_reg|rf_out1~154_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.datac(\reg_read_addr1[4]~1_combout ),
	.datad(\main_reg|rf_out1~164_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~709_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~709 .lut_mask = 16'hBF80;
defparam \main_reg|rf_out1~709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N25
dffeas \main_reg|rf_out1[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out1~709_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out1[27] .is_wysiwyg = "true";
defparam \main_reg|rf_out1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N20
cycloneive_lcell_comb \main_reg|regFile~158 (
// Equation(s):
// \main_reg|regFile~158_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & (\main_reg|regFile[23][27]~q )) # (!\reg_store_addr[2]~2_combout  & 
// ((\main_reg|regFile[19][27]~q )))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|regFile[23][27]~q ),
	.datac(\main_reg|regFile[19][27]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~158_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~158 .lut_mask = 16'hEE50;
defparam \main_reg|regFile~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N20
cycloneive_lcell_comb \main_reg|regFile~159 (
// Equation(s):
// \main_reg|regFile~159_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~158_combout  & ((\main_reg|regFile[31][27]~q ))) # (!\main_reg|regFile~158_combout  & (\main_reg|regFile[27][27]~q )))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~158_combout ))))

	.dataa(\main_reg|regFile[27][27]~q ),
	.datab(\main_reg|regFile[31][27]~q ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\main_reg|regFile~158_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~159_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~159 .lut_mask = 16'hCFA0;
defparam \main_reg|regFile~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N14
cycloneive_lcell_comb \main_reg|regFile~151 (
// Equation(s):
// \main_reg|regFile~151_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & (\main_reg|regFile[26][27]~q )) # (!\reg_store_addr[3]~1_combout  & 
// ((\main_reg|regFile[18][27]~q )))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[26][27]~q ),
	.datac(\main_reg|regFile[18][27]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~151_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~151 .lut_mask = 16'hEE50;
defparam \main_reg|regFile~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N30
cycloneive_lcell_comb \main_reg|regFile~152 (
// Equation(s):
// \main_reg|regFile~152_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~151_combout  & ((\main_reg|regFile[30][27]~q ))) # (!\main_reg|regFile~151_combout  & (\main_reg|regFile[22][27]~q )))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~151_combout ))))

	.dataa(\main_reg|regFile[22][27]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[30][27]~q ),
	.datad(\main_reg|regFile~151_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~152_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~152 .lut_mask = 16'hF388;
defparam \main_reg|regFile~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N22
cycloneive_lcell_comb \main_reg|regFile~155 (
// Equation(s):
// \main_reg|regFile~155_combout  = (\reg_store_addr[3]~1_combout  & (((\main_reg|regFile[24][27]~q ) # (\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & (\main_reg|regFile[16][27]~q  & ((!\reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile[16][27]~q ),
	.datab(\main_reg|regFile[24][27]~q ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~155_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~155 .lut_mask = 16'hF0CA;
defparam \main_reg|regFile~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N20
cycloneive_lcell_comb \main_reg|regFile~156 (
// Equation(s):
// \main_reg|regFile~156_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~155_combout  & ((\main_reg|regFile[28][27]~q ))) # (!\main_reg|regFile~155_combout  & (\main_reg|regFile[20][27]~q )))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~155_combout ))))

	.dataa(\main_reg|regFile[20][27]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[28][27]~q ),
	.datad(\main_reg|regFile~155_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~156_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~156 .lut_mask = 16'hF388;
defparam \main_reg|regFile~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N0
cycloneive_lcell_comb \main_reg|regFile~153 (
// Equation(s):
// \main_reg|regFile~153_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & ((\main_reg|regFile[21][27]~q ))) # (!\reg_store_addr[2]~2_combout  & 
// (\main_reg|regFile[17][27]~q ))))

	.dataa(\main_reg|regFile[17][27]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\main_reg|regFile[21][27]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~153_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~153 .lut_mask = 16'hF2C2;
defparam \main_reg|regFile~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N28
cycloneive_lcell_comb \main_reg|regFile~154 (
// Equation(s):
// \main_reg|regFile~154_combout  = (\main_reg|regFile~153_combout  & ((\main_reg|regFile[29][27]~q ) # ((!\reg_store_addr[3]~1_combout )))) # (!\main_reg|regFile~153_combout  & (((\main_reg|regFile[25][27]~q  & \reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile~153_combout ),
	.datab(\main_reg|regFile[29][27]~q ),
	.datac(\main_reg|regFile[25][27]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~154_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~154 .lut_mask = 16'hD8AA;
defparam \main_reg|regFile~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N18
cycloneive_lcell_comb \main_reg|regFile~157 (
// Equation(s):
// \main_reg|regFile~157_combout  = (\reg_store_addr[1]~4_combout  & (\reg_store_addr[0]~5_combout )) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~154_combout ))) # (!\reg_store_addr[0]~5_combout  & 
// (\main_reg|regFile~156_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile~156_combout ),
	.datad(\main_reg|regFile~154_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~157_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~157 .lut_mask = 16'hDC98;
defparam \main_reg|regFile~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N24
cycloneive_lcell_comb \main_reg|regFile~160 (
// Equation(s):
// \main_reg|regFile~160_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~157_combout  & (\main_reg|regFile~159_combout )) # (!\main_reg|regFile~157_combout  & ((\main_reg|regFile~152_combout ))))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~157_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile~159_combout ),
	.datac(\main_reg|regFile~152_combout ),
	.datad(\main_reg|regFile~157_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~160_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~160 .lut_mask = 16'hDDA0;
defparam \main_reg|regFile~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N14
cycloneive_lcell_comb \main_reg|regFile~167 (
// Equation(s):
// \main_reg|regFile~167_combout  = (\wen_prot~q  & (\main_reg|rf_out1 [27])) # (!\wen_prot~q  & ((\main_reg|regFile~160_combout )))

	.dataa(gnd),
	.datab(\wen_prot~q ),
	.datac(\main_reg|rf_out1 [27]),
	.datad(\main_reg|regFile~160_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~167_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~167 .lut_mask = 16'hF3C0;
defparam \main_reg|regFile~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N30
cycloneive_lcell_comb \main_reg|regFile~1017 (
// Equation(s):
// \main_reg|regFile~1017_combout  = (\main_reg|Equal0~1_combout  & (!\wen_prot~q  & ((\main_reg|regFile~167_combout ) # (!\main_reg|regFile~166_combout )))) # (!\main_reg|Equal0~1_combout  & (((\main_reg|regFile~167_combout ) # 
// (!\main_reg|regFile~166_combout ))))

	.dataa(\main_reg|Equal0~1_combout ),
	.datab(\wen_prot~q ),
	.datac(\main_reg|regFile~167_combout ),
	.datad(\main_reg|regFile~166_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~1017_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~1017 .lut_mask = 16'h7077;
defparam \main_reg|regFile~1017 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N22
cycloneive_lcell_comb \main_reg|regFile~168 (
// Equation(s):
// \main_reg|regFile~168_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & (\main_reg|regFile[9][27]~q )) # (!\reg_store_addr[0]~5_combout  & 
// ((\main_reg|regFile[8][27]~q )))))

	.dataa(\main_reg|regFile[9][27]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\reg_store_addr[0]~5_combout ),
	.datad(\main_reg|regFile[8][27]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~168_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~168 .lut_mask = 16'hE3E0;
defparam \main_reg|regFile~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N16
cycloneive_lcell_comb \main_reg|regFile~169 (
// Equation(s):
// \main_reg|regFile~169_combout  = (\main_reg|regFile~168_combout  & ((\main_reg|regFile[11][27]~q ) # ((!\reg_store_addr[1]~4_combout )))) # (!\main_reg|regFile~168_combout  & (((\main_reg|regFile[10][27]~q  & \reg_store_addr[1]~4_combout ))))

	.dataa(\main_reg|regFile[11][27]~q ),
	.datab(\main_reg|regFile[10][27]~q ),
	.datac(\main_reg|regFile~168_combout ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~169_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~169 .lut_mask = 16'hACF0;
defparam \main_reg|regFile~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N8
cycloneive_lcell_comb \main_reg|regFile~175 (
// Equation(s):
// \main_reg|regFile~175_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile[14][27]~q ) # ((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (((\main_reg|regFile[12][27]~q  & !\reg_store_addr[0]~5_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[14][27]~q ),
	.datac(\main_reg|regFile[12][27]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~175_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~175 .lut_mask = 16'hAAD8;
defparam \main_reg|regFile~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N20
cycloneive_lcell_comb \main_reg|regFile~176 (
// Equation(s):
// \main_reg|regFile~176_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~175_combout  & (\main_reg|regFile[15][27]~q )) # (!\main_reg|regFile~175_combout  & ((\main_reg|regFile[13][27]~q ))))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~175_combout ))))

	.dataa(\main_reg|regFile[15][27]~q ),
	.datab(\main_reg|regFile[13][27]~q ),
	.datac(\reg_store_addr[0]~5_combout ),
	.datad(\main_reg|regFile~175_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~176_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~176 .lut_mask = 16'hAFC0;
defparam \main_reg|regFile~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N30
cycloneive_lcell_comb \main_reg|regFile~172 (
// Equation(s):
// \main_reg|regFile~172_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile[1][27]~q ) # ((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & (((!\reg_store_addr[1]~4_combout  & \main_reg|regFile[0][27]~q ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[1][27]~q ),
	.datac(\reg_store_addr[1]~4_combout ),
	.datad(\main_reg|regFile[0][27]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~172_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~172 .lut_mask = 16'hADA8;
defparam \main_reg|regFile~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N10
cycloneive_lcell_comb \main_reg|regFile~173 (
// Equation(s):
// \main_reg|regFile~173_combout  = (\main_reg|regFile~172_combout  & ((\main_reg|regFile[3][27]~q ) # ((!\reg_store_addr[1]~4_combout )))) # (!\main_reg|regFile~172_combout  & (((\main_reg|regFile[2][27]~q  & \reg_store_addr[1]~4_combout ))))

	.dataa(\main_reg|regFile[3][27]~q ),
	.datab(\main_reg|regFile[2][27]~q ),
	.datac(\main_reg|regFile~172_combout ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~173_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~173 .lut_mask = 16'hACF0;
defparam \main_reg|regFile~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N6
cycloneive_lcell_comb \main_reg|regFile~170 (
// Equation(s):
// \main_reg|regFile~170_combout  = (\reg_store_addr[0]~5_combout  & (((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout  & (\main_reg|regFile[6][27]~q )) # (!\reg_store_addr[1]~4_combout  & 
// ((\main_reg|regFile[4][27]~q )))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[6][27]~q ),
	.datac(\main_reg|regFile[4][27]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~170_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~170 .lut_mask = 16'hEE50;
defparam \main_reg|regFile~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N24
cycloneive_lcell_comb \main_reg|regFile~171 (
// Equation(s):
// \main_reg|regFile~171_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~170_combout  & (\main_reg|regFile[7][27]~q )) # (!\main_reg|regFile~170_combout  & ((\main_reg|regFile[5][27]~q ))))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~170_combout ))))

	.dataa(\main_reg|regFile[7][27]~q ),
	.datab(\main_reg|regFile[5][27]~q ),
	.datac(\reg_store_addr[0]~5_combout ),
	.datad(\main_reg|regFile~170_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~171_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~171 .lut_mask = 16'hAFC0;
defparam \main_reg|regFile~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N10
cycloneive_lcell_comb \main_reg|regFile~174 (
// Equation(s):
// \main_reg|regFile~174_combout  = (\reg_store_addr[3]~1_combout  & (\reg_store_addr[2]~2_combout )) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~171_combout ))) # (!\reg_store_addr[2]~2_combout  & 
// (\main_reg|regFile~173_combout ))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile~173_combout ),
	.datad(\main_reg|regFile~171_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~174_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~174 .lut_mask = 16'hDC98;
defparam \main_reg|regFile~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N26
cycloneive_lcell_comb \main_reg|regFile~177 (
// Equation(s):
// \main_reg|regFile~177_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~174_combout  & ((\main_reg|regFile~176_combout ))) # (!\main_reg|regFile~174_combout  & (\main_reg|regFile~169_combout )))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~174_combout ))))

	.dataa(\main_reg|regFile~169_combout ),
	.datab(\main_reg|regFile~176_combout ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\main_reg|regFile~174_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~177_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~177 .lut_mask = 16'hCFA0;
defparam \main_reg|regFile~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N12
cycloneive_lcell_comb \main_reg|regFile~178 (
// Equation(s):
// \main_reg|regFile~178_combout  = (\main_reg|regFile~166_combout ) # ((!\wen_prot~q  & \main_reg|regFile~177_combout ))

	.dataa(gnd),
	.datab(\wen_prot~q ),
	.datac(\main_reg|regFile~177_combout ),
	.datad(\main_reg|regFile~166_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~178_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~178 .lut_mask = 16'hFF30;
defparam \main_reg|regFile~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N18
cycloneive_lcell_comb \main_reg|regFile~161 (
// Equation(s):
// \main_reg|regFile~161_combout  = (\wen_prot~q  & (\main_reg|rf_out2 [27])) # (!\wen_prot~q  & ((\main_reg|regFile~160_combout )))

	.dataa(gnd),
	.datab(\main_reg|rf_out2 [27]),
	.datac(\main_reg|regFile~160_combout ),
	.datad(\wen_prot~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~161_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~161 .lut_mask = 16'hCCF0;
defparam \main_reg|regFile~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y39_N27
dffeas \main_reg|regFile[31][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~133_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[31][28] .is_wysiwyg = "true";
defparam \main_reg|regFile[31][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y39_N13
dffeas \main_reg|regFile[23][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~133_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[23][28] .is_wysiwyg = "true";
defparam \main_reg|regFile[23][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y39_N27
dffeas \main_reg|regFile[19][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~133_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[19][28] .is_wysiwyg = "true";
defparam \main_reg|regFile[19][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y39_N21
dffeas \main_reg|regFile[27][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~133_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[27][28] .is_wysiwyg = "true";
defparam \main_reg|regFile[27][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N0
cycloneive_lcell_comb \main_reg|regFile~130 (
// Equation(s):
// \main_reg|regFile~130_combout  = (\reg_store_addr[3]~1_combout  & (((\main_reg|regFile[27][28]~q ) # (\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & (\main_reg|regFile[19][28]~q  & ((!\reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile[19][28]~q ),
	.datab(\main_reg|regFile[27][28]~q ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~130_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~130 .lut_mask = 16'hF0CA;
defparam \main_reg|regFile~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N12
cycloneive_lcell_comb \main_reg|regFile~131 (
// Equation(s):
// \main_reg|regFile~131_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~130_combout  & (\main_reg|regFile[31][28]~q )) # (!\main_reg|regFile~130_combout  & ((\main_reg|regFile[23][28]~q ))))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~130_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[31][28]~q ),
	.datac(\main_reg|regFile[23][28]~q ),
	.datad(\main_reg|regFile~130_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~131_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~131 .lut_mask = 16'hDDA0;
defparam \main_reg|regFile~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y42_N21
dffeas \main_reg|regFile[21][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~133_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[21][28] .is_wysiwyg = "true";
defparam \main_reg|regFile[21][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N24
cycloneive_lcell_comb \main_reg|regFile[29][28]~feeder (
// Equation(s):
// \main_reg|regFile[29][28]~feeder_combout  = \main_reg|regFile~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~133_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[29][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[29][28]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[29][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N25
dffeas \main_reg|regFile[29][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[29][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[29][28] .is_wysiwyg = "true";
defparam \main_reg|regFile[29][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y42_N11
dffeas \main_reg|regFile[17][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~133_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[17][28] .is_wysiwyg = "true";
defparam \main_reg|regFile[17][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N27
dffeas \main_reg|regFile[25][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~133_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[25][28] .is_wysiwyg = "true";
defparam \main_reg|regFile[25][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N26
cycloneive_lcell_comb \main_reg|regFile~123 (
// Equation(s):
// \main_reg|regFile~123_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[25][28]~q ))) # (!\reg_store_addr[3]~1_combout  & 
// (\main_reg|regFile[17][28]~q ))))

	.dataa(\main_reg|regFile[17][28]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[25][28]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~123_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~123 .lut_mask = 16'hFC22;
defparam \main_reg|regFile~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N30
cycloneive_lcell_comb \main_reg|regFile~124 (
// Equation(s):
// \main_reg|regFile~124_combout  = (\main_reg|regFile~123_combout  & (((\main_reg|regFile[29][28]~q ) # (!\reg_store_addr[2]~2_combout )))) # (!\main_reg|regFile~123_combout  & (\main_reg|regFile[21][28]~q  & ((\reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile[21][28]~q ),
	.datab(\main_reg|regFile[29][28]~q ),
	.datac(\main_reg|regFile~123_combout ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~124_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~124 .lut_mask = 16'hCAF0;
defparam \main_reg|regFile~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N8
cycloneive_lcell_comb \main_reg|regFile[28][28]~feeder (
// Equation(s):
// \main_reg|regFile[28][28]~feeder_combout  = \main_reg|regFile~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~133_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[28][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[28][28]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[28][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N9
dffeas \main_reg|regFile[28][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[28][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[28][28] .is_wysiwyg = "true";
defparam \main_reg|regFile[28][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N2
cycloneive_lcell_comb \main_reg|regFile[24][28]~feeder (
// Equation(s):
// \main_reg|regFile[24][28]~feeder_combout  = \main_reg|regFile~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~133_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[24][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[24][28]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[24][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N3
dffeas \main_reg|regFile[24][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[24][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[24][28] .is_wysiwyg = "true";
defparam \main_reg|regFile[24][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N22
cycloneive_lcell_comb \main_reg|regFile[16][28]~feeder (
// Equation(s):
// \main_reg|regFile[16][28]~feeder_combout  = \main_reg|regFile~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~133_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[16][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[16][28]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[16][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N23
dffeas \main_reg|regFile[16][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[16][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[16][28] .is_wysiwyg = "true";
defparam \main_reg|regFile[16][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N4
cycloneive_lcell_comb \main_reg|regFile[20][28]~feeder (
// Equation(s):
// \main_reg|regFile[20][28]~feeder_combout  = \main_reg|regFile~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~133_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[20][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[20][28]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[20][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N5
dffeas \main_reg|regFile[20][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[20][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[20][28] .is_wysiwyg = "true";
defparam \main_reg|regFile[20][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N8
cycloneive_lcell_comb \main_reg|regFile~127 (
// Equation(s):
// \main_reg|regFile~127_combout  = (\reg_store_addr[2]~2_combout  & (((\main_reg|regFile[20][28]~q ) # (\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & (\main_reg|regFile[16][28]~q  & ((!\reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile[16][28]~q ),
	.datab(\main_reg|regFile[20][28]~q ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~127_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~127 .lut_mask = 16'hF0CA;
defparam \main_reg|regFile~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N12
cycloneive_lcell_comb \main_reg|regFile~128 (
// Equation(s):
// \main_reg|regFile~128_combout  = (\main_reg|regFile~127_combout  & ((\main_reg|regFile[28][28]~q ) # ((!\reg_store_addr[3]~1_combout )))) # (!\main_reg|regFile~127_combout  & (((\main_reg|regFile[24][28]~q  & \reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile[28][28]~q ),
	.datab(\main_reg|regFile[24][28]~q ),
	.datac(\main_reg|regFile~127_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~128_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~128 .lut_mask = 16'hACF0;
defparam \main_reg|regFile~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N23
dffeas \main_reg|regFile[30][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~133_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[30][28] .is_wysiwyg = "true";
defparam \main_reg|regFile[30][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N21
dffeas \main_reg|regFile[22][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~133_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[22][28] .is_wysiwyg = "true";
defparam \main_reg|regFile[22][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N14
cycloneive_lcell_comb \main_reg|regFile[18][28]~feeder (
// Equation(s):
// \main_reg|regFile[18][28]~feeder_combout  = \main_reg|regFile~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~133_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[18][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[18][28]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[18][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N15
dffeas \main_reg|regFile[18][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[18][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[18][28] .is_wysiwyg = "true";
defparam \main_reg|regFile[18][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N18
cycloneive_lcell_comb \main_reg|regFile~125 (
// Equation(s):
// \main_reg|regFile~125_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile[22][28]~q ) # ((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & (((\main_reg|regFile[18][28]~q  & !\reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile[22][28]~q ),
	.datab(\main_reg|regFile[18][28]~q ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~125_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~125 .lut_mask = 16'hF0AC;
defparam \main_reg|regFile~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N20
cycloneive_lcell_comb \main_reg|regFile~126 (
// Equation(s):
// \main_reg|regFile~126_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~125_combout  & (\main_reg|regFile[30][28]~q )) # (!\main_reg|regFile~125_combout  & ((\main_reg|regFile[26][28]~q ))))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~125_combout ))))

	.dataa(\main_reg|regFile[30][28]~q ),
	.datab(\main_reg|regFile[26][28]~q ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\main_reg|regFile~125_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~126_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~126 .lut_mask = 16'hAFC0;
defparam \main_reg|regFile~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N22
cycloneive_lcell_comb \main_reg|regFile~129 (
// Equation(s):
// \main_reg|regFile~129_combout  = (\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout ) # ((\main_reg|regFile~126_combout )))) # (!\reg_store_addr[1]~4_combout  & (!\reg_store_addr[0]~5_combout  & (\main_reg|regFile~128_combout )))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile~128_combout ),
	.datad(\main_reg|regFile~126_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~129_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~129 .lut_mask = 16'hBA98;
defparam \main_reg|regFile~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N8
cycloneive_lcell_comb \main_reg|regFile~132 (
// Equation(s):
// \main_reg|regFile~132_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~129_combout  & (\main_reg|regFile~131_combout )) # (!\main_reg|regFile~129_combout  & ((\main_reg|regFile~124_combout ))))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~129_combout ))))

	.dataa(\main_reg|regFile~131_combout ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile~124_combout ),
	.datad(\main_reg|regFile~129_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~132_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~132 .lut_mask = 16'hBBC0;
defparam \main_reg|regFile~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N10
cycloneive_lcell_comb \main_reg|rf_out1~125 (
// Equation(s):
// \main_reg|rf_out1~125_combout  = (\reg_read_addr1[2]~2_combout  & (((\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout  & (\main_reg|regFile[25][28]~q )) # (!\reg_read_addr1[3]~3_combout  & 
// ((\main_reg|regFile[17][28]~q )))))

	.dataa(\main_reg|regFile[25][28]~q ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[17][28]~q ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~125_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~125 .lut_mask = 16'hEE30;
defparam \main_reg|rf_out1~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N20
cycloneive_lcell_comb \main_reg|rf_out1~126 (
// Equation(s):
// \main_reg|rf_out1~126_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~125_combout  & (\main_reg|regFile[29][28]~q )) # (!\main_reg|rf_out1~125_combout  & ((\main_reg|regFile[21][28]~q ))))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~125_combout ))))

	.dataa(\main_reg|regFile[29][28]~q ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[21][28]~q ),
	.datad(\main_reg|rf_out1~125_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~126_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~126 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out1~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N20
cycloneive_lcell_comb \main_reg|rf_out1~132 (
// Equation(s):
// \main_reg|rf_out1~132_combout  = (\reg_read_addr1[3]~3_combout  & (((\main_reg|regFile[27][28]~q ) # (\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (\main_reg|regFile[19][28]~q  & ((!\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[19][28]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[27][28]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~132_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~132 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out1~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N26
cycloneive_lcell_comb \main_reg|rf_out1~133 (
// Equation(s):
// \main_reg|rf_out1~133_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~132_combout  & ((\main_reg|regFile[31][28]~q ))) # (!\main_reg|rf_out1~132_combout  & (\main_reg|regFile[23][28]~q )))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~132_combout ))))

	.dataa(\main_reg|regFile[23][28]~q ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[31][28]~q ),
	.datad(\main_reg|rf_out1~132_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~133_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~133 .lut_mask = 16'hF388;
defparam \main_reg|rf_out1~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N28
cycloneive_lcell_comb \main_reg|rf_out1~129 (
// Equation(s):
// \main_reg|rf_out1~129_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & ((\main_reg|regFile[20][28]~q ))) # (!\reg_read_addr1[2]~2_combout  & 
// (\main_reg|regFile[16][28]~q ))))

	.dataa(\main_reg|regFile[16][28]~q ),
	.datab(\main_reg|regFile[20][28]~q ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~129_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~129 .lut_mask = 16'hFC0A;
defparam \main_reg|rf_out1~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N4
cycloneive_lcell_comb \main_reg|rf_out1~130 (
// Equation(s):
// \main_reg|rf_out1~130_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~129_combout  & (\main_reg|regFile[28][28]~q )) # (!\main_reg|rf_out1~129_combout  & ((\main_reg|regFile[24][28]~q ))))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~129_combout ))))

	.dataa(\main_reg|regFile[28][28]~q ),
	.datab(\main_reg|regFile[24][28]~q ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\main_reg|rf_out1~129_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~130_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~130 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out1~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N20
cycloneive_lcell_comb \main_reg|rf_out1~127 (
// Equation(s):
// \main_reg|rf_out1~127_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & ((\main_reg|regFile[22][28]~q ))) # (!\reg_read_addr1[2]~2_combout  & 
// (\main_reg|regFile[18][28]~q ))))

	.dataa(\main_reg|regFile[18][28]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[22][28]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~127_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~127 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out1~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N22
cycloneive_lcell_comb \main_reg|rf_out1~128 (
// Equation(s):
// \main_reg|rf_out1~128_combout  = (\main_reg|rf_out1~127_combout  & (((\main_reg|regFile[30][28]~q )) # (!\reg_read_addr1[3]~3_combout ))) # (!\main_reg|rf_out1~127_combout  & (\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[26][28]~q ))))

	.dataa(\main_reg|rf_out1~127_combout ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[30][28]~q ),
	.datad(\main_reg|regFile[26][28]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~128_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~128 .lut_mask = 16'hE6A2;
defparam \main_reg|rf_out1~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N0
cycloneive_lcell_comb \main_reg|rf_out1~131 (
// Equation(s):
// \main_reg|rf_out1~131_combout  = (\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout ) # ((\main_reg|rf_out1~128_combout )))) # (!\reg_read_addr1[1]~4_combout  & (!\reg_read_addr1[0]~5_combout  & (\main_reg|rf_out1~130_combout )))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|rf_out1~130_combout ),
	.datad(\main_reg|rf_out1~128_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~131_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~131 .lut_mask = 16'hBA98;
defparam \main_reg|rf_out1~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N2
cycloneive_lcell_comb \main_reg|rf_out1~134 (
// Equation(s):
// \main_reg|rf_out1~134_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~131_combout  & ((\main_reg|rf_out1~133_combout ))) # (!\main_reg|rf_out1~131_combout  & (\main_reg|rf_out1~126_combout )))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~131_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|rf_out1~126_combout ),
	.datac(\main_reg|rf_out1~133_combout ),
	.datad(\main_reg|rf_out1~131_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~134_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~134 .lut_mask = 16'hF588;
defparam \main_reg|rf_out1~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N6
cycloneive_lcell_comb \main_reg|regFile[14][28]~feeder (
// Equation(s):
// \main_reg|regFile[14][28]~feeder_combout  = \main_reg|regFile~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~133_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[14][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[14][28]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[14][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N7
dffeas \main_reg|regFile[14][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[14][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[14][28] .is_wysiwyg = "true";
defparam \main_reg|regFile[14][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y38_N1
dffeas \main_reg|regFile[15][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile~133_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[15][28] .is_wysiwyg = "true";
defparam \main_reg|regFile[15][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N9
dffeas \main_reg|regFile[12][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~133_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[12][28] .is_wysiwyg = "true";
defparam \main_reg|regFile[12][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N7
dffeas \main_reg|regFile[13][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~133_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[13][28] .is_wysiwyg = "true";
defparam \main_reg|regFile[13][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N6
cycloneive_lcell_comb \main_reg|rf_out1~142 (
// Equation(s):
// \main_reg|rf_out1~142_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & ((\main_reg|regFile[13][28]~q ))) # (!\reg_read_addr1[0]~5_combout  & 
// (\main_reg|regFile[12][28]~q ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[12][28]~q ),
	.datac(\main_reg|regFile[13][28]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~142_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~142 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out1~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N18
cycloneive_lcell_comb \main_reg|rf_out1~143 (
// Equation(s):
// \main_reg|rf_out1~143_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~142_combout  & ((\main_reg|regFile[15][28]~q ))) # (!\main_reg|rf_out1~142_combout  & (\main_reg|regFile[14][28]~q )))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~142_combout ))))

	.dataa(\main_reg|regFile[14][28]~q ),
	.datab(\main_reg|regFile[15][28]~q ),
	.datac(\reg_read_addr1[1]~4_combout ),
	.datad(\main_reg|rf_out1~142_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~143_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~143 .lut_mask = 16'hCFA0;
defparam \main_reg|rf_out1~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y35_N27
dffeas \main_reg|regFile[3][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~133_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[3][28] .is_wysiwyg = "true";
defparam \main_reg|regFile[3][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y35_N1
dffeas \main_reg|regFile[1][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~133_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[1][28] .is_wysiwyg = "true";
defparam \main_reg|regFile[1][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y34_N7
dffeas \main_reg|regFile[0][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~133_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[0][28] .is_wysiwyg = "true";
defparam \main_reg|regFile[0][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y34_N1
dffeas \main_reg|regFile[2][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~133_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[2][28] .is_wysiwyg = "true";
defparam \main_reg|regFile[2][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N0
cycloneive_lcell_comb \main_reg|rf_out1~139 (
// Equation(s):
// \main_reg|rf_out1~139_combout  = (\reg_read_addr1[1]~4_combout  & (((\main_reg|regFile[2][28]~q ) # (\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & (\main_reg|regFile[0][28]~q  & ((!\reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|regFile[0][28]~q ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|regFile[2][28]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~139_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~139 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out1~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N0
cycloneive_lcell_comb \main_reg|rf_out1~140 (
// Equation(s):
// \main_reg|rf_out1~140_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~139_combout  & (\main_reg|regFile[3][28]~q )) # (!\main_reg|rf_out1~139_combout  & ((\main_reg|regFile[1][28]~q ))))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~139_combout ))))

	.dataa(\main_reg|regFile[3][28]~q ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|regFile[1][28]~q ),
	.datad(\main_reg|rf_out1~139_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~140_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~140 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out1~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N27
dffeas \main_reg|regFile[11][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~133_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[11][28] .is_wysiwyg = "true";
defparam \main_reg|regFile[11][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N26
cycloneive_lcell_comb \main_reg|regFile[8][28]~feeder (
// Equation(s):
// \main_reg|regFile[8][28]~feeder_combout  = \main_reg|regFile~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~133_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[8][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[8][28]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[8][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N27
dffeas \main_reg|regFile[8][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[8][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[8][28] .is_wysiwyg = "true";
defparam \main_reg|regFile[8][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y34_N21
dffeas \main_reg|regFile[10][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~133_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[10][28] .is_wysiwyg = "true";
defparam \main_reg|regFile[10][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N16
cycloneive_lcell_comb \main_reg|rf_out1~137 (
// Equation(s):
// \main_reg|rf_out1~137_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[10][28]~q ))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|regFile[8][28]~q ))))

	.dataa(\main_reg|regFile[8][28]~q ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\reg_read_addr1[1]~4_combout ),
	.datad(\main_reg|regFile[10][28]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~137_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~137 .lut_mask = 16'hF2C2;
defparam \main_reg|rf_out1~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N21
dffeas \main_reg|regFile[9][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~133_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[9][28] .is_wysiwyg = "true";
defparam \main_reg|regFile[9][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N20
cycloneive_lcell_comb \main_reg|rf_out1~138 (
// Equation(s):
// \main_reg|rf_out1~138_combout  = (\main_reg|rf_out1~137_combout  & ((\main_reg|regFile[11][28]~q ) # ((!\reg_read_addr1[0]~5_combout )))) # (!\main_reg|rf_out1~137_combout  & (((\main_reg|regFile[9][28]~q  & \reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|regFile[11][28]~q ),
	.datab(\main_reg|rf_out1~137_combout ),
	.datac(\main_reg|regFile[9][28]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~138_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~138 .lut_mask = 16'hB8CC;
defparam \main_reg|rf_out1~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N4
cycloneive_lcell_comb \main_reg|rf_out1~141 (
// Equation(s):
// \main_reg|rf_out1~141_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout ) # (\main_reg|rf_out1~138_combout )))) # (!\reg_read_addr1[3]~3_combout  & (\main_reg|rf_out1~140_combout  & (!\reg_read_addr1[2]~2_combout )))

	.dataa(\main_reg|rf_out1~140_combout ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\reg_read_addr1[2]~2_combout ),
	.datad(\main_reg|rf_out1~138_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~141_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~141 .lut_mask = 16'hCEC2;
defparam \main_reg|rf_out1~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N10
cycloneive_lcell_comb \main_reg|regFile[6][28]~feeder (
// Equation(s):
// \main_reg|regFile[6][28]~feeder_combout  = \main_reg|regFile~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~133_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[6][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[6][28]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[6][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N11
dffeas \main_reg|regFile[6][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[6][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[6][28] .is_wysiwyg = "true";
defparam \main_reg|regFile[6][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N6
cycloneive_lcell_comb \main_reg|regFile[7][28]~feeder (
// Equation(s):
// \main_reg|regFile[7][28]~feeder_combout  = \main_reg|regFile~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~133_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[7][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[7][28]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[7][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N7
dffeas \main_reg|regFile[7][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[7][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[7][28] .is_wysiwyg = "true";
defparam \main_reg|regFile[7][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y39_N17
dffeas \main_reg|regFile[5][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~133_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[5][28] .is_wysiwyg = "true";
defparam \main_reg|regFile[5][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y43_N21
dffeas \main_reg|regFile[4][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~133_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[4][28] .is_wysiwyg = "true";
defparam \main_reg|regFile[4][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N18
cycloneive_lcell_comb \main_reg|rf_out1~135 (
// Equation(s):
// \main_reg|rf_out1~135_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[5][28]~q )) # (!\reg_read_addr1[0]~5_combout  & 
// ((\main_reg|regFile[4][28]~q )))))

	.dataa(\main_reg|regFile[5][28]~q ),
	.datab(\main_reg|regFile[4][28]~q ),
	.datac(\reg_read_addr1[1]~4_combout ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~135_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~135 .lut_mask = 16'hFA0C;
defparam \main_reg|rf_out1~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N24
cycloneive_lcell_comb \main_reg|rf_out1~136 (
// Equation(s):
// \main_reg|rf_out1~136_combout  = (\main_reg|rf_out1~135_combout  & (((\main_reg|regFile[7][28]~q ) # (!\reg_read_addr1[1]~4_combout )))) # (!\main_reg|rf_out1~135_combout  & (\main_reg|regFile[6][28]~q  & ((\reg_read_addr1[1]~4_combout ))))

	.dataa(\main_reg|regFile[6][28]~q ),
	.datab(\main_reg|regFile[7][28]~q ),
	.datac(\main_reg|rf_out1~135_combout ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~136_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~136 .lut_mask = 16'hCAF0;
defparam \main_reg|rf_out1~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N30
cycloneive_lcell_comb \main_reg|rf_out1~144 (
// Equation(s):
// \main_reg|rf_out1~144_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~141_combout  & (\main_reg|rf_out1~143_combout )) # (!\main_reg|rf_out1~141_combout  & ((\main_reg|rf_out1~136_combout ))))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~141_combout ))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\main_reg|rf_out1~143_combout ),
	.datac(\main_reg|rf_out1~141_combout ),
	.datad(\main_reg|rf_out1~136_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~144_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~144 .lut_mask = 16'hDAD0;
defparam \main_reg|rf_out1~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N2
cycloneive_lcell_comb \main_reg|rf_out1~708 (
// Equation(s):
// \main_reg|rf_out1~708_combout  = (\reg_read_addr1[4]~1_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [19] & (\main_reg|rf_out1~134_combout )) # (!\my_program|altsyncram_component|auto_generated|q_a [19] & ((\main_reg|rf_out1~144_combout 
// ))))) # (!\reg_read_addr1[4]~1_combout  & (((\main_reg|rf_out1~144_combout ))))

	.dataa(\reg_read_addr1[4]~1_combout ),
	.datab(\main_reg|rf_out1~134_combout ),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.datad(\main_reg|rf_out1~144_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~708_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~708 .lut_mask = 16'hDF80;
defparam \main_reg|rf_out1~708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N3
dffeas \main_reg|rf_out1[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out1~708_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out1[28] .is_wysiwyg = "true";
defparam \main_reg|rf_out1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N20
cycloneive_lcell_comb \main_reg|regFile~111 (
// Equation(s):
// \main_reg|regFile~111_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & (\main_reg|regFile[5][28]~q )) # (!\reg_store_addr[0]~5_combout  & 
// ((\main_reg|regFile[4][28]~q )))))

	.dataa(\main_reg|regFile[5][28]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[4][28]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~111_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~111 .lut_mask = 16'hEE30;
defparam \main_reg|regFile~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N12
cycloneive_lcell_comb \main_reg|regFile~112 (
// Equation(s):
// \main_reg|regFile~112_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~111_combout  & ((\main_reg|regFile[7][28]~q ))) # (!\main_reg|regFile~111_combout  & (\main_reg|regFile[6][28]~q )))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~111_combout ))))

	.dataa(\main_reg|regFile[6][28]~q ),
	.datab(\main_reg|regFile[7][28]~q ),
	.datac(\reg_store_addr[1]~4_combout ),
	.datad(\main_reg|regFile~111_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~112_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~112 .lut_mask = 16'hCFA0;
defparam \main_reg|regFile~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N8
cycloneive_lcell_comb \main_reg|regFile~118 (
// Equation(s):
// \main_reg|regFile~118_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile[13][28]~q ) # ((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & (((\main_reg|regFile[12][28]~q  & !\reg_store_addr[1]~4_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[13][28]~q ),
	.datac(\main_reg|regFile[12][28]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~118_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~118 .lut_mask = 16'hAAD8;
defparam \main_reg|regFile~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N12
cycloneive_lcell_comb \main_reg|regFile~119 (
// Equation(s):
// \main_reg|regFile~119_combout  = (\main_reg|regFile~118_combout  & ((\main_reg|regFile[15][28]~q ) # ((!\reg_store_addr[1]~4_combout )))) # (!\main_reg|regFile~118_combout  & (((\main_reg|regFile[14][28]~q  & \reg_store_addr[1]~4_combout ))))

	.dataa(\main_reg|regFile[15][28]~q ),
	.datab(\main_reg|regFile[14][28]~q ),
	.datac(\main_reg|regFile~118_combout ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~119_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~119 .lut_mask = 16'hACF0;
defparam \main_reg|regFile~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N6
cycloneive_lcell_comb \main_reg|regFile~115 (
// Equation(s):
// \main_reg|regFile~115_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile[2][28]~q ) # ((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (((\main_reg|regFile[0][28]~q  & !\reg_store_addr[0]~5_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[2][28]~q ),
	.datac(\main_reg|regFile[0][28]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~115_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~115 .lut_mask = 16'hAAD8;
defparam \main_reg|regFile~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N26
cycloneive_lcell_comb \main_reg|regFile~116 (
// Equation(s):
// \main_reg|regFile~116_combout  = (\main_reg|regFile~115_combout  & (((\main_reg|regFile[3][28]~q ) # (!\reg_store_addr[0]~5_combout )))) # (!\main_reg|regFile~115_combout  & (\main_reg|regFile[1][28]~q  & ((\reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile~115_combout ),
	.datab(\main_reg|regFile[1][28]~q ),
	.datac(\main_reg|regFile[3][28]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~116_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~116 .lut_mask = 16'hE4AA;
defparam \main_reg|regFile~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N20
cycloneive_lcell_comb \main_reg|regFile~113 (
// Equation(s):
// \main_reg|regFile~113_combout  = (\reg_store_addr[1]~4_combout  & (((\main_reg|regFile[10][28]~q ) # (\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (\main_reg|regFile[8][28]~q  & ((!\reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile[8][28]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[10][28]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~113_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~113 .lut_mask = 16'hCCE2;
defparam \main_reg|regFile~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N26
cycloneive_lcell_comb \main_reg|regFile~114 (
// Equation(s):
// \main_reg|regFile~114_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~113_combout  & ((\main_reg|regFile[11][28]~q ))) # (!\main_reg|regFile~113_combout  & (\main_reg|regFile[9][28]~q )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~113_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[9][28]~q ),
	.datac(\main_reg|regFile[11][28]~q ),
	.datad(\main_reg|regFile~113_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~114_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~114 .lut_mask = 16'hF588;
defparam \main_reg|regFile~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N22
cycloneive_lcell_comb \main_reg|regFile~117 (
// Equation(s):
// \main_reg|regFile~117_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~114_combout ))) # (!\reg_store_addr[3]~1_combout  & 
// (\main_reg|regFile~116_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile~116_combout ),
	.datac(\main_reg|regFile~114_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~117_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~117 .lut_mask = 16'hFA44;
defparam \main_reg|regFile~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N28
cycloneive_lcell_comb \main_reg|regFile~120 (
// Equation(s):
// \main_reg|regFile~120_combout  = (\main_reg|regFile~117_combout  & (((\main_reg|regFile~119_combout ) # (!\reg_store_addr[2]~2_combout )))) # (!\main_reg|regFile~117_combout  & (\main_reg|regFile~112_combout  & ((\reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile~112_combout ),
	.datab(\main_reg|regFile~119_combout ),
	.datac(\main_reg|regFile~117_combout ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~120_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~120 .lut_mask = 16'hCAF0;
defparam \main_reg|regFile~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N14
cycloneive_lcell_comb \main_reg|regFile~121 (
// Equation(s):
// \main_reg|regFile~121_combout  = (\main_reg|regFile~82_combout  & ((\main_reg|regFile~83_combout  & (!\main_reg|rf_out1 [28])) # (!\main_reg|regFile~83_combout  & ((!\main_reg|regFile~120_combout ))))) # (!\main_reg|regFile~82_combout  & 
// (((\main_reg|regFile~83_combout ))))

	.dataa(\main_reg|regFile~82_combout ),
	.datab(\main_reg|rf_out1 [28]),
	.datac(\main_reg|regFile~83_combout ),
	.datad(\main_reg|regFile~120_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~121_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~121 .lut_mask = 16'h707A;
defparam \main_reg|regFile~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N2
cycloneive_lcell_comb \main_reg|regFile~48 (
// Equation(s):
// \main_reg|regFile~48_combout  = (\Equal2~0_combout  & (\Equal11~0_combout  & ((!\alu_ctrl~11_combout )))) # (!\Equal2~0_combout  & (((!\alu_in1[31]~4_combout ))))

	.dataa(\Equal11~0_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\alu_in1[31]~4_combout ),
	.datad(\alu_ctrl~11_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~48_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~48 .lut_mask = 16'h038B;
defparam \main_reg|regFile~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N20
cycloneive_lcell_comb \main_reg|regFile[31][29]~feeder (
// Equation(s):
// \main_reg|regFile[31][29]~feeder_combout  = \main_reg|regFile~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~96_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[31][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[31][29]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[31][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y44_N21
dffeas \main_reg|regFile[31][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[31][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[31][29] .is_wysiwyg = "true";
defparam \main_reg|regFile[31][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y43_N21
dffeas \main_reg|regFile[27][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[27][29] .is_wysiwyg = "true";
defparam \main_reg|regFile[27][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y43_N11
dffeas \main_reg|regFile[19][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[19][29] .is_wysiwyg = "true";
defparam \main_reg|regFile[19][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y43_N17
dffeas \main_reg|regFile[23][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[23][29] .is_wysiwyg = "true";
defparam \main_reg|regFile[23][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N28
cycloneive_lcell_comb \main_reg|regFile~93 (
// Equation(s):
// \main_reg|regFile~93_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & ((\main_reg|regFile[23][29]~q ))) # (!\reg_store_addr[2]~2_combout  & 
// (\main_reg|regFile[19][29]~q ))))

	.dataa(\main_reg|regFile[19][29]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\main_reg|regFile[23][29]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~93_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~93 .lut_mask = 16'hF2C2;
defparam \main_reg|regFile~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N20
cycloneive_lcell_comb \main_reg|regFile~94 (
// Equation(s):
// \main_reg|regFile~94_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~93_combout  & (\main_reg|regFile[31][29]~q )) # (!\main_reg|regFile~93_combout  & ((\main_reg|regFile[27][29]~q ))))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~93_combout ))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|regFile[31][29]~q ),
	.datac(\main_reg|regFile[27][29]~q ),
	.datad(\main_reg|regFile~93_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~94_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~94 .lut_mask = 16'hDDA0;
defparam \main_reg|regFile~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N20
cycloneive_lcell_comb \main_reg|regFile[17][29]~feeder (
// Equation(s):
// \main_reg|regFile[17][29]~feeder_combout  = \main_reg|regFile~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~96_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[17][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[17][29]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[17][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N21
dffeas \main_reg|regFile[17][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[17][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[17][29] .is_wysiwyg = "true";
defparam \main_reg|regFile[17][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N14
cycloneive_lcell_comb \main_reg|regFile[21][29]~feeder (
// Equation(s):
// \main_reg|regFile[21][29]~feeder_combout  = \main_reg|regFile~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~96_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[21][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[21][29]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[21][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N15
dffeas \main_reg|regFile[21][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[21][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[21][29] .is_wysiwyg = "true";
defparam \main_reg|regFile[21][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N30
cycloneive_lcell_comb \main_reg|regFile~88 (
// Equation(s):
// \main_reg|regFile~88_combout  = (\reg_store_addr[2]~2_combout  & (((\main_reg|regFile[21][29]~q ) # (\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & (\main_reg|regFile[17][29]~q  & ((!\reg_store_addr[3]~1_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[17][29]~q ),
	.datac(\main_reg|regFile[21][29]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~88_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~88 .lut_mask = 16'hAAE4;
defparam \main_reg|regFile~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N13
dffeas \main_reg|regFile[29][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[29][29] .is_wysiwyg = "true";
defparam \main_reg|regFile[29][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N1
dffeas \main_reg|regFile[25][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[25][29] .is_wysiwyg = "true";
defparam \main_reg|regFile[25][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N24
cycloneive_lcell_comb \main_reg|regFile~89 (
// Equation(s):
// \main_reg|regFile~89_combout  = (\main_reg|regFile~88_combout  & ((\main_reg|regFile[29][29]~q ) # ((!\reg_store_addr[3]~1_combout )))) # (!\main_reg|regFile~88_combout  & (((\main_reg|regFile[25][29]~q  & \reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile~88_combout ),
	.datab(\main_reg|regFile[29][29]~q ),
	.datac(\main_reg|regFile[25][29]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~89_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~89 .lut_mask = 16'hD8AA;
defparam \main_reg|regFile~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N1
dffeas \main_reg|regFile[28][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[28][29] .is_wysiwyg = "true";
defparam \main_reg|regFile[28][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y35_N31
dffeas \main_reg|regFile[20][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[20][29] .is_wysiwyg = "true";
defparam \main_reg|regFile[20][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N10
cycloneive_lcell_comb \main_reg|regFile[16][29]~feeder (
// Equation(s):
// \main_reg|regFile[16][29]~feeder_combout  = \main_reg|regFile~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~96_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[16][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[16][29]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[16][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N11
dffeas \main_reg|regFile[16][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[16][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[16][29] .is_wysiwyg = "true";
defparam \main_reg|regFile[16][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N8
cycloneive_lcell_comb \main_reg|regFile[24][29]~feeder (
// Equation(s):
// \main_reg|regFile[24][29]~feeder_combout  = \main_reg|regFile~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~96_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[24][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[24][29]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[24][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N9
dffeas \main_reg|regFile[24][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[24][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[24][29] .is_wysiwyg = "true";
defparam \main_reg|regFile[24][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N28
cycloneive_lcell_comb \main_reg|regFile~90 (
// Equation(s):
// \main_reg|regFile~90_combout  = (\reg_store_addr[3]~1_combout  & (((\main_reg|regFile[24][29]~q ) # (\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & (\main_reg|regFile[16][29]~q  & ((!\reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile[16][29]~q ),
	.datab(\main_reg|regFile[24][29]~q ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~90_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~90 .lut_mask = 16'hF0CA;
defparam \main_reg|regFile~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N30
cycloneive_lcell_comb \main_reg|regFile~91 (
// Equation(s):
// \main_reg|regFile~91_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~90_combout  & (\main_reg|regFile[28][29]~q )) # (!\main_reg|regFile~90_combout  & ((\main_reg|regFile[20][29]~q ))))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~90_combout ))))

	.dataa(\main_reg|regFile[28][29]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[20][29]~q ),
	.datad(\main_reg|regFile~90_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~91_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~91 .lut_mask = 16'hBBC0;
defparam \main_reg|regFile~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N10
cycloneive_lcell_comb \main_reg|regFile~92 (
// Equation(s):
// \main_reg|regFile~92_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & (\main_reg|regFile~89_combout )) # (!\reg_store_addr[0]~5_combout  & 
// ((\main_reg|regFile~91_combout )))))

	.dataa(\main_reg|regFile~89_combout ),
	.datab(\main_reg|regFile~91_combout ),
	.datac(\reg_store_addr[1]~4_combout ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~92_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~92 .lut_mask = 16'hFA0C;
defparam \main_reg|regFile~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N11
dffeas \main_reg|regFile[18][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[18][29] .is_wysiwyg = "true";
defparam \main_reg|regFile[18][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N17
dffeas \main_reg|regFile[26][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[26][29] .is_wysiwyg = "true";
defparam \main_reg|regFile[26][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N16
cycloneive_lcell_comb \main_reg|regFile~86 (
// Equation(s):
// \main_reg|regFile~86_combout  = (\reg_store_addr[3]~1_combout  & (((\main_reg|regFile[26][29]~q ) # (\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & (\main_reg|regFile[18][29]~q  & ((!\reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile[18][29]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[26][29]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~86_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~86 .lut_mask = 16'hCCE2;
defparam \main_reg|regFile~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N9
dffeas \main_reg|regFile[30][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[30][29] .is_wysiwyg = "true";
defparam \main_reg|regFile[30][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y38_N15
dffeas \main_reg|regFile[22][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[22][29] .is_wysiwyg = "true";
defparam \main_reg|regFile[22][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N8
cycloneive_lcell_comb \main_reg|regFile~87 (
// Equation(s):
// \main_reg|regFile~87_combout  = (\main_reg|regFile~86_combout  & (((\main_reg|regFile[30][29]~q )) # (!\reg_store_addr[2]~2_combout ))) # (!\main_reg|regFile~86_combout  & (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile[22][29]~q ))))

	.dataa(\main_reg|regFile~86_combout ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[30][29]~q ),
	.datad(\main_reg|regFile[22][29]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~87_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~87 .lut_mask = 16'hE6A2;
defparam \main_reg|regFile~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N8
cycloneive_lcell_comb \main_reg|regFile~95 (
// Equation(s):
// \main_reg|regFile~95_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~92_combout  & (\main_reg|regFile~94_combout )) # (!\main_reg|regFile~92_combout  & ((\main_reg|regFile~87_combout ))))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~92_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile~94_combout ),
	.datac(\main_reg|regFile~92_combout ),
	.datad(\main_reg|regFile~87_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~95_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~95 .lut_mask = 16'hDAD0;
defparam \main_reg|regFile~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y36_N9
dffeas \main_reg|regFile[13][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[13][29] .is_wysiwyg = "true";
defparam \main_reg|regFile[13][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N4
cycloneive_lcell_comb \main_reg|regFile[12][29]~feeder (
// Equation(s):
// \main_reg|regFile[12][29]~feeder_combout  = \main_reg|regFile~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~96_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[12][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[12][29]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[12][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N5
dffeas \main_reg|regFile[12][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[12][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[12][29] .is_wysiwyg = "true";
defparam \main_reg|regFile[12][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N14
cycloneive_lcell_comb \main_reg|regFile[14][29]~feeder (
// Equation(s):
// \main_reg|regFile[14][29]~feeder_combout  = \main_reg|regFile~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~96_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[14][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[14][29]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[14][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N15
dffeas \main_reg|regFile[14][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[14][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[14][29] .is_wysiwyg = "true";
defparam \main_reg|regFile[14][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N6
cycloneive_lcell_comb \main_reg|regFile~79 (
// Equation(s):
// \main_reg|regFile~79_combout  = (\reg_store_addr[1]~4_combout  & (((\main_reg|regFile[14][29]~q ) # (\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (\main_reg|regFile[12][29]~q  & ((!\reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile[12][29]~q ),
	.datab(\main_reg|regFile[14][29]~q ),
	.datac(\reg_store_addr[1]~4_combout ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~79_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~79 .lut_mask = 16'hF0CA;
defparam \main_reg|regFile~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N20
cycloneive_lcell_comb \main_reg|regFile~80 (
// Equation(s):
// \main_reg|regFile~80_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~79_combout  & (\main_reg|regFile[15][29]~q )) # (!\main_reg|regFile~79_combout  & ((\main_reg|regFile[13][29]~q ))))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~79_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[15][29]~q ),
	.datac(\main_reg|regFile[13][29]~q ),
	.datad(\main_reg|regFile~79_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~80_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~80 .lut_mask = 16'hDDA0;
defparam \main_reg|regFile~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N5
dffeas \main_reg|regFile[5][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[5][29] .is_wysiwyg = "true";
defparam \main_reg|regFile[5][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y36_N17
dffeas \main_reg|regFile[6][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[6][29] .is_wysiwyg = "true";
defparam \main_reg|regFile[6][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y36_N31
dffeas \main_reg|regFile[4][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[4][29] .is_wysiwyg = "true";
defparam \main_reg|regFile[4][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N30
cycloneive_lcell_comb \main_reg|regFile~74 (
// Equation(s):
// \main_reg|regFile~74_combout  = (\reg_store_addr[0]~5_combout  & (((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout  & (\main_reg|regFile[6][29]~q )) # (!\reg_store_addr[1]~4_combout  & 
// ((\main_reg|regFile[4][29]~q )))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[6][29]~q ),
	.datac(\main_reg|regFile[4][29]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~74_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~74 .lut_mask = 16'hEE50;
defparam \main_reg|regFile~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N30
cycloneive_lcell_comb \main_reg|regFile[7][29]~feeder (
// Equation(s):
// \main_reg|regFile[7][29]~feeder_combout  = \main_reg|regFile~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~96_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[7][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[7][29]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[7][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y39_N31
dffeas \main_reg|regFile[7][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[7][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[7][29] .is_wysiwyg = "true";
defparam \main_reg|regFile[7][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N16
cycloneive_lcell_comb \main_reg|regFile~75 (
// Equation(s):
// \main_reg|regFile~75_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~74_combout  & ((\main_reg|regFile[7][29]~q ))) # (!\main_reg|regFile~74_combout  & (\main_reg|regFile[5][29]~q )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~74_combout ))))

	.dataa(\main_reg|regFile[5][29]~q ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile~74_combout ),
	.datad(\main_reg|regFile[7][29]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~75_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~75 .lut_mask = 16'hF838;
defparam \main_reg|regFile~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N0
cycloneive_lcell_comb \main_reg|regFile[2][29]~feeder (
// Equation(s):
// \main_reg|regFile[2][29]~feeder_combout  = \main_reg|regFile~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~96_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[2][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[2][29]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[2][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y35_N1
dffeas \main_reg|regFile[2][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[2][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[2][29] .is_wysiwyg = "true";
defparam \main_reg|regFile[2][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N31
dffeas \main_reg|regFile[3][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[3][29] .is_wysiwyg = "true";
defparam \main_reg|regFile[3][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y35_N15
dffeas \main_reg|regFile[0][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[0][29] .is_wysiwyg = "true";
defparam \main_reg|regFile[0][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y35_N13
dffeas \main_reg|regFile[1][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[1][29] .is_wysiwyg = "true";
defparam \main_reg|regFile[1][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N28
cycloneive_lcell_comb \main_reg|regFile~76 (
// Equation(s):
// \main_reg|regFile~76_combout  = (\reg_store_addr[0]~5_combout  & (((\main_reg|regFile[1][29]~q ) # (\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & (\main_reg|regFile[0][29]~q  & ((!\reg_store_addr[1]~4_combout ))))

	.dataa(\main_reg|regFile[0][29]~q ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile[1][29]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~76_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~76 .lut_mask = 16'hCCE2;
defparam \main_reg|regFile~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N18
cycloneive_lcell_comb \main_reg|regFile~77 (
// Equation(s):
// \main_reg|regFile~77_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~76_combout  & ((\main_reg|regFile[3][29]~q ))) # (!\main_reg|regFile~76_combout  & (\main_reg|regFile[2][29]~q )))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~76_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[2][29]~q ),
	.datac(\main_reg|regFile[3][29]~q ),
	.datad(\main_reg|regFile~76_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~77_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~77 .lut_mask = 16'hF588;
defparam \main_reg|regFile~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N10
cycloneive_lcell_comb \main_reg|regFile~78 (
// Equation(s):
// \main_reg|regFile~78_combout  = (\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout ) # ((\main_reg|regFile~75_combout )))) # (!\reg_store_addr[2]~2_combout  & (!\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~77_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile~75_combout ),
	.datad(\main_reg|regFile~77_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~78_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~78 .lut_mask = 16'hB9A8;
defparam \main_reg|regFile~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N2
cycloneive_lcell_comb \main_reg|regFile[11][29]~feeder (
// Equation(s):
// \main_reg|regFile[11][29]~feeder_combout  = \main_reg|regFile~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~96_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[11][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[11][29]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[11][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N3
dffeas \main_reg|regFile[11][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[11][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[11][29] .is_wysiwyg = "true";
defparam \main_reg|regFile[11][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y34_N3
dffeas \main_reg|regFile[10][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[10][29] .is_wysiwyg = "true";
defparam \main_reg|regFile[10][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N22
cycloneive_lcell_comb \main_reg|regFile[9][29]~feeder (
// Equation(s):
// \main_reg|regFile[9][29]~feeder_combout  = \main_reg|regFile~96_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~96_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[9][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[9][29]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[9][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N23
dffeas \main_reg|regFile[9][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[9][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[9][29] .is_wysiwyg = "true";
defparam \main_reg|regFile[9][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y34_N25
dffeas \main_reg|regFile[8][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[8][29] .is_wysiwyg = "true";
defparam \main_reg|regFile[8][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N24
cycloneive_lcell_comb \main_reg|regFile~72 (
// Equation(s):
// \main_reg|regFile~72_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & (\main_reg|regFile[9][29]~q )) # (!\reg_store_addr[0]~5_combout  & 
// ((\main_reg|regFile[8][29]~q )))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[9][29]~q ),
	.datac(\main_reg|regFile[8][29]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~72_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~72 .lut_mask = 16'hEE50;
defparam \main_reg|regFile~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N4
cycloneive_lcell_comb \main_reg|regFile~73 (
// Equation(s):
// \main_reg|regFile~73_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~72_combout  & (\main_reg|regFile[11][29]~q )) # (!\main_reg|regFile~72_combout  & ((\main_reg|regFile[10][29]~q ))))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~72_combout ))))

	.dataa(\main_reg|regFile[11][29]~q ),
	.datab(\main_reg|regFile[10][29]~q ),
	.datac(\reg_store_addr[1]~4_combout ),
	.datad(\main_reg|regFile~72_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~73_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~73 .lut_mask = 16'hAFC0;
defparam \main_reg|regFile~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N30
cycloneive_lcell_comb \main_reg|regFile~81 (
// Equation(s):
// \main_reg|regFile~81_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~78_combout  & (\main_reg|regFile~80_combout )) # (!\main_reg|regFile~78_combout  & ((\main_reg|regFile~73_combout ))))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~78_combout ))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|regFile~80_combout ),
	.datac(\main_reg|regFile~78_combout ),
	.datad(\main_reg|regFile~73_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~81_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~81 .lut_mask = 16'hDAD0;
defparam \main_reg|regFile~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N10
cycloneive_lcell_comb \main_reg|rf_out1~105 (
// Equation(s):
// \main_reg|rf_out1~105_combout  = (\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout ) # ((\main_reg|regFile[26][29]~q )))) # (!\reg_read_addr1[3]~3_combout  & (!\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[18][29]~q )))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[18][29]~q ),
	.datad(\main_reg|regFile[26][29]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~105_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~105 .lut_mask = 16'hBA98;
defparam \main_reg|rf_out1~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N14
cycloneive_lcell_comb \main_reg|rf_out1~106 (
// Equation(s):
// \main_reg|rf_out1~106_combout  = (\main_reg|rf_out1~105_combout  & ((\main_reg|regFile[30][29]~q ) # ((!\reg_read_addr1[2]~2_combout )))) # (!\main_reg|rf_out1~105_combout  & (((\main_reg|regFile[22][29]~q  & \reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|rf_out1~105_combout ),
	.datab(\main_reg|regFile[30][29]~q ),
	.datac(\main_reg|regFile[22][29]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~106_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~106 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out1~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N6
cycloneive_lcell_comb \main_reg|rf_out1~107 (
// Equation(s):
// \main_reg|rf_out1~107_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|regFile[21][29]~q ) # ((\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & (((\main_reg|regFile[17][29]~q  & !\reg_read_addr1[3]~3_combout ))))

	.dataa(\main_reg|regFile[21][29]~q ),
	.datab(\main_reg|regFile[17][29]~q ),
	.datac(\reg_read_addr1[2]~2_combout ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~107_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~107 .lut_mask = 16'hF0AC;
defparam \main_reg|rf_out1~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N12
cycloneive_lcell_comb \main_reg|rf_out1~108 (
// Equation(s):
// \main_reg|rf_out1~108_combout  = (\main_reg|rf_out1~107_combout  & (((\main_reg|regFile[29][29]~q ) # (!\reg_read_addr1[3]~3_combout )))) # (!\main_reg|rf_out1~107_combout  & (\main_reg|regFile[25][29]~q  & ((\reg_read_addr1[3]~3_combout ))))

	.dataa(\main_reg|rf_out1~107_combout ),
	.datab(\main_reg|regFile[25][29]~q ),
	.datac(\main_reg|regFile[29][29]~q ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~108_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~108 .lut_mask = 16'hE4AA;
defparam \main_reg|rf_out1~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N4
cycloneive_lcell_comb \main_reg|rf_out1~109 (
// Equation(s):
// \main_reg|rf_out1~109_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[24][29]~q ) # ((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (((\main_reg|regFile[16][29]~q  & !\reg_read_addr1[2]~2_combout ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|regFile[24][29]~q ),
	.datac(\main_reg|regFile[16][29]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~109_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~109 .lut_mask = 16'hAAD8;
defparam \main_reg|rf_out1~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N0
cycloneive_lcell_comb \main_reg|rf_out1~110 (
// Equation(s):
// \main_reg|rf_out1~110_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~109_combout  & ((\main_reg|regFile[28][29]~q ))) # (!\main_reg|rf_out1~109_combout  & (\main_reg|regFile[20][29]~q )))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~109_combout ))))

	.dataa(\main_reg|regFile[20][29]~q ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[28][29]~q ),
	.datad(\main_reg|rf_out1~109_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~110_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~110 .lut_mask = 16'hF388;
defparam \main_reg|rf_out1~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N14
cycloneive_lcell_comb \main_reg|rf_out1~111 (
// Equation(s):
// \main_reg|rf_out1~111_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~108_combout ) # ((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & (((!\reg_read_addr1[1]~4_combout  & \main_reg|rf_out1~110_combout ))))

	.dataa(\main_reg|rf_out1~108_combout ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\reg_read_addr1[1]~4_combout ),
	.datad(\main_reg|rf_out1~110_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~111_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~111 .lut_mask = 16'hCBC8;
defparam \main_reg|rf_out1~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N10
cycloneive_lcell_comb \main_reg|rf_out1~112 (
// Equation(s):
// \main_reg|rf_out1~112_combout  = (\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout ) # ((\main_reg|regFile[23][29]~q )))) # (!\reg_read_addr1[2]~2_combout  & (!\reg_read_addr1[3]~3_combout  & (\main_reg|regFile[19][29]~q )))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[19][29]~q ),
	.datad(\main_reg|regFile[23][29]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~112_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~112 .lut_mask = 16'hBA98;
defparam \main_reg|rf_out1~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N16
cycloneive_lcell_comb \main_reg|rf_out1~113 (
// Equation(s):
// \main_reg|rf_out1~113_combout  = (\main_reg|rf_out1~112_combout  & (((\main_reg|regFile[31][29]~q )) # (!\reg_read_addr1[3]~3_combout ))) # (!\main_reg|rf_out1~112_combout  & (\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[27][29]~q ))))

	.dataa(\main_reg|rf_out1~112_combout ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[31][29]~q ),
	.datad(\main_reg|regFile[27][29]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~113_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~113 .lut_mask = 16'hE6A2;
defparam \main_reg|rf_out1~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N24
cycloneive_lcell_comb \main_reg|rf_out1~114 (
// Equation(s):
// \main_reg|rf_out1~114_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~111_combout  & ((\main_reg|rf_out1~113_combout ))) # (!\main_reg|rf_out1~111_combout  & (\main_reg|rf_out1~106_combout )))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~111_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|rf_out1~106_combout ),
	.datac(\main_reg|rf_out1~111_combout ),
	.datad(\main_reg|rf_out1~113_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~114_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~114 .lut_mask = 16'hF858;
defparam \main_reg|rf_out1~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N26
cycloneive_lcell_comb \main_reg|rf_out1~122 (
// Equation(s):
// \main_reg|rf_out1~122_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & (\main_reg|regFile[14][29]~q )) # (!\reg_read_addr1[1]~4_combout  & 
// ((\main_reg|regFile[12][29]~q )))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[14][29]~q ),
	.datac(\main_reg|regFile[12][29]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~122_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~122 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out1~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N22
cycloneive_lcell_comb \main_reg|rf_out1~123 (
// Equation(s):
// \main_reg|rf_out1~123_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~122_combout  & (\main_reg|regFile[15][29]~q )) # (!\main_reg|rf_out1~122_combout  & ((\main_reg|regFile[13][29]~q ))))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~122_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[15][29]~q ),
	.datac(\main_reg|regFile[13][29]~q ),
	.datad(\main_reg|rf_out1~122_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~123_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~123 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N4
cycloneive_lcell_comb \main_reg|rf_out1~115 (
// Equation(s):
// \main_reg|rf_out1~115_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & ((\main_reg|regFile[9][29]~q ))) # (!\reg_read_addr1[0]~5_combout  & 
// (\main_reg|regFile[8][29]~q ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[8][29]~q ),
	.datac(\main_reg|regFile[9][29]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~115_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~115 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out1~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N16
cycloneive_lcell_comb \main_reg|rf_out1~116 (
// Equation(s):
// \main_reg|rf_out1~116_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~115_combout  & ((\main_reg|regFile[11][29]~q ))) # (!\main_reg|rf_out1~115_combout  & (\main_reg|regFile[10][29]~q )))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~115_combout ))))

	.dataa(\main_reg|regFile[10][29]~q ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|rf_out1~115_combout ),
	.datad(\main_reg|regFile[11][29]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~116_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~116 .lut_mask = 16'hF838;
defparam \main_reg|rf_out1~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N12
cycloneive_lcell_comb \main_reg|rf_out1~117 (
// Equation(s):
// \main_reg|rf_out1~117_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout ) # (\main_reg|regFile[6][29]~q )))) # (!\reg_read_addr1[1]~4_combout  & (\main_reg|regFile[4][29]~q  & (!\reg_read_addr1[0]~5_combout )))

	.dataa(\main_reg|regFile[4][29]~q ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\reg_read_addr1[0]~5_combout ),
	.datad(\main_reg|regFile[6][29]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~117_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~117 .lut_mask = 16'hCEC2;
defparam \main_reg|rf_out1~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N4
cycloneive_lcell_comb \main_reg|rf_out1~118 (
// Equation(s):
// \main_reg|rf_out1~118_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~117_combout  & (\main_reg|regFile[7][29]~q )) # (!\main_reg|rf_out1~117_combout  & ((\main_reg|regFile[5][29]~q ))))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~117_combout ))))

	.dataa(\main_reg|regFile[7][29]~q ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|regFile[5][29]~q ),
	.datad(\main_reg|rf_out1~117_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~118_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~118 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out1~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N12
cycloneive_lcell_comb \main_reg|rf_out1~119 (
// Equation(s):
// \main_reg|rf_out1~119_combout  = (\reg_read_addr1[1]~4_combout  & (\reg_read_addr1[0]~5_combout )) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[1][29]~q )) # (!\reg_read_addr1[0]~5_combout  & 
// ((\main_reg|regFile[0][29]~q )))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|regFile[1][29]~q ),
	.datad(\main_reg|regFile[0][29]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~119_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~119 .lut_mask = 16'hD9C8;
defparam \main_reg|rf_out1~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N30
cycloneive_lcell_comb \main_reg|rf_out1~120 (
// Equation(s):
// \main_reg|rf_out1~120_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~119_combout  & ((\main_reg|regFile[3][29]~q ))) # (!\main_reg|rf_out1~119_combout  & (\main_reg|regFile[2][29]~q )))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~119_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[2][29]~q ),
	.datac(\main_reg|regFile[3][29]~q ),
	.datad(\main_reg|rf_out1~119_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~120_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~120 .lut_mask = 16'hF588;
defparam \main_reg|rf_out1~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N20
cycloneive_lcell_comb \main_reg|rf_out1~121 (
// Equation(s):
// \main_reg|rf_out1~121_combout  = (\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout ) # ((\main_reg|rf_out1~118_combout )))) # (!\reg_read_addr1[2]~2_combout  & (!\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~120_combout ))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|rf_out1~118_combout ),
	.datad(\main_reg|rf_out1~120_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~121_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~121 .lut_mask = 16'hB9A8;
defparam \main_reg|rf_out1~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N18
cycloneive_lcell_comb \main_reg|rf_out1~124 (
// Equation(s):
// \main_reg|rf_out1~124_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~121_combout  & (\main_reg|rf_out1~123_combout )) # (!\main_reg|rf_out1~121_combout  & ((\main_reg|rf_out1~116_combout ))))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~121_combout ))))

	.dataa(\main_reg|rf_out1~123_combout ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|rf_out1~116_combout ),
	.datad(\main_reg|rf_out1~121_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~124_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~124 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out1~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N22
cycloneive_lcell_comb \main_reg|rf_out1~707 (
// Equation(s):
// \main_reg|rf_out1~707_combout  = (\my_program|altsyncram_component|auto_generated|q_a [19] & ((\reg_read_addr1[4]~1_combout  & (\main_reg|rf_out1~114_combout )) # (!\reg_read_addr1[4]~1_combout  & ((\main_reg|rf_out1~124_combout ))))) # 
// (!\my_program|altsyncram_component|auto_generated|q_a [19] & (((\main_reg|rf_out1~124_combout ))))

	.dataa(\main_reg|rf_out1~114_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.datac(\reg_read_addr1[4]~1_combout ),
	.datad(\main_reg|rf_out1~124_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~707_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~707 .lut_mask = 16'hBF80;
defparam \main_reg|rf_out1~707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N23
dffeas \main_reg|rf_out1[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out1~707_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out1[29] .is_wysiwyg = "true";
defparam \main_reg|rf_out1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N28
cycloneive_lcell_comb \main_reg|regFile~84 (
// Equation(s):
// \main_reg|regFile~84_combout  = (\main_reg|regFile~83_combout  & (((\main_reg|rf_out1 [29] & \main_reg|regFile~82_combout )))) # (!\main_reg|regFile~83_combout  & ((\main_reg|regFile~81_combout ) # ((!\main_reg|regFile~82_combout ))))

	.dataa(\main_reg|regFile~81_combout ),
	.datab(\main_reg|regFile~83_combout ),
	.datac(\main_reg|rf_out1 [29]),
	.datad(\main_reg|regFile~82_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~84_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~84 .lut_mask = 16'hE233;
defparam \main_reg|regFile~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N0
cycloneive_lcell_comb \main_reg|regFile~49 (
// Equation(s):
// \main_reg|regFile~49_combout  = (\Equal2~0_combout  & ((\alu|Mux30~27_combout ) # (!\main_reg|regFile~48_combout )))

	.dataa(\Equal2~0_combout ),
	.datab(gnd),
	.datac(\alu|Mux30~27_combout ),
	.datad(\main_reg|regFile~48_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~49_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~49 .lut_mask = 16'hA0AA;
defparam \main_reg|regFile~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N16
cycloneive_lcell_comb \mem_data_in[31]~4 (
// Equation(s):
// \mem_data_in[31]~4_combout  = (\main_reg|rf_out2 [31] & \Equal8~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|rf_out2 [31]),
	.datad(\Equal8~0_combout ),
	.cin(gnd),
	.combout(\mem_data_in[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem_data_in[31]~4 .lut_mask = 16'hF000;
defparam \mem_data_in[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \main_memory|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\Equal8~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\mem_data_in[31]~4_combout ,\mem_data_in[30]~5_combout ,\mem_data_in[29]~6_combout ,\mem_data_in[28]~7_combout ,\mem_data_in[27]~8_combout ,\mem_data_in[26]~9_combout ,\mem_data_in[25]~10_combout ,\mem_data_in[24]~11_combout ,
\mem_data_in[23]~12_combout ,\mem_data_in[22]~13_combout ,\mem_data_in[3]~3_combout ,\mem_data_in[2]~2_combout ,\mem_data_in[1]~1_combout ,\mem_data_in[0]~0_combout }),
	.portaaddr({\mem_addr[7]~16_combout ,\mem_addr[6]~20_combout ,\mem_addr[5]~19_combout ,\mem_addr[4]~18_combout ,\mem_addr[3]~14_combout ,\mem_addr[2]~13_combout ,\mem_addr[1]~12_combout ,\mem_addr[0]~11_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\main_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .init_file = "main_memory.mif";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "main_memory:main_memory|altsyncram:altsyncram_component|altsyncram_fpi1:auto_generated|ALTSYNCRAM";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N8
cycloneive_lcell_comb \reg_data_in_prot[30]~8 (
// Equation(s):
// \reg_data_in_prot[30]~8_combout  = (\alu_in1[31]~4_combout  & (\Equal7~1_combout  & ((\main_memory|altsyncram_component|auto_generated|q_a [30])))) # (!\alu_in1[31]~4_combout  & (((\instr[30]~1_combout ))))

	.dataa(\alu_in1[31]~4_combout ),
	.datab(\Equal7~1_combout ),
	.datac(\instr[30]~1_combout ),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\reg_data_in_prot[30]~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in_prot[30]~8 .lut_mask = 16'hD850;
defparam \reg_data_in_prot[30]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N12
cycloneive_lcell_comb \main_reg|regFile~47 (
// Equation(s):
// \main_reg|regFile~47_combout  = ((\always0~6_combout ) # ((!\Equal2~0_combout  & \reg_data_in_prot[30]~8_combout ))) # (!\always0~2_combout )

	.dataa(\Equal2~0_combout ),
	.datab(\reg_data_in_prot[30]~8_combout ),
	.datac(\always0~2_combout ),
	.datad(\always0~6_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~47_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~47 .lut_mask = 16'hFF4F;
defparam \main_reg|regFile~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N22
cycloneive_lcell_comb \main_reg|regFile[6][30]~feeder (
// Equation(s):
// \main_reg|regFile[6][30]~feeder_combout  = \main_reg|regFile~1026_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~1026_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[6][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[6][30]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[6][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N23
dffeas \main_reg|regFile[6][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[6][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[6][30] .is_wysiwyg = "true";
defparam \main_reg|regFile[6][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N20
cycloneive_lcell_comb \main_reg|regFile[7][30]~feeder (
// Equation(s):
// \main_reg|regFile[7][30]~feeder_combout  = \main_reg|regFile~1026_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~1026_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[7][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[7][30]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[7][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N21
dffeas \main_reg|regFile[7][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[7][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[7][30] .is_wysiwyg = "true";
defparam \main_reg|regFile[7][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N18
cycloneive_lcell_comb \main_reg|regFile[4][30]~feeder (
// Equation(s):
// \main_reg|regFile[4][30]~feeder_combout  = \main_reg|regFile~1026_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~1026_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[4][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[4][30]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[4][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y40_N19
dffeas \main_reg|regFile[4][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[4][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[4][30] .is_wysiwyg = "true";
defparam \main_reg|regFile[4][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y40_N17
dffeas \main_reg|regFile[5][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1026_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[5][30] .is_wysiwyg = "true";
defparam \main_reg|regFile[5][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N2
cycloneive_lcell_comb \main_reg|rf_out1~95 (
// Equation(s):
// \main_reg|rf_out1~95_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & ((\main_reg|regFile[5][30]~q ))) # (!\reg_read_addr1[0]~5_combout  & 
// (\main_reg|regFile[4][30]~q ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[4][30]~q ),
	.datac(\main_reg|regFile[5][30]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~95_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~95 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out1~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N28
cycloneive_lcell_comb \main_reg|rf_out1~96 (
// Equation(s):
// \main_reg|rf_out1~96_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~95_combout  & ((\main_reg|regFile[7][30]~q ))) # (!\main_reg|rf_out1~95_combout  & (\main_reg|regFile[6][30]~q )))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~95_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[6][30]~q ),
	.datac(\main_reg|regFile[7][30]~q ),
	.datad(\main_reg|rf_out1~95_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~96_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~96 .lut_mask = 16'hF588;
defparam \main_reg|rf_out1~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N25
dffeas \main_reg|regFile[15][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile~1026_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[15][30] .is_wysiwyg = "true";
defparam \main_reg|regFile[15][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N20
cycloneive_lcell_comb \main_reg|regFile[14][30]~feeder (
// Equation(s):
// \main_reg|regFile[14][30]~feeder_combout  = \main_reg|regFile~1026_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~1026_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[14][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[14][30]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[14][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N21
dffeas \main_reg|regFile[14][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[14][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[14][30] .is_wysiwyg = "true";
defparam \main_reg|regFile[14][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N30
cycloneive_lcell_comb \main_reg|regFile[12][30]~feeder (
// Equation(s):
// \main_reg|regFile[12][30]~feeder_combout  = \main_reg|regFile~1026_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~1026_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[12][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[12][30]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[12][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N31
dffeas \main_reg|regFile[12][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[12][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[12][30] .is_wysiwyg = "true";
defparam \main_reg|regFile[12][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y32_N21
dffeas \main_reg|regFile[13][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1026_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[13][30] .is_wysiwyg = "true";
defparam \main_reg|regFile[13][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N24
cycloneive_lcell_comb \main_reg|rf_out1~102 (
// Equation(s):
// \main_reg|rf_out1~102_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & ((\main_reg|regFile[13][30]~q ))) # (!\reg_read_addr1[0]~5_combout  & 
// (\main_reg|regFile[12][30]~q ))))

	.dataa(\main_reg|regFile[12][30]~q ),
	.datab(\main_reg|regFile[13][30]~q ),
	.datac(\reg_read_addr1[1]~4_combout ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~102_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~102 .lut_mask = 16'hFC0A;
defparam \main_reg|rf_out1~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N18
cycloneive_lcell_comb \main_reg|rf_out1~103 (
// Equation(s):
// \main_reg|rf_out1~103_combout  = (\main_reg|rf_out1~102_combout  & ((\main_reg|regFile[15][30]~q ) # ((!\reg_read_addr1[1]~4_combout )))) # (!\main_reg|rf_out1~102_combout  & (((\main_reg|regFile[14][30]~q  & \reg_read_addr1[1]~4_combout ))))

	.dataa(\main_reg|regFile[15][30]~q ),
	.datab(\main_reg|regFile[14][30]~q ),
	.datac(\main_reg|rf_out1~102_combout ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~103_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~103 .lut_mask = 16'hACF0;
defparam \main_reg|rf_out1~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N14
cycloneive_lcell_comb \main_reg|regFile[1][30]~feeder (
// Equation(s):
// \main_reg|regFile[1][30]~feeder_combout  = \main_reg|regFile~1026_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~1026_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[1][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[1][30]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[1][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y35_N15
dffeas \main_reg|regFile[1][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[1][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[1][30] .is_wysiwyg = "true";
defparam \main_reg|regFile[1][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y34_N31
dffeas \main_reg|regFile[0][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1026_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[0][30] .is_wysiwyg = "true";
defparam \main_reg|regFile[0][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y34_N17
dffeas \main_reg|regFile[2][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1026_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[2][30] .is_wysiwyg = "true";
defparam \main_reg|regFile[2][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N16
cycloneive_lcell_comb \main_reg|rf_out1~99 (
// Equation(s):
// \main_reg|rf_out1~99_combout  = (\reg_read_addr1[1]~4_combout  & (((\main_reg|regFile[2][30]~q ) # (\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & (\main_reg|regFile[0][30]~q  & ((!\reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|regFile[0][30]~q ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|regFile[2][30]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~99_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~99 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out1~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N30
cycloneive_lcell_comb \main_reg|rf_out1~100 (
// Equation(s):
// \main_reg|rf_out1~100_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~99_combout  & (\main_reg|regFile[3][30]~q )) # (!\main_reg|rf_out1~99_combout  & ((\main_reg|regFile[1][30]~q ))))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~99_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[3][30]~q ),
	.datac(\main_reg|regFile[1][30]~q ),
	.datad(\main_reg|rf_out1~99_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~100_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~100 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N24
cycloneive_lcell_comb \main_reg|regFile[9][30]~feeder (
// Equation(s):
// \main_reg|regFile[9][30]~feeder_combout  = \main_reg|regFile~1026_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~1026_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[9][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[9][30]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[9][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N25
dffeas \main_reg|regFile[9][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[9][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[9][30] .is_wysiwyg = "true";
defparam \main_reg|regFile[9][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y41_N15
dffeas \main_reg|regFile[11][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1026_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[11][30] .is_wysiwyg = "true";
defparam \main_reg|regFile[11][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y34_N29
dffeas \main_reg|regFile[8][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1026_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[8][30] .is_wysiwyg = "true";
defparam \main_reg|regFile[8][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y34_N15
dffeas \main_reg|regFile[10][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1026_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[10][30] .is_wysiwyg = "true";
defparam \main_reg|regFile[10][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N14
cycloneive_lcell_comb \main_reg|rf_out1~97 (
// Equation(s):
// \main_reg|rf_out1~97_combout  = (\reg_read_addr1[1]~4_combout  & (((\main_reg|regFile[10][30]~q ) # (\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & (\main_reg|regFile[8][30]~q  & ((!\reg_read_addr1[0]~5_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[8][30]~q ),
	.datac(\main_reg|regFile[10][30]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~97_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~97 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out1~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N14
cycloneive_lcell_comb \main_reg|rf_out1~98 (
// Equation(s):
// \main_reg|rf_out1~98_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~97_combout  & ((\main_reg|regFile[11][30]~q ))) # (!\main_reg|rf_out1~97_combout  & (\main_reg|regFile[9][30]~q )))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~97_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[9][30]~q ),
	.datac(\main_reg|regFile[11][30]~q ),
	.datad(\main_reg|rf_out1~97_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~98_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~98 .lut_mask = 16'hF588;
defparam \main_reg|rf_out1~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N18
cycloneive_lcell_comb \main_reg|rf_out1~101 (
// Equation(s):
// \main_reg|rf_out1~101_combout  = (\reg_read_addr1[2]~2_combout  & (\reg_read_addr1[3]~3_combout )) # (!\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~98_combout ))) # (!\reg_read_addr1[3]~3_combout  & 
// (\main_reg|rf_out1~100_combout ))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|rf_out1~100_combout ),
	.datad(\main_reg|rf_out1~98_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~101_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~101 .lut_mask = 16'hDC98;
defparam \main_reg|rf_out1~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N16
cycloneive_lcell_comb \main_reg|rf_out1~104 (
// Equation(s):
// \main_reg|rf_out1~104_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~101_combout  & ((\main_reg|rf_out1~103_combout ))) # (!\main_reg|rf_out1~101_combout  & (\main_reg|rf_out1~96_combout )))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~101_combout ))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\main_reg|rf_out1~96_combout ),
	.datac(\main_reg|rf_out1~103_combout ),
	.datad(\main_reg|rf_out1~101_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~104_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~104 .lut_mask = 16'hF588;
defparam \main_reg|rf_out1~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N31
dffeas \main_reg|regFile[19][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1026_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[19][30] .is_wysiwyg = "true";
defparam \main_reg|regFile[19][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N29
dffeas \main_reg|regFile[27][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1026_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[27][30] .is_wysiwyg = "true";
defparam \main_reg|regFile[27][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N28
cycloneive_lcell_comb \main_reg|rf_out1~92 (
// Equation(s):
// \main_reg|rf_out1~92_combout  = (\reg_read_addr1[2]~2_combout  & (((\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[27][30]~q ))) # (!\reg_read_addr1[3]~3_combout  & 
// (\main_reg|regFile[19][30]~q ))))

	.dataa(\main_reg|regFile[19][30]~q ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[27][30]~q ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~92_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~92 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out1~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N24
cycloneive_lcell_comb \main_reg|regFile[31][30]~feeder (
// Equation(s):
// \main_reg|regFile[31][30]~feeder_combout  = \main_reg|regFile~1026_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~1026_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[31][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[31][30]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[31][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N25
dffeas \main_reg|regFile[31][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[31][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[31][30] .is_wysiwyg = "true";
defparam \main_reg|regFile[31][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N16
cycloneive_lcell_comb \main_reg|regFile[23][30]~feeder (
// Equation(s):
// \main_reg|regFile[23][30]~feeder_combout  = \main_reg|regFile~1026_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~1026_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[23][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[23][30]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[23][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N17
dffeas \main_reg|regFile[23][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[23][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[23][30] .is_wysiwyg = "true";
defparam \main_reg|regFile[23][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N26
cycloneive_lcell_comb \main_reg|rf_out1~93 (
// Equation(s):
// \main_reg|rf_out1~93_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~92_combout  & (\main_reg|regFile[31][30]~q )) # (!\main_reg|rf_out1~92_combout  & ((\main_reg|regFile[23][30]~q ))))) # (!\reg_read_addr1[2]~2_combout  & 
// (\main_reg|rf_out1~92_combout ))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\main_reg|rf_out1~92_combout ),
	.datac(\main_reg|regFile[31][30]~q ),
	.datad(\main_reg|regFile[23][30]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~93_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~93 .lut_mask = 16'hE6C4;
defparam \main_reg|rf_out1~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y39_N25
dffeas \main_reg|regFile[29][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1026_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[29][30] .is_wysiwyg = "true";
defparam \main_reg|regFile[29][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y39_N19
dffeas \main_reg|regFile[25][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1026_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[25][30] .is_wysiwyg = "true";
defparam \main_reg|regFile[25][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y39_N27
dffeas \main_reg|regFile[17][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1026_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[17][30] .is_wysiwyg = "true";
defparam \main_reg|regFile[17][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N26
cycloneive_lcell_comb \main_reg|rf_out1~85 (
// Equation(s):
// \main_reg|rf_out1~85_combout  = (\reg_read_addr1[2]~2_combout  & (((\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout  & (\main_reg|regFile[25][30]~q )) # (!\reg_read_addr1[3]~3_combout  & 
// ((\main_reg|regFile[17][30]~q )))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\main_reg|regFile[25][30]~q ),
	.datac(\main_reg|regFile[17][30]~q ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~85_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~85 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out1~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N16
cycloneive_lcell_comb \main_reg|regFile[21][30]~feeder (
// Equation(s):
// \main_reg|regFile[21][30]~feeder_combout  = \main_reg|regFile~1026_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~1026_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[21][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[21][30]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[21][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N17
dffeas \main_reg|regFile[21][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[21][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[21][30] .is_wysiwyg = "true";
defparam \main_reg|regFile[21][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N12
cycloneive_lcell_comb \main_reg|rf_out1~86 (
// Equation(s):
// \main_reg|rf_out1~86_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~85_combout  & (\main_reg|regFile[29][30]~q )) # (!\main_reg|rf_out1~85_combout  & ((\main_reg|regFile[21][30]~q ))))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~85_combout ))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\main_reg|regFile[29][30]~q ),
	.datac(\main_reg|rf_out1~85_combout ),
	.datad(\main_reg|regFile[21][30]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~86_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~86 .lut_mask = 16'hDAD0;
defparam \main_reg|rf_out1~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N20
cycloneive_lcell_comb \main_reg|regFile[24][30]~feeder (
// Equation(s):
// \main_reg|regFile[24][30]~feeder_combout  = \main_reg|regFile~1026_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~1026_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[24][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[24][30]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[24][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y38_N21
dffeas \main_reg|regFile[24][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[24][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[24][30] .is_wysiwyg = "true";
defparam \main_reg|regFile[24][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N20
cycloneive_lcell_comb \main_reg|regFile[28][30]~feeder (
// Equation(s):
// \main_reg|regFile[28][30]~feeder_combout  = \main_reg|regFile~1026_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~1026_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[28][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[28][30]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[28][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y38_N21
dffeas \main_reg|regFile[28][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[28][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[28][30] .is_wysiwyg = "true";
defparam \main_reg|regFile[28][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y38_N27
dffeas \main_reg|regFile[20][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1026_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[20][30] .is_wysiwyg = "true";
defparam \main_reg|regFile[20][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N28
cycloneive_lcell_comb \main_reg|regFile[16][30]~feeder (
// Equation(s):
// \main_reg|regFile[16][30]~feeder_combout  = \main_reg|regFile~1026_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~1026_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[16][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[16][30]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[16][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y38_N29
dffeas \main_reg|regFile[16][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[16][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[16][30] .is_wysiwyg = "true";
defparam \main_reg|regFile[16][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N26
cycloneive_lcell_comb \main_reg|rf_out1~89 (
// Equation(s):
// \main_reg|rf_out1~89_combout  = (\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout ) # ((\main_reg|regFile[20][30]~q )))) # (!\reg_read_addr1[2]~2_combout  & (!\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[16][30]~q ))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[20][30]~q ),
	.datad(\main_reg|regFile[16][30]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~89_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~89 .lut_mask = 16'hB9A8;
defparam \main_reg|rf_out1~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N22
cycloneive_lcell_comb \main_reg|rf_out1~90 (
// Equation(s):
// \main_reg|rf_out1~90_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~89_combout  & ((\main_reg|regFile[28][30]~q ))) # (!\main_reg|rf_out1~89_combout  & (\main_reg|regFile[24][30]~q )))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~89_combout ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|regFile[24][30]~q ),
	.datac(\main_reg|regFile[28][30]~q ),
	.datad(\main_reg|rf_out1~89_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~90_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~90 .lut_mask = 16'hF588;
defparam \main_reg|rf_out1~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y38_N5
dffeas \main_reg|regFile[26][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1026_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[26][30] .is_wysiwyg = "true";
defparam \main_reg|regFile[26][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y42_N9
dffeas \main_reg|regFile[22][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1026_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[22][30] .is_wysiwyg = "true";
defparam \main_reg|regFile[22][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y38_N27
dffeas \main_reg|regFile[18][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1026_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[18][30] .is_wysiwyg = "true";
defparam \main_reg|regFile[18][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N26
cycloneive_lcell_comb \main_reg|rf_out1~87 (
// Equation(s):
// \main_reg|rf_out1~87_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[22][30]~q )) # (!\reg_read_addr1[2]~2_combout  & 
// ((\main_reg|regFile[18][30]~q )))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|regFile[22][30]~q ),
	.datac(\main_reg|regFile[18][30]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~87_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~87 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out1~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N31
dffeas \main_reg|regFile[30][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1026_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[30][30] .is_wysiwyg = "true";
defparam \main_reg|regFile[30][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N30
cycloneive_lcell_comb \main_reg|rf_out1~88 (
// Equation(s):
// \main_reg|rf_out1~88_combout  = (\main_reg|rf_out1~87_combout  & (((\main_reg|regFile[30][30]~q ) # (!\reg_read_addr1[3]~3_combout )))) # (!\main_reg|rf_out1~87_combout  & (\main_reg|regFile[26][30]~q  & ((\reg_read_addr1[3]~3_combout ))))

	.dataa(\main_reg|regFile[26][30]~q ),
	.datab(\main_reg|rf_out1~87_combout ),
	.datac(\main_reg|regFile[30][30]~q ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~88_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~88 .lut_mask = 16'hE2CC;
defparam \main_reg|rf_out1~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N24
cycloneive_lcell_comb \main_reg|rf_out1~91 (
// Equation(s):
// \main_reg|rf_out1~91_combout  = (\reg_read_addr1[1]~4_combout  & (((\main_reg|rf_out1~88_combout ) # (\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & (\main_reg|rf_out1~90_combout  & ((!\reg_read_addr1[0]~5_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|rf_out1~90_combout ),
	.datac(\main_reg|rf_out1~88_combout ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~91_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~91 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out1~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N4
cycloneive_lcell_comb \main_reg|rf_out1~94 (
// Equation(s):
// \main_reg|rf_out1~94_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~91_combout  & (\main_reg|rf_out1~93_combout )) # (!\main_reg|rf_out1~91_combout  & ((\main_reg|rf_out1~86_combout ))))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~91_combout ))))

	.dataa(\main_reg|rf_out1~93_combout ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|rf_out1~86_combout ),
	.datad(\main_reg|rf_out1~91_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~94_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~94 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out1~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N8
cycloneive_lcell_comb \main_reg|rf_out1~706 (
// Equation(s):
// \main_reg|rf_out1~706_combout  = (\reg_read_addr1[4]~1_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [19] & ((\main_reg|rf_out1~94_combout ))) # (!\my_program|altsyncram_component|auto_generated|q_a [19] & (\main_reg|rf_out1~104_combout 
// )))) # (!\reg_read_addr1[4]~1_combout  & (((\main_reg|rf_out1~104_combout ))))

	.dataa(\reg_read_addr1[4]~1_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.datac(\main_reg|rf_out1~104_combout ),
	.datad(\main_reg|rf_out1~94_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~706_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~706 .lut_mask = 16'hF870;
defparam \main_reg|rf_out1~706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N9
dffeas \main_reg|rf_out1[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out1~706_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out1[30] .is_wysiwyg = "true";
defparam \main_reg|rf_out1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N22
cycloneive_lcell_comb \main_reg|regFile~44 (
// Equation(s):
// \main_reg|regFile~44_combout  = (\always0~2_combout  & ((\Equal2~0_combout ) # ((\reg_data_in_prot[30]~8_combout )))) # (!\always0~2_combout  & (((\main_reg|rf_out2 [30]))))

	.dataa(\Equal2~0_combout ),
	.datab(\main_reg|rf_out2 [30]),
	.datac(\reg_data_in_prot[30]~8_combout ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~44_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~44 .lut_mask = 16'hFACC;
defparam \main_reg|regFile~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N2
cycloneive_lcell_comb \main_reg|regFile~45 (
// Equation(s):
// \main_reg|regFile~45_combout  = (\main_reg|regFile~35_combout  & ((\always0~6_combout  & (\main_reg|rf_out1 [30])) # (!\always0~6_combout  & ((\main_reg|regFile~44_combout )))))

	.dataa(\main_reg|rf_out1 [30]),
	.datab(\main_reg|regFile~35_combout ),
	.datac(\main_reg|regFile~44_combout ),
	.datad(\always0~6_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~45_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~45 .lut_mask = 16'h88C0;
defparam \main_reg|regFile~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N16
cycloneive_lcell_comb \main_reg|Mux1~17 (
// Equation(s):
// \main_reg|Mux1~17_combout  = (\reg_store_addr[0]~5_combout  & (((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout  & (\main_reg|regFile[14][30]~q )) # (!\reg_store_addr[1]~4_combout  & 
// ((\main_reg|regFile[12][30]~q )))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[14][30]~q ),
	.datac(\main_reg|regFile[12][30]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux1~17 .lut_mask = 16'hEE50;
defparam \main_reg|Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N20
cycloneive_lcell_comb \main_reg|Mux1~18 (
// Equation(s):
// \main_reg|Mux1~18_combout  = (\main_reg|Mux1~17_combout  & ((\main_reg|regFile[15][30]~q ) # ((!\reg_store_addr[0]~5_combout )))) # (!\main_reg|Mux1~17_combout  & (((\main_reg|regFile[13][30]~q  & \reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile[15][30]~q ),
	.datab(\main_reg|Mux1~17_combout ),
	.datac(\main_reg|regFile[13][30]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux1~18_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux1~18 .lut_mask = 16'hB8CC;
defparam \main_reg|Mux1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N30
cycloneive_lcell_comb \main_reg|Mux1~14 (
// Equation(s):
// \main_reg|Mux1~14_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & (\main_reg|regFile[1][30]~q )) # (!\reg_store_addr[0]~5_combout  & 
// ((\main_reg|regFile[0][30]~q )))))

	.dataa(\main_reg|regFile[1][30]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[0][30]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux1~14 .lut_mask = 16'hEE30;
defparam \main_reg|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N4
cycloneive_lcell_comb \main_reg|Mux1~15 (
// Equation(s):
// \main_reg|Mux1~15_combout  = (\main_reg|Mux1~14_combout  & (((\main_reg|regFile[3][30]~q ) # (!\reg_store_addr[1]~4_combout )))) # (!\main_reg|Mux1~14_combout  & (\main_reg|regFile[2][30]~q  & ((\reg_store_addr[1]~4_combout ))))

	.dataa(\main_reg|Mux1~14_combout ),
	.datab(\main_reg|regFile[2][30]~q ),
	.datac(\main_reg|regFile[3][30]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux1~15 .lut_mask = 16'hE4AA;
defparam \main_reg|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N12
cycloneive_lcell_comb \main_reg|Mux1~12 (
// Equation(s):
// \main_reg|Mux1~12_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile[6][30]~q ) # ((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (((\main_reg|regFile[4][30]~q  & !\reg_store_addr[0]~5_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[6][30]~q ),
	.datac(\main_reg|regFile[4][30]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux1~12 .lut_mask = 16'hAAD8;
defparam \main_reg|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N6
cycloneive_lcell_comb \main_reg|Mux1~13 (
// Equation(s):
// \main_reg|Mux1~13_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|Mux1~12_combout  & (\main_reg|regFile[7][30]~q )) # (!\main_reg|Mux1~12_combout  & ((\main_reg|regFile[5][30]~q ))))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|Mux1~12_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[7][30]~q ),
	.datac(\main_reg|regFile[5][30]~q ),
	.datad(\main_reg|Mux1~12_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux1~13 .lut_mask = 16'hDDA0;
defparam \main_reg|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N30
cycloneive_lcell_comb \main_reg|Mux1~16 (
// Equation(s):
// \main_reg|Mux1~16_combout  = (\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout ) # ((\main_reg|Mux1~13_combout )))) # (!\reg_store_addr[2]~2_combout  & (!\reg_store_addr[3]~1_combout  & (\main_reg|Mux1~15_combout )))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|Mux1~15_combout ),
	.datad(\main_reg|Mux1~13_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux1~16 .lut_mask = 16'hBA98;
defparam \main_reg|Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N28
cycloneive_lcell_comb \main_reg|Mux1~10 (
// Equation(s):
// \main_reg|Mux1~10_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile[9][30]~q ) # ((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & (((\main_reg|regFile[8][30]~q  & !\reg_store_addr[1]~4_combout ))))

	.dataa(\main_reg|regFile[9][30]~q ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile[8][30]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux1~10 .lut_mask = 16'hCCB8;
defparam \main_reg|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N26
cycloneive_lcell_comb \main_reg|Mux1~11 (
// Equation(s):
// \main_reg|Mux1~11_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|Mux1~10_combout  & (\main_reg|regFile[11][30]~q )) # (!\main_reg|Mux1~10_combout  & ((\main_reg|regFile[10][30]~q ))))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|Mux1~10_combout ))))

	.dataa(\main_reg|regFile[11][30]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[10][30]~q ),
	.datad(\main_reg|Mux1~10_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux1~11 .lut_mask = 16'hBBC0;
defparam \main_reg|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N2
cycloneive_lcell_comb \main_reg|Mux1~19 (
// Equation(s):
// \main_reg|Mux1~19_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|Mux1~16_combout  & (\main_reg|Mux1~18_combout )) # (!\main_reg|Mux1~16_combout  & ((\main_reg|Mux1~11_combout ))))) # (!\reg_store_addr[3]~1_combout  & (((\main_reg|Mux1~16_combout 
// ))))

	.dataa(\main_reg|Mux1~18_combout ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|Mux1~16_combout ),
	.datad(\main_reg|Mux1~11_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux1~19_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux1~19 .lut_mask = 16'hBCB0;
defparam \main_reg|Mux1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N30
cycloneive_lcell_comb \main_reg|Mux1~4 (
// Equation(s):
// \main_reg|Mux1~4_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[24][30]~q ) # ((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & (((\main_reg|regFile[16][30]~q  & !\reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile[24][30]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[16][30]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux1~4 .lut_mask = 16'hCCB8;
defparam \main_reg|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N12
cycloneive_lcell_comb \main_reg|Mux1~5 (
// Equation(s):
// \main_reg|Mux1~5_combout  = (\main_reg|Mux1~4_combout  & (((\main_reg|regFile[28][30]~q ) # (!\reg_store_addr[2]~2_combout )))) # (!\main_reg|Mux1~4_combout  & (\main_reg|regFile[20][30]~q  & ((\reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile[20][30]~q ),
	.datab(\main_reg|regFile[28][30]~q ),
	.datac(\main_reg|Mux1~4_combout ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux1~5 .lut_mask = 16'hCAF0;
defparam \main_reg|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N10
cycloneive_lcell_comb \main_reg|Mux1~2 (
// Equation(s):
// \main_reg|Mux1~2_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile[21][30]~q ) # ((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & (((\main_reg|regFile[17][30]~q  & !\reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile[21][30]~q ),
	.datab(\main_reg|regFile[17][30]~q ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux1~2 .lut_mask = 16'hF0AC;
defparam \main_reg|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N24
cycloneive_lcell_comb \main_reg|Mux1~3 (
// Equation(s):
// \main_reg|Mux1~3_combout  = (\main_reg|Mux1~2_combout  & (((\main_reg|regFile[29][30]~q ) # (!\reg_store_addr[3]~1_combout )))) # (!\main_reg|Mux1~2_combout  & (\main_reg|regFile[25][30]~q  & ((\reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|Mux1~2_combout ),
	.datab(\main_reg|regFile[25][30]~q ),
	.datac(\main_reg|regFile[29][30]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux1~3 .lut_mask = 16'hE4AA;
defparam \main_reg|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N14
cycloneive_lcell_comb \main_reg|Mux1~6 (
// Equation(s):
// \main_reg|Mux1~6_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & ((\main_reg|Mux1~3_combout ))) # (!\reg_store_addr[0]~5_combout  & 
// (\main_reg|Mux1~5_combout ))))

	.dataa(\main_reg|Mux1~5_combout ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\reg_store_addr[0]~5_combout ),
	.datad(\main_reg|Mux1~3_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux1~6 .lut_mask = 16'hF2C2;
defparam \main_reg|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N30
cycloneive_lcell_comb \main_reg|Mux1~7 (
// Equation(s):
// \main_reg|Mux1~7_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & (\main_reg|regFile[23][30]~q )) # (!\reg_store_addr[2]~2_combout  & 
// ((\main_reg|regFile[19][30]~q )))))

	.dataa(\main_reg|regFile[23][30]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[19][30]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux1~7 .lut_mask = 16'hEE30;
defparam \main_reg|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N0
cycloneive_lcell_comb \main_reg|Mux1~8 (
// Equation(s):
// \main_reg|Mux1~8_combout  = (\main_reg|Mux1~7_combout  & ((\main_reg|regFile[31][30]~q ) # ((!\reg_store_addr[3]~1_combout )))) # (!\main_reg|Mux1~7_combout  & (((\main_reg|regFile[27][30]~q  & \reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|Mux1~7_combout ),
	.datab(\main_reg|regFile[31][30]~q ),
	.datac(\main_reg|regFile[27][30]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux1~8 .lut_mask = 16'hD8AA;
defparam \main_reg|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N4
cycloneive_lcell_comb \main_reg|Mux1~0 (
// Equation(s):
// \main_reg|Mux1~0_combout  = (\reg_store_addr[3]~1_combout  & (((\main_reg|regFile[26][30]~q ) # (\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & (\main_reg|regFile[18][30]~q  & ((!\reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile[18][30]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[26][30]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux1~0 .lut_mask = 16'hCCE2;
defparam \main_reg|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N18
cycloneive_lcell_comb \main_reg|Mux1~1 (
// Equation(s):
// \main_reg|Mux1~1_combout  = (\main_reg|Mux1~0_combout  & ((\main_reg|regFile[30][30]~q ) # ((!\reg_store_addr[2]~2_combout )))) # (!\main_reg|Mux1~0_combout  & (((\main_reg|regFile[22][30]~q  & \reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile[30][30]~q ),
	.datab(\main_reg|Mux1~0_combout ),
	.datac(\main_reg|regFile[22][30]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux1~1 .lut_mask = 16'hB8CC;
defparam \main_reg|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N28
cycloneive_lcell_comb \main_reg|Mux1~9 (
// Equation(s):
// \main_reg|Mux1~9_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|Mux1~6_combout  & (\main_reg|Mux1~8_combout )) # (!\main_reg|Mux1~6_combout  & ((\main_reg|Mux1~1_combout ))))) # (!\reg_store_addr[1]~4_combout  & (\main_reg|Mux1~6_combout ))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|Mux1~6_combout ),
	.datac(\main_reg|Mux1~8_combout ),
	.datad(\main_reg|Mux1~1_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux1~9 .lut_mask = 16'hE6C4;
defparam \main_reg|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N24
cycloneive_lcell_comb \main_reg|regFile~46 (
// Equation(s):
// \main_reg|regFile~46_combout  = (!\wen_prot~q  & ((\reg_store_addr[4]~3_combout  & ((\main_reg|Mux1~9_combout ))) # (!\reg_store_addr[4]~3_combout  & (\main_reg|Mux1~19_combout ))))

	.dataa(\wen_prot~q ),
	.datab(\reg_store_addr[4]~3_combout ),
	.datac(\main_reg|Mux1~19_combout ),
	.datad(\main_reg|Mux1~9_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~46_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~46 .lut_mask = 16'h5410;
defparam \main_reg|regFile~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N6
cycloneive_lcell_comb \alu_in1[30]~7 (
// Equation(s):
// \alu_in1[30]~7_combout  = (!\alu_in1[31]~5_combout  & (\main_reg|rf_out1 [30] & (\alu_in1[31]~4_combout  & \reg_data_in~2_combout )))

	.dataa(\alu_in1[31]~5_combout ),
	.datab(\main_reg|rf_out1 [30]),
	.datac(\alu_in1[31]~4_combout ),
	.datad(\reg_data_in~2_combout ),
	.cin(gnd),
	.combout(\alu_in1[30]~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1[30]~7 .lut_mask = 16'h4000;
defparam \alu_in1[30]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N24
cycloneive_lcell_comb \alu_in2[29]~10 (
// Equation(s):
// \alu_in2[29]~10_combout  = (\my_program|altsyncram_component|auto_generated|q_a [5] & (\Equal7~0_combout  & (\my_program|altsyncram_component|auto_generated|q_a [6] $ (\my_program|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datad(\Equal7~0_combout ),
	.cin(gnd),
	.combout(\alu_in2[29]~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[29]~10 .lut_mask = 16'h6000;
defparam \alu_in2[29]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N16
cycloneive_lcell_comb \alu_in2[30]~12 (
// Equation(s):
// \alu_in2[30]~12_combout  = (\main_reg|rf_out2 [30] & \alu_in2[29]~10_combout )

	.dataa(\main_reg|rf_out2 [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu_in2[29]~10_combout ),
	.cin(gnd),
	.combout(\alu_in2[30]~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[30]~12 .lut_mask = 16'hAA00;
defparam \alu_in2[30]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N22
cycloneive_lcell_comb \reg_data_in_prot[30]~6 (
// Equation(s):
// \reg_data_in_prot[30]~6_combout  = (\reg_data_in_prot~2_combout  & ((\alu_ctrl~21_combout  & (\alu_in1[30]~7_combout  & \alu_in2[30]~12_combout )) # (!\alu_ctrl~21_combout  & ((\alu_in1[30]~7_combout ) # (\alu_in2[30]~12_combout )))))

	.dataa(\alu_ctrl~21_combout ),
	.datab(\alu_in1[30]~7_combout ),
	.datac(\reg_data_in_prot~2_combout ),
	.datad(\alu_in2[30]~12_combout ),
	.cin(gnd),
	.combout(\reg_data_in_prot[30]~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in_prot[30]~6 .lut_mask = 16'hD040;
defparam \reg_data_in_prot[30]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N8
cycloneive_lcell_comb \alu|Mux31~1 (
// Equation(s):
// \alu|Mux31~1_combout  = (\alu_ctrl~20_combout  & (\alu_ctrl~21_combout  $ (!\alu_ctrl~22_combout )))

	.dataa(\alu_ctrl~20_combout ),
	.datab(\alu_ctrl~21_combout ),
	.datac(gnd),
	.datad(\alu_ctrl~22_combout ),
	.cin(gnd),
	.combout(\alu|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux31~1 .lut_mask = 16'h8822;
defparam \alu|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N0
cycloneive_lcell_comb \alu|ShiftLeft0~5 (
// Equation(s):
// \alu|ShiftLeft0~5_combout  = (!\alu_in2[4]~52_combout  & !\alu|ShiftRight0~38_combout )

	.dataa(\alu_in2[4]~52_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|ShiftRight0~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~5 .lut_mask = 16'h0055;
defparam \alu|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N20
cycloneive_lcell_comb \alu_in2[0]~54 (
// Equation(s):
// \alu_in2[0]~54_combout  = \my_program|altsyncram_component|auto_generated|q_a [4] $ (\my_program|altsyncram_component|auto_generated|q_a [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\alu_in2[0]~54_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[0]~54 .lut_mask = 16'h0FF0;
defparam \alu_in2[0]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N12
cycloneive_lcell_comb \alu_in2[0]~66 (
// Equation(s):
// \alu_in2[0]~66_combout  = (\my_program|altsyncram_component|auto_generated|q_a [5] & ((\alu_in2[0]~54_combout  & (\main_reg|rf_out2 [0])) # (!\alu_in2[0]~54_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [7])))))

	.dataa(\main_reg|rf_out2 [0]),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [7]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datad(\alu_in2[0]~54_combout ),
	.cin(gnd),
	.combout(\alu_in2[0]~66_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[0]~66 .lut_mask = 16'hA0C0;
defparam \alu_in2[0]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N16
cycloneive_lcell_comb \alu_in2[0]~67 (
// Equation(s):
// \alu_in2[0]~67_combout  = (\alu_in2[0]~66_combout ) # ((\instr[20]~10_combout  & !\my_program|altsyncram_component|auto_generated|q_a [5]))

	.dataa(\instr[20]~10_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(\alu_in2[0]~66_combout ),
	.cin(gnd),
	.combout(\alu_in2[0]~67_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[0]~67 .lut_mask = 16'hFF22;
defparam \alu_in2[0]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N6
cycloneive_lcell_comb \alu_in2[1]~68 (
// Equation(s):
// \alu_in2[1]~68_combout  = (\my_program|altsyncram_component|auto_generated|q_a [5] & ((\alu_in2[0]~54_combout  & (\main_reg|rf_out2 [1])) # (!\alu_in2[0]~54_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [8])))))

	.dataa(\main_reg|rf_out2 [1]),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [8]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datad(\alu_in2[0]~54_combout ),
	.cin(gnd),
	.combout(\alu_in2[1]~68_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[1]~68 .lut_mask = 16'hA0C0;
defparam \alu_in2[1]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N6
cycloneive_lcell_comb \alu_in2[2]~64 (
// Equation(s):
// \alu_in2[2]~64_combout  = (\my_program|altsyncram_component|auto_generated|q_a [5] & ((\alu_in2[0]~54_combout  & (\main_reg|rf_out2 [2])) # (!\alu_in2[0]~54_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [9])))))

	.dataa(\main_reg|rf_out2 [2]),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [9]),
	.datad(\alu_in2[0]~54_combout ),
	.cin(gnd),
	.combout(\alu_in2[2]~64_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[2]~64 .lut_mask = 16'h88C0;
defparam \alu_in2[2]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N28
cycloneive_lcell_comb \alu_in2[2]~65 (
// Equation(s):
// \alu_in2[2]~65_combout  = (\alu_in2[2]~64_combout ) # ((!\my_program|altsyncram_component|auto_generated|q_a [5] & \instr[22]~8_combout ))

	.dataa(gnd),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datac(\instr[22]~8_combout ),
	.datad(\alu_in2[2]~64_combout ),
	.cin(gnd),
	.combout(\alu_in2[2]~65_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[2]~65 .lut_mask = 16'hFF30;
defparam \alu_in2[2]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N18
cycloneive_lcell_comb \alu|ShiftRight0~75 (
// Equation(s):
// \alu|ShiftRight0~75_combout  = (!\alu_in2[1]~68_combout  & (!\alu_in2[2]~65_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [5]) # (!\instr[21]~9_combout ))))

	.dataa(\alu_in2[1]~68_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datac(\alu_in2[2]~65_combout ),
	.datad(\instr[21]~9_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~75_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~75 .lut_mask = 16'h0405;
defparam \alu|ShiftRight0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N4
cycloneive_lcell_comb \alu_in2[3]~53 (
// Equation(s):
// \alu_in2[3]~53_combout  = (!\my_program|altsyncram_component|auto_generated|q_a [5] & ((\custom_in~input_o  & (\SW[3]~input_o )) # (!\custom_in~input_o  & ((\my_program|altsyncram_component|auto_generated|q_a [23])))))

	.dataa(\SW[3]~input_o ),
	.datab(\custom_in~input_o ),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\alu_in2[3]~53_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[3]~53 .lut_mask = 16'h0B08;
defparam \alu_in2[3]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N8
cycloneive_lcell_comb \alu_in2[3]~59 (
// Equation(s):
// \alu_in2[3]~59_combout  = (\my_program|altsyncram_component|auto_generated|q_a [5] & ((\alu_in2[0]~54_combout  & ((\main_reg|rf_out2 [3]))) # (!\alu_in2[0]~54_combout  & (\my_program|altsyncram_component|auto_generated|q_a [10]))))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [10]),
	.datab(\main_reg|rf_out2 [3]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datad(\alu_in2[0]~54_combout ),
	.cin(gnd),
	.combout(\alu_in2[3]~59_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[3]~59 .lut_mask = 16'hC0A0;
defparam \alu_in2[3]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N14
cycloneive_lcell_comb \alu_in2[3]~70 (
// Equation(s):
// \alu_in2[3]~70_combout  = (\alu_in2[3]~53_combout ) # (\alu_in2[3]~59_combout )

	.dataa(gnd),
	.datab(\alu_in2[3]~53_combout ),
	.datac(\alu_in2[3]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_in2[3]~70_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[3]~70 .lut_mask = 16'hFCFC;
defparam \alu_in2[3]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N10
cycloneive_lcell_comb \alu|ShiftRight0~90 (
// Equation(s):
// \alu|ShiftRight0~90_combout  = (\alu_in2[4]~50_combout  & ((\alu_in2[0]~67_combout ) # ((\alu_in2[3]~70_combout ) # (!\alu|ShiftRight0~75_combout ))))

	.dataa(\alu_in2[0]~67_combout ),
	.datab(\alu|ShiftRight0~75_combout ),
	.datac(\alu_in2[3]~70_combout ),
	.datad(\alu_in2[4]~50_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~90_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~90 .lut_mask = 16'hFB00;
defparam \alu|ShiftRight0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N4
cycloneive_lcell_comb \alu|Mux2~0 (
// Equation(s):
// \alu|Mux2~0_combout  = (\alu|ShiftLeft0~5_combout  & ((\alu|ShiftRight0~90_combout  & (\main_reg|rf_out1 [31])) # (!\alu|ShiftRight0~90_combout  & ((\main_reg|rf_out1 [30]))))) # (!\alu|ShiftLeft0~5_combout  & (\main_reg|rf_out1 [31]))

	.dataa(\main_reg|rf_out1 [31]),
	.datab(\main_reg|rf_out1 [30]),
	.datac(\alu|ShiftLeft0~5_combout ),
	.datad(\alu|ShiftRight0~90_combout ),
	.cin(gnd),
	.combout(\alu|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux2~0 .lut_mask = 16'hAACA;
defparam \alu|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N4
cycloneive_lcell_comb \alu_in2[29]~13 (
// Equation(s):
// \alu_in2[29]~13_combout  = (\main_reg|rf_out2 [29] & \alu_in2[29]~10_combout )

	.dataa(\main_reg|rf_out2 [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu_in2[29]~10_combout ),
	.cin(gnd),
	.combout(\alu_in2[29]~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[29]~13 .lut_mask = 16'hAA00;
defparam \alu_in2[29]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N12
cycloneive_lcell_comb \alu_in1[29]~8 (
// Equation(s):
// \alu_in1[29]~8_combout  = (!\alu_in1[31]~5_combout  & (\main_reg|rf_out1 [29] & (\alu_in1[31]~4_combout  & \reg_data_in~2_combout )))

	.dataa(\alu_in1[31]~5_combout ),
	.datab(\main_reg|rf_out1 [29]),
	.datac(\alu_in1[31]~4_combout ),
	.datad(\reg_data_in~2_combout ),
	.cin(gnd),
	.combout(\alu_in1[29]~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1[29]~8 .lut_mask = 16'h4000;
defparam \alu_in1[29]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N14
cycloneive_lcell_comb \alu_in1[28]~9 (
// Equation(s):
// \alu_in1[28]~9_combout  = (\main_reg|rf_out1 [28] & (\alu_in1[31]~4_combout  & (!\alu_in1[31]~5_combout  & \reg_data_in~2_combout )))

	.dataa(\main_reg|rf_out1 [28]),
	.datab(\alu_in1[31]~4_combout ),
	.datac(\alu_in1[31]~5_combout ),
	.datad(\reg_data_in~2_combout ),
	.cin(gnd),
	.combout(\alu_in1[28]~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1[28]~9 .lut_mask = 16'h0800;
defparam \alu_in1[28]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N4
cycloneive_lcell_comb \alu_in2[28]~14 (
// Equation(s):
// \alu_in2[28]~14_combout  = (\main_reg|rf_out2 [28] & \alu_in2[29]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|rf_out2 [28]),
	.datad(\alu_in2[29]~10_combout ),
	.cin(gnd),
	.combout(\alu_in2[28]~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[28]~14 .lut_mask = 16'hF000;
defparam \alu_in2[28]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N24
cycloneive_lcell_comb \alu_in1[27]~10 (
// Equation(s):
// \alu_in1[27]~10_combout  = (\main_reg|rf_out1 [27] & (!\alu_in1[31]~5_combout  & (\reg_data_in~2_combout  & \alu_in1[31]~4_combout )))

	.dataa(\main_reg|rf_out1 [27]),
	.datab(\alu_in1[31]~5_combout ),
	.datac(\reg_data_in~2_combout ),
	.datad(\alu_in1[31]~4_combout ),
	.cin(gnd),
	.combout(\alu_in1[27]~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1[27]~10 .lut_mask = 16'h2000;
defparam \alu_in1[27]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N20
cycloneive_lcell_comb \alu_in2[27]~15 (
// Equation(s):
// \alu_in2[27]~15_combout  = (\main_reg|rf_out2 [27] & \alu_in2[29]~10_combout )

	.dataa(gnd),
	.datab(\main_reg|rf_out2 [27]),
	.datac(gnd),
	.datad(\alu_in2[29]~10_combout ),
	.cin(gnd),
	.combout(\alu_in2[27]~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[27]~15 .lut_mask = 16'hCC00;
defparam \alu_in2[27]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N24
cycloneive_lcell_comb \alu_in1[26]~11 (
// Equation(s):
// \alu_in1[26]~11_combout  = (\main_reg|rf_out1 [26] & (\alu_in1[31]~4_combout  & (!\alu_in1[31]~5_combout  & \reg_data_in~2_combout )))

	.dataa(\main_reg|rf_out1 [26]),
	.datab(\alu_in1[31]~4_combout ),
	.datac(\alu_in1[31]~5_combout ),
	.datad(\reg_data_in~2_combout ),
	.cin(gnd),
	.combout(\alu_in1[26]~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1[26]~11 .lut_mask = 16'h0800;
defparam \alu_in1[26]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N8
cycloneive_lcell_comb \alu_in2[26]~16 (
// Equation(s):
// \alu_in2[26]~16_combout  = (\main_reg|rf_out2 [26] & \alu_in2[29]~10_combout )

	.dataa(\main_reg|rf_out2 [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu_in2[29]~10_combout ),
	.cin(gnd),
	.combout(\alu_in2[26]~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[26]~16 .lut_mask = 16'hAA00;
defparam \alu_in2[26]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N2
cycloneive_lcell_comb \alu_in2[25]~17 (
// Equation(s):
// \alu_in2[25]~17_combout  = (\main_reg|rf_out2 [25] & \alu_in2[29]~10_combout )

	.dataa(\main_reg|rf_out2 [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu_in2[29]~10_combout ),
	.cin(gnd),
	.combout(\alu_in2[25]~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[25]~17 .lut_mask = 16'hAA00;
defparam \alu_in2[25]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N2
cycloneive_lcell_comb \alu_in1[25]~12 (
// Equation(s):
// \alu_in1[25]~12_combout  = (\main_reg|rf_out1 [25] & (!\alu_in1[31]~5_combout  & (\reg_data_in~2_combout  & \alu_in1[31]~4_combout )))

	.dataa(\main_reg|rf_out1 [25]),
	.datab(\alu_in1[31]~5_combout ),
	.datac(\reg_data_in~2_combout ),
	.datad(\alu_in1[31]~4_combout ),
	.cin(gnd),
	.combout(\alu_in1[25]~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1[25]~12 .lut_mask = 16'h2000;
defparam \alu_in1[25]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N16
cycloneive_lcell_comb \alu_in2[24]~18 (
// Equation(s):
// \alu_in2[24]~18_combout  = (\main_reg|rf_out2 [24] & \alu_in2[29]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|rf_out2 [24]),
	.datad(\alu_in2[29]~10_combout ),
	.cin(gnd),
	.combout(\alu_in2[24]~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[24]~18 .lut_mask = 16'hF000;
defparam \alu_in2[24]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N16
cycloneive_lcell_comb \alu_in1[24]~13 (
// Equation(s):
// \alu_in1[24]~13_combout  = (\main_reg|rf_out1 [24] & (!\alu_in1[31]~5_combout  & (\reg_data_in~2_combout  & \alu_in1[31]~4_combout )))

	.dataa(\main_reg|rf_out1 [24]),
	.datab(\alu_in1[31]~5_combout ),
	.datac(\reg_data_in~2_combout ),
	.datad(\alu_in1[31]~4_combout ),
	.cin(gnd),
	.combout(\alu_in1[24]~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1[24]~13 .lut_mask = 16'h2000;
defparam \alu_in1[24]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N22
cycloneive_lcell_comb \alu_in2[23]~19 (
// Equation(s):
// \alu_in2[23]~19_combout  = (\main_reg|rf_out2 [23] & \alu_in2[29]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|rf_out2 [23]),
	.datad(\alu_in2[29]~10_combout ),
	.cin(gnd),
	.combout(\alu_in2[23]~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[23]~19 .lut_mask = 16'hF000;
defparam \alu_in2[23]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N26
cycloneive_lcell_comb \alu_in1[23]~14 (
// Equation(s):
// \alu_in1[23]~14_combout  = (\main_reg|rf_out1 [23] & (!\alu_in1[31]~5_combout  & (\reg_data_in~2_combout  & \alu_in1[31]~4_combout )))

	.dataa(\main_reg|rf_out1 [23]),
	.datab(\alu_in1[31]~5_combout ),
	.datac(\reg_data_in~2_combout ),
	.datad(\alu_in1[31]~4_combout ),
	.cin(gnd),
	.combout(\alu_in1[23]~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1[23]~14 .lut_mask = 16'h2000;
defparam \alu_in1[23]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N24
cycloneive_lcell_comb \alu_in2[22]~20 (
// Equation(s):
// \alu_in2[22]~20_combout  = (\main_reg|rf_out2 [22] & \alu_in2[29]~10_combout )

	.dataa(gnd),
	.datab(\main_reg|rf_out2 [22]),
	.datac(\alu_in2[29]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_in2[22]~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[22]~20 .lut_mask = 16'hC0C0;
defparam \alu_in2[22]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N22
cycloneive_lcell_comb \alu_in1[22]~15 (
// Equation(s):
// \alu_in1[22]~15_combout  = (\main_reg|rf_out1 [22] & (!\alu_in1[31]~5_combout  & (\reg_data_in~2_combout  & \alu_in1[31]~4_combout )))

	.dataa(\main_reg|rf_out1 [22]),
	.datab(\alu_in1[31]~5_combout ),
	.datac(\reg_data_in~2_combout ),
	.datad(\alu_in1[31]~4_combout ),
	.cin(gnd),
	.combout(\alu_in1[22]~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1[22]~15 .lut_mask = 16'h2000;
defparam \alu_in1[22]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N22
cycloneive_lcell_comb \main_reg|regFile[14][21]~feeder (
// Equation(s):
// \main_reg|regFile[14][21]~feeder_combout  = \main_reg|regFile~408_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~408_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[14][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[14][21]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[14][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N23
dffeas \main_reg|regFile[14][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[14][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[14][21] .is_wysiwyg = "true";
defparam \main_reg|regFile[14][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N13
dffeas \main_reg|regFile[15][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile~408_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[15][21] .is_wysiwyg = "true";
defparam \main_reg|regFile[15][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y40_N9
dffeas \main_reg|regFile[13][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~408_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[13][21] .is_wysiwyg = "true";
defparam \main_reg|regFile[13][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y40_N19
dffeas \main_reg|regFile[12][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~408_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[12][21] .is_wysiwyg = "true";
defparam \main_reg|regFile[12][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N4
cycloneive_lcell_comb \main_reg|regFile~391 (
// Equation(s):
// \main_reg|regFile~391_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile[13][21]~q ) # ((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & (((\main_reg|regFile[12][21]~q  & !\reg_store_addr[1]~4_combout ))))

	.dataa(\main_reg|regFile[13][21]~q ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile[12][21]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~391_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~391 .lut_mask = 16'hCCB8;
defparam \main_reg|regFile~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N0
cycloneive_lcell_comb \main_reg|regFile~392 (
// Equation(s):
// \main_reg|regFile~392_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~391_combout  & ((\main_reg|regFile[15][21]~q ))) # (!\main_reg|regFile~391_combout  & (\main_reg|regFile[14][21]~q )))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~391_combout ))))

	.dataa(\main_reg|regFile[14][21]~q ),
	.datab(\main_reg|regFile[15][21]~q ),
	.datac(\reg_store_addr[1]~4_combout ),
	.datad(\main_reg|regFile~391_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~392_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~392 .lut_mask = 16'hCFA0;
defparam \main_reg|regFile~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y41_N1
dffeas \main_reg|regFile[9][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~408_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[9][21] .is_wysiwyg = "true";
defparam \main_reg|regFile[9][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N8
cycloneive_lcell_comb \main_reg|regFile[11][21]~feeder (
// Equation(s):
// \main_reg|regFile[11][21]~feeder_combout  = \main_reg|regFile~408_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~408_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[11][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[11][21]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[11][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N9
dffeas \main_reg|regFile[11][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[11][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[11][21] .is_wysiwyg = "true";
defparam \main_reg|regFile[11][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N10
cycloneive_lcell_comb \main_reg|regFile[8][21]~feeder (
// Equation(s):
// \main_reg|regFile[8][21]~feeder_combout  = \main_reg|regFile~408_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~408_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[8][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[8][21]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[8][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N11
dffeas \main_reg|regFile[8][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[8][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[8][21] .is_wysiwyg = "true";
defparam \main_reg|regFile[8][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N20
cycloneive_lcell_comb \main_reg|regFile~386 (
// Equation(s):
// \main_reg|regFile~386_combout  = (\reg_store_addr[1]~4_combout  & (((\main_reg|regFile[10][21]~q ) # (\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (\main_reg|regFile[8][21]~q  & ((!\reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile[8][21]~q ),
	.datab(\main_reg|regFile[10][21]~q ),
	.datac(\reg_store_addr[1]~4_combout ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~386_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~386 .lut_mask = 16'hF0CA;
defparam \main_reg|regFile~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N30
cycloneive_lcell_comb \main_reg|regFile~387 (
// Equation(s):
// \main_reg|regFile~387_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~386_combout  & ((\main_reg|regFile[11][21]~q ))) # (!\main_reg|regFile~386_combout  & (\main_reg|regFile[9][21]~q )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~386_combout ))))

	.dataa(\main_reg|regFile[9][21]~q ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile[11][21]~q ),
	.datad(\main_reg|regFile~386_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~387_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~387 .lut_mask = 16'hF388;
defparam \main_reg|regFile~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N17
dffeas \main_reg|regFile[1][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~408_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[1][21] .is_wysiwyg = "true";
defparam \main_reg|regFile[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N19
dffeas \main_reg|regFile[3][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~408_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[3][21] .is_wysiwyg = "true";
defparam \main_reg|regFile[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N9
dffeas \main_reg|regFile[2][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~408_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[2][21] .is_wysiwyg = "true";
defparam \main_reg|regFile[2][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y33_N3
dffeas \main_reg|regFile[0][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~408_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[0][21] .is_wysiwyg = "true";
defparam \main_reg|regFile[0][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N2
cycloneive_lcell_comb \main_reg|regFile~388 (
// Equation(s):
// \main_reg|regFile~388_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile[2][21]~q ) # ((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (((\main_reg|regFile[0][21]~q  & !\reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile[2][21]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[0][21]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~388_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~388 .lut_mask = 16'hCCB8;
defparam \main_reg|regFile~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N18
cycloneive_lcell_comb \main_reg|regFile~389 (
// Equation(s):
// \main_reg|regFile~389_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~388_combout  & ((\main_reg|regFile[3][21]~q ))) # (!\main_reg|regFile~388_combout  & (\main_reg|regFile[1][21]~q )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~388_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[1][21]~q ),
	.datac(\main_reg|regFile[3][21]~q ),
	.datad(\main_reg|regFile~388_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~389_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~389 .lut_mask = 16'hF588;
defparam \main_reg|regFile~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N8
cycloneive_lcell_comb \main_reg|regFile~390 (
// Equation(s):
// \main_reg|regFile~390_combout  = (\reg_store_addr[2]~2_combout  & (\reg_store_addr[3]~1_combout )) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & (\main_reg|regFile~387_combout )) # (!\reg_store_addr[3]~1_combout  & 
// ((\main_reg|regFile~389_combout )))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile~387_combout ),
	.datad(\main_reg|regFile~389_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~390_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~390 .lut_mask = 16'hD9C8;
defparam \main_reg|regFile~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N4
cycloneive_lcell_comb \main_reg|regFile[7][21]~feeder (
// Equation(s):
// \main_reg|regFile[7][21]~feeder_combout  = \main_reg|regFile~408_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~408_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[7][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[7][21]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[7][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N5
dffeas \main_reg|regFile[7][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[7][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[7][21] .is_wysiwyg = "true";
defparam \main_reg|regFile[7][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N20
cycloneive_lcell_comb \main_reg|regFile[4][21]~feeder (
// Equation(s):
// \main_reg|regFile[4][21]~feeder_combout  = \main_reg|regFile~408_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~408_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[4][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[4][21]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[4][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N21
dffeas \main_reg|regFile[4][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[4][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[4][21] .is_wysiwyg = "true";
defparam \main_reg|regFile[4][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y44_N5
dffeas \main_reg|regFile[5][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~408_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[5][21] .is_wysiwyg = "true";
defparam \main_reg|regFile[5][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N4
cycloneive_lcell_comb \main_reg|regFile~384 (
// Equation(s):
// \main_reg|regFile~384_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & ((\main_reg|regFile[5][21]~q ))) # (!\reg_store_addr[0]~5_combout  & 
// (\main_reg|regFile[4][21]~q ))))

	.dataa(\main_reg|regFile[4][21]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[5][21]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~384_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~384 .lut_mask = 16'hFC22;
defparam \main_reg|regFile~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y44_N3
dffeas \main_reg|regFile[6][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~408_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[6][21] .is_wysiwyg = "true";
defparam \main_reg|regFile[6][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N12
cycloneive_lcell_comb \main_reg|regFile~385 (
// Equation(s):
// \main_reg|regFile~385_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~384_combout  & (\main_reg|regFile[7][21]~q )) # (!\main_reg|regFile~384_combout  & ((\main_reg|regFile[6][21]~q ))))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~384_combout ))))

	.dataa(\main_reg|regFile[7][21]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile~384_combout ),
	.datad(\main_reg|regFile[6][21]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~385_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~385 .lut_mask = 16'hBCB0;
defparam \main_reg|regFile~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N14
cycloneive_lcell_comb \main_reg|regFile~393 (
// Equation(s):
// \main_reg|regFile~393_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~390_combout  & (\main_reg|regFile~392_combout )) # (!\main_reg|regFile~390_combout  & ((\main_reg|regFile~385_combout ))))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~390_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile~392_combout ),
	.datac(\main_reg|regFile~390_combout ),
	.datad(\main_reg|regFile~385_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~393_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~393 .lut_mask = 16'hDAD0;
defparam \main_reg|regFile~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N25
dffeas \main_reg|regFile[29][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~408_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[29][21] .is_wysiwyg = "true";
defparam \main_reg|regFile[29][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y34_N5
dffeas \main_reg|regFile[21][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~408_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[21][21] .is_wysiwyg = "true";
defparam \main_reg|regFile[21][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N0
cycloneive_lcell_comb \main_reg|regFile[25][21]~feeder (
// Equation(s):
// \main_reg|regFile[25][21]~feeder_combout  = \main_reg|regFile~408_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~408_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[25][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[25][21]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[25][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N1
dffeas \main_reg|regFile[25][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[25][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[25][21] .is_wysiwyg = "true";
defparam \main_reg|regFile[25][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N30
cycloneive_lcell_comb \main_reg|regFile[17][21]~feeder (
// Equation(s):
// \main_reg|regFile[17][21]~feeder_combout  = \main_reg|regFile~408_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~408_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[17][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[17][21]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[17][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N31
dffeas \main_reg|regFile[17][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[17][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[17][21] .is_wysiwyg = "true";
defparam \main_reg|regFile[17][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N28
cycloneive_lcell_comb \main_reg|regFile~374 (
// Equation(s):
// \main_reg|regFile~374_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[25][21]~q ) # ((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & (((\main_reg|regFile[17][21]~q  & !\reg_store_addr[2]~2_combout ))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|regFile[25][21]~q ),
	.datac(\main_reg|regFile[17][21]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~374_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~374 .lut_mask = 16'hAAD8;
defparam \main_reg|regFile~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N30
cycloneive_lcell_comb \main_reg|regFile~375 (
// Equation(s):
// \main_reg|regFile~375_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~374_combout  & (\main_reg|regFile[29][21]~q )) # (!\main_reg|regFile~374_combout  & ((\main_reg|regFile[21][21]~q ))))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~374_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[29][21]~q ),
	.datac(\main_reg|regFile[21][21]~q ),
	.datad(\main_reg|regFile~374_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~375_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~375 .lut_mask = 16'hDDA0;
defparam \main_reg|regFile~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N8
cycloneive_lcell_comb \main_reg|regFile[23][21]~feeder (
// Equation(s):
// \main_reg|regFile[23][21]~feeder_combout  = \main_reg|regFile~408_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~408_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[23][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[23][21]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[23][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N9
dffeas \main_reg|regFile[23][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[23][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[23][21] .is_wysiwyg = "true";
defparam \main_reg|regFile[23][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N8
cycloneive_lcell_comb \main_reg|regFile[31][21]~feeder (
// Equation(s):
// \main_reg|regFile[31][21]~feeder_combout  = \main_reg|regFile~408_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~408_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[31][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[31][21]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[31][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N9
dffeas \main_reg|regFile[31][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[31][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[31][21] .is_wysiwyg = "true";
defparam \main_reg|regFile[31][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N17
dffeas \main_reg|regFile[27][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~408_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[27][21] .is_wysiwyg = "true";
defparam \main_reg|regFile[27][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N11
dffeas \main_reg|regFile[19][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~408_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[19][21] .is_wysiwyg = "true";
defparam \main_reg|regFile[19][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N10
cycloneive_lcell_comb \main_reg|regFile~381 (
// Equation(s):
// \main_reg|regFile~381_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & (\main_reg|regFile[27][21]~q )) # (!\reg_store_addr[3]~1_combout  & 
// ((\main_reg|regFile[19][21]~q )))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[27][21]~q ),
	.datac(\main_reg|regFile[19][21]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~381_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~381 .lut_mask = 16'hEE50;
defparam \main_reg|regFile~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N6
cycloneive_lcell_comb \main_reg|regFile~382 (
// Equation(s):
// \main_reg|regFile~382_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~381_combout  & ((\main_reg|regFile[31][21]~q ))) # (!\main_reg|regFile~381_combout  & (\main_reg|regFile[23][21]~q )))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~381_combout ))))

	.dataa(\main_reg|regFile[23][21]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[31][21]~q ),
	.datad(\main_reg|regFile~381_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~382_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~382 .lut_mask = 16'hF388;
defparam \main_reg|regFile~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y37_N23
dffeas \main_reg|regFile[24][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~408_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[24][21] .is_wysiwyg = "true";
defparam \main_reg|regFile[24][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N24
cycloneive_lcell_comb \main_reg|regFile[28][21]~feeder (
// Equation(s):
// \main_reg|regFile[28][21]~feeder_combout  = \main_reg|regFile~408_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~408_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[28][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[28][21]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[28][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y37_N25
dffeas \main_reg|regFile[28][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[28][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[28][21] .is_wysiwyg = "true";
defparam \main_reg|regFile[28][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N14
cycloneive_lcell_comb \main_reg|regFile[20][21]~feeder (
// Equation(s):
// \main_reg|regFile[20][21]~feeder_combout  = \main_reg|regFile~408_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~408_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[20][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[20][21]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[20][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y37_N15
dffeas \main_reg|regFile[20][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[20][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[20][21] .is_wysiwyg = "true";
defparam \main_reg|regFile[20][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N24
cycloneive_lcell_comb \main_reg|regFile[16][21]~feeder (
// Equation(s):
// \main_reg|regFile[16][21]~feeder_combout  = \main_reg|regFile~408_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~408_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[16][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[16][21]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[16][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y37_N25
dffeas \main_reg|regFile[16][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[16][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[16][21] .is_wysiwyg = "true";
defparam \main_reg|regFile[16][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N20
cycloneive_lcell_comb \main_reg|regFile~378 (
// Equation(s):
// \main_reg|regFile~378_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile[20][21]~q ) # ((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & (((\main_reg|regFile[16][21]~q  & !\reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile[20][21]~q ),
	.datab(\main_reg|regFile[16][21]~q ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~378_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~378 .lut_mask = 16'hF0AC;
defparam \main_reg|regFile~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N10
cycloneive_lcell_comb \main_reg|regFile~379 (
// Equation(s):
// \main_reg|regFile~379_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~378_combout  & ((\main_reg|regFile[28][21]~q ))) # (!\main_reg|regFile~378_combout  & (\main_reg|regFile[24][21]~q )))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~378_combout ))))

	.dataa(\main_reg|regFile[24][21]~q ),
	.datab(\main_reg|regFile[28][21]~q ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\main_reg|regFile~378_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~379_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~379 .lut_mask = 16'hCFA0;
defparam \main_reg|regFile~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N31
dffeas \main_reg|regFile[26][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~408_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[26][21] .is_wysiwyg = "true";
defparam \main_reg|regFile[26][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N18
cycloneive_lcell_comb \main_reg|regFile[30][21]~feeder (
// Equation(s):
// \main_reg|regFile[30][21]~feeder_combout  = \main_reg|regFile~408_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~408_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[30][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[30][21]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[30][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N19
dffeas \main_reg|regFile[30][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[30][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[30][21] .is_wysiwyg = "true";
defparam \main_reg|regFile[30][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N0
cycloneive_lcell_comb \main_reg|regFile[22][21]~feeder (
// Equation(s):
// \main_reg|regFile[22][21]~feeder_combout  = \main_reg|regFile~408_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~408_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[22][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[22][21]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[22][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N1
dffeas \main_reg|regFile[22][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[22][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[22][21] .is_wysiwyg = "true";
defparam \main_reg|regFile[22][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N9
dffeas \main_reg|regFile[18][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~408_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[18][21] .is_wysiwyg = "true";
defparam \main_reg|regFile[18][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N8
cycloneive_lcell_comb \main_reg|regFile~376 (
// Equation(s):
// \main_reg|regFile~376_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & (\main_reg|regFile[22][21]~q )) # (!\reg_store_addr[2]~2_combout  & 
// ((\main_reg|regFile[18][21]~q )))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|regFile[22][21]~q ),
	.datac(\main_reg|regFile[18][21]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~376_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~376 .lut_mask = 16'hEE50;
defparam \main_reg|regFile~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N24
cycloneive_lcell_comb \main_reg|regFile~377 (
// Equation(s):
// \main_reg|regFile~377_combout  = (\main_reg|regFile~376_combout  & (((\main_reg|regFile[30][21]~q ) # (!\reg_store_addr[3]~1_combout )))) # (!\main_reg|regFile~376_combout  & (\main_reg|regFile[26][21]~q  & ((\reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile[26][21]~q ),
	.datab(\main_reg|regFile[30][21]~q ),
	.datac(\main_reg|regFile~376_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~377_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~377 .lut_mask = 16'hCAF0;
defparam \main_reg|regFile~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N24
cycloneive_lcell_comb \main_reg|regFile~380 (
// Equation(s):
// \main_reg|regFile~380_combout  = (\reg_store_addr[0]~5_combout  & (((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~377_combout ))) # (!\reg_store_addr[1]~4_combout  & 
// (\main_reg|regFile~379_combout ))))

	.dataa(\main_reg|regFile~379_combout ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile~377_combout ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~380_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~380 .lut_mask = 16'hFC22;
defparam \main_reg|regFile~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N22
cycloneive_lcell_comb \main_reg|regFile~383 (
// Equation(s):
// \main_reg|regFile~383_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~380_combout  & ((\main_reg|regFile~382_combout ))) # (!\main_reg|regFile~380_combout  & (\main_reg|regFile~375_combout )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~380_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile~375_combout ),
	.datac(\main_reg|regFile~382_combout ),
	.datad(\main_reg|regFile~380_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~383_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~383 .lut_mask = 16'hF588;
defparam \main_reg|regFile~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N8
cycloneive_lcell_comb \main_reg|regFile~394 (
// Equation(s):
// \main_reg|regFile~394_combout  = (!\wen_prot~q  & ((\reg_store_addr[4]~3_combout  & ((\main_reg|regFile~383_combout ))) # (!\reg_store_addr[4]~3_combout  & (\main_reg|regFile~393_combout ))))

	.dataa(\wen_prot~q ),
	.datab(\main_reg|regFile~393_combout ),
	.datac(\main_reg|regFile~383_combout ),
	.datad(\reg_store_addr[4]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~394_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~394 .lut_mask = 16'h5044;
defparam \main_reg|regFile~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N2
cycloneive_lcell_comb \main_reg|rf_out1~275 (
// Equation(s):
// \main_reg|rf_out1~275_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[9][21]~q )) # (!\reg_read_addr1[0]~5_combout  & 
// ((\main_reg|regFile[8][21]~q )))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[9][21]~q ),
	.datac(\main_reg|regFile[8][21]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~275_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~275 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out1~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N14
cycloneive_lcell_comb \main_reg|rf_out1~276 (
// Equation(s):
// \main_reg|rf_out1~276_combout  = (\main_reg|rf_out1~275_combout  & (((\main_reg|regFile[11][21]~q ) # (!\reg_read_addr1[1]~4_combout )))) # (!\main_reg|rf_out1~275_combout  & (\main_reg|regFile[10][21]~q  & (\reg_read_addr1[1]~4_combout )))

	.dataa(\main_reg|rf_out1~275_combout ),
	.datab(\main_reg|regFile[10][21]~q ),
	.datac(\reg_read_addr1[1]~4_combout ),
	.datad(\main_reg|regFile[11][21]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~276_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~276 .lut_mask = 16'hEA4A;
defparam \main_reg|rf_out1~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N18
cycloneive_lcell_comb \main_reg|rf_out1~282 (
// Equation(s):
// \main_reg|rf_out1~282_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[14][21]~q ) # ((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & (((\main_reg|regFile[12][21]~q  & !\reg_read_addr1[0]~5_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[14][21]~q ),
	.datac(\main_reg|regFile[12][21]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~282_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~282 .lut_mask = 16'hAAD8;
defparam \main_reg|rf_out1~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N8
cycloneive_lcell_comb \main_reg|rf_out1~283 (
// Equation(s):
// \main_reg|rf_out1~283_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~282_combout  & (\main_reg|regFile[15][21]~q )) # (!\main_reg|rf_out1~282_combout  & ((\main_reg|regFile[13][21]~q ))))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~282_combout ))))

	.dataa(\main_reg|regFile[15][21]~q ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|regFile[13][21]~q ),
	.datad(\main_reg|rf_out1~282_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~283_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~283 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out1~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N2
cycloneive_lcell_comb \main_reg|rf_out1~277 (
// Equation(s):
// \main_reg|rf_out1~277_combout  = (\reg_read_addr1[1]~4_combout  & (((\main_reg|regFile[6][21]~q ) # (\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & (\main_reg|regFile[4][21]~q  & ((!\reg_read_addr1[0]~5_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[4][21]~q ),
	.datac(\main_reg|regFile[6][21]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~277_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~277 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out1~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N26
cycloneive_lcell_comb \main_reg|rf_out1~278 (
// Equation(s):
// \main_reg|rf_out1~278_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~277_combout  & ((\main_reg|regFile[7][21]~q ))) # (!\main_reg|rf_out1~277_combout  & (\main_reg|regFile[5][21]~q )))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~277_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[5][21]~q ),
	.datac(\main_reg|regFile[7][21]~q ),
	.datad(\main_reg|rf_out1~277_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~278_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~278 .lut_mask = 16'hF588;
defparam \main_reg|rf_out1~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N16
cycloneive_lcell_comb \main_reg|rf_out1~279 (
// Equation(s):
// \main_reg|rf_out1~279_combout  = (\reg_read_addr1[1]~4_combout  & (\reg_read_addr1[0]~5_combout )) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[1][21]~q )) # (!\reg_read_addr1[0]~5_combout  & 
// ((\main_reg|regFile[0][21]~q )))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|regFile[1][21]~q ),
	.datad(\main_reg|regFile[0][21]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~279_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~279 .lut_mask = 16'hD9C8;
defparam \main_reg|rf_out1~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N8
cycloneive_lcell_comb \main_reg|rf_out1~280 (
// Equation(s):
// \main_reg|rf_out1~280_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~279_combout  & (\main_reg|regFile[3][21]~q )) # (!\main_reg|rf_out1~279_combout  & ((\main_reg|regFile[2][21]~q ))))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~279_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[3][21]~q ),
	.datac(\main_reg|regFile[2][21]~q ),
	.datad(\main_reg|rf_out1~279_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~280_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~280 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N28
cycloneive_lcell_comb \main_reg|rf_out1~281 (
// Equation(s):
// \main_reg|rf_out1~281_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & (\main_reg|rf_out1~278_combout )) # (!\reg_read_addr1[2]~2_combout  & 
// ((\main_reg|rf_out1~280_combout )))))

	.dataa(\main_reg|rf_out1~278_combout ),
	.datab(\main_reg|rf_out1~280_combout ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~281_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~281 .lut_mask = 16'hFA0C;
defparam \main_reg|rf_out1~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N6
cycloneive_lcell_comb \main_reg|rf_out1~284 (
// Equation(s):
// \main_reg|rf_out1~284_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~281_combout  & ((\main_reg|rf_out1~283_combout ))) # (!\main_reg|rf_out1~281_combout  & (\main_reg|rf_out1~276_combout )))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~281_combout ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|rf_out1~276_combout ),
	.datac(\main_reg|rf_out1~283_combout ),
	.datad(\main_reg|rf_out1~281_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~284_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~284 .lut_mask = 16'hF588;
defparam \main_reg|rf_out1~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N2
cycloneive_lcell_comb \main_reg|rf_out1~272 (
// Equation(s):
// \main_reg|rf_out1~272_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[23][21]~q )) # (!\reg_read_addr1[2]~2_combout  & 
// ((\main_reg|regFile[19][21]~q )))))

	.dataa(\main_reg|regFile[23][21]~q ),
	.datab(\main_reg|regFile[19][21]~q ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~272_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~272 .lut_mask = 16'hFA0C;
defparam \main_reg|rf_out1~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N16
cycloneive_lcell_comb \main_reg|rf_out1~273 (
// Equation(s):
// \main_reg|rf_out1~273_combout  = (\main_reg|rf_out1~272_combout  & ((\main_reg|regFile[31][21]~q ) # ((!\reg_read_addr1[3]~3_combout )))) # (!\main_reg|rf_out1~272_combout  & (((\main_reg|regFile[27][21]~q  & \reg_read_addr1[3]~3_combout ))))

	.dataa(\main_reg|rf_out1~272_combout ),
	.datab(\main_reg|regFile[31][21]~q ),
	.datac(\main_reg|regFile[27][21]~q ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~273_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~273 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out1~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N22
cycloneive_lcell_comb \main_reg|rf_out1~269 (
// Equation(s):
// \main_reg|rf_out1~269_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[24][21]~q ) # ((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (((\main_reg|regFile[16][21]~q  & !\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[24][21]~q ),
	.datab(\main_reg|regFile[16][21]~q ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~269_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~269 .lut_mask = 16'hF0AC;
defparam \main_reg|rf_out1~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y37_N26
cycloneive_lcell_comb \main_reg|rf_out1~270 (
// Equation(s):
// \main_reg|rf_out1~270_combout  = (\main_reg|rf_out1~269_combout  & (((\main_reg|regFile[28][21]~q ) # (!\reg_read_addr1[2]~2_combout )))) # (!\main_reg|rf_out1~269_combout  & (\main_reg|regFile[20][21]~q  & ((\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[20][21]~q ),
	.datab(\main_reg|regFile[28][21]~q ),
	.datac(\main_reg|rf_out1~269_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~270_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~270 .lut_mask = 16'hCAF0;
defparam \main_reg|rf_out1~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N6
cycloneive_lcell_comb \main_reg|rf_out1~267 (
// Equation(s):
// \main_reg|rf_out1~267_combout  = (\reg_read_addr1[2]~2_combout  & (((\main_reg|regFile[21][21]~q ) # (\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[17][21]~q  & ((!\reg_read_addr1[3]~3_combout ))))

	.dataa(\main_reg|regFile[17][21]~q ),
	.datab(\main_reg|regFile[21][21]~q ),
	.datac(\reg_read_addr1[2]~2_combout ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~267_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~267 .lut_mask = 16'hF0CA;
defparam \main_reg|rf_out1~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N24
cycloneive_lcell_comb \main_reg|rf_out1~268 (
// Equation(s):
// \main_reg|rf_out1~268_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~267_combout  & ((\main_reg|regFile[29][21]~q ))) # (!\main_reg|rf_out1~267_combout  & (\main_reg|regFile[25][21]~q )))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~267_combout ))))

	.dataa(\main_reg|regFile[25][21]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[29][21]~q ),
	.datad(\main_reg|rf_out1~267_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~268_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~268 .lut_mask = 16'hF388;
defparam \main_reg|rf_out1~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N26
cycloneive_lcell_comb \main_reg|rf_out1~271 (
// Equation(s):
// \main_reg|rf_out1~271_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout ) # (\main_reg|rf_out1~268_combout )))) # (!\reg_read_addr1[0]~5_combout  & (\main_reg|rf_out1~270_combout  & (!\reg_read_addr1[1]~4_combout )))

	.dataa(\main_reg|rf_out1~270_combout ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\reg_read_addr1[1]~4_combout ),
	.datad(\main_reg|rf_out1~268_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~271_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~271 .lut_mask = 16'hCEC2;
defparam \main_reg|rf_out1~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N30
cycloneive_lcell_comb \main_reg|rf_out1~265 (
// Equation(s):
// \main_reg|rf_out1~265_combout  = (\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout ) # ((\main_reg|regFile[26][21]~q )))) # (!\reg_read_addr1[3]~3_combout  & (!\reg_read_addr1[2]~2_combout  & ((\main_reg|regFile[18][21]~q ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[26][21]~q ),
	.datad(\main_reg|regFile[18][21]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~265_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~265 .lut_mask = 16'hB9A8;
defparam \main_reg|rf_out1~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N24
cycloneive_lcell_comb \main_reg|rf_out1~266 (
// Equation(s):
// \main_reg|rf_out1~266_combout  = (\main_reg|rf_out1~265_combout  & ((\main_reg|regFile[30][21]~q ) # ((!\reg_read_addr1[2]~2_combout )))) # (!\main_reg|rf_out1~265_combout  & (((\main_reg|regFile[22][21]~q  & \reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[30][21]~q ),
	.datab(\main_reg|regFile[22][21]~q ),
	.datac(\main_reg|rf_out1~265_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~266_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~266 .lut_mask = 16'hACF0;
defparam \main_reg|rf_out1~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N16
cycloneive_lcell_comb \main_reg|rf_out1~274 (
// Equation(s):
// \main_reg|rf_out1~274_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~271_combout  & (\main_reg|rf_out1~273_combout )) # (!\main_reg|rf_out1~271_combout  & ((\main_reg|rf_out1~266_combout ))))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~271_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|rf_out1~273_combout ),
	.datac(\main_reg|rf_out1~271_combout ),
	.datad(\main_reg|rf_out1~266_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~274_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~274 .lut_mask = 16'hDAD0;
defparam \main_reg|rf_out1~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N10
cycloneive_lcell_comb \main_reg|rf_out1~715 (
// Equation(s):
// \main_reg|rf_out1~715_combout  = (\reg_read_addr1[4]~1_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [19] & ((\main_reg|rf_out1~274_combout ))) # (!\my_program|altsyncram_component|auto_generated|q_a [19] & 
// (\main_reg|rf_out1~284_combout )))) # (!\reg_read_addr1[4]~1_combout  & (((\main_reg|rf_out1~284_combout ))))

	.dataa(\reg_read_addr1[4]~1_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.datac(\main_reg|rf_out1~284_combout ),
	.datad(\main_reg|rf_out1~274_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~715_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~715 .lut_mask = 16'hF870;
defparam \main_reg|rf_out1~715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N11
dffeas \main_reg|rf_out1[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out1~715_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out1[21] .is_wysiwyg = "true";
defparam \main_reg|rf_out1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N28
cycloneive_lcell_comb \main_reg|regFile~395 (
// Equation(s):
// \main_reg|regFile~395_combout  = (\main_reg|regFile~312_combout  & ((\main_reg|regFile~313_combout  & (\main_reg|rf_out1 [21])) # (!\main_reg|regFile~313_combout  & ((\main_reg|rf_out2 [21]))))) # (!\main_reg|regFile~312_combout  & 
// (((\main_reg|regFile~313_combout ))))

	.dataa(\main_reg|rf_out1 [21]),
	.datab(\main_reg|regFile~312_combout ),
	.datac(\main_reg|rf_out2 [21]),
	.datad(\main_reg|regFile~313_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~395_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~395 .lut_mask = 16'hBBC0;
defparam \main_reg|regFile~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N30
cycloneive_lcell_comb \main_reg|regFile~396 (
// Equation(s):
// \main_reg|regFile~396_combout  = (\main_reg|regFile~35_combout  & ((\main_reg|regFile~312_combout  & ((\main_reg|regFile~395_combout ))) # (!\main_reg|regFile~312_combout  & ((\instr[21]~9_combout ) # (!\main_reg|regFile~395_combout )))))

	.dataa(\main_reg|regFile~35_combout ),
	.datab(\instr[21]~9_combout ),
	.datac(\main_reg|regFile~312_combout ),
	.datad(\main_reg|regFile~395_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~396_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~396 .lut_mask = 16'hA80A;
defparam \main_reg|regFile~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N20
cycloneive_lcell_comb \alu_in1[31]~6 (
// Equation(s):
// \alu_in1[31]~6_combout  = (!\alu_in1[31]~5_combout  & (\main_reg|rf_out1 [31] & (\alu_in1[31]~4_combout  & \reg_data_in~2_combout )))

	.dataa(\alu_in1[31]~5_combout ),
	.datab(\main_reg|rf_out1 [31]),
	.datac(\alu_in1[31]~4_combout ),
	.datad(\reg_data_in~2_combout ),
	.cin(gnd),
	.combout(\alu_in1[31]~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1[31]~6 .lut_mask = 16'h4000;
defparam \alu_in1[31]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N8
cycloneive_lcell_comb \alu|ShiftRight1~9 (
// Equation(s):
// \alu|ShiftRight1~9_combout  = (\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [28])) # (!\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [26])))

	.dataa(\main_reg|rf_out1 [28]),
	.datab(gnd),
	.datac(\main_reg|rf_out1 [26]),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~9 .lut_mask = 16'hAAF0;
defparam \alu|ShiftRight1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N0
cycloneive_lcell_comb \alu|ShiftRight0~2 (
// Equation(s):
// \alu|ShiftRight0~2_combout  = (\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [27]))) # (!\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [25]))

	.dataa(gnd),
	.datab(\main_reg|rf_out1 [25]),
	.datac(\main_reg|rf_out1 [27]),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~2 .lut_mask = 16'hF0CC;
defparam \alu|ShiftRight0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N26
cycloneive_lcell_comb \alu|ShiftRight0~40 (
// Equation(s):
// \alu|ShiftRight0~40_combout  = (\alu_in2[0]~58_combout  & (\alu|ShiftRight1~9_combout )) # (!\alu_in2[0]~58_combout  & ((\alu|ShiftRight0~2_combout )))

	.dataa(gnd),
	.datab(\alu_in2[0]~58_combout ),
	.datac(\alu|ShiftRight1~9_combout ),
	.datad(\alu|ShiftRight0~2_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~40 .lut_mask = 16'hF3C0;
defparam \alu|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N30
cycloneive_lcell_comb \alu|ShiftRight1~10 (
// Equation(s):
// \alu|ShiftRight1~10_combout  = (\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [24]))) # (!\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [22]))

	.dataa(\main_reg|rf_out1 [22]),
	.datab(\main_reg|rf_out1 [24]),
	.datac(gnd),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~10 .lut_mask = 16'hCCAA;
defparam \alu|ShiftRight1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N0
cycloneive_lcell_comb \alu|ShiftRight0~6 (
// Equation(s):
// \alu|ShiftRight0~6_combout  = (\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [23])) # (!\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [21])))

	.dataa(\main_reg|rf_out1 [23]),
	.datab(\main_reg|rf_out1 [21]),
	.datac(gnd),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~6 .lut_mask = 16'hAACC;
defparam \alu|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N8
cycloneive_lcell_comb \alu|ShiftRight0~42 (
// Equation(s):
// \alu|ShiftRight0~42_combout  = (\alu_in2[0]~58_combout  & (\alu|ShiftRight1~10_combout )) # (!\alu_in2[0]~58_combout  & ((\alu|ShiftRight0~6_combout )))

	.dataa(\alu|ShiftRight1~10_combout ),
	.datab(\alu|ShiftRight0~6_combout ),
	.datac(\alu_in2[0]~58_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu|ShiftRight0~42_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~42 .lut_mask = 16'hACAC;
defparam \alu|ShiftRight0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N20
cycloneive_lcell_comb \alu|ShiftRight0~74 (
// Equation(s):
// \alu|ShiftRight0~74_combout  = (!\alu_in2[3]~55_combout  & ((\alu_in2[2]~56_combout  & (\alu|ShiftRight0~40_combout )) # (!\alu_in2[2]~56_combout  & ((\alu|ShiftRight0~42_combout )))))

	.dataa(\alu_in2[3]~55_combout ),
	.datab(\alu_in2[2]~56_combout ),
	.datac(\alu|ShiftRight0~40_combout ),
	.datad(\alu|ShiftRight0~42_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~74_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~74 .lut_mask = 16'h5140;
defparam \alu|ShiftRight0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N18
cycloneive_lcell_comb \alu|ShiftRight1~8 (
// Equation(s):
// \alu|ShiftRight1~8_combout  = (\alu_in2[0]~58_combout  & (\main_reg|rf_out1 [30])) # (!\alu_in2[0]~58_combout  & ((\main_reg|rf_out1 [29])))

	.dataa(\main_reg|rf_out1 [30]),
	.datab(\main_reg|rf_out1 [29]),
	.datac(gnd),
	.datad(\alu_in2[0]~58_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~8 .lut_mask = 16'hAACC;
defparam \alu|ShiftRight1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N0
cycloneive_lcell_comb \alu|ShiftRight0~76 (
// Equation(s):
// \alu|ShiftRight0~76_combout  = (\alu_in2[4]~50_combout  & ((\alu|ShiftRight0~75_combout  & ((\alu|ShiftRight1~8_combout ))) # (!\alu|ShiftRight0~75_combout  & (\main_reg|rf_out1 [31])))) # (!\alu_in2[4]~50_combout  & (((\alu|ShiftRight1~8_combout ))))

	.dataa(\alu_in2[4]~50_combout ),
	.datab(\main_reg|rf_out1 [31]),
	.datac(\alu|ShiftRight0~75_combout ),
	.datad(\alu|ShiftRight1~8_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~76_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~76 .lut_mask = 16'hFD08;
defparam \alu|ShiftRight0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N18
cycloneive_lcell_comb \alu|ShiftRight0~77 (
// Equation(s):
// \alu|ShiftRight0~77_combout  = (!\alu_in1[12]~38_combout  & ((\alu|ShiftRight0~74_combout ) # ((\alu|ShiftRight0~76_combout  & \alu_in2[3]~55_combout ))))

	.dataa(\alu_in1[12]~38_combout ),
	.datab(\alu|ShiftRight0~74_combout ),
	.datac(\alu|ShiftRight0~76_combout ),
	.datad(\alu_in2[3]~55_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~77_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~77 .lut_mask = 16'h5444;
defparam \alu|ShiftRight0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N28
cycloneive_lcell_comb \alu_in1[21]~16 (
// Equation(s):
// \alu_in1[21]~16_combout  = (\main_reg|rf_out1 [21] & (!\alu_in1[31]~5_combout  & (\reg_data_in~2_combout  & \alu_in1[31]~4_combout )))

	.dataa(\main_reg|rf_out1 [21]),
	.datab(\alu_in1[31]~5_combout ),
	.datac(\reg_data_in~2_combout ),
	.datad(\alu_in1[31]~4_combout ),
	.cin(gnd),
	.combout(\alu_in1[21]~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1[21]~16 .lut_mask = 16'h2000;
defparam \alu_in1[21]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N12
cycloneive_lcell_comb \main_reg|regFile[31][20]~feeder (
// Equation(s):
// \main_reg|regFile[31][20]~feeder_combout  = \main_reg|regFile~443_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~443_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[31][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[31][20]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[31][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y43_N13
dffeas \main_reg|regFile[31][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[31][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[31][20] .is_wysiwyg = "true";
defparam \main_reg|regFile[31][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y43_N7
dffeas \main_reg|regFile[27][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~443_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[27][20] .is_wysiwyg = "true";
defparam \main_reg|regFile[27][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y43_N1
dffeas \main_reg|regFile[19][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~443_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[19][20] .is_wysiwyg = "true";
defparam \main_reg|regFile[19][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N20
cycloneive_lcell_comb \main_reg|regFile[23][20]~feeder (
// Equation(s):
// \main_reg|regFile[23][20]~feeder_combout  = \main_reg|regFile~443_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~443_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[23][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[23][20]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[23][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y43_N21
dffeas \main_reg|regFile[23][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[23][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[23][20] .is_wysiwyg = "true";
defparam \main_reg|regFile[23][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N0
cycloneive_lcell_comb \main_reg|regFile~416 (
// Equation(s):
// \main_reg|regFile~416_combout  = (\reg_store_addr[3]~1_combout  & (\reg_store_addr[2]~2_combout )) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & ((\main_reg|regFile[23][20]~q ))) # (!\reg_store_addr[2]~2_combout  & 
// (\main_reg|regFile[19][20]~q ))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[19][20]~q ),
	.datad(\main_reg|regFile[23][20]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~416_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~416 .lut_mask = 16'hDC98;
defparam \main_reg|regFile~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N6
cycloneive_lcell_comb \main_reg|regFile~417 (
// Equation(s):
// \main_reg|regFile~417_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~416_combout  & (\main_reg|regFile[31][20]~q )) # (!\main_reg|regFile~416_combout  & ((\main_reg|regFile[27][20]~q ))))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~416_combout ))))

	.dataa(\main_reg|regFile[31][20]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[27][20]~q ),
	.datad(\main_reg|regFile~416_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~417_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~417 .lut_mask = 16'hBBC0;
defparam \main_reg|regFile~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N3
dffeas \main_reg|regFile[30][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~443_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[30][20] .is_wysiwyg = "true";
defparam \main_reg|regFile[30][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N3
dffeas \main_reg|regFile[18][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~443_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[18][20] .is_wysiwyg = "true";
defparam \main_reg|regFile[18][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N1
dffeas \main_reg|regFile[26][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~443_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[26][20] .is_wysiwyg = "true";
defparam \main_reg|regFile[26][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N0
cycloneive_lcell_comb \main_reg|regFile~409 (
// Equation(s):
// \main_reg|regFile~409_combout  = (\reg_store_addr[3]~1_combout  & (((\main_reg|regFile[26][20]~q ) # (\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & (\main_reg|regFile[18][20]~q  & ((!\reg_store_addr[2]~2_combout ))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|regFile[18][20]~q ),
	.datac(\main_reg|regFile[26][20]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~409_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~409 .lut_mask = 16'hAAE4;
defparam \main_reg|regFile~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N1
dffeas \main_reg|regFile[22][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~443_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[22][20] .is_wysiwyg = "true";
defparam \main_reg|regFile[22][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N26
cycloneive_lcell_comb \main_reg|regFile~410 (
// Equation(s):
// \main_reg|regFile~410_combout  = (\main_reg|regFile~409_combout  & ((\main_reg|regFile[30][20]~q ) # ((!\reg_store_addr[2]~2_combout )))) # (!\main_reg|regFile~409_combout  & (((\main_reg|regFile[22][20]~q  & \reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile[30][20]~q ),
	.datab(\main_reg|regFile~409_combout ),
	.datac(\main_reg|regFile[22][20]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~410_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~410 .lut_mask = 16'hB8CC;
defparam \main_reg|regFile~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N16
cycloneive_lcell_comb \main_reg|regFile[25][20]~feeder (
// Equation(s):
// \main_reg|regFile[25][20]~feeder_combout  = \main_reg|regFile~443_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~443_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[25][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[25][20]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[25][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y43_N17
dffeas \main_reg|regFile[25][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[25][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[25][20] .is_wysiwyg = "true";
defparam \main_reg|regFile[25][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y43_N17
dffeas \main_reg|regFile[17][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~443_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[17][20] .is_wysiwyg = "true";
defparam \main_reg|regFile[17][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N4
cycloneive_lcell_comb \main_reg|regFile[21][20]~feeder (
// Equation(s):
// \main_reg|regFile[21][20]~feeder_combout  = \main_reg|regFile~443_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~443_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[21][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[21][20]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[21][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N5
dffeas \main_reg|regFile[21][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[21][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[21][20] .is_wysiwyg = "true";
defparam \main_reg|regFile[21][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N6
cycloneive_lcell_comb \main_reg|regFile~411 (
// Equation(s):
// \main_reg|regFile~411_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & ((\main_reg|regFile[21][20]~q ))) # (!\reg_store_addr[2]~2_combout  & 
// (\main_reg|regFile[17][20]~q ))))

	.dataa(\main_reg|regFile[17][20]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[21][20]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~411_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~411 .lut_mask = 16'hFC22;
defparam \main_reg|regFile~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N14
cycloneive_lcell_comb \main_reg|regFile~412 (
// Equation(s):
// \main_reg|regFile~412_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~411_combout  & ((\main_reg|regFile[29][20]~q ))) # (!\main_reg|regFile~411_combout  & (\main_reg|regFile[25][20]~q )))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~411_combout ))))

	.dataa(\main_reg|regFile[25][20]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[29][20]~q ),
	.datad(\main_reg|regFile~411_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~412_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~412 .lut_mask = 16'hF388;
defparam \main_reg|regFile~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N12
cycloneive_lcell_comb \main_reg|regFile[28][20]~feeder (
// Equation(s):
// \main_reg|regFile[28][20]~feeder_combout  = \main_reg|regFile~443_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~443_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[28][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[28][20]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[28][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N13
dffeas \main_reg|regFile[28][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[28][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[28][20] .is_wysiwyg = "true";
defparam \main_reg|regFile[28][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N21
dffeas \main_reg|regFile[20][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~443_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[20][20] .is_wysiwyg = "true";
defparam \main_reg|regFile[20][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N17
dffeas \main_reg|regFile[24][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~443_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[24][20] .is_wysiwyg = "true";
defparam \main_reg|regFile[24][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N27
dffeas \main_reg|regFile[16][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~443_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[16][20] .is_wysiwyg = "true";
defparam \main_reg|regFile[16][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N26
cycloneive_lcell_comb \main_reg|regFile~413 (
// Equation(s):
// \main_reg|regFile~413_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[24][20]~q ) # ((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & (((\main_reg|regFile[16][20]~q  & !\reg_store_addr[2]~2_combout ))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|regFile[24][20]~q ),
	.datac(\main_reg|regFile[16][20]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~413_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~413 .lut_mask = 16'hAAD8;
defparam \main_reg|regFile~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N4
cycloneive_lcell_comb \main_reg|regFile~414 (
// Equation(s):
// \main_reg|regFile~414_combout  = (\main_reg|regFile~413_combout  & ((\main_reg|regFile[28][20]~q ) # ((!\reg_store_addr[2]~2_combout )))) # (!\main_reg|regFile~413_combout  & (((\main_reg|regFile[20][20]~q  & \reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile[28][20]~q ),
	.datab(\main_reg|regFile[20][20]~q ),
	.datac(\main_reg|regFile~413_combout ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~414_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~414 .lut_mask = 16'hACF0;
defparam \main_reg|regFile~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N12
cycloneive_lcell_comb \main_reg|regFile~415 (
// Equation(s):
// \main_reg|regFile~415_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~412_combout ) # ((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & (((\main_reg|regFile~414_combout  & !\reg_store_addr[1]~4_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile~412_combout ),
	.datac(\main_reg|regFile~414_combout ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~415_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~415 .lut_mask = 16'hAAD8;
defparam \main_reg|regFile~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N2
cycloneive_lcell_comb \main_reg|regFile~418 (
// Equation(s):
// \main_reg|regFile~418_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~415_combout  & (\main_reg|regFile~417_combout )) # (!\main_reg|regFile~415_combout  & ((\main_reg|regFile~410_combout ))))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~415_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile~417_combout ),
	.datac(\main_reg|regFile~410_combout ),
	.datad(\main_reg|regFile~415_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~418_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~418 .lut_mask = 16'hDDA0;
defparam \main_reg|regFile~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N11
dffeas \main_reg|regFile[15][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile~443_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[15][20] .is_wysiwyg = "true";
defparam \main_reg|regFile[15][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N0
cycloneive_lcell_comb \main_reg|regFile[13][20]~feeder (
// Equation(s):
// \main_reg|regFile[13][20]~feeder_combout  = \main_reg|regFile~443_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~443_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[13][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[13][20]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[13][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N1
dffeas \main_reg|regFile[13][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[13][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[13][20] .is_wysiwyg = "true";
defparam \main_reg|regFile[13][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N30
cycloneive_lcell_comb \main_reg|regFile[12][20]~feeder (
// Equation(s):
// \main_reg|regFile[12][20]~feeder_combout  = \main_reg|regFile~443_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~443_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[12][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[12][20]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[12][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N31
dffeas \main_reg|regFile[12][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[12][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[12][20] .is_wysiwyg = "true";
defparam \main_reg|regFile[12][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N22
cycloneive_lcell_comb \main_reg|regFile[14][20]~feeder (
// Equation(s):
// \main_reg|regFile[14][20]~feeder_combout  = \main_reg|regFile~443_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~443_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[14][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[14][20]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[14][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N23
dffeas \main_reg|regFile[14][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[14][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[14][20] .is_wysiwyg = "true";
defparam \main_reg|regFile[14][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N28
cycloneive_lcell_comb \main_reg|regFile~426 (
// Equation(s):
// \main_reg|regFile~426_combout  = (\reg_store_addr[1]~4_combout  & (((\main_reg|regFile[14][20]~q ) # (\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (\main_reg|regFile[12][20]~q  & ((!\reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile[12][20]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[14][20]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~426_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~426 .lut_mask = 16'hCCE2;
defparam \main_reg|regFile~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N26
cycloneive_lcell_comb \main_reg|regFile~427 (
// Equation(s):
// \main_reg|regFile~427_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~426_combout  & (\main_reg|regFile[15][20]~q )) # (!\main_reg|regFile~426_combout  & ((\main_reg|regFile[13][20]~q ))))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~426_combout ))))

	.dataa(\main_reg|regFile[15][20]~q ),
	.datab(\main_reg|regFile[13][20]~q ),
	.datac(\reg_store_addr[0]~5_combout ),
	.datad(\main_reg|regFile~426_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~427_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~427 .lut_mask = 16'hAFC0;
defparam \main_reg|regFile~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N14
cycloneive_lcell_comb \main_reg|regFile[8][20]~feeder (
// Equation(s):
// \main_reg|regFile[8][20]~feeder_combout  = \main_reg|regFile~443_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~443_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[8][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[8][20]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[8][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N15
dffeas \main_reg|regFile[8][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[8][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[8][20] .is_wysiwyg = "true";
defparam \main_reg|regFile[8][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y41_N11
dffeas \main_reg|regFile[9][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~443_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[9][20] .is_wysiwyg = "true";
defparam \main_reg|regFile[9][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N10
cycloneive_lcell_comb \main_reg|regFile~419 (
// Equation(s):
// \main_reg|regFile~419_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & ((\main_reg|regFile[9][20]~q ))) # (!\reg_store_addr[0]~5_combout  & 
// (\main_reg|regFile[8][20]~q ))))

	.dataa(\main_reg|regFile[8][20]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[9][20]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~419_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~419 .lut_mask = 16'hFC22;
defparam \main_reg|regFile~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y39_N5
dffeas \main_reg|regFile[11][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~443_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[11][20] .is_wysiwyg = "true";
defparam \main_reg|regFile[11][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y41_N13
dffeas \main_reg|regFile[10][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~443_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[10][20] .is_wysiwyg = "true";
defparam \main_reg|regFile[10][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N30
cycloneive_lcell_comb \main_reg|regFile~420 (
// Equation(s):
// \main_reg|regFile~420_combout  = (\main_reg|regFile~419_combout  & ((\main_reg|regFile[11][20]~q ) # ((!\reg_store_addr[1]~4_combout )))) # (!\main_reg|regFile~419_combout  & (((\main_reg|regFile[10][20]~q  & \reg_store_addr[1]~4_combout ))))

	.dataa(\main_reg|regFile~419_combout ),
	.datab(\main_reg|regFile[11][20]~q ),
	.datac(\main_reg|regFile[10][20]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~420_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~420 .lut_mask = 16'hD8AA;
defparam \main_reg|regFile~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y41_N1
dffeas \main_reg|regFile[2][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~443_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[2][20] .is_wysiwyg = "true";
defparam \main_reg|regFile[2][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N16
cycloneive_lcell_comb \main_reg|regFile[3][20]~feeder (
// Equation(s):
// \main_reg|regFile[3][20]~feeder_combout  = \main_reg|regFile~443_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~443_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[3][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[3][20]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[3][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y41_N17
dffeas \main_reg|regFile[3][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[3][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[3][20] .is_wysiwyg = "true";
defparam \main_reg|regFile[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y41_N15
dffeas \main_reg|regFile[1][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~443_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[1][20] .is_wysiwyg = "true";
defparam \main_reg|regFile[1][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N30
cycloneive_lcell_comb \main_reg|regFile[0][20]~feeder (
// Equation(s):
// \main_reg|regFile[0][20]~feeder_combout  = \main_reg|regFile~443_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~443_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[0][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[0][20]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[0][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y41_N31
dffeas \main_reg|regFile[0][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[0][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[0][20] .is_wysiwyg = "true";
defparam \main_reg|regFile[0][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N26
cycloneive_lcell_comb \main_reg|regFile~423 (
// Equation(s):
// \main_reg|regFile~423_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & (\main_reg|regFile[1][20]~q )) # (!\reg_store_addr[0]~5_combout  & 
// ((\main_reg|regFile[0][20]~q )))))

	.dataa(\main_reg|regFile[1][20]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[0][20]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~423_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~423 .lut_mask = 16'hEE30;
defparam \main_reg|regFile~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N0
cycloneive_lcell_comb \main_reg|regFile~424 (
// Equation(s):
// \main_reg|regFile~424_combout  = (\main_reg|regFile~423_combout  & (((\main_reg|regFile[3][20]~q ) # (!\reg_store_addr[1]~4_combout )))) # (!\main_reg|regFile~423_combout  & (\main_reg|regFile[2][20]~q  & ((\reg_store_addr[1]~4_combout ))))

	.dataa(\main_reg|regFile[2][20]~q ),
	.datab(\main_reg|regFile[3][20]~q ),
	.datac(\main_reg|regFile~423_combout ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~424_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~424 .lut_mask = 16'hCAF0;
defparam \main_reg|regFile~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N13
dffeas \main_reg|regFile[6][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~443_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[6][20] .is_wysiwyg = "true";
defparam \main_reg|regFile[6][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y41_N27
dffeas \main_reg|regFile[4][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~443_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[4][20] .is_wysiwyg = "true";
defparam \main_reg|regFile[4][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N26
cycloneive_lcell_comb \main_reg|regFile~421 (
// Equation(s):
// \main_reg|regFile~421_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile[6][20]~q ) # ((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (((\main_reg|regFile[4][20]~q  & !\reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile[6][20]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[4][20]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~421_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~421 .lut_mask = 16'hCCB8;
defparam \main_reg|regFile~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y41_N19
dffeas \main_reg|regFile[5][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~443_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[5][20] .is_wysiwyg = "true";
defparam \main_reg|regFile[5][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y41_N1
dffeas \main_reg|regFile[7][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~443_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[7][20] .is_wysiwyg = "true";
defparam \main_reg|regFile[7][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N0
cycloneive_lcell_comb \main_reg|regFile~422 (
// Equation(s):
// \main_reg|regFile~422_combout  = (\main_reg|regFile~421_combout  & (((\main_reg|regFile[7][20]~q ) # (!\reg_store_addr[0]~5_combout )))) # (!\main_reg|regFile~421_combout  & (\main_reg|regFile[5][20]~q  & ((\reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile~421_combout ),
	.datab(\main_reg|regFile[5][20]~q ),
	.datac(\main_reg|regFile[7][20]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~422_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~422 .lut_mask = 16'hE4AA;
defparam \main_reg|regFile~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N10
cycloneive_lcell_comb \main_reg|regFile~425 (
// Equation(s):
// \main_reg|regFile~425_combout  = (\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout ) # ((\main_reg|regFile~422_combout )))) # (!\reg_store_addr[2]~2_combout  & (!\reg_store_addr[3]~1_combout  & (\main_reg|regFile~424_combout )))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile~424_combout ),
	.datad(\main_reg|regFile~422_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~425_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~425 .lut_mask = 16'hBA98;
defparam \main_reg|regFile~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N24
cycloneive_lcell_comb \main_reg|regFile~428 (
// Equation(s):
// \main_reg|regFile~428_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~425_combout  & (\main_reg|regFile~427_combout )) # (!\main_reg|regFile~425_combout  & ((\main_reg|regFile~420_combout ))))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~425_combout ))))

	.dataa(\main_reg|regFile~427_combout ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile~420_combout ),
	.datad(\main_reg|regFile~425_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~428_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~428 .lut_mask = 16'hBBC0;
defparam \main_reg|regFile~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N26
cycloneive_lcell_comb \main_reg|regFile~429 (
// Equation(s):
// \main_reg|regFile~429_combout  = (!\wen_prot~q  & ((\reg_store_addr[4]~3_combout  & (\main_reg|regFile~418_combout )) # (!\reg_store_addr[4]~3_combout  & ((\main_reg|regFile~428_combout )))))

	.dataa(\main_reg|regFile~418_combout ),
	.datab(\wen_prot~q ),
	.datac(\reg_store_addr[4]~3_combout ),
	.datad(\main_reg|regFile~428_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~429_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~429 .lut_mask = 16'h2320;
defparam \main_reg|regFile~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N8
cycloneive_lcell_comb \main_reg|rf_out2~238 (
// Equation(s):
// \main_reg|rf_out2~238_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & ((\main_reg|regFile[27][20]~q ))) # (!\reg_read_addr2[3]~9_combout  & 
// (\main_reg|regFile[19][20]~q ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|regFile[19][20]~q ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\main_reg|regFile[27][20]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~238_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~238 .lut_mask = 16'hF4A4;
defparam \main_reg|rf_out2~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N6
cycloneive_lcell_comb \main_reg|rf_out2~239 (
// Equation(s):
// \main_reg|rf_out2~239_combout  = (\main_reg|rf_out2~238_combout  & ((\main_reg|regFile[31][20]~q ) # ((!\reg_read_addr2[2]~10_combout )))) # (!\main_reg|rf_out2~238_combout  & (((\main_reg|regFile[23][20]~q  & \reg_read_addr2[2]~10_combout ))))

	.dataa(\main_reg|regFile[31][20]~q ),
	.datab(\main_reg|regFile[23][20]~q ),
	.datac(\main_reg|rf_out2~238_combout ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~239_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~239 .lut_mask = 16'hACF0;
defparam \main_reg|rf_out2~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N0
cycloneive_lcell_comb \main_reg|rf_out2~233 (
// Equation(s):
// \main_reg|rf_out2~233_combout  = (\reg_read_addr2[2]~10_combout  & (((\main_reg|regFile[22][20]~q ) # (\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (\main_reg|regFile[18][20]~q  & ((!\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[18][20]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[22][20]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~233_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~233 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out2~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N2
cycloneive_lcell_comb \main_reg|rf_out2~234 (
// Equation(s):
// \main_reg|rf_out2~234_combout  = (\main_reg|rf_out2~233_combout  & (((\main_reg|regFile[30][20]~q ) # (!\reg_read_addr2[3]~9_combout )))) # (!\main_reg|rf_out2~233_combout  & (\main_reg|regFile[26][20]~q  & ((\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[26][20]~q ),
	.datab(\main_reg|rf_out2~233_combout ),
	.datac(\main_reg|regFile[30][20]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~234_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~234 .lut_mask = 16'hE2CC;
defparam \main_reg|rf_out2~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N26
cycloneive_lcell_comb \main_reg|rf_out2~235 (
// Equation(s):
// \main_reg|rf_out2~235_combout  = (\reg_read_addr2[2]~10_combout  & (((\main_reg|regFile[20][20]~q ) # (\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (\main_reg|regFile[16][20]~q  & ((!\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[16][20]~q ),
	.datab(\main_reg|regFile[20][20]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~235_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~235 .lut_mask = 16'hF0CA;
defparam \main_reg|rf_out2~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N16
cycloneive_lcell_comb \main_reg|rf_out2~236 (
// Equation(s):
// \main_reg|rf_out2~236_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~235_combout  & (\main_reg|regFile[28][20]~q )) # (!\main_reg|rf_out2~235_combout  & ((\main_reg|regFile[24][20]~q ))))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~235_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|regFile[28][20]~q ),
	.datac(\main_reg|rf_out2~235_combout ),
	.datad(\main_reg|regFile[24][20]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~236_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~236 .lut_mask = 16'hDAD0;
defparam \main_reg|rf_out2~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N6
cycloneive_lcell_comb \main_reg|rf_out2~237 (
// Equation(s):
// \main_reg|rf_out2~237_combout  = (\reg_read_addr2[0]~12_combout  & (((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & (\main_reg|rf_out2~234_combout )) # (!\reg_read_addr2[1]~11_combout  & 
// ((\main_reg|rf_out2~236_combout )))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|rf_out2~234_combout ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\main_reg|rf_out2~236_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~237_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~237 .lut_mask = 16'hE5E0;
defparam \main_reg|rf_out2~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N16
cycloneive_lcell_comb \main_reg|rf_out2~231 (
// Equation(s):
// \main_reg|rf_out2~231_combout  = (\reg_read_addr2[3]~9_combout  & ((\reg_read_addr2[2]~10_combout ) # ((\main_reg|regFile[25][20]~q )))) # (!\reg_read_addr2[3]~9_combout  & (!\reg_read_addr2[2]~10_combout  & (\main_reg|regFile[17][20]~q )))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[17][20]~q ),
	.datad(\main_reg|regFile[25][20]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~231_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~231 .lut_mask = 16'hBA98;
defparam \main_reg|rf_out2~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N28
cycloneive_lcell_comb \main_reg|rf_out2~232 (
// Equation(s):
// \main_reg|rf_out2~232_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~231_combout  & (\main_reg|regFile[29][20]~q )) # (!\main_reg|rf_out2~231_combout  & ((\main_reg|regFile[21][20]~q ))))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~231_combout ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|regFile[29][20]~q ),
	.datac(\main_reg|regFile[21][20]~q ),
	.datad(\main_reg|rf_out2~231_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~232_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~232 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N2
cycloneive_lcell_comb \main_reg|rf_out2~240 (
// Equation(s):
// \main_reg|rf_out2~240_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~237_combout  & (\main_reg|rf_out2~239_combout )) # (!\main_reg|rf_out2~237_combout  & ((\main_reg|rf_out2~232_combout ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~237_combout ))))

	.dataa(\main_reg|rf_out2~239_combout ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\main_reg|rf_out2~237_combout ),
	.datad(\main_reg|rf_out2~232_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~240_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~240 .lut_mask = 16'hBCB0;
defparam \main_reg|rf_out2~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N10
cycloneive_lcell_comb \main_reg|rf_out2~245 (
// Equation(s):
// \main_reg|rf_out2~245_combout  = (\reg_read_addr2[0]~12_combout  & (((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[2][20]~q )) # (!\reg_read_addr2[1]~11_combout  & 
// ((\main_reg|regFile[0][20]~q )))))

	.dataa(\main_reg|regFile[2][20]~q ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\main_reg|regFile[0][20]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~245_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~245 .lut_mask = 16'hEE30;
defparam \main_reg|rf_out2~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N12
cycloneive_lcell_comb \main_reg|rf_out2~246 (
// Equation(s):
// \main_reg|rf_out2~246_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~245_combout  & (\main_reg|regFile[3][20]~q )) # (!\main_reg|rf_out2~245_combout  & ((\main_reg|regFile[1][20]~q ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~245_combout ))))

	.dataa(\main_reg|regFile[3][20]~q ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\main_reg|regFile[1][20]~q ),
	.datad(\main_reg|rf_out2~245_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~246_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~246 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out2~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N12
cycloneive_lcell_comb \main_reg|rf_out2~243 (
// Equation(s):
// \main_reg|rf_out2~243_combout  = (\reg_read_addr2[0]~12_combout  & (((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[10][20]~q ))) # (!\reg_read_addr2[1]~11_combout  & 
// (\main_reg|regFile[8][20]~q ))))

	.dataa(\main_reg|regFile[8][20]~q ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\main_reg|regFile[10][20]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~243_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~243 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out2~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N6
cycloneive_lcell_comb \main_reg|rf_out2~244 (
// Equation(s):
// \main_reg|rf_out2~244_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~243_combout  & ((\main_reg|regFile[11][20]~q ))) # (!\main_reg|rf_out2~243_combout  & (\main_reg|regFile[9][20]~q )))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~243_combout ))))

	.dataa(\main_reg|regFile[9][20]~q ),
	.datab(\main_reg|regFile[11][20]~q ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\main_reg|rf_out2~243_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~244_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~244 .lut_mask = 16'hCFA0;
defparam \main_reg|rf_out2~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N8
cycloneive_lcell_comb \main_reg|rf_out2~247 (
// Equation(s):
// \main_reg|rf_out2~247_combout  = (\reg_read_addr2[2]~10_combout  & (\reg_read_addr2[3]~9_combout )) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~244_combout ))) # (!\reg_read_addr2[3]~9_combout  & 
// (\main_reg|rf_out2~246_combout ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|rf_out2~246_combout ),
	.datad(\main_reg|rf_out2~244_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~247_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~247 .lut_mask = 16'hDC98;
defparam \main_reg|rf_out2~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N18
cycloneive_lcell_comb \main_reg|rf_out2~241 (
// Equation(s):
// \main_reg|rf_out2~241_combout  = (\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout ) # ((\main_reg|regFile[5][20]~q )))) # (!\reg_read_addr2[0]~12_combout  & (!\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[4][20]~q ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[5][20]~q ),
	.datad(\main_reg|regFile[4][20]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~241_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~241 .lut_mask = 16'hB9A8;
defparam \main_reg|rf_out2~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N12
cycloneive_lcell_comb \main_reg|rf_out2~242 (
// Equation(s):
// \main_reg|rf_out2~242_combout  = (\main_reg|rf_out2~241_combout  & ((\main_reg|regFile[7][20]~q ) # ((!\reg_read_addr2[1]~11_combout )))) # (!\main_reg|rf_out2~241_combout  & (((\main_reg|regFile[6][20]~q  & \reg_read_addr2[1]~11_combout ))))

	.dataa(\main_reg|regFile[7][20]~q ),
	.datab(\main_reg|rf_out2~241_combout ),
	.datac(\main_reg|regFile[6][20]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~242_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~242 .lut_mask = 16'hB8CC;
defparam \main_reg|rf_out2~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N12
cycloneive_lcell_comb \main_reg|rf_out2~248 (
// Equation(s):
// \main_reg|rf_out2~248_combout  = (\reg_read_addr2[0]~12_combout  & (((\main_reg|regFile[13][20]~q ) # (\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & (\main_reg|regFile[12][20]~q  & ((!\reg_read_addr2[1]~11_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|regFile[12][20]~q ),
	.datac(\main_reg|regFile[13][20]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~248_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~248 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out2~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N18
cycloneive_lcell_comb \main_reg|rf_out2~249 (
// Equation(s):
// \main_reg|rf_out2~249_combout  = (\main_reg|rf_out2~248_combout  & ((\main_reg|regFile[15][20]~q ) # ((!\reg_read_addr2[1]~11_combout )))) # (!\main_reg|rf_out2~248_combout  & (((\main_reg|regFile[14][20]~q  & \reg_read_addr2[1]~11_combout ))))

	.dataa(\main_reg|regFile[15][20]~q ),
	.datab(\main_reg|regFile[14][20]~q ),
	.datac(\main_reg|rf_out2~248_combout ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~249_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~249 .lut_mask = 16'hACF0;
defparam \main_reg|rf_out2~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N14
cycloneive_lcell_comb \main_reg|rf_out2~250 (
// Equation(s):
// \main_reg|rf_out2~250_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~247_combout  & ((\main_reg|rf_out2~249_combout ))) # (!\main_reg|rf_out2~247_combout  & (\main_reg|rf_out2~242_combout )))) # (!\reg_read_addr2[2]~10_combout  & 
// (\main_reg|rf_out2~247_combout ))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|rf_out2~247_combout ),
	.datac(\main_reg|rf_out2~242_combout ),
	.datad(\main_reg|rf_out2~249_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~250_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~250 .lut_mask = 16'hEC64;
defparam \main_reg|rf_out2~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N28
cycloneive_lcell_comb \main_reg|rf_out2~251 (
// Equation(s):
// \main_reg|rf_out2~251_combout  = (\reg_read_addr2[4]~13_combout  & (\main_reg|rf_out2~240_combout )) # (!\reg_read_addr2[4]~13_combout  & ((\main_reg|rf_out2~250_combout )))

	.dataa(gnd),
	.datab(\reg_read_addr2[4]~13_combout ),
	.datac(\main_reg|rf_out2~240_combout ),
	.datad(\main_reg|rf_out2~250_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~251_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~251 .lut_mask = 16'hF3C0;
defparam \main_reg|rf_out2~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N29
dffeas \main_reg|rf_out2[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out2~251_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out2[20] .is_wysiwyg = "true";
defparam \main_reg|rf_out2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N16
cycloneive_lcell_comb \main_reg|regFile~430 (
// Equation(s):
// \main_reg|regFile~430_combout  = (\main_reg|regFile~312_combout  & ((\main_reg|rf_out1 [20]) # ((!\main_reg|regFile~313_combout )))) # (!\main_reg|regFile~312_combout  & (((\instr[20]~10_combout  & \main_reg|regFile~313_combout ))))

	.dataa(\main_reg|rf_out1 [20]),
	.datab(\main_reg|regFile~312_combout ),
	.datac(\instr[20]~10_combout ),
	.datad(\main_reg|regFile~313_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~430_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~430 .lut_mask = 16'hB8CC;
defparam \main_reg|regFile~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N14
cycloneive_lcell_comb \main_reg|regFile~431 (
// Equation(s):
// \main_reg|regFile~431_combout  = (\main_reg|regFile~35_combout  & ((\main_reg|regFile~430_combout  & ((\main_reg|rf_out2 [20]) # (\main_reg|regFile~313_combout ))) # (!\main_reg|regFile~430_combout  & ((!\main_reg|regFile~313_combout )))))

	.dataa(\main_reg|rf_out2 [20]),
	.datab(\main_reg|regFile~430_combout ),
	.datac(\main_reg|regFile~35_combout ),
	.datad(\main_reg|regFile~313_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~431_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~431 .lut_mask = 16'hC0B0;
defparam \main_reg|regFile~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N14
cycloneive_lcell_comb \alu|ShiftRight1~7 (
// Equation(s):
// \alu|ShiftRight1~7_combout  = (\alu_in2[0]~58_combout  & ((\main_reg|rf_out1 [31]))) # (!\alu_in2[0]~58_combout  & (\main_reg|rf_out1 [30]))

	.dataa(\main_reg|rf_out1 [30]),
	.datab(\main_reg|rf_out1 [31]),
	.datac(gnd),
	.datad(\alu_in2[0]~58_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~7 .lut_mask = 16'hCCAA;
defparam \alu|ShiftRight1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N24
cycloneive_lcell_comb \alu|ShiftRight0~0 (
// Equation(s):
// \alu|ShiftRight0~0_combout  = (!\alu_in2[1]~57_combout  & ((\alu_in2[0]~58_combout  & ((\main_reg|rf_out1 [29]))) # (!\alu_in2[0]~58_combout  & (\main_reg|rf_out1 [28]))))

	.dataa(\main_reg|rf_out1 [28]),
	.datab(\main_reg|rf_out1 [29]),
	.datac(\alu_in2[0]~58_combout ),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~0 .lut_mask = 16'h00CA;
defparam \alu|ShiftRight0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N8
cycloneive_lcell_comb \alu|ShiftRight0~1 (
// Equation(s):
// \alu|ShiftRight0~1_combout  = (\alu|ShiftRight0~0_combout ) # ((\alu_in2[1]~57_combout  & \alu|ShiftRight1~7_combout ))

	.dataa(gnd),
	.datab(\alu_in2[1]~57_combout ),
	.datac(\alu|ShiftRight1~7_combout ),
	.datad(\alu|ShiftRight0~0_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~1 .lut_mask = 16'hFFC0;
defparam \alu|ShiftRight0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N4
cycloneive_lcell_comb \alu|ShiftRight0~69 (
// Equation(s):
// \alu|ShiftRight0~69_combout  = (\alu_in2[3]~55_combout  & ((\alu_in2[2]~56_combout  & (\main_reg|rf_out1 [31])) # (!\alu_in2[2]~56_combout  & ((\alu|ShiftRight0~1_combout )))))

	.dataa(\alu_in2[2]~56_combout ),
	.datab(\main_reg|rf_out1 [31]),
	.datac(\alu|ShiftRight0~1_combout ),
	.datad(\alu_in2[3]~55_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~69_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~69 .lut_mask = 16'hD800;
defparam \alu|ShiftRight0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N22
cycloneive_lcell_comb \alu|ShiftRight0~3 (
// Equation(s):
// \alu|ShiftRight0~3_combout  = (\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [26])) # (!\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [24])))

	.dataa(\main_reg|rf_out1 [26]),
	.datab(gnd),
	.datac(\main_reg|rf_out1 [24]),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~3 .lut_mask = 16'hAAF0;
defparam \alu|ShiftRight0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N4
cycloneive_lcell_comb \alu|ShiftRight0~4 (
// Equation(s):
// \alu|ShiftRight0~4_combout  = (\alu_in2[0]~58_combout  & ((\alu|ShiftRight0~2_combout ))) # (!\alu_in2[0]~58_combout  & (\alu|ShiftRight0~3_combout ))

	.dataa(gnd),
	.datab(\alu_in2[0]~58_combout ),
	.datac(\alu|ShiftRight0~3_combout ),
	.datad(\alu|ShiftRight0~2_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~4 .lut_mask = 16'hFC30;
defparam \alu|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N6
cycloneive_lcell_comb \alu|ShiftRight0~68 (
// Equation(s):
// \alu|ShiftRight0~68_combout  = (!\alu_in2[3]~55_combout  & ((\alu_in2[2]~56_combout  & (\alu|ShiftRight0~4_combout )) # (!\alu_in2[2]~56_combout  & ((\alu|ShiftRight0~8_combout )))))

	.dataa(\alu_in2[3]~55_combout ),
	.datab(\alu_in2[2]~56_combout ),
	.datac(\alu|ShiftRight0~4_combout ),
	.datad(\alu|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~68_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~68 .lut_mask = 16'h5140;
defparam \alu|ShiftRight0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N22
cycloneive_lcell_comb \alu|ShiftRight0~70 (
// Equation(s):
// \alu|ShiftRight0~70_combout  = (!\alu_in1[12]~38_combout  & ((\alu|ShiftRight0~69_combout ) # (\alu|ShiftRight0~68_combout )))

	.dataa(gnd),
	.datab(\alu_in1[12]~38_combout ),
	.datac(\alu|ShiftRight0~69_combout ),
	.datad(\alu|ShiftRight0~68_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~70_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~70 .lut_mask = 16'h3330;
defparam \alu|ShiftRight0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N0
cycloneive_lcell_comb \alu_in2[20]~22 (
// Equation(s):
// \alu_in2[20]~22_combout  = (\main_reg|rf_out2 [20] & \alu_in2[29]~10_combout )

	.dataa(\main_reg|rf_out2 [20]),
	.datab(gnd),
	.datac(\alu_in2[29]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_in2[20]~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[20]~22 .lut_mask = 16'hA0A0;
defparam \alu_in2[20]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N7
dffeas \main_reg|regFile[11][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~478_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[11][19] .is_wysiwyg = "true";
defparam \main_reg|regFile[11][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N21
dffeas \main_reg|regFile[10][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~478_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[10][19] .is_wysiwyg = "true";
defparam \main_reg|regFile[10][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N29
dffeas \main_reg|regFile[8][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~478_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[8][19] .is_wysiwyg = "true";
defparam \main_reg|regFile[8][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N2
cycloneive_lcell_comb \main_reg|regFile[9][19]~feeder (
// Equation(s):
// \main_reg|regFile[9][19]~feeder_combout  = \main_reg|regFile~478_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~478_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[9][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[9][19]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[9][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N3
dffeas \main_reg|regFile[9][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[9][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[9][19] .is_wysiwyg = "true";
defparam \main_reg|regFile[9][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N24
cycloneive_lcell_comb \main_reg|rf_out1~315 (
// Equation(s):
// \main_reg|rf_out1~315_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & ((\main_reg|regFile[9][19]~q ))) # (!\reg_read_addr1[0]~5_combout  & 
// (\main_reg|regFile[8][19]~q ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[8][19]~q ),
	.datac(\reg_read_addr1[0]~5_combout ),
	.datad(\main_reg|regFile[9][19]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~315_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~315 .lut_mask = 16'hF4A4;
defparam \main_reg|rf_out1~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N10
cycloneive_lcell_comb \main_reg|rf_out1~316 (
// Equation(s):
// \main_reg|rf_out1~316_combout  = (\main_reg|rf_out1~315_combout  & ((\main_reg|regFile[11][19]~q ) # ((!\reg_read_addr1[1]~4_combout )))) # (!\main_reg|rf_out1~315_combout  & (((\main_reg|regFile[10][19]~q  & \reg_read_addr1[1]~4_combout ))))

	.dataa(\main_reg|regFile[11][19]~q ),
	.datab(\main_reg|regFile[10][19]~q ),
	.datac(\main_reg|rf_out1~315_combout ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~316_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~316 .lut_mask = 16'hACF0;
defparam \main_reg|rf_out1~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y41_N13
dffeas \main_reg|regFile[3][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~478_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[3][19] .is_wysiwyg = "true";
defparam \main_reg|regFile[3][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y41_N19
dffeas \main_reg|regFile[2][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~478_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[2][19] .is_wysiwyg = "true";
defparam \main_reg|regFile[2][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y41_N23
dffeas \main_reg|regFile[0][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~478_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[0][19] .is_wysiwyg = "true";
defparam \main_reg|regFile[0][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y41_N25
dffeas \main_reg|regFile[1][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~478_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[1][19] .is_wysiwyg = "true";
defparam \main_reg|regFile[1][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N24
cycloneive_lcell_comb \main_reg|rf_out1~319 (
// Equation(s):
// \main_reg|rf_out1~319_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & ((\main_reg|regFile[1][19]~q ))) # (!\reg_read_addr1[0]~5_combout  & 
// (\main_reg|regFile[0][19]~q ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[0][19]~q ),
	.datac(\main_reg|regFile[1][19]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~319_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~319 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out1~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N18
cycloneive_lcell_comb \main_reg|rf_out1~320 (
// Equation(s):
// \main_reg|rf_out1~320_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~319_combout  & (\main_reg|regFile[3][19]~q )) # (!\main_reg|rf_out1~319_combout  & ((\main_reg|regFile[2][19]~q ))))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~319_combout ))))

	.dataa(\main_reg|regFile[3][19]~q ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|regFile[2][19]~q ),
	.datad(\main_reg|rf_out1~319_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~320_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~320 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out1~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N8
cycloneive_lcell_comb \main_reg|regFile[7][19]~feeder (
// Equation(s):
// \main_reg|regFile[7][19]~feeder_combout  = \main_reg|regFile~478_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~478_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[7][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[7][19]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[7][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N9
dffeas \main_reg|regFile[7][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[7][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[7][19] .is_wysiwyg = "true";
defparam \main_reg|regFile[7][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y44_N27
dffeas \main_reg|regFile[5][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~478_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[5][19] .is_wysiwyg = "true";
defparam \main_reg|regFile[5][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N24
cycloneive_lcell_comb \main_reg|regFile[4][19]~feeder (
// Equation(s):
// \main_reg|regFile[4][19]~feeder_combout  = \main_reg|regFile~478_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~478_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[4][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[4][19]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[4][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N25
dffeas \main_reg|regFile[4][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[4][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[4][19] .is_wysiwyg = "true";
defparam \main_reg|regFile[4][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y44_N29
dffeas \main_reg|regFile[6][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~478_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[6][19] .is_wysiwyg = "true";
defparam \main_reg|regFile[6][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N30
cycloneive_lcell_comb \main_reg|rf_out1~317 (
// Equation(s):
// \main_reg|rf_out1~317_combout  = (\reg_read_addr1[1]~4_combout  & (((\main_reg|regFile[6][19]~q ) # (\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & (\main_reg|regFile[4][19]~q  & ((!\reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|regFile[4][19]~q ),
	.datab(\main_reg|regFile[6][19]~q ),
	.datac(\reg_read_addr1[1]~4_combout ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~317_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~317 .lut_mask = 16'hF0CA;
defparam \main_reg|rf_out1~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N12
cycloneive_lcell_comb \main_reg|rf_out1~318 (
// Equation(s):
// \main_reg|rf_out1~318_combout  = (\main_reg|rf_out1~317_combout  & ((\main_reg|regFile[7][19]~q ) # ((!\reg_read_addr1[0]~5_combout )))) # (!\main_reg|rf_out1~317_combout  & (((\main_reg|regFile[5][19]~q  & \reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|regFile[7][19]~q ),
	.datab(\main_reg|regFile[5][19]~q ),
	.datac(\main_reg|rf_out1~317_combout ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~318_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~318 .lut_mask = 16'hACF0;
defparam \main_reg|rf_out1~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N26
cycloneive_lcell_comb \main_reg|rf_out1~321 (
// Equation(s):
// \main_reg|rf_out1~321_combout  = (\reg_read_addr1[3]~3_combout  & (\reg_read_addr1[2]~2_combout )) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~318_combout ))) # (!\reg_read_addr1[2]~2_combout  & 
// (\main_reg|rf_out1~320_combout ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|rf_out1~320_combout ),
	.datad(\main_reg|rf_out1~318_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~321_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~321 .lut_mask = 16'hDC98;
defparam \main_reg|rf_out1~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N20
cycloneive_lcell_comb \main_reg|regFile[13][19]~feeder (
// Equation(s):
// \main_reg|regFile[13][19]~feeder_combout  = \main_reg|regFile~478_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~478_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[13][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[13][19]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[13][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N21
dffeas \main_reg|regFile[13][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[13][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[13][19] .is_wysiwyg = "true";
defparam \main_reg|regFile[13][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N21
dffeas \main_reg|regFile[15][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile~478_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[15][19] .is_wysiwyg = "true";
defparam \main_reg|regFile[15][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N6
cycloneive_lcell_comb \main_reg|regFile[12][19]~feeder (
// Equation(s):
// \main_reg|regFile[12][19]~feeder_combout  = \main_reg|regFile~478_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~478_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[12][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[12][19]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[12][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N7
dffeas \main_reg|regFile[12][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[12][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[12][19] .is_wysiwyg = "true";
defparam \main_reg|regFile[12][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N29
dffeas \main_reg|regFile[14][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~478_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[14][19] .is_wysiwyg = "true";
defparam \main_reg|regFile[14][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N28
cycloneive_lcell_comb \main_reg|rf_out1~322 (
// Equation(s):
// \main_reg|rf_out1~322_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[14][19]~q ))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|regFile[12][19]~q ))))

	.dataa(\main_reg|regFile[12][19]~q ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|regFile[14][19]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~322_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~322 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out1~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N0
cycloneive_lcell_comb \main_reg|rf_out1~323 (
// Equation(s):
// \main_reg|rf_out1~323_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~322_combout  & ((\main_reg|regFile[15][19]~q ))) # (!\main_reg|rf_out1~322_combout  & (\main_reg|regFile[13][19]~q )))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~322_combout ))))

	.dataa(\main_reg|regFile[13][19]~q ),
	.datab(\main_reg|regFile[15][19]~q ),
	.datac(\reg_read_addr1[0]~5_combout ),
	.datad(\main_reg|rf_out1~322_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~323_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~323 .lut_mask = 16'hCFA0;
defparam \main_reg|rf_out1~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N6
cycloneive_lcell_comb \main_reg|rf_out1~324 (
// Equation(s):
// \main_reg|rf_out1~324_combout  = (\main_reg|rf_out1~321_combout  & (((\main_reg|rf_out1~323_combout ) # (!\reg_read_addr1[3]~3_combout )))) # (!\main_reg|rf_out1~321_combout  & (\main_reg|rf_out1~316_combout  & ((\reg_read_addr1[3]~3_combout ))))

	.dataa(\main_reg|rf_out1~316_combout ),
	.datab(\main_reg|rf_out1~321_combout ),
	.datac(\main_reg|rf_out1~323_combout ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~324_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~324 .lut_mask = 16'hE2CC;
defparam \main_reg|rf_out1~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N17
dffeas \main_reg|regFile[27][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~478_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[27][19] .is_wysiwyg = "true";
defparam \main_reg|regFile[27][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y41_N19
dffeas \main_reg|regFile[31][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~478_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[31][19] .is_wysiwyg = "true";
defparam \main_reg|regFile[31][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N24
cycloneive_lcell_comb \main_reg|regFile[23][19]~feeder (
// Equation(s):
// \main_reg|regFile[23][19]~feeder_combout  = \main_reg|regFile~478_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~478_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[23][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[23][19]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[23][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N25
dffeas \main_reg|regFile[23][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[23][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[23][19] .is_wysiwyg = "true";
defparam \main_reg|regFile[23][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N0
cycloneive_lcell_comb \main_reg|rf_out1~312 (
// Equation(s):
// \main_reg|rf_out1~312_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & ((\main_reg|regFile[23][19]~q ))) # (!\reg_read_addr1[2]~2_combout  & 
// (\main_reg|regFile[19][19]~q ))))

	.dataa(\main_reg|regFile[19][19]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\reg_read_addr1[2]~2_combout ),
	.datad(\main_reg|regFile[23][19]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~312_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~312 .lut_mask = 16'hF2C2;
defparam \main_reg|rf_out1~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N30
cycloneive_lcell_comb \main_reg|rf_out1~313 (
// Equation(s):
// \main_reg|rf_out1~313_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~312_combout  & ((\main_reg|regFile[31][19]~q ))) # (!\main_reg|rf_out1~312_combout  & (\main_reg|regFile[27][19]~q )))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~312_combout ))))

	.dataa(\main_reg|regFile[27][19]~q ),
	.datab(\main_reg|regFile[31][19]~q ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\main_reg|rf_out1~312_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~313_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~313 .lut_mask = 16'hCFA0;
defparam \main_reg|rf_out1~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N7
dffeas \main_reg|regFile[20][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~478_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[20][19] .is_wysiwyg = "true";
defparam \main_reg|regFile[20][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N0
cycloneive_lcell_comb \main_reg|regFile[28][19]~feeder (
// Equation(s):
// \main_reg|regFile[28][19]~feeder_combout  = \main_reg|regFile~478_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~478_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[28][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[28][19]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[28][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N1
dffeas \main_reg|regFile[28][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[28][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[28][19] .is_wysiwyg = "true";
defparam \main_reg|regFile[28][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N12
cycloneive_lcell_comb \main_reg|regFile[24][19]~feeder (
// Equation(s):
// \main_reg|regFile[24][19]~feeder_combout  = \main_reg|regFile~478_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~478_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[24][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[24][19]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[24][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N13
dffeas \main_reg|regFile[24][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[24][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[24][19] .is_wysiwyg = "true";
defparam \main_reg|regFile[24][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N26
cycloneive_lcell_comb \main_reg|regFile[16][19]~feeder (
// Equation(s):
// \main_reg|regFile[16][19]~feeder_combout  = \main_reg|regFile~478_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~478_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[16][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[16][19]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[16][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N27
dffeas \main_reg|regFile[16][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[16][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[16][19] .is_wysiwyg = "true";
defparam \main_reg|regFile[16][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N8
cycloneive_lcell_comb \main_reg|rf_out1~309 (
// Equation(s):
// \main_reg|rf_out1~309_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[24][19]~q ) # ((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (((\main_reg|regFile[16][19]~q  & !\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[24][19]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[16][19]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~309_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~309 .lut_mask = 16'hCCB8;
defparam \main_reg|rf_out1~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N30
cycloneive_lcell_comb \main_reg|rf_out1~310 (
// Equation(s):
// \main_reg|rf_out1~310_combout  = (\main_reg|rf_out1~309_combout  & (((\main_reg|regFile[28][19]~q ) # (!\reg_read_addr1[2]~2_combout )))) # (!\main_reg|rf_out1~309_combout  & (\main_reg|regFile[20][19]~q  & ((\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[20][19]~q ),
	.datab(\main_reg|regFile[28][19]~q ),
	.datac(\main_reg|rf_out1~309_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~310_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~310 .lut_mask = 16'hCAF0;
defparam \main_reg|rf_out1~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N17
dffeas \main_reg|regFile[21][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~478_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[21][19] .is_wysiwyg = "true";
defparam \main_reg|regFile[21][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y34_N15
dffeas \main_reg|regFile[17][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~478_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[17][19] .is_wysiwyg = "true";
defparam \main_reg|regFile[17][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N14
cycloneive_lcell_comb \main_reg|rf_out1~307 (
// Equation(s):
// \main_reg|rf_out1~307_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[21][19]~q )) # (!\reg_read_addr1[2]~2_combout  & 
// ((\main_reg|regFile[17][19]~q )))))

	.dataa(\main_reg|regFile[21][19]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[17][19]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~307_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~307 .lut_mask = 16'hEE30;
defparam \main_reg|rf_out1~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N23
dffeas \main_reg|regFile[29][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~478_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[29][19] .is_wysiwyg = "true";
defparam \main_reg|regFile[29][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y34_N17
dffeas \main_reg|regFile[25][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~478_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[25][19] .is_wysiwyg = "true";
defparam \main_reg|regFile[25][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N22
cycloneive_lcell_comb \main_reg|rf_out1~308 (
// Equation(s):
// \main_reg|rf_out1~308_combout  = (\main_reg|rf_out1~307_combout  & (((\main_reg|regFile[29][19]~q )) # (!\reg_read_addr1[3]~3_combout ))) # (!\main_reg|rf_out1~307_combout  & (\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[25][19]~q ))))

	.dataa(\main_reg|rf_out1~307_combout ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[29][19]~q ),
	.datad(\main_reg|regFile[25][19]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~308_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~308 .lut_mask = 16'hE6A2;
defparam \main_reg|rf_out1~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N4
cycloneive_lcell_comb \main_reg|rf_out1~311 (
// Equation(s):
// \main_reg|rf_out1~311_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout ) # (\main_reg|rf_out1~308_combout )))) # (!\reg_read_addr1[0]~5_combout  & (\main_reg|rf_out1~310_combout  & (!\reg_read_addr1[1]~4_combout )))

	.dataa(\main_reg|rf_out1~310_combout ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\reg_read_addr1[1]~4_combout ),
	.datad(\main_reg|rf_out1~308_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~311_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~311 .lut_mask = 16'hCEC2;
defparam \main_reg|rf_out1~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N11
dffeas \main_reg|regFile[30][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~478_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[30][19] .is_wysiwyg = "true";
defparam \main_reg|regFile[30][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N12
cycloneive_lcell_comb \main_reg|regFile[26][19]~feeder (
// Equation(s):
// \main_reg|regFile[26][19]~feeder_combout  = \main_reg|regFile~478_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~478_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[26][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[26][19]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[26][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N13
dffeas \main_reg|regFile[26][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[26][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[26][19] .is_wysiwyg = "true";
defparam \main_reg|regFile[26][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N26
cycloneive_lcell_comb \main_reg|regFile[18][19]~feeder (
// Equation(s):
// \main_reg|regFile[18][19]~feeder_combout  = \main_reg|regFile~478_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~478_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[18][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[18][19]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[18][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N27
dffeas \main_reg|regFile[18][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[18][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[18][19] .is_wysiwyg = "true";
defparam \main_reg|regFile[18][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N24
cycloneive_lcell_comb \main_reg|rf_out1~305 (
// Equation(s):
// \main_reg|rf_out1~305_combout  = (\reg_read_addr1[2]~2_combout  & (((\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout  & (\main_reg|regFile[26][19]~q )) # (!\reg_read_addr1[3]~3_combout  & 
// ((\main_reg|regFile[18][19]~q )))))

	.dataa(\main_reg|regFile[26][19]~q ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[18][19]~q ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~305_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~305 .lut_mask = 16'hEE30;
defparam \main_reg|rf_out1~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y38_N17
dffeas \main_reg|regFile[22][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~478_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[22][19] .is_wysiwyg = "true";
defparam \main_reg|regFile[22][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N6
cycloneive_lcell_comb \main_reg|rf_out1~306 (
// Equation(s):
// \main_reg|rf_out1~306_combout  = (\main_reg|rf_out1~305_combout  & ((\main_reg|regFile[30][19]~q ) # ((!\reg_read_addr1[2]~2_combout )))) # (!\main_reg|rf_out1~305_combout  & (((\reg_read_addr1[2]~2_combout  & \main_reg|regFile[22][19]~q ))))

	.dataa(\main_reg|regFile[30][19]~q ),
	.datab(\main_reg|rf_out1~305_combout ),
	.datac(\reg_read_addr1[2]~2_combout ),
	.datad(\main_reg|regFile[22][19]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~306_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~306 .lut_mask = 16'hBC8C;
defparam \main_reg|rf_out1~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N26
cycloneive_lcell_comb \main_reg|rf_out1~314 (
// Equation(s):
// \main_reg|rf_out1~314_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~311_combout  & (\main_reg|rf_out1~313_combout )) # (!\main_reg|rf_out1~311_combout  & ((\main_reg|rf_out1~306_combout ))))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~311_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|rf_out1~313_combout ),
	.datac(\main_reg|rf_out1~311_combout ),
	.datad(\main_reg|rf_out1~306_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~314_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~314 .lut_mask = 16'hDAD0;
defparam \main_reg|rf_out1~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N2
cycloneive_lcell_comb \main_reg|rf_out1~717 (
// Equation(s):
// \main_reg|rf_out1~717_combout  = (\reg_read_addr1[4]~1_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [19] & ((\main_reg|rf_out1~314_combout ))) # (!\my_program|altsyncram_component|auto_generated|q_a [19] & 
// (\main_reg|rf_out1~324_combout )))) # (!\reg_read_addr1[4]~1_combout  & (((\main_reg|rf_out1~324_combout ))))

	.dataa(\reg_read_addr1[4]~1_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.datac(\main_reg|rf_out1~324_combout ),
	.datad(\main_reg|rf_out1~314_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~717_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~717 .lut_mask = 16'hF870;
defparam \main_reg|rf_out1~717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N3
dffeas \main_reg|rf_out1[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out1~717_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out1[19] .is_wysiwyg = "true";
defparam \main_reg|rf_out1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N10
cycloneive_lcell_comb \main_reg|regFile~465 (
// Equation(s):
// \main_reg|regFile~465_combout  = (\main_reg|regFile~312_combout  & ((\main_reg|regFile~313_combout  & (\main_reg|rf_out1 [19])) # (!\main_reg|regFile~313_combout  & ((\main_reg|rf_out2 [19]))))) # (!\main_reg|regFile~312_combout  & 
// (((\main_reg|regFile~313_combout ))))

	.dataa(\main_reg|rf_out1 [19]),
	.datab(\main_reg|rf_out2 [19]),
	.datac(\main_reg|regFile~312_combout ),
	.datad(\main_reg|regFile~313_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~465_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~465 .lut_mask = 16'hAFC0;
defparam \main_reg|regFile~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N24
cycloneive_lcell_comb \main_reg|regFile~466 (
// Equation(s):
// \main_reg|regFile~466_combout  = (\main_reg|regFile~35_combout  & ((\main_reg|regFile~312_combout  & ((\main_reg|regFile~465_combout ))) # (!\main_reg|regFile~312_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [19]) # 
// (!\main_reg|regFile~465_combout )))))

	.dataa(\main_reg|regFile~35_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.datac(\main_reg|regFile~312_combout ),
	.datad(\main_reg|regFile~465_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~466_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~466 .lut_mask = 16'hA80A;
defparam \main_reg|regFile~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N6
cycloneive_lcell_comb \main_reg|regFile~461 (
// Equation(s):
// \main_reg|regFile~461_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & (\main_reg|regFile[13][19]~q )) # (!\reg_store_addr[0]~5_combout  & 
// ((\main_reg|regFile[12][19]~q )))))

	.dataa(\main_reg|regFile[13][19]~q ),
	.datab(\main_reg|regFile[12][19]~q ),
	.datac(\reg_store_addr[1]~4_combout ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~461_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~461 .lut_mask = 16'hFA0C;
defparam \main_reg|regFile~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N22
cycloneive_lcell_comb \main_reg|regFile~462 (
// Equation(s):
// \main_reg|regFile~462_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~461_combout  & ((\main_reg|regFile[15][19]~q ))) # (!\main_reg|regFile~461_combout  & (\main_reg|regFile[14][19]~q )))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~461_combout ))))

	.dataa(\main_reg|regFile[14][19]~q ),
	.datab(\main_reg|regFile[15][19]~q ),
	.datac(\reg_store_addr[1]~4_combout ),
	.datad(\main_reg|regFile~461_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~462_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~462 .lut_mask = 16'hCFA0;
defparam \main_reg|regFile~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N26
cycloneive_lcell_comb \main_reg|regFile~454 (
// Equation(s):
// \main_reg|regFile~454_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & ((\main_reg|regFile[5][19]~q ))) # (!\reg_store_addr[0]~5_combout  & 
// (\main_reg|regFile[4][19]~q ))))

	.dataa(\main_reg|regFile[4][19]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[5][19]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~454_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~454 .lut_mask = 16'hFC22;
defparam \main_reg|regFile~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N18
cycloneive_lcell_comb \main_reg|regFile~455 (
// Equation(s):
// \main_reg|regFile~455_combout  = (\main_reg|regFile~454_combout  & ((\main_reg|regFile[7][19]~q ) # ((!\reg_store_addr[1]~4_combout )))) # (!\main_reg|regFile~454_combout  & (((\main_reg|regFile[6][19]~q  & \reg_store_addr[1]~4_combout ))))

	.dataa(\main_reg|regFile[7][19]~q ),
	.datab(\main_reg|regFile[6][19]~q ),
	.datac(\main_reg|regFile~454_combout ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~455_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~455 .lut_mask = 16'hACF0;
defparam \main_reg|regFile~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N28
cycloneive_lcell_comb \main_reg|regFile~456 (
// Equation(s):
// \main_reg|regFile~456_combout  = (\reg_store_addr[0]~5_combout  & (((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout  & (\main_reg|regFile[10][19]~q )) # (!\reg_store_addr[1]~4_combout  & 
// ((\main_reg|regFile[8][19]~q )))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[10][19]~q ),
	.datac(\main_reg|regFile[8][19]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~456_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~456 .lut_mask = 16'hEE50;
defparam \main_reg|regFile~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N6
cycloneive_lcell_comb \main_reg|regFile~457 (
// Equation(s):
// \main_reg|regFile~457_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~456_combout  & (\main_reg|regFile[11][19]~q )) # (!\main_reg|regFile~456_combout  & ((\main_reg|regFile[9][19]~q ))))) # (!\reg_store_addr[0]~5_combout  & 
// (\main_reg|regFile~456_combout ))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile~456_combout ),
	.datac(\main_reg|regFile[11][19]~q ),
	.datad(\main_reg|regFile[9][19]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~457_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~457 .lut_mask = 16'hE6C4;
defparam \main_reg|regFile~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N22
cycloneive_lcell_comb \main_reg|regFile~458 (
// Equation(s):
// \main_reg|regFile~458_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile[2][19]~q ) # ((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (((\main_reg|regFile[0][19]~q  & !\reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile[2][19]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[0][19]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~458_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~458 .lut_mask = 16'hCCB8;
defparam \main_reg|regFile~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N12
cycloneive_lcell_comb \main_reg|regFile~459 (
// Equation(s):
// \main_reg|regFile~459_combout  = (\main_reg|regFile~458_combout  & (((\main_reg|regFile[3][19]~q ) # (!\reg_store_addr[0]~5_combout )))) # (!\main_reg|regFile~458_combout  & (\main_reg|regFile[1][19]~q  & ((\reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile~458_combout ),
	.datab(\main_reg|regFile[1][19]~q ),
	.datac(\main_reg|regFile[3][19]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~459_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~459 .lut_mask = 16'hE4AA;
defparam \main_reg|regFile~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N18
cycloneive_lcell_comb \main_reg|regFile~460 (
// Equation(s):
// \main_reg|regFile~460_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & (\main_reg|regFile~457_combout )) # (!\reg_store_addr[3]~1_combout  & 
// ((\main_reg|regFile~459_combout )))))

	.dataa(\main_reg|regFile~457_combout ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\main_reg|regFile~459_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~460_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~460 .lut_mask = 16'hE3E0;
defparam \main_reg|regFile~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N8
cycloneive_lcell_comb \main_reg|regFile~463 (
// Equation(s):
// \main_reg|regFile~463_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~460_combout  & (\main_reg|regFile~462_combout )) # (!\main_reg|regFile~460_combout  & ((\main_reg|regFile~455_combout ))))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~460_combout ))))

	.dataa(\main_reg|regFile~462_combout ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile~455_combout ),
	.datad(\main_reg|regFile~460_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~463_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~463 .lut_mask = 16'hBBC0;
defparam \main_reg|regFile~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N16
cycloneive_lcell_comb \main_reg|regFile~444 (
// Equation(s):
// \main_reg|regFile~444_combout  = (\reg_store_addr[3]~1_combout  & (((\main_reg|regFile[25][19]~q ) # (\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & (\main_reg|regFile[17][19]~q  & ((!\reg_store_addr[2]~2_combout ))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|regFile[17][19]~q ),
	.datac(\main_reg|regFile[25][19]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~444_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~444 .lut_mask = 16'hAAE4;
defparam \main_reg|regFile~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N20
cycloneive_lcell_comb \main_reg|regFile~445 (
// Equation(s):
// \main_reg|regFile~445_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~444_combout  & (\main_reg|regFile[29][19]~q )) # (!\main_reg|regFile~444_combout  & ((\main_reg|regFile[21][19]~q ))))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~444_combout ))))

	.dataa(\main_reg|regFile[29][19]~q ),
	.datab(\main_reg|regFile[21][19]~q ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\main_reg|regFile~444_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~445_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~445 .lut_mask = 16'hAFC0;
defparam \main_reg|regFile~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N26
cycloneive_lcell_comb \main_reg|regFile~451 (
// Equation(s):
// \main_reg|regFile~451_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[27][19]~q ) # ((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & (((\main_reg|regFile[19][19]~q  & !\reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile[27][19]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[19][19]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~451_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~451 .lut_mask = 16'hCCB8;
defparam \main_reg|regFile~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N18
cycloneive_lcell_comb \main_reg|regFile~452 (
// Equation(s):
// \main_reg|regFile~452_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~451_combout  & ((\main_reg|regFile[31][19]~q ))) # (!\main_reg|regFile~451_combout  & (\main_reg|regFile[23][19]~q )))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~451_combout ))))

	.dataa(\main_reg|regFile[23][19]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[31][19]~q ),
	.datad(\main_reg|regFile~451_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~452_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~452 .lut_mask = 16'hF388;
defparam \main_reg|regFile~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N6
cycloneive_lcell_comb \main_reg|regFile~448 (
// Equation(s):
// \main_reg|regFile~448_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & ((\main_reg|regFile[20][19]~q ))) # (!\reg_store_addr[2]~2_combout  & 
// (\main_reg|regFile[16][19]~q ))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|regFile[16][19]~q ),
	.datac(\main_reg|regFile[20][19]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~448_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~448 .lut_mask = 16'hFA44;
defparam \main_reg|regFile~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N22
cycloneive_lcell_comb \main_reg|regFile~449 (
// Equation(s):
// \main_reg|regFile~449_combout  = (\main_reg|regFile~448_combout  & ((\main_reg|regFile[28][19]~q ) # ((!\reg_store_addr[3]~1_combout )))) # (!\main_reg|regFile~448_combout  & (((\main_reg|regFile[24][19]~q  & \reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile~448_combout ),
	.datab(\main_reg|regFile[28][19]~q ),
	.datac(\main_reg|regFile[24][19]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~449_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~449 .lut_mask = 16'hD8AA;
defparam \main_reg|regFile~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N16
cycloneive_lcell_comb \main_reg|regFile~446 (
// Equation(s):
// \main_reg|regFile~446_combout  = (\reg_store_addr[2]~2_combout  & (((\main_reg|regFile[22][19]~q ) # (\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & (\main_reg|regFile[18][19]~q  & ((!\reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile[18][19]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[22][19]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~446_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~446 .lut_mask = 16'hCCE2;
defparam \main_reg|regFile~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N10
cycloneive_lcell_comb \main_reg|regFile~447 (
// Equation(s):
// \main_reg|regFile~447_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~446_combout  & ((\main_reg|regFile[30][19]~q ))) # (!\main_reg|regFile~446_combout  & (\main_reg|regFile[26][19]~q )))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~446_combout ))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|regFile[26][19]~q ),
	.datac(\main_reg|regFile[30][19]~q ),
	.datad(\main_reg|regFile~446_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~447_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~447 .lut_mask = 16'hF588;
defparam \main_reg|regFile~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N6
cycloneive_lcell_comb \main_reg|regFile~450 (
// Equation(s):
// \main_reg|regFile~450_combout  = (\reg_store_addr[1]~4_combout  & (((\main_reg|regFile~447_combout ) # (\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (\main_reg|regFile~449_combout  & ((!\reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile~449_combout ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile~447_combout ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~450_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~450 .lut_mask = 16'hCCE2;
defparam \main_reg|regFile~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N20
cycloneive_lcell_comb \main_reg|regFile~453 (
// Equation(s):
// \main_reg|regFile~453_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~450_combout  & ((\main_reg|regFile~452_combout ))) # (!\main_reg|regFile~450_combout  & (\main_reg|regFile~445_combout )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~450_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile~445_combout ),
	.datac(\main_reg|regFile~452_combout ),
	.datad(\main_reg|regFile~450_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~453_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~453 .lut_mask = 16'hF588;
defparam \main_reg|regFile~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y41_N14
cycloneive_lcell_comb \main_reg|regFile~464 (
// Equation(s):
// \main_reg|regFile~464_combout  = (!\wen_prot~q  & ((\reg_store_addr[4]~3_combout  & ((\main_reg|regFile~453_combout ))) # (!\reg_store_addr[4]~3_combout  & (\main_reg|regFile~463_combout ))))

	.dataa(\wen_prot~q ),
	.datab(\reg_store_addr[4]~3_combout ),
	.datac(\main_reg|regFile~463_combout ),
	.datad(\main_reg|regFile~453_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~464_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~464 .lut_mask = 16'h5410;
defparam \main_reg|regFile~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N12
cycloneive_lcell_comb \mem_data_in[5]~30 (
// Equation(s):
// \mem_data_in[5]~30_combout  = (\main_reg|rf_out2 [5] & \Equal8~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|rf_out2 [5]),
	.datad(\Equal8~0_combout ),
	.cin(gnd),
	.combout(\mem_data_in[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mem_data_in[5]~30 .lut_mask = 16'hF000;
defparam \mem_data_in[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N14
cycloneive_lcell_comb \mem_data_in[6]~29 (
// Equation(s):
// \mem_data_in[6]~29_combout  = (\main_reg|rf_out2 [6] & \Equal8~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|rf_out2 [6]),
	.datad(\Equal8~0_combout ),
	.cin(gnd),
	.combout(\mem_data_in[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mem_data_in[6]~29 .lut_mask = 16'hF000;
defparam \mem_data_in[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N20
cycloneive_lcell_comb \mem_data_in[7]~28 (
// Equation(s):
// \mem_data_in[7]~28_combout  = (\main_reg|rf_out2 [7] & \Equal8~0_combout )

	.dataa(\main_reg|rf_out2 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Equal8~0_combout ),
	.cin(gnd),
	.combout(\mem_data_in[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mem_data_in[7]~28 .lut_mask = 16'hAA00;
defparam \mem_data_in[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N2
cycloneive_lcell_comb \mem_data_in[8]~27 (
// Equation(s):
// \mem_data_in[8]~27_combout  = (\main_reg|rf_out2 [8] & \Equal8~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|rf_out2 [8]),
	.datad(\Equal8~0_combout ),
	.cin(gnd),
	.combout(\mem_data_in[8]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mem_data_in[8]~27 .lut_mask = 16'hF000;
defparam \mem_data_in[8]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y42_N19
dffeas \main_reg|regFile[26][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~777_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[26][9] .is_wysiwyg = "true";
defparam \main_reg|regFile[26][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N14
cycloneive_lcell_comb \main_reg|regFile[30][9]~feeder (
// Equation(s):
// \main_reg|regFile[30][9]~feeder_combout  = \main_reg|regFile~777_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~777_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[30][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[30][9]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[30][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N15
dffeas \main_reg|regFile[30][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[30][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[30][9] .is_wysiwyg = "true";
defparam \main_reg|regFile[30][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y42_N1
dffeas \main_reg|regFile[22][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~777_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[22][9] .is_wysiwyg = "true";
defparam \main_reg|regFile[22][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N24
cycloneive_lcell_comb \main_reg|regFile[18][9]~feeder (
// Equation(s):
// \main_reg|regFile[18][9]~feeder_combout  = \main_reg|regFile~777_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~777_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[18][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[18][9]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[18][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N25
dffeas \main_reg|regFile[18][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[18][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[18][9] .is_wysiwyg = "true";
defparam \main_reg|regFile[18][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N26
cycloneive_lcell_comb \main_reg|regFile~769 (
// Equation(s):
// \main_reg|regFile~769_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile[22][9]~q ) # ((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & (((\main_reg|regFile[18][9]~q  & !\reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile[22][9]~q ),
	.datab(\main_reg|regFile[18][9]~q ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~769_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~769 .lut_mask = 16'hF0AC;
defparam \main_reg|regFile~769 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N8
cycloneive_lcell_comb \main_reg|regFile~770 (
// Equation(s):
// \main_reg|regFile~770_combout  = (\main_reg|regFile~769_combout  & (((\main_reg|regFile[30][9]~q ) # (!\reg_store_addr[3]~1_combout )))) # (!\main_reg|regFile~769_combout  & (\main_reg|regFile[26][9]~q  & ((\reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile[26][9]~q ),
	.datab(\main_reg|regFile[30][9]~q ),
	.datac(\main_reg|regFile~769_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~770_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~770 .lut_mask = 16'hCAF0;
defparam \main_reg|regFile~770 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N9
dffeas \main_reg|regFile[24][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~777_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[24][9] .is_wysiwyg = "true";
defparam \main_reg|regFile[24][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N27
dffeas \main_reg|regFile[28][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~777_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[28][9] .is_wysiwyg = "true";
defparam \main_reg|regFile[28][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N6
cycloneive_lcell_comb \main_reg|regFile[16][9]~feeder (
// Equation(s):
// \main_reg|regFile[16][9]~feeder_combout  = \main_reg|regFile~777_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~777_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[16][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[16][9]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[16][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N7
dffeas \main_reg|regFile[16][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[16][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[16][9] .is_wysiwyg = "true";
defparam \main_reg|regFile[16][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N17
dffeas \main_reg|regFile[20][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~777_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[20][9] .is_wysiwyg = "true";
defparam \main_reg|regFile[20][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N16
cycloneive_lcell_comb \main_reg|regFile~771 (
// Equation(s):
// \main_reg|regFile~771_combout  = (\reg_store_addr[2]~2_combout  & (((\main_reg|regFile[20][9]~q ) # (\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & (\main_reg|regFile[16][9]~q  & ((!\reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile[16][9]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[20][9]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~771_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~771 .lut_mask = 16'hCCE2;
defparam \main_reg|regFile~771 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N30
cycloneive_lcell_comb \main_reg|regFile~772 (
// Equation(s):
// \main_reg|regFile~772_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~771_combout  & ((\main_reg|regFile[28][9]~q ))) # (!\main_reg|regFile~771_combout  & (\main_reg|regFile[24][9]~q )))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~771_combout ))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|regFile[24][9]~q ),
	.datac(\main_reg|regFile[28][9]~q ),
	.datad(\main_reg|regFile~771_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~772_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~772 .lut_mask = 16'hF588;
defparam \main_reg|regFile~772 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N0
cycloneive_lcell_comb \main_reg|regFile~773 (
// Equation(s):
// \main_reg|regFile~773_combout  = (\reg_store_addr[0]~5_combout  & (((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout  & (\main_reg|regFile~770_combout )) # (!\reg_store_addr[1]~4_combout  & 
// ((\main_reg|regFile~772_combout )))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile~770_combout ),
	.datac(\reg_store_addr[1]~4_combout ),
	.datad(\main_reg|regFile~772_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~773_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~773 .lut_mask = 16'hE5E0;
defparam \main_reg|regFile~773 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N10
cycloneive_lcell_comb \main_reg|regFile[21][9]~feeder (
// Equation(s):
// \main_reg|regFile[21][9]~feeder_combout  = \main_reg|regFile~777_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~777_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[21][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[21][9]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[21][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N11
dffeas \main_reg|regFile[21][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[21][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[21][9] .is_wysiwyg = "true";
defparam \main_reg|regFile[21][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N10
cycloneive_lcell_comb \main_reg|regFile[25][9]~feeder (
// Equation(s):
// \main_reg|regFile[25][9]~feeder_combout  = \main_reg|regFile~777_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~777_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[25][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[25][9]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[25][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N11
dffeas \main_reg|regFile[25][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[25][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[25][9] .is_wysiwyg = "true";
defparam \main_reg|regFile[25][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y34_N11
dffeas \main_reg|regFile[17][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~777_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[17][9] .is_wysiwyg = "true";
defparam \main_reg|regFile[17][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N28
cycloneive_lcell_comb \main_reg|regFile~767 (
// Equation(s):
// \main_reg|regFile~767_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[25][9]~q ) # ((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & (((\main_reg|regFile[17][9]~q  & !\reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile[25][9]~q ),
	.datab(\main_reg|regFile[17][9]~q ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~767_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~767 .lut_mask = 16'hF0AC;
defparam \main_reg|regFile~767 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N25
dffeas \main_reg|regFile[29][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~777_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[29][9] .is_wysiwyg = "true";
defparam \main_reg|regFile[29][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N16
cycloneive_lcell_comb \main_reg|regFile~768 (
// Equation(s):
// \main_reg|regFile~768_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~767_combout  & ((\main_reg|regFile[29][9]~q ))) # (!\main_reg|regFile~767_combout  & (\main_reg|regFile[21][9]~q )))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~767_combout ))))

	.dataa(\main_reg|regFile[21][9]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile~767_combout ),
	.datad(\main_reg|regFile[29][9]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~768_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~768 .lut_mask = 16'hF838;
defparam \main_reg|regFile~768 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N6
cycloneive_lcell_comb \main_reg|regFile[31][9]~feeder (
// Equation(s):
// \main_reg|regFile[31][9]~feeder_combout  = \main_reg|regFile~777_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~777_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[31][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[31][9]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[31][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N7
dffeas \main_reg|regFile[31][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[31][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[31][9] .is_wysiwyg = "true";
defparam \main_reg|regFile[31][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N21
dffeas \main_reg|regFile[23][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~777_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[23][9] .is_wysiwyg = "true";
defparam \main_reg|regFile[23][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N2
cycloneive_lcell_comb \main_reg|regFile[19][9]~feeder (
// Equation(s):
// \main_reg|regFile[19][9]~feeder_combout  = \main_reg|regFile~777_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~777_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[19][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[19][9]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[19][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y40_N3
dffeas \main_reg|regFile[19][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[19][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[19][9] .is_wysiwyg = "true";
defparam \main_reg|regFile[19][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y40_N9
dffeas \main_reg|regFile[27][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~777_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[27][9] .is_wysiwyg = "true";
defparam \main_reg|regFile[27][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N8
cycloneive_lcell_comb \main_reg|regFile~774 (
// Equation(s):
// \main_reg|regFile~774_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[27][9]~q ))) # (!\reg_store_addr[3]~1_combout  & 
// (\main_reg|regFile[19][9]~q ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[19][9]~q ),
	.datac(\main_reg|regFile[27][9]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~774_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~774 .lut_mask = 16'hFA44;
defparam \main_reg|regFile~774 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N18
cycloneive_lcell_comb \main_reg|regFile~775 (
// Equation(s):
// \main_reg|regFile~775_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~774_combout  & (\main_reg|regFile[31][9]~q )) # (!\main_reg|regFile~774_combout  & ((\main_reg|regFile[23][9]~q ))))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~774_combout ))))

	.dataa(\main_reg|regFile[31][9]~q ),
	.datab(\main_reg|regFile[23][9]~q ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\main_reg|regFile~774_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~775_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~775 .lut_mask = 16'hAFC0;
defparam \main_reg|regFile~775 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N22
cycloneive_lcell_comb \main_reg|regFile~776 (
// Equation(s):
// \main_reg|regFile~776_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~773_combout  & ((\main_reg|regFile~775_combout ))) # (!\main_reg|regFile~773_combout  & (\main_reg|regFile~768_combout )))) # (!\reg_store_addr[0]~5_combout  & 
// (\main_reg|regFile~773_combout ))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile~773_combout ),
	.datac(\main_reg|regFile~768_combout ),
	.datad(\main_reg|regFile~775_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~776_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~776 .lut_mask = 16'hEC64;
defparam \main_reg|regFile~776 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N4
cycloneive_lcell_comb \main_reg|regFile[4][9]~feeder (
// Equation(s):
// \main_reg|regFile[4][9]~feeder_combout  = \main_reg|regFile~777_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~777_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[4][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[4][9]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[4][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N5
dffeas \main_reg|regFile[4][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[4][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[4][9] .is_wysiwyg = "true";
defparam \main_reg|regFile[4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y43_N23
dffeas \main_reg|regFile[6][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~777_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[6][9] .is_wysiwyg = "true";
defparam \main_reg|regFile[6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N22
cycloneive_lcell_comb \main_reg|rf_out1~517 (
// Equation(s):
// \main_reg|rf_out1~517_combout  = (\reg_read_addr1[1]~4_combout  & (((\main_reg|regFile[6][9]~q ) # (\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & (\main_reg|regFile[4][9]~q  & ((!\reg_read_addr1[0]~5_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[4][9]~q ),
	.datac(\main_reg|regFile[6][9]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~517_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~517 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out1~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N26
cycloneive_lcell_comb \main_reg|regFile[7][9]~feeder (
// Equation(s):
// \main_reg|regFile[7][9]~feeder_combout  = \main_reg|regFile~777_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~777_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[7][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[7][9]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[7][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N27
dffeas \main_reg|regFile[7][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[7][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[7][9] .is_wysiwyg = "true";
defparam \main_reg|regFile[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y43_N9
dffeas \main_reg|regFile[5][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~777_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[5][9] .is_wysiwyg = "true";
defparam \main_reg|regFile[5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N8
cycloneive_lcell_comb \main_reg|rf_out1~518 (
// Equation(s):
// \main_reg|rf_out1~518_combout  = (\main_reg|rf_out1~517_combout  & ((\main_reg|regFile[7][9]~q ) # ((!\reg_read_addr1[0]~5_combout )))) # (!\main_reg|rf_out1~517_combout  & (((\main_reg|regFile[5][9]~q  & \reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|rf_out1~517_combout ),
	.datab(\main_reg|regFile[7][9]~q ),
	.datac(\main_reg|regFile[5][9]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~518_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~518 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out1~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N20
cycloneive_lcell_comb \main_reg|regFile[1][9]~feeder (
// Equation(s):
// \main_reg|regFile[1][9]~feeder_combout  = \main_reg|regFile~777_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~777_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[1][9]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N21
dffeas \main_reg|regFile[1][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[1][9] .is_wysiwyg = "true";
defparam \main_reg|regFile[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N12
cycloneive_lcell_comb \main_reg|regFile[0][9]~feeder (
// Equation(s):
// \main_reg|regFile[0][9]~feeder_combout  = \main_reg|regFile~777_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~777_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[0][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[0][9]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[0][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N13
dffeas \main_reg|regFile[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[0][9] .is_wysiwyg = "true";
defparam \main_reg|regFile[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N6
cycloneive_lcell_comb \main_reg|rf_out1~519 (
// Equation(s):
// \main_reg|rf_out1~519_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|regFile[1][9]~q ) # ((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & (((!\reg_read_addr1[1]~4_combout  & \main_reg|regFile[0][9]~q ))))

	.dataa(\main_reg|regFile[1][9]~q ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\reg_read_addr1[1]~4_combout ),
	.datad(\main_reg|regFile[0][9]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~519_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~519 .lut_mask = 16'hCBC8;
defparam \main_reg|rf_out1~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N16
cycloneive_lcell_comb \main_reg|regFile[3][9]~feeder (
// Equation(s):
// \main_reg|regFile[3][9]~feeder_combout  = \main_reg|regFile~777_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~777_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[3][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[3][9]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[3][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N17
dffeas \main_reg|regFile[3][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[3][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[3][9] .is_wysiwyg = "true";
defparam \main_reg|regFile[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N16
cycloneive_lcell_comb \main_reg|regFile[2][9]~feeder (
// Equation(s):
// \main_reg|regFile[2][9]~feeder_combout  = \main_reg|regFile~777_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~777_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[2][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[2][9]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[2][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N17
dffeas \main_reg|regFile[2][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[2][9] .is_wysiwyg = "true";
defparam \main_reg|regFile[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N10
cycloneive_lcell_comb \main_reg|rf_out1~520 (
// Equation(s):
// \main_reg|rf_out1~520_combout  = (\main_reg|rf_out1~519_combout  & ((\main_reg|regFile[3][9]~q ) # ((!\reg_read_addr1[1]~4_combout )))) # (!\main_reg|rf_out1~519_combout  & (((\reg_read_addr1[1]~4_combout  & \main_reg|regFile[2][9]~q ))))

	.dataa(\main_reg|rf_out1~519_combout ),
	.datab(\main_reg|regFile[3][9]~q ),
	.datac(\reg_read_addr1[1]~4_combout ),
	.datad(\main_reg|regFile[2][9]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~520_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~520 .lut_mask = 16'hDA8A;
defparam \main_reg|rf_out1~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N12
cycloneive_lcell_comb \main_reg|rf_out1~521 (
// Equation(s):
// \main_reg|rf_out1~521_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~518_combout ) # ((\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & (((!\reg_read_addr1[3]~3_combout  & \main_reg|rf_out1~520_combout ))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\main_reg|rf_out1~518_combout ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\main_reg|rf_out1~520_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~521_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~521 .lut_mask = 16'hADA8;
defparam \main_reg|rf_out1~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N11
dffeas \main_reg|regFile[11][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~777_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[11][9] .is_wysiwyg = "true";
defparam \main_reg|regFile[11][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N15
dffeas \main_reg|regFile[9][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~777_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[9][9] .is_wysiwyg = "true";
defparam \main_reg|regFile[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N21
dffeas \main_reg|regFile[8][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~777_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[8][9] .is_wysiwyg = "true";
defparam \main_reg|regFile[8][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N4
cycloneive_lcell_comb \main_reg|rf_out1~515 (
// Equation(s):
// \main_reg|rf_out1~515_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[9][9]~q )) # (!\reg_read_addr1[0]~5_combout  & 
// ((\main_reg|regFile[8][9]~q )))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[9][9]~q ),
	.datac(\main_reg|regFile[8][9]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~515_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~515 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out1~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N19
dffeas \main_reg|regFile[10][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~777_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[10][9] .is_wysiwyg = "true";
defparam \main_reg|regFile[10][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N0
cycloneive_lcell_comb \main_reg|rf_out1~516 (
// Equation(s):
// \main_reg|rf_out1~516_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~515_combout  & (\main_reg|regFile[11][9]~q )) # (!\main_reg|rf_out1~515_combout  & ((\main_reg|regFile[10][9]~q ))))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~515_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[11][9]~q ),
	.datac(\main_reg|rf_out1~515_combout ),
	.datad(\main_reg|regFile[10][9]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~516_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~516 .lut_mask = 16'hDAD0;
defparam \main_reg|rf_out1~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N7
dffeas \main_reg|regFile[13][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~777_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[13][9] .is_wysiwyg = "true";
defparam \main_reg|regFile[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y41_N13
dffeas \main_reg|regFile[12][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~777_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[12][9] .is_wysiwyg = "true";
defparam \main_reg|regFile[12][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N4
cycloneive_lcell_comb \main_reg|regFile[14][9]~feeder (
// Equation(s):
// \main_reg|regFile[14][9]~feeder_combout  = \main_reg|regFile~777_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~777_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[14][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[14][9]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[14][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N5
dffeas \main_reg|regFile[14][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[14][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[14][9] .is_wysiwyg = "true";
defparam \main_reg|regFile[14][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N2
cycloneive_lcell_comb \main_reg|rf_out1~522 (
// Equation(s):
// \main_reg|rf_out1~522_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[14][9]~q ))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|regFile[12][9]~q ))))

	.dataa(\main_reg|regFile[12][9]~q ),
	.datab(\main_reg|regFile[14][9]~q ),
	.datac(\reg_read_addr1[0]~5_combout ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~522_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~522 .lut_mask = 16'hFC0A;
defparam \main_reg|rf_out1~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N6
cycloneive_lcell_comb \main_reg|rf_out1~523 (
// Equation(s):
// \main_reg|rf_out1~523_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~522_combout  & (\main_reg|regFile[15][9]~q )) # (!\main_reg|rf_out1~522_combout  & ((\main_reg|regFile[13][9]~q ))))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~522_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[15][9]~q ),
	.datac(\main_reg|regFile[13][9]~q ),
	.datad(\main_reg|rf_out1~522_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~523_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~523 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N30
cycloneive_lcell_comb \main_reg|rf_out1~524 (
// Equation(s):
// \main_reg|rf_out1~524_combout  = (\main_reg|rf_out1~521_combout  & (((\main_reg|rf_out1~523_combout ) # (!\reg_read_addr1[3]~3_combout )))) # (!\main_reg|rf_out1~521_combout  & (\main_reg|rf_out1~516_combout  & (\reg_read_addr1[3]~3_combout )))

	.dataa(\main_reg|rf_out1~521_combout ),
	.datab(\main_reg|rf_out1~516_combout ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\main_reg|rf_out1~523_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~524_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~524 .lut_mask = 16'hEA4A;
defparam \main_reg|rf_out1~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N10
cycloneive_lcell_comb \main_reg|rf_out1~507 (
// Equation(s):
// \main_reg|rf_out1~507_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[21][9]~q )) # (!\reg_read_addr1[2]~2_combout  & 
// ((\main_reg|regFile[17][9]~q )))))

	.dataa(\main_reg|regFile[21][9]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[17][9]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~507_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~507 .lut_mask = 16'hEE30;
defparam \main_reg|rf_out1~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N6
cycloneive_lcell_comb \main_reg|rf_out1~508 (
// Equation(s):
// \main_reg|rf_out1~508_combout  = (\main_reg|rf_out1~507_combout  & ((\main_reg|regFile[29][9]~q ) # ((!\reg_read_addr1[3]~3_combout )))) # (!\main_reg|rf_out1~507_combout  & (((\reg_read_addr1[3]~3_combout  & \main_reg|regFile[25][9]~q ))))

	.dataa(\main_reg|rf_out1~507_combout ),
	.datab(\main_reg|regFile[29][9]~q ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\main_reg|regFile[25][9]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~508_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~508 .lut_mask = 16'hDA8A;
defparam \main_reg|rf_out1~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N8
cycloneive_lcell_comb \main_reg|rf_out1~509 (
// Equation(s):
// \main_reg|rf_out1~509_combout  = (\reg_read_addr1[2]~2_combout  & (((\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[24][9]~q ))) # (!\reg_read_addr1[3]~3_combout  & 
// (\main_reg|regFile[16][9]~q ))))

	.dataa(\main_reg|regFile[16][9]~q ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[24][9]~q ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~509_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~509 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out1~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N26
cycloneive_lcell_comb \main_reg|rf_out1~510 (
// Equation(s):
// \main_reg|rf_out1~510_combout  = (\main_reg|rf_out1~509_combout  & (((\main_reg|regFile[28][9]~q ) # (!\reg_read_addr1[2]~2_combout )))) # (!\main_reg|rf_out1~509_combout  & (\main_reg|regFile[20][9]~q  & ((\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|rf_out1~509_combout ),
	.datab(\main_reg|regFile[20][9]~q ),
	.datac(\main_reg|regFile[28][9]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~510_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~510 .lut_mask = 16'hE4AA;
defparam \main_reg|rf_out1~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N16
cycloneive_lcell_comb \main_reg|rf_out1~511 (
// Equation(s):
// \main_reg|rf_out1~511_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~508_combout ) # ((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & (((!\reg_read_addr1[1]~4_combout  & \main_reg|rf_out1~510_combout ))))

	.dataa(\main_reg|rf_out1~508_combout ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\reg_read_addr1[1]~4_combout ),
	.datad(\main_reg|rf_out1~510_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~511_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~511 .lut_mask = 16'hCBC8;
defparam \main_reg|rf_out1~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N18
cycloneive_lcell_comb \main_reg|rf_out1~505 (
// Equation(s):
// \main_reg|rf_out1~505_combout  = (\reg_read_addr1[3]~3_combout  & (((\main_reg|regFile[26][9]~q ) # (\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (\main_reg|regFile[18][9]~q  & ((!\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[18][9]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[26][9]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~505_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~505 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out1~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N0
cycloneive_lcell_comb \main_reg|rf_out1~506 (
// Equation(s):
// \main_reg|rf_out1~506_combout  = (\main_reg|rf_out1~505_combout  & ((\main_reg|regFile[30][9]~q ) # ((!\reg_read_addr1[2]~2_combout )))) # (!\main_reg|rf_out1~505_combout  & (((\main_reg|regFile[22][9]~q  & \reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[30][9]~q ),
	.datab(\main_reg|rf_out1~505_combout ),
	.datac(\main_reg|regFile[22][9]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~506_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~506 .lut_mask = 16'hB8CC;
defparam \main_reg|rf_out1~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N20
cycloneive_lcell_comb \main_reg|rf_out1~512 (
// Equation(s):
// \main_reg|rf_out1~512_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & ((\main_reg|regFile[23][9]~q ))) # (!\reg_read_addr1[2]~2_combout  & 
// (\main_reg|regFile[19][9]~q ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|regFile[19][9]~q ),
	.datac(\main_reg|regFile[23][9]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~512_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~512 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out1~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N0
cycloneive_lcell_comb \main_reg|rf_out1~513 (
// Equation(s):
// \main_reg|rf_out1~513_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~512_combout  & (\main_reg|regFile[31][9]~q )) # (!\main_reg|rf_out1~512_combout  & ((\main_reg|regFile[27][9]~q ))))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~512_combout ))))

	.dataa(\main_reg|regFile[31][9]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[27][9]~q ),
	.datad(\main_reg|rf_out1~512_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~513_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~513 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out1~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N10
cycloneive_lcell_comb \main_reg|rf_out1~514 (
// Equation(s):
// \main_reg|rf_out1~514_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~511_combout  & ((\main_reg|rf_out1~513_combout ))) # (!\main_reg|rf_out1~511_combout  & (\main_reg|rf_out1~506_combout )))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|rf_out1~511_combout ))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|rf_out1~511_combout ),
	.datac(\main_reg|rf_out1~506_combout ),
	.datad(\main_reg|rf_out1~513_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~514_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~514 .lut_mask = 16'hEC64;
defparam \main_reg|rf_out1~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N2
cycloneive_lcell_comb \main_reg|rf_out1~727 (
// Equation(s):
// \main_reg|rf_out1~727_combout  = (\reg_read_addr1[4]~1_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [19] & ((\main_reg|rf_out1~514_combout ))) # (!\my_program|altsyncram_component|auto_generated|q_a [19] & 
// (\main_reg|rf_out1~524_combout )))) # (!\reg_read_addr1[4]~1_combout  & (((\main_reg|rf_out1~524_combout ))))

	.dataa(\reg_read_addr1[4]~1_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.datac(\main_reg|rf_out1~524_combout ),
	.datad(\main_reg|rf_out1~514_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~727_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~727 .lut_mask = 16'hF870;
defparam \main_reg|rf_out1~727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N3
dffeas \main_reg|rf_out1[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out1~727_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out1[9] .is_wysiwyg = "true";
defparam \main_reg|rf_out1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N2
cycloneive_lcell_comb \main_reg|regFile~755 (
// Equation(s):
// \main_reg|regFile~755_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & (\main_reg|regFile[5][9]~q )) # (!\reg_store_addr[0]~5_combout  & 
// ((\main_reg|regFile[4][9]~q )))))

	.dataa(\main_reg|regFile[5][9]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[4][9]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~755_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~755 .lut_mask = 16'hEE30;
defparam \main_reg|regFile~755 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N12
cycloneive_lcell_comb \main_reg|regFile~756 (
// Equation(s):
// \main_reg|regFile~756_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~755_combout  & ((\main_reg|regFile[7][9]~q ))) # (!\main_reg|regFile~755_combout  & (\main_reg|regFile[6][9]~q )))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~755_combout ))))

	.dataa(\main_reg|regFile[6][9]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[7][9]~q ),
	.datad(\main_reg|regFile~755_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~756_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~756 .lut_mask = 16'hF388;
defparam \main_reg|regFile~756 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N12
cycloneive_lcell_comb \main_reg|regFile~762 (
// Equation(s):
// \main_reg|regFile~762_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile[13][9]~q ) # ((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & (((\main_reg|regFile[12][9]~q  & !\reg_store_addr[1]~4_combout ))))

	.dataa(\main_reg|regFile[13][9]~q ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile[12][9]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~762_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~762 .lut_mask = 16'hCCB8;
defparam \main_reg|regFile~762 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N22
cycloneive_lcell_comb \main_reg|regFile~763 (
// Equation(s):
// \main_reg|regFile~763_combout  = (\main_reg|regFile~762_combout  & (((\main_reg|regFile[15][9]~q ) # (!\reg_store_addr[1]~4_combout )))) # (!\main_reg|regFile~762_combout  & (\main_reg|regFile[14][9]~q  & ((\reg_store_addr[1]~4_combout ))))

	.dataa(\main_reg|regFile~762_combout ),
	.datab(\main_reg|regFile[14][9]~q ),
	.datac(\main_reg|regFile[15][9]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~763_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~763 .lut_mask = 16'hE4AA;
defparam \main_reg|regFile~763 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N20
cycloneive_lcell_comb \main_reg|regFile~757 (
// Equation(s):
// \main_reg|regFile~757_combout  = (\reg_store_addr[0]~5_combout  & (((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout  & (\main_reg|regFile[10][9]~q )) # (!\reg_store_addr[1]~4_combout  & 
// ((\main_reg|regFile[8][9]~q )))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[10][9]~q ),
	.datac(\main_reg|regFile[8][9]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~757_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~757 .lut_mask = 16'hEE50;
defparam \main_reg|regFile~757 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N10
cycloneive_lcell_comb \main_reg|regFile~758 (
// Equation(s):
// \main_reg|regFile~758_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~757_combout  & ((\main_reg|regFile[11][9]~q ))) # (!\main_reg|regFile~757_combout  & (\main_reg|regFile[9][9]~q )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~757_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[9][9]~q ),
	.datac(\main_reg|regFile[11][9]~q ),
	.datad(\main_reg|regFile~757_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~758_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~758 .lut_mask = 16'hF588;
defparam \main_reg|regFile~758 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N0
cycloneive_lcell_comb \main_reg|regFile~759 (
// Equation(s):
// \main_reg|regFile~759_combout  = (\reg_store_addr[1]~4_combout  & (((\main_reg|regFile[2][9]~q ) # (\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (\main_reg|regFile[0][9]~q  & ((!\reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile[0][9]~q ),
	.datab(\main_reg|regFile[2][9]~q ),
	.datac(\reg_store_addr[1]~4_combout ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~759_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~759 .lut_mask = 16'hF0CA;
defparam \main_reg|regFile~759 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N30
cycloneive_lcell_comb \main_reg|regFile~760 (
// Equation(s):
// \main_reg|regFile~760_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~759_combout  & (\main_reg|regFile[3][9]~q )) # (!\main_reg|regFile~759_combout  & ((\main_reg|regFile[1][9]~q ))))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~759_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[3][9]~q ),
	.datac(\main_reg|regFile[1][9]~q ),
	.datad(\main_reg|regFile~759_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~760_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~760 .lut_mask = 16'hDDA0;
defparam \main_reg|regFile~760 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N18
cycloneive_lcell_comb \main_reg|regFile~761 (
// Equation(s):
// \main_reg|regFile~761_combout  = (\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout ) # ((\main_reg|regFile~758_combout )))) # (!\reg_store_addr[3]~1_combout  & (!\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~760_combout ))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile~758_combout ),
	.datad(\main_reg|regFile~760_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~761_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~761 .lut_mask = 16'hB9A8;
defparam \main_reg|regFile~761 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N20
cycloneive_lcell_comb \main_reg|regFile~764 (
// Equation(s):
// \main_reg|regFile~764_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~761_combout  & ((\main_reg|regFile~763_combout ))) # (!\main_reg|regFile~761_combout  & (\main_reg|regFile~756_combout )))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~761_combout ))))

	.dataa(\main_reg|regFile~756_combout ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile~763_combout ),
	.datad(\main_reg|regFile~761_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~764_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~764 .lut_mask = 16'hF388;
defparam \main_reg|regFile~764 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N8
cycloneive_lcell_comb \main_reg|regFile~765 (
// Equation(s):
// \main_reg|regFile~765_combout  = (\main_reg|regFile~83_combout  & (\main_reg|rf_out1 [9] & (\main_reg|regFile~82_combout ))) # (!\main_reg|regFile~83_combout  & (((\main_reg|regFile~764_combout ) # (!\main_reg|regFile~82_combout ))))

	.dataa(\main_reg|regFile~83_combout ),
	.datab(\main_reg|rf_out1 [9]),
	.datac(\main_reg|regFile~82_combout ),
	.datad(\main_reg|regFile~764_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~765_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~765 .lut_mask = 16'hD585;
defparam \main_reg|regFile~765 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y43_N9
dffeas \main_reg|regFile[7][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~514_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[7][18] .is_wysiwyg = "true";
defparam \main_reg|regFile[7][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N28
cycloneive_lcell_comb \main_reg|regFile[6][18]~feeder (
// Equation(s):
// \main_reg|regFile[6][18]~feeder_combout  = \main_reg|regFile~514_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~514_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[6][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[6][18]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[6][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N29
dffeas \main_reg|regFile[6][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[6][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[6][18] .is_wysiwyg = "true";
defparam \main_reg|regFile[6][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y43_N13
dffeas \main_reg|regFile[4][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~514_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[4][18] .is_wysiwyg = "true";
defparam \main_reg|regFile[4][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N30
cycloneive_lcell_comb \main_reg|regFile[5][18]~feeder (
// Equation(s):
// \main_reg|regFile[5][18]~feeder_combout  = \main_reg|regFile~514_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~514_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[5][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[5][18]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[5][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N31
dffeas \main_reg|regFile[5][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[5][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[5][18] .is_wysiwyg = "true";
defparam \main_reg|regFile[5][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N28
cycloneive_lcell_comb \main_reg|rf_out2~283 (
// Equation(s):
// \main_reg|rf_out2~283_combout  = (\reg_read_addr2[0]~12_combout  & (((\main_reg|regFile[5][18]~q ) # (\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & (\main_reg|regFile[4][18]~q  & ((!\reg_read_addr2[1]~11_combout ))))

	.dataa(\main_reg|regFile[4][18]~q ),
	.datab(\main_reg|regFile[5][18]~q ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~283_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~283 .lut_mask = 16'hF0CA;
defparam \main_reg|rf_out2~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N6
cycloneive_lcell_comb \main_reg|rf_out2~284 (
// Equation(s):
// \main_reg|rf_out2~284_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~283_combout  & (\main_reg|regFile[7][18]~q )) # (!\main_reg|rf_out2~283_combout  & ((\main_reg|regFile[6][18]~q ))))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~283_combout ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|regFile[7][18]~q ),
	.datac(\main_reg|regFile[6][18]~q ),
	.datad(\main_reg|rf_out2~283_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~284_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~284 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N13
dffeas \main_reg|regFile[13][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~514_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[13][18] .is_wysiwyg = "true";
defparam \main_reg|regFile[13][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N11
dffeas \main_reg|regFile[12][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~514_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[12][18] .is_wysiwyg = "true";
defparam \main_reg|regFile[12][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N14
cycloneive_lcell_comb \main_reg|rf_out2~290 (
// Equation(s):
// \main_reg|rf_out2~290_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & (\main_reg|regFile[13][18]~q )) # (!\reg_read_addr2[0]~12_combout  & 
// ((\main_reg|regFile[12][18]~q )))))

	.dataa(\main_reg|regFile[13][18]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[12][18]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~290_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~290 .lut_mask = 16'hEE30;
defparam \main_reg|rf_out2~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N27
dffeas \main_reg|regFile[15][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile~514_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[15][18] .is_wysiwyg = "true";
defparam \main_reg|regFile[15][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N4
cycloneive_lcell_comb \main_reg|rf_out2~291 (
// Equation(s):
// \main_reg|rf_out2~291_combout  = (\main_reg|rf_out2~290_combout  & (((\main_reg|regFile[15][18]~q ) # (!\reg_read_addr2[1]~11_combout )))) # (!\main_reg|rf_out2~290_combout  & (\main_reg|regFile[14][18]~q  & ((\reg_read_addr2[1]~11_combout ))))

	.dataa(\main_reg|regFile[14][18]~q ),
	.datab(\main_reg|rf_out2~290_combout ),
	.datac(\main_reg|regFile[15][18]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~291_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~291 .lut_mask = 16'hE2CC;
defparam \main_reg|rf_out2~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N18
cycloneive_lcell_comb \main_reg|regFile[3][18]~feeder (
// Equation(s):
// \main_reg|regFile[3][18]~feeder_combout  = \main_reg|regFile~514_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~514_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[3][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[3][18]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[3][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N19
dffeas \main_reg|regFile[3][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[3][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[3][18] .is_wysiwyg = "true";
defparam \main_reg|regFile[3][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N5
dffeas \main_reg|regFile[1][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~514_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[1][18] .is_wysiwyg = "true";
defparam \main_reg|regFile[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N19
dffeas \main_reg|regFile[2][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~514_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[2][18] .is_wysiwyg = "true";
defparam \main_reg|regFile[2][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N8
cycloneive_lcell_comb \main_reg|regFile[0][18]~feeder (
// Equation(s):
// \main_reg|regFile[0][18]~feeder_combout  = \main_reg|regFile~514_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~514_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[0][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[0][18]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[0][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N9
dffeas \main_reg|regFile[0][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[0][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[0][18] .is_wysiwyg = "true";
defparam \main_reg|regFile[0][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N2
cycloneive_lcell_comb \main_reg|rf_out2~287 (
// Equation(s):
// \main_reg|rf_out2~287_combout  = (\reg_read_addr2[0]~12_combout  & (((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[2][18]~q )) # (!\reg_read_addr2[1]~11_combout  & 
// ((\main_reg|regFile[0][18]~q )))))

	.dataa(\main_reg|regFile[2][18]~q ),
	.datab(\main_reg|regFile[0][18]~q ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~287_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~287 .lut_mask = 16'hFA0C;
defparam \main_reg|rf_out2~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N4
cycloneive_lcell_comb \main_reg|rf_out2~288 (
// Equation(s):
// \main_reg|rf_out2~288_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~287_combout  & (\main_reg|regFile[3][18]~q )) # (!\main_reg|rf_out2~287_combout  & ((\main_reg|regFile[1][18]~q ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~287_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|regFile[3][18]~q ),
	.datac(\main_reg|regFile[1][18]~q ),
	.datad(\main_reg|rf_out2~287_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~288_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~288 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N9
dffeas \main_reg|regFile[9][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~514_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[9][18] .is_wysiwyg = "true";
defparam \main_reg|regFile[9][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y41_N11
dffeas \main_reg|regFile[8][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~514_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[8][18] .is_wysiwyg = "true";
defparam \main_reg|regFile[8][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N15
dffeas \main_reg|regFile[10][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~514_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[10][18] .is_wysiwyg = "true";
defparam \main_reg|regFile[10][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N14
cycloneive_lcell_comb \main_reg|rf_out2~285 (
// Equation(s):
// \main_reg|rf_out2~285_combout  = (\reg_read_addr2[1]~11_combout  & (((\main_reg|regFile[10][18]~q ) # (\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[8][18]~q  & ((!\reg_read_addr2[0]~12_combout ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|regFile[8][18]~q ),
	.datac(\main_reg|regFile[10][18]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~285_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~285 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out2~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N29
dffeas \main_reg|regFile[11][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~514_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[11][18] .is_wysiwyg = "true";
defparam \main_reg|regFile[11][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N28
cycloneive_lcell_comb \main_reg|rf_out2~286 (
// Equation(s):
// \main_reg|rf_out2~286_combout  = (\main_reg|rf_out2~285_combout  & (((\main_reg|regFile[11][18]~q ) # (!\reg_read_addr2[0]~12_combout )))) # (!\main_reg|rf_out2~285_combout  & (\main_reg|regFile[9][18]~q  & ((\reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[9][18]~q ),
	.datab(\main_reg|rf_out2~285_combout ),
	.datac(\main_reg|regFile[11][18]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~286_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~286 .lut_mask = 16'hE2CC;
defparam \main_reg|rf_out2~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N16
cycloneive_lcell_comb \main_reg|rf_out2~289 (
// Equation(s):
// \main_reg|rf_out2~289_combout  = (\reg_read_addr2[3]~9_combout  & (((\reg_read_addr2[2]~10_combout ) # (\main_reg|rf_out2~286_combout )))) # (!\reg_read_addr2[3]~9_combout  & (\main_reg|rf_out2~288_combout  & (!\reg_read_addr2[2]~10_combout )))

	.dataa(\main_reg|rf_out2~288_combout ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|rf_out2~286_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~289_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~289 .lut_mask = 16'hCEC2;
defparam \main_reg|rf_out2~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N26
cycloneive_lcell_comb \main_reg|rf_out2~292 (
// Equation(s):
// \main_reg|rf_out2~292_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~289_combout  & ((\main_reg|rf_out2~291_combout ))) # (!\main_reg|rf_out2~289_combout  & (\main_reg|rf_out2~284_combout )))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~289_combout ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|rf_out2~284_combout ),
	.datac(\main_reg|rf_out2~291_combout ),
	.datad(\main_reg|rf_out2~289_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~292_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~292 .lut_mask = 16'hF588;
defparam \main_reg|rf_out2~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N17
dffeas \main_reg|regFile[21][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~514_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[21][18] .is_wysiwyg = "true";
defparam \main_reg|regFile[21][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y43_N11
dffeas \main_reg|regFile[29][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~514_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[29][18] .is_wysiwyg = "true";
defparam \main_reg|regFile[29][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y43_N1
dffeas \main_reg|regFile[17][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~514_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[17][18] .is_wysiwyg = "true";
defparam \main_reg|regFile[17][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N24
cycloneive_lcell_comb \main_reg|regFile[25][18]~feeder (
// Equation(s):
// \main_reg|regFile[25][18]~feeder_combout  = \main_reg|regFile~514_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~514_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[25][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[25][18]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[25][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N25
dffeas \main_reg|regFile[25][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[25][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[25][18] .is_wysiwyg = "true";
defparam \main_reg|regFile[25][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N12
cycloneive_lcell_comb \main_reg|rf_out2~273 (
// Equation(s):
// \main_reg|rf_out2~273_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & ((\main_reg|regFile[25][18]~q ))) # (!\reg_read_addr2[3]~9_combout  & 
// (\main_reg|regFile[17][18]~q ))))

	.dataa(\main_reg|regFile[17][18]~q ),
	.datab(\main_reg|regFile[25][18]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~273_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~273 .lut_mask = 16'hFC0A;
defparam \main_reg|rf_out2~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N26
cycloneive_lcell_comb \main_reg|rf_out2~274 (
// Equation(s):
// \main_reg|rf_out2~274_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~273_combout  & ((\main_reg|regFile[29][18]~q ))) # (!\main_reg|rf_out2~273_combout  & (\main_reg|regFile[21][18]~q )))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~273_combout ))))

	.dataa(\main_reg|regFile[21][18]~q ),
	.datab(\main_reg|regFile[29][18]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|rf_out2~273_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~274_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~274 .lut_mask = 16'hCFA0;
defparam \main_reg|rf_out2~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N30
cycloneive_lcell_comb \main_reg|regFile[27][18]~feeder (
// Equation(s):
// \main_reg|regFile[27][18]~feeder_combout  = \main_reg|regFile~514_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~514_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[27][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[27][18]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[27][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N31
dffeas \main_reg|regFile[27][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[27][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[27][18] .is_wysiwyg = "true";
defparam \main_reg|regFile[27][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N21
dffeas \main_reg|regFile[19][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~514_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[19][18] .is_wysiwyg = "true";
defparam \main_reg|regFile[19][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N14
cycloneive_lcell_comb \main_reg|rf_out2~280 (
// Equation(s):
// \main_reg|rf_out2~280_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & (\main_reg|regFile[27][18]~q )) # (!\reg_read_addr2[3]~9_combout  & 
// ((\main_reg|regFile[19][18]~q )))))

	.dataa(\main_reg|regFile[27][18]~q ),
	.datab(\main_reg|regFile[19][18]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~280_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~280 .lut_mask = 16'hFA0C;
defparam \main_reg|rf_out2~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N12
cycloneive_lcell_comb \main_reg|regFile[31][18]~feeder (
// Equation(s):
// \main_reg|regFile[31][18]~feeder_combout  = \main_reg|regFile~514_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~514_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[31][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[31][18]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[31][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N13
dffeas \main_reg|regFile[31][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[31][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[31][18] .is_wysiwyg = "true";
defparam \main_reg|regFile[31][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N15
dffeas \main_reg|regFile[23][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~514_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[23][18] .is_wysiwyg = "true";
defparam \main_reg|regFile[23][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N16
cycloneive_lcell_comb \main_reg|rf_out2~281 (
// Equation(s):
// \main_reg|rf_out2~281_combout  = (\main_reg|rf_out2~280_combout  & ((\main_reg|regFile[31][18]~q ) # ((!\reg_read_addr2[2]~10_combout )))) # (!\main_reg|rf_out2~280_combout  & (((\main_reg|regFile[23][18]~q  & \reg_read_addr2[2]~10_combout ))))

	.dataa(\main_reg|rf_out2~280_combout ),
	.datab(\main_reg|regFile[31][18]~q ),
	.datac(\main_reg|regFile[23][18]~q ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~281_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~281 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out2~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y39_N23
dffeas \main_reg|regFile[30][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~514_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[30][18] .is_wysiwyg = "true";
defparam \main_reg|regFile[30][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N1
dffeas \main_reg|regFile[26][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~514_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[26][18] .is_wysiwyg = "true";
defparam \main_reg|regFile[26][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N23
dffeas \main_reg|regFile[18][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~514_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[18][18] .is_wysiwyg = "true";
defparam \main_reg|regFile[18][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y39_N25
dffeas \main_reg|regFile[22][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~514_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[22][18] .is_wysiwyg = "true";
defparam \main_reg|regFile[22][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N24
cycloneive_lcell_comb \main_reg|rf_out2~275 (
// Equation(s):
// \main_reg|rf_out2~275_combout  = (\reg_read_addr2[2]~10_combout  & (((\main_reg|regFile[22][18]~q ) # (\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (\main_reg|regFile[18][18]~q  & ((!\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[18][18]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[22][18]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~275_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~275 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out2~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N6
cycloneive_lcell_comb \main_reg|rf_out2~276 (
// Equation(s):
// \main_reg|rf_out2~276_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~275_combout  & (\main_reg|regFile[30][18]~q )) # (!\main_reg|rf_out2~275_combout  & ((\main_reg|regFile[26][18]~q ))))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~275_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|regFile[30][18]~q ),
	.datac(\main_reg|regFile[26][18]~q ),
	.datad(\main_reg|rf_out2~275_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~276_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~276 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y35_N25
dffeas \main_reg|regFile[24][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~514_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[24][18] .is_wysiwyg = "true";
defparam \main_reg|regFile[24][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N25
dffeas \main_reg|regFile[28][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~514_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[28][18] .is_wysiwyg = "true";
defparam \main_reg|regFile[28][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N15
dffeas \main_reg|regFile[16][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~514_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[16][18] .is_wysiwyg = "true";
defparam \main_reg|regFile[16][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N13
dffeas \main_reg|regFile[20][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~514_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[20][18] .is_wysiwyg = "true";
defparam \main_reg|regFile[20][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N2
cycloneive_lcell_comb \main_reg|rf_out2~277 (
// Equation(s):
// \main_reg|rf_out2~277_combout  = (\reg_read_addr2[3]~9_combout  & (((\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & ((\reg_read_addr2[2]~10_combout  & ((\main_reg|regFile[20][18]~q ))) # (!\reg_read_addr2[2]~10_combout  & 
// (\main_reg|regFile[16][18]~q ))))

	.dataa(\main_reg|regFile[16][18]~q ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|regFile[20][18]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~277_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~277 .lut_mask = 16'hF2C2;
defparam \main_reg|rf_out2~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N20
cycloneive_lcell_comb \main_reg|rf_out2~278 (
// Equation(s):
// \main_reg|rf_out2~278_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~277_combout  & ((\main_reg|regFile[28][18]~q ))) # (!\main_reg|rf_out2~277_combout  & (\main_reg|regFile[24][18]~q )))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~277_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|regFile[24][18]~q ),
	.datac(\main_reg|regFile[28][18]~q ),
	.datad(\main_reg|rf_out2~277_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~278_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~278 .lut_mask = 16'hF588;
defparam \main_reg|rf_out2~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N20
cycloneive_lcell_comb \main_reg|rf_out2~279 (
// Equation(s):
// \main_reg|rf_out2~279_combout  = (\reg_read_addr2[0]~12_combout  & (((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & (\main_reg|rf_out2~276_combout )) # (!\reg_read_addr2[1]~11_combout  & 
// ((\main_reg|rf_out2~278_combout )))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|rf_out2~276_combout ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\main_reg|rf_out2~278_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~279_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~279 .lut_mask = 16'hE5E0;
defparam \main_reg|rf_out2~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N14
cycloneive_lcell_comb \main_reg|rf_out2~282 (
// Equation(s):
// \main_reg|rf_out2~282_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~279_combout  & ((\main_reg|rf_out2~281_combout ))) # (!\main_reg|rf_out2~279_combout  & (\main_reg|rf_out2~274_combout )))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~279_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|rf_out2~274_combout ),
	.datac(\main_reg|rf_out2~281_combout ),
	.datad(\main_reg|rf_out2~279_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~282_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~282 .lut_mask = 16'hF588;
defparam \main_reg|rf_out2~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N30
cycloneive_lcell_comb \main_reg|rf_out2~293 (
// Equation(s):
// \main_reg|rf_out2~293_combout  = (\reg_read_addr2[4]~13_combout  & ((\main_reg|rf_out2~282_combout ))) # (!\reg_read_addr2[4]~13_combout  & (\main_reg|rf_out2~292_combout ))

	.dataa(\reg_read_addr2[4]~13_combout ),
	.datab(gnd),
	.datac(\main_reg|rf_out2~292_combout ),
	.datad(\main_reg|rf_out2~282_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~293_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~293 .lut_mask = 16'hFA50;
defparam \main_reg|rf_out2~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N31
dffeas \main_reg|rf_out2[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out2~293_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out2[18] .is_wysiwyg = "true";
defparam \main_reg|rf_out2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N22
cycloneive_lcell_comb \main_reg|regFile~500 (
// Equation(s):
// \main_reg|regFile~500_combout  = (\main_reg|regFile~312_combout  & ((\main_reg|rf_out1 [18]) # ((!\main_reg|regFile~313_combout )))) # (!\main_reg|regFile~312_combout  & (((\my_program|altsyncram_component|auto_generated|q_a [18] & 
// \main_reg|regFile~313_combout ))))

	.dataa(\main_reg|rf_out1 [18]),
	.datab(\main_reg|regFile~312_combout ),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [18]),
	.datad(\main_reg|regFile~313_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~500_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~500 .lut_mask = 16'hB8CC;
defparam \main_reg|regFile~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N24
cycloneive_lcell_comb \main_reg|regFile~501 (
// Equation(s):
// \main_reg|regFile~501_combout  = (\main_reg|regFile~35_combout  & ((\main_reg|regFile~500_combout  & ((\main_reg|rf_out2 [18]) # (\main_reg|regFile~313_combout ))) # (!\main_reg|regFile~500_combout  & ((!\main_reg|regFile~313_combout )))))

	.dataa(\main_reg|rf_out2 [18]),
	.datab(\main_reg|regFile~35_combout ),
	.datac(\main_reg|regFile~500_combout ),
	.datad(\main_reg|regFile~313_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~501_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~501 .lut_mask = 16'hC08C;
defparam \main_reg|regFile~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N20
cycloneive_lcell_comb \main_reg|regFile~486 (
// Equation(s):
// \main_reg|regFile~486_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile[23][18]~q ) # ((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & (((\main_reg|regFile[19][18]~q  & !\reg_store_addr[3]~1_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[23][18]~q ),
	.datac(\main_reg|regFile[19][18]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~486_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~486 .lut_mask = 16'hAAD8;
defparam \main_reg|regFile~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N24
cycloneive_lcell_comb \main_reg|regFile~487 (
// Equation(s):
// \main_reg|regFile~487_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~486_combout  & ((\main_reg|regFile[31][18]~q ))) # (!\main_reg|regFile~486_combout  & (\main_reg|regFile[27][18]~q )))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~486_combout ))))

	.dataa(\main_reg|regFile[27][18]~q ),
	.datab(\main_reg|regFile[31][18]~q ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\main_reg|regFile~486_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~487_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~487 .lut_mask = 16'hCFA0;
defparam \main_reg|regFile~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N0
cycloneive_lcell_comb \main_reg|regFile~479 (
// Equation(s):
// \main_reg|regFile~479_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[26][18]~q ))) # (!\reg_store_addr[3]~1_combout  & 
// (\main_reg|regFile[18][18]~q ))))

	.dataa(\main_reg|regFile[18][18]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[26][18]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~479_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~479 .lut_mask = 16'hFC22;
defparam \main_reg|regFile~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N8
cycloneive_lcell_comb \main_reg|regFile~480 (
// Equation(s):
// \main_reg|regFile~480_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~479_combout  & (\main_reg|regFile[30][18]~q )) # (!\main_reg|regFile~479_combout  & ((\main_reg|regFile[22][18]~q ))))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~479_combout ))))

	.dataa(\main_reg|regFile[30][18]~q ),
	.datab(\main_reg|regFile[22][18]~q ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\main_reg|regFile~479_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~480_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~480 .lut_mask = 16'hAFC0;
defparam \main_reg|regFile~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N0
cycloneive_lcell_comb \main_reg|regFile~481 (
// Equation(s):
// \main_reg|regFile~481_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & (\main_reg|regFile[21][18]~q )) # (!\reg_store_addr[2]~2_combout  & 
// ((\main_reg|regFile[17][18]~q )))))

	.dataa(\main_reg|regFile[21][18]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[17][18]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~481_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~481 .lut_mask = 16'hEE30;
defparam \main_reg|regFile~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N10
cycloneive_lcell_comb \main_reg|regFile~482 (
// Equation(s):
// \main_reg|regFile~482_combout  = (\main_reg|regFile~481_combout  & (((\main_reg|regFile[29][18]~q ) # (!\reg_store_addr[3]~1_combout )))) # (!\main_reg|regFile~481_combout  & (\main_reg|regFile[25][18]~q  & ((\reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile[25][18]~q ),
	.datab(\main_reg|regFile~481_combout ),
	.datac(\main_reg|regFile[29][18]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~482_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~482 .lut_mask = 16'hE2CC;
defparam \main_reg|regFile~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N14
cycloneive_lcell_comb \main_reg|regFile~483 (
// Equation(s):
// \main_reg|regFile~483_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[24][18]~q ) # ((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & (((\main_reg|regFile[16][18]~q  & !\reg_store_addr[2]~2_combout ))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|regFile[24][18]~q ),
	.datac(\main_reg|regFile[16][18]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~483_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~483 .lut_mask = 16'hAAD8;
defparam \main_reg|regFile~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N24
cycloneive_lcell_comb \main_reg|regFile~484 (
// Equation(s):
// \main_reg|regFile~484_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~483_combout  & ((\main_reg|regFile[28][18]~q ))) # (!\main_reg|regFile~483_combout  & (\main_reg|regFile[20][18]~q )))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~483_combout ))))

	.dataa(\main_reg|regFile[20][18]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[28][18]~q ),
	.datad(\main_reg|regFile~483_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~484_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~484 .lut_mask = 16'hF388;
defparam \main_reg|regFile~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N18
cycloneive_lcell_comb \main_reg|regFile~485 (
// Equation(s):
// \main_reg|regFile~485_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & (\main_reg|regFile~482_combout )) # (!\reg_store_addr[0]~5_combout  & 
// ((\main_reg|regFile~484_combout )))))

	.dataa(\main_reg|regFile~482_combout ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile~484_combout ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~485_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~485 .lut_mask = 16'hEE30;
defparam \main_reg|regFile~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N4
cycloneive_lcell_comb \main_reg|regFile~488 (
// Equation(s):
// \main_reg|regFile~488_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~485_combout  & (\main_reg|regFile~487_combout )) # (!\main_reg|regFile~485_combout  & ((\main_reg|regFile~480_combout ))))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~485_combout ))))

	.dataa(\main_reg|regFile~487_combout ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile~480_combout ),
	.datad(\main_reg|regFile~485_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~488_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~488 .lut_mask = 16'hBBC0;
defparam \main_reg|regFile~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N12
cycloneive_lcell_comb \main_reg|regFile~491 (
// Equation(s):
// \main_reg|regFile~491_combout  = (\reg_store_addr[0]~5_combout  & (\reg_store_addr[1]~4_combout )) # (!\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout  & ((\main_reg|regFile[6][18]~q ))) # (!\reg_store_addr[1]~4_combout  & 
// (\main_reg|regFile[4][18]~q ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[4][18]~q ),
	.datad(\main_reg|regFile[6][18]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~491_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~491 .lut_mask = 16'hDC98;
defparam \main_reg|regFile~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N8
cycloneive_lcell_comb \main_reg|regFile~492 (
// Equation(s):
// \main_reg|regFile~492_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~491_combout  & ((\main_reg|regFile[7][18]~q ))) # (!\main_reg|regFile~491_combout  & (\main_reg|regFile[5][18]~q )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~491_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[5][18]~q ),
	.datac(\main_reg|regFile[7][18]~q ),
	.datad(\main_reg|regFile~491_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~492_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~492 .lut_mask = 16'hF588;
defparam \main_reg|regFile~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N10
cycloneive_lcell_comb \main_reg|regFile~493 (
// Equation(s):
// \main_reg|regFile~493_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & ((\main_reg|regFile[1][18]~q ))) # (!\reg_store_addr[0]~5_combout  & 
// (\main_reg|regFile[0][18]~q ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[0][18]~q ),
	.datac(\main_reg|regFile[1][18]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~493_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~493 .lut_mask = 16'hFA44;
defparam \main_reg|regFile~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N24
cycloneive_lcell_comb \main_reg|regFile~494 (
// Equation(s):
// \main_reg|regFile~494_combout  = (\main_reg|regFile~493_combout  & ((\main_reg|regFile[3][18]~q ) # ((!\reg_store_addr[1]~4_combout )))) # (!\main_reg|regFile~493_combout  & (((\main_reg|regFile[2][18]~q  & \reg_store_addr[1]~4_combout ))))

	.dataa(\main_reg|regFile~493_combout ),
	.datab(\main_reg|regFile[3][18]~q ),
	.datac(\main_reg|regFile[2][18]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~494_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~494 .lut_mask = 16'hD8AA;
defparam \main_reg|regFile~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N4
cycloneive_lcell_comb \main_reg|regFile~495 (
// Equation(s):
// \main_reg|regFile~495_combout  = (\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout ) # ((\main_reg|regFile~492_combout )))) # (!\reg_store_addr[2]~2_combout  & (!\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~494_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile~492_combout ),
	.datad(\main_reg|regFile~494_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~495_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~495 .lut_mask = 16'hB9A8;
defparam \main_reg|regFile~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N8
cycloneive_lcell_comb \main_reg|regFile~489 (
// Equation(s):
// \main_reg|regFile~489_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & ((\main_reg|regFile[9][18]~q ))) # (!\reg_store_addr[0]~5_combout  & 
// (\main_reg|regFile[8][18]~q ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[8][18]~q ),
	.datac(\main_reg|regFile[9][18]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~489_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~489 .lut_mask = 16'hFA44;
defparam \main_reg|regFile~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N28
cycloneive_lcell_comb \main_reg|regFile~490 (
// Equation(s):
// \main_reg|regFile~490_combout  = (\main_reg|regFile~489_combout  & ((\main_reg|regFile[11][18]~q ) # ((!\reg_store_addr[1]~4_combout )))) # (!\main_reg|regFile~489_combout  & (((\main_reg|regFile[10][18]~q  & \reg_store_addr[1]~4_combout ))))

	.dataa(\main_reg|regFile~489_combout ),
	.datab(\main_reg|regFile[11][18]~q ),
	.datac(\main_reg|regFile[10][18]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~490_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~490 .lut_mask = 16'hD8AA;
defparam \main_reg|regFile~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N10
cycloneive_lcell_comb \main_reg|regFile~496 (
// Equation(s):
// \main_reg|regFile~496_combout  = (\reg_store_addr[0]~5_combout  & (((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout  & (\main_reg|regFile[14][18]~q )) # (!\reg_store_addr[1]~4_combout  & 
// ((\main_reg|regFile[12][18]~q )))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[14][18]~q ),
	.datac(\main_reg|regFile[12][18]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~496_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~496 .lut_mask = 16'hEE50;
defparam \main_reg|regFile~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N14
cycloneive_lcell_comb \main_reg|regFile~497 (
// Equation(s):
// \main_reg|regFile~497_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~496_combout  & (\main_reg|regFile[15][18]~q )) # (!\main_reg|regFile~496_combout  & ((\main_reg|regFile[13][18]~q ))))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~496_combout ))))

	.dataa(\main_reg|regFile[15][18]~q ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile[13][18]~q ),
	.datad(\main_reg|regFile~496_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~497_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~497 .lut_mask = 16'hBBC0;
defparam \main_reg|regFile~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N18
cycloneive_lcell_comb \main_reg|regFile~498 (
// Equation(s):
// \main_reg|regFile~498_combout  = (\main_reg|regFile~495_combout  & (((\main_reg|regFile~497_combout ) # (!\reg_store_addr[3]~1_combout )))) # (!\main_reg|regFile~495_combout  & (\main_reg|regFile~490_combout  & (\reg_store_addr[3]~1_combout )))

	.dataa(\main_reg|regFile~495_combout ),
	.datab(\main_reg|regFile~490_combout ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\main_reg|regFile~497_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~498_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~498 .lut_mask = 16'hEA4A;
defparam \main_reg|regFile~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N0
cycloneive_lcell_comb \main_reg|regFile~499 (
// Equation(s):
// \main_reg|regFile~499_combout  = (!\wen_prot~q  & ((\reg_store_addr[4]~3_combout  & (\main_reg|regFile~488_combout )) # (!\reg_store_addr[4]~3_combout  & ((\main_reg|regFile~498_combout )))))

	.dataa(\reg_store_addr[4]~3_combout ),
	.datab(\wen_prot~q ),
	.datac(\main_reg|regFile~488_combout ),
	.datad(\main_reg|regFile~498_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~499_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~499 .lut_mask = 16'h3120;
defparam \main_reg|regFile~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N22
cycloneive_lcell_comb \main_reg|regFile~321 (
// Equation(s):
// \main_reg|regFile~321_combout  = (\main_reg|regFile~1021_combout  & (((\main_reg|regFile~316_combout ) # (\alu_ctrl~21_combout )) # (!\alu|Mux30~9_combout )))

	.dataa(\alu|Mux30~9_combout ),
	.datab(\main_reg|regFile~1021_combout ),
	.datac(\main_reg|regFile~316_combout ),
	.datad(\alu_ctrl~21_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~321_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~321 .lut_mask = 16'hCCC4;
defparam \main_reg|regFile~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N8
cycloneive_lcell_comb \alu_in1[18]~19 (
// Equation(s):
// \alu_in1[18]~19_combout  = (!\alu_in1[31]~5_combout  & (\main_reg|rf_out1 [18] & (\alu_in1[31]~4_combout  & \reg_data_in~2_combout )))

	.dataa(\alu_in1[31]~5_combout ),
	.datab(\main_reg|rf_out1 [18]),
	.datac(\alu_in1[31]~4_combout ),
	.datad(\reg_data_in~2_combout ),
	.cin(gnd),
	.combout(\alu_in1[18]~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1[18]~19 .lut_mask = 16'h4000;
defparam \alu_in1[18]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N14
cycloneive_lcell_comb \alu_in2[18]~24 (
// Equation(s):
// \alu_in2[18]~24_combout  = (\main_reg|rf_out2 [18] & \alu_in2[29]~10_combout )

	.dataa(gnd),
	.datab(\main_reg|rf_out2 [18]),
	.datac(gnd),
	.datad(\alu_in2[29]~10_combout ),
	.cin(gnd),
	.combout(\alu_in2[18]~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[18]~24 .lut_mask = 16'hCC00;
defparam \alu_in2[18]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N22
cycloneive_lcell_comb \alu|Equal0~65 (
// Equation(s):
// \alu|Equal0~65_combout  = \alu_in1[18]~19_combout  $ (((\main_reg|rf_out2 [18] & \alu_in2[29]~10_combout )))

	.dataa(\alu_in1[18]~19_combout ),
	.datab(\main_reg|rf_out2 [18]),
	.datac(gnd),
	.datad(\alu_in2[29]~10_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~65_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~65 .lut_mask = 16'h66AA;
defparam \alu|Equal0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N24
cycloneive_lcell_comb \main_reg|regFile~51 (
// Equation(s):
// \main_reg|regFile~51_combout  = (!\alu_ctrl~19_combout  & (((!\alu_in2[4]~52_combout  & !\alu|ShiftRight0~38_combout )) # (!\alu_ctrl~21_combout )))

	.dataa(\alu_in2[4]~52_combout ),
	.datab(\alu_ctrl~19_combout ),
	.datac(\alu_ctrl~21_combout ),
	.datad(\alu|ShiftRight0~38_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~51_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~51 .lut_mask = 16'h0313;
defparam \main_reg|regFile~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N30
cycloneive_lcell_comb \alu|ShiftRight1~19 (
// Equation(s):
// \alu|ShiftRight1~19_combout  = (\alu_in2[0]~58_combout  & ((\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [29])) # (!\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [27])))))

	.dataa(\main_reg|rf_out1 [29]),
	.datab(\alu_in2[1]~57_combout ),
	.datac(\main_reg|rf_out1 [27]),
	.datad(\alu_in2[0]~58_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~19 .lut_mask = 16'hB800;
defparam \alu|ShiftRight1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N28
cycloneive_lcell_comb \alu|ShiftRight1~20 (
// Equation(s):
// \alu|ShiftRight1~20_combout  = (\alu|ShiftRight1~19_combout ) # ((\alu|ShiftRight1~9_combout  & !\alu_in2[0]~58_combout ))

	.dataa(gnd),
	.datab(\alu|ShiftRight1~9_combout ),
	.datac(\alu|ShiftRight1~19_combout ),
	.datad(\alu_in2[0]~58_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~20 .lut_mask = 16'hF0FC;
defparam \alu|ShiftRight1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N14
cycloneive_lcell_comb \alu|ShiftRight1~21 (
// Equation(s):
// \alu|ShiftRight1~21_combout  = (\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [25]))) # (!\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [23]))

	.dataa(\main_reg|rf_out1 [23]),
	.datab(\main_reg|rf_out1 [25]),
	.datac(gnd),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~21 .lut_mask = 16'hCCAA;
defparam \alu|ShiftRight1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N20
cycloneive_lcell_comb \alu|ShiftRight1~22 (
// Equation(s):
// \alu|ShiftRight1~22_combout  = (\alu_in2[0]~58_combout  & ((\alu|ShiftRight1~21_combout ))) # (!\alu_in2[0]~58_combout  & (\alu|ShiftRight1~10_combout ))

	.dataa(\alu|ShiftRight1~10_combout ),
	.datab(\alu|ShiftRight1~21_combout ),
	.datac(\alu_in2[0]~58_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu|ShiftRight1~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~22 .lut_mask = 16'hCACA;
defparam \alu|ShiftRight1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N20
cycloneive_lcell_comb \alu|ShiftRight1~26 (
// Equation(s):
// \alu|ShiftRight1~26_combout  = (\alu_in2[3]~55_combout  & (!\alu_in2[2]~56_combout  & (\alu|ShiftRight1~20_combout ))) # (!\alu_in2[3]~55_combout  & (\alu_in2[2]~56_combout  & ((\alu|ShiftRight1~22_combout ))))

	.dataa(\alu_in2[3]~55_combout ),
	.datab(\alu_in2[2]~56_combout ),
	.datac(\alu|ShiftRight1~20_combout ),
	.datad(\alu|ShiftRight1~22_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~26 .lut_mask = 16'h6420;
defparam \alu|ShiftRight1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N8
cycloneive_lcell_comb \alu|ShiftRight1~23 (
// Equation(s):
// \alu|ShiftRight1~23_combout  = (\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [21])) # (!\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [19])))

	.dataa(\main_reg|rf_out1 [21]),
	.datab(gnd),
	.datac(\alu_in2[1]~57_combout ),
	.datad(\main_reg|rf_out1 [19]),
	.cin(gnd),
	.combout(\alu|ShiftRight1~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~23 .lut_mask = 16'hAFA0;
defparam \alu|ShiftRight1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N14
cycloneive_lcell_comb \alu|ShiftRight1~24 (
// Equation(s):
// \alu|ShiftRight1~24_combout  = (\alu_in2[0]~58_combout  & (\alu|ShiftRight1~23_combout )) # (!\alu_in2[0]~58_combout  & ((\alu|ShiftRight1~11_combout )))

	.dataa(gnd),
	.datab(\alu_in2[0]~58_combout ),
	.datac(\alu|ShiftRight1~23_combout ),
	.datad(\alu|ShiftRight1~11_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~24 .lut_mask = 16'hF3C0;
defparam \alu|ShiftRight1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N2
cycloneive_lcell_comb \alu|ShiftRight1~27 (
// Equation(s):
// \alu|ShiftRight1~27_combout  = (\alu_in2[3]~55_combout  & (\alu|ShiftRight1~7_combout  & (\alu_in2[2]~56_combout ))) # (!\alu_in2[3]~55_combout  & (((!\alu_in2[2]~56_combout  & \alu|ShiftRight1~24_combout ))))

	.dataa(\alu_in2[3]~55_combout ),
	.datab(\alu|ShiftRight1~7_combout ),
	.datac(\alu_in2[2]~56_combout ),
	.datad(\alu|ShiftRight1~24_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~27_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~27 .lut_mask = 16'h8580;
defparam \alu|ShiftRight1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N6
cycloneive_lcell_comb \alu|ShiftRight1~25 (
// Equation(s):
// \alu|ShiftRight1~25_combout  = (!\alu_in1[12]~38_combout  & (((!\alu_in2[2]~65_combout ) # (!\alu_in2[1]~57_combout )) # (!\alu_in2[3]~55_combout )))

	.dataa(\alu_in2[3]~55_combout ),
	.datab(\alu_in2[1]~57_combout ),
	.datac(\alu_in2[2]~65_combout ),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~25 .lut_mask = 16'h007F;
defparam \alu|ShiftRight1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N28
cycloneive_lcell_comb \alu|ShiftRight1~28 (
// Equation(s):
// \alu|ShiftRight1~28_combout  = (\alu|ShiftRight1~25_combout  & ((\alu|ShiftRight1~26_combout ) # (\alu|ShiftRight1~27_combout )))

	.dataa(gnd),
	.datab(\alu|ShiftRight1~26_combout ),
	.datac(\alu|ShiftRight1~27_combout ),
	.datad(\alu|ShiftRight1~25_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~28_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~28 .lut_mask = 16'hFC00;
defparam \alu|ShiftRight1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N12
cycloneive_lcell_comb \main_reg|regFile~505 (
// Equation(s):
// \main_reg|regFile~505_combout  = (\main_reg|regFile~51_combout  & ((\alu_ctrl~21_combout  & ((\alu|ShiftRight1~28_combout ))) # (!\alu_ctrl~21_combout  & (\alu|Equal0~65_combout )))) # (!\main_reg|regFile~51_combout  & (((!\alu_ctrl~21_combout ))))

	.dataa(\alu|Equal0~65_combout ),
	.datab(\main_reg|regFile~51_combout ),
	.datac(\alu_ctrl~21_combout ),
	.datad(\alu|ShiftRight1~28_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~505_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~505 .lut_mask = 16'hCB0B;
defparam \main_reg|regFile~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N6
cycloneive_lcell_comb \main_reg|regFile~506 (
// Equation(s):
// \main_reg|regFile~506_combout  = (\alu_in1[18]~19_combout  & ((\main_reg|regFile~505_combout ) # ((\alu_ctrl~19_combout  & \alu_in2[18]~24_combout )))) # (!\alu_in1[18]~19_combout  & (\main_reg|regFile~505_combout  & ((\alu_in2[18]~24_combout ) # 
// (!\alu_ctrl~19_combout ))))

	.dataa(\alu_in1[18]~19_combout ),
	.datab(\alu_ctrl~19_combout ),
	.datac(\alu_in2[18]~24_combout ),
	.datad(\main_reg|regFile~505_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~506_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~506 .lut_mask = 16'hFB80;
defparam \main_reg|regFile~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N15
dffeas \main_reg|regFile[30][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~742_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[30][10] .is_wysiwyg = "true";
defparam \main_reg|regFile[30][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N28
cycloneive_lcell_comb \main_reg|regFile[22][10]~feeder (
// Equation(s):
// \main_reg|regFile[22][10]~feeder_combout  = \main_reg|regFile~742_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~742_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[22][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[22][10]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[22][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N29
dffeas \main_reg|regFile[22][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[22][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[22][10] .is_wysiwyg = "true";
defparam \main_reg|regFile[22][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N19
dffeas \main_reg|regFile[18][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~742_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[18][10] .is_wysiwyg = "true";
defparam \main_reg|regFile[18][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N13
dffeas \main_reg|regFile[26][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~742_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[26][10] .is_wysiwyg = "true";
defparam \main_reg|regFile[26][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N12
cycloneive_lcell_comb \main_reg|regFile~732 (
// Equation(s):
// \main_reg|regFile~732_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[26][10]~q ))) # (!\reg_store_addr[3]~1_combout  & 
// (\main_reg|regFile[18][10]~q ))))

	.dataa(\main_reg|regFile[18][10]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[26][10]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~732_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~732 .lut_mask = 16'hFC22;
defparam \main_reg|regFile~732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N6
cycloneive_lcell_comb \main_reg|regFile~733 (
// Equation(s):
// \main_reg|regFile~733_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~732_combout  & (\main_reg|regFile[30][10]~q )) # (!\main_reg|regFile~732_combout  & ((\main_reg|regFile[22][10]~q ))))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~732_combout ))))

	.dataa(\main_reg|regFile[30][10]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[22][10]~q ),
	.datad(\main_reg|regFile~732_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~733_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~733 .lut_mask = 16'hBBC0;
defparam \main_reg|regFile~733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N20
cycloneive_lcell_comb \main_reg|regFile[29][10]~feeder (
// Equation(s):
// \main_reg|regFile[29][10]~feeder_combout  = \main_reg|regFile~742_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~742_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[29][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[29][10]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[29][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N21
dffeas \main_reg|regFile[29][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[29][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[29][10] .is_wysiwyg = "true";
defparam \main_reg|regFile[29][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N24
cycloneive_lcell_comb \main_reg|regFile[25][10]~feeder (
// Equation(s):
// \main_reg|regFile[25][10]~feeder_combout  = \main_reg|regFile~742_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~742_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[25][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[25][10]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[25][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N25
dffeas \main_reg|regFile[25][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[25][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[25][10] .is_wysiwyg = "true";
defparam \main_reg|regFile[25][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N10
cycloneive_lcell_comb \main_reg|regFile[17][10]~feeder (
// Equation(s):
// \main_reg|regFile[17][10]~feeder_combout  = \main_reg|regFile~742_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~742_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[17][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[17][10]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[17][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N11
dffeas \main_reg|regFile[17][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[17][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[17][10] .is_wysiwyg = "true";
defparam \main_reg|regFile[17][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N28
cycloneive_lcell_comb \main_reg|regFile[21][10]~feeder (
// Equation(s):
// \main_reg|regFile[21][10]~feeder_combout  = \main_reg|regFile~742_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~742_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[21][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[21][10]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[21][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N29
dffeas \main_reg|regFile[21][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[21][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[21][10] .is_wysiwyg = "true";
defparam \main_reg|regFile[21][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N12
cycloneive_lcell_comb \main_reg|regFile~734 (
// Equation(s):
// \main_reg|regFile~734_combout  = (\reg_store_addr[2]~2_combout  & (((\main_reg|regFile[21][10]~q ) # (\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & (\main_reg|regFile[17][10]~q  & ((!\reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile[17][10]~q ),
	.datab(\main_reg|regFile[21][10]~q ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~734_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~734 .lut_mask = 16'hF0CA;
defparam \main_reg|regFile~734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N26
cycloneive_lcell_comb \main_reg|regFile~735 (
// Equation(s):
// \main_reg|regFile~735_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~734_combout  & (\main_reg|regFile[29][10]~q )) # (!\main_reg|regFile~734_combout  & ((\main_reg|regFile[25][10]~q ))))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~734_combout ))))

	.dataa(\main_reg|regFile[29][10]~q ),
	.datab(\main_reg|regFile[25][10]~q ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\main_reg|regFile~734_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~735_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~735 .lut_mask = 16'hAFC0;
defparam \main_reg|regFile~735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N18
cycloneive_lcell_comb \main_reg|regFile[28][10]~feeder (
// Equation(s):
// \main_reg|regFile[28][10]~feeder_combout  = \main_reg|regFile~742_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~742_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[28][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[28][10]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[28][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N19
dffeas \main_reg|regFile[28][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[28][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[28][10] .is_wysiwyg = "true";
defparam \main_reg|regFile[28][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N27
dffeas \main_reg|regFile[20][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~742_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[20][10] .is_wysiwyg = "true";
defparam \main_reg|regFile[20][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N17
dffeas \main_reg|regFile[24][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~742_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[24][10] .is_wysiwyg = "true";
defparam \main_reg|regFile[24][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N25
dffeas \main_reg|regFile[16][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~742_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[16][10] .is_wysiwyg = "true";
defparam \main_reg|regFile[16][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N2
cycloneive_lcell_comb \main_reg|regFile~736 (
// Equation(s):
// \main_reg|regFile~736_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & (\main_reg|regFile[24][10]~q )) # (!\reg_store_addr[3]~1_combout  & 
// ((\main_reg|regFile[16][10]~q )))))

	.dataa(\main_reg|regFile[24][10]~q ),
	.datab(\main_reg|regFile[16][10]~q ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~736_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~736 .lut_mask = 16'hFA0C;
defparam \main_reg|regFile~736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N28
cycloneive_lcell_comb \main_reg|regFile~737 (
// Equation(s):
// \main_reg|regFile~737_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~736_combout  & (\main_reg|regFile[28][10]~q )) # (!\main_reg|regFile~736_combout  & ((\main_reg|regFile[20][10]~q ))))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~736_combout ))))

	.dataa(\main_reg|regFile[28][10]~q ),
	.datab(\main_reg|regFile[20][10]~q ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\main_reg|regFile~736_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~737_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~737 .lut_mask = 16'hAFC0;
defparam \main_reg|regFile~737 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N8
cycloneive_lcell_comb \main_reg|regFile~738 (
// Equation(s):
// \main_reg|regFile~738_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~735_combout ) # ((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & (((\main_reg|regFile~737_combout  & !\reg_store_addr[1]~4_combout ))))

	.dataa(\main_reg|regFile~735_combout ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile~737_combout ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~738_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~738 .lut_mask = 16'hCCB8;
defparam \main_reg|regFile~738 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N15
dffeas \main_reg|regFile[27][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~742_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[27][10] .is_wysiwyg = "true";
defparam \main_reg|regFile[27][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N4
cycloneive_lcell_comb \main_reg|regFile[31][10]~feeder (
// Equation(s):
// \main_reg|regFile[31][10]~feeder_combout  = \main_reg|regFile~742_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~742_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[31][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[31][10]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[31][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N5
dffeas \main_reg|regFile[31][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[31][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[31][10] .is_wysiwyg = "true";
defparam \main_reg|regFile[31][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N12
cycloneive_lcell_comb \main_reg|regFile[19][10]~feeder (
// Equation(s):
// \main_reg|regFile[19][10]~feeder_combout  = \main_reg|regFile~742_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~742_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[19][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[19][10]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[19][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y43_N13
dffeas \main_reg|regFile[19][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[19][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[19][10] .is_wysiwyg = "true";
defparam \main_reg|regFile[19][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N6
cycloneive_lcell_comb \main_reg|regFile~739 (
// Equation(s):
// \main_reg|regFile~739_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & (\main_reg|regFile[23][10]~q )) # (!\reg_store_addr[2]~2_combout  & 
// ((\main_reg|regFile[19][10]~q )))))

	.dataa(\main_reg|regFile[23][10]~q ),
	.datab(\main_reg|regFile[19][10]~q ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~739_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~739 .lut_mask = 16'hFA0C;
defparam \main_reg|regFile~739 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N20
cycloneive_lcell_comb \main_reg|regFile~740 (
// Equation(s):
// \main_reg|regFile~740_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~739_combout  & ((\main_reg|regFile[31][10]~q ))) # (!\main_reg|regFile~739_combout  & (\main_reg|regFile[27][10]~q )))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~739_combout ))))

	.dataa(\main_reg|regFile[27][10]~q ),
	.datab(\main_reg|regFile[31][10]~q ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\main_reg|regFile~739_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~740_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~740 .lut_mask = 16'hCFA0;
defparam \main_reg|regFile~740 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N26
cycloneive_lcell_comb \main_reg|regFile~741 (
// Equation(s):
// \main_reg|regFile~741_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~738_combout  & ((\main_reg|regFile~740_combout ))) # (!\main_reg|regFile~738_combout  & (\main_reg|regFile~733_combout )))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~738_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile~733_combout ),
	.datac(\main_reg|regFile~738_combout ),
	.datad(\main_reg|regFile~740_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~741_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~741 .lut_mask = 16'hF858;
defparam \main_reg|regFile~741 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N19
dffeas \main_reg|regFile[7][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~742_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[7][10] .is_wysiwyg = "true";
defparam \main_reg|regFile[7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N4
cycloneive_lcell_comb \main_reg|regFile[6][10]~feeder (
// Equation(s):
// \main_reg|regFile[6][10]~feeder_combout  = \main_reg|regFile~742_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~742_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[6][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[6][10]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[6][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N5
dffeas \main_reg|regFile[6][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[6][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[6][10] .is_wysiwyg = "true";
defparam \main_reg|regFile[6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N0
cycloneive_lcell_comb \main_reg|regFile[5][10]~feeder (
// Equation(s):
// \main_reg|regFile[5][10]~feeder_combout  = \main_reg|regFile~742_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~742_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[5][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[5][10]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[5][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y39_N1
dffeas \main_reg|regFile[5][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[5][10] .is_wysiwyg = "true";
defparam \main_reg|regFile[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y40_N11
dffeas \main_reg|regFile[4][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~742_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[4][10] .is_wysiwyg = "true";
defparam \main_reg|regFile[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N20
cycloneive_lcell_comb \main_reg|rf_out1~495 (
// Equation(s):
// \main_reg|rf_out1~495_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[5][10]~q )) # (!\reg_read_addr1[0]~5_combout  & 
// ((\main_reg|regFile[4][10]~q )))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[5][10]~q ),
	.datac(\reg_read_addr1[0]~5_combout ),
	.datad(\main_reg|regFile[4][10]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~495_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~495 .lut_mask = 16'hE5E0;
defparam \main_reg|rf_out1~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N24
cycloneive_lcell_comb \main_reg|rf_out1~496 (
// Equation(s):
// \main_reg|rf_out1~496_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~495_combout  & (\main_reg|regFile[7][10]~q )) # (!\main_reg|rf_out1~495_combout  & ((\main_reg|regFile[6][10]~q ))))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~495_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[7][10]~q ),
	.datac(\main_reg|regFile[6][10]~q ),
	.datad(\main_reg|rf_out1~495_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~496_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~496 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N1
dffeas \main_reg|regFile[8][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~742_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[8][10] .is_wysiwyg = "true";
defparam \main_reg|regFile[8][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N1
dffeas \main_reg|regFile[10][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~742_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[10][10] .is_wysiwyg = "true";
defparam \main_reg|regFile[10][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N0
cycloneive_lcell_comb \main_reg|rf_out1~497 (
// Equation(s):
// \main_reg|rf_out1~497_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[10][10]~q ))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|regFile[8][10]~q ))))

	.dataa(\main_reg|regFile[8][10]~q ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|regFile[10][10]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~497_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~497 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out1~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N19
dffeas \main_reg|regFile[9][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~742_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[9][10] .is_wysiwyg = "true";
defparam \main_reg|regFile[9][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N3
dffeas \main_reg|regFile[11][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~742_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[11][10] .is_wysiwyg = "true";
defparam \main_reg|regFile[11][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N18
cycloneive_lcell_comb \main_reg|rf_out1~498 (
// Equation(s):
// \main_reg|rf_out1~498_combout  = (\main_reg|rf_out1~497_combout  & (((\main_reg|regFile[11][10]~q )) # (!\reg_read_addr1[0]~5_combout ))) # (!\main_reg|rf_out1~497_combout  & (\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[9][10]~q )))

	.dataa(\main_reg|rf_out1~497_combout ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|regFile[9][10]~q ),
	.datad(\main_reg|regFile[11][10]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~498_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~498 .lut_mask = 16'hEA62;
defparam \main_reg|rf_out1~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N23
dffeas \main_reg|regFile[2][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~742_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[2][10] .is_wysiwyg = "true";
defparam \main_reg|regFile[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N1
dffeas \main_reg|regFile[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~742_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[0][10] .is_wysiwyg = "true";
defparam \main_reg|regFile[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N22
cycloneive_lcell_comb \main_reg|rf_out1~499 (
// Equation(s):
// \main_reg|rf_out1~499_combout  = (\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout ) # ((\main_reg|regFile[2][10]~q )))) # (!\reg_read_addr1[1]~4_combout  & (!\reg_read_addr1[0]~5_combout  & ((\main_reg|regFile[0][10]~q ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|regFile[2][10]~q ),
	.datad(\main_reg|regFile[0][10]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~499_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~499 .lut_mask = 16'hB9A8;
defparam \main_reg|rf_out1~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N31
dffeas \main_reg|regFile[3][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~742_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[3][10] .is_wysiwyg = "true";
defparam \main_reg|regFile[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N13
dffeas \main_reg|regFile[1][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~742_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[1][10] .is_wysiwyg = "true";
defparam \main_reg|regFile[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N12
cycloneive_lcell_comb \main_reg|rf_out1~500 (
// Equation(s):
// \main_reg|rf_out1~500_combout  = (\main_reg|rf_out1~499_combout  & ((\main_reg|regFile[3][10]~q ) # ((!\reg_read_addr1[0]~5_combout )))) # (!\main_reg|rf_out1~499_combout  & (((\main_reg|regFile[1][10]~q  & \reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|rf_out1~499_combout ),
	.datab(\main_reg|regFile[3][10]~q ),
	.datac(\main_reg|regFile[1][10]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~500_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~500 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out1~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N30
cycloneive_lcell_comb \main_reg|rf_out1~501 (
// Equation(s):
// \main_reg|rf_out1~501_combout  = (\reg_read_addr1[2]~2_combout  & (\reg_read_addr1[3]~3_combout )) # (!\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout  & (\main_reg|rf_out1~498_combout )) # (!\reg_read_addr1[3]~3_combout  & 
// ((\main_reg|rf_out1~500_combout )))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|rf_out1~498_combout ),
	.datad(\main_reg|rf_out1~500_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~501_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~501 .lut_mask = 16'hD9C8;
defparam \main_reg|rf_out1~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N14
cycloneive_lcell_comb \main_reg|regFile[14][10]~feeder (
// Equation(s):
// \main_reg|regFile[14][10]~feeder_combout  = \main_reg|regFile~742_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~742_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[14][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[14][10]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[14][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N15
dffeas \main_reg|regFile[14][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[14][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[14][10] .is_wysiwyg = "true";
defparam \main_reg|regFile[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N9
dffeas \main_reg|regFile[15][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile~742_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[15][10] .is_wysiwyg = "true";
defparam \main_reg|regFile[15][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y40_N15
dffeas \main_reg|regFile[12][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~742_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[12][10] .is_wysiwyg = "true";
defparam \main_reg|regFile[12][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y40_N25
dffeas \main_reg|regFile[13][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~742_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[13][10] .is_wysiwyg = "true";
defparam \main_reg|regFile[13][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N22
cycloneive_lcell_comb \main_reg|rf_out1~502 (
// Equation(s):
// \main_reg|rf_out1~502_combout  = (\reg_read_addr1[0]~5_combout  & (((\main_reg|regFile[13][10]~q ) # (\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[12][10]~q  & ((!\reg_read_addr1[1]~4_combout ))))

	.dataa(\main_reg|regFile[12][10]~q ),
	.datab(\main_reg|regFile[13][10]~q ),
	.datac(\reg_read_addr1[0]~5_combout ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~502_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~502 .lut_mask = 16'hF0CA;
defparam \main_reg|rf_out1~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N8
cycloneive_lcell_comb \main_reg|rf_out1~503 (
// Equation(s):
// \main_reg|rf_out1~503_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~502_combout  & ((\main_reg|regFile[15][10]~q ))) # (!\main_reg|rf_out1~502_combout  & (\main_reg|regFile[14][10]~q )))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~502_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[14][10]~q ),
	.datac(\main_reg|regFile[15][10]~q ),
	.datad(\main_reg|rf_out1~502_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~503_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~503 .lut_mask = 16'hF588;
defparam \main_reg|rf_out1~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N4
cycloneive_lcell_comb \main_reg|rf_out1~504 (
// Equation(s):
// \main_reg|rf_out1~504_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~501_combout  & ((\main_reg|rf_out1~503_combout ))) # (!\main_reg|rf_out1~501_combout  & (\main_reg|rf_out1~496_combout )))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~501_combout ))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\main_reg|rf_out1~496_combout ),
	.datac(\main_reg|rf_out1~501_combout ),
	.datad(\main_reg|rf_out1~503_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~504_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~504 .lut_mask = 16'hF858;
defparam \main_reg|rf_out1~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N8
cycloneive_lcell_comb \main_reg|rf_out1~485 (
// Equation(s):
// \main_reg|rf_out1~485_combout  = (\reg_read_addr1[3]~3_combout  & (((\main_reg|regFile[25][10]~q ) # (\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (\main_reg|regFile[17][10]~q  & ((!\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[17][10]~q ),
	.datab(\main_reg|regFile[25][10]~q ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~485_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~485 .lut_mask = 16'hF0CA;
defparam \main_reg|rf_out1~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N30
cycloneive_lcell_comb \main_reg|rf_out1~486 (
// Equation(s):
// \main_reg|rf_out1~486_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~485_combout  & (\main_reg|regFile[29][10]~q )) # (!\main_reg|rf_out1~485_combout  & ((\main_reg|regFile[21][10]~q ))))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~485_combout ))))

	.dataa(\main_reg|regFile[29][10]~q ),
	.datab(\main_reg|regFile[21][10]~q ),
	.datac(\reg_read_addr1[2]~2_combout ),
	.datad(\main_reg|rf_out1~485_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~486_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~486 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out1~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N18
cycloneive_lcell_comb \main_reg|rf_out1~487 (
// Equation(s):
// \main_reg|rf_out1~487_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[22][10]~q )) # (!\reg_read_addr1[2]~2_combout  & 
// ((\main_reg|regFile[18][10]~q )))))

	.dataa(\main_reg|regFile[22][10]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[18][10]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~487_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~487 .lut_mask = 16'hEE30;
defparam \main_reg|rf_out1~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N14
cycloneive_lcell_comb \main_reg|rf_out1~488 (
// Equation(s):
// \main_reg|rf_out1~488_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~487_combout  & ((\main_reg|regFile[30][10]~q ))) # (!\main_reg|rf_out1~487_combout  & (\main_reg|regFile[26][10]~q )))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~487_combout ))))

	.dataa(\main_reg|regFile[26][10]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[30][10]~q ),
	.datad(\main_reg|rf_out1~487_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~488_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~488 .lut_mask = 16'hF388;
defparam \main_reg|rf_out1~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N0
cycloneive_lcell_comb \main_reg|rf_out1~489 (
// Equation(s):
// \main_reg|rf_out1~489_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & ((\main_reg|regFile[20][10]~q ))) # (!\reg_read_addr1[2]~2_combout  & 
// (\main_reg|regFile[16][10]~q ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|regFile[16][10]~q ),
	.datac(\reg_read_addr1[2]~2_combout ),
	.datad(\main_reg|regFile[20][10]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~489_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~489 .lut_mask = 16'hF4A4;
defparam \main_reg|rf_out1~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N16
cycloneive_lcell_comb \main_reg|rf_out1~490 (
// Equation(s):
// \main_reg|rf_out1~490_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~489_combout  & (\main_reg|regFile[28][10]~q )) # (!\main_reg|rf_out1~489_combout  & ((\main_reg|regFile[24][10]~q ))))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~489_combout ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|regFile[28][10]~q ),
	.datac(\main_reg|regFile[24][10]~q ),
	.datad(\main_reg|rf_out1~489_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~490_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~490 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N8
cycloneive_lcell_comb \main_reg|rf_out1~491 (
// Equation(s):
// \main_reg|rf_out1~491_combout  = (\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout ) # ((\main_reg|rf_out1~488_combout )))) # (!\reg_read_addr1[1]~4_combout  & (!\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~490_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|rf_out1~488_combout ),
	.datad(\main_reg|rf_out1~490_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~491_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~491 .lut_mask = 16'hB9A8;
defparam \main_reg|rf_out1~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N18
cycloneive_lcell_comb \main_reg|rf_out1~492 (
// Equation(s):
// \main_reg|rf_out1~492_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[27][10]~q ) # ((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (((\main_reg|regFile[19][10]~q  & !\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[27][10]~q ),
	.datab(\main_reg|regFile[19][10]~q ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~492_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~492 .lut_mask = 16'hF0AC;
defparam \main_reg|rf_out1~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N10
cycloneive_lcell_comb \main_reg|rf_out1~493 (
// Equation(s):
// \main_reg|rf_out1~493_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~492_combout  & ((\main_reg|regFile[31][10]~q ))) # (!\main_reg|rf_out1~492_combout  & (\main_reg|regFile[23][10]~q )))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~492_combout ))))

	.dataa(\main_reg|regFile[23][10]~q ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[31][10]~q ),
	.datad(\main_reg|rf_out1~492_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~493_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~493 .lut_mask = 16'hF388;
defparam \main_reg|rf_out1~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N0
cycloneive_lcell_comb \main_reg|rf_out1~494 (
// Equation(s):
// \main_reg|rf_out1~494_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~491_combout  & ((\main_reg|rf_out1~493_combout ))) # (!\main_reg|rf_out1~491_combout  & (\main_reg|rf_out1~486_combout )))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~491_combout ))))

	.dataa(\main_reg|rf_out1~486_combout ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|rf_out1~491_combout ),
	.datad(\main_reg|rf_out1~493_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~494_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~494 .lut_mask = 16'hF838;
defparam \main_reg|rf_out1~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N28
cycloneive_lcell_comb \main_reg|rf_out1~726 (
// Equation(s):
// \main_reg|rf_out1~726_combout  = (\reg_read_addr1[4]~1_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [19] & ((\main_reg|rf_out1~494_combout ))) # (!\my_program|altsyncram_component|auto_generated|q_a [19] & 
// (\main_reg|rf_out1~504_combout )))) # (!\reg_read_addr1[4]~1_combout  & (((\main_reg|rf_out1~504_combout ))))

	.dataa(\reg_read_addr1[4]~1_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.datac(\main_reg|rf_out1~504_combout ),
	.datad(\main_reg|rf_out1~494_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~726_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~726 .lut_mask = 16'hF870;
defparam \main_reg|rf_out1~726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N29
dffeas \main_reg|rf_out1[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out1~726_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out1[10] .is_wysiwyg = "true";
defparam \main_reg|rf_out1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N0
cycloneive_lcell_comb \main_reg|regFile~720 (
// Equation(s):
// \main_reg|regFile~720_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile[9][10]~q ) # ((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & (((\main_reg|regFile[8][10]~q  & !\reg_store_addr[1]~4_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[9][10]~q ),
	.datac(\main_reg|regFile[8][10]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~720_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~720 .lut_mask = 16'hAAD8;
defparam \main_reg|regFile~720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N2
cycloneive_lcell_comb \main_reg|regFile~721 (
// Equation(s):
// \main_reg|regFile~721_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~720_combout  & ((\main_reg|regFile[11][10]~q ))) # (!\main_reg|regFile~720_combout  & (\main_reg|regFile[10][10]~q )))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~720_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[10][10]~q ),
	.datac(\main_reg|regFile[11][10]~q ),
	.datad(\main_reg|regFile~720_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~721_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~721 .lut_mask = 16'hF588;
defparam \main_reg|regFile~721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N14
cycloneive_lcell_comb \main_reg|regFile~727 (
// Equation(s):
// \main_reg|regFile~727_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile[14][10]~q ) # ((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (((\main_reg|regFile[12][10]~q  & !\reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile[14][10]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[12][10]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~727_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~727 .lut_mask = 16'hCCB8;
defparam \main_reg|regFile~727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N24
cycloneive_lcell_comb \main_reg|regFile~728 (
// Equation(s):
// \main_reg|regFile~728_combout  = (\main_reg|regFile~727_combout  & ((\main_reg|regFile[15][10]~q ) # ((!\reg_store_addr[0]~5_combout )))) # (!\main_reg|regFile~727_combout  & (((\main_reg|regFile[13][10]~q  & \reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile[15][10]~q ),
	.datab(\main_reg|regFile~727_combout ),
	.datac(\main_reg|regFile[13][10]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~728_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~728 .lut_mask = 16'hB8CC;
defparam \main_reg|regFile~728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N0
cycloneive_lcell_comb \main_reg|regFile~724 (
// Equation(s):
// \main_reg|regFile~724_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile[1][10]~q ) # ((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & (((\main_reg|regFile[0][10]~q  & !\reg_store_addr[1]~4_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[1][10]~q ),
	.datac(\main_reg|regFile[0][10]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~724_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~724 .lut_mask = 16'hAAD8;
defparam \main_reg|regFile~724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N30
cycloneive_lcell_comb \main_reg|regFile~725 (
// Equation(s):
// \main_reg|regFile~725_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~724_combout  & ((\main_reg|regFile[3][10]~q ))) # (!\main_reg|regFile~724_combout  & (\main_reg|regFile[2][10]~q )))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~724_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[2][10]~q ),
	.datac(\main_reg|regFile[3][10]~q ),
	.datad(\main_reg|regFile~724_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~725_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~725 .lut_mask = 16'hF588;
defparam \main_reg|regFile~725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N10
cycloneive_lcell_comb \main_reg|regFile~722 (
// Equation(s):
// \main_reg|regFile~722_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile[6][10]~q ) # ((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (((\main_reg|regFile[4][10]~q  & !\reg_store_addr[0]~5_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[6][10]~q ),
	.datac(\main_reg|regFile[4][10]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~722_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~722 .lut_mask = 16'hAAD8;
defparam \main_reg|regFile~722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N18
cycloneive_lcell_comb \main_reg|regFile~723 (
// Equation(s):
// \main_reg|regFile~723_combout  = (\main_reg|regFile~722_combout  & (((\main_reg|regFile[7][10]~q ) # (!\reg_store_addr[0]~5_combout )))) # (!\main_reg|regFile~722_combout  & (\main_reg|regFile[5][10]~q  & ((\reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile~722_combout ),
	.datab(\main_reg|regFile[5][10]~q ),
	.datac(\main_reg|regFile[7][10]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~723_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~723 .lut_mask = 16'hE4AA;
defparam \main_reg|regFile~723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N0
cycloneive_lcell_comb \main_reg|regFile~726 (
// Equation(s):
// \main_reg|regFile~726_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout ) # (\main_reg|regFile~723_combout )))) # (!\reg_store_addr[2]~2_combout  & (\main_reg|regFile~725_combout  & (!\reg_store_addr[3]~1_combout )))

	.dataa(\main_reg|regFile~725_combout ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\main_reg|regFile~723_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~726_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~726 .lut_mask = 16'hCEC2;
defparam \main_reg|regFile~726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N2
cycloneive_lcell_comb \main_reg|regFile~729 (
// Equation(s):
// \main_reg|regFile~729_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~726_combout  & ((\main_reg|regFile~728_combout ))) # (!\main_reg|regFile~726_combout  & (\main_reg|regFile~721_combout )))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~726_combout ))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|regFile~721_combout ),
	.datac(\main_reg|regFile~728_combout ),
	.datad(\main_reg|regFile~726_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~729_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~729 .lut_mask = 16'hF588;
defparam \main_reg|regFile~729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N4
cycloneive_lcell_comb \main_reg|regFile~730 (
// Equation(s):
// \main_reg|regFile~730_combout  = (\main_reg|regFile~82_combout  & ((\main_reg|regFile~83_combout  & (\main_reg|rf_out1 [10])) # (!\main_reg|regFile~83_combout  & ((\main_reg|regFile~729_combout ))))) # (!\main_reg|regFile~82_combout  & 
// (((!\main_reg|regFile~83_combout ))))

	.dataa(\main_reg|rf_out1 [10]),
	.datab(\main_reg|regFile~729_combout ),
	.datac(\main_reg|regFile~82_combout ),
	.datad(\main_reg|regFile~83_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~730_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~730 .lut_mask = 16'hA0CF;
defparam \main_reg|regFile~730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N14
cycloneive_lcell_comb \alu|Mux30~28 (
// Equation(s):
// \alu|Mux30~28_combout  = (\alu|Mux30~4_combout  & (((!\alu|ShiftRight0~38_combout  & !\alu_in2[4]~52_combout )) # (!\alu_ctrl~21_combout )))

	.dataa(\alu|Mux30~4_combout ),
	.datab(\alu_ctrl~21_combout ),
	.datac(\alu|ShiftRight0~38_combout ),
	.datad(\alu_in2[4]~52_combout ),
	.cin(gnd),
	.combout(\alu|Mux30~28_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux30~28 .lut_mask = 16'h222A;
defparam \alu|Mux30~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N16
cycloneive_lcell_comb \alu|ShiftLeft0~9 (
// Equation(s):
// \alu|ShiftLeft0~9_combout  = (!\alu_in2[1]~57_combout  & ((\alu_in2[0]~58_combout  & (\main_reg|rf_out1 [1])) # (!\alu_in2[0]~58_combout  & ((\main_reg|rf_out1 [2])))))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\main_reg|rf_out1 [1]),
	.datac(\main_reg|rf_out1 [2]),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~9 .lut_mask = 16'h00D8;
defparam \alu|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N26
cycloneive_lcell_comb \alu|ShiftLeft0~10 (
// Equation(s):
// \alu|ShiftLeft0~10_combout  = (\alu|ShiftLeft0~9_combout ) # ((\alu_in2[1]~57_combout  & \main_reg|rf_out1 [0]))

	.dataa(gnd),
	.datab(\alu_in2[1]~57_combout ),
	.datac(\main_reg|rf_out1 [0]),
	.datad(\alu|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~10 .lut_mask = 16'hFFC0;
defparam \alu|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N14
cycloneive_lcell_comb \alu|ShiftRight1~18 (
// Equation(s):
// \alu|ShiftRight1~18_combout  = (\alu_in2[1]~57_combout  & ((\alu_in2[0]~66_combout ) # ((\instr[20]~10_combout  & !\my_program|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\instr[20]~10_combout ),
	.datab(\alu_in2[0]~66_combout ),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~18 .lut_mask = 16'hCE00;
defparam \alu|ShiftRight1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N4
cycloneive_lcell_comb \alu|ShiftRight1~48 (
// Equation(s):
// \alu|ShiftRight1~48_combout  = (\alu_in1[12]~38_combout ) # ((\alu_in2[3]~55_combout  & ((\alu_in2[2]~56_combout ) # (\alu|ShiftRight1~18_combout ))))

	.dataa(\alu_in2[3]~55_combout ),
	.datab(\alu_in2[2]~56_combout ),
	.datac(\alu|ShiftRight1~18_combout ),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~48_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~48 .lut_mask = 16'hFFA8;
defparam \alu|ShiftRight1~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N22
cycloneive_lcell_comb \alu|ShiftLeft0~20 (
// Equation(s):
// \alu|ShiftLeft0~20_combout  = (\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [3])) # (!\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [5])))

	.dataa(gnd),
	.datab(\main_reg|rf_out1 [3]),
	.datac(\alu_in2[1]~57_combout ),
	.datad(\main_reg|rf_out1 [5]),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~20 .lut_mask = 16'hCFC0;
defparam \alu|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N8
cycloneive_lcell_comb \alu|ShiftLeft0~25 (
// Equation(s):
// \alu|ShiftLeft0~25_combout  = (\alu_in2[0]~58_combout  & (\alu|ShiftLeft0~20_combout )) # (!\alu_in2[0]~58_combout  & ((\alu|ShiftLeft0~24_combout )))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(gnd),
	.datac(\alu|ShiftLeft0~20_combout ),
	.datad(\alu|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~25 .lut_mask = 16'hF5A0;
defparam \alu|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N22
cycloneive_lcell_comb \alu|ShiftLeft0~44 (
// Equation(s):
// \alu|ShiftLeft0~44_combout  = (\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [8])) # (!\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [10])))

	.dataa(\main_reg|rf_out1 [8]),
	.datab(\main_reg|rf_out1 [10]),
	.datac(\alu_in2[1]~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~44 .lut_mask = 16'hACAC;
defparam \alu|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N30
cycloneive_lcell_comb \alu|ShiftLeft0~65 (
// Equation(s):
// \alu|ShiftLeft0~65_combout  = (\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [7])) # (!\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [9])))

	.dataa(\main_reg|rf_out1 [7]),
	.datab(\main_reg|rf_out1 [9]),
	.datac(gnd),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~65 .lut_mask = 16'hAACC;
defparam \alu|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N6
cycloneive_lcell_comb \alu|ShiftLeft0~66 (
// Equation(s):
// \alu|ShiftLeft0~66_combout  = (\alu_in2[0]~58_combout  & ((\alu|ShiftLeft0~65_combout ))) # (!\alu_in2[0]~58_combout  & (\alu|ShiftLeft0~44_combout ))

	.dataa(\alu|ShiftLeft0~44_combout ),
	.datab(gnd),
	.datac(\alu_in2[0]~58_combout ),
	.datad(\alu|ShiftLeft0~65_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~66_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~66 .lut_mask = 16'hFA0A;
defparam \alu|ShiftLeft0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N24
cycloneive_lcell_comb \alu|ShiftLeft0~109 (
// Equation(s):
// \alu|ShiftLeft0~109_combout  = (\alu_in2[2]~56_combout  & (\alu|ShiftLeft0~25_combout )) # (!\alu_in2[2]~56_combout  & ((\alu|ShiftLeft0~66_combout )))

	.dataa(gnd),
	.datab(\alu_in2[2]~56_combout ),
	.datac(\alu|ShiftLeft0~25_combout ),
	.datad(\alu|ShiftLeft0~66_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~109_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~109 .lut_mask = 16'hF3C0;
defparam \alu|ShiftLeft0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N26
cycloneive_lcell_comb \alu|ShiftLeft0~110 (
// Equation(s):
// \alu|ShiftLeft0~110_combout  = (!\alu|ShiftRight1~48_combout  & ((\alu_in2[3]~55_combout  & (\alu|ShiftLeft0~10_combout )) # (!\alu_in2[3]~55_combout  & ((\alu|ShiftLeft0~109_combout )))))

	.dataa(\alu_in2[3]~55_combout ),
	.datab(\alu|ShiftLeft0~10_combout ),
	.datac(\alu|ShiftRight1~48_combout ),
	.datad(\alu|ShiftLeft0~109_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~110_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~110 .lut_mask = 16'h0D08;
defparam \alu|ShiftLeft0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N2
cycloneive_lcell_comb \alu_in2[10]~34 (
// Equation(s):
// \alu_in2[10]~34_combout  = (\instr[30]~1_combout  & ((\alu_in2[6]~9_combout ) # (!\my_program|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datab(gnd),
	.datac(\instr[30]~1_combout ),
	.datad(\alu_in2[6]~9_combout ),
	.cin(gnd),
	.combout(\alu_in2[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[10]~34 .lut_mask = 16'hF050;
defparam \alu_in2[10]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N16
cycloneive_lcell_comb \alu_in2[10]~35 (
// Equation(s):
// \alu_in2[10]~35_combout  = (\my_program|altsyncram_component|auto_generated|q_a [6] & (\my_program|altsyncram_component|auto_generated|q_a [5] & (!\my_program|altsyncram_component|auto_generated|q_a [4]))) # 
// (!\my_program|altsyncram_component|auto_generated|q_a [6] & ((\alu_in2[10]~34_combout ) # ((\my_program|altsyncram_component|auto_generated|q_a [5] & \my_program|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datad(\alu_in2[10]~34_combout ),
	.cin(gnd),
	.combout(\alu_in2[10]~35_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[10]~35 .lut_mask = 16'h5D48;
defparam \alu_in2[10]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N6
cycloneive_lcell_comb \alu_in2[10]~36 (
// Equation(s):
// \alu_in2[10]~36_combout  = (\Equal7~0_combout  & \alu_in2[10]~35_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal7~0_combout ),
	.datad(\alu_in2[10]~35_combout ),
	.cin(gnd),
	.combout(\alu_in2[10]~36_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[10]~36 .lut_mask = 16'hF000;
defparam \alu_in2[10]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N4
cycloneive_lcell_comb \alu_in2[10]~37 (
// Equation(s):
// \alu_in2[10]~37_combout  = (\alu_in2[10]~36_combout  & ((\main_reg|rf_out2 [10]) # ((\alu_in2[10]~34_combout  & !\my_program|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\main_reg|rf_out2 [10]),
	.datab(\alu_in2[10]~34_combout ),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.datad(\alu_in2[10]~36_combout ),
	.cin(gnd),
	.combout(\alu_in2[10]~37_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[10]~37 .lut_mask = 16'hAE00;
defparam \alu_in2[10]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N26
cycloneive_lcell_comb \alu_in1[10]~27 (
// Equation(s):
// \alu_in1[10]~27_combout  = (!\alu_in1[31]~5_combout  & (\main_reg|rf_out1 [10] & (\alu_in1[31]~4_combout  & \reg_data_in~2_combout )))

	.dataa(\alu_in1[31]~5_combout ),
	.datab(\main_reg|rf_out1 [10]),
	.datac(\alu_in1[31]~4_combout ),
	.datad(\reg_data_in~2_combout ),
	.cin(gnd),
	.combout(\alu_in1[10]~27_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1[10]~27 .lut_mask = 16'h4000;
defparam \alu_in1[10]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N30
cycloneive_lcell_comb \alu_in2[9]~38 (
// Equation(s):
// \alu_in2[9]~38_combout  = (\main_reg|rf_out2 [9] & (\my_program|altsyncram_component|auto_generated|q_a [5] & (\my_program|altsyncram_component|auto_generated|q_a [4] $ (\my_program|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datab(\main_reg|rf_out2 [9]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\alu_in2[9]~38_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[9]~38 .lut_mask = 16'h4080;
defparam \alu_in2[9]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N16
cycloneive_lcell_comb \alu_in2[11]~31 (
// Equation(s):
// \alu_in2[11]~31_combout  = (!\my_program|altsyncram_component|auto_generated|q_a [6] & (((!\my_program|altsyncram_component|auto_generated|q_a [5] & \alu_in2[6]~9_combout )) # (!\my_program|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.datad(\alu_in2[6]~9_combout ),
	.cin(gnd),
	.combout(\alu_in2[11]~31_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[11]~31 .lut_mask = 16'h0703;
defparam \alu_in2[11]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N24
cycloneive_lcell_comb \alu_in2[9]~39 (
// Equation(s):
// \alu_in2[9]~39_combout  = (\Equal7~0_combout  & ((\alu_in2[9]~38_combout ) # ((\instr[29]~3_combout  & \alu_in2[11]~31_combout ))))

	.dataa(\alu_in2[9]~38_combout ),
	.datab(\Equal7~0_combout ),
	.datac(\instr[29]~3_combout ),
	.datad(\alu_in2[11]~31_combout ),
	.cin(gnd),
	.combout(\alu_in2[9]~39_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[9]~39 .lut_mask = 16'hC888;
defparam \alu_in2[9]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N16
cycloneive_lcell_comb \alu_in1[9]~28 (
// Equation(s):
// \alu_in1[9]~28_combout  = (!\alu_in1[31]~5_combout  & (\main_reg|rf_out1 [9] & (\alu_in1[31]~4_combout  & \reg_data_in~2_combout )))

	.dataa(\alu_in1[31]~5_combout ),
	.datab(\main_reg|rf_out1 [9]),
	.datac(\alu_in1[31]~4_combout ),
	.datad(\reg_data_in~2_combout ),
	.cin(gnd),
	.combout(\alu_in1[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1[9]~28 .lut_mask = 16'h4000;
defparam \alu_in1[9]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N8
cycloneive_lcell_comb \alu_in2[8]~40 (
// Equation(s):
// \alu_in2[8]~40_combout  = (\main_reg|rf_out2 [8] & (\my_program|altsyncram_component|auto_generated|q_a [5] & (\my_program|altsyncram_component|auto_generated|q_a [4] $ (\my_program|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\main_reg|rf_out2 [8]),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\alu_in2[8]~40_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[8]~40 .lut_mask = 16'h2800;
defparam \alu_in2[8]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N26
cycloneive_lcell_comb \alu_in2[8]~41 (
// Equation(s):
// \alu_in2[8]~41_combout  = (\Equal7~0_combout  & ((\alu_in2[8]~40_combout ) # ((\instr[28]~4_combout  & \alu_in2[11]~31_combout ))))

	.dataa(\alu_in2[8]~40_combout ),
	.datab(\instr[28]~4_combout ),
	.datac(\Equal7~0_combout ),
	.datad(\alu_in2[11]~31_combout ),
	.cin(gnd),
	.combout(\alu_in2[8]~41_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[8]~41 .lut_mask = 16'hE0A0;
defparam \alu_in2[8]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N2
cycloneive_lcell_comb \alu_in2[7]~42 (
// Equation(s):
// \alu_in2[7]~42_combout  = (\my_program|altsyncram_component|auto_generated|q_a [5] & (\main_reg|rf_out2 [7] & (\my_program|altsyncram_component|auto_generated|q_a [4] $ (\my_program|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datac(\main_reg|rf_out2 [7]),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\alu_in2[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[7]~42 .lut_mask = 16'h2080;
defparam \alu_in2[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N0
cycloneive_lcell_comb \alu_in2[7]~43 (
// Equation(s):
// \alu_in2[7]~43_combout  = (\Equal7~0_combout  & ((\alu_in2[7]~42_combout ) # ((\instr[27]~5_combout  & \alu_in2[11]~31_combout ))))

	.dataa(\instr[27]~5_combout ),
	.datab(\alu_in2[7]~42_combout ),
	.datac(\Equal7~0_combout ),
	.datad(\alu_in2[11]~31_combout ),
	.cin(gnd),
	.combout(\alu_in2[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[7]~43 .lut_mask = 16'hE0C0;
defparam \alu_in2[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N24
cycloneive_lcell_comb \alu_in2[6]~44 (
// Equation(s):
// \alu_in2[6]~44_combout  = (\main_reg|rf_out2 [6] & (\my_program|altsyncram_component|auto_generated|q_a [5] & (\my_program|altsyncram_component|auto_generated|q_a [4] $ (\my_program|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\main_reg|rf_out2 [6]),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\alu_in2[6]~44_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[6]~44 .lut_mask = 16'h2800;
defparam \alu_in2[6]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N22
cycloneive_lcell_comb \alu_in2[6]~45 (
// Equation(s):
// \alu_in2[6]~45_combout  = (\Equal7~0_combout  & ((\alu_in2[6]~44_combout ) # ((\instr[26]~6_combout  & \alu_in2[11]~31_combout ))))

	.dataa(\instr[26]~6_combout ),
	.datab(\alu_in2[6]~44_combout ),
	.datac(\Equal7~0_combout ),
	.datad(\alu_in2[11]~31_combout ),
	.cin(gnd),
	.combout(\alu_in2[6]~45_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[6]~45 .lut_mask = 16'hE0C0;
defparam \alu_in2[6]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N8
cycloneive_lcell_comb \alu_in2[5]~46 (
// Equation(s):
// \alu_in2[5]~46_combout  = (\my_program|altsyncram_component|auto_generated|q_a [4] & ((\my_program|altsyncram_component|auto_generated|q_a [5]) # ((!\my_program|altsyncram_component|auto_generated|q_a [13] & 
// \my_program|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [13]),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [12]),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\alu_in2[5]~46_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[5]~46 .lut_mask = 16'hCC40;
defparam \alu_in2[5]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N18
cycloneive_lcell_comb \alu_in2[5]~47 (
// Equation(s):
// \alu_in2[5]~47_combout  = (\main_reg|rf_out2 [5] & (!\my_program|altsyncram_component|auto_generated|q_a [2] & !\my_program|altsyncram_component|auto_generated|q_a [3]))

	.dataa(gnd),
	.datab(\main_reg|rf_out2 [5]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [2]),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\alu_in2[5]~47_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[5]~47 .lut_mask = 16'h000C;
defparam \alu_in2[5]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N12
cycloneive_lcell_comb \alu_in2[5]~48 (
// Equation(s):
// \alu_in2[5]~48_combout  = (\my_program|altsyncram_component|auto_generated|q_a [5] & (\alu_in2[5]~47_combout  & (\my_program|altsyncram_component|auto_generated|q_a [6] $ (\alu_in2[5]~46_combout ))))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.datac(\alu_in2[5]~46_combout ),
	.datad(\alu_in2[5]~47_combout ),
	.cin(gnd),
	.combout(\alu_in2[5]~48_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[5]~48 .lut_mask = 16'h2800;
defparam \alu_in2[5]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N2
cycloneive_lcell_comb \alu_in2[5]~49 (
// Equation(s):
// \alu_in2[5]~49_combout  = (\Equal11~0_combout  & ((\alu_in2[5]~48_combout ) # ((!\alu_in2[5]~46_combout  & \alu_in2[5]~8_combout ))))

	.dataa(\alu_in2[5]~46_combout ),
	.datab(\alu_in2[5]~8_combout ),
	.datac(\Equal11~0_combout ),
	.datad(\alu_in2[5]~48_combout ),
	.cin(gnd),
	.combout(\alu_in2[5]~49_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[5]~49 .lut_mask = 16'hF040;
defparam \alu_in2[5]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N10
cycloneive_lcell_comb \alu|Add0~10 (
// Equation(s):
// \alu|Add0~10_combout  = (\alu_in1[5]~32_combout  & ((\alu_in2[5]~49_combout  & (\alu|Add0~9  & VCC)) # (!\alu_in2[5]~49_combout  & (!\alu|Add0~9 )))) # (!\alu_in1[5]~32_combout  & ((\alu_in2[5]~49_combout  & (!\alu|Add0~9 )) # (!\alu_in2[5]~49_combout  & 
// ((\alu|Add0~9 ) # (GND)))))
// \alu|Add0~11  = CARRY((\alu_in1[5]~32_combout  & (!\alu_in2[5]~49_combout  & !\alu|Add0~9 )) # (!\alu_in1[5]~32_combout  & ((!\alu|Add0~9 ) # (!\alu_in2[5]~49_combout ))))

	.dataa(\alu_in1[5]~32_combout ),
	.datab(\alu_in2[5]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~9 ),
	.combout(\alu|Add0~10_combout ),
	.cout(\alu|Add0~11 ));
// synopsys translate_off
defparam \alu|Add0~10 .lut_mask = 16'h9617;
defparam \alu|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N12
cycloneive_lcell_comb \alu|Add0~12 (
// Equation(s):
// \alu|Add0~12_combout  = ((\alu_in1[6]~31_combout  $ (\alu_in2[6]~45_combout  $ (!\alu|Add0~11 )))) # (GND)
// \alu|Add0~13  = CARRY((\alu_in1[6]~31_combout  & ((\alu_in2[6]~45_combout ) # (!\alu|Add0~11 ))) # (!\alu_in1[6]~31_combout  & (\alu_in2[6]~45_combout  & !\alu|Add0~11 )))

	.dataa(\alu_in1[6]~31_combout ),
	.datab(\alu_in2[6]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~11 ),
	.combout(\alu|Add0~12_combout ),
	.cout(\alu|Add0~13 ));
// synopsys translate_off
defparam \alu|Add0~12 .lut_mask = 16'h698E;
defparam \alu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N14
cycloneive_lcell_comb \alu|Add0~14 (
// Equation(s):
// \alu|Add0~14_combout  = (\alu_in1[7]~30_combout  & ((\alu_in2[7]~43_combout  & (\alu|Add0~13  & VCC)) # (!\alu_in2[7]~43_combout  & (!\alu|Add0~13 )))) # (!\alu_in1[7]~30_combout  & ((\alu_in2[7]~43_combout  & (!\alu|Add0~13 )) # (!\alu_in2[7]~43_combout  
// & ((\alu|Add0~13 ) # (GND)))))
// \alu|Add0~15  = CARRY((\alu_in1[7]~30_combout  & (!\alu_in2[7]~43_combout  & !\alu|Add0~13 )) # (!\alu_in1[7]~30_combout  & ((!\alu|Add0~13 ) # (!\alu_in2[7]~43_combout ))))

	.dataa(\alu_in1[7]~30_combout ),
	.datab(\alu_in2[7]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~13 ),
	.combout(\alu|Add0~14_combout ),
	.cout(\alu|Add0~15 ));
// synopsys translate_off
defparam \alu|Add0~14 .lut_mask = 16'h9617;
defparam \alu|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N16
cycloneive_lcell_comb \alu|Add0~16 (
// Equation(s):
// \alu|Add0~16_combout  = ((\alu_in2[8]~41_combout  $ (\alu_in1[8]~29_combout  $ (!\alu|Add0~15 )))) # (GND)
// \alu|Add0~17  = CARRY((\alu_in2[8]~41_combout  & ((\alu_in1[8]~29_combout ) # (!\alu|Add0~15 ))) # (!\alu_in2[8]~41_combout  & (\alu_in1[8]~29_combout  & !\alu|Add0~15 )))

	.dataa(\alu_in2[8]~41_combout ),
	.datab(\alu_in1[8]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~15 ),
	.combout(\alu|Add0~16_combout ),
	.cout(\alu|Add0~17 ));
// synopsys translate_off
defparam \alu|Add0~16 .lut_mask = 16'h698E;
defparam \alu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N18
cycloneive_lcell_comb \alu|Add0~18 (
// Equation(s):
// \alu|Add0~18_combout  = (\alu_in2[9]~39_combout  & ((\alu_in1[9]~28_combout  & (\alu|Add0~17  & VCC)) # (!\alu_in1[9]~28_combout  & (!\alu|Add0~17 )))) # (!\alu_in2[9]~39_combout  & ((\alu_in1[9]~28_combout  & (!\alu|Add0~17 )) # (!\alu_in1[9]~28_combout  
// & ((\alu|Add0~17 ) # (GND)))))
// \alu|Add0~19  = CARRY((\alu_in2[9]~39_combout  & (!\alu_in1[9]~28_combout  & !\alu|Add0~17 )) # (!\alu_in2[9]~39_combout  & ((!\alu|Add0~17 ) # (!\alu_in1[9]~28_combout ))))

	.dataa(\alu_in2[9]~39_combout ),
	.datab(\alu_in1[9]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~17 ),
	.combout(\alu|Add0~18_combout ),
	.cout(\alu|Add0~19 ));
// synopsys translate_off
defparam \alu|Add0~18 .lut_mask = 16'h9617;
defparam \alu|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N20
cycloneive_lcell_comb \alu|Add0~20 (
// Equation(s):
// \alu|Add0~20_combout  = ((\alu_in2[10]~37_combout  $ (\alu_in1[10]~27_combout  $ (!\alu|Add0~19 )))) # (GND)
// \alu|Add0~21  = CARRY((\alu_in2[10]~37_combout  & ((\alu_in1[10]~27_combout ) # (!\alu|Add0~19 ))) # (!\alu_in2[10]~37_combout  & (\alu_in1[10]~27_combout  & !\alu|Add0~19 )))

	.dataa(\alu_in2[10]~37_combout ),
	.datab(\alu_in1[10]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~19 ),
	.combout(\alu|Add0~20_combout ),
	.cout(\alu|Add0~21 ));
// synopsys translate_off
defparam \alu|Add0~20 .lut_mask = 16'h698E;
defparam \alu|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N16
cycloneive_lcell_comb \alu|Mux30~8 (
// Equation(s):
// \alu|Mux30~8_combout  = (\alu|Mux30~4_combout  & (\alu_ctrl~21_combout )) # (!\alu|Mux30~4_combout  & (((\main_reg|regFile~28_combout  & \alu|Mux30~5_combout ))))

	.dataa(\alu_ctrl~21_combout ),
	.datab(\alu|Mux30~4_combout ),
	.datac(\main_reg|regFile~28_combout ),
	.datad(\alu|Mux30~5_combout ),
	.cin(gnd),
	.combout(\alu|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux30~8 .lut_mask = 16'hB888;
defparam \alu|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N0
cycloneive_lcell_comb \alu|Add1~0 (
// Equation(s):
// \alu|Add1~0_combout  = (\alu_in2[0]~58_combout  & (\alu_in1[0]~37_combout  $ (VCC))) # (!\alu_in2[0]~58_combout  & ((\alu_in1[0]~37_combout ) # (GND)))
// \alu|Add1~1  = CARRY((\alu_in1[0]~37_combout ) # (!\alu_in2[0]~58_combout ))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\alu_in1[0]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Add1~0_combout ),
	.cout(\alu|Add1~1 ));
// synopsys translate_off
defparam \alu|Add1~0 .lut_mask = 16'h66DD;
defparam \alu|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N2
cycloneive_lcell_comb \alu|Add1~2 (
// Equation(s):
// \alu|Add1~2_combout  = (\alu_in2[1]~57_combout  & ((\alu_in1[1]~36_combout  & (!\alu|Add1~1 )) # (!\alu_in1[1]~36_combout  & ((\alu|Add1~1 ) # (GND))))) # (!\alu_in2[1]~57_combout  & ((\alu_in1[1]~36_combout  & (\alu|Add1~1  & VCC)) # 
// (!\alu_in1[1]~36_combout  & (!\alu|Add1~1 ))))
// \alu|Add1~3  = CARRY((\alu_in2[1]~57_combout  & ((!\alu|Add1~1 ) # (!\alu_in1[1]~36_combout ))) # (!\alu_in2[1]~57_combout  & (!\alu_in1[1]~36_combout  & !\alu|Add1~1 )))

	.dataa(\alu_in2[1]~57_combout ),
	.datab(\alu_in1[1]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~1 ),
	.combout(\alu|Add1~2_combout ),
	.cout(\alu|Add1~3 ));
// synopsys translate_off
defparam \alu|Add1~2 .lut_mask = 16'h692B;
defparam \alu|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N4
cycloneive_lcell_comb \alu|Add1~4 (
// Equation(s):
// \alu|Add1~4_combout  = ((\alu_in2[2]~56_combout  $ (\alu_in1[2]~35_combout  $ (\alu|Add1~3 )))) # (GND)
// \alu|Add1~5  = CARRY((\alu_in2[2]~56_combout  & (\alu_in1[2]~35_combout  & !\alu|Add1~3 )) # (!\alu_in2[2]~56_combout  & ((\alu_in1[2]~35_combout ) # (!\alu|Add1~3 ))))

	.dataa(\alu_in2[2]~56_combout ),
	.datab(\alu_in1[2]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~3 ),
	.combout(\alu|Add1~4_combout ),
	.cout(\alu|Add1~5 ));
// synopsys translate_off
defparam \alu|Add1~4 .lut_mask = 16'h964D;
defparam \alu|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N6
cycloneive_lcell_comb \alu|Add1~6 (
// Equation(s):
// \alu|Add1~6_combout  = (\alu_in2[3]~55_combout  & ((\alu_in1[3]~34_combout  & (!\alu|Add1~5 )) # (!\alu_in1[3]~34_combout  & ((\alu|Add1~5 ) # (GND))))) # (!\alu_in2[3]~55_combout  & ((\alu_in1[3]~34_combout  & (\alu|Add1~5  & VCC)) # 
// (!\alu_in1[3]~34_combout  & (!\alu|Add1~5 ))))
// \alu|Add1~7  = CARRY((\alu_in2[3]~55_combout  & ((!\alu|Add1~5 ) # (!\alu_in1[3]~34_combout ))) # (!\alu_in2[3]~55_combout  & (!\alu_in1[3]~34_combout  & !\alu|Add1~5 )))

	.dataa(\alu_in2[3]~55_combout ),
	.datab(\alu_in1[3]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~5 ),
	.combout(\alu|Add1~6_combout ),
	.cout(\alu|Add1~7 ));
// synopsys translate_off
defparam \alu|Add1~6 .lut_mask = 16'h692B;
defparam \alu|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N8
cycloneive_lcell_comb \alu|Add1~8 (
// Equation(s):
// \alu|Add1~8_combout  = ((\alu_in2[4]~52_combout  $ (\alu_in1[4]~33_combout  $ (\alu|Add1~7 )))) # (GND)
// \alu|Add1~9  = CARRY((\alu_in2[4]~52_combout  & (\alu_in1[4]~33_combout  & !\alu|Add1~7 )) # (!\alu_in2[4]~52_combout  & ((\alu_in1[4]~33_combout ) # (!\alu|Add1~7 ))))

	.dataa(\alu_in2[4]~52_combout ),
	.datab(\alu_in1[4]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~7 ),
	.combout(\alu|Add1~8_combout ),
	.cout(\alu|Add1~9 ));
// synopsys translate_off
defparam \alu|Add1~8 .lut_mask = 16'h964D;
defparam \alu|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N10
cycloneive_lcell_comb \alu|Add1~10 (
// Equation(s):
// \alu|Add1~10_combout  = (\alu_in1[5]~32_combout  & ((\alu_in2[5]~49_combout  & (!\alu|Add1~9 )) # (!\alu_in2[5]~49_combout  & (\alu|Add1~9  & VCC)))) # (!\alu_in1[5]~32_combout  & ((\alu_in2[5]~49_combout  & ((\alu|Add1~9 ) # (GND))) # 
// (!\alu_in2[5]~49_combout  & (!\alu|Add1~9 ))))
// \alu|Add1~11  = CARRY((\alu_in1[5]~32_combout  & (\alu_in2[5]~49_combout  & !\alu|Add1~9 )) # (!\alu_in1[5]~32_combout  & ((\alu_in2[5]~49_combout ) # (!\alu|Add1~9 ))))

	.dataa(\alu_in1[5]~32_combout ),
	.datab(\alu_in2[5]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~9 ),
	.combout(\alu|Add1~10_combout ),
	.cout(\alu|Add1~11 ));
// synopsys translate_off
defparam \alu|Add1~10 .lut_mask = 16'h694D;
defparam \alu|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N12
cycloneive_lcell_comb \alu|Add1~12 (
// Equation(s):
// \alu|Add1~12_combout  = ((\alu_in2[6]~45_combout  $ (\alu_in1[6]~31_combout  $ (\alu|Add1~11 )))) # (GND)
// \alu|Add1~13  = CARRY((\alu_in2[6]~45_combout  & (\alu_in1[6]~31_combout  & !\alu|Add1~11 )) # (!\alu_in2[6]~45_combout  & ((\alu_in1[6]~31_combout ) # (!\alu|Add1~11 ))))

	.dataa(\alu_in2[6]~45_combout ),
	.datab(\alu_in1[6]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~11 ),
	.combout(\alu|Add1~12_combout ),
	.cout(\alu|Add1~13 ));
// synopsys translate_off
defparam \alu|Add1~12 .lut_mask = 16'h964D;
defparam \alu|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N14
cycloneive_lcell_comb \alu|Add1~14 (
// Equation(s):
// \alu|Add1~14_combout  = (\alu_in2[7]~43_combout  & ((\alu_in1[7]~30_combout  & (!\alu|Add1~13 )) # (!\alu_in1[7]~30_combout  & ((\alu|Add1~13 ) # (GND))))) # (!\alu_in2[7]~43_combout  & ((\alu_in1[7]~30_combout  & (\alu|Add1~13  & VCC)) # 
// (!\alu_in1[7]~30_combout  & (!\alu|Add1~13 ))))
// \alu|Add1~15  = CARRY((\alu_in2[7]~43_combout  & ((!\alu|Add1~13 ) # (!\alu_in1[7]~30_combout ))) # (!\alu_in2[7]~43_combout  & (!\alu_in1[7]~30_combout  & !\alu|Add1~13 )))

	.dataa(\alu_in2[7]~43_combout ),
	.datab(\alu_in1[7]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~13 ),
	.combout(\alu|Add1~14_combout ),
	.cout(\alu|Add1~15 ));
// synopsys translate_off
defparam \alu|Add1~14 .lut_mask = 16'h692B;
defparam \alu|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N16
cycloneive_lcell_comb \alu|Add1~16 (
// Equation(s):
// \alu|Add1~16_combout  = ((\alu_in1[8]~29_combout  $ (\alu_in2[8]~41_combout  $ (\alu|Add1~15 )))) # (GND)
// \alu|Add1~17  = CARRY((\alu_in1[8]~29_combout  & ((!\alu|Add1~15 ) # (!\alu_in2[8]~41_combout ))) # (!\alu_in1[8]~29_combout  & (!\alu_in2[8]~41_combout  & !\alu|Add1~15 )))

	.dataa(\alu_in1[8]~29_combout ),
	.datab(\alu_in2[8]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~15 ),
	.combout(\alu|Add1~16_combout ),
	.cout(\alu|Add1~17 ));
// synopsys translate_off
defparam \alu|Add1~16 .lut_mask = 16'h962B;
defparam \alu|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N18
cycloneive_lcell_comb \alu|Add1~18 (
// Equation(s):
// \alu|Add1~18_combout  = (\alu_in1[9]~28_combout  & ((\alu_in2[9]~39_combout  & (!\alu|Add1~17 )) # (!\alu_in2[9]~39_combout  & (\alu|Add1~17  & VCC)))) # (!\alu_in1[9]~28_combout  & ((\alu_in2[9]~39_combout  & ((\alu|Add1~17 ) # (GND))) # 
// (!\alu_in2[9]~39_combout  & (!\alu|Add1~17 ))))
// \alu|Add1~19  = CARRY((\alu_in1[9]~28_combout  & (\alu_in2[9]~39_combout  & !\alu|Add1~17 )) # (!\alu_in1[9]~28_combout  & ((\alu_in2[9]~39_combout ) # (!\alu|Add1~17 ))))

	.dataa(\alu_in1[9]~28_combout ),
	.datab(\alu_in2[9]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~17 ),
	.combout(\alu|Add1~18_combout ),
	.cout(\alu|Add1~19 ));
// synopsys translate_off
defparam \alu|Add1~18 .lut_mask = 16'h694D;
defparam \alu|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N20
cycloneive_lcell_comb \alu|Add1~20 (
// Equation(s):
// \alu|Add1~20_combout  = ((\alu_in1[10]~27_combout  $ (\alu_in2[10]~37_combout  $ (\alu|Add1~19 )))) # (GND)
// \alu|Add1~21  = CARRY((\alu_in1[10]~27_combout  & ((!\alu|Add1~19 ) # (!\alu_in2[10]~37_combout ))) # (!\alu_in1[10]~27_combout  & (!\alu_in2[10]~37_combout  & !\alu|Add1~19 )))

	.dataa(\alu_in1[10]~27_combout ),
	.datab(\alu_in2[10]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~19 ),
	.combout(\alu|Add1~20_combout ),
	.cout(\alu|Add1~21 ));
// synopsys translate_off
defparam \alu|Add1~20 .lut_mask = 16'h962B;
defparam \alu|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y42_N23
dffeas \main_reg|regFile[30][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~671_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[30][12] .is_wysiwyg = "true";
defparam \main_reg|regFile[30][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N19
dffeas \main_reg|regFile[18][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~671_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[18][12] .is_wysiwyg = "true";
defparam \main_reg|regFile[18][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N13
dffeas \main_reg|regFile[26][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~671_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[26][12] .is_wysiwyg = "true";
defparam \main_reg|regFile[26][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N12
cycloneive_lcell_comb \main_reg|regFile~636 (
// Equation(s):
// \main_reg|regFile~636_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[26][12]~q ))) # (!\reg_store_addr[3]~1_combout  & 
// (\main_reg|regFile[18][12]~q ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[18][12]~q ),
	.datac(\main_reg|regFile[26][12]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~636_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~636 .lut_mask = 16'hFA44;
defparam \main_reg|regFile~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N25
dffeas \main_reg|regFile[22][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~671_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[22][12] .is_wysiwyg = "true";
defparam \main_reg|regFile[22][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N4
cycloneive_lcell_comb \main_reg|regFile~637 (
// Equation(s):
// \main_reg|regFile~637_combout  = (\main_reg|regFile~636_combout  & ((\main_reg|regFile[30][12]~q ) # ((!\reg_store_addr[2]~2_combout )))) # (!\main_reg|regFile~636_combout  & (((\reg_store_addr[2]~2_combout  & \main_reg|regFile[22][12]~q ))))

	.dataa(\main_reg|regFile[30][12]~q ),
	.datab(\main_reg|regFile~636_combout ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\main_reg|regFile[22][12]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~637_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~637 .lut_mask = 16'hBC8C;
defparam \main_reg|regFile~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N18
cycloneive_lcell_comb \main_reg|regFile[21][12]~feeder (
// Equation(s):
// \main_reg|regFile[21][12]~feeder_combout  = \main_reg|regFile~671_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~671_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[21][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[21][12]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[21][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y39_N19
dffeas \main_reg|regFile[21][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[21][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[21][12] .is_wysiwyg = "true";
defparam \main_reg|regFile[21][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N23
dffeas \main_reg|regFile[17][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~671_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[17][12] .is_wysiwyg = "true";
defparam \main_reg|regFile[17][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N22
cycloneive_lcell_comb \main_reg|regFile~638 (
// Equation(s):
// \main_reg|regFile~638_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile[21][12]~q ) # ((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & (((\main_reg|regFile[17][12]~q  & !\reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile[21][12]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[17][12]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~638_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~638 .lut_mask = 16'hCCB8;
defparam \main_reg|regFile~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N4
cycloneive_lcell_comb \main_reg|regFile[25][12]~feeder (
// Equation(s):
// \main_reg|regFile[25][12]~feeder_combout  = \main_reg|regFile~671_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~671_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[25][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[25][12]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[25][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N5
dffeas \main_reg|regFile[25][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[25][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[25][12] .is_wysiwyg = "true";
defparam \main_reg|regFile[25][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N3
dffeas \main_reg|regFile[29][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~671_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[29][12] .is_wysiwyg = "true";
defparam \main_reg|regFile[29][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N2
cycloneive_lcell_comb \main_reg|regFile~639 (
// Equation(s):
// \main_reg|regFile~639_combout  = (\main_reg|regFile~638_combout  & (((\main_reg|regFile[29][12]~q ) # (!\reg_store_addr[3]~1_combout )))) # (!\main_reg|regFile~638_combout  & (\main_reg|regFile[25][12]~q  & ((\reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile~638_combout ),
	.datab(\main_reg|regFile[25][12]~q ),
	.datac(\main_reg|regFile[29][12]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~639_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~639 .lut_mask = 16'hE4AA;
defparam \main_reg|regFile~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N19
dffeas \main_reg|regFile[20][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~671_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[20][12] .is_wysiwyg = "true";
defparam \main_reg|regFile[20][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N20
cycloneive_lcell_comb \main_reg|regFile[28][12]~feeder (
// Equation(s):
// \main_reg|regFile[28][12]~feeder_combout  = \main_reg|regFile~671_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~671_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[28][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[28][12]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[28][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N21
dffeas \main_reg|regFile[28][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[28][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[28][12] .is_wysiwyg = "true";
defparam \main_reg|regFile[28][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N31
dffeas \main_reg|regFile[24][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~671_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[24][12] .is_wysiwyg = "true";
defparam \main_reg|regFile[24][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y35_N5
dffeas \main_reg|regFile[16][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~671_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[16][12] .is_wysiwyg = "true";
defparam \main_reg|regFile[16][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N4
cycloneive_lcell_comb \main_reg|regFile~640 (
// Equation(s):
// \main_reg|regFile~640_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[24][12]~q ) # ((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & (((\main_reg|regFile[16][12]~q  & !\reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile[24][12]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[16][12]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~640_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~640 .lut_mask = 16'hCCB8;
defparam \main_reg|regFile~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N6
cycloneive_lcell_comb \main_reg|regFile~641 (
// Equation(s):
// \main_reg|regFile~641_combout  = (\main_reg|regFile~640_combout  & (((\main_reg|regFile[28][12]~q ) # (!\reg_store_addr[2]~2_combout )))) # (!\main_reg|regFile~640_combout  & (\main_reg|regFile[20][12]~q  & ((\reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile[20][12]~q ),
	.datab(\main_reg|regFile[28][12]~q ),
	.datac(\main_reg|regFile~640_combout ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~641_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~641 .lut_mask = 16'hCAF0;
defparam \main_reg|regFile~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N8
cycloneive_lcell_comb \main_reg|regFile~642 (
// Equation(s):
// \main_reg|regFile~642_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & (\main_reg|regFile~639_combout )) # (!\reg_store_addr[0]~5_combout  & 
// ((\main_reg|regFile~641_combout )))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile~639_combout ),
	.datac(\reg_store_addr[0]~5_combout ),
	.datad(\main_reg|regFile~641_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~642_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~642 .lut_mask = 16'hE5E0;
defparam \main_reg|regFile~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N9
dffeas \main_reg|regFile[27][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~671_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[27][12] .is_wysiwyg = "true";
defparam \main_reg|regFile[27][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y41_N3
dffeas \main_reg|regFile[31][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~671_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[31][12] .is_wysiwyg = "true";
defparam \main_reg|regFile[31][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N0
cycloneive_lcell_comb \main_reg|regFile[23][12]~feeder (
// Equation(s):
// \main_reg|regFile[23][12]~feeder_combout  = \main_reg|regFile~671_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~671_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[23][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[23][12]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[23][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N1
dffeas \main_reg|regFile[23][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[23][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[23][12] .is_wysiwyg = "true";
defparam \main_reg|regFile[23][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y43_N15
dffeas \main_reg|regFile[19][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~671_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[19][12] .is_wysiwyg = "true";
defparam \main_reg|regFile[19][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N14
cycloneive_lcell_comb \main_reg|regFile~643 (
// Equation(s):
// \main_reg|regFile~643_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & (\main_reg|regFile[23][12]~q )) # (!\reg_store_addr[2]~2_combout  & 
// ((\main_reg|regFile[19][12]~q )))))

	.dataa(\main_reg|regFile[23][12]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[19][12]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~643_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~643 .lut_mask = 16'hEE30;
defparam \main_reg|regFile~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N2
cycloneive_lcell_comb \main_reg|regFile~644 (
// Equation(s):
// \main_reg|regFile~644_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~643_combout  & ((\main_reg|regFile[31][12]~q ))) # (!\main_reg|regFile~643_combout  & (\main_reg|regFile[27][12]~q )))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~643_combout ))))

	.dataa(\main_reg|regFile[27][12]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[31][12]~q ),
	.datad(\main_reg|regFile~643_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~644_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~644 .lut_mask = 16'hF388;
defparam \main_reg|regFile~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N30
cycloneive_lcell_comb \main_reg|regFile~645 (
// Equation(s):
// \main_reg|regFile~645_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~642_combout  & ((\main_reg|regFile~644_combout ))) # (!\main_reg|regFile~642_combout  & (\main_reg|regFile~637_combout )))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~642_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile~637_combout ),
	.datac(\main_reg|regFile~642_combout ),
	.datad(\main_reg|regFile~644_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~645_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~645 .lut_mask = 16'hF858;
defparam \main_reg|regFile~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N12
cycloneive_lcell_comb \main_reg|regFile[10][12]~feeder (
// Equation(s):
// \main_reg|regFile[10][12]~feeder_combout  = \main_reg|regFile~671_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~671_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[10][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[10][12]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[10][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N13
dffeas \main_reg|regFile[10][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[10][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[10][12] .is_wysiwyg = "true";
defparam \main_reg|regFile[10][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y41_N3
dffeas \main_reg|regFile[11][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~671_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[11][12] .is_wysiwyg = "true";
defparam \main_reg|regFile[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y41_N5
dffeas \main_reg|regFile[8][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~671_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[8][12] .is_wysiwyg = "true";
defparam \main_reg|regFile[8][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y41_N29
dffeas \main_reg|regFile[9][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~671_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[9][12] .is_wysiwyg = "true";
defparam \main_reg|regFile[9][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N28
cycloneive_lcell_comb \main_reg|regFile~646 (
// Equation(s):
// \main_reg|regFile~646_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & ((\main_reg|regFile[9][12]~q ))) # (!\reg_store_addr[0]~5_combout  & 
// (\main_reg|regFile[8][12]~q ))))

	.dataa(\main_reg|regFile[8][12]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[9][12]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~646_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~646 .lut_mask = 16'hFC22;
defparam \main_reg|regFile~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N18
cycloneive_lcell_comb \main_reg|regFile~647 (
// Equation(s):
// \main_reg|regFile~647_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~646_combout  & ((\main_reg|regFile[11][12]~q ))) # (!\main_reg|regFile~646_combout  & (\main_reg|regFile[10][12]~q )))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~646_combout ))))

	.dataa(\main_reg|regFile[10][12]~q ),
	.datab(\main_reg|regFile[11][12]~q ),
	.datac(\reg_store_addr[1]~4_combout ),
	.datad(\main_reg|regFile~646_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~647_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~647 .lut_mask = 16'hCFA0;
defparam \main_reg|regFile~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N26
cycloneive_lcell_comb \main_reg|regFile[13][12]~feeder (
// Equation(s):
// \main_reg|regFile[13][12]~feeder_combout  = \main_reg|regFile~671_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~671_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[13][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[13][12]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[13][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N27
dffeas \main_reg|regFile[13][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[13][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[13][12] .is_wysiwyg = "true";
defparam \main_reg|regFile[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N25
dffeas \main_reg|regFile[15][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile~671_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[15][12] .is_wysiwyg = "true";
defparam \main_reg|regFile[15][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N10
cycloneive_lcell_comb \main_reg|regFile[14][12]~feeder (
// Equation(s):
// \main_reg|regFile[14][12]~feeder_combout  = \main_reg|regFile~671_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~671_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[14][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[14][12]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[14][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N11
dffeas \main_reg|regFile[14][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[14][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[14][12] .is_wysiwyg = "true";
defparam \main_reg|regFile[14][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y41_N21
dffeas \main_reg|regFile[12][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~671_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[12][12] .is_wysiwyg = "true";
defparam \main_reg|regFile[12][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N20
cycloneive_lcell_comb \main_reg|regFile~653 (
// Equation(s):
// \main_reg|regFile~653_combout  = (\reg_store_addr[0]~5_combout  & (((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout  & (\main_reg|regFile[14][12]~q )) # (!\reg_store_addr[1]~4_combout  & 
// ((\main_reg|regFile[12][12]~q )))))

	.dataa(\main_reg|regFile[14][12]~q ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile[12][12]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~653_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~653 .lut_mask = 16'hEE30;
defparam \main_reg|regFile~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N28
cycloneive_lcell_comb \main_reg|regFile~654 (
// Equation(s):
// \main_reg|regFile~654_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~653_combout  & ((\main_reg|regFile[15][12]~q ))) # (!\main_reg|regFile~653_combout  & (\main_reg|regFile[13][12]~q )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~653_combout ))))

	.dataa(\main_reg|regFile[13][12]~q ),
	.datab(\main_reg|regFile[15][12]~q ),
	.datac(\reg_store_addr[0]~5_combout ),
	.datad(\main_reg|regFile~653_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~654_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~654 .lut_mask = 16'hCFA0;
defparam \main_reg|regFile~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N19
dffeas \main_reg|regFile[2][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~671_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[2][12] .is_wysiwyg = "true";
defparam \main_reg|regFile[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N21
dffeas \main_reg|regFile[1][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~671_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[1][12] .is_wysiwyg = "true";
defparam \main_reg|regFile[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N13
dffeas \main_reg|regFile[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~671_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[0][12] .is_wysiwyg = "true";
defparam \main_reg|regFile[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N12
cycloneive_lcell_comb \main_reg|regFile~650 (
// Equation(s):
// \main_reg|regFile~650_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile[1][12]~q ) # ((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & (((\main_reg|regFile[0][12]~q  & !\reg_store_addr[1]~4_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[1][12]~q ),
	.datac(\main_reg|regFile[0][12]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~650_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~650 .lut_mask = 16'hAAD8;
defparam \main_reg|regFile~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N10
cycloneive_lcell_comb \main_reg|regFile~651 (
// Equation(s):
// \main_reg|regFile~651_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~650_combout  & ((\main_reg|regFile[3][12]~q ))) # (!\main_reg|regFile~650_combout  & (\main_reg|regFile[2][12]~q )))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~650_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[2][12]~q ),
	.datac(\main_reg|regFile[3][12]~q ),
	.datad(\main_reg|regFile~650_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~651_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~651 .lut_mask = 16'hF588;
defparam \main_reg|regFile~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N15
dffeas \main_reg|regFile[5][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~671_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[5][12] .is_wysiwyg = "true";
defparam \main_reg|regFile[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y40_N29
dffeas \main_reg|regFile[7][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~671_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[7][12] .is_wysiwyg = "true";
defparam \main_reg|regFile[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y40_N3
dffeas \main_reg|regFile[4][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~671_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[4][12] .is_wysiwyg = "true";
defparam \main_reg|regFile[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N5
dffeas \main_reg|regFile[6][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~671_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[6][12] .is_wysiwyg = "true";
defparam \main_reg|regFile[6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N6
cycloneive_lcell_comb \main_reg|regFile~648 (
// Equation(s):
// \main_reg|regFile~648_combout  = (\reg_store_addr[1]~4_combout  & (((\main_reg|regFile[6][12]~q ) # (\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (\main_reg|regFile[4][12]~q  & ((!\reg_store_addr[0]~5_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[4][12]~q ),
	.datac(\main_reg|regFile[6][12]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~648_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~648 .lut_mask = 16'hAAE4;
defparam \main_reg|regFile~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N28
cycloneive_lcell_comb \main_reg|regFile~649 (
// Equation(s):
// \main_reg|regFile~649_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~648_combout  & ((\main_reg|regFile[7][12]~q ))) # (!\main_reg|regFile~648_combout  & (\main_reg|regFile[5][12]~q )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~648_combout ))))

	.dataa(\main_reg|regFile[5][12]~q ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile[7][12]~q ),
	.datad(\main_reg|regFile~648_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~649_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~649 .lut_mask = 16'hF388;
defparam \main_reg|regFile~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N16
cycloneive_lcell_comb \main_reg|regFile~652 (
// Equation(s):
// \main_reg|regFile~652_combout  = (\reg_store_addr[2]~2_combout  & (((\main_reg|regFile~649_combout ) # (\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & (\main_reg|regFile~651_combout  & ((!\reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile~651_combout ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile~649_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~652_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~652 .lut_mask = 16'hCCE2;
defparam \main_reg|regFile~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N6
cycloneive_lcell_comb \main_reg|regFile~655 (
// Equation(s):
// \main_reg|regFile~655_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~652_combout  & ((\main_reg|regFile~654_combout ))) # (!\main_reg|regFile~652_combout  & (\main_reg|regFile~647_combout )))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~652_combout ))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|regFile~647_combout ),
	.datac(\main_reg|regFile~654_combout ),
	.datad(\main_reg|regFile~652_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~655_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~655 .lut_mask = 16'hF588;
defparam \main_reg|regFile~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N0
cycloneive_lcell_comb \main_reg|regFile~656 (
// Equation(s):
// \main_reg|regFile~656_combout  = (!\wen_prot~q  & ((\reg_store_addr[4]~3_combout  & (\main_reg|regFile~645_combout )) # (!\reg_store_addr[4]~3_combout  & ((\main_reg|regFile~655_combout )))))

	.dataa(\main_reg|regFile~645_combout ),
	.datab(\reg_store_addr[4]~3_combout ),
	.datac(\wen_prot~q ),
	.datad(\main_reg|regFile~655_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~656_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~656 .lut_mask = 16'h0B08;
defparam \main_reg|regFile~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N14
cycloneive_lcell_comb \main_reg|rf_out2~409 (
// Equation(s):
// \main_reg|rf_out2~409_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & ((\main_reg|regFile[5][12]~q ))) # (!\reg_read_addr2[0]~12_combout  & 
// (\main_reg|regFile[4][12]~q ))))

	.dataa(\main_reg|regFile[4][12]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[5][12]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~409_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~409 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out2~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N16
cycloneive_lcell_comb \main_reg|rf_out2~410 (
// Equation(s):
// \main_reg|rf_out2~410_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~409_combout  & ((\main_reg|regFile[7][12]~q ))) # (!\main_reg|rf_out2~409_combout  & (\main_reg|regFile[6][12]~q )))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~409_combout ))))

	.dataa(\main_reg|regFile[6][12]~q ),
	.datab(\main_reg|regFile[7][12]~q ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\main_reg|rf_out2~409_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~410_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~410 .lut_mask = 16'hCFA0;
defparam \main_reg|rf_out2~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N12
cycloneive_lcell_comb \main_reg|rf_out2~416 (
// Equation(s):
// \main_reg|rf_out2~416_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|regFile[13][12]~q ) # ((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & (((\main_reg|regFile[12][12]~q  & !\reg_read_addr2[1]~11_combout ))))

	.dataa(\main_reg|regFile[13][12]~q ),
	.datab(\main_reg|regFile[12][12]~q ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~416_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~416 .lut_mask = 16'hF0AC;
defparam \main_reg|rf_out2~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N6
cycloneive_lcell_comb \main_reg|rf_out2~417 (
// Equation(s):
// \main_reg|rf_out2~417_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~416_combout  & ((\main_reg|regFile[15][12]~q ))) # (!\main_reg|rf_out2~416_combout  & (\main_reg|regFile[14][12]~q )))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~416_combout ))))

	.dataa(\main_reg|regFile[14][12]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[15][12]~q ),
	.datad(\main_reg|rf_out2~416_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~417_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~417 .lut_mask = 16'hF388;
defparam \main_reg|rf_out2~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N8
cycloneive_lcell_comb \main_reg|rf_out2~411 (
// Equation(s):
// \main_reg|rf_out2~411_combout  = (\reg_read_addr2[0]~12_combout  & (((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[10][12]~q )) # (!\reg_read_addr2[1]~11_combout  & 
// ((\main_reg|regFile[8][12]~q )))))

	.dataa(\main_reg|regFile[10][12]~q ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\main_reg|regFile[8][12]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~411_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~411 .lut_mask = 16'hEE30;
defparam \main_reg|rf_out2~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N6
cycloneive_lcell_comb \main_reg|rf_out2~412 (
// Equation(s):
// \main_reg|rf_out2~412_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~411_combout  & (\main_reg|regFile[11][12]~q )) # (!\main_reg|rf_out2~411_combout  & ((\main_reg|regFile[9][12]~q ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~411_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|regFile[11][12]~q ),
	.datac(\main_reg|rf_out2~411_combout ),
	.datad(\main_reg|regFile[9][12]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~412_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~412 .lut_mask = 16'hDAD0;
defparam \main_reg|rf_out2~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N12
cycloneive_lcell_comb \main_reg|rf_out2~413 (
// Equation(s):
// \main_reg|rf_out2~413_combout  = (\reg_read_addr2[0]~12_combout  & (((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[2][12]~q ))) # (!\reg_read_addr2[1]~11_combout  & 
// (\main_reg|regFile[0][12]~q ))))

	.dataa(\main_reg|regFile[0][12]~q ),
	.datab(\main_reg|regFile[2][12]~q ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~413_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~413 .lut_mask = 16'hFC0A;
defparam \main_reg|rf_out2~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N6
cycloneive_lcell_comb \main_reg|rf_out2~414 (
// Equation(s):
// \main_reg|rf_out2~414_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~413_combout  & (\main_reg|regFile[3][12]~q )) # (!\main_reg|rf_out2~413_combout  & ((\main_reg|regFile[1][12]~q ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~413_combout ))))

	.dataa(\main_reg|regFile[3][12]~q ),
	.datab(\main_reg|regFile[1][12]~q ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\main_reg|rf_out2~413_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~414_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~414 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out2~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N24
cycloneive_lcell_comb \main_reg|rf_out2~415 (
// Equation(s):
// \main_reg|rf_out2~415_combout  = (\reg_read_addr2[3]~9_combout  & ((\reg_read_addr2[2]~10_combout ) # ((\main_reg|rf_out2~412_combout )))) # (!\reg_read_addr2[3]~9_combout  & (!\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~414_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|rf_out2~412_combout ),
	.datad(\main_reg|rf_out2~414_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~415_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~415 .lut_mask = 16'hB9A8;
defparam \main_reg|rf_out2~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N2
cycloneive_lcell_comb \main_reg|rf_out2~418 (
// Equation(s):
// \main_reg|rf_out2~418_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~415_combout  & ((\main_reg|rf_out2~417_combout ))) # (!\main_reg|rf_out2~415_combout  & (\main_reg|rf_out2~410_combout )))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~415_combout ))))

	.dataa(\main_reg|rf_out2~410_combout ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|rf_out2~417_combout ),
	.datad(\main_reg|rf_out2~415_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~418_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~418 .lut_mask = 16'hF388;
defparam \main_reg|rf_out2~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N10
cycloneive_lcell_comb \main_reg|rf_out2~399 (
// Equation(s):
// \main_reg|rf_out2~399_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & ((\main_reg|regFile[25][12]~q ))) # (!\reg_read_addr2[3]~9_combout  & 
// (\main_reg|regFile[17][12]~q ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|regFile[17][12]~q ),
	.datac(\main_reg|regFile[25][12]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~399_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~399 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out2~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N4
cycloneive_lcell_comb \main_reg|rf_out2~400 (
// Equation(s):
// \main_reg|rf_out2~400_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~399_combout  & (\main_reg|regFile[29][12]~q )) # (!\main_reg|rf_out2~399_combout  & ((\main_reg|regFile[21][12]~q ))))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~399_combout ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|regFile[29][12]~q ),
	.datac(\main_reg|regFile[21][12]~q ),
	.datad(\main_reg|rf_out2~399_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~400_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~400 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N24
cycloneive_lcell_comb \main_reg|rf_out2~401 (
// Equation(s):
// \main_reg|rf_out2~401_combout  = (\reg_read_addr2[3]~9_combout  & (((\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & ((\reg_read_addr2[2]~10_combout  & ((\main_reg|regFile[22][12]~q ))) # (!\reg_read_addr2[2]~10_combout  & 
// (\main_reg|regFile[18][12]~q ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|regFile[18][12]~q ),
	.datac(\main_reg|regFile[22][12]~q ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~401_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~401 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out2~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N20
cycloneive_lcell_comb \main_reg|rf_out2~402 (
// Equation(s):
// \main_reg|rf_out2~402_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~401_combout  & (\main_reg|regFile[30][12]~q )) # (!\main_reg|rf_out2~401_combout  & ((\main_reg|regFile[26][12]~q ))))) # (!\reg_read_addr2[3]~9_combout  & 
// (\main_reg|rf_out2~401_combout ))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|rf_out2~401_combout ),
	.datac(\main_reg|regFile[30][12]~q ),
	.datad(\main_reg|regFile[26][12]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~402_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~402 .lut_mask = 16'hE6C4;
defparam \main_reg|rf_out2~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N2
cycloneive_lcell_comb \main_reg|rf_out2~403 (
// Equation(s):
// \main_reg|rf_out2~403_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|regFile[20][12]~q ) # ((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (((\main_reg|regFile[16][12]~q  & !\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[20][12]~q ),
	.datab(\main_reg|regFile[16][12]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~403_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~403 .lut_mask = 16'hF0AC;
defparam \main_reg|rf_out2~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N12
cycloneive_lcell_comb \main_reg|rf_out2~404 (
// Equation(s):
// \main_reg|rf_out2~404_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~403_combout  & (\main_reg|regFile[28][12]~q )) # (!\main_reg|rf_out2~403_combout  & ((\main_reg|regFile[24][12]~q ))))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~403_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|regFile[28][12]~q ),
	.datac(\main_reg|regFile[24][12]~q ),
	.datad(\main_reg|rf_out2~403_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~404_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~404 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N4
cycloneive_lcell_comb \main_reg|rf_out2~405 (
// Equation(s):
// \main_reg|rf_out2~405_combout  = (\reg_read_addr2[0]~12_combout  & (((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & (\main_reg|rf_out2~402_combout )) # (!\reg_read_addr2[1]~11_combout  & 
// ((\main_reg|rf_out2~404_combout )))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|rf_out2~402_combout ),
	.datac(\main_reg|rf_out2~404_combout ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~405_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~405 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out2~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N0
cycloneive_lcell_comb \main_reg|rf_out2~406 (
// Equation(s):
// \main_reg|rf_out2~406_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & ((\main_reg|regFile[27][12]~q ))) # (!\reg_read_addr2[3]~9_combout  & 
// (\main_reg|regFile[19][12]~q ))))

	.dataa(\main_reg|regFile[19][12]~q ),
	.datab(\main_reg|regFile[27][12]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~406_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~406 .lut_mask = 16'hFC0A;
defparam \main_reg|rf_out2~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N10
cycloneive_lcell_comb \main_reg|rf_out2~407 (
// Equation(s):
// \main_reg|rf_out2~407_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~406_combout  & ((\main_reg|regFile[31][12]~q ))) # (!\main_reg|rf_out2~406_combout  & (\main_reg|regFile[23][12]~q )))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~406_combout ))))

	.dataa(\main_reg|regFile[23][12]~q ),
	.datab(\main_reg|regFile[31][12]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|rf_out2~406_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~407_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~407 .lut_mask = 16'hCFA0;
defparam \main_reg|rf_out2~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N30
cycloneive_lcell_comb \main_reg|rf_out2~408 (
// Equation(s):
// \main_reg|rf_out2~408_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~405_combout  & ((\main_reg|rf_out2~407_combout ))) # (!\main_reg|rf_out2~405_combout  & (\main_reg|rf_out2~400_combout )))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~405_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|rf_out2~400_combout ),
	.datac(\main_reg|rf_out2~405_combout ),
	.datad(\main_reg|rf_out2~407_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~408_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~408 .lut_mask = 16'hF858;
defparam \main_reg|rf_out2~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N0
cycloneive_lcell_comb \main_reg|rf_out2~419 (
// Equation(s):
// \main_reg|rf_out2~419_combout  = (\reg_read_addr2[4]~13_combout  & ((\main_reg|rf_out2~408_combout ))) # (!\reg_read_addr2[4]~13_combout  & (\main_reg|rf_out2~418_combout ))

	.dataa(\main_reg|rf_out2~418_combout ),
	.datab(gnd),
	.datac(\reg_read_addr2[4]~13_combout ),
	.datad(\main_reg|rf_out2~408_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~419_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~419 .lut_mask = 16'hFA0A;
defparam \main_reg|rf_out2~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N1
dffeas \main_reg|rf_out2[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out2~419_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out2[12] .is_wysiwyg = "true";
defparam \main_reg|rf_out2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N22
cycloneive_lcell_comb \main_reg|regFile~657 (
// Equation(s):
// \main_reg|regFile~657_combout  = (\main_reg|regFile~313_combout  & ((\main_reg|regFile~312_combout  & (\main_reg|rf_out1 [12])) # (!\main_reg|regFile~312_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [12]))))) # 
// (!\main_reg|regFile~313_combout  & (((\main_reg|regFile~312_combout ))))

	.dataa(\main_reg|rf_out1 [12]),
	.datab(\main_reg|regFile~313_combout ),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [12]),
	.datad(\main_reg|regFile~312_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~657_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~657 .lut_mask = 16'hBBC0;
defparam \main_reg|regFile~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N20
cycloneive_lcell_comb \main_reg|regFile~658 (
// Equation(s):
// \main_reg|regFile~658_combout  = (\main_reg|regFile~35_combout  & ((\main_reg|regFile~313_combout  & ((\main_reg|regFile~657_combout ))) # (!\main_reg|regFile~313_combout  & ((\main_reg|rf_out2 [12]) # (!\main_reg|regFile~657_combout )))))

	.dataa(\main_reg|rf_out2 [12]),
	.datab(\main_reg|regFile~35_combout ),
	.datac(\main_reg|regFile~313_combout ),
	.datad(\main_reg|regFile~657_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~658_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~658 .lut_mask = 16'hC80C;
defparam \main_reg|regFile~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N12
cycloneive_lcell_comb \main_reg|regFile[14][11]~feeder (
// Equation(s):
// \main_reg|regFile[14][11]~feeder_combout  = \main_reg|regFile~707_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~707_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[14][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[14][11]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[14][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N13
dffeas \main_reg|regFile[14][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[14][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[14][11] .is_wysiwyg = "true";
defparam \main_reg|regFile[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y42_N15
dffeas \main_reg|regFile[15][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile~707_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[15][11] .is_wysiwyg = "true";
defparam \main_reg|regFile[15][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N20
cycloneive_lcell_comb \main_reg|regFile[13][11]~feeder (
// Equation(s):
// \main_reg|regFile[13][11]~feeder_combout  = \main_reg|regFile~707_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~707_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[13][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[13][11]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[13][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N21
dffeas \main_reg|regFile[13][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[13][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[13][11] .is_wysiwyg = "true";
defparam \main_reg|regFile[13][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N26
cycloneive_lcell_comb \main_reg|regFile[12][11]~feeder (
// Equation(s):
// \main_reg|regFile[12][11]~feeder_combout  = \main_reg|regFile~707_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~707_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[12][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[12][11]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[12][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N27
dffeas \main_reg|regFile[12][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[12][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[12][11] .is_wysiwyg = "true";
defparam \main_reg|regFile[12][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N10
cycloneive_lcell_comb \main_reg|regFile~689 (
// Equation(s):
// \main_reg|regFile~689_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & (\main_reg|regFile[13][11]~q )) # (!\reg_store_addr[0]~5_combout  & 
// ((\main_reg|regFile[12][11]~q )))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[13][11]~q ),
	.datac(\main_reg|regFile[12][11]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~689_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~689 .lut_mask = 16'hEE50;
defparam \main_reg|regFile~689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N12
cycloneive_lcell_comb \main_reg|regFile~690 (
// Equation(s):
// \main_reg|regFile~690_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~689_combout  & ((\main_reg|regFile[15][11]~q ))) # (!\main_reg|regFile~689_combout  & (\main_reg|regFile[14][11]~q )))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~689_combout ))))

	.dataa(\main_reg|regFile[14][11]~q ),
	.datab(\main_reg|regFile[15][11]~q ),
	.datac(\reg_store_addr[1]~4_combout ),
	.datad(\main_reg|regFile~689_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~690_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~690 .lut_mask = 16'hCFA0;
defparam \main_reg|regFile~690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y42_N9
dffeas \main_reg|regFile[9][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~707_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[9][11] .is_wysiwyg = "true";
defparam \main_reg|regFile[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N15
dffeas \main_reg|regFile[11][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~707_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[11][11] .is_wysiwyg = "true";
defparam \main_reg|regFile[11][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N11
dffeas \main_reg|regFile[10][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~707_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[10][11] .is_wysiwyg = "true";
defparam \main_reg|regFile[10][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N5
dffeas \main_reg|regFile[8][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~707_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[8][11] .is_wysiwyg = "true";
defparam \main_reg|regFile[8][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N4
cycloneive_lcell_comb \main_reg|regFile~684 (
// Equation(s):
// \main_reg|regFile~684_combout  = (\reg_store_addr[0]~5_combout  & (((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout  & (\main_reg|regFile[10][11]~q )) # (!\reg_store_addr[1]~4_combout  & 
// ((\main_reg|regFile[8][11]~q )))))

	.dataa(\main_reg|regFile[10][11]~q ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile[8][11]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~684_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~684 .lut_mask = 16'hEE30;
defparam \main_reg|regFile~684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N14
cycloneive_lcell_comb \main_reg|regFile~685 (
// Equation(s):
// \main_reg|regFile~685_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~684_combout  & ((\main_reg|regFile[11][11]~q ))) # (!\main_reg|regFile~684_combout  & (\main_reg|regFile[9][11]~q )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~684_combout ))))

	.dataa(\main_reg|regFile[9][11]~q ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile[11][11]~q ),
	.datad(\main_reg|regFile~684_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~685_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~685 .lut_mask = 16'hF388;
defparam \main_reg|regFile~685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N7
dffeas \main_reg|regFile[1][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~707_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[1][11] .is_wysiwyg = "true";
defparam \main_reg|regFile[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N27
dffeas \main_reg|regFile[3][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~707_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[3][11] .is_wysiwyg = "true";
defparam \main_reg|regFile[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N21
dffeas \main_reg|regFile[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~707_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[0][11] .is_wysiwyg = "true";
defparam \main_reg|regFile[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N25
dffeas \main_reg|regFile[2][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~707_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[2][11] .is_wysiwyg = "true";
defparam \main_reg|regFile[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N20
cycloneive_lcell_comb \main_reg|regFile~686 (
// Equation(s):
// \main_reg|regFile~686_combout  = (\reg_store_addr[0]~5_combout  & (\reg_store_addr[1]~4_combout )) # (!\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout  & ((\main_reg|regFile[2][11]~q ))) # (!\reg_store_addr[1]~4_combout  & 
// (\main_reg|regFile[0][11]~q ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[0][11]~q ),
	.datad(\main_reg|regFile[2][11]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~686_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~686 .lut_mask = 16'hDC98;
defparam \main_reg|regFile~686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N26
cycloneive_lcell_comb \main_reg|regFile~687 (
// Equation(s):
// \main_reg|regFile~687_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~686_combout  & ((\main_reg|regFile[3][11]~q ))) # (!\main_reg|regFile~686_combout  & (\main_reg|regFile[1][11]~q )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~686_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[1][11]~q ),
	.datac(\main_reg|regFile[3][11]~q ),
	.datad(\main_reg|regFile~686_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~687_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~687 .lut_mask = 16'hF588;
defparam \main_reg|regFile~687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N8
cycloneive_lcell_comb \main_reg|regFile~688 (
// Equation(s):
// \main_reg|regFile~688_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~685_combout ) # ((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & (((!\reg_store_addr[2]~2_combout  & \main_reg|regFile~687_combout ))))

	.dataa(\main_reg|regFile~685_combout ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\main_reg|regFile~687_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~688_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~688 .lut_mask = 16'hCBC8;
defparam \main_reg|regFile~688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N16
cycloneive_lcell_comb \main_reg|regFile[7][11]~feeder (
// Equation(s):
// \main_reg|regFile[7][11]~feeder_combout  = \main_reg|regFile~707_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~707_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[7][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[7][11]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[7][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N17
dffeas \main_reg|regFile[7][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[7][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[7][11] .is_wysiwyg = "true";
defparam \main_reg|regFile[7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N12
cycloneive_lcell_comb \main_reg|regFile[4][11]~feeder (
// Equation(s):
// \main_reg|regFile[4][11]~feeder_combout  = \main_reg|regFile~707_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~707_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[4][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[4][11]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[4][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N13
dffeas \main_reg|regFile[4][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[4][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[4][11] .is_wysiwyg = "true";
defparam \main_reg|regFile[4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N17
dffeas \main_reg|regFile[5][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~707_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[5][11] .is_wysiwyg = "true";
defparam \main_reg|regFile[5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N4
cycloneive_lcell_comb \main_reg|regFile~682 (
// Equation(s):
// \main_reg|regFile~682_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & ((\main_reg|regFile[5][11]~q ))) # (!\reg_store_addr[0]~5_combout  & 
// (\main_reg|regFile[4][11]~q ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[4][11]~q ),
	.datac(\main_reg|regFile[5][11]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~682_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~682 .lut_mask = 16'hFA44;
defparam \main_reg|regFile~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N7
dffeas \main_reg|regFile[6][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~707_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[6][11] .is_wysiwyg = "true";
defparam \main_reg|regFile[6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N18
cycloneive_lcell_comb \main_reg|regFile~683 (
// Equation(s):
// \main_reg|regFile~683_combout  = (\main_reg|regFile~682_combout  & ((\main_reg|regFile[7][11]~q ) # ((!\reg_store_addr[1]~4_combout )))) # (!\main_reg|regFile~682_combout  & (((\main_reg|regFile[6][11]~q  & \reg_store_addr[1]~4_combout ))))

	.dataa(\main_reg|regFile[7][11]~q ),
	.datab(\main_reg|regFile~682_combout ),
	.datac(\main_reg|regFile[6][11]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~683_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~683 .lut_mask = 16'hB8CC;
defparam \main_reg|regFile~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N26
cycloneive_lcell_comb \main_reg|regFile~691 (
// Equation(s):
// \main_reg|regFile~691_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~688_combout  & (\main_reg|regFile~690_combout )) # (!\main_reg|regFile~688_combout  & ((\main_reg|regFile~683_combout ))))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~688_combout ))))

	.dataa(\main_reg|regFile~690_combout ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile~688_combout ),
	.datad(\main_reg|regFile~683_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~691_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~691 .lut_mask = 16'hBCB0;
defparam \main_reg|regFile~691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N14
cycloneive_lcell_comb \main_reg|regFile[31][11]~feeder (
// Equation(s):
// \main_reg|regFile[31][11]~feeder_combout  = \main_reg|regFile~707_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~707_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[31][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[31][11]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[31][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N15
dffeas \main_reg|regFile[31][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[31][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[31][11] .is_wysiwyg = "true";
defparam \main_reg|regFile[31][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y43_N21
dffeas \main_reg|regFile[23][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~707_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[23][11] .is_wysiwyg = "true";
defparam \main_reg|regFile[23][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N0
cycloneive_lcell_comb \main_reg|regFile[27][11]~feeder (
// Equation(s):
// \main_reg|regFile[27][11]~feeder_combout  = \main_reg|regFile~707_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~707_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[27][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[27][11]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[27][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N1
dffeas \main_reg|regFile[27][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[27][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[27][11] .is_wysiwyg = "true";
defparam \main_reg|regFile[27][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y43_N7
dffeas \main_reg|regFile[19][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~707_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[19][11] .is_wysiwyg = "true";
defparam \main_reg|regFile[19][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N6
cycloneive_lcell_comb \main_reg|regFile~679 (
// Equation(s):
// \main_reg|regFile~679_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[27][11]~q ) # ((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & (((\main_reg|regFile[19][11]~q  & !\reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile[27][11]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[19][11]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~679_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~679 .lut_mask = 16'hCCB8;
defparam \main_reg|regFile~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N20
cycloneive_lcell_comb \main_reg|regFile~680 (
// Equation(s):
// \main_reg|regFile~680_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~679_combout  & (\main_reg|regFile[31][11]~q )) # (!\main_reg|regFile~679_combout  & ((\main_reg|regFile[23][11]~q ))))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~679_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[31][11]~q ),
	.datac(\main_reg|regFile[23][11]~q ),
	.datad(\main_reg|regFile~679_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~680_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~680 .lut_mask = 16'hDDA0;
defparam \main_reg|regFile~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N27
dffeas \main_reg|regFile[28][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~707_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[28][11] .is_wysiwyg = "true";
defparam \main_reg|regFile[28][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N23
dffeas \main_reg|regFile[24][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~707_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[24][11] .is_wysiwyg = "true";
defparam \main_reg|regFile[24][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N4
cycloneive_lcell_comb \main_reg|regFile[16][11]~feeder (
// Equation(s):
// \main_reg|regFile[16][11]~feeder_combout  = \main_reg|regFile~707_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~707_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[16][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[16][11]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[16][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N5
dffeas \main_reg|regFile[16][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[16][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[16][11] .is_wysiwyg = "true";
defparam \main_reg|regFile[16][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N4
cycloneive_lcell_comb \main_reg|regFile[20][11]~feeder (
// Equation(s):
// \main_reg|regFile[20][11]~feeder_combout  = \main_reg|regFile~707_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~707_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[20][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[20][11]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[20][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N5
dffeas \main_reg|regFile[20][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[20][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[20][11] .is_wysiwyg = "true";
defparam \main_reg|regFile[20][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N16
cycloneive_lcell_comb \main_reg|regFile~676 (
// Equation(s):
// \main_reg|regFile~676_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & ((\main_reg|regFile[20][11]~q ))) # (!\reg_store_addr[2]~2_combout  & 
// (\main_reg|regFile[16][11]~q ))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|regFile[16][11]~q ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\main_reg|regFile[20][11]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~676_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~676 .lut_mask = 16'hF4A4;
defparam \main_reg|regFile~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N14
cycloneive_lcell_comb \main_reg|regFile~677 (
// Equation(s):
// \main_reg|regFile~677_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~676_combout  & (\main_reg|regFile[28][11]~q )) # (!\main_reg|regFile~676_combout  & ((\main_reg|regFile[24][11]~q ))))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~676_combout ))))

	.dataa(\main_reg|regFile[28][11]~q ),
	.datab(\main_reg|regFile[24][11]~q ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\main_reg|regFile~676_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~677_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~677 .lut_mask = 16'hAFC0;
defparam \main_reg|regFile~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N30
cycloneive_lcell_comb \main_reg|regFile[26][11]~feeder (
// Equation(s):
// \main_reg|regFile[26][11]~feeder_combout  = \main_reg|regFile~707_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~707_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[26][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[26][11]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[26][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y42_N31
dffeas \main_reg|regFile[26][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[26][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[26][11] .is_wysiwyg = "true";
defparam \main_reg|regFile[26][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N6
cycloneive_lcell_comb \main_reg|regFile[18][11]~feeder (
// Equation(s):
// \main_reg|regFile[18][11]~feeder_combout  = \main_reg|regFile~707_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~707_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[18][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[18][11]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[18][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y43_N7
dffeas \main_reg|regFile[18][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[18][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[18][11] .is_wysiwyg = "true";
defparam \main_reg|regFile[18][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N4
cycloneive_lcell_comb \main_reg|regFile[22][11]~feeder (
// Equation(s):
// \main_reg|regFile[22][11]~feeder_combout  = \main_reg|regFile~707_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~707_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[22][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[22][11]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[22][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y42_N5
dffeas \main_reg|regFile[22][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[22][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[22][11] .is_wysiwyg = "true";
defparam \main_reg|regFile[22][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N24
cycloneive_lcell_comb \main_reg|regFile~674 (
// Equation(s):
// \main_reg|regFile~674_combout  = (\reg_store_addr[2]~2_combout  & (((\main_reg|regFile[22][11]~q ) # (\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & (\main_reg|regFile[18][11]~q  & ((!\reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile[18][11]~q ),
	.datab(\main_reg|regFile[22][11]~q ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~674_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~674 .lut_mask = 16'hF0CA;
defparam \main_reg|regFile~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N22
cycloneive_lcell_comb \main_reg|regFile~675 (
// Equation(s):
// \main_reg|regFile~675_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~674_combout  & (\main_reg|regFile[30][11]~q )) # (!\main_reg|regFile~674_combout  & ((\main_reg|regFile[26][11]~q ))))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~674_combout ))))

	.dataa(\main_reg|regFile[30][11]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[26][11]~q ),
	.datad(\main_reg|regFile~674_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~675_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~675 .lut_mask = 16'hBBC0;
defparam \main_reg|regFile~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N4
cycloneive_lcell_comb \main_reg|regFile~678 (
// Equation(s):
// \main_reg|regFile~678_combout  = (\reg_store_addr[0]~5_combout  & (((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~675_combout ))) # (!\reg_store_addr[1]~4_combout  & 
// (\main_reg|regFile~677_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile~677_combout ),
	.datac(\reg_store_addr[1]~4_combout ),
	.datad(\main_reg|regFile~675_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~678_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~678 .lut_mask = 16'hF4A4;
defparam \main_reg|regFile~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N12
cycloneive_lcell_comb \main_reg|regFile[29][11]~feeder (
// Equation(s):
// \main_reg|regFile[29][11]~feeder_combout  = \main_reg|regFile~707_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~707_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[29][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[29][11]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[29][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N13
dffeas \main_reg|regFile[29][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[29][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[29][11] .is_wysiwyg = "true";
defparam \main_reg|regFile[29][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y42_N17
dffeas \main_reg|regFile[21][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~707_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[21][11] .is_wysiwyg = "true";
defparam \main_reg|regFile[21][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N30
cycloneive_lcell_comb \main_reg|regFile[25][11]~feeder (
// Equation(s):
// \main_reg|regFile[25][11]~feeder_combout  = \main_reg|regFile~707_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~707_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[25][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[25][11]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[25][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N31
dffeas \main_reg|regFile[25][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[25][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[25][11] .is_wysiwyg = "true";
defparam \main_reg|regFile[25][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N6
cycloneive_lcell_comb \main_reg|regFile[17][11]~feeder (
// Equation(s):
// \main_reg|regFile[17][11]~feeder_combout  = \main_reg|regFile~707_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~707_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[17][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[17][11]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[17][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y42_N7
dffeas \main_reg|regFile[17][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[17][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[17][11] .is_wysiwyg = "true";
defparam \main_reg|regFile[17][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N26
cycloneive_lcell_comb \main_reg|regFile~672 (
// Equation(s):
// \main_reg|regFile~672_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[25][11]~q ) # ((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & (((\main_reg|regFile[17][11]~q  & !\reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile[25][11]~q ),
	.datab(\main_reg|regFile[17][11]~q ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~672_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~672 .lut_mask = 16'hF0AC;
defparam \main_reg|regFile~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N18
cycloneive_lcell_comb \main_reg|regFile~673 (
// Equation(s):
// \main_reg|regFile~673_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~672_combout  & (\main_reg|regFile[29][11]~q )) # (!\main_reg|regFile~672_combout  & ((\main_reg|regFile[21][11]~q ))))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~672_combout ))))

	.dataa(\main_reg|regFile[29][11]~q ),
	.datab(\main_reg|regFile[21][11]~q ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\main_reg|regFile~672_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~673_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~673 .lut_mask = 16'hAFC0;
defparam \main_reg|regFile~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N10
cycloneive_lcell_comb \main_reg|regFile~681 (
// Equation(s):
// \main_reg|regFile~681_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~678_combout  & (\main_reg|regFile~680_combout )) # (!\main_reg|regFile~678_combout  & ((\main_reg|regFile~673_combout ))))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~678_combout ))))

	.dataa(\main_reg|regFile~680_combout ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile~678_combout ),
	.datad(\main_reg|regFile~673_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~681_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~681 .lut_mask = 16'hBCB0;
defparam \main_reg|regFile~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N0
cycloneive_lcell_comb \main_reg|regFile~692 (
// Equation(s):
// \main_reg|regFile~692_combout  = (!\wen_prot~q  & ((\reg_store_addr[4]~3_combout  & ((\main_reg|regFile~681_combout ))) # (!\reg_store_addr[4]~3_combout  & (\main_reg|regFile~691_combout ))))

	.dataa(\wen_prot~q ),
	.datab(\reg_store_addr[4]~3_combout ),
	.datac(\main_reg|regFile~691_combout ),
	.datad(\main_reg|regFile~681_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~692_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~692 .lut_mask = 16'h5410;
defparam \main_reg|regFile~692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N26
cycloneive_lcell_comb \main_reg|rf_out1~477 (
// Equation(s):
// \main_reg|rf_out1~477_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & (\main_reg|regFile[6][11]~q )) # (!\reg_read_addr1[1]~4_combout  & 
// ((\main_reg|regFile[4][11]~q )))))

	.dataa(\main_reg|regFile[6][11]~q ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\reg_read_addr1[1]~4_combout ),
	.datad(\main_reg|regFile[4][11]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~477_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~477 .lut_mask = 16'hE3E0;
defparam \main_reg|rf_out1~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N2
cycloneive_lcell_comb \main_reg|rf_out1~478 (
// Equation(s):
// \main_reg|rf_out1~478_combout  = (\main_reg|rf_out1~477_combout  & ((\main_reg|regFile[7][11]~q ) # ((!\reg_read_addr1[0]~5_combout )))) # (!\main_reg|rf_out1~477_combout  & (((\reg_read_addr1[0]~5_combout  & \main_reg|regFile[5][11]~q ))))

	.dataa(\main_reg|rf_out1~477_combout ),
	.datab(\main_reg|regFile[7][11]~q ),
	.datac(\reg_read_addr1[0]~5_combout ),
	.datad(\main_reg|regFile[5][11]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~478_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~478 .lut_mask = 16'hDA8A;
defparam \main_reg|rf_out1~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N6
cycloneive_lcell_comb \main_reg|rf_out1~479 (
// Equation(s):
// \main_reg|rf_out1~479_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & ((\main_reg|regFile[1][11]~q ))) # (!\reg_read_addr1[0]~5_combout  & 
// (\main_reg|regFile[0][11]~q ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[0][11]~q ),
	.datac(\main_reg|regFile[1][11]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~479_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~479 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out1~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N24
cycloneive_lcell_comb \main_reg|rf_out1~480 (
// Equation(s):
// \main_reg|rf_out1~480_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~479_combout  & (\main_reg|regFile[3][11]~q )) # (!\main_reg|rf_out1~479_combout  & ((\main_reg|regFile[2][11]~q ))))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~479_combout ))))

	.dataa(\main_reg|regFile[3][11]~q ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|regFile[2][11]~q ),
	.datad(\main_reg|rf_out1~479_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~480_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~480 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out1~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N26
cycloneive_lcell_comb \main_reg|rf_out1~481 (
// Equation(s):
// \main_reg|rf_out1~481_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~478_combout ) # ((\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & (((!\reg_read_addr1[3]~3_combout  & \main_reg|rf_out1~480_combout ))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\main_reg|rf_out1~478_combout ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\main_reg|rf_out1~480_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~481_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~481 .lut_mask = 16'hADA8;
defparam \main_reg|rf_out1~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N30
cycloneive_lcell_comb \main_reg|rf_out1~482 (
// Equation(s):
// \main_reg|rf_out1~482_combout  = (\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout ) # ((\main_reg|regFile[14][11]~q )))) # (!\reg_read_addr1[1]~4_combout  & (!\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[12][11]~q )))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|regFile[12][11]~q ),
	.datad(\main_reg|regFile[14][11]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~482_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~482 .lut_mask = 16'hBA98;
defparam \main_reg|rf_out1~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N16
cycloneive_lcell_comb \main_reg|rf_out1~483 (
// Equation(s):
// \main_reg|rf_out1~483_combout  = (\main_reg|rf_out1~482_combout  & ((\main_reg|regFile[15][11]~q ) # ((!\reg_read_addr1[0]~5_combout )))) # (!\main_reg|rf_out1~482_combout  & (((\main_reg|regFile[13][11]~q  & \reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|rf_out1~482_combout ),
	.datab(\main_reg|regFile[15][11]~q ),
	.datac(\main_reg|regFile[13][11]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~483_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~483 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out1~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N2
cycloneive_lcell_comb \main_reg|rf_out1~475 (
// Equation(s):
// \main_reg|rf_out1~475_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[9][11]~q )) # (!\reg_read_addr1[0]~5_combout  & 
// ((\main_reg|regFile[8][11]~q )))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[9][11]~q ),
	.datac(\main_reg|regFile[8][11]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~475_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~475 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out1~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N20
cycloneive_lcell_comb \main_reg|rf_out1~476 (
// Equation(s):
// \main_reg|rf_out1~476_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~475_combout  & (\main_reg|regFile[11][11]~q )) # (!\main_reg|rf_out1~475_combout  & ((\main_reg|regFile[10][11]~q ))))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|rf_out1~475_combout ))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|rf_out1~475_combout ),
	.datac(\main_reg|regFile[11][11]~q ),
	.datad(\main_reg|regFile[10][11]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~476_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~476 .lut_mask = 16'hE6C4;
defparam \main_reg|rf_out1~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N16
cycloneive_lcell_comb \main_reg|rf_out1~484 (
// Equation(s):
// \main_reg|rf_out1~484_combout  = (\main_reg|rf_out1~481_combout  & (((\main_reg|rf_out1~483_combout )) # (!\reg_read_addr1[3]~3_combout ))) # (!\main_reg|rf_out1~481_combout  & (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~476_combout ))))

	.dataa(\main_reg|rf_out1~481_combout ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|rf_out1~483_combout ),
	.datad(\main_reg|rf_out1~476_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~484_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~484 .lut_mask = 16'hE6A2;
defparam \main_reg|rf_out1~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N24
cycloneive_lcell_comb \main_reg|rf_out1~472 (
// Equation(s):
// \main_reg|rf_out1~472_combout  = (\reg_read_addr1[2]~2_combout  & (((\main_reg|regFile[23][11]~q ) # (\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[19][11]~q  & ((!\reg_read_addr1[3]~3_combout ))))

	.dataa(\main_reg|regFile[19][11]~q ),
	.datab(\main_reg|regFile[23][11]~q ),
	.datac(\reg_read_addr1[2]~2_combout ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~472_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~472 .lut_mask = 16'hF0CA;
defparam \main_reg|rf_out1~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N30
cycloneive_lcell_comb \main_reg|rf_out1~473 (
// Equation(s):
// \main_reg|rf_out1~473_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~472_combout  & (\main_reg|regFile[31][11]~q )) # (!\main_reg|rf_out1~472_combout  & ((\main_reg|regFile[27][11]~q ))))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~472_combout ))))

	.dataa(\main_reg|regFile[31][11]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[27][11]~q ),
	.datad(\main_reg|rf_out1~472_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~473_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~473 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out1~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N8
cycloneive_lcell_comb \main_reg|rf_out1~465 (
// Equation(s):
// \main_reg|rf_out1~465_combout  = (\reg_read_addr1[2]~2_combout  & (((\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[26][11]~q ))) # (!\reg_read_addr1[3]~3_combout  & 
// (\main_reg|regFile[18][11]~q ))))

	.dataa(\main_reg|regFile[18][11]~q ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\main_reg|regFile[26][11]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~465_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~465 .lut_mask = 16'hF2C2;
defparam \main_reg|rf_out1~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N30
cycloneive_lcell_comb \main_reg|rf_out1~466 (
// Equation(s):
// \main_reg|rf_out1~466_combout  = (\main_reg|rf_out1~465_combout  & ((\main_reg|regFile[30][11]~q ) # ((!\reg_read_addr1[2]~2_combout )))) # (!\main_reg|rf_out1~465_combout  & (((\main_reg|regFile[22][11]~q  & \reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[30][11]~q ),
	.datab(\main_reg|regFile[22][11]~q ),
	.datac(\main_reg|rf_out1~465_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~466_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~466 .lut_mask = 16'hACF0;
defparam \main_reg|rf_out1~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N22
cycloneive_lcell_comb \main_reg|rf_out1~469 (
// Equation(s):
// \main_reg|rf_out1~469_combout  = (\reg_read_addr1[2]~2_combout  & (\reg_read_addr1[3]~3_combout )) # (!\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout  & (\main_reg|regFile[24][11]~q )) # (!\reg_read_addr1[3]~3_combout  & 
// ((\main_reg|regFile[16][11]~q )))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[24][11]~q ),
	.datad(\main_reg|regFile[16][11]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~469_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~469 .lut_mask = 16'hD9C8;
defparam \main_reg|rf_out1~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N26
cycloneive_lcell_comb \main_reg|rf_out1~470 (
// Equation(s):
// \main_reg|rf_out1~470_combout  = (\main_reg|rf_out1~469_combout  & (((\main_reg|regFile[28][11]~q ) # (!\reg_read_addr1[2]~2_combout )))) # (!\main_reg|rf_out1~469_combout  & (\main_reg|regFile[20][11]~q  & ((\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[20][11]~q ),
	.datab(\main_reg|rf_out1~469_combout ),
	.datac(\main_reg|regFile[28][11]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~470_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~470 .lut_mask = 16'hE2CC;
defparam \main_reg|rf_out1~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N10
cycloneive_lcell_comb \main_reg|rf_out1~467 (
// Equation(s):
// \main_reg|rf_out1~467_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & ((\main_reg|regFile[21][11]~q ))) # (!\reg_read_addr1[2]~2_combout  & 
// (\main_reg|regFile[17][11]~q ))))

	.dataa(\main_reg|regFile[17][11]~q ),
	.datab(\main_reg|regFile[21][11]~q ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~467_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~467 .lut_mask = 16'hFC0A;
defparam \main_reg|rf_out1~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N22
cycloneive_lcell_comb \main_reg|rf_out1~468 (
// Equation(s):
// \main_reg|rf_out1~468_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~467_combout  & (\main_reg|regFile[29][11]~q )) # (!\main_reg|rf_out1~467_combout  & ((\main_reg|regFile[25][11]~q ))))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~467_combout ))))

	.dataa(\main_reg|regFile[29][11]~q ),
	.datab(\main_reg|regFile[25][11]~q ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\main_reg|rf_out1~467_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~468_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~468 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out1~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N6
cycloneive_lcell_comb \main_reg|rf_out1~471 (
// Equation(s):
// \main_reg|rf_out1~471_combout  = (\reg_read_addr1[0]~5_combout  & (((\main_reg|rf_out1~468_combout ) # (\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & (\main_reg|rf_out1~470_combout  & ((!\reg_read_addr1[1]~4_combout ))))

	.dataa(\main_reg|rf_out1~470_combout ),
	.datab(\main_reg|rf_out1~468_combout ),
	.datac(\reg_read_addr1[0]~5_combout ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~471_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~471 .lut_mask = 16'hF0CA;
defparam \main_reg|rf_out1~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N12
cycloneive_lcell_comb \main_reg|rf_out1~474 (
// Equation(s):
// \main_reg|rf_out1~474_combout  = (\main_reg|rf_out1~471_combout  & ((\main_reg|rf_out1~473_combout ) # ((!\reg_read_addr1[1]~4_combout )))) # (!\main_reg|rf_out1~471_combout  & (((\main_reg|rf_out1~466_combout  & \reg_read_addr1[1]~4_combout ))))

	.dataa(\main_reg|rf_out1~473_combout ),
	.datab(\main_reg|rf_out1~466_combout ),
	.datac(\main_reg|rf_out1~471_combout ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~474_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~474 .lut_mask = 16'hACF0;
defparam \main_reg|rf_out1~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N26
cycloneive_lcell_comb \main_reg|rf_out1~725 (
// Equation(s):
// \main_reg|rf_out1~725_combout  = (\reg_read_addr1[4]~1_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [19] & ((\main_reg|rf_out1~474_combout ))) # (!\my_program|altsyncram_component|auto_generated|q_a [19] & 
// (\main_reg|rf_out1~484_combout )))) # (!\reg_read_addr1[4]~1_combout  & (((\main_reg|rf_out1~484_combout ))))

	.dataa(\reg_read_addr1[4]~1_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.datac(\main_reg|rf_out1~484_combout ),
	.datad(\main_reg|rf_out1~474_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~725_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~725 .lut_mask = 16'hF870;
defparam \main_reg|rf_out1~725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N27
dffeas \main_reg|rf_out1[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out1~725_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out1[11] .is_wysiwyg = "true";
defparam \main_reg|rf_out1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N0
cycloneive_lcell_comb \main_reg|regFile~693 (
// Equation(s):
// \main_reg|regFile~693_combout  = (\main_reg|regFile~313_combout  & (((\main_reg|rf_out1 [11]) # (!\main_reg|regFile~312_combout )))) # (!\main_reg|regFile~313_combout  & (\main_reg|rf_out2 [11] & ((\main_reg|regFile~312_combout ))))

	.dataa(\main_reg|rf_out2 [11]),
	.datab(\main_reg|regFile~313_combout ),
	.datac(\main_reg|rf_out1 [11]),
	.datad(\main_reg|regFile~312_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~693_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~693 .lut_mask = 16'hE2CC;
defparam \main_reg|regFile~693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N30
cycloneive_lcell_comb \main_reg|regFile~694 (
// Equation(s):
// \main_reg|regFile~694_combout  = (\main_reg|regFile~35_combout  & ((\main_reg|regFile~693_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [11]) # (\main_reg|regFile~312_combout ))) # (!\main_reg|regFile~693_combout  & 
// ((!\main_reg|regFile~312_combout )))))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [11]),
	.datab(\main_reg|regFile~693_combout ),
	.datac(\main_reg|regFile~35_combout ),
	.datad(\main_reg|regFile~312_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~694_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~694 .lut_mask = 16'hC0B0;
defparam \main_reg|regFile~694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N10
cycloneive_lcell_comb \alu|ShiftRight1~37 (
// Equation(s):
// \alu|ShiftRight1~37_combout  = (\alu_in2[0]~58_combout  & (\alu|ShiftRight0~7_combout )) # (!\alu_in2[0]~58_combout  & ((\alu|ShiftRight1~23_combout )))

	.dataa(gnd),
	.datab(\alu_in2[0]~58_combout ),
	.datac(\alu|ShiftRight0~7_combout ),
	.datad(\alu|ShiftRight1~23_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~37_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~37 .lut_mask = 16'hF3C0;
defparam \alu|ShiftRight1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N28
cycloneive_lcell_comb \alu|ShiftRight1~36 (
// Equation(s):
// \alu|ShiftRight1~36_combout  = (\alu_in2[0]~58_combout  & ((\alu|ShiftRight0~3_combout ))) # (!\alu_in2[0]~58_combout  & (\alu|ShiftRight1~21_combout ))

	.dataa(gnd),
	.datab(\alu_in2[0]~58_combout ),
	.datac(\alu|ShiftRight1~21_combout ),
	.datad(\alu|ShiftRight0~3_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~36_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~36 .lut_mask = 16'hFC30;
defparam \alu|ShiftRight1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N4
cycloneive_lcell_comb \alu|ShiftRight0~105 (
// Equation(s):
// \alu|ShiftRight0~105_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[2]~56_combout  & ((\alu|ShiftRight1~36_combout ))) # (!\alu_in2[2]~56_combout  & (\alu|ShiftRight1~37_combout ))))

	.dataa(\alu|ShiftRight1~37_combout ),
	.datab(\alu|ShiftRight1~36_combout ),
	.datac(\alu_in2[2]~56_combout ),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~105_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~105 .lut_mask = 16'h00CA;
defparam \alu|ShiftRight0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N8
cycloneive_lcell_comb \mem_data_in[12]~23 (
// Equation(s):
// \mem_data_in[12]~23_combout  = (\main_reg|rf_out2 [12] & \Equal8~0_combout )

	.dataa(gnd),
	.datab(\main_reg|rf_out2 [12]),
	.datac(\Equal8~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_data_in[12]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mem_data_in[12]~23 .lut_mask = 16'hC0C0;
defparam \mem_data_in[12]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N24
cycloneive_lcell_comb \main_reg|regFile[30][13]~feeder (
// Equation(s):
// \main_reg|regFile[30][13]~feeder_combout  = \main_reg|regFile~635_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~635_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[30][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[30][13]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[30][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N25
dffeas \main_reg|regFile[30][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[30][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[30][13] .is_wysiwyg = "true";
defparam \main_reg|regFile[30][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N15
dffeas \main_reg|regFile[26][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~635_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[26][13] .is_wysiwyg = "true";
defparam \main_reg|regFile[26][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y39_N17
dffeas \main_reg|regFile[18][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~635_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[18][13] .is_wysiwyg = "true";
defparam \main_reg|regFile[18][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N14
cycloneive_lcell_comb \main_reg|rf_out1~425 (
// Equation(s):
// \main_reg|rf_out1~425_combout  = (\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout ) # ((\main_reg|regFile[26][13]~q )))) # (!\reg_read_addr1[3]~3_combout  & (!\reg_read_addr1[2]~2_combout  & ((\main_reg|regFile[18][13]~q ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[26][13]~q ),
	.datad(\main_reg|regFile[18][13]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~425_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~425 .lut_mask = 16'hB9A8;
defparam \main_reg|rf_out1~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N6
cycloneive_lcell_comb \main_reg|regFile[22][13]~feeder (
// Equation(s):
// \main_reg|regFile[22][13]~feeder_combout  = \main_reg|regFile~635_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~635_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[22][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[22][13]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[22][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N7
dffeas \main_reg|regFile[22][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[22][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[22][13] .is_wysiwyg = "true";
defparam \main_reg|regFile[22][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N0
cycloneive_lcell_comb \main_reg|rf_out1~426 (
// Equation(s):
// \main_reg|rf_out1~426_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~425_combout  & (\main_reg|regFile[30][13]~q )) # (!\main_reg|rf_out1~425_combout  & ((\main_reg|regFile[22][13]~q ))))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~425_combout ))))

	.dataa(\main_reg|regFile[30][13]~q ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|rf_out1~425_combout ),
	.datad(\main_reg|regFile[22][13]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~426_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~426 .lut_mask = 16'hBCB0;
defparam \main_reg|rf_out1~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y43_N27
dffeas \main_reg|regFile[31][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~635_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[31][13] .is_wysiwyg = "true";
defparam \main_reg|regFile[31][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N22
cycloneive_lcell_comb \main_reg|regFile[27][13]~feeder (
// Equation(s):
// \main_reg|regFile[27][13]~feeder_combout  = \main_reg|regFile~635_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~635_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[27][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[27][13]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[27][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y42_N23
dffeas \main_reg|regFile[27][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[27][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[27][13] .is_wysiwyg = "true";
defparam \main_reg|regFile[27][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N12
cycloneive_lcell_comb \main_reg|regFile[19][13]~feeder (
// Equation(s):
// \main_reg|regFile[19][13]~feeder_combout  = \main_reg|regFile~635_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~635_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[19][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[19][13]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[19][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y43_N13
dffeas \main_reg|regFile[19][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[19][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[19][13] .is_wysiwyg = "true";
defparam \main_reg|regFile[19][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y43_N29
dffeas \main_reg|regFile[23][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~635_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[23][13] .is_wysiwyg = "true";
defparam \main_reg|regFile[23][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N28
cycloneive_lcell_comb \main_reg|rf_out1~432 (
// Equation(s):
// \main_reg|rf_out1~432_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & ((\main_reg|regFile[23][13]~q ))) # (!\reg_read_addr1[2]~2_combout  & 
// (\main_reg|regFile[19][13]~q ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|regFile[19][13]~q ),
	.datac(\main_reg|regFile[23][13]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~432_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~432 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out1~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N4
cycloneive_lcell_comb \main_reg|rf_out1~433 (
// Equation(s):
// \main_reg|rf_out1~433_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~432_combout  & (\main_reg|regFile[31][13]~q )) # (!\main_reg|rf_out1~432_combout  & ((\main_reg|regFile[27][13]~q ))))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~432_combout ))))

	.dataa(\main_reg|regFile[31][13]~q ),
	.datab(\main_reg|regFile[27][13]~q ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\main_reg|rf_out1~432_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~433_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~433 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out1~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N14
cycloneive_lcell_comb \main_reg|regFile[25][13]~feeder (
// Equation(s):
// \main_reg|regFile[25][13]~feeder_combout  = \main_reg|regFile~635_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~635_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[25][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[25][13]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[25][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N15
dffeas \main_reg|regFile[25][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[25][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[25][13] .is_wysiwyg = "true";
defparam \main_reg|regFile[25][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N18
cycloneive_lcell_comb \main_reg|regFile[29][13]~feeder (
// Equation(s):
// \main_reg|regFile[29][13]~feeder_combout  = \main_reg|regFile~635_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~635_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[29][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[29][13]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[29][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N19
dffeas \main_reg|regFile[29][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[29][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[29][13] .is_wysiwyg = "true";
defparam \main_reg|regFile[29][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N26
cycloneive_lcell_comb \main_reg|regFile[21][13]~feeder (
// Equation(s):
// \main_reg|regFile[21][13]~feeder_combout  = \main_reg|regFile~635_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~635_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[21][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[21][13]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[21][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N27
dffeas \main_reg|regFile[21][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[21][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[21][13] .is_wysiwyg = "true";
defparam \main_reg|regFile[21][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N13
dffeas \main_reg|regFile[17][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~635_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[17][13] .is_wysiwyg = "true";
defparam \main_reg|regFile[17][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N12
cycloneive_lcell_comb \main_reg|rf_out1~427 (
// Equation(s):
// \main_reg|rf_out1~427_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[21][13]~q )) # (!\reg_read_addr1[2]~2_combout  & 
// ((\main_reg|regFile[17][13]~q )))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|regFile[21][13]~q ),
	.datac(\main_reg|regFile[17][13]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~427_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~427 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out1~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N10
cycloneive_lcell_comb \main_reg|rf_out1~428 (
// Equation(s):
// \main_reg|rf_out1~428_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~427_combout  & ((\main_reg|regFile[29][13]~q ))) # (!\main_reg|rf_out1~427_combout  & (\main_reg|regFile[25][13]~q )))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~427_combout ))))

	.dataa(\main_reg|regFile[25][13]~q ),
	.datab(\main_reg|regFile[29][13]~q ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\main_reg|rf_out1~427_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~428_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~428 .lut_mask = 16'hCFA0;
defparam \main_reg|rf_out1~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N11
dffeas \main_reg|regFile[28][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~635_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[28][13] .is_wysiwyg = "true";
defparam \main_reg|regFile[28][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N29
dffeas \main_reg|regFile[16][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~635_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[16][13] .is_wysiwyg = "true";
defparam \main_reg|regFile[16][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N23
dffeas \main_reg|regFile[24][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~635_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[24][13] .is_wysiwyg = "true";
defparam \main_reg|regFile[24][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N22
cycloneive_lcell_comb \main_reg|rf_out1~429 (
// Equation(s):
// \main_reg|rf_out1~429_combout  = (\reg_read_addr1[3]~3_combout  & (((\main_reg|regFile[24][13]~q ) # (\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (\main_reg|regFile[16][13]~q  & ((!\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[16][13]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[24][13]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~429_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~429 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out1~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N21
dffeas \main_reg|regFile[20][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~635_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[20][13] .is_wysiwyg = "true";
defparam \main_reg|regFile[20][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N20
cycloneive_lcell_comb \main_reg|rf_out1~430 (
// Equation(s):
// \main_reg|rf_out1~430_combout  = (\main_reg|rf_out1~429_combout  & ((\main_reg|regFile[28][13]~q ) # ((!\reg_read_addr1[2]~2_combout )))) # (!\main_reg|rf_out1~429_combout  & (((\main_reg|regFile[20][13]~q  & \reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[28][13]~q ),
	.datab(\main_reg|rf_out1~429_combout ),
	.datac(\main_reg|regFile[20][13]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~430_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~430 .lut_mask = 16'hB8CC;
defparam \main_reg|rf_out1~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N2
cycloneive_lcell_comb \main_reg|rf_out1~431 (
// Equation(s):
// \main_reg|rf_out1~431_combout  = (\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout ) # ((\main_reg|rf_out1~428_combout )))) # (!\reg_read_addr1[0]~5_combout  & (!\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~430_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|rf_out1~428_combout ),
	.datad(\main_reg|rf_out1~430_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~431_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~431 .lut_mask = 16'hB9A8;
defparam \main_reg|rf_out1~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N20
cycloneive_lcell_comb \main_reg|rf_out1~434 (
// Equation(s):
// \main_reg|rf_out1~434_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~431_combout  & ((\main_reg|rf_out1~433_combout ))) # (!\main_reg|rf_out1~431_combout  & (\main_reg|rf_out1~426_combout )))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~431_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|rf_out1~426_combout ),
	.datac(\main_reg|rf_out1~433_combout ),
	.datad(\main_reg|rf_out1~431_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~434_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~434 .lut_mask = 16'hF588;
defparam \main_reg|rf_out1~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N17
dffeas \main_reg|regFile[12][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~635_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[12][13] .is_wysiwyg = "true";
defparam \main_reg|regFile[12][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N25
dffeas \main_reg|regFile[14][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~635_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[14][13] .is_wysiwyg = "true";
defparam \main_reg|regFile[14][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N24
cycloneive_lcell_comb \main_reg|rf_out1~442 (
// Equation(s):
// \main_reg|rf_out1~442_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[14][13]~q ))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|regFile[12][13]~q ))))

	.dataa(\main_reg|regFile[12][13]~q ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|regFile[14][13]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~442_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~442 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out1~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N17
dffeas \main_reg|regFile[15][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile~635_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[15][13] .is_wysiwyg = "true";
defparam \main_reg|regFile[15][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N22
cycloneive_lcell_comb \main_reg|regFile[13][13]~feeder (
// Equation(s):
// \main_reg|regFile[13][13]~feeder_combout  = \main_reg|regFile~635_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~635_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[13][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[13][13]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[13][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N23
dffeas \main_reg|regFile[13][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[13][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[13][13] .is_wysiwyg = "true";
defparam \main_reg|regFile[13][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N22
cycloneive_lcell_comb \main_reg|rf_out1~443 (
// Equation(s):
// \main_reg|rf_out1~443_combout  = (\main_reg|rf_out1~442_combout  & (((\main_reg|regFile[15][13]~q )) # (!\reg_read_addr1[0]~5_combout ))) # (!\main_reg|rf_out1~442_combout  & (\reg_read_addr1[0]~5_combout  & ((\main_reg|regFile[13][13]~q ))))

	.dataa(\main_reg|rf_out1~442_combout ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|regFile[15][13]~q ),
	.datad(\main_reg|regFile[13][13]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~443_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~443 .lut_mask = 16'hE6A2;
defparam \main_reg|rf_out1~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y41_N25
dffeas \main_reg|regFile[10][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~635_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[10][13] .is_wysiwyg = "true";
defparam \main_reg|regFile[10][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N21
dffeas \main_reg|regFile[8][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~635_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[8][13] .is_wysiwyg = "true";
defparam \main_reg|regFile[8][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y41_N11
dffeas \main_reg|regFile[9][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~635_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[9][13] .is_wysiwyg = "true";
defparam \main_reg|regFile[9][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N4
cycloneive_lcell_comb \main_reg|rf_out1~435 (
// Equation(s):
// \main_reg|rf_out1~435_combout  = (\reg_read_addr1[0]~5_combout  & (((\main_reg|regFile[9][13]~q ) # (\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[8][13]~q  & ((!\reg_read_addr1[1]~4_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[8][13]~q ),
	.datac(\main_reg|regFile[9][13]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~435_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~435 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out1~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N2
cycloneive_lcell_comb \main_reg|rf_out1~436 (
// Equation(s):
// \main_reg|rf_out1~436_combout  = (\main_reg|rf_out1~435_combout  & ((\main_reg|regFile[11][13]~q ) # ((!\reg_read_addr1[1]~4_combout )))) # (!\main_reg|rf_out1~435_combout  & (((\main_reg|regFile[10][13]~q  & \reg_read_addr1[1]~4_combout ))))

	.dataa(\main_reg|regFile[11][13]~q ),
	.datab(\main_reg|regFile[10][13]~q ),
	.datac(\main_reg|rf_out1~435_combout ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~436_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~436 .lut_mask = 16'hACF0;
defparam \main_reg|rf_out1~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N24
cycloneive_lcell_comb \main_reg|regFile[0][13]~feeder (
// Equation(s):
// \main_reg|regFile[0][13]~feeder_combout  = \main_reg|regFile~635_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~635_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[0][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[0][13]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[0][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N25
dffeas \main_reg|regFile[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[0][13] .is_wysiwyg = "true";
defparam \main_reg|regFile[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N15
dffeas \main_reg|regFile[1][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~635_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[1][13] .is_wysiwyg = "true";
defparam \main_reg|regFile[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N14
cycloneive_lcell_comb \main_reg|rf_out1~439 (
// Equation(s):
// \main_reg|rf_out1~439_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & ((\main_reg|regFile[1][13]~q ))) # (!\reg_read_addr1[0]~5_combout  & 
// (\main_reg|regFile[0][13]~q ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[0][13]~q ),
	.datac(\main_reg|regFile[1][13]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~439_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~439 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out1~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N1
dffeas \main_reg|regFile[2][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~635_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[2][13] .is_wysiwyg = "true";
defparam \main_reg|regFile[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N14
cycloneive_lcell_comb \main_reg|regFile[3][13]~feeder (
// Equation(s):
// \main_reg|regFile[3][13]~feeder_combout  = \main_reg|regFile~635_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~635_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[3][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[3][13]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[3][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N15
dffeas \main_reg|regFile[3][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[3][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[3][13] .is_wysiwyg = "true";
defparam \main_reg|regFile[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N0
cycloneive_lcell_comb \main_reg|rf_out1~440 (
// Equation(s):
// \main_reg|rf_out1~440_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~439_combout  & ((\main_reg|regFile[3][13]~q ))) # (!\main_reg|rf_out1~439_combout  & (\main_reg|regFile[2][13]~q )))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|rf_out1~439_combout ))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|rf_out1~439_combout ),
	.datac(\main_reg|regFile[2][13]~q ),
	.datad(\main_reg|regFile[3][13]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~440_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~440 .lut_mask = 16'hEC64;
defparam \main_reg|rf_out1~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N13
dffeas \main_reg|regFile[5][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~635_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[5][13] .is_wysiwyg = "true";
defparam \main_reg|regFile[5][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N16
cycloneive_lcell_comb \main_reg|regFile[4][13]~feeder (
// Equation(s):
// \main_reg|regFile[4][13]~feeder_combout  = \main_reg|regFile~635_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~635_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[4][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[4][13]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[4][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N17
dffeas \main_reg|regFile[4][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[4][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[4][13] .is_wysiwyg = "true";
defparam \main_reg|regFile[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N11
dffeas \main_reg|regFile[6][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~635_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[6][13] .is_wysiwyg = "true";
defparam \main_reg|regFile[6][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N30
cycloneive_lcell_comb \main_reg|rf_out1~437 (
// Equation(s):
// \main_reg|rf_out1~437_combout  = (\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout ) # ((\main_reg|regFile[6][13]~q )))) # (!\reg_read_addr1[1]~4_combout  & (!\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[4][13]~q )))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|regFile[4][13]~q ),
	.datad(\main_reg|regFile[6][13]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~437_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~437 .lut_mask = 16'hBA98;
defparam \main_reg|rf_out1~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N24
cycloneive_lcell_comb \main_reg|regFile[7][13]~feeder (
// Equation(s):
// \main_reg|regFile[7][13]~feeder_combout  = \main_reg|regFile~635_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~635_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[7][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[7][13]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[7][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N25
dffeas \main_reg|regFile[7][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[7][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[7][13] .is_wysiwyg = "true";
defparam \main_reg|regFile[7][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N6
cycloneive_lcell_comb \main_reg|rf_out1~438 (
// Equation(s):
// \main_reg|rf_out1~438_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~437_combout  & ((\main_reg|regFile[7][13]~q ))) # (!\main_reg|rf_out1~437_combout  & (\main_reg|regFile[5][13]~q )))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~437_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[5][13]~q ),
	.datac(\main_reg|rf_out1~437_combout ),
	.datad(\main_reg|regFile[7][13]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~438_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~438 .lut_mask = 16'hF858;
defparam \main_reg|rf_out1~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N12
cycloneive_lcell_comb \main_reg|rf_out1~441 (
// Equation(s):
// \main_reg|rf_out1~441_combout  = (\reg_read_addr1[3]~3_combout  & (\reg_read_addr1[2]~2_combout )) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~438_combout ))) # (!\reg_read_addr1[2]~2_combout  & 
// (\main_reg|rf_out1~440_combout ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|rf_out1~440_combout ),
	.datad(\main_reg|rf_out1~438_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~441_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~441 .lut_mask = 16'hDC98;
defparam \main_reg|rf_out1~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N14
cycloneive_lcell_comb \main_reg|rf_out1~444 (
// Equation(s):
// \main_reg|rf_out1~444_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~441_combout  & (\main_reg|rf_out1~443_combout )) # (!\main_reg|rf_out1~441_combout  & ((\main_reg|rf_out1~436_combout ))))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~441_combout ))))

	.dataa(\main_reg|rf_out1~443_combout ),
	.datab(\main_reg|rf_out1~436_combout ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\main_reg|rf_out1~441_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~444_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~444 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out1~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N0
cycloneive_lcell_comb \main_reg|rf_out1~723 (
// Equation(s):
// \main_reg|rf_out1~723_combout  = (\reg_read_addr1[4]~1_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [19] & (\main_reg|rf_out1~434_combout )) # (!\my_program|altsyncram_component|auto_generated|q_a [19] & ((\main_reg|rf_out1~444_combout 
// ))))) # (!\reg_read_addr1[4]~1_combout  & (((\main_reg|rf_out1~444_combout ))))

	.dataa(\reg_read_addr1[4]~1_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.datac(\main_reg|rf_out1~434_combout ),
	.datad(\main_reg|rf_out1~444_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~723_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~723 .lut_mask = 16'hF780;
defparam \main_reg|rf_out1~723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N1
dffeas \main_reg|rf_out1[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out1~723_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out1[13] .is_wysiwyg = "true";
defparam \main_reg|rf_out1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N12
cycloneive_lcell_comb \main_reg|regFile~621 (
// Equation(s):
// \main_reg|regFile~621_combout  = (\main_reg|regFile~312_combout  & ((\main_reg|regFile~313_combout  & ((\main_reg|rf_out1 [13]))) # (!\main_reg|regFile~313_combout  & (\main_reg|rf_out2 [13])))) # (!\main_reg|regFile~312_combout  & 
// (((\main_reg|regFile~313_combout ))))

	.dataa(\main_reg|rf_out2 [13]),
	.datab(\main_reg|rf_out1 [13]),
	.datac(\main_reg|regFile~312_combout ),
	.datad(\main_reg|regFile~313_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~621_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~621 .lut_mask = 16'hCFA0;
defparam \main_reg|regFile~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N18
cycloneive_lcell_comb \main_reg|regFile~622 (
// Equation(s):
// \main_reg|regFile~622_combout  = (\main_reg|regFile~35_combout  & ((\main_reg|regFile~312_combout  & ((\main_reg|regFile~621_combout ))) # (!\main_reg|regFile~312_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [13]) # 
// (!\main_reg|regFile~621_combout )))))

	.dataa(\main_reg|regFile~35_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [13]),
	.datac(\main_reg|regFile~312_combout ),
	.datad(\main_reg|regFile~621_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~622_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~622 .lut_mask = 16'hA80A;
defparam \main_reg|regFile~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N0
cycloneive_lcell_comb \main_reg|regFile~600 (
// Equation(s):
// \main_reg|regFile~600_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout ) # (\main_reg|regFile[25][13]~q )))) # (!\reg_store_addr[3]~1_combout  & (\main_reg|regFile[17][13]~q  & (!\reg_store_addr[2]~2_combout )))

	.dataa(\main_reg|regFile[17][13]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\main_reg|regFile[25][13]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~600_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~600 .lut_mask = 16'hCEC2;
defparam \main_reg|regFile~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N14
cycloneive_lcell_comb \main_reg|regFile~601 (
// Equation(s):
// \main_reg|regFile~601_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~600_combout  & ((\main_reg|regFile[29][13]~q ))) # (!\main_reg|regFile~600_combout  & (\main_reg|regFile[21][13]~q )))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~600_combout ))))

	.dataa(\main_reg|regFile[21][13]~q ),
	.datab(\main_reg|regFile[29][13]~q ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\main_reg|regFile~600_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~601_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~601 .lut_mask = 16'hCFA0;
defparam \main_reg|regFile~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N28
cycloneive_lcell_comb \main_reg|regFile~604 (
// Equation(s):
// \main_reg|regFile~604_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile[20][13]~q ) # ((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & (((\main_reg|regFile[16][13]~q  & !\reg_store_addr[3]~1_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[20][13]~q ),
	.datac(\main_reg|regFile[16][13]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~604_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~604 .lut_mask = 16'hAAD8;
defparam \main_reg|regFile~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N10
cycloneive_lcell_comb \main_reg|regFile~605 (
// Equation(s):
// \main_reg|regFile~605_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~604_combout  & ((\main_reg|regFile[28][13]~q ))) # (!\main_reg|regFile~604_combout  & (\main_reg|regFile[24][13]~q )))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~604_combout ))))

	.dataa(\main_reg|regFile[24][13]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[28][13]~q ),
	.datad(\main_reg|regFile~604_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~605_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~605 .lut_mask = 16'hF388;
defparam \main_reg|regFile~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N16
cycloneive_lcell_comb \main_reg|regFile~602 (
// Equation(s):
// \main_reg|regFile~602_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile[22][13]~q ) # ((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & (((\main_reg|regFile[18][13]~q  & !\reg_store_addr[3]~1_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[22][13]~q ),
	.datac(\main_reg|regFile[18][13]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~602_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~602 .lut_mask = 16'hAAD8;
defparam \main_reg|regFile~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N6
cycloneive_lcell_comb \main_reg|regFile~603 (
// Equation(s):
// \main_reg|regFile~603_combout  = (\main_reg|regFile~602_combout  & (((\main_reg|regFile[30][13]~q ) # (!\reg_store_addr[3]~1_combout )))) # (!\main_reg|regFile~602_combout  & (\main_reg|regFile[26][13]~q  & (\reg_store_addr[3]~1_combout )))

	.dataa(\main_reg|regFile[26][13]~q ),
	.datab(\main_reg|regFile~602_combout ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\main_reg|regFile[30][13]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~603_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~603 .lut_mask = 16'hEC2C;
defparam \main_reg|regFile~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N12
cycloneive_lcell_comb \main_reg|regFile~606 (
// Equation(s):
// \main_reg|regFile~606_combout  = (\reg_store_addr[0]~5_combout  & (\reg_store_addr[1]~4_combout )) # (!\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~603_combout ))) # (!\reg_store_addr[1]~4_combout  & 
// (\main_reg|regFile~605_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile~605_combout ),
	.datad(\main_reg|regFile~603_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~606_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~606 .lut_mask = 16'hDC98;
defparam \main_reg|regFile~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N28
cycloneive_lcell_comb \main_reg|regFile~607 (
// Equation(s):
// \main_reg|regFile~607_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[27][13]~q ))) # (!\reg_store_addr[3]~1_combout  & 
// (\main_reg|regFile[19][13]~q ))))

	.dataa(\main_reg|regFile[19][13]~q ),
	.datab(\main_reg|regFile[27][13]~q ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~607_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~607 .lut_mask = 16'hFC0A;
defparam \main_reg|regFile~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N24
cycloneive_lcell_comb \main_reg|regFile~608 (
// Equation(s):
// \main_reg|regFile~608_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~607_combout  & ((\main_reg|regFile[31][13]~q ))) # (!\main_reg|regFile~607_combout  & (\main_reg|regFile[23][13]~q )))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~607_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[23][13]~q ),
	.datac(\main_reg|regFile[31][13]~q ),
	.datad(\main_reg|regFile~607_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~608_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~608 .lut_mask = 16'hF588;
defparam \main_reg|regFile~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N22
cycloneive_lcell_comb \main_reg|regFile~609 (
// Equation(s):
// \main_reg|regFile~609_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~606_combout  & ((\main_reg|regFile~608_combout ))) # (!\main_reg|regFile~606_combout  & (\main_reg|regFile~601_combout )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~606_combout ))))

	.dataa(\main_reg|regFile~601_combout ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile~606_combout ),
	.datad(\main_reg|regFile~608_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~609_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~609 .lut_mask = 16'hF838;
defparam \main_reg|regFile~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N8
cycloneive_lcell_comb \main_reg|regFile~610 (
// Equation(s):
// \main_reg|regFile~610_combout  = (\reg_store_addr[0]~5_combout  & (((\main_reg|regFile[5][13]~q ) # (\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & (\main_reg|regFile[4][13]~q  & ((!\reg_store_addr[1]~4_combout ))))

	.dataa(\main_reg|regFile[4][13]~q ),
	.datab(\main_reg|regFile[5][13]~q ),
	.datac(\reg_store_addr[0]~5_combout ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~610_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~610 .lut_mask = 16'hF0CA;
defparam \main_reg|regFile~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N18
cycloneive_lcell_comb \main_reg|regFile~611 (
// Equation(s):
// \main_reg|regFile~611_combout  = (\main_reg|regFile~610_combout  & (((\main_reg|regFile[7][13]~q ) # (!\reg_store_addr[1]~4_combout )))) # (!\main_reg|regFile~610_combout  & (\main_reg|regFile[6][13]~q  & ((\reg_store_addr[1]~4_combout ))))

	.dataa(\main_reg|regFile[6][13]~q ),
	.datab(\main_reg|regFile[7][13]~q ),
	.datac(\main_reg|regFile~610_combout ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~611_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~611 .lut_mask = 16'hCAF0;
defparam \main_reg|regFile~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N16
cycloneive_lcell_comb \main_reg|regFile~617 (
// Equation(s):
// \main_reg|regFile~617_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile[13][13]~q ) # ((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & (((\main_reg|regFile[12][13]~q  & !\reg_store_addr[1]~4_combout ))))

	.dataa(\main_reg|regFile[13][13]~q ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile[12][13]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~617_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~617 .lut_mask = 16'hCCB8;
defparam \main_reg|regFile~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N18
cycloneive_lcell_comb \main_reg|regFile~618 (
// Equation(s):
// \main_reg|regFile~618_combout  = (\main_reg|regFile~617_combout  & ((\main_reg|regFile[15][13]~q ) # ((!\reg_store_addr[1]~4_combout )))) # (!\main_reg|regFile~617_combout  & (((\main_reg|regFile[14][13]~q  & \reg_store_addr[1]~4_combout ))))

	.dataa(\main_reg|regFile[15][13]~q ),
	.datab(\main_reg|regFile~617_combout ),
	.datac(\main_reg|regFile[14][13]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~618_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~618 .lut_mask = 16'hB8CC;
defparam \main_reg|regFile~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N4
cycloneive_lcell_comb \main_reg|regFile~614 (
// Equation(s):
// \main_reg|regFile~614_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile[2][13]~q ) # ((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (((\main_reg|regFile[0][13]~q  & !\reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile[2][13]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[0][13]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~614_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~614 .lut_mask = 16'hCCB8;
defparam \main_reg|regFile~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N18
cycloneive_lcell_comb \main_reg|regFile~615 (
// Equation(s):
// \main_reg|regFile~615_combout  = (\main_reg|regFile~614_combout  & (((\main_reg|regFile[3][13]~q ) # (!\reg_store_addr[0]~5_combout )))) # (!\main_reg|regFile~614_combout  & (\main_reg|regFile[1][13]~q  & ((\reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile[1][13]~q ),
	.datab(\main_reg|regFile[3][13]~q ),
	.datac(\main_reg|regFile~614_combout ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~615_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~615 .lut_mask = 16'hCAF0;
defparam \main_reg|regFile~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N20
cycloneive_lcell_comb \main_reg|regFile~612 (
// Equation(s):
// \main_reg|regFile~612_combout  = (\reg_store_addr[0]~5_combout  & (((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout  & (\main_reg|regFile[10][13]~q )) # (!\reg_store_addr[1]~4_combout  & 
// ((\main_reg|regFile[8][13]~q )))))

	.dataa(\main_reg|regFile[10][13]~q ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile[8][13]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~612_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~612 .lut_mask = 16'hEE30;
defparam \main_reg|regFile~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N6
cycloneive_lcell_comb \main_reg|regFile~613 (
// Equation(s):
// \main_reg|regFile~613_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~612_combout  & ((\main_reg|regFile[11][13]~q ))) # (!\main_reg|regFile~612_combout  & (\main_reg|regFile[9][13]~q )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~612_combout ))))

	.dataa(\main_reg|regFile[9][13]~q ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile[11][13]~q ),
	.datad(\main_reg|regFile~612_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~613_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~613 .lut_mask = 16'hF388;
defparam \main_reg|regFile~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N28
cycloneive_lcell_comb \main_reg|regFile~616 (
// Equation(s):
// \main_reg|regFile~616_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~613_combout ))) # (!\reg_store_addr[3]~1_combout  & 
// (\main_reg|regFile~615_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile~615_combout ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\main_reg|regFile~613_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~616_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~616 .lut_mask = 16'hF4A4;
defparam \main_reg|regFile~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N30
cycloneive_lcell_comb \main_reg|regFile~619 (
// Equation(s):
// \main_reg|regFile~619_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~616_combout  & ((\main_reg|regFile~618_combout ))) # (!\main_reg|regFile~616_combout  & (\main_reg|regFile~611_combout )))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~616_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile~611_combout ),
	.datac(\main_reg|regFile~618_combout ),
	.datad(\main_reg|regFile~616_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~619_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~619 .lut_mask = 16'hF588;
defparam \main_reg|regFile~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N4
cycloneive_lcell_comb \main_reg|regFile~620 (
// Equation(s):
// \main_reg|regFile~620_combout  = (!\wen_prot~q  & ((\reg_store_addr[4]~3_combout  & (\main_reg|regFile~609_combout )) # (!\reg_store_addr[4]~3_combout  & ((\main_reg|regFile~619_combout )))))

	.dataa(\wen_prot~q ),
	.datab(\reg_store_addr[4]~3_combout ),
	.datac(\main_reg|regFile~609_combout ),
	.datad(\main_reg|regFile~619_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~620_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~620 .lut_mask = 16'h5140;
defparam \main_reg|regFile~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N8
cycloneive_lcell_comb \alu|ShiftLeft0~82 (
// Equation(s):
// \alu|ShiftLeft0~82_combout  = (\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [6])) # (!\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [8])))

	.dataa(\main_reg|rf_out1 [6]),
	.datab(gnd),
	.datac(\main_reg|rf_out1 [8]),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~82_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~82 .lut_mask = 16'hAAF0;
defparam \alu|ShiftLeft0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N20
cycloneive_lcell_comb \alu|ShiftLeft0~83 (
// Equation(s):
// \alu|ShiftLeft0~83_combout  = (\alu_in2[0]~58_combout  & ((\alu|ShiftLeft0~82_combout ))) # (!\alu_in2[0]~58_combout  & (\alu|ShiftLeft0~65_combout ))

	.dataa(gnd),
	.datab(\alu|ShiftLeft0~65_combout ),
	.datac(\alu|ShiftLeft0~82_combout ),
	.datad(\alu_in2[0]~58_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~83_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~83 .lut_mask = 16'hF0CC;
defparam \alu|ShiftLeft0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N22
cycloneive_lcell_comb \alu|ShiftLeft0~84 (
// Equation(s):
// \alu|ShiftLeft0~84_combout  = (\alu_in2[2]~56_combout  & ((\alu_in2[3]~55_combout  & (\alu|ShiftLeft0~6_combout )) # (!\alu_in2[3]~55_combout  & ((\alu|ShiftLeft0~83_combout )))))

	.dataa(\alu_in2[3]~55_combout ),
	.datab(\alu|ShiftLeft0~6_combout ),
	.datac(\alu_in2[2]~56_combout ),
	.datad(\alu|ShiftLeft0~83_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~84_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~84 .lut_mask = 16'hD080;
defparam \alu|ShiftLeft0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N14
cycloneive_lcell_comb \alu|ShiftLeft0~21 (
// Equation(s):
// \alu|ShiftLeft0~21_combout  = (\alu_in2[0]~58_combout  & ((\alu|ShiftLeft0~16_combout ))) # (!\alu_in2[0]~58_combout  & (\alu|ShiftLeft0~20_combout ))

	.dataa(gnd),
	.datab(\alu_in2[0]~58_combout ),
	.datac(\alu|ShiftLeft0~20_combout ),
	.datad(\alu|ShiftLeft0~16_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~21 .lut_mask = 16'hFC30;
defparam \alu|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N22
cycloneive_lcell_comb \alu|ShiftLeft0~85 (
// Equation(s):
// \alu|ShiftLeft0~85_combout  = (\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [10]))) # (!\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [12]))

	.dataa(gnd),
	.datab(\main_reg|rf_out1 [12]),
	.datac(\main_reg|rf_out1 [10]),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~85_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~85 .lut_mask = 16'hF0CC;
defparam \alu|ShiftLeft0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N4
cycloneive_lcell_comb \alu|ShiftLeft0~68 (
// Equation(s):
// \alu|ShiftLeft0~68_combout  = (\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [11])) # (!\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [13])))

	.dataa(gnd),
	.datab(\main_reg|rf_out1 [11]),
	.datac(\main_reg|rf_out1 [13]),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~68_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~68 .lut_mask = 16'hCCF0;
defparam \alu|ShiftLeft0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N0
cycloneive_lcell_comb \alu|ShiftLeft0~86 (
// Equation(s):
// \alu|ShiftLeft0~86_combout  = (\alu_in2[0]~58_combout  & (\alu|ShiftLeft0~85_combout )) # (!\alu_in2[0]~58_combout  & ((\alu|ShiftLeft0~68_combout )))

	.dataa(\alu|ShiftLeft0~85_combout ),
	.datab(gnd),
	.datac(\alu|ShiftLeft0~68_combout ),
	.datad(\alu_in2[0]~58_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~86_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~86 .lut_mask = 16'hAAF0;
defparam \alu|ShiftLeft0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N12
cycloneive_lcell_comb \alu|ShiftLeft0~87 (
// Equation(s):
// \alu|ShiftLeft0~87_combout  = (!\alu_in2[2]~56_combout  & ((\alu_in2[3]~55_combout  & (\alu|ShiftLeft0~21_combout )) # (!\alu_in2[3]~55_combout  & ((\alu|ShiftLeft0~86_combout )))))

	.dataa(\alu_in2[3]~55_combout ),
	.datab(\alu_in2[2]~56_combout ),
	.datac(\alu|ShiftLeft0~21_combout ),
	.datad(\alu|ShiftLeft0~86_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~87_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~87 .lut_mask = 16'h3120;
defparam \alu|ShiftLeft0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N2
cycloneive_lcell_comb \alu|ShiftLeft0~88 (
// Equation(s):
// \alu|ShiftLeft0~88_combout  = (\alu|ShiftRight1~25_combout  & ((\alu|ShiftLeft0~84_combout ) # (\alu|ShiftLeft0~87_combout )))

	.dataa(\alu|ShiftRight1~25_combout ),
	.datab(gnd),
	.datac(\alu|ShiftLeft0~84_combout ),
	.datad(\alu|ShiftLeft0~87_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~88_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~88 .lut_mask = 16'hAAA0;
defparam \alu|ShiftLeft0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N28
cycloneive_lcell_comb \alu_in2[13]~29 (
// Equation(s):
// \alu_in2[13]~29_combout  = (\main_reg|rf_out2 [13] & \alu_in2[29]~10_combout )

	.dataa(\main_reg|rf_out2 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu_in2[29]~10_combout ),
	.cin(gnd),
	.combout(\alu_in2[13]~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[13]~29 .lut_mask = 16'hAA00;
defparam \alu_in2[13]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N0
cycloneive_lcell_comb \alu_in1[13]~24 (
// Equation(s):
// \alu_in1[13]~24_combout  = (!\alu_in1[31]~5_combout  & (\main_reg|rf_out1 [13] & (\alu_in1[31]~4_combout  & \reg_data_in~2_combout )))

	.dataa(\alu_in1[31]~5_combout ),
	.datab(\main_reg|rf_out1 [13]),
	.datac(\alu_in1[31]~4_combout ),
	.datad(\reg_data_in~2_combout ),
	.cin(gnd),
	.combout(\alu_in1[13]~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1[13]~24 .lut_mask = 16'h4000;
defparam \alu_in1[13]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N18
cycloneive_lcell_comb \alu_in2[12]~30 (
// Equation(s):
// \alu_in2[12]~30_combout  = (\main_reg|rf_out2 [12] & \alu_in2[29]~10_combout )

	.dataa(\main_reg|rf_out2 [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu_in2[29]~10_combout ),
	.cin(gnd),
	.combout(\alu_in2[12]~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[12]~30 .lut_mask = 16'hAA00;
defparam \alu_in2[12]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N0
cycloneive_lcell_comb \alu_in1[12]~25 (
// Equation(s):
// \alu_in1[12]~25_combout  = (!\alu_in1[31]~5_combout  & (\main_reg|rf_out1 [12] & (\alu_in1[31]~4_combout  & \reg_data_in~2_combout )))

	.dataa(\alu_in1[31]~5_combout ),
	.datab(\main_reg|rf_out1 [12]),
	.datac(\alu_in1[31]~4_combout ),
	.datad(\reg_data_in~2_combout ),
	.cin(gnd),
	.combout(\alu_in1[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1[12]~25 .lut_mask = 16'h4000;
defparam \alu_in1[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N14
cycloneive_lcell_comb \alu_in2[11]~32 (
// Equation(s):
// \alu_in2[11]~32_combout  = (\my_program|altsyncram_component|auto_generated|q_a [5] & (\main_reg|rf_out2 [11] & (\my_program|altsyncram_component|auto_generated|q_a [4] $ (\my_program|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datac(\main_reg|rf_out2 [11]),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\alu_in2[11]~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[11]~32 .lut_mask = 16'h2080;
defparam \alu_in2[11]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N12
cycloneive_lcell_comb \alu_in2[11]~33 (
// Equation(s):
// \alu_in2[11]~33_combout  = (\Equal7~0_combout  & ((\alu_in2[11]~32_combout ) # ((\instr[31]~2_combout  & \alu_in2[11]~31_combout ))))

	.dataa(\instr[31]~2_combout ),
	.datab(\alu_in2[11]~32_combout ),
	.datac(\Equal7~0_combout ),
	.datad(\alu_in2[11]~31_combout ),
	.cin(gnd),
	.combout(\alu_in2[11]~33_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[11]~33 .lut_mask = 16'hE0C0;
defparam \alu_in2[11]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N2
cycloneive_lcell_comb \alu_in1[11]~26 (
// Equation(s):
// \alu_in1[11]~26_combout  = (!\alu_in1[31]~5_combout  & (\main_reg|rf_out1 [11] & (\alu_in1[31]~4_combout  & \reg_data_in~2_combout )))

	.dataa(\alu_in1[31]~5_combout ),
	.datab(\main_reg|rf_out1 [11]),
	.datac(\alu_in1[31]~4_combout ),
	.datad(\reg_data_in~2_combout ),
	.cin(gnd),
	.combout(\alu_in1[11]~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1[11]~26 .lut_mask = 16'h4000;
defparam \alu_in1[11]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N22
cycloneive_lcell_comb \alu|Add0~22 (
// Equation(s):
// \alu|Add0~22_combout  = (\alu_in2[11]~33_combout  & ((\alu_in1[11]~26_combout  & (\alu|Add0~21  & VCC)) # (!\alu_in1[11]~26_combout  & (!\alu|Add0~21 )))) # (!\alu_in2[11]~33_combout  & ((\alu_in1[11]~26_combout  & (!\alu|Add0~21 )) # 
// (!\alu_in1[11]~26_combout  & ((\alu|Add0~21 ) # (GND)))))
// \alu|Add0~23  = CARRY((\alu_in2[11]~33_combout  & (!\alu_in1[11]~26_combout  & !\alu|Add0~21 )) # (!\alu_in2[11]~33_combout  & ((!\alu|Add0~21 ) # (!\alu_in1[11]~26_combout ))))

	.dataa(\alu_in2[11]~33_combout ),
	.datab(\alu_in1[11]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~21 ),
	.combout(\alu|Add0~22_combout ),
	.cout(\alu|Add0~23 ));
// synopsys translate_off
defparam \alu|Add0~22 .lut_mask = 16'h9617;
defparam \alu|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N24
cycloneive_lcell_comb \alu|Add0~24 (
// Equation(s):
// \alu|Add0~24_combout  = ((\alu_in2[12]~30_combout  $ (\alu_in1[12]~25_combout  $ (!\alu|Add0~23 )))) # (GND)
// \alu|Add0~25  = CARRY((\alu_in2[12]~30_combout  & ((\alu_in1[12]~25_combout ) # (!\alu|Add0~23 ))) # (!\alu_in2[12]~30_combout  & (\alu_in1[12]~25_combout  & !\alu|Add0~23 )))

	.dataa(\alu_in2[12]~30_combout ),
	.datab(\alu_in1[12]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~23 ),
	.combout(\alu|Add0~24_combout ),
	.cout(\alu|Add0~25 ));
// synopsys translate_off
defparam \alu|Add0~24 .lut_mask = 16'h698E;
defparam \alu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N26
cycloneive_lcell_comb \alu|Add0~26 (
// Equation(s):
// \alu|Add0~26_combout  = (\alu_in2[13]~29_combout  & ((\alu_in1[13]~24_combout  & (\alu|Add0~25  & VCC)) # (!\alu_in1[13]~24_combout  & (!\alu|Add0~25 )))) # (!\alu_in2[13]~29_combout  & ((\alu_in1[13]~24_combout  & (!\alu|Add0~25 )) # 
// (!\alu_in1[13]~24_combout  & ((\alu|Add0~25 ) # (GND)))))
// \alu|Add0~27  = CARRY((\alu_in2[13]~29_combout  & (!\alu_in1[13]~24_combout  & !\alu|Add0~25 )) # (!\alu_in2[13]~29_combout  & ((!\alu|Add0~25 ) # (!\alu_in1[13]~24_combout ))))

	.dataa(\alu_in2[13]~29_combout ),
	.datab(\alu_in1[13]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~25 ),
	.combout(\alu|Add0~26_combout ),
	.cout(\alu|Add0~27 ));
// synopsys translate_off
defparam \alu|Add0~26 .lut_mask = 16'h9617;
defparam \alu|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N4
cycloneive_lcell_comb \mem_data_in[14]~21 (
// Equation(s):
// \mem_data_in[14]~21_combout  = (\main_reg|rf_out2 [14] & \Equal8~0_combout )

	.dataa(gnd),
	.datab(\main_reg|rf_out2 [14]),
	.datac(gnd),
	.datad(\Equal8~0_combout ),
	.cin(gnd),
	.combout(\mem_data_in[14]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mem_data_in[14]~21 .lut_mask = 16'hCC00;
defparam \mem_data_in[14]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y42_N15
dffeas \main_reg|regFile[30][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~560_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[30][15] .is_wysiwyg = "true";
defparam \main_reg|regFile[30][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y42_N27
dffeas \main_reg|regFile[26][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~560_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[26][15] .is_wysiwyg = "true";
defparam \main_reg|regFile[26][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y42_N17
dffeas \main_reg|regFile[18][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~560_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[18][15] .is_wysiwyg = "true";
defparam \main_reg|regFile[18][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N4
cycloneive_lcell_comb \main_reg|rf_out2~336 (
// Equation(s):
// \main_reg|rf_out2~336_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & (\main_reg|regFile[26][15]~q )) # (!\reg_read_addr2[3]~9_combout  & 
// ((\main_reg|regFile[18][15]~q )))))

	.dataa(\main_reg|regFile[26][15]~q ),
	.datab(\main_reg|regFile[18][15]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~336_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~336 .lut_mask = 16'hFA0C;
defparam \main_reg|rf_out2~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y42_N17
dffeas \main_reg|regFile[22][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~560_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[22][15] .is_wysiwyg = "true";
defparam \main_reg|regFile[22][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N22
cycloneive_lcell_comb \main_reg|rf_out2~337 (
// Equation(s):
// \main_reg|rf_out2~337_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~336_combout  & (\main_reg|regFile[30][15]~q )) # (!\main_reg|rf_out2~336_combout  & ((\main_reg|regFile[22][15]~q ))))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~336_combout ))))

	.dataa(\main_reg|regFile[30][15]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|rf_out2~336_combout ),
	.datad(\main_reg|regFile[22][15]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~337_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~337 .lut_mask = 16'hBCB0;
defparam \main_reg|rf_out2~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N5
dffeas \main_reg|regFile[28][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~560_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[28][15] .is_wysiwyg = "true";
defparam \main_reg|regFile[28][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y37_N23
dffeas \main_reg|regFile[20][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~560_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[20][15] .is_wysiwyg = "true";
defparam \main_reg|regFile[20][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N6
cycloneive_lcell_comb \main_reg|regFile[24][15]~feeder (
// Equation(s):
// \main_reg|regFile[24][15]~feeder_combout  = \main_reg|regFile~560_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~560_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[24][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[24][15]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[24][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N7
dffeas \main_reg|regFile[24][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[24][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[24][15] .is_wysiwyg = "true";
defparam \main_reg|regFile[24][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y37_N5
dffeas \main_reg|regFile[16][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~560_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[16][15] .is_wysiwyg = "true";
defparam \main_reg|regFile[16][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N16
cycloneive_lcell_comb \main_reg|rf_out2~340 (
// Equation(s):
// \main_reg|rf_out2~340_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & (\main_reg|regFile[24][15]~q )) # (!\reg_read_addr2[3]~9_combout  & 
// ((\main_reg|regFile[16][15]~q )))))

	.dataa(\main_reg|regFile[24][15]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\main_reg|regFile[16][15]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~340_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~340 .lut_mask = 16'hE3E0;
defparam \main_reg|rf_out2~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N18
cycloneive_lcell_comb \main_reg|rf_out2~341 (
// Equation(s):
// \main_reg|rf_out2~341_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~340_combout  & (\main_reg|regFile[28][15]~q )) # (!\main_reg|rf_out2~340_combout  & ((\main_reg|regFile[20][15]~q ))))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~340_combout ))))

	.dataa(\main_reg|regFile[28][15]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[20][15]~q ),
	.datad(\main_reg|rf_out2~340_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~341_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~341 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out2~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N20
cycloneive_lcell_comb \main_reg|regFile[29][15]~feeder (
// Equation(s):
// \main_reg|regFile[29][15]~feeder_combout  = \main_reg|regFile~560_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~560_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[29][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[29][15]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[29][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N21
dffeas \main_reg|regFile[29][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[29][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[29][15] .is_wysiwyg = "true";
defparam \main_reg|regFile[29][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N12
cycloneive_lcell_comb \main_reg|regFile[21][15]~feeder (
// Equation(s):
// \main_reg|regFile[21][15]~feeder_combout  = \main_reg|regFile~560_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~560_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[21][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[21][15]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[21][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y42_N13
dffeas \main_reg|regFile[21][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[21][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[21][15] .is_wysiwyg = "true";
defparam \main_reg|regFile[21][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N18
cycloneive_lcell_comb \main_reg|regFile[17][15]~feeder (
// Equation(s):
// \main_reg|regFile[17][15]~feeder_combout  = \main_reg|regFile~560_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~560_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[17][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[17][15]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[17][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y42_N19
dffeas \main_reg|regFile[17][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[17][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[17][15] .is_wysiwyg = "true";
defparam \main_reg|regFile[17][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N8
cycloneive_lcell_comb \main_reg|rf_out2~338 (
// Equation(s):
// \main_reg|rf_out2~338_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|regFile[21][15]~q ) # ((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (((\main_reg|regFile[17][15]~q  & !\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[21][15]~q ),
	.datab(\main_reg|regFile[17][15]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~338_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~338 .lut_mask = 16'hF0AC;
defparam \main_reg|rf_out2~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N12
cycloneive_lcell_comb \main_reg|regFile[25][15]~feeder (
// Equation(s):
// \main_reg|regFile[25][15]~feeder_combout  = \main_reg|regFile~560_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~560_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[25][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[25][15]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[25][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y43_N13
dffeas \main_reg|regFile[25][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[25][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[25][15] .is_wysiwyg = "true";
defparam \main_reg|regFile[25][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N22
cycloneive_lcell_comb \main_reg|rf_out2~339 (
// Equation(s):
// \main_reg|rf_out2~339_combout  = (\main_reg|rf_out2~338_combout  & ((\main_reg|regFile[29][15]~q ) # ((!\reg_read_addr2[3]~9_combout )))) # (!\main_reg|rf_out2~338_combout  & (((\main_reg|regFile[25][15]~q  & \reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[29][15]~q ),
	.datab(\main_reg|rf_out2~338_combout ),
	.datac(\main_reg|regFile[25][15]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~339_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~339 .lut_mask = 16'hB8CC;
defparam \main_reg|rf_out2~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N26
cycloneive_lcell_comb \main_reg|rf_out2~342 (
// Equation(s):
// \main_reg|rf_out2~342_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~339_combout ))) # (!\reg_read_addr2[0]~12_combout  & 
// (\main_reg|rf_out2~341_combout ))))

	.dataa(\main_reg|rf_out2~341_combout ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\main_reg|rf_out2~339_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~342_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~342 .lut_mask = 16'hF2C2;
defparam \main_reg|rf_out2~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y44_N15
dffeas \main_reg|regFile[31][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~560_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[31][15] .is_wysiwyg = "true";
defparam \main_reg|regFile[31][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N21
dffeas \main_reg|regFile[27][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~560_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[27][15] .is_wysiwyg = "true";
defparam \main_reg|regFile[27][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N7
dffeas \main_reg|regFile[19][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~560_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[19][15] .is_wysiwyg = "true";
defparam \main_reg|regFile[19][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N8
cycloneive_lcell_comb \main_reg|regFile[23][15]~feeder (
// Equation(s):
// \main_reg|regFile[23][15]~feeder_combout  = \main_reg|regFile~560_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~560_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[23][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[23][15]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[23][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y44_N9
dffeas \main_reg|regFile[23][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[23][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[23][15] .is_wysiwyg = "true";
defparam \main_reg|regFile[23][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N24
cycloneive_lcell_comb \main_reg|rf_out2~343 (
// Equation(s):
// \main_reg|rf_out2~343_combout  = (\reg_read_addr2[3]~9_combout  & (((\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & ((\reg_read_addr2[2]~10_combout  & ((\main_reg|regFile[23][15]~q ))) # (!\reg_read_addr2[2]~10_combout  & 
// (\main_reg|regFile[19][15]~q ))))

	.dataa(\main_reg|regFile[19][15]~q ),
	.datab(\main_reg|regFile[23][15]~q ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~343_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~343 .lut_mask = 16'hFC0A;
defparam \main_reg|rf_out2~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N26
cycloneive_lcell_comb \main_reg|rf_out2~344 (
// Equation(s):
// \main_reg|rf_out2~344_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~343_combout  & (\main_reg|regFile[31][15]~q )) # (!\main_reg|rf_out2~343_combout  & ((\main_reg|regFile[27][15]~q ))))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~343_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|regFile[31][15]~q ),
	.datac(\main_reg|regFile[27][15]~q ),
	.datad(\main_reg|rf_out2~343_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~344_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~344 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N12
cycloneive_lcell_comb \main_reg|rf_out2~345 (
// Equation(s):
// \main_reg|rf_out2~345_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~342_combout  & ((\main_reg|rf_out2~344_combout ))) # (!\main_reg|rf_out2~342_combout  & (\main_reg|rf_out2~337_combout )))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~342_combout ))))

	.dataa(\main_reg|rf_out2~337_combout ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|rf_out2~342_combout ),
	.datad(\main_reg|rf_out2~344_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~345_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~345 .lut_mask = 16'hF838;
defparam \main_reg|rf_out2~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N16
cycloneive_lcell_comb \main_reg|regFile[13][15]~feeder (
// Equation(s):
// \main_reg|regFile[13][15]~feeder_combout  = \main_reg|regFile~560_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~560_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[13][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[13][15]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[13][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N17
dffeas \main_reg|regFile[13][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[13][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[13][15] .is_wysiwyg = "true";
defparam \main_reg|regFile[13][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N20
cycloneive_lcell_comb \main_reg|regFile[14][15]~feeder (
// Equation(s):
// \main_reg|regFile[14][15]~feeder_combout  = \main_reg|regFile~560_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~560_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[14][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[14][15]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[14][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N21
dffeas \main_reg|regFile[14][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[14][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[14][15] .is_wysiwyg = "true";
defparam \main_reg|regFile[14][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N2
cycloneive_lcell_comb \main_reg|regFile[12][15]~feeder (
// Equation(s):
// \main_reg|regFile[12][15]~feeder_combout  = \main_reg|regFile~560_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~560_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[12][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[12][15]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[12][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N3
dffeas \main_reg|regFile[12][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[12][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[12][15] .is_wysiwyg = "true";
defparam \main_reg|regFile[12][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N24
cycloneive_lcell_comb \main_reg|rf_out2~353 (
// Equation(s):
// \main_reg|rf_out2~353_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[14][15]~q ) # ((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & (((\main_reg|regFile[12][15]~q  & !\reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[14][15]~q ),
	.datab(\main_reg|regFile[12][15]~q ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~353_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~353 .lut_mask = 16'hF0AC;
defparam \main_reg|rf_out2~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N5
dffeas \main_reg|regFile[15][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile~560_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[15][15] .is_wysiwyg = "true";
defparam \main_reg|regFile[15][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N26
cycloneive_lcell_comb \main_reg|rf_out2~354 (
// Equation(s):
// \main_reg|rf_out2~354_combout  = (\main_reg|rf_out2~353_combout  & (((\main_reg|regFile[15][15]~q ) # (!\reg_read_addr2[0]~12_combout )))) # (!\main_reg|rf_out2~353_combout  & (\main_reg|regFile[13][15]~q  & ((\reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[13][15]~q ),
	.datab(\main_reg|rf_out2~353_combout ),
	.datac(\main_reg|regFile[15][15]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~354_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~354 .lut_mask = 16'hE2CC;
defparam \main_reg|rf_out2~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N3
dffeas \main_reg|regFile[11][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~560_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[11][15] .is_wysiwyg = "true";
defparam \main_reg|regFile[11][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N31
dffeas \main_reg|regFile[10][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~560_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[10][15] .is_wysiwyg = "true";
defparam \main_reg|regFile[10][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N12
cycloneive_lcell_comb \main_reg|regFile[8][15]~feeder (
// Equation(s):
// \main_reg|regFile[8][15]~feeder_combout  = \main_reg|regFile~560_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~560_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[8][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[8][15]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[8][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N13
dffeas \main_reg|regFile[8][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[8][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[8][15] .is_wysiwyg = "true";
defparam \main_reg|regFile[8][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N13
dffeas \main_reg|regFile[9][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~560_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[9][15] .is_wysiwyg = "true";
defparam \main_reg|regFile[9][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N12
cycloneive_lcell_comb \main_reg|rf_out2~346 (
// Equation(s):
// \main_reg|rf_out2~346_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & ((\main_reg|regFile[9][15]~q ))) # (!\reg_read_addr2[0]~12_combout  & 
// (\main_reg|regFile[8][15]~q ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|regFile[8][15]~q ),
	.datac(\main_reg|regFile[9][15]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~346_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~346 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out2~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N30
cycloneive_lcell_comb \main_reg|rf_out2~347 (
// Equation(s):
// \main_reg|rf_out2~347_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~346_combout  & (\main_reg|regFile[11][15]~q )) # (!\main_reg|rf_out2~346_combout  & ((\main_reg|regFile[10][15]~q ))))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~346_combout ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|regFile[11][15]~q ),
	.datac(\main_reg|regFile[10][15]~q ),
	.datad(\main_reg|rf_out2~346_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~347_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~347 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N18
cycloneive_lcell_comb \main_reg|regFile[3][15]~feeder (
// Equation(s):
// \main_reg|regFile[3][15]~feeder_combout  = \main_reg|regFile~560_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~560_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[3][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[3][15]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[3][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N19
dffeas \main_reg|regFile[3][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[3][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[3][15] .is_wysiwyg = "true";
defparam \main_reg|regFile[3][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N15
dffeas \main_reg|regFile[2][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~560_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[2][15] .is_wysiwyg = "true";
defparam \main_reg|regFile[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N13
dffeas \main_reg|regFile[1][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~560_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[1][15] .is_wysiwyg = "true";
defparam \main_reg|regFile[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N8
cycloneive_lcell_comb \main_reg|regFile[0][15]~feeder (
// Equation(s):
// \main_reg|regFile[0][15]~feeder_combout  = \main_reg|regFile~560_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~560_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[0][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[0][15]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[0][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N9
dffeas \main_reg|regFile[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[0][15] .is_wysiwyg = "true";
defparam \main_reg|regFile[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N6
cycloneive_lcell_comb \main_reg|rf_out2~350 (
// Equation(s):
// \main_reg|rf_out2~350_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & (\main_reg|regFile[1][15]~q )) # (!\reg_read_addr2[0]~12_combout  & 
// ((\main_reg|regFile[0][15]~q )))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|regFile[1][15]~q ),
	.datac(\main_reg|regFile[0][15]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~350_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~350 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out2~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N24
cycloneive_lcell_comb \main_reg|rf_out2~351 (
// Equation(s):
// \main_reg|rf_out2~351_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~350_combout  & (\main_reg|regFile[3][15]~q )) # (!\main_reg|rf_out2~350_combout  & ((\main_reg|regFile[2][15]~q ))))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~350_combout ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|regFile[3][15]~q ),
	.datac(\main_reg|regFile[2][15]~q ),
	.datad(\main_reg|rf_out2~350_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~351_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~351 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N9
dffeas \main_reg|regFile[5][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~560_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[5][15] .is_wysiwyg = "true";
defparam \main_reg|regFile[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y40_N19
dffeas \main_reg|regFile[7][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~560_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[7][15] .is_wysiwyg = "true";
defparam \main_reg|regFile[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N27
dffeas \main_reg|regFile[6][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~560_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[6][15] .is_wysiwyg = "true";
defparam \main_reg|regFile[6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N26
cycloneive_lcell_comb \main_reg|rf_out2~348 (
// Equation(s):
// \main_reg|rf_out2~348_combout  = (\reg_read_addr2[1]~11_combout  & (((\main_reg|regFile[6][15]~q ) # (\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[4][15]~q  & ((!\reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[4][15]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[6][15]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~348_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~348 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out2~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N22
cycloneive_lcell_comb \main_reg|rf_out2~349 (
// Equation(s):
// \main_reg|rf_out2~349_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~348_combout  & ((\main_reg|regFile[7][15]~q ))) # (!\main_reg|rf_out2~348_combout  & (\main_reg|regFile[5][15]~q )))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~348_combout ))))

	.dataa(\main_reg|regFile[5][15]~q ),
	.datab(\main_reg|regFile[7][15]~q ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\main_reg|rf_out2~348_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~349_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~349 .lut_mask = 16'hCFA0;
defparam \main_reg|rf_out2~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N10
cycloneive_lcell_comb \main_reg|rf_out2~352 (
// Equation(s):
// \main_reg|rf_out2~352_combout  = (\reg_read_addr2[2]~10_combout  & (((\main_reg|rf_out2~349_combout ) # (\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (\main_reg|rf_out2~351_combout  & ((!\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|rf_out2~351_combout ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|rf_out2~349_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~352_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~352 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out2~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N4
cycloneive_lcell_comb \main_reg|rf_out2~355 (
// Equation(s):
// \main_reg|rf_out2~355_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~352_combout  & (\main_reg|rf_out2~354_combout )) # (!\main_reg|rf_out2~352_combout  & ((\main_reg|rf_out2~347_combout ))))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~352_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|rf_out2~354_combout ),
	.datac(\main_reg|rf_out2~347_combout ),
	.datad(\main_reg|rf_out2~352_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~355_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~355 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N6
cycloneive_lcell_comb \main_reg|rf_out2~356 (
// Equation(s):
// \main_reg|rf_out2~356_combout  = (\reg_read_addr2[4]~13_combout  & (\main_reg|rf_out2~345_combout )) # (!\reg_read_addr2[4]~13_combout  & ((\main_reg|rf_out2~355_combout )))

	.dataa(\main_reg|rf_out2~345_combout ),
	.datab(gnd),
	.datac(\main_reg|rf_out2~355_combout ),
	.datad(\reg_read_addr2[4]~13_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~356_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~356 .lut_mask = 16'hAAF0;
defparam \main_reg|rf_out2~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N7
dffeas \main_reg|rf_out2[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out2~356_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out2[15] .is_wysiwyg = "true";
defparam \main_reg|rf_out2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N18
cycloneive_lcell_comb \mem_data_in[15]~20 (
// Equation(s):
// \mem_data_in[15]~20_combout  = (\Equal8~0_combout  & \main_reg|rf_out2 [15])

	.dataa(\Equal8~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|rf_out2 [15]),
	.cin(gnd),
	.combout(\mem_data_in[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mem_data_in[15]~20 .lut_mask = 16'hAA00;
defparam \mem_data_in[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N8
cycloneive_lcell_comb \main_reg|regFile[27][16]~feeder (
// Equation(s):
// \main_reg|regFile[27][16]~feeder_combout  = \main_reg|regFile~553_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~553_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[27][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[27][16]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[27][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N9
dffeas \main_reg|regFile[27][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[27][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[27][16] .is_wysiwyg = "true";
defparam \main_reg|regFile[27][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y41_N17
dffeas \main_reg|regFile[31][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~553_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[31][16] .is_wysiwyg = "true";
defparam \main_reg|regFile[31][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y43_N7
dffeas \main_reg|regFile[23][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~553_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[23][16] .is_wysiwyg = "true";
defparam \main_reg|regFile[23][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N22
cycloneive_lcell_comb \main_reg|regFile[19][16]~feeder (
// Equation(s):
// \main_reg|regFile[19][16]~feeder_combout  = \main_reg|regFile~553_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~553_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[19][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[19][16]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[19][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N23
dffeas \main_reg|regFile[19][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[19][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[19][16] .is_wysiwyg = "true";
defparam \main_reg|regFile[19][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N0
cycloneive_lcell_comb \main_reg|Mux15~7 (
// Equation(s):
// \main_reg|Mux15~7_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & (\main_reg|regFile[23][16]~q )) # (!\reg_store_addr[2]~2_combout  & 
// ((\main_reg|regFile[19][16]~q )))))

	.dataa(\main_reg|regFile[23][16]~q ),
	.datab(\main_reg|regFile[19][16]~q ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux15~7 .lut_mask = 16'hFA0C;
defparam \main_reg|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N16
cycloneive_lcell_comb \main_reg|Mux15~8 (
// Equation(s):
// \main_reg|Mux15~8_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|Mux15~7_combout  & ((\main_reg|regFile[31][16]~q ))) # (!\main_reg|Mux15~7_combout  & (\main_reg|regFile[27][16]~q )))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|Mux15~7_combout ))))

	.dataa(\main_reg|regFile[27][16]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[31][16]~q ),
	.datad(\main_reg|Mux15~7_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux15~8 .lut_mask = 16'hF388;
defparam \main_reg|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N26
cycloneive_lcell_comb \main_reg|regFile[18][16]~feeder (
// Equation(s):
// \main_reg|regFile[18][16]~feeder_combout  = \main_reg|regFile~553_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~553_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[18][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[18][16]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[18][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N27
dffeas \main_reg|regFile[18][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[18][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[18][16] .is_wysiwyg = "true";
defparam \main_reg|regFile[18][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y42_N17
dffeas \main_reg|regFile[26][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~553_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[26][16] .is_wysiwyg = "true";
defparam \main_reg|regFile[26][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N16
cycloneive_lcell_comb \main_reg|Mux15~0 (
// Equation(s):
// \main_reg|Mux15~0_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[26][16]~q ))) # (!\reg_store_addr[3]~1_combout  & 
// (\main_reg|regFile[18][16]~q ))))

	.dataa(\main_reg|regFile[18][16]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[26][16]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux15~0 .lut_mask = 16'hFC22;
defparam \main_reg|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N5
dffeas \main_reg|regFile[22][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~553_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[22][16] .is_wysiwyg = "true";
defparam \main_reg|regFile[22][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N15
dffeas \main_reg|regFile[30][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~553_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[30][16] .is_wysiwyg = "true";
defparam \main_reg|regFile[30][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N14
cycloneive_lcell_comb \main_reg|Mux15~1 (
// Equation(s):
// \main_reg|Mux15~1_combout  = (\main_reg|Mux15~0_combout  & (((\main_reg|regFile[30][16]~q ) # (!\reg_store_addr[2]~2_combout )))) # (!\main_reg|Mux15~0_combout  & (\main_reg|regFile[22][16]~q  & ((\reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|Mux15~0_combout ),
	.datab(\main_reg|regFile[22][16]~q ),
	.datac(\main_reg|regFile[30][16]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux15~1 .lut_mask = 16'hE4AA;
defparam \main_reg|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N8
cycloneive_lcell_comb \main_reg|regFile[17][16]~feeder (
// Equation(s):
// \main_reg|regFile[17][16]~feeder_combout  = \main_reg|regFile~553_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~553_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[17][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[17][16]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[17][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N9
dffeas \main_reg|regFile[17][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[17][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[17][16] .is_wysiwyg = "true";
defparam \main_reg|regFile[17][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N9
dffeas \main_reg|regFile[21][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~553_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[21][16] .is_wysiwyg = "true";
defparam \main_reg|regFile[21][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N8
cycloneive_lcell_comb \main_reg|Mux15~2 (
// Equation(s):
// \main_reg|Mux15~2_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & ((\main_reg|regFile[21][16]~q ))) # (!\reg_store_addr[2]~2_combout  & 
// (\main_reg|regFile[17][16]~q ))))

	.dataa(\main_reg|regFile[17][16]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[21][16]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux15~2 .lut_mask = 16'hFC22;
defparam \main_reg|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N7
dffeas \main_reg|regFile[25][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~553_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[25][16] .is_wysiwyg = "true";
defparam \main_reg|regFile[25][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N15
dffeas \main_reg|regFile[29][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~553_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[29][16] .is_wysiwyg = "true";
defparam \main_reg|regFile[29][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N2
cycloneive_lcell_comb \main_reg|Mux15~3 (
// Equation(s):
// \main_reg|Mux15~3_combout  = (\main_reg|Mux15~2_combout  & (((\main_reg|regFile[29][16]~q ) # (!\reg_store_addr[3]~1_combout )))) # (!\main_reg|Mux15~2_combout  & (\main_reg|regFile[25][16]~q  & ((\reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|Mux15~2_combout ),
	.datab(\main_reg|regFile[25][16]~q ),
	.datac(\main_reg|regFile[29][16]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux15~3 .lut_mask = 16'hE4AA;
defparam \main_reg|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y38_N3
dffeas \main_reg|regFile[20][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~553_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[20][16] .is_wysiwyg = "true";
defparam \main_reg|regFile[20][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N29
dffeas \main_reg|regFile[28][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~553_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[28][16] .is_wysiwyg = "true";
defparam \main_reg|regFile[28][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N26
cycloneive_lcell_comb \main_reg|regFile[24][16]~feeder (
// Equation(s):
// \main_reg|regFile[24][16]~feeder_combout  = \main_reg|regFile~553_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~553_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[24][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[24][16]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[24][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y38_N27
dffeas \main_reg|regFile[24][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[24][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[24][16] .is_wysiwyg = "true";
defparam \main_reg|regFile[24][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y38_N5
dffeas \main_reg|regFile[16][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~553_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[16][16] .is_wysiwyg = "true";
defparam \main_reg|regFile[16][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N4
cycloneive_lcell_comb \main_reg|Mux15~4 (
// Equation(s):
// \main_reg|Mux15~4_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & (\main_reg|regFile[24][16]~q )) # (!\reg_store_addr[3]~1_combout  & 
// ((\main_reg|regFile[16][16]~q )))))

	.dataa(\main_reg|regFile[24][16]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[16][16]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux15~4 .lut_mask = 16'hEE30;
defparam \main_reg|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N28
cycloneive_lcell_comb \main_reg|Mux15~5 (
// Equation(s):
// \main_reg|Mux15~5_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|Mux15~4_combout  & ((\main_reg|regFile[28][16]~q ))) # (!\main_reg|Mux15~4_combout  & (\main_reg|regFile[20][16]~q )))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|Mux15~4_combout ))))

	.dataa(\main_reg|regFile[20][16]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[28][16]~q ),
	.datad(\main_reg|Mux15~4_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux15~5 .lut_mask = 16'hF388;
defparam \main_reg|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N12
cycloneive_lcell_comb \main_reg|Mux15~6 (
// Equation(s):
// \main_reg|Mux15~6_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|Mux15~3_combout ) # ((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & (((!\reg_store_addr[1]~4_combout  & \main_reg|Mux15~5_combout ))))

	.dataa(\main_reg|Mux15~3_combout ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\reg_store_addr[1]~4_combout ),
	.datad(\main_reg|Mux15~5_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux15~6 .lut_mask = 16'hCBC8;
defparam \main_reg|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N6
cycloneive_lcell_comb \main_reg|Mux15~9 (
// Equation(s):
// \main_reg|Mux15~9_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|Mux15~6_combout  & (\main_reg|Mux15~8_combout )) # (!\main_reg|Mux15~6_combout  & ((\main_reg|Mux15~1_combout ))))) # (!\reg_store_addr[1]~4_combout  & (((\main_reg|Mux15~6_combout 
// ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|Mux15~8_combout ),
	.datac(\main_reg|Mux15~1_combout ),
	.datad(\main_reg|Mux15~6_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux15~9 .lut_mask = 16'hDDA0;
defparam \main_reg|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N27
dffeas \main_reg|regFile[10][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~553_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[10][16] .is_wysiwyg = "true";
defparam \main_reg|regFile[10][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N9
dffeas \main_reg|regFile[11][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~553_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[11][16] .is_wysiwyg = "true";
defparam \main_reg|regFile[11][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N30
cycloneive_lcell_comb \main_reg|regFile[8][16]~feeder (
// Equation(s):
// \main_reg|regFile[8][16]~feeder_combout  = \main_reg|regFile~553_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~553_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[8][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[8][16]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[8][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N31
dffeas \main_reg|regFile[8][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[8][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[8][16] .is_wysiwyg = "true";
defparam \main_reg|regFile[8][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N21
dffeas \main_reg|regFile[9][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~553_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[9][16] .is_wysiwyg = "true";
defparam \main_reg|regFile[9][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N20
cycloneive_lcell_comb \main_reg|Mux15~10 (
// Equation(s):
// \main_reg|Mux15~10_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & ((\main_reg|regFile[9][16]~q ))) # (!\reg_store_addr[0]~5_combout  & 
// (\main_reg|regFile[8][16]~q ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[8][16]~q ),
	.datac(\main_reg|regFile[9][16]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux15~10 .lut_mask = 16'hFA44;
defparam \main_reg|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N26
cycloneive_lcell_comb \main_reg|Mux15~11 (
// Equation(s):
// \main_reg|Mux15~11_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|Mux15~10_combout  & ((\main_reg|regFile[11][16]~q ))) # (!\main_reg|Mux15~10_combout  & (\main_reg|regFile[10][16]~q )))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|Mux15~10_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[10][16]~q ),
	.datac(\main_reg|regFile[11][16]~q ),
	.datad(\main_reg|Mux15~10_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux15~11 .lut_mask = 16'hF588;
defparam \main_reg|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N3
dffeas \main_reg|regFile[5][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~553_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[5][16] .is_wysiwyg = "true";
defparam \main_reg|regFile[5][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y43_N1
dffeas \main_reg|regFile[7][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~553_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[7][16] .is_wysiwyg = "true";
defparam \main_reg|regFile[7][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N21
dffeas \main_reg|regFile[6][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~553_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[6][16] .is_wysiwyg = "true";
defparam \main_reg|regFile[6][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y43_N29
dffeas \main_reg|regFile[4][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~553_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[4][16] .is_wysiwyg = "true";
defparam \main_reg|regFile[4][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N28
cycloneive_lcell_comb \main_reg|Mux15~12 (
// Equation(s):
// \main_reg|Mux15~12_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile[6][16]~q ) # ((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (((\main_reg|regFile[4][16]~q  & !\reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile[6][16]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[4][16]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux15~12 .lut_mask = 16'hCCB8;
defparam \main_reg|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N0
cycloneive_lcell_comb \main_reg|Mux15~13 (
// Equation(s):
// \main_reg|Mux15~13_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|Mux15~12_combout  & ((\main_reg|regFile[7][16]~q ))) # (!\main_reg|Mux15~12_combout  & (\main_reg|regFile[5][16]~q )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|Mux15~12_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[5][16]~q ),
	.datac(\main_reg|regFile[7][16]~q ),
	.datad(\main_reg|Mux15~12_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux15~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux15~13 .lut_mask = 16'hF588;
defparam \main_reg|Mux15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N29
dffeas \main_reg|regFile[2][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~553_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[2][16] .is_wysiwyg = "true";
defparam \main_reg|regFile[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y43_N7
dffeas \main_reg|regFile[3][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~553_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[3][16] .is_wysiwyg = "true";
defparam \main_reg|regFile[3][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N7
dffeas \main_reg|regFile[1][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~553_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[1][16] .is_wysiwyg = "true";
defparam \main_reg|regFile[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y43_N21
dffeas \main_reg|regFile[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~553_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[0][16] .is_wysiwyg = "true";
defparam \main_reg|regFile[0][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N20
cycloneive_lcell_comb \main_reg|Mux15~14 (
// Equation(s):
// \main_reg|Mux15~14_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & (\main_reg|regFile[1][16]~q )) # (!\reg_store_addr[0]~5_combout  & 
// ((\main_reg|regFile[0][16]~q )))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[1][16]~q ),
	.datac(\main_reg|regFile[0][16]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux15~14_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux15~14 .lut_mask = 16'hEE50;
defparam \main_reg|Mux15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N6
cycloneive_lcell_comb \main_reg|Mux15~15 (
// Equation(s):
// \main_reg|Mux15~15_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|Mux15~14_combout  & ((\main_reg|regFile[3][16]~q ))) # (!\main_reg|Mux15~14_combout  & (\main_reg|regFile[2][16]~q )))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|Mux15~14_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[2][16]~q ),
	.datac(\main_reg|regFile[3][16]~q ),
	.datad(\main_reg|Mux15~14_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux15~15_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux15~15 .lut_mask = 16'hF588;
defparam \main_reg|Mux15~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N28
cycloneive_lcell_comb \main_reg|Mux15~16 (
// Equation(s):
// \main_reg|Mux15~16_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & (\main_reg|Mux15~13_combout )) # (!\reg_store_addr[2]~2_combout  & 
// ((\main_reg|Mux15~15_combout )))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|Mux15~13_combout ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\main_reg|Mux15~15_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux15~16_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux15~16 .lut_mask = 16'hE5E0;
defparam \main_reg|Mux15~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N4
cycloneive_lcell_comb \main_reg|regFile[13][16]~feeder (
// Equation(s):
// \main_reg|regFile[13][16]~feeder_combout  = \main_reg|regFile~553_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~553_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[13][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[13][16]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[13][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N5
dffeas \main_reg|regFile[13][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[13][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[13][16] .is_wysiwyg = "true";
defparam \main_reg|regFile[13][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N11
dffeas \main_reg|regFile[15][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile~553_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[15][16] .is_wysiwyg = "true";
defparam \main_reg|regFile[15][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N9
dffeas \main_reg|regFile[14][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~553_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[14][16] .is_wysiwyg = "true";
defparam \main_reg|regFile[14][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N18
cycloneive_lcell_comb \main_reg|Mux15~17 (
// Equation(s):
// \main_reg|Mux15~17_combout  = (\reg_store_addr[1]~4_combout  & (((\main_reg|regFile[14][16]~q ) # (\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (\main_reg|regFile[12][16]~q  & ((!\reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile[12][16]~q ),
	.datab(\main_reg|regFile[14][16]~q ),
	.datac(\reg_store_addr[1]~4_combout ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux15~17_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux15~17 .lut_mask = 16'hF0CA;
defparam \main_reg|Mux15~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N28
cycloneive_lcell_comb \main_reg|Mux15~18 (
// Equation(s):
// \main_reg|Mux15~18_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|Mux15~17_combout  & ((\main_reg|regFile[15][16]~q ))) # (!\main_reg|Mux15~17_combout  & (\main_reg|regFile[13][16]~q )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|Mux15~17_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[13][16]~q ),
	.datac(\main_reg|regFile[15][16]~q ),
	.datad(\main_reg|Mux15~17_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux15~18_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux15~18 .lut_mask = 16'hF588;
defparam \main_reg|Mux15~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N30
cycloneive_lcell_comb \main_reg|Mux15~19 (
// Equation(s):
// \main_reg|Mux15~19_combout  = (\main_reg|Mux15~16_combout  & (((\main_reg|Mux15~18_combout ) # (!\reg_store_addr[3]~1_combout )))) # (!\main_reg|Mux15~16_combout  & (\main_reg|Mux15~11_combout  & (\reg_store_addr[3]~1_combout )))

	.dataa(\main_reg|Mux15~11_combout ),
	.datab(\main_reg|Mux15~16_combout ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\main_reg|Mux15~18_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux15~19_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux15~19 .lut_mask = 16'hEC2C;
defparam \main_reg|Mux15~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N22
cycloneive_lcell_comb \main_reg|regFile~552 (
// Equation(s):
// \main_reg|regFile~552_combout  = (!\wen_prot~q  & ((\reg_store_addr[4]~3_combout  & (\main_reg|Mux15~9_combout )) # (!\reg_store_addr[4]~3_combout  & ((\main_reg|Mux15~19_combout )))))

	.dataa(\wen_prot~q ),
	.datab(\main_reg|Mux15~9_combout ),
	.datac(\main_reg|Mux15~19_combout ),
	.datad(\reg_store_addr[4]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~552_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~552 .lut_mask = 16'h4450;
defparam \main_reg|regFile~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N16
cycloneive_lcell_comb \main_reg|rf_out1~382 (
// Equation(s):
// \main_reg|rf_out1~382_combout  = (\reg_read_addr1[0]~5_combout  & (((\main_reg|regFile[13][16]~q ) # (\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[12][16]~q  & ((!\reg_read_addr1[1]~4_combout ))))

	.dataa(\main_reg|regFile[12][16]~q ),
	.datab(\main_reg|regFile[13][16]~q ),
	.datac(\reg_read_addr1[0]~5_combout ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~382_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~382 .lut_mask = 16'hF0CA;
defparam \main_reg|rf_out1~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N30
cycloneive_lcell_comb \main_reg|rf_out1~383 (
// Equation(s):
// \main_reg|rf_out1~383_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~382_combout  & ((\main_reg|regFile[15][16]~q ))) # (!\main_reg|rf_out1~382_combout  & (\main_reg|regFile[14][16]~q )))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~382_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[14][16]~q ),
	.datac(\main_reg|regFile[15][16]~q ),
	.datad(\main_reg|rf_out1~382_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~383_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~383 .lut_mask = 16'hF588;
defparam \main_reg|rf_out1~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N22
cycloneive_lcell_comb \main_reg|rf_out1~375 (
// Equation(s):
// \main_reg|rf_out1~375_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[5][16]~q )) # (!\reg_read_addr1[0]~5_combout  & 
// ((\main_reg|regFile[4][16]~q )))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[5][16]~q ),
	.datac(\main_reg|regFile[4][16]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~375_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~375 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out1~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N30
cycloneive_lcell_comb \main_reg|rf_out1~376 (
// Equation(s):
// \main_reg|rf_out1~376_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~375_combout  & (\main_reg|regFile[7][16]~q )) # (!\main_reg|rf_out1~375_combout  & ((\main_reg|regFile[6][16]~q ))))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~375_combout ))))

	.dataa(\main_reg|regFile[7][16]~q ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|rf_out1~375_combout ),
	.datad(\main_reg|regFile[6][16]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~376_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~376 .lut_mask = 16'hBCB0;
defparam \main_reg|rf_out1~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N28
cycloneive_lcell_comb \main_reg|rf_out1~377 (
// Equation(s):
// \main_reg|rf_out1~377_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & (\main_reg|regFile[10][16]~q )) # (!\reg_read_addr1[1]~4_combout  & 
// ((\main_reg|regFile[8][16]~q )))))

	.dataa(\main_reg|regFile[10][16]~q ),
	.datab(\main_reg|regFile[8][16]~q ),
	.datac(\reg_read_addr1[0]~5_combout ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~377_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~377 .lut_mask = 16'hFA0C;
defparam \main_reg|rf_out1~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N8
cycloneive_lcell_comb \main_reg|rf_out1~378 (
// Equation(s):
// \main_reg|rf_out1~378_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~377_combout  & ((\main_reg|regFile[11][16]~q ))) # (!\main_reg|rf_out1~377_combout  & (\main_reg|regFile[9][16]~q )))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~377_combout ))))

	.dataa(\main_reg|regFile[9][16]~q ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|regFile[11][16]~q ),
	.datad(\main_reg|rf_out1~377_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~378_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~378 .lut_mask = 16'hF388;
defparam \main_reg|rf_out1~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N28
cycloneive_lcell_comb \main_reg|rf_out1~379 (
// Equation(s):
// \main_reg|rf_out1~379_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[2][16]~q ))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|regFile[0][16]~q ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[0][16]~q ),
	.datac(\main_reg|regFile[2][16]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~379_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~379 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out1~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N6
cycloneive_lcell_comb \main_reg|rf_out1~380 (
// Equation(s):
// \main_reg|rf_out1~380_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~379_combout  & ((\main_reg|regFile[3][16]~q ))) # (!\main_reg|rf_out1~379_combout  & (\main_reg|regFile[1][16]~q )))) # (!\reg_read_addr1[0]~5_combout  & 
// (\main_reg|rf_out1~379_combout ))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|rf_out1~379_combout ),
	.datac(\main_reg|regFile[1][16]~q ),
	.datad(\main_reg|regFile[3][16]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~380_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~380 .lut_mask = 16'hEC64;
defparam \main_reg|rf_out1~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N0
cycloneive_lcell_comb \main_reg|rf_out1~381 (
// Equation(s):
// \main_reg|rf_out1~381_combout  = (\reg_read_addr1[2]~2_combout  & (\reg_read_addr1[3]~3_combout )) # (!\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout  & (\main_reg|rf_out1~378_combout )) # (!\reg_read_addr1[3]~3_combout  & 
// ((\main_reg|rf_out1~380_combout )))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|rf_out1~378_combout ),
	.datad(\main_reg|rf_out1~380_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~381_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~381 .lut_mask = 16'hD9C8;
defparam \main_reg|rf_out1~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N10
cycloneive_lcell_comb \main_reg|rf_out1~384 (
// Equation(s):
// \main_reg|rf_out1~384_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~381_combout  & (\main_reg|rf_out1~383_combout )) # (!\main_reg|rf_out1~381_combout  & ((\main_reg|rf_out1~376_combout ))))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~381_combout ))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\main_reg|rf_out1~383_combout ),
	.datac(\main_reg|rf_out1~376_combout ),
	.datad(\main_reg|rf_out1~381_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~384_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~384 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N4
cycloneive_lcell_comb \main_reg|rf_out1~367 (
// Equation(s):
// \main_reg|rf_out1~367_combout  = (\reg_read_addr1[3]~3_combout  & (\reg_read_addr1[2]~2_combout )) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[22][16]~q )) # (!\reg_read_addr1[2]~2_combout  & 
// ((\main_reg|regFile[18][16]~q )))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[22][16]~q ),
	.datad(\main_reg|regFile[18][16]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~367_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~367 .lut_mask = 16'hD9C8;
defparam \main_reg|rf_out1~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N8
cycloneive_lcell_comb \main_reg|rf_out1~368 (
// Equation(s):
// \main_reg|rf_out1~368_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~367_combout  & (\main_reg|regFile[30][16]~q )) # (!\main_reg|rf_out1~367_combout  & ((\main_reg|regFile[26][16]~q ))))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~367_combout ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|regFile[30][16]~q ),
	.datac(\main_reg|rf_out1~367_combout ),
	.datad(\main_reg|regFile[26][16]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~368_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~368 .lut_mask = 16'hDAD0;
defparam \main_reg|rf_out1~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N2
cycloneive_lcell_comb \main_reg|rf_out1~369 (
// Equation(s):
// \main_reg|rf_out1~369_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & ((\main_reg|regFile[20][16]~q ))) # (!\reg_read_addr1[2]~2_combout  & 
// (\main_reg|regFile[16][16]~q ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|regFile[16][16]~q ),
	.datac(\main_reg|regFile[20][16]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~369_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~369 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out1~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N24
cycloneive_lcell_comb \main_reg|rf_out1~370 (
// Equation(s):
// \main_reg|rf_out1~370_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~369_combout  & (\main_reg|regFile[28][16]~q )) # (!\main_reg|rf_out1~369_combout  & ((\main_reg|regFile[24][16]~q ))))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~369_combout ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|regFile[28][16]~q ),
	.datac(\main_reg|regFile[24][16]~q ),
	.datad(\main_reg|rf_out1~369_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~370_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~370 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N22
cycloneive_lcell_comb \main_reg|rf_out1~371 (
// Equation(s):
// \main_reg|rf_out1~371_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~368_combout ) # ((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & (((!\reg_read_addr1[0]~5_combout  & \main_reg|rf_out1~370_combout ))))

	.dataa(\main_reg|rf_out1~368_combout ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\reg_read_addr1[0]~5_combout ),
	.datad(\main_reg|rf_out1~370_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~371_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~371 .lut_mask = 16'hCBC8;
defparam \main_reg|rf_out1~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N6
cycloneive_lcell_comb \main_reg|rf_out1~365 (
// Equation(s):
// \main_reg|rf_out1~365_combout  = (\reg_read_addr1[3]~3_combout  & (((\main_reg|regFile[25][16]~q ) # (\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (\main_reg|regFile[17][16]~q  & ((!\reg_read_addr1[2]~2_combout ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|regFile[17][16]~q ),
	.datac(\main_reg|regFile[25][16]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~365_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~365 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out1~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N14
cycloneive_lcell_comb \main_reg|rf_out1~366 (
// Equation(s):
// \main_reg|rf_out1~366_combout  = (\main_reg|rf_out1~365_combout  & (((\main_reg|regFile[29][16]~q ) # (!\reg_read_addr1[2]~2_combout )))) # (!\main_reg|rf_out1~365_combout  & (\main_reg|regFile[21][16]~q  & ((\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|rf_out1~365_combout ),
	.datab(\main_reg|regFile[21][16]~q ),
	.datac(\main_reg|regFile[29][16]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~366_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~366 .lut_mask = 16'hE4AA;
defparam \main_reg|rf_out1~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N4
cycloneive_lcell_comb \main_reg|rf_out1~372 (
// Equation(s):
// \main_reg|rf_out1~372_combout  = (\reg_read_addr1[2]~2_combout  & (((\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[27][16]~q ))) # (!\reg_read_addr1[3]~3_combout  & 
// (\main_reg|regFile[19][16]~q ))))

	.dataa(\main_reg|regFile[19][16]~q ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[27][16]~q ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~372_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~372 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out1~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N14
cycloneive_lcell_comb \main_reg|rf_out1~373 (
// Equation(s):
// \main_reg|rf_out1~373_combout  = (\main_reg|rf_out1~372_combout  & (((\main_reg|regFile[31][16]~q ) # (!\reg_read_addr1[2]~2_combout )))) # (!\main_reg|rf_out1~372_combout  & (\main_reg|regFile[23][16]~q  & (\reg_read_addr1[2]~2_combout )))

	.dataa(\main_reg|rf_out1~372_combout ),
	.datab(\main_reg|regFile[23][16]~q ),
	.datac(\reg_read_addr1[2]~2_combout ),
	.datad(\main_reg|regFile[31][16]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~373_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~373 .lut_mask = 16'hEA4A;
defparam \main_reg|rf_out1~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N16
cycloneive_lcell_comb \main_reg|rf_out1~374 (
// Equation(s):
// \main_reg|rf_out1~374_combout  = (\main_reg|rf_out1~371_combout  & (((\main_reg|rf_out1~373_combout )) # (!\reg_read_addr1[0]~5_combout ))) # (!\main_reg|rf_out1~371_combout  & (\reg_read_addr1[0]~5_combout  & (\main_reg|rf_out1~366_combout )))

	.dataa(\main_reg|rf_out1~371_combout ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|rf_out1~366_combout ),
	.datad(\main_reg|rf_out1~373_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~374_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~374 .lut_mask = 16'hEA62;
defparam \main_reg|rf_out1~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N24
cycloneive_lcell_comb \main_reg|rf_out1~720 (
// Equation(s):
// \main_reg|rf_out1~720_combout  = (\reg_read_addr1[4]~1_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [19] & ((\main_reg|rf_out1~374_combout ))) # (!\my_program|altsyncram_component|auto_generated|q_a [19] & 
// (\main_reg|rf_out1~384_combout )))) # (!\reg_read_addr1[4]~1_combout  & (((\main_reg|rf_out1~384_combout ))))

	.dataa(\reg_read_addr1[4]~1_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.datac(\main_reg|rf_out1~384_combout ),
	.datad(\main_reg|rf_out1~374_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~720_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~720 .lut_mask = 16'hF870;
defparam \main_reg|rf_out1~720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N25
dffeas \main_reg|rf_out1[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out1~720_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out1[16] .is_wysiwyg = "true";
defparam \main_reg|rf_out1[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N15
dffeas \main_reg|regFile[15][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile~550_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[15][17] .is_wysiwyg = "true";
defparam \main_reg|regFile[15][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y41_N25
dffeas \main_reg|regFile[13][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~550_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[13][17] .is_wysiwyg = "true";
defparam \main_reg|regFile[13][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y40_N31
dffeas \main_reg|regFile[12][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~550_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[12][17] .is_wysiwyg = "true";
defparam \main_reg|regFile[12][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N30
cycloneive_lcell_comb \main_reg|regFile~532 (
// Equation(s):
// \main_reg|regFile~532_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile[13][17]~q ) # ((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & (((\main_reg|regFile[12][17]~q  & !\reg_store_addr[1]~4_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[13][17]~q ),
	.datac(\main_reg|regFile[12][17]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~532_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~532 .lut_mask = 16'hAAD8;
defparam \main_reg|regFile~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N1
dffeas \main_reg|regFile[14][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~550_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[14][17] .is_wysiwyg = "true";
defparam \main_reg|regFile[14][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N22
cycloneive_lcell_comb \main_reg|regFile~533 (
// Equation(s):
// \main_reg|regFile~533_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~532_combout  & (\main_reg|regFile[15][17]~q )) # (!\main_reg|regFile~532_combout  & ((\main_reg|regFile[14][17]~q ))))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~532_combout ))))

	.dataa(\main_reg|regFile[15][17]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile~532_combout ),
	.datad(\main_reg|regFile[14][17]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~533_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~533 .lut_mask = 16'hBCB0;
defparam \main_reg|regFile~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N8
cycloneive_lcell_comb \main_reg|regFile[7][17]~feeder (
// Equation(s):
// \main_reg|regFile[7][17]~feeder_combout  = \main_reg|regFile~550_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~550_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[7][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[7][17]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[7][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y40_N9
dffeas \main_reg|regFile[7][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[7][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[7][17] .is_wysiwyg = "true";
defparam \main_reg|regFile[7][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N26
cycloneive_lcell_comb \main_reg|regFile[4][17]~feeder (
// Equation(s):
// \main_reg|regFile[4][17]~feeder_combout  = \main_reg|regFile~550_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~550_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[4][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[4][17]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[4][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N27
dffeas \main_reg|regFile[4][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[4][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[4][17] .is_wysiwyg = "true";
defparam \main_reg|regFile[4][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N4
cycloneive_lcell_comb \main_reg|regFile~525 (
// Equation(s):
// \main_reg|regFile~525_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile[5][17]~q ) # ((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & (((\main_reg|regFile[4][17]~q  & !\reg_store_addr[1]~4_combout ))))

	.dataa(\main_reg|regFile[5][17]~q ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile[4][17]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~525_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~525 .lut_mask = 16'hCCB8;
defparam \main_reg|regFile~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N23
dffeas \main_reg|regFile[6][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~550_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[6][17] .is_wysiwyg = "true";
defparam \main_reg|regFile[6][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N30
cycloneive_lcell_comb \main_reg|regFile~526 (
// Equation(s):
// \main_reg|regFile~526_combout  = (\main_reg|regFile~525_combout  & ((\main_reg|regFile[7][17]~q ) # ((!\reg_store_addr[1]~4_combout )))) # (!\main_reg|regFile~525_combout  & (((\main_reg|regFile[6][17]~q  & \reg_store_addr[1]~4_combout ))))

	.dataa(\main_reg|regFile[7][17]~q ),
	.datab(\main_reg|regFile~525_combout ),
	.datac(\main_reg|regFile[6][17]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~526_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~526 .lut_mask = 16'hB8CC;
defparam \main_reg|regFile~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N21
dffeas \main_reg|regFile[1][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~550_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[1][17] .is_wysiwyg = "true";
defparam \main_reg|regFile[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y43_N23
dffeas \main_reg|regFile[3][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~550_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[3][17] .is_wysiwyg = "true";
defparam \main_reg|regFile[3][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N15
dffeas \main_reg|regFile[2][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~550_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[2][17] .is_wysiwyg = "true";
defparam \main_reg|regFile[2][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y43_N13
dffeas \main_reg|regFile[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~550_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[0][17] .is_wysiwyg = "true";
defparam \main_reg|regFile[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N12
cycloneive_lcell_comb \main_reg|regFile~529 (
// Equation(s):
// \main_reg|regFile~529_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile[2][17]~q ) # ((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (((\main_reg|regFile[0][17]~q  & !\reg_store_addr[0]~5_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[2][17]~q ),
	.datac(\main_reg|regFile[0][17]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~529_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~529 .lut_mask = 16'hAAD8;
defparam \main_reg|regFile~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N22
cycloneive_lcell_comb \main_reg|regFile~530 (
// Equation(s):
// \main_reg|regFile~530_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~529_combout  & ((\main_reg|regFile[3][17]~q ))) # (!\main_reg|regFile~529_combout  & (\main_reg|regFile[1][17]~q )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~529_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[1][17]~q ),
	.datac(\main_reg|regFile[3][17]~q ),
	.datad(\main_reg|regFile~529_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~530_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~530 .lut_mask = 16'hF588;
defparam \main_reg|regFile~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N31
dffeas \main_reg|regFile[9][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~550_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[9][17] .is_wysiwyg = "true";
defparam \main_reg|regFile[9][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N18
cycloneive_lcell_comb \main_reg|regFile[8][17]~feeder (
// Equation(s):
// \main_reg|regFile[8][17]~feeder_combout  = \main_reg|regFile~550_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~550_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[8][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[8][17]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[8][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N19
dffeas \main_reg|regFile[8][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[8][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[8][17] .is_wysiwyg = "true";
defparam \main_reg|regFile[8][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N4
cycloneive_lcell_comb \main_reg|regFile[10][17]~feeder (
// Equation(s):
// \main_reg|regFile[10][17]~feeder_combout  = \main_reg|regFile~550_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~550_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[10][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[10][17]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[10][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N5
dffeas \main_reg|regFile[10][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[10][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[10][17] .is_wysiwyg = "true";
defparam \main_reg|regFile[10][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N16
cycloneive_lcell_comb \main_reg|regFile~527 (
// Equation(s):
// \main_reg|regFile~527_combout  = (\reg_store_addr[1]~4_combout  & (((\main_reg|regFile[10][17]~q ) # (\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (\main_reg|regFile[8][17]~q  & ((!\reg_store_addr[0]~5_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[8][17]~q ),
	.datac(\main_reg|regFile[10][17]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~527_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~527 .lut_mask = 16'hAAE4;
defparam \main_reg|regFile~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y38_N29
dffeas \main_reg|regFile[11][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~550_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[11][17] .is_wysiwyg = "true";
defparam \main_reg|regFile[11][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N28
cycloneive_lcell_comb \main_reg|regFile~528 (
// Equation(s):
// \main_reg|regFile~528_combout  = (\main_reg|regFile~527_combout  & (((\main_reg|regFile[11][17]~q ) # (!\reg_store_addr[0]~5_combout )))) # (!\main_reg|regFile~527_combout  & (\main_reg|regFile[9][17]~q  & ((\reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|regFile[9][17]~q ),
	.datab(\main_reg|regFile~527_combout ),
	.datac(\main_reg|regFile[11][17]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~528_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~528 .lut_mask = 16'hE2CC;
defparam \main_reg|regFile~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N2
cycloneive_lcell_comb \main_reg|regFile~531 (
// Equation(s):
// \main_reg|regFile~531_combout  = (\reg_store_addr[2]~2_combout  & (\reg_store_addr[3]~1_combout )) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~528_combout ))) # (!\reg_store_addr[3]~1_combout  & 
// (\main_reg|regFile~530_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile~530_combout ),
	.datad(\main_reg|regFile~528_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~531_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~531 .lut_mask = 16'hDC98;
defparam \main_reg|regFile~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N18
cycloneive_lcell_comb \main_reg|regFile~534 (
// Equation(s):
// \main_reg|regFile~534_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~531_combout  & (\main_reg|regFile~533_combout )) # (!\main_reg|regFile~531_combout  & ((\main_reg|regFile~526_combout ))))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~531_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile~533_combout ),
	.datac(\main_reg|regFile~526_combout ),
	.datad(\main_reg|regFile~531_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~534_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~534 .lut_mask = 16'hDDA0;
defparam \main_reg|regFile~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N3
dffeas \main_reg|regFile[29][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~550_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[29][17] .is_wysiwyg = "true";
defparam \main_reg|regFile[29][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y34_N1
dffeas \main_reg|regFile[21][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~550_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[21][17] .is_wysiwyg = "true";
defparam \main_reg|regFile[21][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y34_N3
dffeas \main_reg|regFile[17][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~550_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[17][17] .is_wysiwyg = "true";
defparam \main_reg|regFile[17][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y34_N25
dffeas \main_reg|regFile[25][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~550_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[25][17] .is_wysiwyg = "true";
defparam \main_reg|regFile[25][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N24
cycloneive_lcell_comb \main_reg|regFile~515 (
// Equation(s):
// \main_reg|regFile~515_combout  = (\reg_store_addr[3]~1_combout  & (((\main_reg|regFile[25][17]~q ) # (\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & (\main_reg|regFile[17][17]~q  & ((!\reg_store_addr[2]~2_combout ))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|regFile[17][17]~q ),
	.datac(\main_reg|regFile[25][17]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~515_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~515 .lut_mask = 16'hAAE4;
defparam \main_reg|regFile~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N28
cycloneive_lcell_comb \main_reg|regFile~516 (
// Equation(s):
// \main_reg|regFile~516_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~515_combout  & (\main_reg|regFile[29][17]~q )) # (!\main_reg|regFile~515_combout  & ((\main_reg|regFile[21][17]~q ))))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~515_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[29][17]~q ),
	.datac(\main_reg|regFile[21][17]~q ),
	.datad(\main_reg|regFile~515_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~516_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~516 .lut_mask = 16'hDDA0;
defparam \main_reg|regFile~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N22
cycloneive_lcell_comb \main_reg|regFile[31][17]~feeder (
// Equation(s):
// \main_reg|regFile[31][17]~feeder_combout  = \main_reg|regFile~550_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~550_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[31][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[31][17]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[31][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N23
dffeas \main_reg|regFile[31][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[31][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[31][17] .is_wysiwyg = "true";
defparam \main_reg|regFile[31][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N31
dffeas \main_reg|regFile[23][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~550_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[23][17] .is_wysiwyg = "true";
defparam \main_reg|regFile[23][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N8
cycloneive_lcell_comb \main_reg|regFile[27][17]~feeder (
// Equation(s):
// \main_reg|regFile[27][17]~feeder_combout  = \main_reg|regFile~550_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~550_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[27][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[27][17]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[27][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N9
dffeas \main_reg|regFile[27][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[27][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[27][17] .is_wysiwyg = "true";
defparam \main_reg|regFile[27][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N29
dffeas \main_reg|regFile[19][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~550_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[19][17] .is_wysiwyg = "true";
defparam \main_reg|regFile[19][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N28
cycloneive_lcell_comb \main_reg|regFile~522 (
// Equation(s):
// \main_reg|regFile~522_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[27][17]~q ) # ((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & (((\main_reg|regFile[19][17]~q  & !\reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile[27][17]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[19][17]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~522_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~522 .lut_mask = 16'hCCB8;
defparam \main_reg|regFile~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N30
cycloneive_lcell_comb \main_reg|regFile~523 (
// Equation(s):
// \main_reg|regFile~523_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~522_combout  & (\main_reg|regFile[31][17]~q )) # (!\main_reg|regFile~522_combout  & ((\main_reg|regFile[23][17]~q ))))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~522_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[31][17]~q ),
	.datac(\main_reg|regFile[23][17]~q ),
	.datad(\main_reg|regFile~522_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~523_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~523 .lut_mask = 16'hDDA0;
defparam \main_reg|regFile~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N28
cycloneive_lcell_comb \main_reg|regFile[24][17]~feeder (
// Equation(s):
// \main_reg|regFile[24][17]~feeder_combout  = \main_reg|regFile~550_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~550_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[24][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[24][17]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[24][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y37_N29
dffeas \main_reg|regFile[24][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[24][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[24][17] .is_wysiwyg = "true";
defparam \main_reg|regFile[24][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N3
dffeas \main_reg|regFile[28][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~550_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[28][17] .is_wysiwyg = "true";
defparam \main_reg|regFile[28][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y37_N29
dffeas \main_reg|regFile[20][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~550_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[20][17] .is_wysiwyg = "true";
defparam \main_reg|regFile[20][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y37_N3
dffeas \main_reg|regFile[16][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~550_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[16][17] .is_wysiwyg = "true";
defparam \main_reg|regFile[16][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N2
cycloneive_lcell_comb \main_reg|regFile~519 (
// Equation(s):
// \main_reg|regFile~519_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & (\main_reg|regFile[20][17]~q )) # (!\reg_store_addr[2]~2_combout  & 
// ((\main_reg|regFile[16][17]~q )))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|regFile[20][17]~q ),
	.datac(\main_reg|regFile[16][17]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~519_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~519 .lut_mask = 16'hEE50;
defparam \main_reg|regFile~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N2
cycloneive_lcell_comb \main_reg|regFile~520 (
// Equation(s):
// \main_reg|regFile~520_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~519_combout  & ((\main_reg|regFile[28][17]~q ))) # (!\main_reg|regFile~519_combout  & (\main_reg|regFile[24][17]~q )))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~519_combout ))))

	.dataa(\main_reg|regFile[24][17]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[28][17]~q ),
	.datad(\main_reg|regFile~519_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~520_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~520 .lut_mask = 16'hF388;
defparam \main_reg|regFile~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N10
cycloneive_lcell_comb \main_reg|regFile[26][17]~feeder (
// Equation(s):
// \main_reg|regFile[26][17]~feeder_combout  = \main_reg|regFile~550_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~550_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[26][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[26][17]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[26][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y42_N11
dffeas \main_reg|regFile[26][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[26][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[26][17] .is_wysiwyg = "true";
defparam \main_reg|regFile[26][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y42_N9
dffeas \main_reg|regFile[30][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~550_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[30][17] .is_wysiwyg = "true";
defparam \main_reg|regFile[30][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N12
cycloneive_lcell_comb \main_reg|regFile[22][17]~feeder (
// Equation(s):
// \main_reg|regFile[22][17]~feeder_combout  = \main_reg|regFile~550_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~550_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[22][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[22][17]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[22][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y42_N13
dffeas \main_reg|regFile[22][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[22][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[22][17] .is_wysiwyg = "true";
defparam \main_reg|regFile[22][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y42_N1
dffeas \main_reg|regFile[18][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~550_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[18][17] .is_wysiwyg = "true";
defparam \main_reg|regFile[18][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N0
cycloneive_lcell_comb \main_reg|regFile~517 (
// Equation(s):
// \main_reg|regFile~517_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & (\main_reg|regFile[22][17]~q )) # (!\reg_store_addr[2]~2_combout  & 
// ((\main_reg|regFile[18][17]~q )))))

	.dataa(\main_reg|regFile[22][17]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[18][17]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~517_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~517 .lut_mask = 16'hEE30;
defparam \main_reg|regFile~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N8
cycloneive_lcell_comb \main_reg|regFile~518 (
// Equation(s):
// \main_reg|regFile~518_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~517_combout  & ((\main_reg|regFile[30][17]~q ))) # (!\main_reg|regFile~517_combout  & (\main_reg|regFile[26][17]~q )))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~517_combout ))))

	.dataa(\main_reg|regFile[26][17]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[30][17]~q ),
	.datad(\main_reg|regFile~517_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~518_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~518 .lut_mask = 16'hF388;
defparam \main_reg|regFile~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N2
cycloneive_lcell_comb \main_reg|regFile~521 (
// Equation(s):
// \main_reg|regFile~521_combout  = (\reg_store_addr[0]~5_combout  & (\reg_store_addr[1]~4_combout )) # (!\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~518_combout ))) # (!\reg_store_addr[1]~4_combout  & 
// (\main_reg|regFile~520_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile~520_combout ),
	.datad(\main_reg|regFile~518_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~521_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~521 .lut_mask = 16'hDC98;
defparam \main_reg|regFile~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N24
cycloneive_lcell_comb \main_reg|regFile~524 (
// Equation(s):
// \main_reg|regFile~524_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~521_combout  & ((\main_reg|regFile~523_combout ))) # (!\main_reg|regFile~521_combout  & (\main_reg|regFile~516_combout )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~521_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile~516_combout ),
	.datac(\main_reg|regFile~523_combout ),
	.datad(\main_reg|regFile~521_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~524_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~524 .lut_mask = 16'hF588;
defparam \main_reg|regFile~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N20
cycloneive_lcell_comb \main_reg|regFile~535 (
// Equation(s):
// \main_reg|regFile~535_combout  = (!\wen_prot~q  & ((\reg_store_addr[4]~3_combout  & ((\main_reg|regFile~524_combout ))) # (!\reg_store_addr[4]~3_combout  & (\main_reg|regFile~534_combout ))))

	.dataa(\reg_store_addr[4]~3_combout ),
	.datab(\wen_prot~q ),
	.datac(\main_reg|regFile~534_combout ),
	.datad(\main_reg|regFile~524_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~535_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~535 .lut_mask = 16'h3210;
defparam \main_reg|regFile~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N18
cycloneive_lcell_comb \main_reg|rf_out1~349 (
// Equation(s):
// \main_reg|rf_out1~349_combout  = (\reg_read_addr1[3]~3_combout  & (((\main_reg|regFile[24][17]~q ) # (\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (\main_reg|regFile[16][17]~q  & ((!\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[16][17]~q ),
	.datab(\main_reg|regFile[24][17]~q ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~349_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~349 .lut_mask = 16'hF0CA;
defparam \main_reg|rf_out1~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N28
cycloneive_lcell_comb \main_reg|rf_out1~350 (
// Equation(s):
// \main_reg|rf_out1~350_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~349_combout  & (\main_reg|regFile[28][17]~q )) # (!\main_reg|rf_out1~349_combout  & ((\main_reg|regFile[20][17]~q ))))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~349_combout ))))

	.dataa(\main_reg|regFile[28][17]~q ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[20][17]~q ),
	.datad(\main_reg|rf_out1~349_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~350_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~350 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out1~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N2
cycloneive_lcell_comb \main_reg|rf_out1~347 (
// Equation(s):
// \main_reg|rf_out1~347_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[21][17]~q )) # (!\reg_read_addr1[2]~2_combout  & 
// ((\main_reg|regFile[17][17]~q )))))

	.dataa(\main_reg|regFile[21][17]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[17][17]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~347_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~347 .lut_mask = 16'hEE30;
defparam \main_reg|rf_out1~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N2
cycloneive_lcell_comb \main_reg|rf_out1~348 (
// Equation(s):
// \main_reg|rf_out1~348_combout  = (\main_reg|rf_out1~347_combout  & (((\main_reg|regFile[29][17]~q )) # (!\reg_read_addr1[3]~3_combout ))) # (!\main_reg|rf_out1~347_combout  & (\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[25][17]~q ))))

	.dataa(\main_reg|rf_out1~347_combout ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[29][17]~q ),
	.datad(\main_reg|regFile[25][17]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~348_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~348 .lut_mask = 16'hE6A2;
defparam \main_reg|rf_out1~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N12
cycloneive_lcell_comb \main_reg|rf_out1~351 (
// Equation(s):
// \main_reg|rf_out1~351_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~348_combout ))) # (!\reg_read_addr1[0]~5_combout  & 
// (\main_reg|rf_out1~350_combout ))))

	.dataa(\main_reg|rf_out1~350_combout ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\reg_read_addr1[0]~5_combout ),
	.datad(\main_reg|rf_out1~348_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~351_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~351 .lut_mask = 16'hF2C2;
defparam \main_reg|rf_out1~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N18
cycloneive_lcell_comb \main_reg|rf_out1~352 (
// Equation(s):
// \main_reg|rf_out1~352_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[23][17]~q )) # (!\reg_read_addr1[2]~2_combout  & 
// ((\main_reg|regFile[19][17]~q )))))

	.dataa(\main_reg|regFile[23][17]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\reg_read_addr1[2]~2_combout ),
	.datad(\main_reg|regFile[19][17]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~352_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~352 .lut_mask = 16'hE3E0;
defparam \main_reg|rf_out1~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N4
cycloneive_lcell_comb \main_reg|rf_out1~353 (
// Equation(s):
// \main_reg|rf_out1~353_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~352_combout  & (\main_reg|regFile[31][17]~q )) # (!\main_reg|rf_out1~352_combout  & ((\main_reg|regFile[27][17]~q ))))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~352_combout ))))

	.dataa(\main_reg|regFile[31][17]~q ),
	.datab(\main_reg|regFile[27][17]~q ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\main_reg|rf_out1~352_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~353_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~353 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out1~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N30
cycloneive_lcell_comb \main_reg|rf_out1~345 (
// Equation(s):
// \main_reg|rf_out1~345_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[26][17]~q ) # ((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (((\main_reg|regFile[18][17]~q  & !\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[26][17]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[18][17]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~345_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~345 .lut_mask = 16'hCCB8;
defparam \main_reg|rf_out1~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N26
cycloneive_lcell_comb \main_reg|rf_out1~346 (
// Equation(s):
// \main_reg|rf_out1~346_combout  = (\main_reg|rf_out1~345_combout  & (((\main_reg|regFile[30][17]~q ) # (!\reg_read_addr1[2]~2_combout )))) # (!\main_reg|rf_out1~345_combout  & (\main_reg|regFile[22][17]~q  & ((\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[22][17]~q ),
	.datab(\main_reg|regFile[30][17]~q ),
	.datac(\main_reg|rf_out1~345_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~346_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~346 .lut_mask = 16'hCAF0;
defparam \main_reg|rf_out1~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N20
cycloneive_lcell_comb \main_reg|rf_out1~354 (
// Equation(s):
// \main_reg|rf_out1~354_combout  = (\main_reg|rf_out1~351_combout  & ((\main_reg|rf_out1~353_combout ) # ((!\reg_read_addr1[1]~4_combout )))) # (!\main_reg|rf_out1~351_combout  & (((\reg_read_addr1[1]~4_combout  & \main_reg|rf_out1~346_combout ))))

	.dataa(\main_reg|rf_out1~351_combout ),
	.datab(\main_reg|rf_out1~353_combout ),
	.datac(\reg_read_addr1[1]~4_combout ),
	.datad(\main_reg|rf_out1~346_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~354_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~354 .lut_mask = 16'hDA8A;
defparam \main_reg|rf_out1~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N0
cycloneive_lcell_comb \main_reg|rf_out1~362 (
// Equation(s):
// \main_reg|rf_out1~362_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[14][17]~q ))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|regFile[12][17]~q ))))

	.dataa(\main_reg|regFile[12][17]~q ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|regFile[14][17]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~362_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~362 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out1~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N24
cycloneive_lcell_comb \main_reg|rf_out1~363 (
// Equation(s):
// \main_reg|rf_out1~363_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~362_combout  & (\main_reg|regFile[15][17]~q )) # (!\main_reg|rf_out1~362_combout  & ((\main_reg|regFile[13][17]~q ))))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~362_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[15][17]~q ),
	.datac(\main_reg|regFile[13][17]~q ),
	.datad(\main_reg|rf_out1~362_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~363_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~363 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N8
cycloneive_lcell_comb \main_reg|rf_out1~355 (
// Equation(s):
// \main_reg|rf_out1~355_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|regFile[9][17]~q ) # ((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & (((\main_reg|regFile[8][17]~q  & !\reg_read_addr1[1]~4_combout ))))

	.dataa(\main_reg|regFile[9][17]~q ),
	.datab(\main_reg|regFile[8][17]~q ),
	.datac(\reg_read_addr1[0]~5_combout ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~355_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~355 .lut_mask = 16'hF0AC;
defparam \main_reg|rf_out1~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N10
cycloneive_lcell_comb \main_reg|rf_out1~356 (
// Equation(s):
// \main_reg|rf_out1~356_combout  = (\main_reg|rf_out1~355_combout  & ((\main_reg|regFile[11][17]~q ) # ((!\reg_read_addr1[1]~4_combout )))) # (!\main_reg|rf_out1~355_combout  & (((\main_reg|regFile[10][17]~q  & \reg_read_addr1[1]~4_combout ))))

	.dataa(\main_reg|rf_out1~355_combout ),
	.datab(\main_reg|regFile[11][17]~q ),
	.datac(\main_reg|regFile[10][17]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~356_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~356 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out1~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N8
cycloneive_lcell_comb \main_reg|rf_out1~357 (
// Equation(s):
// \main_reg|rf_out1~357_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[6][17]~q ) # ((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & (((\main_reg|regFile[4][17]~q  & !\reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|regFile[6][17]~q ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|regFile[4][17]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~357_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~357 .lut_mask = 16'hCCB8;
defparam \main_reg|rf_out1~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N10
cycloneive_lcell_comb \main_reg|rf_out1~358 (
// Equation(s):
// \main_reg|rf_out1~358_combout  = (\main_reg|rf_out1~357_combout  & ((\main_reg|regFile[7][17]~q ) # ((!\reg_read_addr1[0]~5_combout )))) # (!\main_reg|rf_out1~357_combout  & (((\main_reg|regFile[5][17]~q  & \reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|regFile[7][17]~q ),
	.datab(\main_reg|rf_out1~357_combout ),
	.datac(\main_reg|regFile[5][17]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~358_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~358 .lut_mask = 16'hB8CC;
defparam \main_reg|rf_out1~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N20
cycloneive_lcell_comb \main_reg|rf_out1~359 (
// Equation(s):
// \main_reg|rf_out1~359_combout  = (\reg_read_addr1[0]~5_combout  & (((\main_reg|regFile[1][17]~q ) # (\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[0][17]~q  & ((!\reg_read_addr1[1]~4_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[0][17]~q ),
	.datac(\main_reg|regFile[1][17]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~359_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~359 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out1~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N14
cycloneive_lcell_comb \main_reg|rf_out1~360 (
// Equation(s):
// \main_reg|rf_out1~360_combout  = (\main_reg|rf_out1~359_combout  & ((\main_reg|regFile[3][17]~q ) # ((!\reg_read_addr1[1]~4_combout )))) # (!\main_reg|rf_out1~359_combout  & (((\main_reg|regFile[2][17]~q  & \reg_read_addr1[1]~4_combout ))))

	.dataa(\main_reg|regFile[3][17]~q ),
	.datab(\main_reg|rf_out1~359_combout ),
	.datac(\main_reg|regFile[2][17]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~360_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~360 .lut_mask = 16'hB8CC;
defparam \main_reg|rf_out1~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N0
cycloneive_lcell_comb \main_reg|rf_out1~361 (
// Equation(s):
// \main_reg|rf_out1~361_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & (\main_reg|rf_out1~358_combout )) # (!\reg_read_addr1[2]~2_combout  & 
// ((\main_reg|rf_out1~360_combout )))))

	.dataa(\main_reg|rf_out1~358_combout ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\reg_read_addr1[2]~2_combout ),
	.datad(\main_reg|rf_out1~360_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~361_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~361 .lut_mask = 16'hE3E0;
defparam \main_reg|rf_out1~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N14
cycloneive_lcell_comb \main_reg|rf_out1~364 (
// Equation(s):
// \main_reg|rf_out1~364_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~361_combout  & (\main_reg|rf_out1~363_combout )) # (!\main_reg|rf_out1~361_combout  & ((\main_reg|rf_out1~356_combout ))))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~361_combout ))))

	.dataa(\main_reg|rf_out1~363_combout ),
	.datab(\main_reg|rf_out1~356_combout ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\main_reg|rf_out1~361_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~364_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~364 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out1~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N24
cycloneive_lcell_comb \main_reg|rf_out1~719 (
// Equation(s):
// \main_reg|rf_out1~719_combout  = (\reg_read_addr1[4]~1_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [19] & (\main_reg|rf_out1~354_combout )) # (!\my_program|altsyncram_component|auto_generated|q_a [19] & ((\main_reg|rf_out1~364_combout 
// ))))) # (!\reg_read_addr1[4]~1_combout  & (((\main_reg|rf_out1~364_combout ))))

	.dataa(\reg_read_addr1[4]~1_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.datac(\main_reg|rf_out1~354_combout ),
	.datad(\main_reg|rf_out1~364_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~719_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~719 .lut_mask = 16'hF780;
defparam \main_reg|rf_out1~719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N25
dffeas \main_reg|rf_out1[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out1~719_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out1[17] .is_wysiwyg = "true";
defparam \main_reg|rf_out1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N4
cycloneive_lcell_comb \main_reg|regFile~536 (
// Equation(s):
// \main_reg|regFile~536_combout  = (\main_reg|regFile~312_combout  & ((\main_reg|regFile~313_combout  & (\main_reg|rf_out1 [17])) # (!\main_reg|regFile~313_combout  & ((\main_reg|rf_out2 [17]))))) # (!\main_reg|regFile~312_combout  & 
// (((\main_reg|regFile~313_combout ))))

	.dataa(\main_reg|rf_out1 [17]),
	.datab(\main_reg|rf_out2 [17]),
	.datac(\main_reg|regFile~312_combout ),
	.datad(\main_reg|regFile~313_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~536_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~536 .lut_mask = 16'hAFC0;
defparam \main_reg|regFile~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N26
cycloneive_lcell_comb \main_reg|regFile~537 (
// Equation(s):
// \main_reg|regFile~537_combout  = (\main_reg|regFile~35_combout  & ((\main_reg|regFile~312_combout  & ((\main_reg|regFile~536_combout ))) # (!\main_reg|regFile~312_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [17]) # 
// (!\main_reg|regFile~536_combout )))))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [17]),
	.datab(\main_reg|regFile~312_combout ),
	.datac(\main_reg|regFile~35_combout ),
	.datad(\main_reg|regFile~536_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~537_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~537 .lut_mask = 16'hE030;
defparam \main_reg|regFile~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N28
cycloneive_lcell_comb \alu_in2[17]~25 (
// Equation(s):
// \alu_in2[17]~25_combout  = (\main_reg|rf_out2 [17] & \alu_in2[29]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|rf_out2 [17]),
	.datad(\alu_in2[29]~10_combout ),
	.cin(gnd),
	.combout(\alu_in2[17]~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[17]~25 .lut_mask = 16'hF000;
defparam \alu_in2[17]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N22
cycloneive_lcell_comb \alu_in1[17]~20 (
// Equation(s):
// \alu_in1[17]~20_combout  = (!\alu_in1[31]~5_combout  & (\main_reg|rf_out1 [17] & (\alu_in1[31]~4_combout  & \reg_data_in~2_combout )))

	.dataa(\alu_in1[31]~5_combout ),
	.datab(\main_reg|rf_out1 [17]),
	.datac(\alu_in1[31]~4_combout ),
	.datad(\reg_data_in~2_combout ),
	.cin(gnd),
	.combout(\alu_in1[17]~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1[17]~20 .lut_mask = 16'h4000;
defparam \alu_in1[17]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N0
cycloneive_lcell_comb \alu|Equal0~64 (
// Equation(s):
// \alu|Equal0~64_combout  = \alu_in1[17]~20_combout  $ (((\alu_in2[29]~10_combout  & \main_reg|rf_out2 [17])))

	.dataa(gnd),
	.datab(\alu_in2[29]~10_combout ),
	.datac(\main_reg|rf_out2 [17]),
	.datad(\alu_in1[17]~20_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~64_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~64 .lut_mask = 16'h3FC0;
defparam \alu|Equal0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N12
cycloneive_lcell_comb \alu|ShiftRight0~39 (
// Equation(s):
// \alu|ShiftRight0~39_combout  = (\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [31])) # (!\alu_in2[1]~57_combout  & ((\alu|ShiftRight1~8_combout )))

	.dataa(\main_reg|rf_out1 [31]),
	.datab(gnd),
	.datac(\alu|ShiftRight1~8_combout ),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~39 .lut_mask = 16'hAAF0;
defparam \alu|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N22
cycloneive_lcell_comb \alu|ShiftRight0~41 (
// Equation(s):
// \alu|ShiftRight0~41_combout  = (\alu_in2[2]~56_combout  & ((\alu|ShiftRight0~39_combout ))) # (!\alu_in2[2]~56_combout  & (\alu|ShiftRight0~40_combout ))

	.dataa(\alu_in2[2]~56_combout ),
	.datab(gnd),
	.datac(\alu|ShiftRight0~40_combout ),
	.datad(\alu|ShiftRight0~39_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~41_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~41 .lut_mask = 16'hFA50;
defparam \alu|ShiftRight0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N26
cycloneive_lcell_comb \alu|ShiftRight0~44 (
// Equation(s):
// \alu|ShiftRight0~44_combout  = (\alu_in2[2]~56_combout  & (\alu|ShiftRight0~42_combout )) # (!\alu_in2[2]~56_combout  & ((\alu|ShiftRight0~43_combout )))

	.dataa(\alu_in2[2]~56_combout ),
	.datab(gnd),
	.datac(\alu|ShiftRight0~42_combout ),
	.datad(\alu|ShiftRight0~43_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~44_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~44 .lut_mask = 16'hF5A0;
defparam \alu|ShiftRight0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N16
cycloneive_lcell_comb \alu|ShiftRight0~45 (
// Equation(s):
// \alu|ShiftRight0~45_combout  = (\alu_in2[3]~55_combout  & (\alu|ShiftRight0~41_combout )) # (!\alu_in2[3]~55_combout  & ((\alu|ShiftRight0~44_combout )))

	.dataa(\alu|ShiftRight0~41_combout ),
	.datab(gnd),
	.datac(\alu|ShiftRight0~44_combout ),
	.datad(\alu_in2[3]~55_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~45_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~45 .lut_mask = 16'hAAF0;
defparam \alu|ShiftRight0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N28
cycloneive_lcell_comb \alu|ShiftRight1~15 (
// Equation(s):
// \alu|ShiftRight1~15_combout  = (\alu_in2[1]~57_combout  & (\alu_in2[2]~65_combout  & (\alu_in2[0]~58_combout  & \alu_in2[3]~55_combout )))

	.dataa(\alu_in2[1]~57_combout ),
	.datab(\alu_in2[2]~65_combout ),
	.datac(\alu_in2[0]~58_combout ),
	.datad(\alu_in2[3]~55_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~15 .lut_mask = 16'h8000;
defparam \alu|ShiftRight1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N2
cycloneive_lcell_comb \alu|ShiftRight1~65 (
// Equation(s):
// \alu|ShiftRight1~65_combout  = (\alu|ShiftRight0~45_combout  & (!\alu_in1[12]~38_combout  & !\alu|ShiftRight1~15_combout ))

	.dataa(\alu|ShiftRight0~45_combout ),
	.datab(\alu_in1[12]~38_combout ),
	.datac(gnd),
	.datad(\alu|ShiftRight1~15_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~65_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~65 .lut_mask = 16'h0022;
defparam \alu|ShiftRight1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N26
cycloneive_lcell_comb \main_reg|regFile~541 (
// Equation(s):
// \main_reg|regFile~541_combout  = (\alu_ctrl~21_combout  & (((\alu|ShiftRight1~65_combout  & \main_reg|regFile~51_combout )))) # (!\alu_ctrl~21_combout  & ((\alu|Equal0~64_combout ) # ((!\main_reg|regFile~51_combout ))))

	.dataa(\alu|Equal0~64_combout ),
	.datab(\alu_ctrl~21_combout ),
	.datac(\alu|ShiftRight1~65_combout ),
	.datad(\main_reg|regFile~51_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~541_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~541 .lut_mask = 16'hE233;
defparam \main_reg|regFile~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N4
cycloneive_lcell_comb \main_reg|regFile~542 (
// Equation(s):
// \main_reg|regFile~542_combout  = (\alu_in2[17]~25_combout  & ((\main_reg|regFile~541_combout ) # ((\alu_ctrl~19_combout  & \alu_in1[17]~20_combout )))) # (!\alu_in2[17]~25_combout  & (\main_reg|regFile~541_combout  & ((\alu_in1[17]~20_combout ) # 
// (!\alu_ctrl~19_combout ))))

	.dataa(\alu_in2[17]~25_combout ),
	.datab(\alu_ctrl~19_combout ),
	.datac(\main_reg|regFile~541_combout ),
	.datad(\alu_in1[17]~20_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~542_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~542 .lut_mask = 16'hF8B0;
defparam \main_reg|regFile~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N6
cycloneive_lcell_comb \mem_data_in[18]~17 (
// Equation(s):
// \mem_data_in[18]~17_combout  = (\main_reg|rf_out2 [18] & \Equal8~0_combout )

	.dataa(\main_reg|rf_out2 [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Equal8~0_combout ),
	.cin(gnd),
	.combout(\mem_data_in[18]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mem_data_in[18]~17 .lut_mask = 16'hAA00;
defparam \mem_data_in[18]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N18
cycloneive_lcell_comb \mem_data_in[19]~16 (
// Equation(s):
// \mem_data_in[19]~16_combout  = (\Equal8~0_combout  & \main_reg|rf_out2 [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal8~0_combout ),
	.datad(\main_reg|rf_out2 [19]),
	.cin(gnd),
	.combout(\mem_data_in[19]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mem_data_in[19]~16 .lut_mask = 16'hF000;
defparam \mem_data_in[19]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N24
cycloneive_lcell_comb \mem_data_in[20]~15 (
// Equation(s):
// \mem_data_in[20]~15_combout  = (\main_reg|rf_out2 [20] & \Equal8~0_combout )

	.dataa(gnd),
	.datab(\main_reg|rf_out2 [20]),
	.datac(gnd),
	.datad(\Equal8~0_combout ),
	.cin(gnd),
	.combout(\mem_data_in[20]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem_data_in[20]~15 .lut_mask = 16'hCC00;
defparam \mem_data_in[20]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N10
cycloneive_lcell_comb \mem_data_in[21]~14 (
// Equation(s):
// \mem_data_in[21]~14_combout  = (\Equal8~0_combout  & \main_reg|rf_out2 [21])

	.dataa(gnd),
	.datab(\Equal8~0_combout ),
	.datac(gnd),
	.datad(\main_reg|rf_out2 [21]),
	.cin(gnd),
	.combout(\mem_data_in[21]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem_data_in[21]~14 .lut_mask = 16'hCC00;
defparam \mem_data_in[21]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \main_memory|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\Equal8~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mem_data_in[21]~14_combout ,\mem_data_in[20]~15_combout ,\mem_data_in[19]~16_combout ,\mem_data_in[18]~17_combout ,\mem_data_in[17]~18_combout ,\mem_data_in[16]~19_combout ,\mem_data_in[15]~20_combout ,\mem_data_in[14]~21_combout ,\mem_data_in[13]~22_combout ,
\mem_data_in[12]~23_combout ,\mem_data_in[11]~24_combout ,\mem_data_in[10]~25_combout ,\mem_data_in[9]~26_combout ,\mem_data_in[8]~27_combout ,\mem_data_in[7]~28_combout ,\mem_data_in[6]~29_combout ,\mem_data_in[5]~30_combout ,\mem_data_in[4]~31_combout }),
	.portaaddr({\mem_addr[7]~16_combout ,\mem_addr[6]~20_combout ,\mem_addr[5]~19_combout ,\mem_addr[4]~18_combout ,\mem_addr[3]~14_combout ,\mem_addr[2]~13_combout ,\mem_addr[1]~12_combout ,\mem_addr[0]~11_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\main_memory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a4 .init_file = "main_memory.mif";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "main_memory:main_memory|altsyncram:altsyncram_component|altsyncram_fpi1:auto_generated|ALTSYNCRAM";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 8;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 18;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 255;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 256;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 8;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 18;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \main_memory|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N10
cycloneive_lcell_comb \main_reg|regFile~538 (
// Equation(s):
// \main_reg|regFile~538_combout  = (\Equal7~1_combout  & \main_memory|altsyncram_component|auto_generated|q_a [17])

	.dataa(gnd),
	.datab(\Equal7~1_combout ),
	.datac(gnd),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\main_reg|regFile~538_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~538 .lut_mask = 16'hCC00;
defparam \main_reg|regFile~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y40_N7
dffeas \main_reg|regFile[13][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~599_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[13][14] .is_wysiwyg = "true";
defparam \main_reg|regFile[13][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y40_N5
dffeas \main_reg|regFile[12][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~599_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[12][14] .is_wysiwyg = "true";
defparam \main_reg|regFile[12][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N6
cycloneive_lcell_comb \main_reg|rf_out1~422 (
// Equation(s):
// \main_reg|rf_out1~422_combout  = (\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout ) # ((\main_reg|regFile[13][14]~q )))) # (!\reg_read_addr1[0]~5_combout  & (!\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[12][14]~q ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|regFile[13][14]~q ),
	.datad(\main_reg|regFile[12][14]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~422_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~422 .lut_mask = 16'hB9A8;
defparam \main_reg|rf_out1~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N11
dffeas \main_reg|regFile[15][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile~599_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[15][14] .is_wysiwyg = "true";
defparam \main_reg|regFile[15][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N29
dffeas \main_reg|regFile[14][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~599_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[14][14] .is_wysiwyg = "true";
defparam \main_reg|regFile[14][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N24
cycloneive_lcell_comb \main_reg|rf_out1~423 (
// Equation(s):
// \main_reg|rf_out1~423_combout  = (\main_reg|rf_out1~422_combout  & (((\main_reg|regFile[15][14]~q )) # (!\reg_read_addr1[1]~4_combout ))) # (!\main_reg|rf_out1~422_combout  & (\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[14][14]~q ))))

	.dataa(\main_reg|rf_out1~422_combout ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|regFile[15][14]~q ),
	.datad(\main_reg|regFile[14][14]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~423_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~423 .lut_mask = 16'hE6A2;
defparam \main_reg|rf_out1~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y42_N31
dffeas \main_reg|regFile[6][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~599_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[6][14] .is_wysiwyg = "true";
defparam \main_reg|regFile[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y42_N17
dffeas \main_reg|regFile[5][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~599_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[5][14] .is_wysiwyg = "true";
defparam \main_reg|regFile[5][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N16
cycloneive_lcell_comb \main_reg|regFile[4][14]~feeder (
// Equation(s):
// \main_reg|regFile[4][14]~feeder_combout  = \main_reg|regFile~599_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~599_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[4][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[4][14]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[4][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N17
dffeas \main_reg|regFile[4][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[4][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[4][14] .is_wysiwyg = "true";
defparam \main_reg|regFile[4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N26
cycloneive_lcell_comb \main_reg|rf_out1~415 (
// Equation(s):
// \main_reg|rf_out1~415_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|regFile[5][14]~q ) # ((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & (((\main_reg|regFile[4][14]~q  & !\reg_read_addr1[1]~4_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[5][14]~q ),
	.datac(\main_reg|regFile[4][14]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~415_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~415 .lut_mask = 16'hAAD8;
defparam \main_reg|rf_out1~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y41_N7
dffeas \main_reg|regFile[7][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~599_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[7][14] .is_wysiwyg = "true";
defparam \main_reg|regFile[7][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N8
cycloneive_lcell_comb \main_reg|rf_out1~416 (
// Equation(s):
// \main_reg|rf_out1~416_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~415_combout  & ((\main_reg|regFile[7][14]~q ))) # (!\main_reg|rf_out1~415_combout  & (\main_reg|regFile[6][14]~q )))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~415_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[6][14]~q ),
	.datac(\main_reg|rf_out1~415_combout ),
	.datad(\main_reg|regFile[7][14]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~416_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~416 .lut_mask = 16'hF858;
defparam \main_reg|rf_out1~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N29
dffeas \main_reg|regFile[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~599_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[0][14] .is_wysiwyg = "true";
defparam \main_reg|regFile[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N5
dffeas \main_reg|regFile[2][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~599_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[2][14] .is_wysiwyg = "true";
defparam \main_reg|regFile[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N4
cycloneive_lcell_comb \main_reg|rf_out1~419 (
// Equation(s):
// \main_reg|rf_out1~419_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[2][14]~q ))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|regFile[0][14]~q ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[0][14]~q ),
	.datac(\main_reg|regFile[2][14]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~419_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~419 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out1~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N31
dffeas \main_reg|regFile[1][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~599_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[1][14] .is_wysiwyg = "true";
defparam \main_reg|regFile[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N15
dffeas \main_reg|regFile[3][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~599_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[3][14] .is_wysiwyg = "true";
defparam \main_reg|regFile[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N30
cycloneive_lcell_comb \main_reg|rf_out1~420 (
// Equation(s):
// \main_reg|rf_out1~420_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~419_combout  & ((\main_reg|regFile[3][14]~q ))) # (!\main_reg|rf_out1~419_combout  & (\main_reg|regFile[1][14]~q )))) # (!\reg_read_addr1[0]~5_combout  & 
// (\main_reg|rf_out1~419_combout ))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|rf_out1~419_combout ),
	.datac(\main_reg|regFile[1][14]~q ),
	.datad(\main_reg|regFile[3][14]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~420_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~420 .lut_mask = 16'hEC64;
defparam \main_reg|rf_out1~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N10
cycloneive_lcell_comb \main_reg|regFile[9][14]~feeder (
// Equation(s):
// \main_reg|regFile[9][14]~feeder_combout  = \main_reg|regFile~599_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~599_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[9][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[9][14]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[9][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N11
dffeas \main_reg|regFile[9][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[9][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[9][14] .is_wysiwyg = "true";
defparam \main_reg|regFile[9][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N18
cycloneive_lcell_comb \main_reg|regFile[10][14]~feeder (
// Equation(s):
// \main_reg|regFile[10][14]~feeder_combout  = \main_reg|regFile~599_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~599_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[10][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[10][14]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[10][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N19
dffeas \main_reg|regFile[10][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[10][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[10][14] .is_wysiwyg = "true";
defparam \main_reg|regFile[10][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N20
cycloneive_lcell_comb \main_reg|regFile[8][14]~feeder (
// Equation(s):
// \main_reg|regFile[8][14]~feeder_combout  = \main_reg|regFile~599_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~599_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[8][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[8][14]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[8][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y41_N21
dffeas \main_reg|regFile[8][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[8][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[8][14] .is_wysiwyg = "true";
defparam \main_reg|regFile[8][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N6
cycloneive_lcell_comb \main_reg|rf_out1~417 (
// Equation(s):
// \main_reg|rf_out1~417_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[10][14]~q ) # ((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & (((\main_reg|regFile[8][14]~q  & !\reg_read_addr1[0]~5_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[10][14]~q ),
	.datac(\main_reg|regFile[8][14]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~417_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~417 .lut_mask = 16'hAAD8;
defparam \main_reg|rf_out1~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y41_N13
dffeas \main_reg|regFile[11][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~599_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[11][14] .is_wysiwyg = "true";
defparam \main_reg|regFile[11][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N12
cycloneive_lcell_comb \main_reg|rf_out1~418 (
// Equation(s):
// \main_reg|rf_out1~418_combout  = (\main_reg|rf_out1~417_combout  & (((\main_reg|regFile[11][14]~q ) # (!\reg_read_addr1[0]~5_combout )))) # (!\main_reg|rf_out1~417_combout  & (\main_reg|regFile[9][14]~q  & ((\reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|regFile[9][14]~q ),
	.datab(\main_reg|rf_out1~417_combout ),
	.datac(\main_reg|regFile[11][14]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~418_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~418 .lut_mask = 16'hE2CC;
defparam \main_reg|rf_out1~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N8
cycloneive_lcell_comb \main_reg|rf_out1~421 (
// Equation(s):
// \main_reg|rf_out1~421_combout  = (\reg_read_addr1[2]~2_combout  & (((\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~418_combout ))) # (!\reg_read_addr1[3]~3_combout  & 
// (\main_reg|rf_out1~420_combout ))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\main_reg|rf_out1~420_combout ),
	.datac(\main_reg|rf_out1~418_combout ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~421_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~421 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out1~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N14
cycloneive_lcell_comb \main_reg|rf_out1~424 (
// Equation(s):
// \main_reg|rf_out1~424_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~421_combout  & (\main_reg|rf_out1~423_combout )) # (!\main_reg|rf_out1~421_combout  & ((\main_reg|rf_out1~416_combout ))))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~421_combout ))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\main_reg|rf_out1~423_combout ),
	.datac(\main_reg|rf_out1~416_combout ),
	.datad(\main_reg|rf_out1~421_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~424_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~424 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y41_N21
dffeas \main_reg|regFile[29][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~599_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[29][14] .is_wysiwyg = "true";
defparam \main_reg|regFile[29][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N28
cycloneive_lcell_comb \main_reg|regFile[21][14]~feeder (
// Equation(s):
// \main_reg|regFile[21][14]~feeder_combout  = \main_reg|regFile~599_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~599_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[21][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[21][14]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[21][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N29
dffeas \main_reg|regFile[21][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[21][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[21][14] .is_wysiwyg = "true";
defparam \main_reg|regFile[21][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y41_N13
dffeas \main_reg|regFile[17][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~599_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[17][14] .is_wysiwyg = "true";
defparam \main_reg|regFile[17][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N26
cycloneive_lcell_comb \main_reg|regFile[25][14]~feeder (
// Equation(s):
// \main_reg|regFile[25][14]~feeder_combout  = \main_reg|regFile~599_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~599_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[25][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[25][14]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[25][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N27
dffeas \main_reg|regFile[25][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[25][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[25][14] .is_wysiwyg = "true";
defparam \main_reg|regFile[25][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N14
cycloneive_lcell_comb \main_reg|rf_out1~405 (
// Equation(s):
// \main_reg|rf_out1~405_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout ) # (\main_reg|regFile[25][14]~q )))) # (!\reg_read_addr1[3]~3_combout  & (\main_reg|regFile[17][14]~q  & (!\reg_read_addr1[2]~2_combout )))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|regFile[17][14]~q ),
	.datac(\reg_read_addr1[2]~2_combout ),
	.datad(\main_reg|regFile[25][14]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~405_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~405 .lut_mask = 16'hAEA4;
defparam \main_reg|rf_out1~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N30
cycloneive_lcell_comb \main_reg|rf_out1~406 (
// Equation(s):
// \main_reg|rf_out1~406_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~405_combout  & (\main_reg|regFile[29][14]~q )) # (!\main_reg|rf_out1~405_combout  & ((\main_reg|regFile[21][14]~q ))))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~405_combout ))))

	.dataa(\main_reg|regFile[29][14]~q ),
	.datab(\main_reg|regFile[21][14]~q ),
	.datac(\reg_read_addr1[2]~2_combout ),
	.datad(\main_reg|rf_out1~405_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~406_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~406 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out1~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N7
dffeas \main_reg|regFile[18][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~599_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[18][14] .is_wysiwyg = "true";
defparam \main_reg|regFile[18][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N27
dffeas \main_reg|regFile[22][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~599_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[22][14] .is_wysiwyg = "true";
defparam \main_reg|regFile[22][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N26
cycloneive_lcell_comb \main_reg|rf_out1~407 (
// Equation(s):
// \main_reg|rf_out1~407_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & ((\main_reg|regFile[22][14]~q ))) # (!\reg_read_addr1[2]~2_combout  & 
// (\main_reg|regFile[18][14]~q ))))

	.dataa(\main_reg|regFile[18][14]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[22][14]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~407_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~407 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out1~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N21
dffeas \main_reg|regFile[26][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~599_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[26][14] .is_wysiwyg = "true";
defparam \main_reg|regFile[26][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N21
dffeas \main_reg|regFile[30][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~599_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[30][14] .is_wysiwyg = "true";
defparam \main_reg|regFile[30][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N20
cycloneive_lcell_comb \main_reg|rf_out1~408 (
// Equation(s):
// \main_reg|rf_out1~408_combout  = (\main_reg|rf_out1~407_combout  & (((\main_reg|regFile[30][14]~q ) # (!\reg_read_addr1[3]~3_combout )))) # (!\main_reg|rf_out1~407_combout  & (\main_reg|regFile[26][14]~q  & ((\reg_read_addr1[3]~3_combout ))))

	.dataa(\main_reg|rf_out1~407_combout ),
	.datab(\main_reg|regFile[26][14]~q ),
	.datac(\main_reg|regFile[30][14]~q ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~408_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~408 .lut_mask = 16'hE4AA;
defparam \main_reg|rf_out1~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N15
dffeas \main_reg|regFile[28][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~599_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[28][14] .is_wysiwyg = "true";
defparam \main_reg|regFile[28][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N28
cycloneive_lcell_comb \main_reg|regFile[20][14]~feeder (
// Equation(s):
// \main_reg|regFile[20][14]~feeder_combout  = \main_reg|regFile~599_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~599_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[20][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[20][14]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[20][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N29
dffeas \main_reg|regFile[20][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[20][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[20][14] .is_wysiwyg = "true";
defparam \main_reg|regFile[20][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N15
dffeas \main_reg|regFile[16][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~599_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[16][14] .is_wysiwyg = "true";
defparam \main_reg|regFile[16][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N14
cycloneive_lcell_comb \main_reg|rf_out1~409 (
// Equation(s):
// \main_reg|rf_out1~409_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[20][14]~q )) # (!\reg_read_addr1[2]~2_combout  & 
// ((\main_reg|regFile[16][14]~q )))))

	.dataa(\main_reg|regFile[20][14]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[16][14]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~409_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~409 .lut_mask = 16'hEE30;
defparam \main_reg|rf_out1~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N4
cycloneive_lcell_comb \main_reg|regFile[24][14]~feeder (
// Equation(s):
// \main_reg|regFile[24][14]~feeder_combout  = \main_reg|regFile~599_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~599_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[24][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[24][14]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[24][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N5
dffeas \main_reg|regFile[24][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[24][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[24][14] .is_wysiwyg = "true";
defparam \main_reg|regFile[24][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N16
cycloneive_lcell_comb \main_reg|rf_out1~410 (
// Equation(s):
// \main_reg|rf_out1~410_combout  = (\main_reg|rf_out1~409_combout  & ((\main_reg|regFile[28][14]~q ) # ((!\reg_read_addr1[3]~3_combout )))) # (!\main_reg|rf_out1~409_combout  & (((\reg_read_addr1[3]~3_combout  & \main_reg|regFile[24][14]~q ))))

	.dataa(\main_reg|regFile[28][14]~q ),
	.datab(\main_reg|rf_out1~409_combout ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\main_reg|regFile[24][14]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~410_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~410 .lut_mask = 16'hBC8C;
defparam \main_reg|rf_out1~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N0
cycloneive_lcell_comb \main_reg|rf_out1~411 (
// Equation(s):
// \main_reg|rf_out1~411_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~408_combout ) # ((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & (((\main_reg|rf_out1~410_combout  & !\reg_read_addr1[0]~5_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|rf_out1~408_combout ),
	.datac(\main_reg|rf_out1~410_combout ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~411_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~411 .lut_mask = 16'hAAD8;
defparam \main_reg|rf_out1~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N4
cycloneive_lcell_comb \main_reg|regFile[23][14]~feeder (
// Equation(s):
// \main_reg|regFile[23][14]~feeder_combout  = \main_reg|regFile~599_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~599_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[23][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[23][14]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[23][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y44_N5
dffeas \main_reg|regFile[23][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[23][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[23][14] .is_wysiwyg = "true";
defparam \main_reg|regFile[23][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N15
dffeas \main_reg|regFile[19][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~599_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[19][14] .is_wysiwyg = "true";
defparam \main_reg|regFile[19][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N13
dffeas \main_reg|regFile[27][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~599_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[27][14] .is_wysiwyg = "true";
defparam \main_reg|regFile[27][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N12
cycloneive_lcell_comb \main_reg|rf_out1~412 (
// Equation(s):
// \main_reg|rf_out1~412_combout  = (\reg_read_addr1[3]~3_combout  & (((\main_reg|regFile[27][14]~q ) # (\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (\main_reg|regFile[19][14]~q  & ((!\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[19][14]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[27][14]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~412_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~412 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out1~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N0
cycloneive_lcell_comb \main_reg|rf_out1~413 (
// Equation(s):
// \main_reg|rf_out1~413_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~412_combout  & (\main_reg|regFile[31][14]~q )) # (!\main_reg|rf_out1~412_combout  & ((\main_reg|regFile[23][14]~q ))))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~412_combout ))))

	.dataa(\main_reg|regFile[31][14]~q ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[23][14]~q ),
	.datad(\main_reg|rf_out1~412_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~413_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~413 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out1~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N14
cycloneive_lcell_comb \main_reg|rf_out1~414 (
// Equation(s):
// \main_reg|rf_out1~414_combout  = (\main_reg|rf_out1~411_combout  & (((\main_reg|rf_out1~413_combout ) # (!\reg_read_addr1[0]~5_combout )))) # (!\main_reg|rf_out1~411_combout  & (\main_reg|rf_out1~406_combout  & ((\reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|rf_out1~406_combout ),
	.datab(\main_reg|rf_out1~411_combout ),
	.datac(\main_reg|rf_out1~413_combout ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~414_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~414 .lut_mask = 16'hE2CC;
defparam \main_reg|rf_out1~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N6
cycloneive_lcell_comb \main_reg|rf_out1~722 (
// Equation(s):
// \main_reg|rf_out1~722_combout  = (\my_program|altsyncram_component|auto_generated|q_a [19] & ((\reg_read_addr1[4]~1_combout  & ((\main_reg|rf_out1~414_combout ))) # (!\reg_read_addr1[4]~1_combout  & (\main_reg|rf_out1~424_combout )))) # 
// (!\my_program|altsyncram_component|auto_generated|q_a [19] & (\main_reg|rf_out1~424_combout ))

	.dataa(\main_reg|rf_out1~424_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.datac(\reg_read_addr1[4]~1_combout ),
	.datad(\main_reg|rf_out1~414_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~722_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~722 .lut_mask = 16'hEA2A;
defparam \main_reg|rf_out1~722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N7
dffeas \main_reg|rf_out1[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out1~722_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out1[14] .is_wysiwyg = "true";
defparam \main_reg|rf_out1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N30
cycloneive_lcell_comb \alu_in1[14]~23 (
// Equation(s):
// \alu_in1[14]~23_combout  = (!\alu_in1[31]~5_combout  & (\main_reg|rf_out1 [14] & (\alu_in1[31]~4_combout  & \reg_data_in~2_combout )))

	.dataa(\alu_in1[31]~5_combout ),
	.datab(\main_reg|rf_out1 [14]),
	.datac(\alu_in1[31]~4_combout ),
	.datad(\reg_data_in~2_combout ),
	.cin(gnd),
	.combout(\alu_in1[14]~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1[14]~23 .lut_mask = 16'h4000;
defparam \alu_in1[14]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N30
cycloneive_lcell_comb \alu_in1[15]~22 (
// Equation(s):
// \alu_in1[15]~22_combout  = (\main_reg|rf_out1 [15] & (!\alu_in1[31]~5_combout  & (\alu_in1[31]~4_combout  & \reg_data_in~2_combout )))

	.dataa(\main_reg|rf_out1 [15]),
	.datab(\alu_in1[31]~5_combout ),
	.datac(\alu_in1[31]~4_combout ),
	.datad(\reg_data_in~2_combout ),
	.cin(gnd),
	.combout(\alu_in1[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1[15]~22 .lut_mask = 16'h2000;
defparam \alu_in1[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N12
cycloneive_lcell_comb \alu_in1[16]~21 (
// Equation(s):
// \alu_in1[16]~21_combout  = (!\alu_in1[31]~5_combout  & (\main_reg|rf_out1 [16] & (\alu_in1[31]~4_combout  & \reg_data_in~2_combout )))

	.dataa(\alu_in1[31]~5_combout ),
	.datab(\main_reg|rf_out1 [16]),
	.datac(\alu_in1[31]~4_combout ),
	.datad(\reg_data_in~2_combout ),
	.cin(gnd),
	.combout(\alu_in1[16]~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1[16]~21 .lut_mask = 16'h4000;
defparam \alu_in1[16]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N16
cycloneive_lcell_comb \alu_in2[15]~27 (
// Equation(s):
// \alu_in2[15]~27_combout  = (\main_reg|rf_out2 [15] & \alu_in2[29]~10_combout )

	.dataa(gnd),
	.datab(\main_reg|rf_out2 [15]),
	.datac(gnd),
	.datad(\alu_in2[29]~10_combout ),
	.cin(gnd),
	.combout(\alu_in2[15]~27_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[15]~27 .lut_mask = 16'hCC00;
defparam \alu_in2[15]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N30
cycloneive_lcell_comb \alu_in2[16]~26 (
// Equation(s):
// \alu_in2[16]~26_combout  = (\main_reg|rf_out2 [16] & \alu_in2[29]~10_combout )

	.dataa(\main_reg|rf_out2 [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu_in2[29]~10_combout ),
	.cin(gnd),
	.combout(\alu_in2[16]~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[16]~26 .lut_mask = 16'hAA00;
defparam \alu_in2[16]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X44_Y37_N0
cycloneive_mac_mult \alu|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\alu_in1[17]~20_combout ,\alu_in1[16]~21_combout ,\alu_in1[15]~22_combout ,\alu_in1[14]~23_combout ,\alu_in1[13]~24_combout ,\alu_in1[12]~25_combout ,\alu_in1[11]~26_combout ,\alu_in1[10]~27_combout ,\alu_in1[9]~28_combout ,\alu_in1[8]~29_combout ,
\alu_in1[7]~30_combout ,\alu_in1[6]~31_combout ,\alu_in1[5]~32_combout ,\alu_in1[4]~33_combout ,\alu_in1[3]~34_combout ,\alu_in1[2]~35_combout ,\alu_in1[1]~36_combout ,\alu_in1[0]~37_combout }),
	.datab({\alu_in2[17]~25_combout ,\alu_in2[16]~26_combout ,\alu_in2[15]~27_combout ,\alu_in2[14]~28_combout ,\alu_in2[13]~29_combout ,\alu_in2[12]~30_combout ,\alu_in2[11]~33_combout ,\alu_in2[10]~37_combout ,\alu_in2[9]~39_combout ,\alu_in2[8]~41_combout ,
\alu_in2[7]~43_combout ,\alu_in2[6]~45_combout ,\alu_in2[5]~49_combout ,\alu_in2[4]~52_combout ,\alu_in2[3]~55_combout ,\alu_in2[2]~56_combout ,\alu_in2[1]~57_combout ,\alu_in2[0]~58_combout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\alu|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \alu|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \alu|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \alu|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \alu|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \alu|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y37_N2
cycloneive_mac_out \alu|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\alu|Mult0|auto_generated|mac_mult1~DATAOUT35 ,\alu|Mult0|auto_generated|mac_mult1~DATAOUT34 ,\alu|Mult0|auto_generated|mac_mult1~DATAOUT33 ,\alu|Mult0|auto_generated|mac_mult1~DATAOUT32 ,\alu|Mult0|auto_generated|mac_mult1~DATAOUT31 ,
\alu|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\alu|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\alu|Mult0|auto_generated|mac_mult1~DATAOUT28 ,\alu|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\alu|Mult0|auto_generated|mac_mult1~DATAOUT26 ,
\alu|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\alu|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\alu|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\alu|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\alu|Mult0|auto_generated|mac_mult1~DATAOUT21 ,
\alu|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\alu|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\alu|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\alu|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\alu|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\alu|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\alu|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\alu|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\alu|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\alu|Mult0|auto_generated|mac_mult1~DATAOUT11 ,
\alu|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\alu|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\alu|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\alu|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\alu|Mult0|auto_generated|mac_mult1~DATAOUT6 ,
\alu|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\alu|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\alu|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\alu|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\alu|Mult0|auto_generated|mac_mult1~DATAOUT1 ,
\alu|Mult0|auto_generated|mac_mult1~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\alu|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \alu|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N24
cycloneive_lcell_comb \main_reg|regFile~539 (
// Equation(s):
// \main_reg|regFile~539_combout  = (\alu|Mult0|auto_generated|w513w [17] & (!\alu_ctrl~20_combout  & ((\alu|Mux30~6_combout ) # (!\alu_in1[31]~4_combout ))))

	.dataa(\alu|Mult0|auto_generated|w513w [17]),
	.datab(\alu_ctrl~20_combout ),
	.datac(\alu_in1[31]~4_combout ),
	.datad(\alu|Mux30~6_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~539_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~539 .lut_mask = 16'h2202;
defparam \main_reg|regFile~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N18
cycloneive_lcell_comb \main_reg|regFile~540 (
// Equation(s):
// \main_reg|regFile~540_combout  = (\main_reg|regFile~316_combout  & ((\main_reg|regFile~1021_combout ) # ((\main_reg|regFile~539_combout )))) # (!\main_reg|regFile~316_combout  & (!\main_reg|regFile~1021_combout  & (\main_reg|regFile~538_combout )))

	.dataa(\main_reg|regFile~316_combout ),
	.datab(\main_reg|regFile~1021_combout ),
	.datac(\main_reg|regFile~538_combout ),
	.datad(\main_reg|regFile~539_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~540_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~540 .lut_mask = 16'hBA98;
defparam \main_reg|regFile~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N2
cycloneive_lcell_comb \main_reg|regFile~543 (
// Equation(s):
// \main_reg|regFile~543_combout  = (\main_reg|regFile~321_combout  & ((\main_reg|regFile~542_combout ) # (!\main_reg|regFile~540_combout ))) # (!\main_reg|regFile~321_combout  & ((\main_reg|regFile~540_combout )))

	.dataa(\main_reg|regFile~321_combout ),
	.datab(gnd),
	.datac(\main_reg|regFile~542_combout ),
	.datad(\main_reg|regFile~540_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~543_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~543 .lut_mask = 16'hF5AA;
defparam \main_reg|regFile~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N22
cycloneive_lcell_comb \alu|Add1~22 (
// Equation(s):
// \alu|Add1~22_combout  = (\alu_in1[11]~26_combout  & ((\alu_in2[11]~33_combout  & (!\alu|Add1~21 )) # (!\alu_in2[11]~33_combout  & (\alu|Add1~21  & VCC)))) # (!\alu_in1[11]~26_combout  & ((\alu_in2[11]~33_combout  & ((\alu|Add1~21 ) # (GND))) # 
// (!\alu_in2[11]~33_combout  & (!\alu|Add1~21 ))))
// \alu|Add1~23  = CARRY((\alu_in1[11]~26_combout  & (\alu_in2[11]~33_combout  & !\alu|Add1~21 )) # (!\alu_in1[11]~26_combout  & ((\alu_in2[11]~33_combout ) # (!\alu|Add1~21 ))))

	.dataa(\alu_in1[11]~26_combout ),
	.datab(\alu_in2[11]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~21 ),
	.combout(\alu|Add1~22_combout ),
	.cout(\alu|Add1~23 ));
// synopsys translate_off
defparam \alu|Add1~22 .lut_mask = 16'h694D;
defparam \alu|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N24
cycloneive_lcell_comb \alu|Add1~24 (
// Equation(s):
// \alu|Add1~24_combout  = ((\alu_in2[12]~30_combout  $ (\alu_in1[12]~25_combout  $ (\alu|Add1~23 )))) # (GND)
// \alu|Add1~25  = CARRY((\alu_in2[12]~30_combout  & (\alu_in1[12]~25_combout  & !\alu|Add1~23 )) # (!\alu_in2[12]~30_combout  & ((\alu_in1[12]~25_combout ) # (!\alu|Add1~23 ))))

	.dataa(\alu_in2[12]~30_combout ),
	.datab(\alu_in1[12]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~23 ),
	.combout(\alu|Add1~24_combout ),
	.cout(\alu|Add1~25 ));
// synopsys translate_off
defparam \alu|Add1~24 .lut_mask = 16'h964D;
defparam \alu|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N26
cycloneive_lcell_comb \alu|Add1~26 (
// Equation(s):
// \alu|Add1~26_combout  = (\alu_in2[13]~29_combout  & ((\alu_in1[13]~24_combout  & (!\alu|Add1~25 )) # (!\alu_in1[13]~24_combout  & ((\alu|Add1~25 ) # (GND))))) # (!\alu_in2[13]~29_combout  & ((\alu_in1[13]~24_combout  & (\alu|Add1~25  & VCC)) # 
// (!\alu_in1[13]~24_combout  & (!\alu|Add1~25 ))))
// \alu|Add1~27  = CARRY((\alu_in2[13]~29_combout  & ((!\alu|Add1~25 ) # (!\alu_in1[13]~24_combout ))) # (!\alu_in2[13]~29_combout  & (!\alu_in1[13]~24_combout  & !\alu|Add1~25 )))

	.dataa(\alu_in2[13]~29_combout ),
	.datab(\alu_in1[13]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~25 ),
	.combout(\alu|Add1~26_combout ),
	.cout(\alu|Add1~27 ));
// synopsys translate_off
defparam \alu|Add1~26 .lut_mask = 16'h692B;
defparam \alu|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N28
cycloneive_lcell_comb \alu|Add1~28 (
// Equation(s):
// \alu|Add1~28_combout  = ((\alu_in1[14]~23_combout  $ (\alu_in2[14]~28_combout  $ (\alu|Add1~27 )))) # (GND)
// \alu|Add1~29  = CARRY((\alu_in1[14]~23_combout  & ((!\alu|Add1~27 ) # (!\alu_in2[14]~28_combout ))) # (!\alu_in1[14]~23_combout  & (!\alu_in2[14]~28_combout  & !\alu|Add1~27 )))

	.dataa(\alu_in1[14]~23_combout ),
	.datab(\alu_in2[14]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~27 ),
	.combout(\alu|Add1~28_combout ),
	.cout(\alu|Add1~29 ));
// synopsys translate_off
defparam \alu|Add1~28 .lut_mask = 16'h962B;
defparam \alu|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N30
cycloneive_lcell_comb \alu|Add1~30 (
// Equation(s):
// \alu|Add1~30_combout  = (\alu_in2[15]~27_combout  & ((\alu_in1[15]~22_combout  & (!\alu|Add1~29 )) # (!\alu_in1[15]~22_combout  & ((\alu|Add1~29 ) # (GND))))) # (!\alu_in2[15]~27_combout  & ((\alu_in1[15]~22_combout  & (\alu|Add1~29  & VCC)) # 
// (!\alu_in1[15]~22_combout  & (!\alu|Add1~29 ))))
// \alu|Add1~31  = CARRY((\alu_in2[15]~27_combout  & ((!\alu|Add1~29 ) # (!\alu_in1[15]~22_combout ))) # (!\alu_in2[15]~27_combout  & (!\alu_in1[15]~22_combout  & !\alu|Add1~29 )))

	.dataa(\alu_in2[15]~27_combout ),
	.datab(\alu_in1[15]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~29 ),
	.combout(\alu|Add1~30_combout ),
	.cout(\alu|Add1~31 ));
// synopsys translate_off
defparam \alu|Add1~30 .lut_mask = 16'h692B;
defparam \alu|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N0
cycloneive_lcell_comb \alu|Add1~32 (
// Equation(s):
// \alu|Add1~32_combout  = ((\alu_in2[16]~26_combout  $ (\alu_in1[16]~21_combout  $ (\alu|Add1~31 )))) # (GND)
// \alu|Add1~33  = CARRY((\alu_in2[16]~26_combout  & (\alu_in1[16]~21_combout  & !\alu|Add1~31 )) # (!\alu_in2[16]~26_combout  & ((\alu_in1[16]~21_combout ) # (!\alu|Add1~31 ))))

	.dataa(\alu_in2[16]~26_combout ),
	.datab(\alu_in1[16]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~31 ),
	.combout(\alu|Add1~32_combout ),
	.cout(\alu|Add1~33 ));
// synopsys translate_off
defparam \alu|Add1~32 .lut_mask = 16'h964D;
defparam \alu|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N2
cycloneive_lcell_comb \alu|Add1~34 (
// Equation(s):
// \alu|Add1~34_combout  = (\alu_in1[17]~20_combout  & ((\alu_in2[17]~25_combout  & (!\alu|Add1~33 )) # (!\alu_in2[17]~25_combout  & (\alu|Add1~33  & VCC)))) # (!\alu_in1[17]~20_combout  & ((\alu_in2[17]~25_combout  & ((\alu|Add1~33 ) # (GND))) # 
// (!\alu_in2[17]~25_combout  & (!\alu|Add1~33 ))))
// \alu|Add1~35  = CARRY((\alu_in1[17]~20_combout  & (\alu_in2[17]~25_combout  & !\alu|Add1~33 )) # (!\alu_in1[17]~20_combout  & ((\alu_in2[17]~25_combout ) # (!\alu|Add1~33 ))))

	.dataa(\alu_in1[17]~20_combout ),
	.datab(\alu_in2[17]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~33 ),
	.combout(\alu|Add1~34_combout ),
	.cout(\alu|Add1~35 ));
// synopsys translate_off
defparam \alu|Add1~34 .lut_mask = 16'h694D;
defparam \alu|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N10
cycloneive_lcell_comb \main_reg|regFile~50 (
// Equation(s):
// \main_reg|regFile~50_combout  = (\alu_ctrl~20_combout  & ((\alu_ctrl~17_combout ) # ((!\alu|ShiftLeft0~5_combout ) # (!\alu_ctrl~22_combout ))))

	.dataa(\alu_ctrl~17_combout ),
	.datab(\alu_ctrl~20_combout ),
	.datac(\alu_ctrl~22_combout ),
	.datad(\alu|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~50_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~50 .lut_mask = 16'h8CCC;
defparam \main_reg|regFile~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N22
cycloneive_lcell_comb \alu|Mux30~19 (
// Equation(s):
// \alu|Mux30~19_combout  = (\alu_in1[31]~4_combout  & (\alu_ctrl~12_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [12]) # (\my_program|altsyncram_component|auto_generated|q_a [13]))))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [12]),
	.datab(\alu_in1[31]~4_combout ),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [13]),
	.datad(\alu_ctrl~12_combout ),
	.cin(gnd),
	.combout(\alu|Mux30~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux30~19 .lut_mask = 16'hC800;
defparam \alu|Mux30~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N18
cycloneive_lcell_comb \main_reg|regFile~66 (
// Equation(s):
// \main_reg|regFile~66_combout  = (!\alu|Mux30~9_combout  & ((!\main_reg|regFile~50_combout ) # (!\alu|Mux30~19_combout )))

	.dataa(\alu|Mux30~19_combout ),
	.datab(gnd),
	.datac(\alu|Mux30~9_combout ),
	.datad(\main_reg|regFile~50_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~66_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~66 .lut_mask = 16'h050F;
defparam \main_reg|regFile~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N8
cycloneive_lcell_comb \alu|ShiftLeft0~56 (
// Equation(s):
// \alu|ShiftLeft0~56_combout  = (\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [15]))) # (!\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [17]))

	.dataa(\main_reg|rf_out1 [17]),
	.datab(gnd),
	.datac(\main_reg|rf_out1 [15]),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~56 .lut_mask = 16'hF0AA;
defparam \alu|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N28
cycloneive_lcell_comb \alu|ShiftLeft0~79 (
// Equation(s):
// \alu|ShiftLeft0~79_combout  = (\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [14]))) # (!\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [16]))

	.dataa(gnd),
	.datab(\main_reg|rf_out1 [16]),
	.datac(\main_reg|rf_out1 [14]),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~79_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~79 .lut_mask = 16'hF0CC;
defparam \alu|ShiftLeft0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N22
cycloneive_lcell_comb \alu|ShiftLeft0~80 (
// Equation(s):
// \alu|ShiftLeft0~80_combout  = (\alu_in2[0]~58_combout  & ((\alu|ShiftLeft0~79_combout ))) # (!\alu_in2[0]~58_combout  & (\alu|ShiftLeft0~56_combout ))

	.dataa(gnd),
	.datab(\alu_in2[0]~58_combout ),
	.datac(\alu|ShiftLeft0~56_combout ),
	.datad(\alu|ShiftLeft0~79_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~80_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~80 .lut_mask = 16'hFC30;
defparam \alu|ShiftLeft0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N28
cycloneive_lcell_comb \alu|ShiftLeft0~112 (
// Equation(s):
// \alu|ShiftLeft0~112_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[2]~56_combout  & ((\alu|ShiftLeft0~86_combout ))) # (!\alu_in2[2]~56_combout  & (\alu|ShiftLeft0~80_combout ))))

	.dataa(\alu_in1[12]~38_combout ),
	.datab(\alu|ShiftLeft0~80_combout ),
	.datac(\alu_in2[2]~56_combout ),
	.datad(\alu|ShiftLeft0~86_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~112_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~112 .lut_mask = 16'h5404;
defparam \alu|ShiftLeft0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N8
cycloneive_lcell_comb \alu|ShiftLeft0~125 (
// Equation(s):
// \alu|ShiftLeft0~125_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[2]~56_combout  & ((\alu|ShiftLeft0~21_combout ))) # (!\alu_in2[2]~56_combout  & (\alu|ShiftLeft0~83_combout ))))

	.dataa(\alu_in1[12]~38_combout ),
	.datab(\alu_in2[2]~56_combout ),
	.datac(\alu|ShiftLeft0~83_combout ),
	.datad(\alu|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~125_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~125 .lut_mask = 16'h5410;
defparam \alu|ShiftLeft0~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N26
cycloneive_lcell_comb \main_reg|regFile~323 (
// Equation(s):
// \main_reg|regFile~323_combout  = ((\alu_in2[4]~52_combout  & !\alu|ShiftRight0~38_combout )) # (!\alu_ctrl~21_combout )

	.dataa(\alu_in2[4]~52_combout ),
	.datab(gnd),
	.datac(\alu|ShiftRight0~38_combout ),
	.datad(\alu_ctrl~21_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~323_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~323 .lut_mask = 16'h0AFF;
defparam \main_reg|regFile~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N0
cycloneive_lcell_comb \main_reg|regFile~324 (
// Equation(s):
// \main_reg|regFile~324_combout  = (\alu_ctrl~21_combout  & ((\alu_in2[4]~52_combout ) # ((\alu|ShiftRight0~38_combout ) # (\alu_in2[3]~55_combout ))))

	.dataa(\alu_in2[4]~52_combout ),
	.datab(\alu_ctrl~21_combout ),
	.datac(\alu|ShiftRight0~38_combout ),
	.datad(\alu_in2[3]~55_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~324_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~324 .lut_mask = 16'hCCC8;
defparam \main_reg|regFile~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N20
cycloneive_lcell_comb \alu|ShiftRight1~6 (
// Equation(s):
// \alu|ShiftRight1~6_combout  = (!\alu_in2[2]~56_combout  & (((!\alu_in2[3]~59_combout  & !\alu_in2[3]~53_combout )) # (!\alu_in2[4]~50_combout )))

	.dataa(\alu_in2[3]~59_combout ),
	.datab(\alu_in2[2]~56_combout ),
	.datac(\alu_in2[4]~50_combout ),
	.datad(\alu_in2[3]~53_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~6 .lut_mask = 16'h0313;
defparam \alu|ShiftRight1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N22
cycloneive_lcell_comb \alu|ShiftLeft0~126 (
// Equation(s):
// \alu|ShiftLeft0~126_combout  = (\alu|ShiftLeft0~6_combout  & (!\alu_in2[1]~57_combout  & (\alu|ShiftRight1~6_combout  & !\alu_in1[12]~38_combout )))

	.dataa(\alu|ShiftLeft0~6_combout ),
	.datab(\alu_in2[1]~57_combout ),
	.datac(\alu|ShiftRight1~6_combout ),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~126_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~126 .lut_mask = 16'h0020;
defparam \alu|ShiftLeft0~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N28
cycloneive_lcell_comb \alu|Add0~28 (
// Equation(s):
// \alu|Add0~28_combout  = ((\alu_in1[14]~23_combout  $ (\alu_in2[14]~28_combout  $ (!\alu|Add0~27 )))) # (GND)
// \alu|Add0~29  = CARRY((\alu_in1[14]~23_combout  & ((\alu_in2[14]~28_combout ) # (!\alu|Add0~27 ))) # (!\alu_in1[14]~23_combout  & (\alu_in2[14]~28_combout  & !\alu|Add0~27 )))

	.dataa(\alu_in1[14]~23_combout ),
	.datab(\alu_in2[14]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~27 ),
	.combout(\alu|Add0~28_combout ),
	.cout(\alu|Add0~29 ));
// synopsys translate_off
defparam \alu|Add0~28 .lut_mask = 16'h698E;
defparam \alu|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N30
cycloneive_lcell_comb \alu|Add0~30 (
// Equation(s):
// \alu|Add0~30_combout  = (\alu_in1[15]~22_combout  & ((\alu_in2[15]~27_combout  & (\alu|Add0~29  & VCC)) # (!\alu_in2[15]~27_combout  & (!\alu|Add0~29 )))) # (!\alu_in1[15]~22_combout  & ((\alu_in2[15]~27_combout  & (!\alu|Add0~29 )) # 
// (!\alu_in2[15]~27_combout  & ((\alu|Add0~29 ) # (GND)))))
// \alu|Add0~31  = CARRY((\alu_in1[15]~22_combout  & (!\alu_in2[15]~27_combout  & !\alu|Add0~29 )) # (!\alu_in1[15]~22_combout  & ((!\alu|Add0~29 ) # (!\alu_in2[15]~27_combout ))))

	.dataa(\alu_in1[15]~22_combout ),
	.datab(\alu_in2[15]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~29 ),
	.combout(\alu|Add0~30_combout ),
	.cout(\alu|Add0~31 ));
// synopsys translate_off
defparam \alu|Add0~30 .lut_mask = 16'h9617;
defparam \alu|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N0
cycloneive_lcell_comb \alu|Add0~32 (
// Equation(s):
// \alu|Add0~32_combout  = ((\alu_in2[16]~26_combout  $ (\alu_in1[16]~21_combout  $ (!\alu|Add0~31 )))) # (GND)
// \alu|Add0~33  = CARRY((\alu_in2[16]~26_combout  & ((\alu_in1[16]~21_combout ) # (!\alu|Add0~31 ))) # (!\alu_in2[16]~26_combout  & (\alu_in1[16]~21_combout  & !\alu|Add0~31 )))

	.dataa(\alu_in2[16]~26_combout ),
	.datab(\alu_in1[16]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~31 ),
	.combout(\alu|Add0~32_combout ),
	.cout(\alu|Add0~33 ));
// synopsys translate_off
defparam \alu|Add0~32 .lut_mask = 16'h698E;
defparam \alu|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N2
cycloneive_lcell_comb \alu|Add0~34 (
// Equation(s):
// \alu|Add0~34_combout  = (\alu_in2[17]~25_combout  & ((\alu_in1[17]~20_combout  & (\alu|Add0~33  & VCC)) # (!\alu_in1[17]~20_combout  & (!\alu|Add0~33 )))) # (!\alu_in2[17]~25_combout  & ((\alu_in1[17]~20_combout  & (!\alu|Add0~33 )) # 
// (!\alu_in1[17]~20_combout  & ((\alu|Add0~33 ) # (GND)))))
// \alu|Add0~35  = CARRY((\alu_in2[17]~25_combout  & (!\alu_in1[17]~20_combout  & !\alu|Add0~33 )) # (!\alu_in2[17]~25_combout  & ((!\alu|Add0~33 ) # (!\alu_in1[17]~20_combout ))))

	.dataa(\alu_in2[17]~25_combout ),
	.datab(\alu_in1[17]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~33 ),
	.combout(\alu|Add0~34_combout ),
	.cout(\alu|Add0~35 ));
// synopsys translate_off
defparam \alu|Add0~34 .lut_mask = 16'h9617;
defparam \alu|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N16
cycloneive_lcell_comb \main_reg|regFile~544 (
// Equation(s):
// \main_reg|regFile~544_combout  = (\main_reg|regFile~323_combout  & ((\main_reg|regFile~324_combout  & (\alu|ShiftLeft0~126_combout )) # (!\main_reg|regFile~324_combout  & ((\alu|Add0~34_combout ))))) # (!\main_reg|regFile~323_combout  & 
// (!\main_reg|regFile~324_combout ))

	.dataa(\main_reg|regFile~323_combout ),
	.datab(\main_reg|regFile~324_combout ),
	.datac(\alu|ShiftLeft0~126_combout ),
	.datad(\alu|Add0~34_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~544_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~544 .lut_mask = 16'hB391;
defparam \main_reg|regFile~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N10
cycloneive_lcell_comb \main_reg|regFile~545 (
// Equation(s):
// \main_reg|regFile~545_combout  = (\main_reg|regFile~28_combout  & ((\main_reg|regFile~544_combout  & (\alu|ShiftLeft0~112_combout )) # (!\main_reg|regFile~544_combout  & ((\alu|ShiftLeft0~125_combout ))))) # (!\main_reg|regFile~28_combout  & 
// (((\main_reg|regFile~544_combout ))))

	.dataa(\main_reg|regFile~28_combout ),
	.datab(\alu|ShiftLeft0~112_combout ),
	.datac(\alu|ShiftLeft0~125_combout ),
	.datad(\main_reg|regFile~544_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~545_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~545 .lut_mask = 16'hDDA0;
defparam \main_reg|regFile~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N24
cycloneive_lcell_comb \main_reg|regFile~546 (
// Equation(s):
// \main_reg|regFile~546_combout  = (!\alu_ctrl~19_combout  & \main_reg|regFile~545_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu_ctrl~19_combout ),
	.datad(\main_reg|regFile~545_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~546_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~546 .lut_mask = 16'h0F00;
defparam \main_reg|regFile~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N14
cycloneive_lcell_comb \main_reg|regFile~547 (
// Equation(s):
// \main_reg|regFile~547_combout  = (\main_reg|regFile~50_combout  & (\alu|Add1~34_combout  & (\main_reg|regFile~66_combout ))) # (!\main_reg|regFile~50_combout  & (((\main_reg|regFile~546_combout ) # (!\main_reg|regFile~66_combout ))))

	.dataa(\alu|Add1~34_combout ),
	.datab(\main_reg|regFile~50_combout ),
	.datac(\main_reg|regFile~66_combout ),
	.datad(\main_reg|regFile~546_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~547_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~547 .lut_mask = 16'hB383;
defparam \main_reg|regFile~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N8
cycloneive_lcell_comb \alu|ShiftRight0~98 (
// Equation(s):
// \alu|ShiftRight0~98_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[3]~55_combout  & (\alu|ShiftRight0~41_combout )) # (!\alu_in2[3]~55_combout  & ((\alu|ShiftRight0~44_combout )))))

	.dataa(\alu|ShiftRight0~41_combout ),
	.datab(\alu_in1[12]~38_combout ),
	.datac(\alu|ShiftRight0~44_combout ),
	.datad(\alu_in2[3]~55_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~98_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~98 .lut_mask = 16'h2230;
defparam \alu|ShiftRight0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N8
cycloneive_lcell_comb \main_reg|regFile~548 (
// Equation(s):
// \main_reg|regFile~548_combout  = (\alu|Mux30~9_combout  & ((\main_reg|regFile~547_combout  & ((\alu|ShiftRight0~98_combout ))) # (!\main_reg|regFile~547_combout  & (\alu_in1[31]~6_combout )))) # (!\alu|Mux30~9_combout  & (((\main_reg|regFile~547_combout 
// ))))

	.dataa(\alu|Mux30~9_combout ),
	.datab(\alu_in1[31]~6_combout ),
	.datac(\main_reg|regFile~547_combout ),
	.datad(\alu|ShiftRight0~98_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~548_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~548 .lut_mask = 16'hF858;
defparam \main_reg|regFile~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N10
cycloneive_lcell_comb \main_reg|regFile~549 (
// Equation(s):
// \main_reg|regFile~549_combout  = (\main_reg|regFile~312_combout ) # ((\main_reg|regFile~543_combout  & ((\main_reg|regFile~548_combout ) # (\main_reg|regFile~540_combout ))))

	.dataa(\main_reg|regFile~543_combout ),
	.datab(\main_reg|regFile~312_combout ),
	.datac(\main_reg|regFile~548_combout ),
	.datad(\main_reg|regFile~540_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~549_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~549 .lut_mask = 16'hEEEC;
defparam \main_reg|regFile~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N14
cycloneive_lcell_comb \main_reg|regFile~550 (
// Equation(s):
// \main_reg|regFile~550_combout  = (\main_reg|regFile~535_combout ) # ((\main_reg|regFile~537_combout  & ((\main_reg|regFile~313_combout ) # (\main_reg|regFile~549_combout ))))

	.dataa(\main_reg|regFile~535_combout ),
	.datab(\main_reg|regFile~313_combout ),
	.datac(\main_reg|regFile~537_combout ),
	.datad(\main_reg|regFile~549_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~550_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~550 .lut_mask = 16'hFAEA;
defparam \main_reg|regFile~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N0
cycloneive_lcell_comb \main_reg|regFile[5][17]~feeder (
// Equation(s):
// \main_reg|regFile[5][17]~feeder_combout  = \main_reg|regFile~550_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~550_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[5][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[5][17]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[5][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N1
dffeas \main_reg|regFile[5][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[5][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[5][17] .is_wysiwyg = "true";
defparam \main_reg|regFile[5][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N22
cycloneive_lcell_comb \main_reg|rf_out2~306 (
// Equation(s):
// \main_reg|rf_out2~306_combout  = (\reg_read_addr2[1]~11_combout  & (((\main_reg|regFile[6][17]~q ) # (\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[4][17]~q  & ((!\reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[4][17]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[6][17]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~306_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~306 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out2~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N14
cycloneive_lcell_comb \main_reg|rf_out2~307 (
// Equation(s):
// \main_reg|rf_out2~307_combout  = (\main_reg|rf_out2~306_combout  & (((\main_reg|regFile[7][17]~q ) # (!\reg_read_addr2[0]~12_combout )))) # (!\main_reg|rf_out2~306_combout  & (\main_reg|regFile[5][17]~q  & (\reg_read_addr2[0]~12_combout )))

	.dataa(\main_reg|regFile[5][17]~q ),
	.datab(\main_reg|rf_out2~306_combout ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\main_reg|regFile[7][17]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~307_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~307 .lut_mask = 16'hEC2C;
defparam \main_reg|rf_out2~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N30
cycloneive_lcell_comb \main_reg|rf_out2~308 (
// Equation(s):
// \main_reg|rf_out2~308_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|regFile[1][17]~q ) # ((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & (((\main_reg|regFile[0][17]~q  & !\reg_read_addr2[1]~11_combout ))))

	.dataa(\main_reg|regFile[1][17]~q ),
	.datab(\main_reg|regFile[0][17]~q ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~308_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~308 .lut_mask = 16'hF0AC;
defparam \main_reg|rf_out2~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N8
cycloneive_lcell_comb \main_reg|rf_out2~309 (
// Equation(s):
// \main_reg|rf_out2~309_combout  = (\main_reg|rf_out2~308_combout  & (((\main_reg|regFile[3][17]~q )) # (!\reg_read_addr2[1]~11_combout ))) # (!\main_reg|rf_out2~308_combout  & (\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[2][17]~q )))

	.dataa(\main_reg|rf_out2~308_combout ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[2][17]~q ),
	.datad(\main_reg|regFile[3][17]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~309_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~309 .lut_mask = 16'hEA62;
defparam \main_reg|rf_out2~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N20
cycloneive_lcell_comb \main_reg|rf_out2~310 (
// Equation(s):
// \main_reg|rf_out2~310_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~307_combout ) # ((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (((\main_reg|rf_out2~309_combout  & !\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|rf_out2~307_combout ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|rf_out2~309_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~310_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~310 .lut_mask = 16'hCCB8;
defparam \main_reg|rf_out2~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N30
cycloneive_lcell_comb \main_reg|rf_out2~304 (
// Equation(s):
// \main_reg|rf_out2~304_combout  = (\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout ) # ((\main_reg|regFile[9][17]~q )))) # (!\reg_read_addr2[0]~12_combout  & (!\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[8][17]~q ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[9][17]~q ),
	.datad(\main_reg|regFile[8][17]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~304_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~304 .lut_mask = 16'hB9A8;
defparam \main_reg|rf_out2~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N0
cycloneive_lcell_comb \main_reg|rf_out2~305 (
// Equation(s):
// \main_reg|rf_out2~305_combout  = (\main_reg|rf_out2~304_combout  & ((\main_reg|regFile[11][17]~q ) # ((!\reg_read_addr2[1]~11_combout )))) # (!\main_reg|rf_out2~304_combout  & (((\main_reg|regFile[10][17]~q  & \reg_read_addr2[1]~11_combout ))))

	.dataa(\main_reg|rf_out2~304_combout ),
	.datab(\main_reg|regFile[11][17]~q ),
	.datac(\main_reg|regFile[10][17]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~305_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~305 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out2~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N16
cycloneive_lcell_comb \main_reg|rf_out2~311 (
// Equation(s):
// \main_reg|rf_out2~311_combout  = (\reg_read_addr2[0]~12_combout  & (((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[14][17]~q )) # (!\reg_read_addr2[1]~11_combout  & 
// ((\main_reg|regFile[12][17]~q )))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|regFile[14][17]~q ),
	.datac(\main_reg|regFile[12][17]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~311_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~311 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out2~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N14
cycloneive_lcell_comb \main_reg|rf_out2~312 (
// Equation(s):
// \main_reg|rf_out2~312_combout  = (\main_reg|rf_out2~311_combout  & ((\main_reg|regFile[15][17]~q ) # ((!\reg_read_addr2[0]~12_combout )))) # (!\main_reg|rf_out2~311_combout  & (((\main_reg|regFile[13][17]~q  & \reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[15][17]~q ),
	.datab(\main_reg|rf_out2~311_combout ),
	.datac(\main_reg|regFile[13][17]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~312_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~312 .lut_mask = 16'hB8CC;
defparam \main_reg|rf_out2~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N16
cycloneive_lcell_comb \main_reg|rf_out2~313 (
// Equation(s):
// \main_reg|rf_out2~313_combout  = (\main_reg|rf_out2~310_combout  & (((\main_reg|rf_out2~312_combout ) # (!\reg_read_addr2[3]~9_combout )))) # (!\main_reg|rf_out2~310_combout  & (\main_reg|rf_out2~305_combout  & (\reg_read_addr2[3]~9_combout )))

	.dataa(\main_reg|rf_out2~310_combout ),
	.datab(\main_reg|rf_out2~305_combout ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\main_reg|rf_out2~312_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~313_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~313 .lut_mask = 16'hEA4A;
defparam \main_reg|rf_out2~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N4
cycloneive_lcell_comb \main_reg|rf_out2~301 (
// Equation(s):
// \main_reg|rf_out2~301_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|regFile[23][17]~q ) # ((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (((\main_reg|regFile[19][17]~q  & !\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[23][17]~q ),
	.datab(\main_reg|regFile[19][17]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~301_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~301 .lut_mask = 16'hF0AC;
defparam \main_reg|rf_out2~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N10
cycloneive_lcell_comb \main_reg|rf_out2~302 (
// Equation(s):
// \main_reg|rf_out2~302_combout  = (\main_reg|rf_out2~301_combout  & (((\main_reg|regFile[31][17]~q ) # (!\reg_read_addr2[3]~9_combout )))) # (!\main_reg|rf_out2~301_combout  & (\main_reg|regFile[27][17]~q  & (\reg_read_addr2[3]~9_combout )))

	.dataa(\main_reg|regFile[27][17]~q ),
	.datab(\main_reg|rf_out2~301_combout ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\main_reg|regFile[31][17]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~302_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~302 .lut_mask = 16'hEC2C;
defparam \main_reg|rf_out2~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N20
cycloneive_lcell_comb \main_reg|rf_out2~294 (
// Equation(s):
// \main_reg|rf_out2~294_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & (\main_reg|regFile[26][17]~q )) # (!\reg_read_addr2[3]~9_combout  & 
// ((\main_reg|regFile[18][17]~q )))))

	.dataa(\main_reg|regFile[26][17]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[18][17]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~294_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~294 .lut_mask = 16'hEE30;
defparam \main_reg|rf_out2~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N6
cycloneive_lcell_comb \main_reg|rf_out2~295 (
// Equation(s):
// \main_reg|rf_out2~295_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~294_combout  & ((\main_reg|regFile[30][17]~q ))) # (!\main_reg|rf_out2~294_combout  & (\main_reg|regFile[22][17]~q )))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~294_combout ))))

	.dataa(\main_reg|regFile[22][17]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[30][17]~q ),
	.datad(\main_reg|rf_out2~294_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~295_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~295 .lut_mask = 16'hF388;
defparam \main_reg|rf_out2~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N0
cycloneive_lcell_comb \main_reg|rf_out2~296 (
// Equation(s):
// \main_reg|rf_out2~296_combout  = (\reg_read_addr2[3]~9_combout  & (((\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & ((\reg_read_addr2[2]~10_combout  & ((\main_reg|regFile[21][17]~q ))) # (!\reg_read_addr2[2]~10_combout  & 
// (\main_reg|regFile[17][17]~q ))))

	.dataa(\main_reg|regFile[17][17]~q ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|regFile[21][17]~q ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~296_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~296 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out2~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N14
cycloneive_lcell_comb \main_reg|rf_out2~297 (
// Equation(s):
// \main_reg|rf_out2~297_combout  = (\main_reg|rf_out2~296_combout  & ((\main_reg|regFile[29][17]~q ) # ((!\reg_read_addr2[3]~9_combout )))) # (!\main_reg|rf_out2~296_combout  & (((\reg_read_addr2[3]~9_combout  & \main_reg|regFile[25][17]~q ))))

	.dataa(\main_reg|regFile[29][17]~q ),
	.datab(\main_reg|rf_out2~296_combout ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\main_reg|regFile[25][17]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~297_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~297 .lut_mask = 16'hBC8C;
defparam \main_reg|rf_out2~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N12
cycloneive_lcell_comb \main_reg|rf_out2~298 (
// Equation(s):
// \main_reg|rf_out2~298_combout  = (\reg_read_addr2[3]~9_combout  & (((\main_reg|regFile[24][17]~q ) # (\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & (\main_reg|regFile[16][17]~q  & ((!\reg_read_addr2[2]~10_combout ))))

	.dataa(\main_reg|regFile[16][17]~q ),
	.datab(\main_reg|regFile[24][17]~q ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~298_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~298 .lut_mask = 16'hF0CA;
defparam \main_reg|rf_out2~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N20
cycloneive_lcell_comb \main_reg|rf_out2~299 (
// Equation(s):
// \main_reg|rf_out2~299_combout  = (\main_reg|rf_out2~298_combout  & (((\main_reg|regFile[28][17]~q ) # (!\reg_read_addr2[2]~10_combout )))) # (!\main_reg|rf_out2~298_combout  & (\main_reg|regFile[20][17]~q  & ((\reg_read_addr2[2]~10_combout ))))

	.dataa(\main_reg|rf_out2~298_combout ),
	.datab(\main_reg|regFile[20][17]~q ),
	.datac(\main_reg|regFile[28][17]~q ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~299_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~299 .lut_mask = 16'hE4AA;
defparam \main_reg|rf_out2~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N14
cycloneive_lcell_comb \main_reg|rf_out2~300 (
// Equation(s):
// \main_reg|rf_out2~300_combout  = (\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout ) # ((\main_reg|rf_out2~297_combout )))) # (!\reg_read_addr2[0]~12_combout  & (!\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~299_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|rf_out2~297_combout ),
	.datad(\main_reg|rf_out2~299_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~300_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~300 .lut_mask = 16'hB9A8;
defparam \main_reg|rf_out2~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N28
cycloneive_lcell_comb \main_reg|rf_out2~303 (
// Equation(s):
// \main_reg|rf_out2~303_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~300_combout  & (\main_reg|rf_out2~302_combout )) # (!\main_reg|rf_out2~300_combout  & ((\main_reg|rf_out2~295_combout ))))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~300_combout ))))

	.dataa(\main_reg|rf_out2~302_combout ),
	.datab(\main_reg|rf_out2~295_combout ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\main_reg|rf_out2~300_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~303_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~303 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out2~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N12
cycloneive_lcell_comb \main_reg|rf_out2~314 (
// Equation(s):
// \main_reg|rf_out2~314_combout  = (\reg_read_addr2[4]~13_combout  & ((\main_reg|rf_out2~303_combout ))) # (!\reg_read_addr2[4]~13_combout  & (\main_reg|rf_out2~313_combout ))

	.dataa(\reg_read_addr2[4]~13_combout ),
	.datab(gnd),
	.datac(\main_reg|rf_out2~313_combout ),
	.datad(\main_reg|rf_out2~303_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~314_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~314 .lut_mask = 16'hFA50;
defparam \main_reg|rf_out2~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N13
dffeas \main_reg|rf_out2[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out2~314_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out2[17] .is_wysiwyg = "true";
defparam \main_reg|rf_out2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N22
cycloneive_lcell_comb \mem_data_in[17]~18 (
// Equation(s):
// \mem_data_in[17]~18_combout  = (\main_reg|rf_out2 [17] & \Equal8~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|rf_out2 [17]),
	.datad(\Equal8~0_combout ),
	.cin(gnd),
	.combout(\mem_data_in[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mem_data_in[17]~18 .lut_mask = 16'hF000;
defparam \mem_data_in[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N6
cycloneive_lcell_comb \reg_data_in_prot[16]~9 (
// Equation(s):
// \reg_data_in_prot[16]~9_combout  = (\alu_in1[31]~4_combout  & (\Equal7~1_combout  & ((\main_memory|altsyncram_component|auto_generated|q_a [16])))) # (!\alu_in1[31]~4_combout  & (((\my_program|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\alu_in1[31]~4_combout ),
	.datab(\Equal7~1_combout ),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [16]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\reg_data_in_prot[16]~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in_prot[16]~9 .lut_mask = 16'hD850;
defparam \reg_data_in_prot[16]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N2
cycloneive_lcell_comb \reg_data_in_prot[16]~18 (
// Equation(s):
// \reg_data_in_prot[16]~18_combout  = (\reg_data_in_prot[16]~9_combout  & (((\my_program|altsyncram_component|auto_generated|q_a [6]) # (!\Equal7~0_combout )) # (!\my_program|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\reg_data_in_prot[16]~9_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.datad(\Equal7~0_combout ),
	.cin(gnd),
	.combout(\reg_data_in_prot[16]~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in_prot[16]~18 .lut_mask = 16'hA2AA;
defparam \reg_data_in_prot[16]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N10
cycloneive_lcell_comb \alu|ShiftRight0~5 (
// Equation(s):
// \alu|ShiftRight0~5_combout  = (\alu_in2[2]~56_combout  & (\alu|ShiftRight0~1_combout )) # (!\alu_in2[2]~56_combout  & ((\alu|ShiftRight0~4_combout )))

	.dataa(\alu_in2[2]~56_combout ),
	.datab(gnd),
	.datac(\alu|ShiftRight0~1_combout ),
	.datad(\alu|ShiftRight0~4_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~5 .lut_mask = 16'hF5A0;
defparam \alu|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N12
cycloneive_lcell_comb \alu|ShiftRight0~10 (
// Equation(s):
// \alu|ShiftRight0~10_combout  = (\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [18]))) # (!\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [16]))

	.dataa(gnd),
	.datab(\main_reg|rf_out1 [16]),
	.datac(\main_reg|rf_out1 [18]),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~10 .lut_mask = 16'hF0CC;
defparam \alu|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N12
cycloneive_lcell_comb \alu|ShiftRight0~9 (
// Equation(s):
// \alu|ShiftRight0~9_combout  = (\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [19]))) # (!\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [17]))

	.dataa(\main_reg|rf_out1 [17]),
	.datab(gnd),
	.datac(\alu_in2[1]~57_combout ),
	.datad(\main_reg|rf_out1 [19]),
	.cin(gnd),
	.combout(\alu|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~9 .lut_mask = 16'hFA0A;
defparam \alu|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N30
cycloneive_lcell_comb \alu|ShiftRight0~11 (
// Equation(s):
// \alu|ShiftRight0~11_combout  = (\alu_in2[0]~58_combout  & ((\alu|ShiftRight0~9_combout ))) # (!\alu_in2[0]~58_combout  & (\alu|ShiftRight0~10_combout ))

	.dataa(gnd),
	.datab(\alu_in2[0]~58_combout ),
	.datac(\alu|ShiftRight0~10_combout ),
	.datad(\alu|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~11 .lut_mask = 16'hFC30;
defparam \alu|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N24
cycloneive_lcell_comb \alu|ShiftRight0~12 (
// Equation(s):
// \alu|ShiftRight0~12_combout  = (\alu_in2[2]~56_combout  & (\alu|ShiftRight0~8_combout )) # (!\alu_in2[2]~56_combout  & ((\alu|ShiftRight0~11_combout )))

	.dataa(\alu_in2[2]~56_combout ),
	.datab(gnd),
	.datac(\alu|ShiftRight0~8_combout ),
	.datad(\alu|ShiftRight0~11_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~12 .lut_mask = 16'hF5A0;
defparam \alu|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N18
cycloneive_lcell_comb \alu|ShiftRight0~13 (
// Equation(s):
// \alu|ShiftRight0~13_combout  = (\alu_in2[3]~55_combout  & (\alu|ShiftRight0~5_combout )) # (!\alu_in2[3]~55_combout  & ((\alu|ShiftRight0~12_combout )))

	.dataa(\alu_in2[3]~55_combout ),
	.datab(gnd),
	.datac(\alu|ShiftRight0~5_combout ),
	.datad(\alu|ShiftRight0~12_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~13 .lut_mask = 16'hF5A0;
defparam \alu|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N0
cycloneive_lcell_comb \alu|Mux16~5 (
// Equation(s):
// \alu|Mux16~5_combout  = (\alu_in2[4]~52_combout  & (\main_reg|rf_out1 [31])) # (!\alu_in2[4]~52_combout  & ((\alu|ShiftRight0~38_combout  & (\main_reg|rf_out1 [31])) # (!\alu|ShiftRight0~38_combout  & ((\alu|ShiftRight0~13_combout )))))

	.dataa(\main_reg|rf_out1 [31]),
	.datab(\alu|ShiftRight0~13_combout ),
	.datac(\alu_in2[4]~52_combout ),
	.datad(\alu|ShiftRight0~38_combout ),
	.cin(gnd),
	.combout(\alu|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux16~5 .lut_mask = 16'hAAAC;
defparam \alu|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N14
cycloneive_lcell_comb \alu|Mux16~2 (
// Equation(s):
// \alu|Mux16~2_combout  = (\alu_ctrl~22_combout  & (!\alu_in1[12]~38_combout  & ((\alu|Mux16~5_combout )))) # (!\alu_ctrl~22_combout  & (((\alu|Add1~32_combout ))))

	.dataa(\alu_in1[12]~38_combout ),
	.datab(\alu_ctrl~22_combout ),
	.datac(\alu|Add1~32_combout ),
	.datad(\alu|Mux16~5_combout ),
	.cin(gnd),
	.combout(\alu|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux16~2 .lut_mask = 16'h7430;
defparam \alu|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N18
cycloneive_lcell_comb \alu|Equal0~63 (
// Equation(s):
// \alu|Equal0~63_combout  = \alu_in1[16]~21_combout  $ (((\main_reg|rf_out2 [16] & \alu_in2[29]~10_combout )))

	.dataa(\main_reg|rf_out2 [16]),
	.datab(\alu_in1[16]~21_combout ),
	.datac(gnd),
	.datad(\alu_in2[29]~10_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~63_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~63 .lut_mask = 16'h66CC;
defparam \alu|Equal0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N30
cycloneive_lcell_comb \alu|ShiftLeft0~95 (
// Equation(s):
// \alu|ShiftLeft0~95_combout  = (\alu_in2[0]~58_combout  & (\alu|ShiftLeft0~28_combout )) # (!\alu_in2[0]~58_combout  & ((\alu|ShiftLeft0~82_combout )))

	.dataa(gnd),
	.datab(\alu_in2[0]~58_combout ),
	.datac(\alu|ShiftLeft0~28_combout ),
	.datad(\alu|ShiftLeft0~82_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~95_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~95 .lut_mask = 16'hF3C0;
defparam \alu|ShiftLeft0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N6
cycloneive_lcell_comb \alu|ShiftLeft0~49 (
// Equation(s):
// \alu|ShiftLeft0~49_combout  = (\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [13])) # (!\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [15])))

	.dataa(gnd),
	.datab(\main_reg|rf_out1 [13]),
	.datac(\main_reg|rf_out1 [15]),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~49 .lut_mask = 16'hCCF0;
defparam \alu|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N16
cycloneive_lcell_comb \alu|ShiftLeft0~93 (
// Equation(s):
// \alu|ShiftLeft0~93_combout  = (\alu_in2[0]~58_combout  & ((\alu|ShiftLeft0~49_combout ))) # (!\alu_in2[0]~58_combout  & (\alu|ShiftLeft0~79_combout ))

	.dataa(gnd),
	.datab(\alu|ShiftLeft0~79_combout ),
	.datac(\alu_in2[0]~58_combout ),
	.datad(\alu|ShiftLeft0~49_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~93_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~93 .lut_mask = 16'hFC0C;
defparam \alu|ShiftLeft0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N4
cycloneive_lcell_comb \alu|ShiftLeft0~127 (
// Equation(s):
// \alu|ShiftLeft0~127_combout  = (!\alu_in2[2]~56_combout  & ((\alu_in2[3]~55_combout  & (\alu|ShiftLeft0~95_combout )) # (!\alu_in2[3]~55_combout  & ((\alu|ShiftLeft0~93_combout )))))

	.dataa(\alu|ShiftLeft0~95_combout ),
	.datab(\alu_in2[3]~55_combout ),
	.datac(\alu|ShiftLeft0~93_combout ),
	.datad(\alu_in2[2]~56_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~127_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~127 .lut_mask = 16'h00B8;
defparam \alu|ShiftLeft0~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N16
cycloneive_lcell_comb \alu|ShiftLeft0~45 (
// Equation(s):
// \alu|ShiftLeft0~45_combout  = (\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [9]))) # (!\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [11]))

	.dataa(gnd),
	.datab(\main_reg|rf_out1 [11]),
	.datac(\main_reg|rf_out1 [9]),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~45 .lut_mask = 16'hF0CC;
defparam \alu|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N14
cycloneive_lcell_comb \alu|ShiftLeft0~97 (
// Equation(s):
// \alu|ShiftLeft0~97_combout  = (\alu_in2[0]~58_combout  & ((\alu|ShiftLeft0~45_combout ))) # (!\alu_in2[0]~58_combout  & (\alu|ShiftLeft0~85_combout ))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(gnd),
	.datac(\alu|ShiftLeft0~85_combout ),
	.datad(\alu|ShiftLeft0~45_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~97_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~97 .lut_mask = 16'hFA50;
defparam \alu|ShiftLeft0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N24
cycloneive_lcell_comb \alu|ShiftLeft0~98 (
// Equation(s):
// \alu|ShiftLeft0~98_combout  = (\alu_in2[3]~55_combout  & ((\alu|ShiftLeft0~17_combout ))) # (!\alu_in2[3]~55_combout  & (\alu|ShiftLeft0~97_combout ))

	.dataa(gnd),
	.datab(\alu_in2[3]~55_combout ),
	.datac(\alu|ShiftLeft0~97_combout ),
	.datad(\alu|ShiftLeft0~17_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~98_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~98 .lut_mask = 16'hFC30;
defparam \alu|ShiftLeft0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N26
cycloneive_lcell_comb \alu|ShiftLeft0~128 (
// Equation(s):
// \alu|ShiftLeft0~128_combout  = (!\alu_in2[4]~52_combout  & ((\alu|ShiftLeft0~127_combout ) # ((\alu_in2[2]~56_combout  & \alu|ShiftLeft0~98_combout ))))

	.dataa(\alu_in2[4]~52_combout ),
	.datab(\alu_in2[2]~56_combout ),
	.datac(\alu|ShiftLeft0~127_combout ),
	.datad(\alu|ShiftLeft0~98_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~128_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~128 .lut_mask = 16'h5450;
defparam \alu|ShiftLeft0~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N16
cycloneive_lcell_comb \alu|ShiftLeft0~4 (
// Equation(s):
// \alu|ShiftLeft0~4_combout  = (!\alu_in2[0]~58_combout  & (!\alu_in1[12]~38_combout  & (\alu|ShiftRight1~6_combout  & !\alu_in2[1]~57_combout )))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\alu_in1[12]~38_combout ),
	.datac(\alu|ShiftRight1~6_combout ),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~4 .lut_mask = 16'h0010;
defparam \alu|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N16
cycloneive_lcell_comb \alu|ShiftLeft0~129 (
// Equation(s):
// \alu|ShiftLeft0~129_combout  = (\alu|ShiftRight0~38_combout ) # ((\alu_in2[4]~52_combout  & (!\alu|ShiftLeft0~4_combout )) # (!\alu_in2[4]~52_combout  & ((\alu_in1[12]~38_combout ))))

	.dataa(\alu|ShiftLeft0~4_combout ),
	.datab(\alu_in2[4]~52_combout ),
	.datac(\alu_in1[12]~38_combout ),
	.datad(\alu|ShiftRight0~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~129_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~129 .lut_mask = 16'hFF74;
defparam \alu|ShiftLeft0~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N22
cycloneive_lcell_comb \alu|ShiftLeft0~130 (
// Equation(s):
// \alu|ShiftLeft0~130_combout  = (!\alu|ShiftLeft0~129_combout  & ((\alu|ShiftLeft0~128_combout ) # ((\alu_in2[4]~52_combout  & \main_reg|rf_out1 [0]))))

	.dataa(\alu|ShiftLeft0~128_combout ),
	.datab(\alu_in2[4]~52_combout ),
	.datac(\main_reg|rf_out1 [0]),
	.datad(\alu|ShiftLeft0~129_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~130_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~130 .lut_mask = 16'h00EA;
defparam \alu|ShiftLeft0~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N8
cycloneive_lcell_comb \alu|Mux16~3 (
// Equation(s):
// \alu|Mux16~3_combout  = (\alu_ctrl~21_combout  & ((\alu|ShiftLeft0~130_combout ) # ((\alu_ctrl~22_combout )))) # (!\alu_ctrl~21_combout  & (((!\alu_ctrl~22_combout  & \alu|Add0~32_combout ))))

	.dataa(\alu_ctrl~21_combout ),
	.datab(\alu|ShiftLeft0~130_combout ),
	.datac(\alu_ctrl~22_combout ),
	.datad(\alu|Add0~32_combout ),
	.cin(gnd),
	.combout(\alu|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux16~3 .lut_mask = 16'hADA8;
defparam \alu|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N14
cycloneive_lcell_comb \alu|ShiftRight1~68 (
// Equation(s):
// \alu|ShiftRight1~68_combout  = (!\alu_in2[4]~52_combout  & (\alu|ShiftRight0~13_combout  & (!\alu_in1[12]~38_combout  & !\alu|ShiftRight0~38_combout )))

	.dataa(\alu_in2[4]~52_combout ),
	.datab(\alu|ShiftRight0~13_combout ),
	.datac(\alu_in1[12]~38_combout ),
	.datad(\alu|ShiftRight0~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~68_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~68 .lut_mask = 16'h0004;
defparam \alu|ShiftRight1~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N26
cycloneive_lcell_comb \alu|Mux16~4 (
// Equation(s):
// \alu|Mux16~4_combout  = (\alu_ctrl~22_combout  & ((\alu|Mux16~3_combout  & ((\alu|ShiftRight1~68_combout ))) # (!\alu|Mux16~3_combout  & (\alu|Equal0~63_combout )))) # (!\alu_ctrl~22_combout  & (((\alu|Mux16~3_combout ))))

	.dataa(\alu|Equal0~63_combout ),
	.datab(\alu_ctrl~22_combout ),
	.datac(\alu|Mux16~3_combout ),
	.datad(\alu|ShiftRight1~68_combout ),
	.cin(gnd),
	.combout(\alu|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux16~4 .lut_mask = 16'hF838;
defparam \alu|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N16
cycloneive_lcell_comb \reg_data_in_prot[16]~11 (
// Equation(s):
// \reg_data_in_prot[16]~11_combout  = (\alu_ctrl~20_combout  & (\alu|Mux31~1_combout  & (\alu|Mux16~2_combout ))) # (!\alu_ctrl~20_combout  & ((\alu|Mux16~4_combout ) # ((\alu|Mux31~1_combout  & \alu|Mux16~2_combout ))))

	.dataa(\alu_ctrl~20_combout ),
	.datab(\alu|Mux31~1_combout ),
	.datac(\alu|Mux16~2_combout ),
	.datad(\alu|Mux16~4_combout ),
	.cin(gnd),
	.combout(\reg_data_in_prot[16]~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in_prot[16]~11 .lut_mask = 16'hD5C0;
defparam \reg_data_in_prot[16]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N20
cycloneive_lcell_comb \reg_data_in_prot[16]~10 (
// Equation(s):
// \reg_data_in_prot[16]~10_combout  = (\reg_data_in_prot~2_combout  & ((\alu_in2[16]~26_combout  & ((\alu_in1[16]~21_combout ) # (!\alu_ctrl~21_combout ))) # (!\alu_in2[16]~26_combout  & (!\alu_ctrl~21_combout  & \alu_in1[16]~21_combout ))))

	.dataa(\alu_in2[16]~26_combout ),
	.datab(\alu_ctrl~21_combout ),
	.datac(\alu_in1[16]~21_combout ),
	.datad(\reg_data_in_prot~2_combout ),
	.cin(gnd),
	.combout(\reg_data_in_prot[16]~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in_prot[16]~10 .lut_mask = 16'hB200;
defparam \reg_data_in_prot[16]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N6
cycloneive_lcell_comb \reg_data_in_prot[16]~12 (
// Equation(s):
// \reg_data_in_prot[16]~12_combout  = (\alu_ctrl~18_combout  & ((\reg_data_in_prot[16]~10_combout ) # ((!\alu_ctrl~19_combout  & \reg_data_in_prot[16]~11_combout ))))

	.dataa(\alu_ctrl~19_combout ),
	.datab(\reg_data_in_prot[16]~11_combout ),
	.datac(\alu_ctrl~18_combout ),
	.datad(\reg_data_in_prot[16]~10_combout ),
	.cin(gnd),
	.combout(\reg_data_in_prot[16]~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in_prot[16]~12 .lut_mask = 16'hF040;
defparam \reg_data_in_prot[16]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N24
cycloneive_lcell_comb \reg_data_in_prot[16]~13 (
// Equation(s):
// \reg_data_in_prot[16]~13_combout  = (\Equal2~0_combout  & ((\reg_data_in_prot[16]~12_combout ) # ((\alu|Mux31~8_combout  & \alu|Mult0|auto_generated|w513w [16]))))

	.dataa(\alu|Mux31~8_combout ),
	.datab(\alu|Mult0|auto_generated|w513w [16]),
	.datac(\Equal2~0_combout ),
	.datad(\reg_data_in_prot[16]~12_combout ),
	.cin(gnd),
	.combout(\reg_data_in_prot[16]~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in_prot[16]~13 .lut_mask = 16'hF080;
defparam \reg_data_in_prot[16]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N18
cycloneive_lcell_comb \reg_data_in_prot[16]~14 (
// Equation(s):
// \reg_data_in_prot[16]~14_combout  = (\always0~2_combout  & (((\reg_data_in_prot[16]~18_combout ) # (\reg_data_in_prot[16]~13_combout )))) # (!\always0~2_combout  & (\main_reg|rf_out2 [16]))

	.dataa(\main_reg|rf_out2 [16]),
	.datab(\reg_data_in_prot[16]~18_combout ),
	.datac(\always0~2_combout ),
	.datad(\reg_data_in_prot[16]~13_combout ),
	.cin(gnd),
	.combout(\reg_data_in_prot[16]~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in_prot[16]~14 .lut_mask = 16'hFACA;
defparam \reg_data_in_prot[16]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N0
cycloneive_lcell_comb \main_reg|regFile~551 (
// Equation(s):
// \main_reg|regFile~551_combout  = (\main_reg|regFile~35_combout  & ((\always0~6_combout  & (\main_reg|rf_out1 [16])) # (!\always0~6_combout  & ((\reg_data_in_prot[16]~14_combout )))))

	.dataa(\main_reg|regFile~35_combout ),
	.datab(\always0~6_combout ),
	.datac(\main_reg|rf_out1 [16]),
	.datad(\reg_data_in_prot[16]~14_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~551_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~551 .lut_mask = 16'hA280;
defparam \main_reg|regFile~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N10
cycloneive_lcell_comb \main_reg|regFile~553 (
// Equation(s):
// \main_reg|regFile~553_combout  = (\main_reg|regFile~552_combout ) # (\main_reg|regFile~551_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~552_combout ),
	.datad(\main_reg|regFile~551_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~553_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~553 .lut_mask = 16'hFFF0;
defparam \main_reg|regFile~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N10
cycloneive_lcell_comb \main_reg|regFile[12][16]~feeder (
// Equation(s):
// \main_reg|regFile[12][16]~feeder_combout  = \main_reg|regFile~553_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~553_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[12][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[12][16]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[12][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N11
dffeas \main_reg|regFile[12][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[12][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[12][16] .is_wysiwyg = "true";
defparam \main_reg|regFile[12][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N0
cycloneive_lcell_comb \main_reg|rf_out2~332 (
// Equation(s):
// \main_reg|rf_out2~332_combout  = (\reg_read_addr2[0]~12_combout  & (((\main_reg|regFile[13][16]~q ) # (\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & (\main_reg|regFile[12][16]~q  & ((!\reg_read_addr2[1]~11_combout ))))

	.dataa(\main_reg|regFile[12][16]~q ),
	.datab(\main_reg|regFile[13][16]~q ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~332_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~332 .lut_mask = 16'hF0CA;
defparam \main_reg|rf_out2~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N22
cycloneive_lcell_comb \main_reg|rf_out2~333 (
// Equation(s):
// \main_reg|rf_out2~333_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~332_combout  & (\main_reg|regFile[15][16]~q )) # (!\main_reg|rf_out2~332_combout  & ((\main_reg|regFile[14][16]~q ))))) # (!\reg_read_addr2[1]~11_combout  & 
// (\main_reg|rf_out2~332_combout ))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|rf_out2~332_combout ),
	.datac(\main_reg|regFile[15][16]~q ),
	.datad(\main_reg|regFile[14][16]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~333_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~333 .lut_mask = 16'hE6C4;
defparam \main_reg|rf_out2~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N26
cycloneive_lcell_comb \main_reg|rf_out2~327 (
// Equation(s):
// \main_reg|rf_out2~327_combout  = (\reg_read_addr2[1]~11_combout  & (((\main_reg|regFile[10][16]~q ) # (\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[8][16]~q  & ((!\reg_read_addr2[0]~12_combout ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|regFile[8][16]~q ),
	.datac(\main_reg|regFile[10][16]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~327_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~327 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out2~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N10
cycloneive_lcell_comb \main_reg|rf_out2~328 (
// Equation(s):
// \main_reg|rf_out2~328_combout  = (\main_reg|rf_out2~327_combout  & (((\main_reg|regFile[11][16]~q ) # (!\reg_read_addr2[0]~12_combout )))) # (!\main_reg|rf_out2~327_combout  & (\main_reg|regFile[9][16]~q  & ((\reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[9][16]~q ),
	.datab(\main_reg|rf_out2~327_combout ),
	.datac(\main_reg|regFile[11][16]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~328_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~328 .lut_mask = 16'hE2CC;
defparam \main_reg|rf_out2~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N4
cycloneive_lcell_comb \main_reg|rf_out2~329 (
// Equation(s):
// \main_reg|rf_out2~329_combout  = (\reg_read_addr2[1]~11_combout  & (((\main_reg|regFile[2][16]~q ) # (\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[0][16]~q  & ((!\reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[0][16]~q ),
	.datab(\main_reg|regFile[2][16]~q ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~329_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~329 .lut_mask = 16'hF0CA;
defparam \main_reg|rf_out2~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N2
cycloneive_lcell_comb \main_reg|rf_out2~330 (
// Equation(s):
// \main_reg|rf_out2~330_combout  = (\main_reg|rf_out2~329_combout  & ((\main_reg|regFile[3][16]~q ) # ((!\reg_read_addr2[0]~12_combout )))) # (!\main_reg|rf_out2~329_combout  & (((\main_reg|regFile[1][16]~q  & \reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[3][16]~q ),
	.datab(\main_reg|rf_out2~329_combout ),
	.datac(\main_reg|regFile[1][16]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~330_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~330 .lut_mask = 16'hB8CC;
defparam \main_reg|rf_out2~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N24
cycloneive_lcell_comb \main_reg|rf_out2~331 (
// Equation(s):
// \main_reg|rf_out2~331_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~328_combout ) # ((\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & (((!\reg_read_addr2[2]~10_combout  & \main_reg|rf_out2~330_combout ))))

	.dataa(\main_reg|rf_out2~328_combout ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|rf_out2~330_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~331_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~331 .lut_mask = 16'hCBC8;
defparam \main_reg|rf_out2~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N2
cycloneive_lcell_comb \main_reg|rf_out2~325 (
// Equation(s):
// \main_reg|rf_out2~325_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & ((\main_reg|regFile[5][16]~q ))) # (!\reg_read_addr2[0]~12_combout  & 
// (\main_reg|regFile[4][16]~q ))))

	.dataa(\main_reg|regFile[4][16]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[5][16]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~325_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~325 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out2~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N20
cycloneive_lcell_comb \main_reg|rf_out2~326 (
// Equation(s):
// \main_reg|rf_out2~326_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~325_combout  & (\main_reg|regFile[7][16]~q )) # (!\main_reg|rf_out2~325_combout  & ((\main_reg|regFile[6][16]~q ))))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~325_combout ))))

	.dataa(\main_reg|regFile[7][16]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[6][16]~q ),
	.datad(\main_reg|rf_out2~325_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~326_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~326 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out2~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N20
cycloneive_lcell_comb \main_reg|rf_out2~334 (
// Equation(s):
// \main_reg|rf_out2~334_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~331_combout  & (\main_reg|rf_out2~333_combout )) # (!\main_reg|rf_out2~331_combout  & ((\main_reg|rf_out2~326_combout ))))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~331_combout ))))

	.dataa(\main_reg|rf_out2~333_combout ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|rf_out2~331_combout ),
	.datad(\main_reg|rf_out2~326_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~334_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~334 .lut_mask = 16'hBCB0;
defparam \main_reg|rf_out2~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N30
cycloneive_lcell_comb \main_reg|rf_out2~322 (
// Equation(s):
// \main_reg|rf_out2~322_combout  = (\reg_read_addr2[3]~9_combout  & (((\main_reg|regFile[27][16]~q ) # (\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & (\main_reg|regFile[19][16]~q  & ((!\reg_read_addr2[2]~10_combout ))))

	.dataa(\main_reg|regFile[19][16]~q ),
	.datab(\main_reg|regFile[27][16]~q ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~322_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~322 .lut_mask = 16'hF0CA;
defparam \main_reg|rf_out2~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N2
cycloneive_lcell_comb \main_reg|rf_out2~323 (
// Equation(s):
// \main_reg|rf_out2~323_combout  = (\main_reg|rf_out2~322_combout  & (((\main_reg|regFile[31][16]~q ) # (!\reg_read_addr2[2]~10_combout )))) # (!\main_reg|rf_out2~322_combout  & (\main_reg|regFile[23][16]~q  & (\reg_read_addr2[2]~10_combout )))

	.dataa(\main_reg|rf_out2~322_combout ),
	.datab(\main_reg|regFile[23][16]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|regFile[31][16]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~323_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~323 .lut_mask = 16'hEA4A;
defparam \main_reg|rf_out2~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N0
cycloneive_lcell_comb \main_reg|rf_out2~315 (
// Equation(s):
// \main_reg|rf_out2~315_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & ((\main_reg|regFile[25][16]~q ))) # (!\reg_read_addr2[3]~9_combout  & 
// (\main_reg|regFile[17][16]~q ))))

	.dataa(\main_reg|regFile[17][16]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[25][16]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~315_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~315 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out2~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N26
cycloneive_lcell_comb \main_reg|rf_out2~316 (
// Equation(s):
// \main_reg|rf_out2~316_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~315_combout  & ((\main_reg|regFile[29][16]~q ))) # (!\main_reg|rf_out2~315_combout  & (\main_reg|regFile[21][16]~q )))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~315_combout ))))

	.dataa(\main_reg|regFile[21][16]~q ),
	.datab(\main_reg|regFile[29][16]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|rf_out2~315_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~316_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~316 .lut_mask = 16'hCFA0;
defparam \main_reg|rf_out2~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N6
cycloneive_lcell_comb \main_reg|rf_out2~317 (
// Equation(s):
// \main_reg|rf_out2~317_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|regFile[22][16]~q ) # ((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (((\main_reg|regFile[18][16]~q  & !\reg_read_addr2[3]~9_combout ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|regFile[22][16]~q ),
	.datac(\main_reg|regFile[18][16]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~317_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~317 .lut_mask = 16'hAAD8;
defparam \main_reg|rf_out2~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N12
cycloneive_lcell_comb \main_reg|rf_out2~318 (
// Equation(s):
// \main_reg|rf_out2~318_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~317_combout  & ((\main_reg|regFile[30][16]~q ))) # (!\main_reg|rf_out2~317_combout  & (\main_reg|regFile[26][16]~q )))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~317_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|regFile[26][16]~q ),
	.datac(\main_reg|regFile[30][16]~q ),
	.datad(\main_reg|rf_out2~317_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~318_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~318 .lut_mask = 16'hF588;
defparam \main_reg|rf_out2~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N22
cycloneive_lcell_comb \main_reg|rf_out2~319 (
// Equation(s):
// \main_reg|rf_out2~319_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|regFile[20][16]~q ) # ((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (((\main_reg|regFile[16][16]~q  & !\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[20][16]~q ),
	.datab(\main_reg|regFile[16][16]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~319_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~319 .lut_mask = 16'hF0AC;
defparam \main_reg|rf_out2~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N12
cycloneive_lcell_comb \main_reg|rf_out2~320 (
// Equation(s):
// \main_reg|rf_out2~320_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~319_combout  & ((\main_reg|regFile[28][16]~q ))) # (!\main_reg|rf_out2~319_combout  & (\main_reg|regFile[24][16]~q )))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~319_combout ))))

	.dataa(\main_reg|regFile[24][16]~q ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|regFile[28][16]~q ),
	.datad(\main_reg|rf_out2~319_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~320_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~320 .lut_mask = 16'hF388;
defparam \main_reg|rf_out2~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N16
cycloneive_lcell_comb \main_reg|rf_out2~321 (
// Equation(s):
// \main_reg|rf_out2~321_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~318_combout ) # ((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & (((!\reg_read_addr2[0]~12_combout  & \main_reg|rf_out2~320_combout ))))

	.dataa(\main_reg|rf_out2~318_combout ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\main_reg|rf_out2~320_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~321_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~321 .lut_mask = 16'hCBC8;
defparam \main_reg|rf_out2~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N28
cycloneive_lcell_comb \main_reg|rf_out2~324 (
// Equation(s):
// \main_reg|rf_out2~324_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~321_combout  & (\main_reg|rf_out2~323_combout )) # (!\main_reg|rf_out2~321_combout  & ((\main_reg|rf_out2~316_combout ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~321_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|rf_out2~323_combout ),
	.datac(\main_reg|rf_out2~316_combout ),
	.datad(\main_reg|rf_out2~321_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~324_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~324 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N16
cycloneive_lcell_comb \main_reg|rf_out2~335 (
// Equation(s):
// \main_reg|rf_out2~335_combout  = (\reg_read_addr2[4]~13_combout  & ((\main_reg|rf_out2~324_combout ))) # (!\reg_read_addr2[4]~13_combout  & (\main_reg|rf_out2~334_combout ))

	.dataa(\main_reg|rf_out2~334_combout ),
	.datab(gnd),
	.datac(\main_reg|rf_out2~324_combout ),
	.datad(\reg_read_addr2[4]~13_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~335_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~335 .lut_mask = 16'hF0AA;
defparam \main_reg|rf_out2~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N17
dffeas \main_reg|rf_out2[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out2~335_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out2[16] .is_wysiwyg = "true";
defparam \main_reg|rf_out2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N2
cycloneive_lcell_comb \mem_data_in[16]~19 (
// Equation(s):
// \mem_data_in[16]~19_combout  = (\Equal8~0_combout  & \main_reg|rf_out2 [16])

	.dataa(\Equal8~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|rf_out2 [16]),
	.cin(gnd),
	.combout(\mem_data_in[16]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mem_data_in[16]~19 .lut_mask = 16'hAA00;
defparam \mem_data_in[16]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N24
cycloneive_lcell_comb \reg_data_in_prot[15]~17 (
// Equation(s):
// \reg_data_in_prot[15]~17_combout  = (\alu_in1[31]~4_combout  & (\main_memory|altsyncram_component|auto_generated|q_a [15] & (\Equal7~1_combout ))) # (!\alu_in1[31]~4_combout  & (((\my_program|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [15]),
	.datab(\Equal7~1_combout ),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [15]),
	.datad(\alu_in1[31]~4_combout ),
	.cin(gnd),
	.combout(\reg_data_in_prot[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in_prot[15]~17 .lut_mask = 16'h88F0;
defparam \reg_data_in_prot[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N0
cycloneive_lcell_comb \main_reg|regFile~558 (
// Equation(s):
// \main_reg|regFile~558_combout  = (\always0~2_combout  & ((\reg_data_in_prot[15]~17_combout ) # ((\Equal2~0_combout )))) # (!\always0~2_combout  & (((\main_reg|rf_out2 [15]))))

	.dataa(\reg_data_in_prot[15]~17_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\always0~2_combout ),
	.datad(\main_reg|rf_out2 [15]),
	.cin(gnd),
	.combout(\main_reg|regFile~558_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~558 .lut_mask = 16'hEFE0;
defparam \main_reg|regFile~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N6
cycloneive_lcell_comb \main_reg|regFile~559 (
// Equation(s):
// \main_reg|regFile~559_combout  = (\main_reg|regFile~35_combout  & ((\always0~6_combout  & (\main_reg|rf_out1 [15])) # (!\always0~6_combout  & ((\main_reg|regFile~558_combout )))))

	.dataa(\main_reg|rf_out1 [15]),
	.datab(\main_reg|regFile~558_combout ),
	.datac(\always0~6_combout ),
	.datad(\main_reg|regFile~35_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~559_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~559 .lut_mask = 16'hAC00;
defparam \main_reg|regFile~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N8
cycloneive_lcell_comb \main_reg|Mux16~10 (
// Equation(s):
// \main_reg|Mux16~10_combout  = (\reg_store_addr[0]~5_combout  & (((\main_reg|regFile[5][15]~q ) # (\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & (\main_reg|regFile[4][15]~q  & ((!\reg_store_addr[1]~4_combout ))))

	.dataa(\main_reg|regFile[4][15]~q ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile[5][15]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux16~10 .lut_mask = 16'hCCE2;
defparam \main_reg|Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N18
cycloneive_lcell_comb \main_reg|Mux16~11 (
// Equation(s):
// \main_reg|Mux16~11_combout  = (\main_reg|Mux16~10_combout  & (((\main_reg|regFile[7][15]~q ) # (!\reg_store_addr[1]~4_combout )))) # (!\main_reg|Mux16~10_combout  & (\main_reg|regFile[6][15]~q  & ((\reg_store_addr[1]~4_combout ))))

	.dataa(\main_reg|regFile[6][15]~q ),
	.datab(\main_reg|regFile[7][15]~q ),
	.datac(\main_reg|Mux16~10_combout ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux16~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux16~11 .lut_mask = 16'hCAF0;
defparam \main_reg|Mux16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N6
cycloneive_lcell_comb \main_reg|Mux16~17 (
// Equation(s):
// \main_reg|Mux16~17_combout  = (\reg_store_addr[0]~5_combout  & (((\main_reg|regFile[13][15]~q ) # (\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & (\main_reg|regFile[12][15]~q  & ((!\reg_store_addr[1]~4_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[12][15]~q ),
	.datac(\main_reg|regFile[13][15]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux16~17_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux16~17 .lut_mask = 16'hAAE4;
defparam \main_reg|Mux16~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N8
cycloneive_lcell_comb \main_reg|Mux16~18 (
// Equation(s):
// \main_reg|Mux16~18_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|Mux16~17_combout  & ((\main_reg|regFile[15][15]~q ))) # (!\main_reg|Mux16~17_combout  & (\main_reg|regFile[14][15]~q )))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|Mux16~17_combout ))))

	.dataa(\main_reg|regFile[14][15]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[15][15]~q ),
	.datad(\main_reg|Mux16~17_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux16~18_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux16~18 .lut_mask = 16'hF388;
defparam \main_reg|Mux16~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N24
cycloneive_lcell_comb \main_reg|Mux16~12 (
// Equation(s):
// \main_reg|Mux16~12_combout  = (\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout ) # ((\main_reg|regFile[10][15]~q )))) # (!\reg_store_addr[1]~4_combout  & (!\reg_store_addr[0]~5_combout  & ((\main_reg|regFile[8][15]~q ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile[10][15]~q ),
	.datad(\main_reg|regFile[8][15]~q ),
	.cin(gnd),
	.combout(\main_reg|Mux16~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux16~12 .lut_mask = 16'hB9A8;
defparam \main_reg|Mux16~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N2
cycloneive_lcell_comb \main_reg|Mux16~13 (
// Equation(s):
// \main_reg|Mux16~13_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|Mux16~12_combout  & ((\main_reg|regFile[11][15]~q ))) # (!\main_reg|Mux16~12_combout  & (\main_reg|regFile[9][15]~q )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|Mux16~12_combout ))))

	.dataa(\main_reg|regFile[9][15]~q ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile[11][15]~q ),
	.datad(\main_reg|Mux16~12_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux16~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux16~13 .lut_mask = 16'hF388;
defparam \main_reg|Mux16~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N24
cycloneive_lcell_comb \main_reg|Mux16~14 (
// Equation(s):
// \main_reg|Mux16~14_combout  = (\reg_store_addr[0]~5_combout  & (((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout  & ((\main_reg|regFile[2][15]~q ))) # (!\reg_store_addr[1]~4_combout  & 
// (\main_reg|regFile[0][15]~q ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[0][15]~q ),
	.datac(\reg_store_addr[1]~4_combout ),
	.datad(\main_reg|regFile[2][15]~q ),
	.cin(gnd),
	.combout(\main_reg|Mux16~14_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux16~14 .lut_mask = 16'hF4A4;
defparam \main_reg|Mux16~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N2
cycloneive_lcell_comb \main_reg|Mux16~15 (
// Equation(s):
// \main_reg|Mux16~15_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|Mux16~14_combout  & ((\main_reg|regFile[3][15]~q ))) # (!\main_reg|Mux16~14_combout  & (\main_reg|regFile[1][15]~q )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|Mux16~14_combout ))))

	.dataa(\main_reg|regFile[1][15]~q ),
	.datab(\main_reg|regFile[3][15]~q ),
	.datac(\reg_store_addr[0]~5_combout ),
	.datad(\main_reg|Mux16~14_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux16~15_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux16~15 .lut_mask = 16'hCFA0;
defparam \main_reg|Mux16~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N16
cycloneive_lcell_comb \main_reg|Mux16~16 (
// Equation(s):
// \main_reg|Mux16~16_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & (\main_reg|Mux16~13_combout )) # (!\reg_store_addr[3]~1_combout  & 
// ((\main_reg|Mux16~15_combout )))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|Mux16~13_combout ),
	.datac(\main_reg|Mux16~15_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux16~16_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux16~16 .lut_mask = 16'hEE50;
defparam \main_reg|Mux16~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N2
cycloneive_lcell_comb \main_reg|Mux16~19 (
// Equation(s):
// \main_reg|Mux16~19_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|Mux16~16_combout  & ((\main_reg|Mux16~18_combout ))) # (!\main_reg|Mux16~16_combout  & (\main_reg|Mux16~11_combout )))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|Mux16~16_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|Mux16~11_combout ),
	.datac(\main_reg|Mux16~18_combout ),
	.datad(\main_reg|Mux16~16_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux16~19_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux16~19 .lut_mask = 16'hF588;
defparam \main_reg|Mux16~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N26
cycloneive_lcell_comb \main_reg|Mux16~0 (
// Equation(s):
// \main_reg|Mux16~0_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[25][15]~q ) # ((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & (((\main_reg|regFile[17][15]~q  & !\reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile[25][15]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[17][15]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux16~0 .lut_mask = 16'hCCB8;
defparam \main_reg|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N12
cycloneive_lcell_comb \main_reg|Mux16~1 (
// Equation(s):
// \main_reg|Mux16~1_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|Mux16~0_combout  & ((\main_reg|regFile[29][15]~q ))) # (!\main_reg|Mux16~0_combout  & (\main_reg|regFile[21][15]~q )))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|Mux16~0_combout ))))

	.dataa(\main_reg|regFile[21][15]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|Mux16~0_combout ),
	.datad(\main_reg|regFile[29][15]~q ),
	.cin(gnd),
	.combout(\main_reg|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux16~1 .lut_mask = 16'hF838;
defparam \main_reg|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N10
cycloneive_lcell_comb \main_reg|Mux16~7 (
// Equation(s):
// \main_reg|Mux16~7_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & (\main_reg|regFile[27][15]~q )) # (!\reg_store_addr[3]~1_combout  & 
// ((\main_reg|regFile[19][15]~q )))))

	.dataa(\main_reg|regFile[27][15]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\main_reg|regFile[19][15]~q ),
	.cin(gnd),
	.combout(\main_reg|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux16~7 .lut_mask = 16'hE3E0;
defparam \main_reg|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N14
cycloneive_lcell_comb \main_reg|Mux16~8 (
// Equation(s):
// \main_reg|Mux16~8_combout  = (\main_reg|Mux16~7_combout  & (((\main_reg|regFile[31][15]~q )) # (!\reg_store_addr[2]~2_combout ))) # (!\main_reg|Mux16~7_combout  & (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile[23][15]~q ))))

	.dataa(\main_reg|Mux16~7_combout ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[31][15]~q ),
	.datad(\main_reg|regFile[23][15]~q ),
	.cin(gnd),
	.combout(\main_reg|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux16~8 .lut_mask = 16'hE6A2;
defparam \main_reg|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N16
cycloneive_lcell_comb \main_reg|Mux16~2 (
// Equation(s):
// \main_reg|Mux16~2_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & (\main_reg|regFile[22][15]~q )) # (!\reg_store_addr[2]~2_combout  & 
// ((\main_reg|regFile[18][15]~q )))))

	.dataa(\main_reg|regFile[22][15]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[18][15]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux16~2 .lut_mask = 16'hEE30;
defparam \main_reg|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N14
cycloneive_lcell_comb \main_reg|Mux16~3 (
// Equation(s):
// \main_reg|Mux16~3_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|Mux16~2_combout  & ((\main_reg|regFile[30][15]~q ))) # (!\main_reg|Mux16~2_combout  & (\main_reg|regFile[26][15]~q )))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|Mux16~2_combout ))))

	.dataa(\main_reg|regFile[26][15]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[30][15]~q ),
	.datad(\main_reg|Mux16~2_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux16~3 .lut_mask = 16'hF388;
defparam \main_reg|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N2
cycloneive_lcell_comb \main_reg|Mux16~4 (
// Equation(s):
// \main_reg|Mux16~4_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & ((\main_reg|regFile[20][15]~q ))) # (!\reg_store_addr[2]~2_combout  & 
// (\main_reg|regFile[16][15]~q ))))

	.dataa(\main_reg|regFile[16][15]~q ),
	.datab(\main_reg|regFile[20][15]~q ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux16~4 .lut_mask = 16'hFC0A;
defparam \main_reg|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N4
cycloneive_lcell_comb \main_reg|Mux16~5 (
// Equation(s):
// \main_reg|Mux16~5_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|Mux16~4_combout  & ((\main_reg|regFile[28][15]~q ))) # (!\main_reg|Mux16~4_combout  & (\main_reg|regFile[24][15]~q )))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|Mux16~4_combout ))))

	.dataa(\main_reg|regFile[24][15]~q ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile[28][15]~q ),
	.datad(\main_reg|Mux16~4_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux16~5 .lut_mask = 16'hF388;
defparam \main_reg|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y42_N12
cycloneive_lcell_comb \main_reg|Mux16~6 (
// Equation(s):
// \main_reg|Mux16~6_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|Mux16~3_combout ) # ((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (((!\reg_store_addr[0]~5_combout  & \main_reg|Mux16~5_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|Mux16~3_combout ),
	.datac(\reg_store_addr[0]~5_combout ),
	.datad(\main_reg|Mux16~5_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux16~6 .lut_mask = 16'hADA8;
defparam \main_reg|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N6
cycloneive_lcell_comb \main_reg|Mux16~9 (
// Equation(s):
// \main_reg|Mux16~9_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|Mux16~6_combout  & ((\main_reg|Mux16~8_combout ))) # (!\main_reg|Mux16~6_combout  & (\main_reg|Mux16~1_combout )))) # (!\reg_store_addr[0]~5_combout  & (((\main_reg|Mux16~6_combout 
// ))))

	.dataa(\main_reg|Mux16~1_combout ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|Mux16~8_combout ),
	.datad(\main_reg|Mux16~6_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux16~9 .lut_mask = 16'hF388;
defparam \main_reg|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N0
cycloneive_lcell_comb \main_reg|regFile~554 (
// Equation(s):
// \main_reg|regFile~554_combout  = (!\wen_prot~q  & ((\reg_store_addr[4]~3_combout  & ((\main_reg|Mux16~9_combout ))) # (!\reg_store_addr[4]~3_combout  & (\main_reg|Mux16~19_combout ))))

	.dataa(\wen_prot~q ),
	.datab(\main_reg|Mux16~19_combout ),
	.datac(\reg_store_addr[4]~3_combout ),
	.datad(\main_reg|Mux16~9_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~554_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~554 .lut_mask = 16'h5404;
defparam \main_reg|regFile~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N8
cycloneive_lcell_comb \reg_data_in_prot[15]~15 (
// Equation(s):
// \reg_data_in_prot[15]~15_combout  = (\reg_data_in_prot~2_combout  & ((\alu_ctrl~21_combout  & (\alu_in2[15]~27_combout  & \alu_in1[15]~22_combout )) # (!\alu_ctrl~21_combout  & ((\alu_in2[15]~27_combout ) # (\alu_in1[15]~22_combout )))))

	.dataa(\alu_ctrl~21_combout ),
	.datab(\alu_in2[15]~27_combout ),
	.datac(\reg_data_in_prot~2_combout ),
	.datad(\alu_in1[15]~22_combout ),
	.cin(gnd),
	.combout(\reg_data_in_prot[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in_prot[15]~15 .lut_mask = 16'hD040;
defparam \reg_data_in_prot[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N20
cycloneive_lcell_comb \alu|Equal0~62 (
// Equation(s):
// \alu|Equal0~62_combout  = \alu_in1[15]~22_combout  $ (((\alu_in2[29]~10_combout  & \main_reg|rf_out2 [15])))

	.dataa(gnd),
	.datab(\alu_in2[29]~10_combout ),
	.datac(\main_reg|rf_out2 [15]),
	.datad(\alu_in1[15]~22_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~62 .lut_mask = 16'h3FC0;
defparam \alu|Equal0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N18
cycloneive_lcell_comb \alu|ShiftLeft0~48 (
// Equation(s):
// \alu|ShiftLeft0~48_combout  = (\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [12]))) # (!\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [14]))

	.dataa(\main_reg|rf_out1 [14]),
	.datab(\main_reg|rf_out1 [12]),
	.datac(gnd),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~48 .lut_mask = 16'hCCAA;
defparam \alu|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N20
cycloneive_lcell_comb \alu|ShiftLeft0~50 (
// Equation(s):
// \alu|ShiftLeft0~50_combout  = (\alu_in2[0]~58_combout  & ((\alu|ShiftLeft0~48_combout ))) # (!\alu_in2[0]~58_combout  & (\alu|ShiftLeft0~49_combout ))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(gnd),
	.datac(\alu|ShiftLeft0~49_combout ),
	.datad(\alu|ShiftLeft0~48_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~50 .lut_mask = 16'hFA50;
defparam \alu|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N12
cycloneive_lcell_comb \alu|ShiftLeft0~51 (
// Equation(s):
// \alu|ShiftLeft0~51_combout  = (!\alu_in2[2]~56_combout  & ((\alu_in2[3]~55_combout  & ((\alu|ShiftLeft0~29_combout ))) # (!\alu_in2[3]~55_combout  & (\alu|ShiftLeft0~50_combout ))))

	.dataa(\alu_in2[2]~56_combout ),
	.datab(\alu_in2[3]~55_combout ),
	.datac(\alu|ShiftLeft0~50_combout ),
	.datad(\alu|ShiftLeft0~29_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~51 .lut_mask = 16'h5410;
defparam \alu|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N22
cycloneive_lcell_comb \alu|ShiftLeft0~46 (
// Equation(s):
// \alu|ShiftLeft0~46_combout  = (\alu_in2[0]~58_combout  & ((\alu|ShiftLeft0~44_combout ))) # (!\alu_in2[0]~58_combout  & (\alu|ShiftLeft0~45_combout ))

	.dataa(\alu|ShiftLeft0~45_combout ),
	.datab(gnd),
	.datac(\alu_in2[0]~58_combout ),
	.datad(\alu|ShiftLeft0~44_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~46 .lut_mask = 16'hFA0A;
defparam \alu|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N6
cycloneive_lcell_comb \alu|ShiftLeft0~47 (
// Equation(s):
// \alu|ShiftLeft0~47_combout  = (\alu_in2[2]~56_combout  & ((\alu_in2[3]~55_combout  & (\alu|ShiftLeft0~13_combout )) # (!\alu_in2[3]~55_combout  & ((\alu|ShiftLeft0~46_combout )))))

	.dataa(\alu|ShiftLeft0~13_combout ),
	.datab(\alu_in2[3]~55_combout ),
	.datac(\alu|ShiftLeft0~46_combout ),
	.datad(\alu_in2[2]~56_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~47 .lut_mask = 16'hB800;
defparam \alu|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N20
cycloneive_lcell_comb \alu|ShiftLeft0~131 (
// Equation(s):
// \alu|ShiftLeft0~131_combout  = (\alu|ShiftLeft0~5_combout  & (!\alu_in1[12]~38_combout  & ((\alu|ShiftLeft0~51_combout ) # (\alu|ShiftLeft0~47_combout ))))

	.dataa(\alu|ShiftLeft0~5_combout ),
	.datab(\alu_in1[12]~38_combout ),
	.datac(\alu|ShiftLeft0~51_combout ),
	.datad(\alu|ShiftLeft0~47_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~131_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~131 .lut_mask = 16'h2220;
defparam \alu|ShiftLeft0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N10
cycloneive_lcell_comb \alu|Mux17~3 (
// Equation(s):
// \alu|Mux17~3_combout  = (\alu_ctrl~22_combout  & (((\alu_ctrl~21_combout )))) # (!\alu_ctrl~22_combout  & ((\alu_ctrl~21_combout  & (\alu|ShiftLeft0~131_combout )) # (!\alu_ctrl~21_combout  & ((\alu|Add0~30_combout )))))

	.dataa(\alu_ctrl~22_combout ),
	.datab(\alu|ShiftLeft0~131_combout ),
	.datac(\alu_ctrl~21_combout ),
	.datad(\alu|Add0~30_combout ),
	.cin(gnd),
	.combout(\alu|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux17~3 .lut_mask = 16'hE5E0;
defparam \alu|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N10
cycloneive_lcell_comb \alu|ShiftRight1~34 (
// Equation(s):
// \alu|ShiftRight1~34_combout  = (\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [17])) # (!\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [15])))

	.dataa(\main_reg|rf_out1 [17]),
	.datab(gnd),
	.datac(\main_reg|rf_out1 [15]),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~34_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~34 .lut_mask = 16'hAAF0;
defparam \alu|ShiftRight1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N2
cycloneive_lcell_comb \alu|ShiftRight1~45 (
// Equation(s):
// \alu|ShiftRight1~45_combout  = (\alu_in2[0]~58_combout  & (\alu|ShiftRight0~10_combout )) # (!\alu_in2[0]~58_combout  & ((\alu|ShiftRight1~34_combout )))

	.dataa(gnd),
	.datab(\alu_in2[0]~58_combout ),
	.datac(\alu|ShiftRight0~10_combout ),
	.datad(\alu|ShiftRight1~34_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~45_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~45 .lut_mask = 16'hF3C0;
defparam \alu|ShiftRight1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N20
cycloneive_lcell_comb \alu|ShiftRight0~99 (
// Equation(s):
// \alu|ShiftRight0~99_combout  = (\alu_in2[2]~56_combout  & (((\alu_in2[3]~55_combout )))) # (!\alu_in2[2]~56_combout  & ((\alu_in2[3]~55_combout  & ((\alu|ShiftRight1~36_combout ))) # (!\alu_in2[3]~55_combout  & (\alu|ShiftRight1~45_combout ))))

	.dataa(\alu_in2[2]~56_combout ),
	.datab(\alu|ShiftRight1~45_combout ),
	.datac(\alu_in2[3]~55_combout ),
	.datad(\alu|ShiftRight1~36_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~99_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~99 .lut_mask = 16'hF4A4;
defparam \alu|ShiftRight0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N8
cycloneive_lcell_comb \alu|ShiftRight1~38 (
// Equation(s):
// \alu|ShiftRight1~38_combout  = (!\alu_in2[1]~57_combout  & ((\alu_in2[0]~58_combout  & ((\main_reg|rf_out1 [28]))) # (!\alu_in2[0]~58_combout  & (\main_reg|rf_out1 [27]))))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\main_reg|rf_out1 [27]),
	.datac(\main_reg|rf_out1 [28]),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~38_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~38 .lut_mask = 16'h00E4;
defparam \alu|ShiftRight1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N12
cycloneive_lcell_comb \alu|ShiftRight1~39 (
// Equation(s):
// \alu|ShiftRight1~39_combout  = (\alu|ShiftRight1~38_combout ) # ((\alu_in2[1]~57_combout  & \alu|ShiftRight1~8_combout ))

	.dataa(gnd),
	.datab(\alu_in2[1]~57_combout ),
	.datac(\alu|ShiftRight1~38_combout ),
	.datad(\alu|ShiftRight1~8_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~39_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~39 .lut_mask = 16'hFCF0;
defparam \alu|ShiftRight1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N26
cycloneive_lcell_comb \alu|ShiftRight0~100 (
// Equation(s):
// \alu|ShiftRight0~100_combout  = (\alu|ShiftRight0~99_combout  & (((\alu|ShiftRight1~39_combout ) # (!\alu_in2[2]~56_combout )))) # (!\alu|ShiftRight0~99_combout  & (\alu|ShiftRight1~37_combout  & (\alu_in2[2]~56_combout )))

	.dataa(\alu|ShiftRight1~37_combout ),
	.datab(\alu|ShiftRight0~99_combout ),
	.datac(\alu_in2[2]~56_combout ),
	.datad(\alu|ShiftRight1~39_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~100_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~100 .lut_mask = 16'hEC2C;
defparam \alu|ShiftRight0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N16
cycloneive_lcell_comb \alu|ShiftRight1~66 (
// Equation(s):
// \alu|ShiftRight1~66_combout  = (!\alu|ShiftLeft0~129_combout  & ((\alu_in2[4]~52_combout  & (\main_reg|rf_out1 [31])) # (!\alu_in2[4]~52_combout  & ((\alu|ShiftRight0~100_combout )))))

	.dataa(\main_reg|rf_out1 [31]),
	.datab(\alu|ShiftLeft0~129_combout ),
	.datac(\alu|ShiftRight0~100_combout ),
	.datad(\alu_in2[4]~52_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~66_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~66 .lut_mask = 16'h2230;
defparam \alu|ShiftRight1~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N10
cycloneive_lcell_comb \alu|Mux17~4 (
// Equation(s):
// \alu|Mux17~4_combout  = (\alu_ctrl~22_combout  & ((\alu|Mux17~3_combout  & ((\alu|ShiftRight1~66_combout ))) # (!\alu|Mux17~3_combout  & (\alu|Equal0~62_combout )))) # (!\alu_ctrl~22_combout  & (((\alu|Mux17~3_combout ))))

	.dataa(\alu|Equal0~62_combout ),
	.datab(\alu_ctrl~22_combout ),
	.datac(\alu|Mux17~3_combout ),
	.datad(\alu|ShiftRight1~66_combout ),
	.cin(gnd),
	.combout(\alu|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux17~4 .lut_mask = 16'hF838;
defparam \alu|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N20
cycloneive_lcell_comb \alu|Mux17~5 (
// Equation(s):
// \alu|Mux17~5_combout  = (\alu|ShiftRight0~38_combout  & (\main_reg|rf_out1 [31])) # (!\alu|ShiftRight0~38_combout  & ((\alu_in2[4]~52_combout  & (\main_reg|rf_out1 [31])) # (!\alu_in2[4]~52_combout  & ((\alu|ShiftRight0~100_combout )))))

	.dataa(\main_reg|rf_out1 [31]),
	.datab(\alu|ShiftRight0~38_combout ),
	.datac(\alu|ShiftRight0~100_combout ),
	.datad(\alu_in2[4]~52_combout ),
	.cin(gnd),
	.combout(\alu|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux17~5 .lut_mask = 16'hAAB8;
defparam \alu|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N14
cycloneive_lcell_comb \alu|Mux17~2 (
// Equation(s):
// \alu|Mux17~2_combout  = (\alu_ctrl~22_combout  & (!\alu_in1[12]~38_combout  & ((\alu|Mux17~5_combout )))) # (!\alu_ctrl~22_combout  & (((\alu|Add1~30_combout ))))

	.dataa(\alu_in1[12]~38_combout ),
	.datab(\alu_ctrl~22_combout ),
	.datac(\alu|Add1~30_combout ),
	.datad(\alu|Mux17~5_combout ),
	.cin(gnd),
	.combout(\alu|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux17~2 .lut_mask = 16'h7430;
defparam \alu|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N28
cycloneive_lcell_comb \reg_data_in_prot[15]~16 (
// Equation(s):
// \reg_data_in_prot[15]~16_combout  = (\alu|Mux17~4_combout  & (((\alu|Mux17~2_combout  & \alu|Mux31~1_combout )) # (!\alu_ctrl~20_combout ))) # (!\alu|Mux17~4_combout  & (\alu|Mux17~2_combout  & ((\alu|Mux31~1_combout ))))

	.dataa(\alu|Mux17~4_combout ),
	.datab(\alu|Mux17~2_combout ),
	.datac(\alu_ctrl~20_combout ),
	.datad(\alu|Mux31~1_combout ),
	.cin(gnd),
	.combout(\reg_data_in_prot[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in_prot[15]~16 .lut_mask = 16'hCE0A;
defparam \reg_data_in_prot[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N22
cycloneive_lcell_comb \main_reg|regFile~555 (
// Equation(s):
// \main_reg|regFile~555_combout  = (\alu_ctrl~18_combout  & ((\reg_data_in_prot[15]~15_combout ) # ((!\alu_ctrl~19_combout  & \reg_data_in_prot[15]~16_combout ))))

	.dataa(\alu_ctrl~18_combout ),
	.datab(\alu_ctrl~19_combout ),
	.datac(\reg_data_in_prot[15]~15_combout ),
	.datad(\reg_data_in_prot[15]~16_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~555_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~555 .lut_mask = 16'hA2A0;
defparam \main_reg|regFile~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N10
cycloneive_lcell_comb \main_reg|regFile~556 (
// Equation(s):
// \main_reg|regFile~556_combout  = (\Equal2~0_combout  & (((\alu|Mux31~8_combout  & \alu|Mult0|auto_generated|w513w [15])))) # (!\Equal2~0_combout  & (\reg_data_in_prot[15]~17_combout ))

	.dataa(\reg_data_in_prot[15]~17_combout ),
	.datab(\alu|Mux31~8_combout ),
	.datac(\Equal2~0_combout ),
	.datad(\alu|Mult0|auto_generated|w513w [15]),
	.cin(gnd),
	.combout(\main_reg|regFile~556_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~556 .lut_mask = 16'hCA0A;
defparam \main_reg|regFile~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N18
cycloneive_lcell_comb \main_reg|regFile~557 (
// Equation(s):
// \main_reg|regFile~557_combout  = ((\always0~6_combout ) # (\main_reg|regFile~556_combout )) # (!\always0~2_combout )

	.dataa(\always0~2_combout ),
	.datab(\always0~6_combout ),
	.datac(gnd),
	.datad(\main_reg|regFile~556_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~557_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~557 .lut_mask = 16'hFFDD;
defparam \main_reg|regFile~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N4
cycloneive_lcell_comb \main_reg|regFile~560 (
// Equation(s):
// \main_reg|regFile~560_combout  = (\main_reg|regFile~554_combout ) # ((\main_reg|regFile~559_combout  & ((\main_reg|regFile~555_combout ) # (\main_reg|regFile~557_combout ))))

	.dataa(\main_reg|regFile~559_combout ),
	.datab(\main_reg|regFile~554_combout ),
	.datac(\main_reg|regFile~555_combout ),
	.datad(\main_reg|regFile~557_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~560_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~560 .lut_mask = 16'hEEEC;
defparam \main_reg|regFile~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N16
cycloneive_lcell_comb \main_reg|regFile[4][15]~feeder (
// Equation(s):
// \main_reg|regFile[4][15]~feeder_combout  = \main_reg|regFile~560_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~560_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[4][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[4][15]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[4][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y40_N17
dffeas \main_reg|regFile[4][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[4][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[4][15] .is_wysiwyg = "true";
defparam \main_reg|regFile[4][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N30
cycloneive_lcell_comb \main_reg|rf_out1~397 (
// Equation(s):
// \main_reg|rf_out1~397_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[6][15]~q ))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|regFile[4][15]~q ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[4][15]~q ),
	.datac(\main_reg|regFile[6][15]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~397_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~397 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out1~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N12
cycloneive_lcell_comb \main_reg|rf_out1~398 (
// Equation(s):
// \main_reg|rf_out1~398_combout  = (\main_reg|rf_out1~397_combout  & ((\main_reg|regFile[7][15]~q ) # ((!\reg_read_addr1[0]~5_combout )))) # (!\main_reg|rf_out1~397_combout  & (((\main_reg|regFile[5][15]~q  & \reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|rf_out1~397_combout ),
	.datab(\main_reg|regFile[7][15]~q ),
	.datac(\main_reg|regFile[5][15]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~398_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~398 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out1~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N12
cycloneive_lcell_comb \main_reg|rf_out1~399 (
// Equation(s):
// \main_reg|rf_out1~399_combout  = (\reg_read_addr1[0]~5_combout  & (((\main_reg|regFile[1][15]~q ) # (\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[0][15]~q  & ((!\reg_read_addr1[1]~4_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[0][15]~q ),
	.datac(\main_reg|regFile[1][15]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~399_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~399 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out1~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N14
cycloneive_lcell_comb \main_reg|rf_out1~400 (
// Equation(s):
// \main_reg|rf_out1~400_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~399_combout  & (\main_reg|regFile[3][15]~q )) # (!\main_reg|rf_out1~399_combout  & ((\main_reg|regFile[2][15]~q ))))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~399_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[3][15]~q ),
	.datac(\main_reg|regFile[2][15]~q ),
	.datad(\main_reg|rf_out1~399_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~400_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~400 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N6
cycloneive_lcell_comb \main_reg|rf_out1~401 (
// Equation(s):
// \main_reg|rf_out1~401_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & (\main_reg|rf_out1~398_combout )) # (!\reg_read_addr1[2]~2_combout  & 
// ((\main_reg|rf_out1~400_combout )))))

	.dataa(\main_reg|rf_out1~398_combout ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\reg_read_addr1[2]~2_combout ),
	.datad(\main_reg|rf_out1~400_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~401_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~401 .lut_mask = 16'hE3E0;
defparam \main_reg|rf_out1~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N20
cycloneive_lcell_comb \main_reg|rf_out1~402 (
// Equation(s):
// \main_reg|rf_out1~402_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[14][15]~q ) # ((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & (((\main_reg|regFile[12][15]~q  & !\reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|regFile[14][15]~q ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|regFile[12][15]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~402_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~402 .lut_mask = 16'hCCB8;
defparam \main_reg|rf_out1~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N22
cycloneive_lcell_comb \main_reg|rf_out1~403 (
// Equation(s):
// \main_reg|rf_out1~403_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~402_combout  & (\main_reg|regFile[15][15]~q )) # (!\main_reg|rf_out1~402_combout  & ((\main_reg|regFile[13][15]~q ))))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~402_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[15][15]~q ),
	.datac(\main_reg|regFile[13][15]~q ),
	.datad(\main_reg|rf_out1~402_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~403_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~403 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N18
cycloneive_lcell_comb \main_reg|rf_out1~395 (
// Equation(s):
// \main_reg|rf_out1~395_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & ((\main_reg|regFile[9][15]~q ))) # (!\reg_read_addr1[0]~5_combout  & 
// (\main_reg|regFile[8][15]~q ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[8][15]~q ),
	.datac(\main_reg|regFile[9][15]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~395_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~395 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out1~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N0
cycloneive_lcell_comb \main_reg|rf_out1~396 (
// Equation(s):
// \main_reg|rf_out1~396_combout  = (\main_reg|rf_out1~395_combout  & (((\main_reg|regFile[11][15]~q ) # (!\reg_read_addr1[1]~4_combout )))) # (!\main_reg|rf_out1~395_combout  & (\main_reg|regFile[10][15]~q  & ((\reg_read_addr1[1]~4_combout ))))

	.dataa(\main_reg|regFile[10][15]~q ),
	.datab(\main_reg|rf_out1~395_combout ),
	.datac(\main_reg|regFile[11][15]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~396_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~396 .lut_mask = 16'hE2CC;
defparam \main_reg|rf_out1~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N28
cycloneive_lcell_comb \main_reg|rf_out1~404 (
// Equation(s):
// \main_reg|rf_out1~404_combout  = (\main_reg|rf_out1~401_combout  & (((\main_reg|rf_out1~403_combout )) # (!\reg_read_addr1[3]~3_combout ))) # (!\main_reg|rf_out1~401_combout  & (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~396_combout ))))

	.dataa(\main_reg|rf_out1~401_combout ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|rf_out1~403_combout ),
	.datad(\main_reg|rf_out1~396_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~404_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~404 .lut_mask = 16'hE6A2;
defparam \main_reg|rf_out1~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N4
cycloneive_lcell_comb \main_reg|rf_out1~389 (
// Equation(s):
// \main_reg|rf_out1~389_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[24][15]~q ) # ((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (((\main_reg|regFile[16][15]~q  & !\reg_read_addr1[2]~2_combout ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|regFile[24][15]~q ),
	.datac(\main_reg|regFile[16][15]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~389_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~389 .lut_mask = 16'hAAD8;
defparam \main_reg|rf_out1~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N22
cycloneive_lcell_comb \main_reg|rf_out1~390 (
// Equation(s):
// \main_reg|rf_out1~390_combout  = (\main_reg|rf_out1~389_combout  & ((\main_reg|regFile[28][15]~q ) # ((!\reg_read_addr1[2]~2_combout )))) # (!\main_reg|rf_out1~389_combout  & (((\main_reg|regFile[20][15]~q  & \reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[28][15]~q ),
	.datab(\main_reg|rf_out1~389_combout ),
	.datac(\main_reg|regFile[20][15]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~390_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~390 .lut_mask = 16'hB8CC;
defparam \main_reg|rf_out1~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N0
cycloneive_lcell_comb \main_reg|rf_out1~387 (
// Equation(s):
// \main_reg|rf_out1~387_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[21][15]~q )) # (!\reg_read_addr1[2]~2_combout  & 
// ((\main_reg|regFile[17][15]~q )))))

	.dataa(\main_reg|regFile[21][15]~q ),
	.datab(\main_reg|regFile[17][15]~q ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~387_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~387 .lut_mask = 16'hFA0C;
defparam \main_reg|rf_out1~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N2
cycloneive_lcell_comb \main_reg|rf_out1~388 (
// Equation(s):
// \main_reg|rf_out1~388_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~387_combout  & (\main_reg|regFile[29][15]~q )) # (!\main_reg|rf_out1~387_combout  & ((\main_reg|regFile[25][15]~q ))))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~387_combout ))))

	.dataa(\main_reg|regFile[29][15]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[25][15]~q ),
	.datad(\main_reg|rf_out1~387_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~388_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~388 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out1~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N10
cycloneive_lcell_comb \main_reg|rf_out1~391 (
// Equation(s):
// \main_reg|rf_out1~391_combout  = (\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout ) # ((\main_reg|rf_out1~388_combout )))) # (!\reg_read_addr1[0]~5_combout  & (!\reg_read_addr1[1]~4_combout  & (\main_reg|rf_out1~390_combout )))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|rf_out1~390_combout ),
	.datad(\main_reg|rf_out1~388_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~391_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~391 .lut_mask = 16'hBA98;
defparam \main_reg|rf_out1~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N6
cycloneive_lcell_comb \main_reg|rf_out1~392 (
// Equation(s):
// \main_reg|rf_out1~392_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[23][15]~q )) # (!\reg_read_addr1[2]~2_combout  & 
// ((\main_reg|regFile[19][15]~q )))))

	.dataa(\main_reg|regFile[23][15]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[19][15]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~392_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~392 .lut_mask = 16'hEE30;
defparam \main_reg|rf_out1~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N20
cycloneive_lcell_comb \main_reg|rf_out1~393 (
// Equation(s):
// \main_reg|rf_out1~393_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~392_combout  & (\main_reg|regFile[31][15]~q )) # (!\main_reg|rf_out1~392_combout  & ((\main_reg|regFile[27][15]~q ))))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~392_combout ))))

	.dataa(\main_reg|regFile[31][15]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[27][15]~q ),
	.datad(\main_reg|rf_out1~392_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~393_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~393 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out1~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N26
cycloneive_lcell_comb \main_reg|rf_out1~385 (
// Equation(s):
// \main_reg|rf_out1~385_combout  = (\reg_read_addr1[3]~3_combout  & (((\main_reg|regFile[26][15]~q ) # (\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (\main_reg|regFile[18][15]~q  & ((!\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[18][15]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[26][15]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~385_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~385 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out1~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N16
cycloneive_lcell_comb \main_reg|rf_out1~386 (
// Equation(s):
// \main_reg|rf_out1~386_combout  = (\main_reg|rf_out1~385_combout  & ((\main_reg|regFile[30][15]~q ) # ((!\reg_read_addr1[2]~2_combout )))) # (!\main_reg|rf_out1~385_combout  & (((\main_reg|regFile[22][15]~q  & \reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|rf_out1~385_combout ),
	.datab(\main_reg|regFile[30][15]~q ),
	.datac(\main_reg|regFile[22][15]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~386_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~386 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out1~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N6
cycloneive_lcell_comb \main_reg|rf_out1~394 (
// Equation(s):
// \main_reg|rf_out1~394_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~391_combout  & (\main_reg|rf_out1~393_combout )) # (!\main_reg|rf_out1~391_combout  & ((\main_reg|rf_out1~386_combout ))))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|rf_out1~391_combout ))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|rf_out1~391_combout ),
	.datac(\main_reg|rf_out1~393_combout ),
	.datad(\main_reg|rf_out1~386_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~394_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~394 .lut_mask = 16'hE6C4;
defparam \main_reg|rf_out1~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N0
cycloneive_lcell_comb \main_reg|rf_out1~721 (
// Equation(s):
// \main_reg|rf_out1~721_combout  = (\reg_read_addr1[4]~1_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [19] & ((\main_reg|rf_out1~394_combout ))) # (!\my_program|altsyncram_component|auto_generated|q_a [19] & 
// (\main_reg|rf_out1~404_combout )))) # (!\reg_read_addr1[4]~1_combout  & (\main_reg|rf_out1~404_combout ))

	.dataa(\reg_read_addr1[4]~1_combout ),
	.datab(\main_reg|rf_out1~404_combout ),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.datad(\main_reg|rf_out1~394_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~721_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~721 .lut_mask = 16'hEC4C;
defparam \main_reg|rf_out1~721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N1
dffeas \main_reg|rf_out1[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out1~721_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out1[15] .is_wysiwyg = "true";
defparam \main_reg|rf_out1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N4
cycloneive_lcell_comb \alu|ShiftRight0~14 (
// Equation(s):
// \alu|ShiftRight0~14_combout  = (\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [15]))) # (!\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [13]))

	.dataa(gnd),
	.datab(\main_reg|rf_out1 [13]),
	.datac(\main_reg|rf_out1 [15]),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~14 .lut_mask = 16'hF0CC;
defparam \alu|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N18
cycloneive_lcell_comb \alu|ShiftRight1~13 (
// Equation(s):
// \alu|ShiftRight1~13_combout  = (\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [16])) # (!\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [14])))

	.dataa(gnd),
	.datab(\main_reg|rf_out1 [16]),
	.datac(\main_reg|rf_out1 [14]),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~13 .lut_mask = 16'hCCF0;
defparam \alu|ShiftRight1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N24
cycloneive_lcell_comb \alu|ShiftRight0~47 (
// Equation(s):
// \alu|ShiftRight0~47_combout  = (\alu_in2[0]~58_combout  & ((\alu|ShiftRight1~13_combout ))) # (!\alu_in2[0]~58_combout  & (\alu|ShiftRight0~14_combout ))

	.dataa(gnd),
	.datab(\alu_in2[0]~58_combout ),
	.datac(\alu|ShiftRight0~14_combout ),
	.datad(\alu|ShiftRight1~13_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~47_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~47 .lut_mask = 16'hFC30;
defparam \alu|ShiftRight0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N0
cycloneive_lcell_comb \alu|ShiftRight0~78 (
// Equation(s):
// \alu|ShiftRight0~78_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[2]~56_combout  & (\alu|ShiftRight0~43_combout )) # (!\alu_in2[2]~56_combout  & ((\alu|ShiftRight0~47_combout )))))

	.dataa(\alu_in2[2]~56_combout ),
	.datab(\alu|ShiftRight0~43_combout ),
	.datac(\alu_in1[12]~38_combout ),
	.datad(\alu|ShiftRight0~47_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~78_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~78 .lut_mask = 16'h0D08;
defparam \alu|ShiftRight0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N16
cycloneive_lcell_comb \alu_in2[1]~69 (
// Equation(s):
// \alu_in2[1]~69_combout  = (\alu_in2[1]~68_combout ) # ((\instr[21]~9_combout  & !\my_program|altsyncram_component|auto_generated|q_a [5]))

	.dataa(gnd),
	.datab(\instr[21]~9_combout ),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datad(\alu_in2[1]~68_combout ),
	.cin(gnd),
	.combout(\alu_in2[1]~69_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[1]~69 .lut_mask = 16'hFF0C;
defparam \alu_in2[1]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N12
cycloneive_lcell_comb \alu|ShiftRight0~91 (
// Equation(s):
// \alu|ShiftRight0~91_combout  = (\alu_in2[4]~50_combout  & ((\alu_in2[3]~70_combout ) # ((\alu_in2[2]~65_combout ) # (\alu_in2[1]~69_combout ))))

	.dataa(\alu_in2[3]~70_combout ),
	.datab(\alu_in2[4]~50_combout ),
	.datac(\alu_in2[2]~65_combout ),
	.datad(\alu_in2[1]~69_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~91_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~91 .lut_mask = 16'hCCC8;
defparam \alu|ShiftRight0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N2
cycloneive_lcell_comb \alu|ShiftRight0~92 (
// Equation(s):
// \alu|ShiftRight0~92_combout  = (!\alu_in1[12]~38_combout  & ((\alu|ShiftRight0~91_combout  & (\main_reg|rf_out1 [31])) # (!\alu|ShiftRight0~91_combout  & ((\alu|ShiftRight1~8_combout )))))

	.dataa(\alu_in1[12]~38_combout ),
	.datab(\main_reg|rf_out1 [31]),
	.datac(\alu|ShiftRight1~8_combout ),
	.datad(\alu|ShiftRight0~91_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~92_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~92 .lut_mask = 16'h4450;
defparam \alu|ShiftRight0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N4
cycloneive_lcell_comb \alu|Mux30~10 (
// Equation(s):
// \alu|Mux30~10_combout  = (\alu_ctrl~20_combout  & (((\alu_ctrl~17_combout ) # (\alu|ShiftRight0~38_combout )) # (!\alu_ctrl~22_combout )))

	.dataa(\alu_ctrl~22_combout ),
	.datab(\alu_ctrl~20_combout ),
	.datac(\alu_ctrl~17_combout ),
	.datad(\alu|ShiftRight0~38_combout ),
	.cin(gnd),
	.combout(\alu|Mux30~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux30~10 .lut_mask = 16'hCCC4;
defparam \alu|Mux30~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N24
cycloneive_lcell_comb \alu|Mux30~20 (
// Equation(s):
// \alu|Mux30~20_combout  = (!\alu|Mux30~9_combout  & ((!\alu_ctrl~20_combout ) # (!\alu|Mux30~19_combout )))

	.dataa(gnd),
	.datab(\alu|Mux30~9_combout ),
	.datac(\alu|Mux30~19_combout ),
	.datad(\alu_ctrl~20_combout ),
	.cin(gnd),
	.combout(\alu|Mux30~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux30~20 .lut_mask = 16'h0333;
defparam \alu|Mux30~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N28
cycloneive_lcell_comb \alu|Equal0~60 (
// Equation(s):
// \alu|Equal0~60_combout  = \alu_in1[13]~24_combout  $ (((\main_reg|rf_out2 [13] & \alu_in2[29]~10_combout )))

	.dataa(\main_reg|rf_out2 [13]),
	.datab(\alu_in2[29]~10_combout ),
	.datac(\alu_in1[13]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu|Equal0~60_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~60 .lut_mask = 16'h7878;
defparam \alu|Equal0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N22
cycloneive_lcell_comb \alu|Mux30~11 (
// Equation(s):
// \alu|Mux30~11_combout  = (!\alu_ctrl~19_combout  & ((!\alu|ShiftRight0~38_combout ) # (!\alu_ctrl~21_combout )))

	.dataa(\alu_ctrl~21_combout ),
	.datab(gnd),
	.datac(\alu_ctrl~19_combout ),
	.datad(\alu|ShiftRight0~38_combout ),
	.cin(gnd),
	.combout(\alu|Mux30~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux30~11 .lut_mask = 16'h050F;
defparam \alu|Mux30~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N14
cycloneive_lcell_comb \alu|ShiftLeft0~7 (
// Equation(s):
// \alu|ShiftLeft0~7_combout  = (!\alu_in2[3]~55_combout  & (!\alu_in2[2]~56_combout  & !\alu_in1[12]~38_combout ))

	.dataa(\alu_in2[3]~55_combout ),
	.datab(gnd),
	.datac(\alu_in2[2]~56_combout ),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~7 .lut_mask = 16'h0005;
defparam \alu|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N0
cycloneive_lcell_comb \alu|ShiftRight1~60 (
// Equation(s):
// \alu|ShiftRight1~60_combout  = (\alu|ShiftLeft0~7_combout  & (!\alu|ShiftRight1~18_combout  & \alu|ShiftRight0~39_combout ))

	.dataa(\alu|ShiftLeft0~7_combout ),
	.datab(\alu|ShiftRight1~18_combout ),
	.datac(gnd),
	.datad(\alu|ShiftRight0~39_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~60_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~60 .lut_mask = 16'h2200;
defparam \alu|ShiftRight1~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N2
cycloneive_lcell_comb \main_reg|regFile~627 (
// Equation(s):
// \main_reg|regFile~627_combout  = (\alu_ctrl~21_combout  & (((\alu|Mux30~11_combout  & \alu|ShiftRight1~60_combout )))) # (!\alu_ctrl~21_combout  & ((\alu|Equal0~60_combout ) # ((!\alu|Mux30~11_combout ))))

	.dataa(\alu_ctrl~21_combout ),
	.datab(\alu|Equal0~60_combout ),
	.datac(\alu|Mux30~11_combout ),
	.datad(\alu|ShiftRight1~60_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~627_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~627 .lut_mask = 16'hE545;
defparam \main_reg|regFile~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N24
cycloneive_lcell_comb \main_reg|regFile~628 (
// Equation(s):
// \main_reg|regFile~628_combout  = (\alu_in1[13]~24_combout  & ((\main_reg|regFile~627_combout ) # ((\alu_in2[13]~29_combout  & \alu_ctrl~19_combout )))) # (!\alu_in1[13]~24_combout  & (\main_reg|regFile~627_combout  & ((\alu_in2[13]~29_combout ) # 
// (!\alu_ctrl~19_combout ))))

	.dataa(\alu_in1[13]~24_combout ),
	.datab(\alu_in2[13]~29_combout ),
	.datac(\alu_ctrl~19_combout ),
	.datad(\main_reg|regFile~627_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~628_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~628 .lut_mask = 16'hEF80;
defparam \main_reg|regFile~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N0
cycloneive_lcell_comb \main_reg|regFile~629 (
// Equation(s):
// \main_reg|regFile~629_combout  = (\alu|Mux30~10_combout  & (\alu|Mux30~20_combout  & (\alu|Add1~26_combout ))) # (!\alu|Mux30~10_combout  & (((\main_reg|regFile~628_combout )) # (!\alu|Mux30~20_combout )))

	.dataa(\alu|Mux30~10_combout ),
	.datab(\alu|Mux30~20_combout ),
	.datac(\alu|Add1~26_combout ),
	.datad(\main_reg|regFile~628_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~629_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~629 .lut_mask = 16'hD591;
defparam \main_reg|regFile~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N10
cycloneive_lcell_comb \main_reg|regFile~630 (
// Equation(s):
// \main_reg|regFile~630_combout  = (\alu|Mux30~9_combout  & ((\main_reg|regFile~629_combout  & ((\alu|ShiftRight0~92_combout ))) # (!\main_reg|regFile~629_combout  & (\alu_in1[31]~6_combout )))) # (!\alu|Mux30~9_combout  & (((\main_reg|regFile~629_combout 
// ))))

	.dataa(\alu|Mux30~9_combout ),
	.datab(\alu_in1[31]~6_combout ),
	.datac(\alu|ShiftRight0~92_combout ),
	.datad(\main_reg|regFile~629_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~630_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~630 .lut_mask = 16'hF588;
defparam \main_reg|regFile~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N28
cycloneive_lcell_comb \main_reg|regFile~631 (
// Equation(s):
// \main_reg|regFile~631_combout  = (\main_reg|regFile~630_combout  & ((\alu_ctrl~21_combout ) # (!\alu|Mux30~9_combout )))

	.dataa(\alu|Mux30~9_combout ),
	.datab(gnd),
	.datac(\alu_ctrl~21_combout ),
	.datad(\main_reg|regFile~630_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~631_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~631 .lut_mask = 16'hF500;
defparam \main_reg|regFile~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N2
cycloneive_lcell_comb \main_reg|regFile~632 (
// Equation(s):
// \main_reg|regFile~632_combout  = (\alu|Mux30~4_combout  & (((!\alu|Mux30~8_combout )))) # (!\alu|Mux30~4_combout  & ((\alu|Mux30~8_combout  & (\alu|ShiftRight0~78_combout )) # (!\alu|Mux30~8_combout  & ((\main_reg|regFile~631_combout )))))

	.dataa(\alu|ShiftRight0~78_combout ),
	.datab(\alu|Mux30~4_combout ),
	.datac(\alu|Mux30~8_combout ),
	.datad(\main_reg|regFile~631_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~632_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~632 .lut_mask = 16'h2F2C;
defparam \main_reg|regFile~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N12
cycloneive_lcell_comb \main_reg|regFile~633 (
// Equation(s):
// \main_reg|regFile~633_combout  = (\alu|Mux30~28_combout  & ((\main_reg|regFile~632_combout  & ((\alu|Add0~26_combout ))) # (!\main_reg|regFile~632_combout  & (\alu|ShiftLeft0~88_combout )))) # (!\alu|Mux30~28_combout  & (((\main_reg|regFile~632_combout 
// ))))

	.dataa(\alu|ShiftLeft0~88_combout ),
	.datab(\alu|Add0~26_combout ),
	.datac(\alu|Mux30~28_combout ),
	.datad(\main_reg|regFile~632_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~633_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~633 .lut_mask = 16'hCFA0;
defparam \main_reg|regFile~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N8
cycloneive_lcell_comb \alu|ShiftRight0~103 (
// Equation(s):
// \alu|ShiftRight0~103_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[2]~56_combout  & ((\alu|ShiftRight0~40_combout ))) # (!\alu_in2[2]~56_combout  & (\alu|ShiftRight0~42_combout ))))

	.dataa(\alu_in2[2]~56_combout ),
	.datab(\alu|ShiftRight0~42_combout ),
	.datac(\alu|ShiftRight0~40_combout ),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~103_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~103 .lut_mask = 16'h00E4;
defparam \alu|ShiftRight0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N0
cycloneive_lcell_comb \main_reg|regFile~623 (
// Equation(s):
// \main_reg|regFile~623_combout  = (\main_memory|altsyncram_component|auto_generated|q_a [13] & \Equal7~1_combout )

	.dataa(gnd),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [13]),
	.datac(\Equal7~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile~623_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~623 .lut_mask = 16'hC0C0;
defparam \main_reg|regFile~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N12
cycloneive_lcell_comb \main_reg|regFile~624 (
// Equation(s):
// \main_reg|regFile~624_combout  = (!\alu_ctrl~20_combout  & (\alu|Mult0|auto_generated|w513w [13] & ((\alu|Mux30~6_combout ) # (!\alu_in1[31]~4_combout ))))

	.dataa(\alu_in1[31]~4_combout ),
	.datab(\alu_ctrl~20_combout ),
	.datac(\alu|Mux30~6_combout ),
	.datad(\alu|Mult0|auto_generated|w513w [13]),
	.cin(gnd),
	.combout(\main_reg|regFile~624_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~624 .lut_mask = 16'h3100;
defparam \main_reg|regFile~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N18
cycloneive_lcell_comb \main_reg|regFile~625 (
// Equation(s):
// \main_reg|regFile~625_combout  = (\main_reg|regFile~587_combout  & ((\main_reg|regFile~1021_combout ) # ((\main_reg|regFile~624_combout )))) # (!\main_reg|regFile~587_combout  & (!\main_reg|regFile~1021_combout  & (\main_reg|regFile~623_combout )))

	.dataa(\main_reg|regFile~587_combout ),
	.datab(\main_reg|regFile~1021_combout ),
	.datac(\main_reg|regFile~623_combout ),
	.datad(\main_reg|regFile~624_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~625_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~625 .lut_mask = 16'hBA98;
defparam \main_reg|regFile~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N26
cycloneive_lcell_comb \main_reg|regFile~626 (
// Equation(s):
// \main_reg|regFile~626_combout  = (\main_reg|regFile~589_combout  & ((\alu|ShiftRight0~103_combout ) # (!\main_reg|regFile~625_combout ))) # (!\main_reg|regFile~589_combout  & ((\main_reg|regFile~625_combout )))

	.dataa(\main_reg|regFile~589_combout ),
	.datab(gnd),
	.datac(\alu|ShiftRight0~103_combout ),
	.datad(\main_reg|regFile~625_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~626_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~626 .lut_mask = 16'hF5AA;
defparam \main_reg|regFile~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N6
cycloneive_lcell_comb \main_reg|regFile~634 (
// Equation(s):
// \main_reg|regFile~634_combout  = (\main_reg|regFile~312_combout ) # ((\main_reg|regFile~626_combout  & ((\main_reg|regFile~633_combout ) # (\main_reg|regFile~625_combout ))))

	.dataa(\main_reg|regFile~633_combout ),
	.datab(\main_reg|regFile~312_combout ),
	.datac(\main_reg|regFile~626_combout ),
	.datad(\main_reg|regFile~625_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~634_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~634 .lut_mask = 16'hFCEC;
defparam \main_reg|regFile~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N16
cycloneive_lcell_comb \main_reg|regFile~635 (
// Equation(s):
// \main_reg|regFile~635_combout  = (\main_reg|regFile~620_combout ) # ((\main_reg|regFile~622_combout  & ((\main_reg|regFile~313_combout ) # (\main_reg|regFile~634_combout ))))

	.dataa(\main_reg|regFile~313_combout ),
	.datab(\main_reg|regFile~622_combout ),
	.datac(\main_reg|regFile~620_combout ),
	.datad(\main_reg|regFile~634_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~635_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~635 .lut_mask = 16'hFCF8;
defparam \main_reg|regFile~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N7
dffeas \main_reg|regFile[11][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~635_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[11][13] .is_wysiwyg = "true";
defparam \main_reg|regFile[11][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N10
cycloneive_lcell_comb \main_reg|rf_out2~388 (
// Equation(s):
// \main_reg|rf_out2~388_combout  = (\reg_read_addr2[0]~12_combout  & (((\main_reg|regFile[9][13]~q ) # (\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & (\main_reg|regFile[8][13]~q  & ((!\reg_read_addr2[1]~11_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|regFile[8][13]~q ),
	.datac(\main_reg|regFile[9][13]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~388_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~388 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out2~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N24
cycloneive_lcell_comb \main_reg|rf_out2~389 (
// Equation(s):
// \main_reg|rf_out2~389_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~388_combout  & (\main_reg|regFile[11][13]~q )) # (!\main_reg|rf_out2~388_combout  & ((\main_reg|regFile[10][13]~q ))))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~388_combout ))))

	.dataa(\main_reg|regFile[11][13]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[10][13]~q ),
	.datad(\main_reg|rf_out2~388_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~389_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~389 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out2~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N10
cycloneive_lcell_comb \main_reg|rf_out2~395 (
// Equation(s):
// \main_reg|rf_out2~395_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[14][13]~q ) # ((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & (((!\reg_read_addr2[0]~12_combout  & \main_reg|regFile[12][13]~q ))))

	.dataa(\main_reg|regFile[14][13]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\main_reg|regFile[12][13]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~395_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~395 .lut_mask = 16'hCBC8;
defparam \main_reg|rf_out2~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N24
cycloneive_lcell_comb \main_reg|rf_out2~396 (
// Equation(s):
// \main_reg|rf_out2~396_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~395_combout  & ((\main_reg|regFile[15][13]~q ))) # (!\main_reg|rf_out2~395_combout  & (\main_reg|regFile[13][13]~q )))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~395_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|regFile[13][13]~q ),
	.datac(\main_reg|regFile[15][13]~q ),
	.datad(\main_reg|rf_out2~395_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~396_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~396 .lut_mask = 16'hF588;
defparam \main_reg|rf_out2~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N28
cycloneive_lcell_comb \main_reg|rf_out2~392 (
// Equation(s):
// \main_reg|rf_out2~392_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & (\main_reg|regFile[1][13]~q )) # (!\reg_read_addr2[0]~12_combout  & 
// ((\main_reg|regFile[0][13]~q )))))

	.dataa(\main_reg|regFile[1][13]~q ),
	.datab(\main_reg|regFile[0][13]~q ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~392_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~392 .lut_mask = 16'hFA0C;
defparam \main_reg|rf_out2~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N22
cycloneive_lcell_comb \main_reg|rf_out2~393 (
// Equation(s):
// \main_reg|rf_out2~393_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~392_combout  & ((\main_reg|regFile[3][13]~q ))) # (!\main_reg|rf_out2~392_combout  & (\main_reg|regFile[2][13]~q )))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~392_combout ))))

	.dataa(\main_reg|regFile[2][13]~q ),
	.datab(\main_reg|regFile[3][13]~q ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\main_reg|rf_out2~392_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~393_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~393 .lut_mask = 16'hCFA0;
defparam \main_reg|rf_out2~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N10
cycloneive_lcell_comb \main_reg|rf_out2~390 (
// Equation(s):
// \main_reg|rf_out2~390_combout  = (\reg_read_addr2[1]~11_combout  & (((\main_reg|regFile[6][13]~q ) # (\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[4][13]~q  & ((!\reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[4][13]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[6][13]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~390_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~390 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out2~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N12
cycloneive_lcell_comb \main_reg|rf_out2~391 (
// Equation(s):
// \main_reg|rf_out2~391_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~390_combout  & (\main_reg|regFile[7][13]~q )) # (!\main_reg|rf_out2~390_combout  & ((\main_reg|regFile[5][13]~q ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~390_combout ))))

	.dataa(\main_reg|regFile[7][13]~q ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\main_reg|regFile[5][13]~q ),
	.datad(\main_reg|rf_out2~390_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~391_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~391 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out2~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N0
cycloneive_lcell_comb \main_reg|rf_out2~394 (
// Equation(s):
// \main_reg|rf_out2~394_combout  = (\reg_read_addr2[3]~9_combout  & (\reg_read_addr2[2]~10_combout )) # (!\reg_read_addr2[3]~9_combout  & ((\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~391_combout ))) # (!\reg_read_addr2[2]~10_combout  & 
// (\main_reg|rf_out2~393_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|rf_out2~393_combout ),
	.datad(\main_reg|rf_out2~391_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~394_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~394 .lut_mask = 16'hDC98;
defparam \main_reg|rf_out2~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N10
cycloneive_lcell_comb \main_reg|rf_out2~397 (
// Equation(s):
// \main_reg|rf_out2~397_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~394_combout  & ((\main_reg|rf_out2~396_combout ))) # (!\main_reg|rf_out2~394_combout  & (\main_reg|rf_out2~389_combout )))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~394_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|rf_out2~389_combout ),
	.datac(\main_reg|rf_out2~396_combout ),
	.datad(\main_reg|rf_out2~394_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~397_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~397 .lut_mask = 16'hF588;
defparam \main_reg|rf_out2~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N22
cycloneive_lcell_comb \main_reg|rf_out2~385 (
// Equation(s):
// \main_reg|rf_out2~385_combout  = (\reg_read_addr2[2]~10_combout  & (((\main_reg|regFile[23][13]~q ) # (\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (\main_reg|regFile[19][13]~q  & ((!\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[19][13]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[23][13]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~385_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~385 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out2~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N26
cycloneive_lcell_comb \main_reg|rf_out2~386 (
// Equation(s):
// \main_reg|rf_out2~386_combout  = (\main_reg|rf_out2~385_combout  & (((\main_reg|regFile[31][13]~q ) # (!\reg_read_addr2[3]~9_combout )))) # (!\main_reg|rf_out2~385_combout  & (\main_reg|regFile[27][13]~q  & ((\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|rf_out2~385_combout ),
	.datab(\main_reg|regFile[27][13]~q ),
	.datac(\main_reg|regFile[31][13]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~386_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~386 .lut_mask = 16'hE4AA;
defparam \main_reg|rf_out2~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N18
cycloneive_lcell_comb \main_reg|rf_out2~378 (
// Equation(s):
// \main_reg|rf_out2~378_combout  = (\reg_read_addr2[3]~9_combout  & (((\main_reg|regFile[26][13]~q ) # (\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & (\main_reg|regFile[18][13]~q  & ((!\reg_read_addr2[2]~10_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|regFile[18][13]~q ),
	.datac(\main_reg|regFile[26][13]~q ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~378_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~378 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out2~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N30
cycloneive_lcell_comb \main_reg|rf_out2~379 (
// Equation(s):
// \main_reg|rf_out2~379_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~378_combout  & (\main_reg|regFile[30][13]~q )) # (!\main_reg|rf_out2~378_combout  & ((\main_reg|regFile[22][13]~q ))))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~378_combout ))))

	.dataa(\main_reg|regFile[30][13]~q ),
	.datab(\main_reg|regFile[22][13]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|rf_out2~378_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~379_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~379 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out2~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N16
cycloneive_lcell_comb \main_reg|rf_out2~380 (
// Equation(s):
// \main_reg|rf_out2~380_combout  = (\reg_read_addr2[3]~9_combout  & (((\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & ((\reg_read_addr2[2]~10_combout  & (\main_reg|regFile[21][13]~q )) # (!\reg_read_addr2[2]~10_combout  & 
// ((\main_reg|regFile[17][13]~q )))))

	.dataa(\main_reg|regFile[21][13]~q ),
	.datab(\main_reg|regFile[17][13]~q ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~380_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~380 .lut_mask = 16'hFA0C;
defparam \main_reg|rf_out2~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N30
cycloneive_lcell_comb \main_reg|rf_out2~381 (
// Equation(s):
// \main_reg|rf_out2~381_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~380_combout  & ((\main_reg|regFile[29][13]~q ))) # (!\main_reg|rf_out2~380_combout  & (\main_reg|regFile[25][13]~q )))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~380_combout ))))

	.dataa(\main_reg|regFile[25][13]~q ),
	.datab(\main_reg|regFile[29][13]~q ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\main_reg|rf_out2~380_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~381_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~381 .lut_mask = 16'hCFA0;
defparam \main_reg|rf_out2~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N0
cycloneive_lcell_comb \main_reg|rf_out2~382 (
// Equation(s):
// \main_reg|rf_out2~382_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & (\main_reg|regFile[24][13]~q )) # (!\reg_read_addr2[3]~9_combout  & 
// ((\main_reg|regFile[16][13]~q )))))

	.dataa(\main_reg|regFile[24][13]~q ),
	.datab(\main_reg|regFile[16][13]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~382_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~382 .lut_mask = 16'hFA0C;
defparam \main_reg|rf_out2~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N2
cycloneive_lcell_comb \main_reg|rf_out2~383 (
// Equation(s):
// \main_reg|rf_out2~383_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~382_combout  & (\main_reg|regFile[28][13]~q )) # (!\main_reg|rf_out2~382_combout  & ((\main_reg|regFile[20][13]~q ))))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~382_combout ))))

	.dataa(\main_reg|regFile[28][13]~q ),
	.datab(\main_reg|regFile[20][13]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|rf_out2~382_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~383_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~383 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out2~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N12
cycloneive_lcell_comb \main_reg|rf_out2~384 (
// Equation(s):
// \main_reg|rf_out2~384_combout  = (\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout ) # ((\main_reg|rf_out2~381_combout )))) # (!\reg_read_addr2[0]~12_combout  & (!\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~383_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|rf_out2~381_combout ),
	.datad(\main_reg|rf_out2~383_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~384_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~384 .lut_mask = 16'hB9A8;
defparam \main_reg|rf_out2~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N6
cycloneive_lcell_comb \main_reg|rf_out2~387 (
// Equation(s):
// \main_reg|rf_out2~387_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~384_combout  & (\main_reg|rf_out2~386_combout )) # (!\main_reg|rf_out2~384_combout  & ((\main_reg|rf_out2~379_combout ))))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~384_combout ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|rf_out2~386_combout ),
	.datac(\main_reg|rf_out2~379_combout ),
	.datad(\main_reg|rf_out2~384_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~387_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~387 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N6
cycloneive_lcell_comb \main_reg|rf_out2~398 (
// Equation(s):
// \main_reg|rf_out2~398_combout  = (\reg_read_addr2[4]~13_combout  & ((\main_reg|rf_out2~387_combout ))) # (!\reg_read_addr2[4]~13_combout  & (\main_reg|rf_out2~397_combout ))

	.dataa(gnd),
	.datab(\main_reg|rf_out2~397_combout ),
	.datac(\reg_read_addr2[4]~13_combout ),
	.datad(\main_reg|rf_out2~387_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~398_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~398 .lut_mask = 16'hFC0C;
defparam \main_reg|rf_out2~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N7
dffeas \main_reg|rf_out2[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out2~398_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out2[13] .is_wysiwyg = "true";
defparam \main_reg|rf_out2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N14
cycloneive_lcell_comb \mem_data_in[13]~22 (
// Equation(s):
// \mem_data_in[13]~22_combout  = (\Equal8~0_combout  & \main_reg|rf_out2 [13])

	.dataa(\Equal8~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|rf_out2 [13]),
	.cin(gnd),
	.combout(\mem_data_in[13]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mem_data_in[13]~22 .lut_mask = 16'hAA00;
defparam \mem_data_in[13]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N6
cycloneive_lcell_comb \main_reg|regFile~695 (
// Equation(s):
// \main_reg|regFile~695_combout  = (\Equal7~1_combout  & \main_memory|altsyncram_component|auto_generated|q_a [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal7~1_combout ),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\main_reg|regFile~695_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~695 .lut_mask = 16'hF000;
defparam \main_reg|regFile~695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N0
cycloneive_lcell_comb \main_reg|regFile~696 (
// Equation(s):
// \main_reg|regFile~696_combout  = (!\alu_ctrl~20_combout  & (\alu|Mult0|auto_generated|w513w [11] & ((\alu|Mux30~6_combout ) # (!\alu_in1[31]~4_combout ))))

	.dataa(\alu|Mux30~6_combout ),
	.datab(\alu_ctrl~20_combout ),
	.datac(\alu_in1[31]~4_combout ),
	.datad(\alu|Mult0|auto_generated|w513w [11]),
	.cin(gnd),
	.combout(\main_reg|regFile~696_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~696 .lut_mask = 16'h2300;
defparam \main_reg|regFile~696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N14
cycloneive_lcell_comb \main_reg|regFile~697 (
// Equation(s):
// \main_reg|regFile~697_combout  = (\main_reg|regFile~587_combout  & (((\main_reg|regFile~1021_combout ) # (\main_reg|regFile~696_combout )))) # (!\main_reg|regFile~587_combout  & (\main_reg|regFile~695_combout  & (!\main_reg|regFile~1021_combout )))

	.dataa(\main_reg|regFile~695_combout ),
	.datab(\main_reg|regFile~587_combout ),
	.datac(\main_reg|regFile~1021_combout ),
	.datad(\main_reg|regFile~696_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~697_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~697 .lut_mask = 16'hCEC2;
defparam \main_reg|regFile~697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N20
cycloneive_lcell_comb \main_reg|regFile~698 (
// Equation(s):
// \main_reg|regFile~698_combout  = (\main_reg|regFile~589_combout  & ((\alu|ShiftRight0~105_combout ) # (!\main_reg|regFile~697_combout ))) # (!\main_reg|regFile~589_combout  & ((\main_reg|regFile~697_combout )))

	.dataa(\main_reg|regFile~589_combout ),
	.datab(\alu|ShiftRight0~105_combout ),
	.datac(gnd),
	.datad(\main_reg|regFile~697_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~698_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~698 .lut_mask = 16'hDDAA;
defparam \main_reg|regFile~698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N30
cycloneive_lcell_comb \alu|ShiftLeft0~104 (
// Equation(s):
// \alu|ShiftLeft0~104_combout  = (\alu_in2[2]~56_combout  & ((\alu|ShiftLeft0~29_combout ))) # (!\alu_in2[2]~56_combout  & (\alu|ShiftLeft0~46_combout ))

	.dataa(gnd),
	.datab(\alu_in2[2]~56_combout ),
	.datac(\alu|ShiftLeft0~46_combout ),
	.datad(\alu|ShiftLeft0~29_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~104_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~104 .lut_mask = 16'hFC30;
defparam \alu|ShiftLeft0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N28
cycloneive_lcell_comb \alu|ShiftRight1~46 (
// Equation(s):
// \alu|ShiftRight1~46_combout  = (!\alu_in1[12]~38_combout  & ((!\alu_in2[3]~55_combout ) # (!\alu_in2[2]~65_combout )))

	.dataa(\alu_in2[2]~65_combout ),
	.datab(gnd),
	.datac(\alu_in1[12]~38_combout ),
	.datad(\alu_in2[3]~55_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~46_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~46 .lut_mask = 16'h050F;
defparam \alu|ShiftRight1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N16
cycloneive_lcell_comb \alu|ShiftLeft0~105 (
// Equation(s):
// \alu|ShiftLeft0~105_combout  = (\alu|ShiftRight1~46_combout  & ((\alu_in2[3]~55_combout  & ((\alu|ShiftLeft0~13_combout ))) # (!\alu_in2[3]~55_combout  & (\alu|ShiftLeft0~104_combout ))))

	.dataa(\alu|ShiftLeft0~104_combout ),
	.datab(\alu|ShiftLeft0~13_combout ),
	.datac(\alu_in2[3]~55_combout ),
	.datad(\alu|ShiftRight1~46_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~105_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~105 .lut_mask = 16'hCA00;
defparam \alu|ShiftLeft0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N24
cycloneive_lcell_comb \alu|ShiftRight1~33 (
// Equation(s):
// \alu|ShiftRight1~33_combout  = (\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [13]))) # (!\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [11]))

	.dataa(gnd),
	.datab(\main_reg|rf_out1 [11]),
	.datac(\main_reg|rf_out1 [13]),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~33_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~33 .lut_mask = 16'hF0CC;
defparam \alu|ShiftRight1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N28
cycloneive_lcell_comb \alu|ShiftRight0~15 (
// Equation(s):
// \alu|ShiftRight0~15_combout  = (\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [14])) # (!\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [12])))

	.dataa(\main_reg|rf_out1 [14]),
	.datab(\main_reg|rf_out1 [12]),
	.datac(gnd),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~15 .lut_mask = 16'hAACC;
defparam \alu|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N24
cycloneive_lcell_comb \alu|ShiftRight0~64 (
// Equation(s):
// \alu|ShiftRight0~64_combout  = (!\alu_in2[2]~56_combout  & ((\alu_in2[0]~58_combout  & ((\alu|ShiftRight0~15_combout ))) # (!\alu_in2[0]~58_combout  & (\alu|ShiftRight1~33_combout ))))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\alu|ShiftRight1~33_combout ),
	.datac(\alu_in2[2]~56_combout ),
	.datad(\alu|ShiftRight0~15_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~64_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~64 .lut_mask = 16'h0E04;
defparam \alu|ShiftRight0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N18
cycloneive_lcell_comb \alu|ShiftRight0~65 (
// Equation(s):
// \alu|ShiftRight0~65_combout  = (!\alu_in1[12]~38_combout  & ((\alu|ShiftRight0~64_combout ) # ((\alu_in2[2]~56_combout  & \alu|ShiftRight1~45_combout ))))

	.dataa(\alu_in1[12]~38_combout ),
	.datab(\alu_in2[2]~56_combout ),
	.datac(\alu|ShiftRight1~45_combout ),
	.datad(\alu|ShiftRight0~64_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~65_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~65 .lut_mask = 16'h5540;
defparam \alu|ShiftRight0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N28
cycloneive_lcell_comb \alu|Equal0~49 (
// Equation(s):
// \alu|Equal0~49_combout  = \alu_in1[11]~26_combout  $ (\alu_in2[11]~33_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu_in1[11]~26_combout ),
	.datad(\alu_in2[11]~33_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~49_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~49 .lut_mask = 16'h0FF0;
defparam \alu|Equal0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N30
cycloneive_lcell_comb \alu|ShiftRight1~61 (
// Equation(s):
// \alu|ShiftRight1~61_combout  = (!\alu|ShiftLeft0~18_combout  & ((\alu_in2[2]~56_combout  & (\main_reg|rf_out1 [31])) # (!\alu_in2[2]~56_combout  & ((\alu|ShiftRight1~39_combout )))))

	.dataa(\main_reg|rf_out1 [31]),
	.datab(\alu|ShiftRight1~39_combout ),
	.datac(\alu_in2[2]~56_combout ),
	.datad(\alu|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~61_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~61 .lut_mask = 16'h00AC;
defparam \alu|ShiftRight1~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N10
cycloneive_lcell_comb \main_reg|regFile~699 (
// Equation(s):
// \main_reg|regFile~699_combout  = (\alu_ctrl~21_combout  & (((\alu|ShiftRight1~61_combout  & \alu|Mux30~11_combout )))) # (!\alu_ctrl~21_combout  & ((\alu|Equal0~49_combout ) # ((!\alu|Mux30~11_combout ))))

	.dataa(\alu_ctrl~21_combout ),
	.datab(\alu|Equal0~49_combout ),
	.datac(\alu|ShiftRight1~61_combout ),
	.datad(\alu|Mux30~11_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~699_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~699 .lut_mask = 16'hE455;
defparam \main_reg|regFile~699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N4
cycloneive_lcell_comb \main_reg|regFile~700 (
// Equation(s):
// \main_reg|regFile~700_combout  = (\alu_ctrl~19_combout  & ((\alu_in2[11]~33_combout  & ((\alu_in1[11]~26_combout ) # (\main_reg|regFile~699_combout ))) # (!\alu_in2[11]~33_combout  & (\alu_in1[11]~26_combout  & \main_reg|regFile~699_combout )))) # 
// (!\alu_ctrl~19_combout  & (((\main_reg|regFile~699_combout ))))

	.dataa(\alu_ctrl~19_combout ),
	.datab(\alu_in2[11]~33_combout ),
	.datac(\alu_in1[11]~26_combout ),
	.datad(\main_reg|regFile~699_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~700_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~700 .lut_mask = 16'hFD80;
defparam \main_reg|regFile~700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N26
cycloneive_lcell_comb \main_reg|regFile~701 (
// Equation(s):
// \main_reg|regFile~701_combout  = (\alu|Mux30~20_combout  & ((\alu|Mux30~10_combout  & (\alu|Add1~22_combout )) # (!\alu|Mux30~10_combout  & ((\main_reg|regFile~700_combout ))))) # (!\alu|Mux30~20_combout  & (!\alu|Mux30~10_combout ))

	.dataa(\alu|Mux30~20_combout ),
	.datab(\alu|Mux30~10_combout ),
	.datac(\alu|Add1~22_combout ),
	.datad(\main_reg|regFile~700_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~701_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~701 .lut_mask = 16'hB391;
defparam \main_reg|regFile~701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N30
cycloneive_lcell_comb \alu|Mux30~15 (
// Equation(s):
// \alu|Mux30~15_combout  = (\alu_in2[4]~50_combout  & ((\alu_in2[3]~59_combout ) # ((\alu_in2[3]~53_combout ) # (\alu_in2[2]~65_combout ))))

	.dataa(\alu_in2[3]~59_combout ),
	.datab(\alu_in2[4]~50_combout ),
	.datac(\alu_in2[3]~53_combout ),
	.datad(\alu_in2[2]~65_combout ),
	.cin(gnd),
	.combout(\alu|Mux30~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux30~15 .lut_mask = 16'hCCC8;
defparam \alu|Mux30~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N20
cycloneive_lcell_comb \alu|ShiftRight0~94 (
// Equation(s):
// \alu|ShiftRight0~94_combout  = (!\alu_in1[12]~38_combout  & ((\alu|Mux30~15_combout  & ((\main_reg|rf_out1 [31]))) # (!\alu|Mux30~15_combout  & (\alu|ShiftRight1~39_combout ))))

	.dataa(\alu|ShiftRight1~39_combout ),
	.datab(\alu_in1[12]~38_combout ),
	.datac(\alu|Mux30~15_combout ),
	.datad(\main_reg|rf_out1 [31]),
	.cin(gnd),
	.combout(\alu|ShiftRight0~94_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~94 .lut_mask = 16'h3202;
defparam \alu|ShiftRight0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N0
cycloneive_lcell_comb \main_reg|regFile~702 (
// Equation(s):
// \main_reg|regFile~702_combout  = (\alu|Mux30~9_combout  & ((\main_reg|regFile~701_combout  & ((\alu|ShiftRight0~94_combout ))) # (!\main_reg|regFile~701_combout  & (\alu_in1[31]~6_combout )))) # (!\alu|Mux30~9_combout  & (((\main_reg|regFile~701_combout 
// ))))

	.dataa(\alu|Mux30~9_combout ),
	.datab(\alu_in1[31]~6_combout ),
	.datac(\main_reg|regFile~701_combout ),
	.datad(\alu|ShiftRight0~94_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~702_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~702 .lut_mask = 16'hF858;
defparam \main_reg|regFile~702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N30
cycloneive_lcell_comb \main_reg|regFile~703 (
// Equation(s):
// \main_reg|regFile~703_combout  = (\main_reg|regFile~702_combout  & ((\alu_ctrl~21_combout ) # (!\alu|Mux30~9_combout )))

	.dataa(gnd),
	.datab(\alu_ctrl~21_combout ),
	.datac(\alu|Mux30~9_combout ),
	.datad(\main_reg|regFile~702_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~703_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~703 .lut_mask = 16'hCF00;
defparam \main_reg|regFile~703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N28
cycloneive_lcell_comb \main_reg|regFile~704 (
// Equation(s):
// \main_reg|regFile~704_combout  = (\alu|Mux30~4_combout  & (((!\alu|Mux30~8_combout )))) # (!\alu|Mux30~4_combout  & ((\alu|Mux30~8_combout  & (\alu|ShiftRight0~65_combout )) # (!\alu|Mux30~8_combout  & ((\main_reg|regFile~703_combout )))))

	.dataa(\alu|ShiftRight0~65_combout ),
	.datab(\alu|Mux30~4_combout ),
	.datac(\main_reg|regFile~703_combout ),
	.datad(\alu|Mux30~8_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~704_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~704 .lut_mask = 16'h22FC;
defparam \main_reg|regFile~704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N8
cycloneive_lcell_comb \main_reg|regFile~705 (
// Equation(s):
// \main_reg|regFile~705_combout  = (\alu|Mux30~28_combout  & ((\main_reg|regFile~704_combout  & (\alu|Add0~22_combout )) # (!\main_reg|regFile~704_combout  & ((\alu|ShiftLeft0~105_combout ))))) # (!\alu|Mux30~28_combout  & (((\main_reg|regFile~704_combout 
// ))))

	.dataa(\alu|Mux30~28_combout ),
	.datab(\alu|Add0~22_combout ),
	.datac(\alu|ShiftLeft0~105_combout ),
	.datad(\main_reg|regFile~704_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~705_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~705 .lut_mask = 16'hDDA0;
defparam \main_reg|regFile~705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N2
cycloneive_lcell_comb \main_reg|regFile~706 (
// Equation(s):
// \main_reg|regFile~706_combout  = (\main_reg|regFile~312_combout ) # ((\main_reg|regFile~698_combout  & ((\main_reg|regFile~705_combout ) # (\main_reg|regFile~697_combout ))))

	.dataa(\main_reg|regFile~312_combout ),
	.datab(\main_reg|regFile~698_combout ),
	.datac(\main_reg|regFile~705_combout ),
	.datad(\main_reg|regFile~697_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~706_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~706 .lut_mask = 16'hEEEA;
defparam \main_reg|regFile~706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N14
cycloneive_lcell_comb \main_reg|regFile~707 (
// Equation(s):
// \main_reg|regFile~707_combout  = (\main_reg|regFile~692_combout ) # ((\main_reg|regFile~694_combout  & ((\main_reg|regFile~313_combout ) # (\main_reg|regFile~706_combout ))))

	.dataa(\main_reg|regFile~692_combout ),
	.datab(\main_reg|regFile~313_combout ),
	.datac(\main_reg|regFile~694_combout ),
	.datad(\main_reg|regFile~706_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~707_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~707 .lut_mask = 16'hFAEA;
defparam \main_reg|regFile~707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N0
cycloneive_lcell_comb \main_reg|regFile[30][11]~feeder (
// Equation(s):
// \main_reg|regFile[30][11]~feeder_combout  = \main_reg|regFile~707_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~707_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[30][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[30][11]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[30][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N1
dffeas \main_reg|regFile[30][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[30][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[30][11] .is_wysiwyg = "true";
defparam \main_reg|regFile[30][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N16
cycloneive_lcell_comb \main_reg|rf_out2~420 (
// Equation(s):
// \main_reg|rf_out2~420_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|regFile[26][11]~q ) # ((\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & (((!\reg_read_addr2[2]~10_combout  & \main_reg|regFile[18][11]~q ))))

	.dataa(\main_reg|regFile[26][11]~q ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|regFile[18][11]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~420_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~420 .lut_mask = 16'hCBC8;
defparam \main_reg|rf_out2~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N2
cycloneive_lcell_comb \main_reg|rf_out2~421 (
// Equation(s):
// \main_reg|rf_out2~421_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~420_combout  & (\main_reg|regFile[30][11]~q )) # (!\main_reg|rf_out2~420_combout  & ((\main_reg|regFile[22][11]~q ))))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~420_combout ))))

	.dataa(\main_reg|regFile[30][11]~q ),
	.datab(\main_reg|regFile[22][11]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|rf_out2~420_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~421_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~421 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out2~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N18
cycloneive_lcell_comb \main_reg|rf_out2~427 (
// Equation(s):
// \main_reg|rf_out2~427_combout  = (\reg_read_addr2[2]~10_combout  & (((\main_reg|regFile[23][11]~q ) # (\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (\main_reg|regFile[19][11]~q  & ((!\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[19][11]~q ),
	.datab(\main_reg|regFile[23][11]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~427_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~427 .lut_mask = 16'hF0CA;
defparam \main_reg|rf_out2~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N4
cycloneive_lcell_comb \main_reg|rf_out2~428 (
// Equation(s):
// \main_reg|rf_out2~428_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~427_combout  & (\main_reg|regFile[31][11]~q )) # (!\main_reg|rf_out2~427_combout  & ((\main_reg|regFile[27][11]~q ))))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~427_combout ))))

	.dataa(\main_reg|regFile[31][11]~q ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|regFile[27][11]~q ),
	.datad(\main_reg|rf_out2~427_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~428_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~428 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out2~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N16
cycloneive_lcell_comb \main_reg|rf_out2~422 (
// Equation(s):
// \main_reg|rf_out2~422_combout  = (\reg_read_addr2[2]~10_combout  & (((\main_reg|regFile[21][11]~q ) # (\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (\main_reg|regFile[17][11]~q  & ((!\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[17][11]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[21][11]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~422_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~422 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out2~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y42_N10
cycloneive_lcell_comb \main_reg|rf_out2~423 (
// Equation(s):
// \main_reg|rf_out2~423_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~422_combout  & ((\main_reg|regFile[29][11]~q ))) # (!\main_reg|rf_out2~422_combout  & (\main_reg|regFile[25][11]~q )))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~422_combout ))))

	.dataa(\main_reg|regFile[25][11]~q ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|regFile[29][11]~q ),
	.datad(\main_reg|rf_out2~422_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~423_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~423 .lut_mask = 16'hF388;
defparam \main_reg|rf_out2~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N16
cycloneive_lcell_comb \main_reg|rf_out2~424 (
// Equation(s):
// \main_reg|rf_out2~424_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & (\main_reg|regFile[24][11]~q )) # (!\reg_read_addr2[3]~9_combout  & 
// ((\main_reg|regFile[16][11]~q )))))

	.dataa(\main_reg|regFile[24][11]~q ),
	.datab(\main_reg|regFile[16][11]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~424_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~424 .lut_mask = 16'hFA0C;
defparam \main_reg|rf_out2~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N14
cycloneive_lcell_comb \main_reg|rf_out2~425 (
// Equation(s):
// \main_reg|rf_out2~425_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~424_combout  & (\main_reg|regFile[28][11]~q )) # (!\main_reg|rf_out2~424_combout  & ((\main_reg|regFile[20][11]~q ))))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~424_combout ))))

	.dataa(\main_reg|regFile[28][11]~q ),
	.datab(\main_reg|regFile[20][11]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|rf_out2~424_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~425_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~425 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out2~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N16
cycloneive_lcell_comb \main_reg|rf_out2~426 (
// Equation(s):
// \main_reg|rf_out2~426_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & (\main_reg|rf_out2~423_combout )) # (!\reg_read_addr2[0]~12_combout  & 
// ((\main_reg|rf_out2~425_combout )))))

	.dataa(\main_reg|rf_out2~423_combout ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|rf_out2~425_combout ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~426_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~426 .lut_mask = 16'hEE30;
defparam \main_reg|rf_out2~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N26
cycloneive_lcell_comb \main_reg|rf_out2~429 (
// Equation(s):
// \main_reg|rf_out2~429_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~426_combout  & ((\main_reg|rf_out2~428_combout ))) # (!\main_reg|rf_out2~426_combout  & (\main_reg|rf_out2~421_combout )))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~426_combout ))))

	.dataa(\main_reg|rf_out2~421_combout ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|rf_out2~428_combout ),
	.datad(\main_reg|rf_out2~426_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~429_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~429 .lut_mask = 16'hF388;
defparam \main_reg|rf_out2~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N22
cycloneive_lcell_comb \main_reg|rf_out2~437 (
// Equation(s):
// \main_reg|rf_out2~437_combout  = (\reg_read_addr2[0]~12_combout  & (((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[14][11]~q ))) # (!\reg_read_addr2[1]~11_combout  & 
// (\main_reg|regFile[12][11]~q ))))

	.dataa(\main_reg|regFile[12][11]~q ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\main_reg|regFile[14][11]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~437_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~437 .lut_mask = 16'hF2C2;
defparam \main_reg|rf_out2~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N24
cycloneive_lcell_comb \main_reg|rf_out2~438 (
// Equation(s):
// \main_reg|rf_out2~438_combout  = (\main_reg|rf_out2~437_combout  & ((\main_reg|regFile[15][11]~q ) # ((!\reg_read_addr2[0]~12_combout )))) # (!\main_reg|rf_out2~437_combout  & (((\reg_read_addr2[0]~12_combout  & \main_reg|regFile[13][11]~q ))))

	.dataa(\main_reg|rf_out2~437_combout ),
	.datab(\main_reg|regFile[15][11]~q ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\main_reg|regFile[13][11]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~438_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~438 .lut_mask = 16'hDA8A;
defparam \main_reg|rf_out2~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N6
cycloneive_lcell_comb \main_reg|rf_out2~432 (
// Equation(s):
// \main_reg|rf_out2~432_combout  = (\reg_read_addr2[1]~11_combout  & (((\main_reg|regFile[6][11]~q ) # (\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[4][11]~q  & ((!\reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[4][11]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[6][11]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~432_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~432 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out2~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N16
cycloneive_lcell_comb \main_reg|rf_out2~433 (
// Equation(s):
// \main_reg|rf_out2~433_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~432_combout  & (\main_reg|regFile[7][11]~q )) # (!\main_reg|rf_out2~432_combout  & ((\main_reg|regFile[5][11]~q ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~432_combout ))))

	.dataa(\main_reg|regFile[7][11]~q ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\main_reg|regFile[5][11]~q ),
	.datad(\main_reg|rf_out2~432_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~433_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~433 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out2~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N16
cycloneive_lcell_comb \main_reg|rf_out2~434 (
// Equation(s):
// \main_reg|rf_out2~434_combout  = (\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout ) # ((\main_reg|regFile[1][11]~q )))) # (!\reg_read_addr2[0]~12_combout  & (!\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[0][11]~q ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[1][11]~q ),
	.datad(\main_reg|regFile[0][11]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~434_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~434 .lut_mask = 16'hB9A8;
defparam \main_reg|rf_out2~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N26
cycloneive_lcell_comb \main_reg|rf_out2~435 (
// Equation(s):
// \main_reg|rf_out2~435_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~434_combout  & (\main_reg|regFile[3][11]~q )) # (!\main_reg|rf_out2~434_combout  & ((\main_reg|regFile[2][11]~q ))))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~434_combout ))))

	.dataa(\main_reg|regFile[3][11]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[2][11]~q ),
	.datad(\main_reg|rf_out2~434_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~435_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~435 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out2~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N28
cycloneive_lcell_comb \main_reg|rf_out2~436 (
// Equation(s):
// \main_reg|rf_out2~436_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~433_combout ) # ((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (((!\reg_read_addr2[3]~9_combout  & \main_reg|rf_out2~435_combout ))))

	.dataa(\main_reg|rf_out2~433_combout ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\main_reg|rf_out2~435_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~436_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~436 .lut_mask = 16'hCBC8;
defparam \main_reg|rf_out2~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N8
cycloneive_lcell_comb \main_reg|rf_out2~430 (
// Equation(s):
// \main_reg|rf_out2~430_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & ((\main_reg|regFile[9][11]~q ))) # (!\reg_read_addr2[0]~12_combout  & 
// (\main_reg|regFile[8][11]~q ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|regFile[8][11]~q ),
	.datac(\main_reg|regFile[9][11]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~430_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~430 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out2~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N10
cycloneive_lcell_comb \main_reg|rf_out2~431 (
// Equation(s):
// \main_reg|rf_out2~431_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~430_combout  & ((\main_reg|regFile[11][11]~q ))) # (!\main_reg|rf_out2~430_combout  & (\main_reg|regFile[10][11]~q )))) # (!\reg_read_addr2[1]~11_combout  & 
// (\main_reg|rf_out2~430_combout ))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|rf_out2~430_combout ),
	.datac(\main_reg|regFile[10][11]~q ),
	.datad(\main_reg|regFile[11][11]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~431_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~431 .lut_mask = 16'hEC64;
defparam \main_reg|rf_out2~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N8
cycloneive_lcell_comb \main_reg|rf_out2~439 (
// Equation(s):
// \main_reg|rf_out2~439_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~436_combout  & (\main_reg|rf_out2~438_combout )) # (!\main_reg|rf_out2~436_combout  & ((\main_reg|rf_out2~431_combout ))))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~436_combout ))))

	.dataa(\main_reg|rf_out2~438_combout ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|rf_out2~436_combout ),
	.datad(\main_reg|rf_out2~431_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~439_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~439 .lut_mask = 16'hBCB0;
defparam \main_reg|rf_out2~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N8
cycloneive_lcell_comb \main_reg|rf_out2~440 (
// Equation(s):
// \main_reg|rf_out2~440_combout  = (\reg_read_addr2[4]~13_combout  & (\main_reg|rf_out2~429_combout )) # (!\reg_read_addr2[4]~13_combout  & ((\main_reg|rf_out2~439_combout )))

	.dataa(gnd),
	.datab(\reg_read_addr2[4]~13_combout ),
	.datac(\main_reg|rf_out2~429_combout ),
	.datad(\main_reg|rf_out2~439_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~440_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~440 .lut_mask = 16'hF3C0;
defparam \main_reg|rf_out2~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N9
dffeas \main_reg|rf_out2[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out2~440_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out2[11] .is_wysiwyg = "true";
defparam \main_reg|rf_out2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N10
cycloneive_lcell_comb \mem_data_in[11]~24 (
// Equation(s):
// \mem_data_in[11]~24_combout  = (\Equal8~0_combout  & \main_reg|rf_out2 [11])

	.dataa(\Equal8~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|rf_out2 [11]),
	.cin(gnd),
	.combout(\mem_data_in[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mem_data_in[11]~24 .lut_mask = 16'hAA00;
defparam \mem_data_in[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N30
cycloneive_lcell_comb \main_reg|regFile~659 (
// Equation(s):
// \main_reg|regFile~659_combout  = (\Equal7~1_combout  & \main_memory|altsyncram_component|auto_generated|q_a [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal7~1_combout ),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\main_reg|regFile~659_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~659 .lut_mask = 16'hF000;
defparam \main_reg|regFile~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N28
cycloneive_lcell_comb \main_reg|regFile~660 (
// Equation(s):
// \main_reg|regFile~660_combout  = (!\alu_ctrl~20_combout  & (\alu|Mult0|auto_generated|w513w [12] & ((\alu|Mux30~6_combout ) # (!\alu_in1[31]~4_combout ))))

	.dataa(\alu_in1[31]~4_combout ),
	.datab(\alu_ctrl~20_combout ),
	.datac(\alu|Mux30~6_combout ),
	.datad(\alu|Mult0|auto_generated|w513w [12]),
	.cin(gnd),
	.combout(\main_reg|regFile~660_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~660 .lut_mask = 16'h3100;
defparam \main_reg|regFile~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N6
cycloneive_lcell_comb \main_reg|regFile~661 (
// Equation(s):
// \main_reg|regFile~661_combout  = (\main_reg|regFile~1021_combout  & (((\main_reg|regFile~587_combout )))) # (!\main_reg|regFile~1021_combout  & ((\main_reg|regFile~587_combout  & ((\main_reg|regFile~660_combout ))) # (!\main_reg|regFile~587_combout  & 
// (\main_reg|regFile~659_combout ))))

	.dataa(\main_reg|regFile~659_combout ),
	.datab(\main_reg|regFile~1021_combout ),
	.datac(\main_reg|regFile~587_combout ),
	.datad(\main_reg|regFile~660_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~661_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~661 .lut_mask = 16'hF2C2;
defparam \main_reg|regFile~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N14
cycloneive_lcell_comb \alu|ShiftRight0~104 (
// Equation(s):
// \alu|ShiftRight0~104_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[2]~56_combout  & ((\alu|ShiftRight0~4_combout ))) # (!\alu_in2[2]~56_combout  & (\alu|ShiftRight0~8_combout ))))

	.dataa(\alu|ShiftRight0~8_combout ),
	.datab(\alu_in1[12]~38_combout ),
	.datac(\alu|ShiftRight0~4_combout ),
	.datad(\alu_in2[2]~56_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~104_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~104 .lut_mask = 16'h3022;
defparam \alu|ShiftRight0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N4
cycloneive_lcell_comb \main_reg|regFile~662 (
// Equation(s):
// \main_reg|regFile~662_combout  = (\main_reg|regFile~589_combout  & ((\alu|ShiftRight0~104_combout ) # (!\main_reg|regFile~661_combout ))) # (!\main_reg|regFile~589_combout  & ((\main_reg|regFile~661_combout )))

	.dataa(gnd),
	.datab(\main_reg|regFile~589_combout ),
	.datac(\alu|ShiftRight0~104_combout ),
	.datad(\main_reg|regFile~661_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~662_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~662 .lut_mask = 16'hF3CC;
defparam \main_reg|regFile~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N16
cycloneive_lcell_comb \alu|ShiftRight1~40 (
// Equation(s):
// \alu|ShiftRight1~40_combout  = (\alu_in2[3]~55_combout  & ((\alu_in2[2]~65_combout  & ((\alu|ShiftLeft0~14_combout ))) # (!\alu_in2[2]~65_combout  & (\alu_in1[12]~38_combout )))) # (!\alu_in2[3]~55_combout  & (\alu_in1[12]~38_combout ))

	.dataa(\alu_in2[3]~55_combout ),
	.datab(\alu_in1[12]~38_combout ),
	.datac(\alu_in2[2]~65_combout ),
	.datad(\alu|ShiftLeft0~14_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~40_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~40 .lut_mask = 16'hEC4C;
defparam \alu|ShiftRight1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N8
cycloneive_lcell_comb \alu|ShiftLeft0~96 (
// Equation(s):
// \alu|ShiftLeft0~96_combout  = (\alu_in2[2]~56_combout  & ((\alu_in2[3]~55_combout  & (\main_reg|rf_out1 [0])) # (!\alu_in2[3]~55_combout  & ((\alu|ShiftLeft0~95_combout )))))

	.dataa(\alu_in2[3]~55_combout ),
	.datab(\main_reg|rf_out1 [0]),
	.datac(\alu|ShiftLeft0~95_combout ),
	.datad(\alu_in2[2]~56_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~96_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~96 .lut_mask = 16'hD800;
defparam \alu|ShiftLeft0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N26
cycloneive_lcell_comb \alu|ShiftLeft0~99 (
// Equation(s):
// \alu|ShiftLeft0~99_combout  = (!\alu|ShiftRight1~40_combout  & ((\alu|ShiftLeft0~96_combout ) # ((!\alu_in2[2]~56_combout  & \alu|ShiftLeft0~98_combout ))))

	.dataa(\alu|ShiftRight1~40_combout ),
	.datab(\alu_in2[2]~56_combout ),
	.datac(\alu|ShiftLeft0~96_combout ),
	.datad(\alu|ShiftLeft0~98_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~99_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~99 .lut_mask = 16'h5150;
defparam \alu|ShiftLeft0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N2
cycloneive_lcell_comb \alu|ShiftRight0~93 (
// Equation(s):
// \alu|ShiftRight0~93_combout  = (!\alu_in1[12]~38_combout  & ((\alu|Mux30~15_combout  & (\main_reg|rf_out1 [31])) # (!\alu|Mux30~15_combout  & ((\alu|ShiftRight0~1_combout )))))

	.dataa(\main_reg|rf_out1 [31]),
	.datab(\alu|Mux30~15_combout ),
	.datac(\alu_in1[12]~38_combout ),
	.datad(\alu|ShiftRight0~1_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~93_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~93 .lut_mask = 16'h0B08;
defparam \alu|ShiftRight0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N30
cycloneive_lcell_comb \alu|Equal0~59 (
// Equation(s):
// \alu|Equal0~59_combout  = \alu_in1[12]~25_combout  $ (((\main_reg|rf_out2 [12] & \alu_in2[29]~10_combout )))

	.dataa(gnd),
	.datab(\main_reg|rf_out2 [12]),
	.datac(\alu_in2[29]~10_combout ),
	.datad(\alu_in1[12]~25_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~59_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~59 .lut_mask = 16'h3FC0;
defparam \alu|Equal0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N24
cycloneive_lcell_comb \alu|ShiftRight1~67 (
// Equation(s):
// \alu|ShiftRight1~67_combout  = (\alu|ShiftLeft0~7_combout  & ((\alu|ShiftRight0~0_combout ) # ((\alu|ShiftRight1~7_combout  & \alu_in2[1]~57_combout ))))

	.dataa(\alu|ShiftRight1~7_combout ),
	.datab(\alu_in2[1]~57_combout ),
	.datac(\alu|ShiftRight0~0_combout ),
	.datad(\alu|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~67_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~67 .lut_mask = 16'hF800;
defparam \alu|ShiftRight1~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N10
cycloneive_lcell_comb \main_reg|regFile~663 (
// Equation(s):
// \main_reg|regFile~663_combout  = (\alu_ctrl~21_combout  & (((\alu|Mux30~11_combout  & \alu|ShiftRight1~67_combout )))) # (!\alu_ctrl~21_combout  & ((\alu|Equal0~59_combout ) # ((!\alu|Mux30~11_combout ))))

	.dataa(\alu|Equal0~59_combout ),
	.datab(\alu_ctrl~21_combout ),
	.datac(\alu|Mux30~11_combout ),
	.datad(\alu|ShiftRight1~67_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~663_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~663 .lut_mask = 16'hE323;
defparam \main_reg|regFile~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N24
cycloneive_lcell_comb \main_reg|regFile~664 (
// Equation(s):
// \main_reg|regFile~664_combout  = (\alu_in1[12]~25_combout  & ((\main_reg|regFile~663_combout ) # ((\alu_in2[12]~30_combout  & \alu_ctrl~19_combout )))) # (!\alu_in1[12]~25_combout  & (\main_reg|regFile~663_combout  & ((\alu_in2[12]~30_combout ) # 
// (!\alu_ctrl~19_combout ))))

	.dataa(\alu_in1[12]~25_combout ),
	.datab(\alu_in2[12]~30_combout ),
	.datac(\alu_ctrl~19_combout ),
	.datad(\main_reg|regFile~663_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~664_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~664 .lut_mask = 16'hEF80;
defparam \main_reg|regFile~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N6
cycloneive_lcell_comb \main_reg|regFile~665 (
// Equation(s):
// \main_reg|regFile~665_combout  = (\alu|Mux30~10_combout  & (\alu|Add1~24_combout  & (\alu|Mux30~20_combout ))) # (!\alu|Mux30~10_combout  & (((\main_reg|regFile~664_combout ) # (!\alu|Mux30~20_combout ))))

	.dataa(\alu|Add1~24_combout ),
	.datab(\alu|Mux30~10_combout ),
	.datac(\alu|Mux30~20_combout ),
	.datad(\main_reg|regFile~664_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~665_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~665 .lut_mask = 16'hB383;
defparam \main_reg|regFile~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N16
cycloneive_lcell_comb \main_reg|regFile~666 (
// Equation(s):
// \main_reg|regFile~666_combout  = (\alu|Mux30~9_combout  & ((\main_reg|regFile~665_combout  & (\alu|ShiftRight0~93_combout )) # (!\main_reg|regFile~665_combout  & ((\alu_in1[31]~6_combout ))))) # (!\alu|Mux30~9_combout  & (((\main_reg|regFile~665_combout 
// ))))

	.dataa(\alu|ShiftRight0~93_combout ),
	.datab(\alu_in1[31]~6_combout ),
	.datac(\alu|Mux30~9_combout ),
	.datad(\main_reg|regFile~665_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~666_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~666 .lut_mask = 16'hAFC0;
defparam \main_reg|regFile~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N22
cycloneive_lcell_comb \main_reg|regFile~667 (
// Equation(s):
// \main_reg|regFile~667_combout  = (\main_reg|regFile~666_combout  & ((\alu_ctrl~21_combout ) # (!\alu|Mux30~9_combout )))

	.dataa(gnd),
	.datab(\alu_ctrl~21_combout ),
	.datac(\alu|Mux30~9_combout ),
	.datad(\main_reg|regFile~666_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~667_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~667 .lut_mask = 16'hCF00;
defparam \main_reg|regFile~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N20
cycloneive_lcell_comb \alu|ShiftRight0~16 (
// Equation(s):
// \alu|ShiftRight0~16_combout  = (\alu_in2[0]~58_combout  & (\alu|ShiftRight0~14_combout )) # (!\alu_in2[0]~58_combout  & ((\alu|ShiftRight0~15_combout )))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(gnd),
	.datac(\alu|ShiftRight0~14_combout ),
	.datad(\alu|ShiftRight0~15_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~16 .lut_mask = 16'hF5A0;
defparam \alu|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N2
cycloneive_lcell_comb \alu|ShiftRight0~71 (
// Equation(s):
// \alu|ShiftRight0~71_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[2]~56_combout  & (\alu|ShiftRight0~11_combout )) # (!\alu_in2[2]~56_combout  & ((\alu|ShiftRight0~16_combout )))))

	.dataa(\alu|ShiftRight0~11_combout ),
	.datab(\alu_in2[2]~56_combout ),
	.datac(\alu|ShiftRight0~16_combout ),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~71_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~71 .lut_mask = 16'h00B8;
defparam \alu|ShiftRight0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N8
cycloneive_lcell_comb \main_reg|regFile~668 (
// Equation(s):
// \main_reg|regFile~668_combout  = (\alu|Mux30~4_combout  & (((!\alu|Mux30~8_combout )))) # (!\alu|Mux30~4_combout  & ((\alu|Mux30~8_combout  & ((\alu|ShiftRight0~71_combout ))) # (!\alu|Mux30~8_combout  & (\main_reg|regFile~667_combout ))))

	.dataa(\main_reg|regFile~667_combout ),
	.datab(\alu|ShiftRight0~71_combout ),
	.datac(\alu|Mux30~4_combout ),
	.datad(\alu|Mux30~8_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~668_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~668 .lut_mask = 16'h0CFA;
defparam \main_reg|regFile~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N10
cycloneive_lcell_comb \main_reg|regFile~669 (
// Equation(s):
// \main_reg|regFile~669_combout  = (\alu|Mux30~28_combout  & ((\main_reg|regFile~668_combout  & ((\alu|Add0~24_combout ))) # (!\main_reg|regFile~668_combout  & (\alu|ShiftLeft0~99_combout )))) # (!\alu|Mux30~28_combout  & (((\main_reg|regFile~668_combout 
// ))))

	.dataa(\alu|Mux30~28_combout ),
	.datab(\alu|ShiftLeft0~99_combout ),
	.datac(\alu|Add0~24_combout ),
	.datad(\main_reg|regFile~668_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~669_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~669 .lut_mask = 16'hF588;
defparam \main_reg|regFile~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N16
cycloneive_lcell_comb \main_reg|regFile~670 (
// Equation(s):
// \main_reg|regFile~670_combout  = (\main_reg|regFile~313_combout ) # ((\main_reg|regFile~662_combout  & ((\main_reg|regFile~661_combout ) # (\main_reg|regFile~669_combout ))))

	.dataa(\main_reg|regFile~661_combout ),
	.datab(\main_reg|regFile~662_combout ),
	.datac(\main_reg|regFile~313_combout ),
	.datad(\main_reg|regFile~669_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~670_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~670 .lut_mask = 16'hFCF8;
defparam \main_reg|regFile~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N24
cycloneive_lcell_comb \main_reg|regFile~671 (
// Equation(s):
// \main_reg|regFile~671_combout  = (\main_reg|regFile~656_combout ) # ((\main_reg|regFile~658_combout  & ((\main_reg|regFile~312_combout ) # (\main_reg|regFile~670_combout ))))

	.dataa(\main_reg|regFile~656_combout ),
	.datab(\main_reg|regFile~658_combout ),
	.datac(\main_reg|regFile~312_combout ),
	.datad(\main_reg|regFile~670_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~671_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~671 .lut_mask = 16'hEEEA;
defparam \main_reg|regFile~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N11
dffeas \main_reg|regFile[3][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~671_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[3][12] .is_wysiwyg = "true";
defparam \main_reg|regFile[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N18
cycloneive_lcell_comb \main_reg|rf_out1~459 (
// Equation(s):
// \main_reg|rf_out1~459_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[2][12]~q ))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|regFile[0][12]~q ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[0][12]~q ),
	.datac(\main_reg|regFile[2][12]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~459_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~459 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out1~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N20
cycloneive_lcell_comb \main_reg|rf_out1~460 (
// Equation(s):
// \main_reg|rf_out1~460_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~459_combout  & (\main_reg|regFile[3][12]~q )) # (!\main_reg|rf_out1~459_combout  & ((\main_reg|regFile[1][12]~q ))))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~459_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[3][12]~q ),
	.datac(\main_reg|regFile[1][12]~q ),
	.datad(\main_reg|rf_out1~459_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~460_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~460 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N4
cycloneive_lcell_comb \main_reg|rf_out1~457 (
// Equation(s):
// \main_reg|rf_out1~457_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[10][12]~q ) # ((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & (((\main_reg|regFile[8][12]~q  & !\reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|regFile[10][12]~q ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|regFile[8][12]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~457_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~457 .lut_mask = 16'hCCB8;
defparam \main_reg|rf_out1~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N2
cycloneive_lcell_comb \main_reg|rf_out1~458 (
// Equation(s):
// \main_reg|rf_out1~458_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~457_combout  & ((\main_reg|regFile[11][12]~q ))) # (!\main_reg|rf_out1~457_combout  & (\main_reg|regFile[9][12]~q )))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~457_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[9][12]~q ),
	.datac(\main_reg|regFile[11][12]~q ),
	.datad(\main_reg|rf_out1~457_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~458_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~458 .lut_mask = 16'hF588;
defparam \main_reg|rf_out1~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N28
cycloneive_lcell_comb \main_reg|rf_out1~461 (
// Equation(s):
// \main_reg|rf_out1~461_combout  = (\reg_read_addr1[2]~2_combout  & (\reg_read_addr1[3]~3_combout )) # (!\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~458_combout ))) # (!\reg_read_addr1[3]~3_combout  & 
// (\main_reg|rf_out1~460_combout ))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|rf_out1~460_combout ),
	.datad(\main_reg|rf_out1~458_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~461_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~461 .lut_mask = 16'hDC98;
defparam \main_reg|rf_out1~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N28
cycloneive_lcell_comb \main_reg|rf_out1~462 (
// Equation(s):
// \main_reg|rf_out1~462_combout  = (\reg_read_addr1[0]~5_combout  & (((\main_reg|regFile[13][12]~q ) # (\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[12][12]~q  & ((!\reg_read_addr1[1]~4_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[12][12]~q ),
	.datac(\main_reg|regFile[13][12]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~462_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~462 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out1~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N30
cycloneive_lcell_comb \main_reg|rf_out1~463 (
// Equation(s):
// \main_reg|rf_out1~463_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~462_combout  & ((\main_reg|regFile[15][12]~q ))) # (!\main_reg|rf_out1~462_combout  & (\main_reg|regFile[14][12]~q )))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~462_combout ))))

	.dataa(\main_reg|regFile[14][12]~q ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|regFile[15][12]~q ),
	.datad(\main_reg|rf_out1~462_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~463_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~463 .lut_mask = 16'hF388;
defparam \main_reg|rf_out1~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N2
cycloneive_lcell_comb \main_reg|rf_out1~455 (
// Equation(s):
// \main_reg|rf_out1~455_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[5][12]~q )) # (!\reg_read_addr1[0]~5_combout  & 
// ((\main_reg|regFile[4][12]~q )))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[5][12]~q ),
	.datac(\main_reg|regFile[4][12]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~455_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~455 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out1~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N4
cycloneive_lcell_comb \main_reg|rf_out1~456 (
// Equation(s):
// \main_reg|rf_out1~456_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~455_combout  & (\main_reg|regFile[7][12]~q )) # (!\main_reg|rf_out1~455_combout  & ((\main_reg|regFile[6][12]~q ))))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~455_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[7][12]~q ),
	.datac(\main_reg|regFile[6][12]~q ),
	.datad(\main_reg|rf_out1~455_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~456_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~456 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N28
cycloneive_lcell_comb \main_reg|rf_out1~464 (
// Equation(s):
// \main_reg|rf_out1~464_combout  = (\main_reg|rf_out1~461_combout  & ((\main_reg|rf_out1~463_combout ) # ((!\reg_read_addr1[2]~2_combout )))) # (!\main_reg|rf_out1~461_combout  & (((\main_reg|rf_out1~456_combout  & \reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|rf_out1~461_combout ),
	.datab(\main_reg|rf_out1~463_combout ),
	.datac(\main_reg|rf_out1~456_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~464_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~464 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out1~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N24
cycloneive_lcell_comb \main_reg|rf_out1~445 (
// Equation(s):
// \main_reg|rf_out1~445_combout  = (\reg_read_addr1[2]~2_combout  & (((\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[25][12]~q ))) # (!\reg_read_addr1[3]~3_combout  & 
// (\main_reg|regFile[17][12]~q ))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\main_reg|regFile[17][12]~q ),
	.datac(\main_reg|regFile[25][12]~q ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~445_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~445 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out1~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N28
cycloneive_lcell_comb \main_reg|rf_out1~446 (
// Equation(s):
// \main_reg|rf_out1~446_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~445_combout  & (\main_reg|regFile[29][12]~q )) # (!\main_reg|rf_out1~445_combout  & ((\main_reg|regFile[21][12]~q ))))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~445_combout ))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\main_reg|regFile[29][12]~q ),
	.datac(\main_reg|regFile[21][12]~q ),
	.datad(\main_reg|rf_out1~445_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~446_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~446 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N8
cycloneive_lcell_comb \main_reg|rf_out1~452 (
// Equation(s):
// \main_reg|rf_out1~452_combout  = (\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout ) # ((\main_reg|regFile[27][12]~q )))) # (!\reg_read_addr1[3]~3_combout  & (!\reg_read_addr1[2]~2_combout  & ((\main_reg|regFile[19][12]~q ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[27][12]~q ),
	.datad(\main_reg|regFile[19][12]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~452_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~452 .lut_mask = 16'hB9A8;
defparam \main_reg|rf_out1~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N22
cycloneive_lcell_comb \main_reg|rf_out1~453 (
// Equation(s):
// \main_reg|rf_out1~453_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~452_combout  & ((\main_reg|regFile[31][12]~q ))) # (!\main_reg|rf_out1~452_combout  & (\main_reg|regFile[23][12]~q )))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~452_combout ))))

	.dataa(\main_reg|regFile[23][12]~q ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[31][12]~q ),
	.datad(\main_reg|rf_out1~452_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~453_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~453 .lut_mask = 16'hF388;
defparam \main_reg|rf_out1~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N18
cycloneive_lcell_comb \main_reg|rf_out1~449 (
// Equation(s):
// \main_reg|rf_out1~449_combout  = (\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout ) # ((\main_reg|regFile[20][12]~q )))) # (!\reg_read_addr1[2]~2_combout  & (!\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[16][12]~q ))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[20][12]~q ),
	.datad(\main_reg|regFile[16][12]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~449_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~449 .lut_mask = 16'hB9A8;
defparam \main_reg|rf_out1~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N30
cycloneive_lcell_comb \main_reg|rf_out1~450 (
// Equation(s):
// \main_reg|rf_out1~450_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~449_combout  & (\main_reg|regFile[28][12]~q )) # (!\main_reg|rf_out1~449_combout  & ((\main_reg|regFile[24][12]~q ))))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~449_combout ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|regFile[28][12]~q ),
	.datac(\main_reg|regFile[24][12]~q ),
	.datad(\main_reg|rf_out1~449_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~450_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~450 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N18
cycloneive_lcell_comb \main_reg|rf_out1~447 (
// Equation(s):
// \main_reg|rf_out1~447_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[22][12]~q )) # (!\reg_read_addr1[2]~2_combout  & 
// ((\main_reg|regFile[18][12]~q )))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|regFile[22][12]~q ),
	.datac(\main_reg|regFile[18][12]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~447_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~447 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out1~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N22
cycloneive_lcell_comb \main_reg|rf_out1~448 (
// Equation(s):
// \main_reg|rf_out1~448_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~447_combout  & ((\main_reg|regFile[30][12]~q ))) # (!\main_reg|rf_out1~447_combout  & (\main_reg|regFile[26][12]~q )))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~447_combout ))))

	.dataa(\main_reg|regFile[26][12]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[30][12]~q ),
	.datad(\main_reg|rf_out1~447_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~448_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~448 .lut_mask = 16'hF388;
defparam \main_reg|rf_out1~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N12
cycloneive_lcell_comb \main_reg|rf_out1~451 (
// Equation(s):
// \main_reg|rf_out1~451_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout ) # (\main_reg|rf_out1~448_combout )))) # (!\reg_read_addr1[1]~4_combout  & (\main_reg|rf_out1~450_combout  & (!\reg_read_addr1[0]~5_combout )))

	.dataa(\main_reg|rf_out1~450_combout ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\reg_read_addr1[0]~5_combout ),
	.datad(\main_reg|rf_out1~448_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~451_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~451 .lut_mask = 16'hCEC2;
defparam \main_reg|rf_out1~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N30
cycloneive_lcell_comb \main_reg|rf_out1~454 (
// Equation(s):
// \main_reg|rf_out1~454_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~451_combout  & ((\main_reg|rf_out1~453_combout ))) # (!\main_reg|rf_out1~451_combout  & (\main_reg|rf_out1~446_combout )))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~451_combout ))))

	.dataa(\main_reg|rf_out1~446_combout ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|rf_out1~453_combout ),
	.datad(\main_reg|rf_out1~451_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~454_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~454 .lut_mask = 16'hF388;
defparam \main_reg|rf_out1~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N22
cycloneive_lcell_comb \main_reg|rf_out1~724 (
// Equation(s):
// \main_reg|rf_out1~724_combout  = (\reg_read_addr1[4]~1_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [19] & ((\main_reg|rf_out1~454_combout ))) # (!\my_program|altsyncram_component|auto_generated|q_a [19] & 
// (\main_reg|rf_out1~464_combout )))) # (!\reg_read_addr1[4]~1_combout  & (((\main_reg|rf_out1~464_combout ))))

	.dataa(\reg_read_addr1[4]~1_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.datac(\main_reg|rf_out1~464_combout ),
	.datad(\main_reg|rf_out1~454_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~724_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~724 .lut_mask = 16'hF870;
defparam \main_reg|rf_out1~724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N23
dffeas \main_reg|rf_out1[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out1~724_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out1[12] .is_wysiwyg = "true";
defparam \main_reg|rf_out1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N14
cycloneive_lcell_comb \alu|ShiftRight1~14 (
// Equation(s):
// \alu|ShiftRight1~14_combout  = (\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [12])) # (!\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [10])))

	.dataa(gnd),
	.datab(\main_reg|rf_out1 [12]),
	.datac(\alu_in2[1]~57_combout ),
	.datad(\main_reg|rf_out1 [10]),
	.cin(gnd),
	.combout(\alu|ShiftRight1~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~14 .lut_mask = 16'hCFC0;
defparam \alu|ShiftRight1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N12
cycloneive_lcell_comb \alu|ShiftRight0~59 (
// Equation(s):
// \alu|ShiftRight0~59_combout  = (!\alu_in2[2]~56_combout  & ((\alu_in2[0]~58_combout  & ((\alu|ShiftRight1~33_combout ))) # (!\alu_in2[0]~58_combout  & (\alu|ShiftRight1~14_combout ))))

	.dataa(\alu|ShiftRight1~14_combout ),
	.datab(\alu_in2[2]~56_combout ),
	.datac(\alu_in2[0]~58_combout ),
	.datad(\alu|ShiftRight1~33_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~59_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~59 .lut_mask = 16'h3202;
defparam \alu|ShiftRight0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N0
cycloneive_lcell_comb \alu|ShiftRight1~35 (
// Equation(s):
// \alu|ShiftRight1~35_combout  = (\alu_in2[0]~58_combout  & (\alu|ShiftRight1~34_combout )) # (!\alu_in2[0]~58_combout  & ((\alu|ShiftRight1~13_combout )))

	.dataa(gnd),
	.datab(\alu_in2[0]~58_combout ),
	.datac(\alu|ShiftRight1~34_combout ),
	.datad(\alu|ShiftRight1~13_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~35_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~35 .lut_mask = 16'hF3C0;
defparam \alu|ShiftRight1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N30
cycloneive_lcell_comb \alu|ShiftRight0~60 (
// Equation(s):
// \alu|ShiftRight0~60_combout  = (!\alu_in1[12]~38_combout  & ((\alu|ShiftRight0~59_combout ) # ((\alu_in2[2]~56_combout  & \alu|ShiftRight1~35_combout ))))

	.dataa(\alu|ShiftRight0~59_combout ),
	.datab(\alu_in1[12]~38_combout ),
	.datac(\alu_in2[2]~56_combout ),
	.datad(\alu|ShiftRight1~35_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~60_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~60 .lut_mask = 16'h3222;
defparam \alu|ShiftRight0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N8
cycloneive_lcell_comb \main_reg|regFile~710 (
// Equation(s):
// \main_reg|regFile~710_combout  = (\alu|Mux30~8_combout  & ((\alu|ShiftRight0~60_combout ))) # (!\alu|Mux30~8_combout  & (\alu|Add1~20_combout ))

	.dataa(gnd),
	.datab(\alu|Add1~20_combout ),
	.datac(\alu|ShiftRight0~60_combout ),
	.datad(\alu|Mux30~8_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~710_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~710 .lut_mask = 16'hF0CC;
defparam \main_reg|regFile~710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N14
cycloneive_lcell_comb \main_reg|regFile~713 (
// Equation(s):
// \main_reg|regFile~713_combout  = (\alu|Mux30~8_combout  & (((\main_reg|regFile~710_combout )))) # (!\alu|Mux30~8_combout  & ((\alu_ctrl~21_combout ) # ((!\alu|Mux30~9_combout ))))

	.dataa(\alu_ctrl~21_combout ),
	.datab(\main_reg|regFile~710_combout ),
	.datac(\alu|Mux30~9_combout ),
	.datad(\alu|Mux30~8_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~713_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~713 .lut_mask = 16'hCCAF;
defparam \main_reg|regFile~713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N6
cycloneive_lcell_comb \alu|Equal0~47 (
// Equation(s):
// \alu|Equal0~47_combout  = \alu_in2[10]~37_combout  $ (\alu_in1[10]~27_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu_in2[10]~37_combout ),
	.datad(\alu_in1[10]~27_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~47_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~47 .lut_mask = 16'h0FF0;
defparam \alu|Equal0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N12
cycloneive_lcell_comb \alu|ShiftLeft0~22 (
// Equation(s):
// \alu|ShiftLeft0~22_combout  = (\alu_in2[3]~55_combout ) # ((\alu_in1[12]~38_combout ) # ((\alu_in2[1]~57_combout  & \alu_in2[2]~65_combout )))

	.dataa(\alu_in2[3]~55_combout ),
	.datab(\alu_in2[1]~57_combout ),
	.datac(\alu_in2[2]~65_combout ),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~22 .lut_mask = 16'hFFEA;
defparam \alu|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N22
cycloneive_lcell_comb \alu|ShiftRight1~62 (
// Equation(s):
// \alu|ShiftRight1~62_combout  = (!\alu|ShiftLeft0~22_combout  & ((\alu_in2[2]~56_combout  & ((\alu|ShiftRight1~7_combout ))) # (!\alu_in2[2]~56_combout  & (\alu|ShiftRight1~20_combout ))))

	.dataa(\alu|ShiftRight1~20_combout ),
	.datab(\alu_in2[2]~56_combout ),
	.datac(\alu|ShiftRight1~7_combout ),
	.datad(\alu|ShiftLeft0~22_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~62 .lut_mask = 16'h00E2;
defparam \alu|ShiftRight1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N16
cycloneive_lcell_comb \main_reg|regFile~708 (
// Equation(s):
// \main_reg|regFile~708_combout  = (\alu_ctrl~21_combout  & (((\alu|ShiftRight1~62_combout  & \alu|Mux30~11_combout )))) # (!\alu_ctrl~21_combout  & ((\alu|Equal0~47_combout ) # ((!\alu|Mux30~11_combout ))))

	.dataa(\alu|Equal0~47_combout ),
	.datab(\alu|ShiftRight1~62_combout ),
	.datac(\alu_ctrl~21_combout ),
	.datad(\alu|Mux30~11_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~708_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~708 .lut_mask = 16'hCA0F;
defparam \main_reg|regFile~708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N2
cycloneive_lcell_comb \main_reg|regFile~709 (
// Equation(s):
// \main_reg|regFile~709_combout  = (\alu_in1[10]~27_combout  & ((\main_reg|regFile~708_combout ) # ((\alu_ctrl~19_combout  & \alu_in2[10]~37_combout )))) # (!\alu_in1[10]~27_combout  & (\main_reg|regFile~708_combout  & ((\alu_in2[10]~37_combout ) # 
// (!\alu_ctrl~19_combout ))))

	.dataa(\alu_in1[10]~27_combout ),
	.datab(\alu_ctrl~19_combout ),
	.datac(\alu_in2[10]~37_combout ),
	.datad(\main_reg|regFile~708_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~709_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~709 .lut_mask = 16'hFB80;
defparam \main_reg|regFile~709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N4
cycloneive_lcell_comb \main_reg|regFile~711 (
// Equation(s):
// \main_reg|regFile~711_combout  = (\alu|Mux30~10_combout  & (((\alu|Mux30~20_combout  & \main_reg|regFile~710_combout )))) # (!\alu|Mux30~10_combout  & ((\main_reg|regFile~709_combout ) # ((!\alu|Mux30~20_combout ))))

	.dataa(\alu|Mux30~10_combout ),
	.datab(\main_reg|regFile~709_combout ),
	.datac(\alu|Mux30~20_combout ),
	.datad(\main_reg|regFile~710_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~711_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~711 .lut_mask = 16'hE545;
defparam \main_reg|regFile~711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N26
cycloneive_lcell_comb \alu|ShiftRight0~54 (
// Equation(s):
// \alu|ShiftRight0~54_combout  = (\main_reg|rf_out1 [31] & (\alu_in2[4]~50_combout  & ((\alu_in2[0]~67_combout ) # (\alu_in2[1]~69_combout ))))

	.dataa(\main_reg|rf_out1 [31]),
	.datab(\alu_in2[4]~50_combout ),
	.datac(\alu_in2[0]~67_combout ),
	.datad(\alu_in2[1]~69_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~54_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~54 .lut_mask = 16'h8880;
defparam \alu|ShiftRight0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N0
cycloneive_lcell_comb \alu|ShiftRight0~55 (
// Equation(s):
// \alu|ShiftRight0~55_combout  = (\main_reg|rf_out1 [30] & (((!\alu_in2[1]~69_combout  & !\alu_in2[0]~67_combout )) # (!\alu_in2[4]~50_combout )))

	.dataa(\main_reg|rf_out1 [30]),
	.datab(\alu_in2[1]~69_combout ),
	.datac(\alu_in2[0]~67_combout ),
	.datad(\alu_in2[4]~50_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~55_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~55 .lut_mask = 16'h02AA;
defparam \alu|ShiftRight0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N24
cycloneive_lcell_comb \alu|ShiftRight0~56 (
// Equation(s):
// \alu|ShiftRight0~56_combout  = (\alu_in2[2]~56_combout  & ((\alu|ShiftRight0~54_combout ) # ((\alu|ShiftRight0~55_combout )))) # (!\alu_in2[2]~56_combout  & (((\alu|ShiftRight1~20_combout ))))

	.dataa(\alu|ShiftRight0~54_combout ),
	.datab(\alu|ShiftRight0~55_combout ),
	.datac(\alu|ShiftRight1~20_combout ),
	.datad(\alu_in2[2]~56_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~56_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~56 .lut_mask = 16'hEEF0;
defparam \alu|ShiftRight0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N0
cycloneive_lcell_comb \alu|ShiftRight0~95 (
// Equation(s):
// \alu|ShiftRight0~95_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[3]~55_combout  & ((\main_reg|rf_out1 [31]))) # (!\alu_in2[3]~55_combout  & (\alu|ShiftRight0~56_combout ))))

	.dataa(\alu_in2[3]~55_combout ),
	.datab(\alu|ShiftRight0~56_combout ),
	.datac(\main_reg|rf_out1 [31]),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~95_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~95 .lut_mask = 16'h00E4;
defparam \alu|ShiftRight0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N26
cycloneive_lcell_comb \main_reg|regFile~712 (
// Equation(s):
// \main_reg|regFile~712_combout  = (\alu|Mux30~9_combout  & ((\main_reg|regFile~711_combout  & ((\alu|ShiftRight0~95_combout ))) # (!\main_reg|regFile~711_combout  & (\alu_in1[31]~6_combout )))) # (!\alu|Mux30~9_combout  & (((\main_reg|regFile~711_combout 
// ))))

	.dataa(\alu|Mux30~9_combout ),
	.datab(\alu_in1[31]~6_combout ),
	.datac(\main_reg|regFile~711_combout ),
	.datad(\alu|ShiftRight0~95_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~712_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~712 .lut_mask = 16'hF858;
defparam \main_reg|regFile~712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N16
cycloneive_lcell_comb \main_reg|regFile~714 (
// Equation(s):
// \main_reg|regFile~714_combout  = (\alu|Mux30~4_combout  & (!\alu|Mux30~8_combout )) # (!\alu|Mux30~4_combout  & (\main_reg|regFile~713_combout  & ((\alu|Mux30~8_combout ) # (\main_reg|regFile~712_combout ))))

	.dataa(\alu|Mux30~4_combout ),
	.datab(\alu|Mux30~8_combout ),
	.datac(\main_reg|regFile~713_combout ),
	.datad(\main_reg|regFile~712_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~714_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~714 .lut_mask = 16'h7262;
defparam \main_reg|regFile~714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N22
cycloneive_lcell_comb \main_reg|regFile~715 (
// Equation(s):
// \main_reg|regFile~715_combout  = (\alu|Mux30~28_combout  & ((\main_reg|regFile~714_combout  & ((\alu|Add0~20_combout ))) # (!\main_reg|regFile~714_combout  & (\alu|ShiftLeft0~110_combout )))) # (!\alu|Mux30~28_combout  & (((\main_reg|regFile~714_combout 
// ))))

	.dataa(\alu|Mux30~28_combout ),
	.datab(\alu|ShiftLeft0~110_combout ),
	.datac(\alu|Add0~20_combout ),
	.datad(\main_reg|regFile~714_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~715_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~715 .lut_mask = 16'hF588;
defparam \main_reg|regFile~715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N14
cycloneive_lcell_comb \main_reg|regFile~716 (
// Equation(s):
// \main_reg|regFile~716_combout  = (\Equal7~1_combout  & \main_memory|altsyncram_component|auto_generated|q_a [10])

	.dataa(\Equal7~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\main_reg|regFile~716_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~716 .lut_mask = 16'hAA00;
defparam \main_reg|regFile~716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N8
cycloneive_lcell_comb \main_reg|regFile~717 (
// Equation(s):
// \main_reg|regFile~717_combout  = (!\alu_ctrl~20_combout  & (\alu|Mult0|auto_generated|w513w [10] & ((\alu|Mux30~6_combout ) # (!\alu_in1[31]~4_combout ))))

	.dataa(\alu_in1[31]~4_combout ),
	.datab(\alu_ctrl~20_combout ),
	.datac(\alu|Mux30~6_combout ),
	.datad(\alu|Mult0|auto_generated|w513w [10]),
	.cin(gnd),
	.combout(\main_reg|regFile~717_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~717 .lut_mask = 16'h3100;
defparam \main_reg|regFile~717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N26
cycloneive_lcell_comb \main_reg|regFile~718 (
// Equation(s):
// \main_reg|regFile~718_combout  = (\main_reg|regFile~587_combout  & (((\main_reg|regFile~717_combout ) # (\main_reg|regFile~1021_combout )))) # (!\main_reg|regFile~587_combout  & (\main_reg|regFile~716_combout  & ((!\main_reg|regFile~1021_combout ))))

	.dataa(\main_reg|regFile~587_combout ),
	.datab(\main_reg|regFile~716_combout ),
	.datac(\main_reg|regFile~717_combout ),
	.datad(\main_reg|regFile~1021_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~718_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~718 .lut_mask = 16'hAAE4;
defparam \main_reg|regFile~718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N10
cycloneive_lcell_comb \alu|ShiftRight0~106 (
// Equation(s):
// \alu|ShiftRight0~106_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[2]~56_combout  & (\alu|ShiftRight1~22_combout )) # (!\alu_in2[2]~56_combout  & ((\alu|ShiftRight1~24_combout )))))

	.dataa(\alu_in2[2]~56_combout ),
	.datab(\alu|ShiftRight1~22_combout ),
	.datac(\alu|ShiftRight1~24_combout ),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~106_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~106 .lut_mask = 16'h00D8;
defparam \alu|ShiftRight0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N0
cycloneive_lcell_comb \main_reg|regFile~719 (
// Equation(s):
// \main_reg|regFile~719_combout  = (\main_reg|regFile~589_combout  & ((\main_reg|regFile~718_combout  & ((\alu|ShiftRight0~106_combout ))) # (!\main_reg|regFile~718_combout  & (\main_reg|regFile~715_combout )))) # (!\main_reg|regFile~589_combout  & 
// (((\main_reg|regFile~718_combout ))))

	.dataa(\main_reg|regFile~715_combout ),
	.datab(\main_reg|regFile~589_combout ),
	.datac(\main_reg|regFile~718_combout ),
	.datad(\alu|ShiftRight0~106_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~719_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~719 .lut_mask = 16'hF838;
defparam \main_reg|regFile~719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N2
cycloneive_lcell_comb \main_reg|regFile~731 (
// Equation(s):
// \main_reg|regFile~731_combout  = (\main_reg|regFile~71_combout  & (((\main_reg|regFile~730_combout )))) # (!\main_reg|regFile~71_combout  & ((\main_reg|regFile~730_combout  & (\main_reg|rf_out2 [10])) # (!\main_reg|regFile~730_combout  & 
// ((\main_reg|regFile~719_combout )))))

	.dataa(\main_reg|rf_out2 [10]),
	.datab(\main_reg|regFile~71_combout ),
	.datac(\main_reg|regFile~730_combout ),
	.datad(\main_reg|regFile~719_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~731_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~731 .lut_mask = 16'hE3E0;
defparam \main_reg|regFile~731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N8
cycloneive_lcell_comb \main_reg|regFile~742 (
// Equation(s):
// \main_reg|regFile~742_combout  = (\reg_store_addr[4]~3_combout  & ((\wen_prot~q  & ((\main_reg|regFile~731_combout ))) # (!\wen_prot~q  & (\main_reg|regFile~741_combout )))) # (!\reg_store_addr[4]~3_combout  & (((\main_reg|regFile~731_combout ))))

	.dataa(\main_reg|regFile~741_combout ),
	.datab(\reg_store_addr[4]~3_combout ),
	.datac(\wen_prot~q ),
	.datad(\main_reg|regFile~731_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~742_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~742 .lut_mask = 16'hFB08;
defparam \main_reg|regFile~742 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N28
cycloneive_lcell_comb \main_reg|regFile[23][10]~feeder (
// Equation(s):
// \main_reg|regFile[23][10]~feeder_combout  = \main_reg|regFile~742_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~742_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[23][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[23][10]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[23][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y40_N29
dffeas \main_reg|regFile[23][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[23][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[23][10] .is_wysiwyg = "true";
defparam \main_reg|regFile[23][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N14
cycloneive_lcell_comb \main_reg|rf_out2~448 (
// Equation(s):
// \main_reg|rf_out2~448_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & ((\main_reg|regFile[27][10]~q ))) # (!\reg_read_addr2[3]~9_combout  & 
// (\main_reg|regFile[19][10]~q ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|regFile[19][10]~q ),
	.datac(\main_reg|regFile[27][10]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~448_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~448 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out2~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N22
cycloneive_lcell_comb \main_reg|rf_out2~449 (
// Equation(s):
// \main_reg|rf_out2~449_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~448_combout  & ((\main_reg|regFile[31][10]~q ))) # (!\main_reg|rf_out2~448_combout  & (\main_reg|regFile[23][10]~q )))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~448_combout ))))

	.dataa(\main_reg|regFile[23][10]~q ),
	.datab(\main_reg|regFile[31][10]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|rf_out2~448_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~449_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~449 .lut_mask = 16'hCFA0;
defparam \main_reg|rf_out2~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N26
cycloneive_lcell_comb \main_reg|rf_out2~445 (
// Equation(s):
// \main_reg|rf_out2~445_combout  = (\reg_read_addr2[2]~10_combout  & (((\main_reg|regFile[20][10]~q ) # (\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (\main_reg|regFile[16][10]~q  & ((!\reg_read_addr2[3]~9_combout ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|regFile[16][10]~q ),
	.datac(\main_reg|regFile[20][10]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~445_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~445 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out2~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N18
cycloneive_lcell_comb \main_reg|rf_out2~446 (
// Equation(s):
// \main_reg|rf_out2~446_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~445_combout  & ((\main_reg|regFile[28][10]~q ))) # (!\main_reg|rf_out2~445_combout  & (\main_reg|regFile[24][10]~q )))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~445_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|regFile[24][10]~q ),
	.datac(\main_reg|rf_out2~445_combout ),
	.datad(\main_reg|regFile[28][10]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~446_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~446 .lut_mask = 16'hF858;
defparam \main_reg|rf_out2~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N2
cycloneive_lcell_comb \main_reg|rf_out2~443 (
// Equation(s):
// \main_reg|rf_out2~443_combout  = (\reg_read_addr2[3]~9_combout  & (((\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & ((\reg_read_addr2[2]~10_combout  & (\main_reg|regFile[22][10]~q )) # (!\reg_read_addr2[2]~10_combout  & 
// ((\main_reg|regFile[18][10]~q )))))

	.dataa(\main_reg|regFile[22][10]~q ),
	.datab(\main_reg|regFile[18][10]~q ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~443_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~443 .lut_mask = 16'hFA0C;
defparam \main_reg|rf_out2~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N0
cycloneive_lcell_comb \main_reg|rf_out2~444 (
// Equation(s):
// \main_reg|rf_out2~444_combout  = (\main_reg|rf_out2~443_combout  & (((\main_reg|regFile[30][10]~q ) # (!\reg_read_addr2[3]~9_combout )))) # (!\main_reg|rf_out2~443_combout  & (\main_reg|regFile[26][10]~q  & ((\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[26][10]~q ),
	.datab(\main_reg|regFile[30][10]~q ),
	.datac(\main_reg|rf_out2~443_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~444_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~444 .lut_mask = 16'hCAF0;
defparam \main_reg|rf_out2~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N10
cycloneive_lcell_comb \main_reg|rf_out2~447 (
// Equation(s):
// \main_reg|rf_out2~447_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout ) # (\main_reg|rf_out2~444_combout )))) # (!\reg_read_addr2[1]~11_combout  & (\main_reg|rf_out2~446_combout  & (!\reg_read_addr2[0]~12_combout )))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|rf_out2~446_combout ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\main_reg|rf_out2~444_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~447_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~447 .lut_mask = 16'hAEA4;
defparam \main_reg|rf_out2~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N14
cycloneive_lcell_comb \main_reg|rf_out2~441 (
// Equation(s):
// \main_reg|rf_out2~441_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & ((\main_reg|regFile[25][10]~q ))) # (!\reg_read_addr2[3]~9_combout  & 
// (\main_reg|regFile[17][10]~q ))))

	.dataa(\main_reg|regFile[17][10]~q ),
	.datab(\main_reg|regFile[25][10]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~441_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~441 .lut_mask = 16'hFC0A;
defparam \main_reg|rf_out2~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N16
cycloneive_lcell_comb \main_reg|rf_out2~442 (
// Equation(s):
// \main_reg|rf_out2~442_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~441_combout  & ((\main_reg|regFile[29][10]~q ))) # (!\main_reg|rf_out2~441_combout  & (\main_reg|regFile[21][10]~q )))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~441_combout ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|regFile[21][10]~q ),
	.datac(\main_reg|rf_out2~441_combout ),
	.datad(\main_reg|regFile[29][10]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~442_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~442 .lut_mask = 16'hF858;
defparam \main_reg|rf_out2~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N8
cycloneive_lcell_comb \main_reg|rf_out2~450 (
// Equation(s):
// \main_reg|rf_out2~450_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~447_combout  & (\main_reg|rf_out2~449_combout )) # (!\main_reg|rf_out2~447_combout  & ((\main_reg|rf_out2~442_combout ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~447_combout ))))

	.dataa(\main_reg|rf_out2~449_combout ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\main_reg|rf_out2~447_combout ),
	.datad(\main_reg|rf_out2~442_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~450_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~450 .lut_mask = 16'hBCB0;
defparam \main_reg|rf_out2~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N26
cycloneive_lcell_comb \main_reg|rf_out2~458 (
// Equation(s):
// \main_reg|rf_out2~458_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|regFile[13][10]~q ) # ((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & (((!\reg_read_addr2[1]~11_combout  & \main_reg|regFile[12][10]~q ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|regFile[13][10]~q ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\main_reg|regFile[12][10]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~458_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~458 .lut_mask = 16'hADA8;
defparam \main_reg|rf_out2~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N6
cycloneive_lcell_comb \main_reg|rf_out2~459 (
// Equation(s):
// \main_reg|rf_out2~459_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~458_combout  & (\main_reg|regFile[15][10]~q )) # (!\main_reg|rf_out2~458_combout  & ((\main_reg|regFile[14][10]~q ))))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~458_combout ))))

	.dataa(\main_reg|regFile[15][10]~q ),
	.datab(\main_reg|regFile[14][10]~q ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\main_reg|rf_out2~458_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~459_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~459 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out2~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N14
cycloneive_lcell_comb \main_reg|rf_out2~453 (
// Equation(s):
// \main_reg|rf_out2~453_combout  = (\reg_read_addr2[1]~11_combout  & (((\main_reg|regFile[10][10]~q ) # (\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[8][10]~q  & ((!\reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[8][10]~q ),
	.datab(\main_reg|regFile[10][10]~q ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~453_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~453 .lut_mask = 16'hF0CA;
defparam \main_reg|rf_out2~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N24
cycloneive_lcell_comb \main_reg|rf_out2~454 (
// Equation(s):
// \main_reg|rf_out2~454_combout  = (\main_reg|rf_out2~453_combout  & ((\main_reg|regFile[11][10]~q ) # ((!\reg_read_addr2[0]~12_combout )))) # (!\main_reg|rf_out2~453_combout  & (((\main_reg|regFile[9][10]~q  & \reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[11][10]~q ),
	.datab(\main_reg|regFile[9][10]~q ),
	.datac(\main_reg|rf_out2~453_combout ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~454_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~454 .lut_mask = 16'hACF0;
defparam \main_reg|rf_out2~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N28
cycloneive_lcell_comb \main_reg|rf_out2~455 (
// Equation(s):
// \main_reg|rf_out2~455_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout ) # (\main_reg|regFile[2][10]~q )))) # (!\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[0][10]~q  & (!\reg_read_addr2[0]~12_combout )))

	.dataa(\main_reg|regFile[0][10]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\main_reg|regFile[2][10]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~455_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~455 .lut_mask = 16'hCEC2;
defparam \main_reg|rf_out2~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N30
cycloneive_lcell_comb \main_reg|rf_out2~456 (
// Equation(s):
// \main_reg|rf_out2~456_combout  = (\main_reg|rf_out2~455_combout  & (((\main_reg|regFile[3][10]~q ) # (!\reg_read_addr2[0]~12_combout )))) # (!\main_reg|rf_out2~455_combout  & (\main_reg|regFile[1][10]~q  & (\reg_read_addr2[0]~12_combout )))

	.dataa(\main_reg|regFile[1][10]~q ),
	.datab(\main_reg|rf_out2~455_combout ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\main_reg|regFile[3][10]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~456_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~456 .lut_mask = 16'hEC2C;
defparam \main_reg|rf_out2~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y44_N26
cycloneive_lcell_comb \main_reg|rf_out2~457 (
// Equation(s):
// \main_reg|rf_out2~457_combout  = (\reg_read_addr2[2]~10_combout  & (\reg_read_addr2[3]~9_combout )) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & (\main_reg|rf_out2~454_combout )) # (!\reg_read_addr2[3]~9_combout  & 
// ((\main_reg|rf_out2~456_combout )))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|rf_out2~454_combout ),
	.datad(\main_reg|rf_out2~456_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~457_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~457 .lut_mask = 16'hD9C8;
defparam \main_reg|rf_out2~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N16
cycloneive_lcell_comb \main_reg|rf_out2~451 (
// Equation(s):
// \main_reg|rf_out2~451_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & ((\main_reg|regFile[5][10]~q ))) # (!\reg_read_addr2[0]~12_combout  & 
// (\main_reg|regFile[4][10]~q ))))

	.dataa(\main_reg|regFile[4][10]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\main_reg|regFile[5][10]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~451_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~451 .lut_mask = 16'hF2C2;
defparam \main_reg|rf_out2~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N30
cycloneive_lcell_comb \main_reg|rf_out2~452 (
// Equation(s):
// \main_reg|rf_out2~452_combout  = (\main_reg|rf_out2~451_combout  & (((\main_reg|regFile[7][10]~q )) # (!\reg_read_addr2[1]~11_combout ))) # (!\main_reg|rf_out2~451_combout  & (\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[6][10]~q )))

	.dataa(\main_reg|rf_out2~451_combout ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[6][10]~q ),
	.datad(\main_reg|regFile[7][10]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~452_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~452 .lut_mask = 16'hEA62;
defparam \main_reg|rf_out2~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N24
cycloneive_lcell_comb \main_reg|rf_out2~460 (
// Equation(s):
// \main_reg|rf_out2~460_combout  = (\main_reg|rf_out2~457_combout  & ((\main_reg|rf_out2~459_combout ) # ((!\reg_read_addr2[2]~10_combout )))) # (!\main_reg|rf_out2~457_combout  & (((\main_reg|rf_out2~452_combout  & \reg_read_addr2[2]~10_combout ))))

	.dataa(\main_reg|rf_out2~459_combout ),
	.datab(\main_reg|rf_out2~457_combout ),
	.datac(\main_reg|rf_out2~452_combout ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~460_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~460 .lut_mask = 16'hB8CC;
defparam \main_reg|rf_out2~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N8
cycloneive_lcell_comb \main_reg|rf_out2~461 (
// Equation(s):
// \main_reg|rf_out2~461_combout  = (\reg_read_addr2[4]~13_combout  & (\main_reg|rf_out2~450_combout )) # (!\reg_read_addr2[4]~13_combout  & ((\main_reg|rf_out2~460_combout )))

	.dataa(\main_reg|rf_out2~450_combout ),
	.datab(gnd),
	.datac(\reg_read_addr2[4]~13_combout ),
	.datad(\main_reg|rf_out2~460_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~461_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~461 .lut_mask = 16'hAFA0;
defparam \main_reg|rf_out2~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N9
dffeas \main_reg|rf_out2[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out2~461_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out2[10] .is_wysiwyg = "true";
defparam \main_reg|rf_out2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N28
cycloneive_lcell_comb \mem_data_in[10]~25 (
// Equation(s):
// \mem_data_in[10]~25_combout  = (\Equal8~0_combout  & \main_reg|rf_out2 [10])

	.dataa(\Equal8~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|rf_out2 [10]),
	.cin(gnd),
	.combout(\mem_data_in[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mem_data_in[10]~25 .lut_mask = 16'hAA00;
defparam \mem_data_in[10]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N12
cycloneive_lcell_comb \main_reg|regFile~502 (
// Equation(s):
// \main_reg|regFile~502_combout  = (\main_memory|altsyncram_component|auto_generated|q_a [18] & \Equal7~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [18]),
	.datad(\Equal7~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~502_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~502 .lut_mask = 16'hF000;
defparam \main_reg|regFile~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N18
cycloneive_lcell_comb \alu_in1[19]~18 (
// Equation(s):
// \alu_in1[19]~18_combout  = (!\alu_in1[31]~5_combout  & (\main_reg|rf_out1 [19] & (\alu_in1[31]~4_combout  & \reg_data_in~2_combout )))

	.dataa(\alu_in1[31]~5_combout ),
	.datab(\main_reg|rf_out1 [19]),
	.datac(\alu_in1[31]~4_combout ),
	.datad(\reg_data_in~2_combout ),
	.cin(gnd),
	.combout(\alu_in1[19]~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1[19]~18 .lut_mask = 16'h4000;
defparam \alu_in1[19]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X44_Y38_N0
cycloneive_mac_mult \alu|Mult0|auto_generated|mac_mult5 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\alu_in2[17]~25_combout ,\alu_in2[16]~26_combout ,\alu_in2[15]~27_combout ,\alu_in2[14]~28_combout ,\alu_in2[13]~29_combout ,\alu_in2[12]~30_combout ,\alu_in2[11]~33_combout ,\alu_in2[10]~37_combout ,\alu_in2[9]~39_combout ,\alu_in2[8]~41_combout ,
\alu_in2[7]~43_combout ,\alu_in2[6]~45_combout ,\alu_in2[5]~49_combout ,\alu_in2[4]~52_combout ,\alu_in2[3]~55_combout ,\alu_in2[2]~56_combout ,\alu_in2[1]~57_combout ,\alu_in2[0]~58_combout }),
	.datab({\alu_in1[31]~6_combout ,\alu_in1[30]~7_combout ,\alu_in1[29]~8_combout ,\alu_in1[28]~9_combout ,\alu_in1[27]~10_combout ,\alu_in1[26]~11_combout ,\alu_in1[25]~12_combout ,\alu_in1[24]~13_combout ,\alu_in1[23]~14_combout ,\alu_in1[22]~15_combout ,
\alu_in1[21]~16_combout ,\alu_in1[20]~17_combout ,\alu_in1[19]~18_combout ,\alu_in1[18]~19_combout ,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\alu|Mult0|auto_generated|mac_mult5_DATAOUT_bus ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|mac_mult5 .dataa_clock = "none";
defparam \alu|Mult0|auto_generated|mac_mult5 .dataa_width = 18;
defparam \alu|Mult0|auto_generated|mac_mult5 .datab_clock = "none";
defparam \alu|Mult0|auto_generated|mac_mult5 .datab_width = 18;
defparam \alu|Mult0|auto_generated|mac_mult5 .signa_clock = "none";
defparam \alu|Mult0|auto_generated|mac_mult5 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y38_N2
cycloneive_mac_out \alu|Mult0|auto_generated|mac_out6 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\alu|Mult0|auto_generated|mac_mult5~DATAOUT31 ,\alu|Mult0|auto_generated|mac_mult5~DATAOUT30 ,\alu|Mult0|auto_generated|mac_mult5~DATAOUT29 ,\alu|Mult0|auto_generated|mac_mult5~DATAOUT28 ,\alu|Mult0|auto_generated|mac_mult5~DATAOUT27 ,
\alu|Mult0|auto_generated|mac_mult5~DATAOUT26 ,\alu|Mult0|auto_generated|mac_mult5~DATAOUT25 ,\alu|Mult0|auto_generated|mac_mult5~DATAOUT24 ,\alu|Mult0|auto_generated|mac_mult5~DATAOUT23 ,\alu|Mult0|auto_generated|mac_mult5~DATAOUT22 ,
\alu|Mult0|auto_generated|mac_mult5~DATAOUT21 ,\alu|Mult0|auto_generated|mac_mult5~DATAOUT20 ,\alu|Mult0|auto_generated|mac_mult5~DATAOUT19 ,\alu|Mult0|auto_generated|mac_mult5~DATAOUT18 ,\alu|Mult0|auto_generated|mac_mult5~DATAOUT17 ,
\alu|Mult0|auto_generated|mac_mult5~DATAOUT16 ,\alu|Mult0|auto_generated|mac_mult5~DATAOUT15 ,\alu|Mult0|auto_generated|mac_mult5~DATAOUT14 ,\alu|Mult0|auto_generated|mac_mult5~DATAOUT13 ,\alu|Mult0|auto_generated|mac_mult5~DATAOUT12 ,
\alu|Mult0|auto_generated|mac_mult5~DATAOUT11 ,\alu|Mult0|auto_generated|mac_mult5~DATAOUT10 ,\alu|Mult0|auto_generated|mac_mult5~DATAOUT9 ,\alu|Mult0|auto_generated|mac_mult5~DATAOUT8 ,\alu|Mult0|auto_generated|mac_mult5~DATAOUT7 ,
\alu|Mult0|auto_generated|mac_mult5~DATAOUT6 ,\alu|Mult0|auto_generated|mac_mult5~DATAOUT5 ,\alu|Mult0|auto_generated|mac_mult5~DATAOUT4 ,\alu|Mult0|auto_generated|mac_mult5~DATAOUT3 ,\alu|Mult0|auto_generated|mac_mult5~DATAOUT2 ,
\alu|Mult0|auto_generated|mac_mult5~DATAOUT1 ,\alu|Mult0|auto_generated|mac_mult5~dataout ,\alu|Mult0|auto_generated|mac_mult5~3 ,\alu|Mult0|auto_generated|mac_mult5~2 ,\alu|Mult0|auto_generated|mac_mult5~1 ,\alu|Mult0|auto_generated|mac_mult5~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\alu|Mult0|auto_generated|mac_out6_DATAOUT_bus ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|mac_out6 .dataa_width = 36;
defparam \alu|Mult0|auto_generated|mac_out6 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N16
cycloneive_lcell_comb \alu_in2[31]~11 (
// Equation(s):
// \alu_in2[31]~11_combout  = (\main_reg|rf_out2 [31] & \alu_in2[29]~10_combout )

	.dataa(gnd),
	.datab(\main_reg|rf_out2 [31]),
	.datac(gnd),
	.datad(\alu_in2[29]~10_combout ),
	.cin(gnd),
	.combout(\alu_in2[31]~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[31]~11 .lut_mask = 16'hCC00;
defparam \alu_in2[31]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X44_Y36_N0
cycloneive_mac_mult \alu|Mult0|auto_generated|mac_mult3 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\alu_in1[17]~20_combout ,\alu_in1[16]~21_combout ,\alu_in1[15]~22_combout ,\alu_in1[14]~23_combout ,\alu_in1[13]~24_combout ,\alu_in1[12]~25_combout ,\alu_in1[11]~26_combout ,\alu_in1[10]~27_combout ,\alu_in1[9]~28_combout ,\alu_in1[8]~29_combout ,
\alu_in1[7]~30_combout ,\alu_in1[6]~31_combout ,\alu_in1[5]~32_combout ,\alu_in1[4]~33_combout ,\alu_in1[3]~34_combout ,\alu_in1[2]~35_combout ,\alu_in1[1]~36_combout ,\alu_in1[0]~37_combout }),
	.datab({\alu_in2[31]~11_combout ,\alu_in2[30]~12_combout ,\alu_in2[29]~13_combout ,\alu_in2[28]~14_combout ,\alu_in2[27]~15_combout ,\alu_in2[26]~16_combout ,\alu_in2[25]~17_combout ,\alu_in2[24]~18_combout ,\alu_in2[23]~19_combout ,\alu_in2[22]~20_combout ,
\alu_in2[21]~21_combout ,\alu_in2[20]~22_combout ,\alu_in2[19]~23_combout ,\alu_in2[18]~24_combout ,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\alu|Mult0|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \alu|Mult0|auto_generated|mac_mult3 .dataa_width = 18;
defparam \alu|Mult0|auto_generated|mac_mult3 .datab_clock = "none";
defparam \alu|Mult0|auto_generated|mac_mult3 .datab_width = 18;
defparam \alu|Mult0|auto_generated|mac_mult3 .signa_clock = "none";
defparam \alu|Mult0|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X44_Y36_N2
cycloneive_mac_out \alu|Mult0|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\alu|Mult0|auto_generated|mac_mult3~DATAOUT31 ,\alu|Mult0|auto_generated|mac_mult3~DATAOUT30 ,\alu|Mult0|auto_generated|mac_mult3~DATAOUT29 ,\alu|Mult0|auto_generated|mac_mult3~DATAOUT28 ,\alu|Mult0|auto_generated|mac_mult3~DATAOUT27 ,
\alu|Mult0|auto_generated|mac_mult3~DATAOUT26 ,\alu|Mult0|auto_generated|mac_mult3~DATAOUT25 ,\alu|Mult0|auto_generated|mac_mult3~DATAOUT24 ,\alu|Mult0|auto_generated|mac_mult3~DATAOUT23 ,\alu|Mult0|auto_generated|mac_mult3~DATAOUT22 ,
\alu|Mult0|auto_generated|mac_mult3~DATAOUT21 ,\alu|Mult0|auto_generated|mac_mult3~DATAOUT20 ,\alu|Mult0|auto_generated|mac_mult3~DATAOUT19 ,\alu|Mult0|auto_generated|mac_mult3~DATAOUT18 ,\alu|Mult0|auto_generated|mac_mult3~DATAOUT17 ,
\alu|Mult0|auto_generated|mac_mult3~DATAOUT16 ,\alu|Mult0|auto_generated|mac_mult3~DATAOUT15 ,\alu|Mult0|auto_generated|mac_mult3~DATAOUT14 ,\alu|Mult0|auto_generated|mac_mult3~DATAOUT13 ,\alu|Mult0|auto_generated|mac_mult3~DATAOUT12 ,
\alu|Mult0|auto_generated|mac_mult3~DATAOUT11 ,\alu|Mult0|auto_generated|mac_mult3~DATAOUT10 ,\alu|Mult0|auto_generated|mac_mult3~DATAOUT9 ,\alu|Mult0|auto_generated|mac_mult3~DATAOUT8 ,\alu|Mult0|auto_generated|mac_mult3~DATAOUT7 ,
\alu|Mult0|auto_generated|mac_mult3~DATAOUT6 ,\alu|Mult0|auto_generated|mac_mult3~DATAOUT5 ,\alu|Mult0|auto_generated|mac_mult3~DATAOUT4 ,\alu|Mult0|auto_generated|mac_mult3~DATAOUT3 ,\alu|Mult0|auto_generated|mac_mult3~DATAOUT2 ,
\alu|Mult0|auto_generated|mac_mult3~DATAOUT1 ,\alu|Mult0|auto_generated|mac_mult3~dataout ,\alu|Mult0|auto_generated|mac_mult3~3 ,\alu|Mult0|auto_generated|mac_mult3~2 ,\alu|Mult0|auto_generated|mac_mult3~1 ,\alu|Mult0|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\alu|Mult0|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|mac_out4 .dataa_width = 36;
defparam \alu|Mult0|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N4
cycloneive_lcell_comb \alu|Mult0|auto_generated|op_2~0 (
// Equation(s):
// \alu|Mult0|auto_generated|op_2~0_combout  = (\alu|Mult0|auto_generated|mac_out6~dataout  & (\alu|Mult0|auto_generated|mac_out4~dataout  $ (VCC))) # (!\alu|Mult0|auto_generated|mac_out6~dataout  & (\alu|Mult0|auto_generated|mac_out4~dataout  & VCC))
// \alu|Mult0|auto_generated|op_2~1  = CARRY((\alu|Mult0|auto_generated|mac_out6~dataout  & \alu|Mult0|auto_generated|mac_out4~dataout ))

	.dataa(\alu|Mult0|auto_generated|mac_out6~dataout ),
	.datab(\alu|Mult0|auto_generated|mac_out4~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Mult0|auto_generated|op_2~0_combout ),
	.cout(\alu|Mult0|auto_generated|op_2~1 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_2~0 .lut_mask = 16'h6688;
defparam \alu|Mult0|auto_generated|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N0
cycloneive_lcell_comb \alu|Mult0|auto_generated|op_1~0 (
// Equation(s):
// \alu|Mult0|auto_generated|op_1~0_combout  = (\alu|Mult0|auto_generated|mac_out2~DATAOUT18  & (\alu|Mult0|auto_generated|op_2~0_combout  $ (VCC))) # (!\alu|Mult0|auto_generated|mac_out2~DATAOUT18  & (\alu|Mult0|auto_generated|op_2~0_combout  & VCC))
// \alu|Mult0|auto_generated|op_1~1  = CARRY((\alu|Mult0|auto_generated|mac_out2~DATAOUT18  & \alu|Mult0|auto_generated|op_2~0_combout ))

	.dataa(\alu|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\alu|Mult0|auto_generated|op_2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Mult0|auto_generated|op_1~0_combout ),
	.cout(\alu|Mult0|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \alu|Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N2
cycloneive_lcell_comb \main_reg|regFile~503 (
// Equation(s):
// \main_reg|regFile~503_combout  = (!\alu_ctrl~20_combout  & (\alu|Mult0|auto_generated|op_1~0_combout  & ((\alu|Mux30~6_combout ) # (!\alu_in1[31]~4_combout ))))

	.dataa(\alu|Mux30~6_combout ),
	.datab(\alu_ctrl~20_combout ),
	.datac(\alu_in1[31]~4_combout ),
	.datad(\alu|Mult0|auto_generated|op_1~0_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~503_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~503 .lut_mask = 16'h2300;
defparam \main_reg|regFile~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N28
cycloneive_lcell_comb \main_reg|regFile~504 (
// Equation(s):
// \main_reg|regFile~504_combout  = (\main_reg|regFile~1021_combout  & (((\main_reg|regFile~316_combout )))) # (!\main_reg|regFile~1021_combout  & ((\main_reg|regFile~316_combout  & ((\main_reg|regFile~503_combout ))) # (!\main_reg|regFile~316_combout  & 
// (\main_reg|regFile~502_combout ))))

	.dataa(\main_reg|regFile~502_combout ),
	.datab(\main_reg|regFile~1021_combout ),
	.datac(\main_reg|regFile~316_combout ),
	.datad(\main_reg|regFile~503_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~504_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~504 .lut_mask = 16'hF2C2;
defparam \main_reg|regFile~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N12
cycloneive_lcell_comb \main_reg|regFile~507 (
// Equation(s):
// \main_reg|regFile~507_combout  = (\main_reg|regFile~321_combout  & ((\main_reg|regFile~506_combout ) # (!\main_reg|regFile~504_combout ))) # (!\main_reg|regFile~321_combout  & ((\main_reg|regFile~504_combout )))

	.dataa(\main_reg|regFile~321_combout ),
	.datab(\main_reg|regFile~506_combout ),
	.datac(gnd),
	.datad(\main_reg|regFile~504_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~507_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~507 .lut_mask = 16'hDDAA;
defparam \main_reg|regFile~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N26
cycloneive_lcell_comb \alu|ShiftRight0~57 (
// Equation(s):
// \alu|ShiftRight0~57_combout  = (\alu_in2[2]~56_combout  & (\alu|ShiftRight1~22_combout )) # (!\alu_in2[2]~56_combout  & ((\alu|ShiftRight1~24_combout )))

	.dataa(gnd),
	.datab(\alu|ShiftRight1~22_combout ),
	.datac(\alu|ShiftRight1~24_combout ),
	.datad(\alu_in2[2]~56_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~57_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~57 .lut_mask = 16'hCCF0;
defparam \alu|ShiftRight0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N0
cycloneive_lcell_comb \alu|ShiftRight0~58 (
// Equation(s):
// \alu|ShiftRight0~58_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[3]~55_combout  & ((\alu|ShiftRight0~56_combout ))) # (!\alu_in2[3]~55_combout  & (\alu|ShiftRight0~57_combout ))))

	.dataa(\alu_in1[12]~38_combout ),
	.datab(\alu|ShiftRight0~57_combout ),
	.datac(\alu_in2[3]~55_combout ),
	.datad(\alu|ShiftRight0~56_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~58_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~58 .lut_mask = 16'h5404;
defparam \alu|ShiftRight0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N4
cycloneive_lcell_comb \alu|Add1~36 (
// Equation(s):
// \alu|Add1~36_combout  = ((\alu_in2[18]~24_combout  $ (\alu_in1[18]~19_combout  $ (\alu|Add1~35 )))) # (GND)
// \alu|Add1~37  = CARRY((\alu_in2[18]~24_combout  & (\alu_in1[18]~19_combout  & !\alu|Add1~35 )) # (!\alu_in2[18]~24_combout  & ((\alu_in1[18]~19_combout ) # (!\alu|Add1~35 ))))

	.dataa(\alu_in2[18]~24_combout ),
	.datab(\alu_in1[18]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~35 ),
	.combout(\alu|Add1~36_combout ),
	.cout(\alu|Add1~37 ));
// synopsys translate_off
defparam \alu|Add1~36 .lut_mask = 16'h964D;
defparam \alu|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N26
cycloneive_lcell_comb \alu|ShiftLeft0~69 (
// Equation(s):
// \alu|ShiftLeft0~69_combout  = (\alu_in2[0]~58_combout  & (\alu|ShiftLeft0~68_combout )) # (!\alu_in2[0]~58_combout  & ((\alu|ShiftLeft0~48_combout )))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(gnd),
	.datac(\alu|ShiftLeft0~68_combout ),
	.datad(\alu|ShiftLeft0~48_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~69_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~69 .lut_mask = 16'hF5A0;
defparam \alu|ShiftLeft0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N20
cycloneive_lcell_comb \alu|ShiftLeft0~40 (
// Equation(s):
// \alu|ShiftLeft0~40_combout  = (\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [16])) # (!\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [18])))

	.dataa(gnd),
	.datab(\main_reg|rf_out1 [16]),
	.datac(\main_reg|rf_out1 [18]),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~40 .lut_mask = 16'hCCF0;
defparam \alu|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N26
cycloneive_lcell_comb \alu|ShiftLeft0~57 (
// Equation(s):
// \alu|ShiftLeft0~57_combout  = (\alu_in2[0]~58_combout  & (\alu|ShiftLeft0~56_combout )) # (!\alu_in2[0]~58_combout  & ((\alu|ShiftLeft0~40_combout )))

	.dataa(gnd),
	.datab(\alu_in2[0]~58_combout ),
	.datac(\alu|ShiftLeft0~56_combout ),
	.datad(\alu|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~57 .lut_mask = 16'hF3C0;
defparam \alu|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N12
cycloneive_lcell_comb \alu|ShiftLeft0~106 (
// Equation(s):
// \alu|ShiftLeft0~106_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[2]~56_combout  & (\alu|ShiftLeft0~69_combout )) # (!\alu_in2[2]~56_combout  & ((\alu|ShiftLeft0~57_combout )))))

	.dataa(\alu|ShiftLeft0~69_combout ),
	.datab(\alu_in1[12]~38_combout ),
	.datac(\alu|ShiftLeft0~57_combout ),
	.datad(\alu_in2[2]~56_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~106_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~106 .lut_mask = 16'h2230;
defparam \alu|ShiftLeft0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N24
cycloneive_lcell_comb \alu|ShiftLeft0~11 (
// Equation(s):
// \alu|ShiftLeft0~11_combout  = (\alu|ShiftLeft0~7_combout  & (\alu|ShiftLeft0~10_combout  & !\alu|ShiftRight1~18_combout ))

	.dataa(gnd),
	.datab(\alu|ShiftLeft0~7_combout ),
	.datac(\alu|ShiftLeft0~10_combout ),
	.datad(\alu|ShiftRight1~18_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~11 .lut_mask = 16'h00C0;
defparam \alu|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N4
cycloneive_lcell_comb \alu|Add0~36 (
// Equation(s):
// \alu|Add0~36_combout  = ((\alu_in1[18]~19_combout  $ (\alu_in2[18]~24_combout  $ (!\alu|Add0~35 )))) # (GND)
// \alu|Add0~37  = CARRY((\alu_in1[18]~19_combout  & ((\alu_in2[18]~24_combout ) # (!\alu|Add0~35 ))) # (!\alu_in1[18]~19_combout  & (\alu_in2[18]~24_combout  & !\alu|Add0~35 )))

	.dataa(\alu_in1[18]~19_combout ),
	.datab(\alu_in2[18]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~35 ),
	.combout(\alu|Add0~36_combout ),
	.cout(\alu|Add0~37 ));
// synopsys translate_off
defparam \alu|Add0~36 .lut_mask = 16'h698E;
defparam \alu|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N10
cycloneive_lcell_comb \main_reg|regFile~508 (
// Equation(s):
// \main_reg|regFile~508_combout  = (\main_reg|regFile~324_combout  & (\alu|ShiftLeft0~11_combout  & ((\main_reg|regFile~323_combout )))) # (!\main_reg|regFile~324_combout  & (((\alu|Add0~36_combout ) # (!\main_reg|regFile~323_combout ))))

	.dataa(\alu|ShiftLeft0~11_combout ),
	.datab(\main_reg|regFile~324_combout ),
	.datac(\alu|Add0~36_combout ),
	.datad(\main_reg|regFile~323_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~508_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~508 .lut_mask = 16'hB833;
defparam \main_reg|regFile~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N10
cycloneive_lcell_comb \alu|ShiftLeft0~124 (
// Equation(s):
// \alu|ShiftLeft0~124_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[2]~56_combout  & (\alu|ShiftLeft0~25_combout )) # (!\alu_in2[2]~56_combout  & ((\alu|ShiftLeft0~66_combout )))))

	.dataa(\alu_in1[12]~38_combout ),
	.datab(\alu_in2[2]~56_combout ),
	.datac(\alu|ShiftLeft0~25_combout ),
	.datad(\alu|ShiftLeft0~66_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~124_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~124 .lut_mask = 16'h5140;
defparam \alu|ShiftLeft0~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N30
cycloneive_lcell_comb \main_reg|regFile~509 (
// Equation(s):
// \main_reg|regFile~509_combout  = (\main_reg|regFile~28_combout  & ((\main_reg|regFile~508_combout  & (\alu|ShiftLeft0~106_combout )) # (!\main_reg|regFile~508_combout  & ((\alu|ShiftLeft0~124_combout ))))) # (!\main_reg|regFile~28_combout  & 
// (((\main_reg|regFile~508_combout ))))

	.dataa(\main_reg|regFile~28_combout ),
	.datab(\alu|ShiftLeft0~106_combout ),
	.datac(\main_reg|regFile~508_combout ),
	.datad(\alu|ShiftLeft0~124_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~509_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~509 .lut_mask = 16'hDAD0;
defparam \main_reg|regFile~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N16
cycloneive_lcell_comb \main_reg|regFile~510 (
// Equation(s):
// \main_reg|regFile~510_combout  = (\main_reg|regFile~509_combout  & !\alu_ctrl~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~509_combout ),
	.datad(\alu_ctrl~19_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~510_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~510 .lut_mask = 16'h00F0;
defparam \main_reg|regFile~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N18
cycloneive_lcell_comb \main_reg|regFile~511 (
// Equation(s):
// \main_reg|regFile~511_combout  = (\main_reg|regFile~50_combout  & (\alu|Add1~36_combout  & (\main_reg|regFile~66_combout ))) # (!\main_reg|regFile~50_combout  & (((\main_reg|regFile~510_combout ) # (!\main_reg|regFile~66_combout ))))

	.dataa(\alu|Add1~36_combout ),
	.datab(\main_reg|regFile~50_combout ),
	.datac(\main_reg|regFile~66_combout ),
	.datad(\main_reg|regFile~510_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~511_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~511 .lut_mask = 16'hB383;
defparam \main_reg|regFile~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N4
cycloneive_lcell_comb \main_reg|regFile~512 (
// Equation(s):
// \main_reg|regFile~512_combout  = (\alu|Mux30~9_combout  & ((\main_reg|regFile~511_combout  & (\alu|ShiftRight0~58_combout )) # (!\main_reg|regFile~511_combout  & ((\alu_in1[31]~6_combout ))))) # (!\alu|Mux30~9_combout  & (((\main_reg|regFile~511_combout 
// ))))

	.dataa(\alu|ShiftRight0~58_combout ),
	.datab(\alu_in1[31]~6_combout ),
	.datac(\alu|Mux30~9_combout ),
	.datad(\main_reg|regFile~511_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~512_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~512 .lut_mask = 16'hAFC0;
defparam \main_reg|regFile~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N10
cycloneive_lcell_comb \main_reg|regFile~513 (
// Equation(s):
// \main_reg|regFile~513_combout  = (\main_reg|regFile~313_combout ) # ((\main_reg|regFile~507_combout  & ((\main_reg|regFile~512_combout ) # (\main_reg|regFile~504_combout ))))

	.dataa(\main_reg|regFile~507_combout ),
	.datab(\main_reg|regFile~313_combout ),
	.datac(\main_reg|regFile~512_combout ),
	.datad(\main_reg|regFile~504_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~513_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~513 .lut_mask = 16'hEEEC;
defparam \main_reg|regFile~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N26
cycloneive_lcell_comb \main_reg|regFile~514 (
// Equation(s):
// \main_reg|regFile~514_combout  = (\main_reg|regFile~499_combout ) # ((\main_reg|regFile~501_combout  & ((\main_reg|regFile~312_combout ) # (\main_reg|regFile~513_combout ))))

	.dataa(\main_reg|regFile~312_combout ),
	.datab(\main_reg|regFile~501_combout ),
	.datac(\main_reg|regFile~499_combout ),
	.datad(\main_reg|regFile~513_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~514_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~514 .lut_mask = 16'hFCF8;
defparam \main_reg|regFile~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N16
cycloneive_lcell_comb \main_reg|regFile[14][18]~feeder (
// Equation(s):
// \main_reg|regFile[14][18]~feeder_combout  = \main_reg|regFile~514_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~514_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[14][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[14][18]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[14][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y40_N17
dffeas \main_reg|regFile[14][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[14][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[14][18] .is_wysiwyg = "true";
defparam \main_reg|regFile[14][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N30
cycloneive_lcell_comb \main_reg|rf_out1~342 (
// Equation(s):
// \main_reg|rf_out1~342_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[13][18]~q )) # (!\reg_read_addr1[0]~5_combout  & 
// ((\main_reg|regFile[12][18]~q )))))

	.dataa(\main_reg|regFile[13][18]~q ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|regFile[12][18]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~342_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~342 .lut_mask = 16'hEE30;
defparam \main_reg|rf_out1~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N8
cycloneive_lcell_comb \main_reg|rf_out1~343 (
// Equation(s):
// \main_reg|rf_out1~343_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~342_combout  & ((\main_reg|regFile[15][18]~q ))) # (!\main_reg|rf_out1~342_combout  & (\main_reg|regFile[14][18]~q )))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~342_combout ))))

	.dataa(\main_reg|regFile[14][18]~q ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|rf_out1~342_combout ),
	.datad(\main_reg|regFile[15][18]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~343_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~343 .lut_mask = 16'hF838;
defparam \main_reg|rf_out1~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N10
cycloneive_lcell_comb \main_reg|rf_out1~335 (
// Equation(s):
// \main_reg|rf_out1~335_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & ((\main_reg|regFile[5][18]~q ))) # (!\reg_read_addr1[0]~5_combout  & 
// (\main_reg|regFile[4][18]~q ))))

	.dataa(\main_reg|regFile[4][18]~q ),
	.datab(\main_reg|regFile[5][18]~q ),
	.datac(\reg_read_addr1[1]~4_combout ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~335_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~335 .lut_mask = 16'hFC0A;
defparam \main_reg|rf_out1~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N14
cycloneive_lcell_comb \main_reg|rf_out1~336 (
// Equation(s):
// \main_reg|rf_out1~336_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~335_combout  & ((\main_reg|regFile[7][18]~q ))) # (!\main_reg|rf_out1~335_combout  & (\main_reg|regFile[6][18]~q )))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~335_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[6][18]~q ),
	.datac(\main_reg|regFile[7][18]~q ),
	.datad(\main_reg|rf_out1~335_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~336_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~336 .lut_mask = 16'hF588;
defparam \main_reg|rf_out1~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N18
cycloneive_lcell_comb \main_reg|rf_out1~339 (
// Equation(s):
// \main_reg|rf_out1~339_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[2][18]~q ))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|regFile[0][18]~q ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[0][18]~q ),
	.datac(\main_reg|regFile[2][18]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~339_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~339 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out1~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N28
cycloneive_lcell_comb \main_reg|rf_out1~340 (
// Equation(s):
// \main_reg|rf_out1~340_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~339_combout  & (\main_reg|regFile[3][18]~q )) # (!\main_reg|rf_out1~339_combout  & ((\main_reg|regFile[1][18]~q ))))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~339_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[3][18]~q ),
	.datac(\main_reg|regFile[1][18]~q ),
	.datad(\main_reg|rf_out1~339_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~340_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~340 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N10
cycloneive_lcell_comb \main_reg|rf_out1~337 (
// Equation(s):
// \main_reg|rf_out1~337_combout  = (\reg_read_addr1[0]~5_combout  & (\reg_read_addr1[1]~4_combout )) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[10][18]~q ))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|regFile[8][18]~q ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|regFile[8][18]~q ),
	.datad(\main_reg|regFile[10][18]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~337_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~337 .lut_mask = 16'hDC98;
defparam \main_reg|rf_out1~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N2
cycloneive_lcell_comb \main_reg|rf_out1~338 (
// Equation(s):
// \main_reg|rf_out1~338_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~337_combout  & ((\main_reg|regFile[11][18]~q ))) # (!\main_reg|rf_out1~337_combout  & (\main_reg|regFile[9][18]~q )))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~337_combout ))))

	.dataa(\main_reg|regFile[9][18]~q ),
	.datab(\main_reg|regFile[11][18]~q ),
	.datac(\reg_read_addr1[0]~5_combout ),
	.datad(\main_reg|rf_out1~337_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~338_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~338 .lut_mask = 16'hCFA0;
defparam \main_reg|rf_out1~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N20
cycloneive_lcell_comb \main_reg|rf_out1~341 (
// Equation(s):
// \main_reg|rf_out1~341_combout  = (\reg_read_addr1[2]~2_combout  & (\reg_read_addr1[3]~3_combout )) # (!\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~338_combout ))) # (!\reg_read_addr1[3]~3_combout  & 
// (\main_reg|rf_out1~340_combout ))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|rf_out1~340_combout ),
	.datad(\main_reg|rf_out1~338_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~341_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~341 .lut_mask = 16'hDC98;
defparam \main_reg|rf_out1~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N2
cycloneive_lcell_comb \main_reg|rf_out1~344 (
// Equation(s):
// \main_reg|rf_out1~344_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~341_combout  & (\main_reg|rf_out1~343_combout )) # (!\main_reg|rf_out1~341_combout  & ((\main_reg|rf_out1~336_combout ))))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~341_combout ))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\main_reg|rf_out1~343_combout ),
	.datac(\main_reg|rf_out1~336_combout ),
	.datad(\main_reg|rf_out1~341_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~344_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~344 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N18
cycloneive_lcell_comb \main_reg|rf_out1~325 (
// Equation(s):
// \main_reg|rf_out1~325_combout  = (\reg_read_addr1[3]~3_combout  & (((\main_reg|regFile[25][18]~q ) # (\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (\main_reg|regFile[17][18]~q  & ((!\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[17][18]~q ),
	.datab(\main_reg|regFile[25][18]~q ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~325_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~325 .lut_mask = 16'hF0CA;
defparam \main_reg|rf_out1~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N16
cycloneive_lcell_comb \main_reg|rf_out1~326 (
// Equation(s):
// \main_reg|rf_out1~326_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~325_combout  & (\main_reg|regFile[29][18]~q )) # (!\main_reg|rf_out1~325_combout  & ((\main_reg|regFile[21][18]~q ))))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~325_combout ))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\main_reg|regFile[29][18]~q ),
	.datac(\main_reg|regFile[21][18]~q ),
	.datad(\main_reg|rf_out1~325_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~326_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~326 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N22
cycloneive_lcell_comb \main_reg|rf_out1~327 (
// Equation(s):
// \main_reg|rf_out1~327_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[22][18]~q )) # (!\reg_read_addr1[2]~2_combout  & 
// ((\main_reg|regFile[18][18]~q )))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|regFile[22][18]~q ),
	.datac(\main_reg|regFile[18][18]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~327_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~327 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out1~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N22
cycloneive_lcell_comb \main_reg|rf_out1~328 (
// Equation(s):
// \main_reg|rf_out1~328_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~327_combout  & ((\main_reg|regFile[30][18]~q ))) # (!\main_reg|rf_out1~327_combout  & (\main_reg|regFile[26][18]~q )))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~327_combout ))))

	.dataa(\main_reg|regFile[26][18]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[30][18]~q ),
	.datad(\main_reg|rf_out1~327_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~328_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~328 .lut_mask = 16'hF388;
defparam \main_reg|rf_out1~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N12
cycloneive_lcell_comb \main_reg|rf_out1~329 (
// Equation(s):
// \main_reg|rf_out1~329_combout  = (\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout ) # ((\main_reg|regFile[20][18]~q )))) # (!\reg_read_addr1[2]~2_combout  & (!\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[16][18]~q ))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[20][18]~q ),
	.datad(\main_reg|regFile[16][18]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~329_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~329 .lut_mask = 16'hB9A8;
defparam \main_reg|rf_out1~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N24
cycloneive_lcell_comb \main_reg|rf_out1~330 (
// Equation(s):
// \main_reg|rf_out1~330_combout  = (\main_reg|rf_out1~329_combout  & ((\main_reg|regFile[28][18]~q ) # ((!\reg_read_addr1[3]~3_combout )))) # (!\main_reg|rf_out1~329_combout  & (((\main_reg|regFile[24][18]~q  & \reg_read_addr1[3]~3_combout ))))

	.dataa(\main_reg|regFile[28][18]~q ),
	.datab(\main_reg|rf_out1~329_combout ),
	.datac(\main_reg|regFile[24][18]~q ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~330_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~330 .lut_mask = 16'hB8CC;
defparam \main_reg|rf_out1~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N12
cycloneive_lcell_comb \main_reg|rf_out1~331 (
// Equation(s):
// \main_reg|rf_out1~331_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & (\main_reg|rf_out1~328_combout )) # (!\reg_read_addr1[1]~4_combout  & 
// ((\main_reg|rf_out1~330_combout )))))

	.dataa(\main_reg|rf_out1~328_combout ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\reg_read_addr1[1]~4_combout ),
	.datad(\main_reg|rf_out1~330_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~331_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~331 .lut_mask = 16'hE3E0;
defparam \main_reg|rf_out1~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N20
cycloneive_lcell_comb \main_reg|rf_out1~332 (
// Equation(s):
// \main_reg|rf_out1~332_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[27][18]~q ) # ((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (((\main_reg|regFile[19][18]~q  & !\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[27][18]~q ),
	.datab(\main_reg|regFile[19][18]~q ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~332_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~332 .lut_mask = 16'hF0AC;
defparam \main_reg|rf_out1~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N14
cycloneive_lcell_comb \main_reg|rf_out1~333 (
// Equation(s):
// \main_reg|rf_out1~333_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~332_combout  & (\main_reg|regFile[31][18]~q )) # (!\main_reg|rf_out1~332_combout  & ((\main_reg|regFile[23][18]~q ))))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~332_combout ))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\main_reg|regFile[31][18]~q ),
	.datac(\main_reg|regFile[23][18]~q ),
	.datad(\main_reg|rf_out1~332_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~333_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~333 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N20
cycloneive_lcell_comb \main_reg|rf_out1~334 (
// Equation(s):
// \main_reg|rf_out1~334_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~331_combout  & ((\main_reg|rf_out1~333_combout ))) # (!\main_reg|rf_out1~331_combout  & (\main_reg|rf_out1~326_combout )))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~331_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|rf_out1~326_combout ),
	.datac(\main_reg|rf_out1~331_combout ),
	.datad(\main_reg|rf_out1~333_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~334_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~334 .lut_mask = 16'hF858;
defparam \main_reg|rf_out1~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N30
cycloneive_lcell_comb \main_reg|rf_out1~718 (
// Equation(s):
// \main_reg|rf_out1~718_combout  = (\reg_read_addr1[4]~1_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [19] & ((\main_reg|rf_out1~334_combout ))) # (!\my_program|altsyncram_component|auto_generated|q_a [19] & 
// (\main_reg|rf_out1~344_combout )))) # (!\reg_read_addr1[4]~1_combout  & (((\main_reg|rf_out1~344_combout ))))

	.dataa(\reg_read_addr1[4]~1_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.datac(\main_reg|rf_out1~344_combout ),
	.datad(\main_reg|rf_out1~334_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~718_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~718 .lut_mask = 16'hF870;
defparam \main_reg|rf_out1~718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N31
dffeas \main_reg|rf_out1[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out1~718_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out1[18] .is_wysiwyg = "true";
defparam \main_reg|rf_out1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N18
cycloneive_lcell_comb \alu|ShiftRight1~11 (
// Equation(s):
// \alu|ShiftRight1~11_combout  = (\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [20]))) # (!\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [18]))

	.dataa(\main_reg|rf_out1 [18]),
	.datab(gnd),
	.datac(\alu_in2[1]~57_combout ),
	.datad(\main_reg|rf_out1 [20]),
	.cin(gnd),
	.combout(\alu|ShiftRight1~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~11 .lut_mask = 16'hFA0A;
defparam \alu|ShiftRight1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N28
cycloneive_lcell_comb \alu|ShiftRight0~43 (
// Equation(s):
// \alu|ShiftRight0~43_combout  = (\alu_in2[0]~58_combout  & (\alu|ShiftRight1~11_combout )) # (!\alu_in2[0]~58_combout  & ((\alu|ShiftRight0~9_combout )))

	.dataa(gnd),
	.datab(\alu|ShiftRight1~11_combout ),
	.datac(\alu_in2[0]~58_combout ),
	.datad(\alu|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~43_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~43 .lut_mask = 16'hCFC0;
defparam \alu|ShiftRight0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N6
cycloneive_lcell_comb \alu|ShiftRight0~108 (
// Equation(s):
// \alu|ShiftRight0~108_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[2]~56_combout  & (\alu|ShiftRight0~42_combout )) # (!\alu_in2[2]~56_combout  & ((\alu|ShiftRight0~43_combout )))))

	.dataa(\alu_in2[2]~56_combout ),
	.datab(\alu|ShiftRight0~42_combout ),
	.datac(\alu_in1[12]~38_combout ),
	.datad(\alu|ShiftRight0~43_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~108_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~108 .lut_mask = 16'h0D08;
defparam \alu|ShiftRight0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N30
cycloneive_lcell_comb \alu|ShiftRight1~52 (
// Equation(s):
// \alu|ShiftRight1~52_combout  = (\alu_in1[12]~38_combout ) # ((\alu_in2[3]~55_combout  & ((\alu_in2[2]~56_combout ) # (\alu_in2[1]~57_combout ))))

	.dataa(\alu_in2[2]~56_combout ),
	.datab(\alu_in2[1]~57_combout ),
	.datac(\alu_in2[3]~55_combout ),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~52_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~52 .lut_mask = 16'hFFE0;
defparam \alu|ShiftRight1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N16
cycloneive_lcell_comb \alu|ShiftLeft0~113 (
// Equation(s):
// \alu|ShiftLeft0~113_combout  = (\alu_in2[2]~56_combout  & (\alu|ShiftLeft0~21_combout )) # (!\alu_in2[2]~56_combout  & ((\alu|ShiftLeft0~83_combout )))

	.dataa(gnd),
	.datab(\alu_in2[2]~56_combout ),
	.datac(\alu|ShiftLeft0~21_combout ),
	.datad(\alu|ShiftLeft0~83_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~113_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~113 .lut_mask = 16'hF3C0;
defparam \alu|ShiftLeft0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N26
cycloneive_lcell_comb \alu|ShiftLeft0~114 (
// Equation(s):
// \alu|ShiftLeft0~114_combout  = (!\alu|ShiftRight1~52_combout  & ((\alu_in2[3]~55_combout  & (\alu|ShiftLeft0~6_combout )) # (!\alu_in2[3]~55_combout  & ((\alu|ShiftLeft0~113_combout )))))

	.dataa(\alu_in2[3]~55_combout ),
	.datab(\alu|ShiftLeft0~6_combout ),
	.datac(\alu|ShiftRight1~52_combout ),
	.datad(\alu|ShiftLeft0~113_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~114_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~114 .lut_mask = 16'h0D08;
defparam \alu|ShiftLeft0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N2
cycloneive_lcell_comb \alu|ShiftRight0~24 (
// Equation(s):
// \alu|ShiftRight0~24_combout  = (\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [11])) # (!\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [9])))

	.dataa(gnd),
	.datab(\main_reg|rf_out1 [11]),
	.datac(\main_reg|rf_out1 [9]),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~24 .lut_mask = 16'hCCF0;
defparam \alu|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N20
cycloneive_lcell_comb \alu|ShiftRight0~51 (
// Equation(s):
// \alu|ShiftRight0~51_combout  = (\alu_in2[0]~58_combout  & (\alu|ShiftRight1~14_combout )) # (!\alu_in2[0]~58_combout  & ((\alu|ShiftRight0~24_combout )))

	.dataa(gnd),
	.datab(\alu_in2[0]~58_combout ),
	.datac(\alu|ShiftRight1~14_combout ),
	.datad(\alu|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~51_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~51 .lut_mask = 16'hF3C0;
defparam \alu|ShiftRight0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N26
cycloneive_lcell_comb \alu|ShiftRight0~107 (
// Equation(s):
// \alu|ShiftRight0~107_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[2]~56_combout  & ((\alu|ShiftRight0~47_combout ))) # (!\alu_in2[2]~56_combout  & (\alu|ShiftRight0~51_combout ))))

	.dataa(\alu_in2[2]~56_combout ),
	.datab(\alu_in1[12]~38_combout ),
	.datac(\alu|ShiftRight0~51_combout ),
	.datad(\alu|ShiftRight0~47_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~107_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~107 .lut_mask = 16'h3210;
defparam \alu|ShiftRight0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N22
cycloneive_lcell_comb \main_reg|regFile~745 (
// Equation(s):
// \main_reg|regFile~745_combout  = (\alu|Mux30~8_combout  & ((\alu|ShiftRight0~107_combout ))) # (!\alu|Mux30~8_combout  & (\alu|Add1~18_combout ))

	.dataa(gnd),
	.datab(\alu|Add1~18_combout ),
	.datac(\alu|ShiftRight0~107_combout ),
	.datad(\alu|Mux30~8_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~745_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~745 .lut_mask = 16'hF0CC;
defparam \main_reg|regFile~745 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N4
cycloneive_lcell_comb \main_reg|regFile~748 (
// Equation(s):
// \main_reg|regFile~748_combout  = (\alu|Mux30~8_combout  & (((\main_reg|regFile~745_combout )))) # (!\alu|Mux30~8_combout  & (((\alu_ctrl~21_combout )) # (!\alu|Mux30~9_combout )))

	.dataa(\alu|Mux30~9_combout ),
	.datab(\alu_ctrl~21_combout ),
	.datac(\main_reg|regFile~745_combout ),
	.datad(\alu|Mux30~8_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~748_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~748 .lut_mask = 16'hF0DD;
defparam \main_reg|regFile~748 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N6
cycloneive_lcell_comb \alu|ShiftRight0~96 (
// Equation(s):
// \alu|ShiftRight0~96_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[3]~55_combout  & (\main_reg|rf_out1 [31])) # (!\alu_in2[3]~55_combout  & ((\alu|ShiftRight0~41_combout )))))

	.dataa(\alu_in2[3]~55_combout ),
	.datab(\main_reg|rf_out1 [31]),
	.datac(\alu|ShiftRight0~41_combout ),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~96_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~96 .lut_mask = 16'h00D8;
defparam \alu|ShiftRight0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N30
cycloneive_lcell_comb \alu|Equal0~46 (
// Equation(s):
// \alu|Equal0~46_combout  = \alu_in2[9]~39_combout  $ (\alu_in1[9]~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu_in2[9]~39_combout ),
	.datad(\alu_in1[9]~28_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~46_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~46 .lut_mask = 16'h0FF0;
defparam \alu|Equal0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N22
cycloneive_lcell_comb \alu|ShiftLeft0~26 (
// Equation(s):
// \alu|ShiftLeft0~26_combout  = ((\alu_in2[0]~58_combout  & (\alu_in2[1]~57_combout  & \alu_in2[2]~65_combout ))) # (!\alu|ShiftRight1~50_combout )

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\alu_in2[1]~57_combout ),
	.datac(\alu|ShiftRight1~50_combout ),
	.datad(\alu_in2[2]~65_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~26 .lut_mask = 16'h8F0F;
defparam \alu|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N24
cycloneive_lcell_comb \alu|ShiftRight1~63 (
// Equation(s):
// \alu|ShiftRight1~63_combout  = (!\alu|ShiftLeft0~26_combout  & ((\alu_in2[2]~56_combout  & (\alu|ShiftRight0~39_combout )) # (!\alu_in2[2]~56_combout  & ((\alu|ShiftRight0~40_combout )))))

	.dataa(\alu_in2[2]~56_combout ),
	.datab(\alu|ShiftRight0~39_combout ),
	.datac(\alu|ShiftLeft0~26_combout ),
	.datad(\alu|ShiftRight0~40_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~63_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~63 .lut_mask = 16'h0D08;
defparam \alu|ShiftRight1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N2
cycloneive_lcell_comb \main_reg|regFile~743 (
// Equation(s):
// \main_reg|regFile~743_combout  = (\alu_ctrl~21_combout  & (((\alu|Mux30~11_combout  & \alu|ShiftRight1~63_combout )))) # (!\alu_ctrl~21_combout  & ((\alu|Equal0~46_combout ) # ((!\alu|Mux30~11_combout ))))

	.dataa(\alu|Equal0~46_combout ),
	.datab(\alu_ctrl~21_combout ),
	.datac(\alu|Mux30~11_combout ),
	.datad(\alu|ShiftRight1~63_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~743_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~743 .lut_mask = 16'hE323;
defparam \main_reg|regFile~743 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N24
cycloneive_lcell_comb \main_reg|regFile~744 (
// Equation(s):
// \main_reg|regFile~744_combout  = (\alu_in2[9]~39_combout  & ((\main_reg|regFile~743_combout ) # ((\alu_ctrl~19_combout  & \alu_in1[9]~28_combout )))) # (!\alu_in2[9]~39_combout  & (\main_reg|regFile~743_combout  & ((\alu_in1[9]~28_combout ) # 
// (!\alu_ctrl~19_combout ))))

	.dataa(\alu_in2[9]~39_combout ),
	.datab(\main_reg|regFile~743_combout ),
	.datac(\alu_ctrl~19_combout ),
	.datad(\alu_in1[9]~28_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~744_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~744 .lut_mask = 16'hEC8C;
defparam \main_reg|regFile~744 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N20
cycloneive_lcell_comb \main_reg|regFile~746 (
// Equation(s):
// \main_reg|regFile~746_combout  = (\alu|Mux30~10_combout  & (\alu|Mux30~20_combout  & (\main_reg|regFile~745_combout ))) # (!\alu|Mux30~10_combout  & (((\main_reg|regFile~744_combout )) # (!\alu|Mux30~20_combout )))

	.dataa(\alu|Mux30~10_combout ),
	.datab(\alu|Mux30~20_combout ),
	.datac(\main_reg|regFile~745_combout ),
	.datad(\main_reg|regFile~744_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~746_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~746 .lut_mask = 16'hD591;
defparam \main_reg|regFile~746 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N18
cycloneive_lcell_comb \main_reg|regFile~747 (
// Equation(s):
// \main_reg|regFile~747_combout  = (\alu|Mux30~9_combout  & ((\main_reg|regFile~746_combout  & (\alu|ShiftRight0~96_combout )) # (!\main_reg|regFile~746_combout  & ((\alu_in1[31]~6_combout ))))) # (!\alu|Mux30~9_combout  & (((\main_reg|regFile~746_combout 
// ))))

	.dataa(\alu|ShiftRight0~96_combout ),
	.datab(\alu_in1[31]~6_combout ),
	.datac(\alu|Mux30~9_combout ),
	.datad(\main_reg|regFile~746_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~747_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~747 .lut_mask = 16'hAFC0;
defparam \main_reg|regFile~747 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N26
cycloneive_lcell_comb \main_reg|regFile~749 (
// Equation(s):
// \main_reg|regFile~749_combout  = (\alu|Mux30~4_combout  & (!\alu|Mux30~8_combout )) # (!\alu|Mux30~4_combout  & (\main_reg|regFile~748_combout  & ((\alu|Mux30~8_combout ) # (\main_reg|regFile~747_combout ))))

	.dataa(\alu|Mux30~4_combout ),
	.datab(\alu|Mux30~8_combout ),
	.datac(\main_reg|regFile~748_combout ),
	.datad(\main_reg|regFile~747_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~749_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~749 .lut_mask = 16'h7262;
defparam \main_reg|regFile~749 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N8
cycloneive_lcell_comb \main_reg|regFile~750 (
// Equation(s):
// \main_reg|regFile~750_combout  = (\alu|Mux30~28_combout  & ((\main_reg|regFile~749_combout  & ((\alu|Add0~18_combout ))) # (!\main_reg|regFile~749_combout  & (\alu|ShiftLeft0~114_combout )))) # (!\alu|Mux30~28_combout  & (((\main_reg|regFile~749_combout 
// ))))

	.dataa(\alu|ShiftLeft0~114_combout ),
	.datab(\alu|Mux30~28_combout ),
	.datac(\alu|Add0~18_combout ),
	.datad(\main_reg|regFile~749_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~750_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~750 .lut_mask = 16'hF388;
defparam \main_reg|regFile~750 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N24
cycloneive_lcell_comb \main_reg|regFile~751 (
// Equation(s):
// \main_reg|regFile~751_combout  = (\Equal7~1_combout  & \main_memory|altsyncram_component|auto_generated|q_a [9])

	.dataa(\Equal7~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\main_reg|regFile~751_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~751 .lut_mask = 16'hAA00;
defparam \main_reg|regFile~751 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N4
cycloneive_lcell_comb \main_reg|regFile~752 (
// Equation(s):
// \main_reg|regFile~752_combout  = (!\alu_ctrl~20_combout  & (\alu|Mult0|auto_generated|w513w [9] & ((\alu|Mux30~6_combout ) # (!\alu_in1[31]~4_combout ))))

	.dataa(\alu|Mux30~6_combout ),
	.datab(\alu_ctrl~20_combout ),
	.datac(\alu_in1[31]~4_combout ),
	.datad(\alu|Mult0|auto_generated|w513w [9]),
	.cin(gnd),
	.combout(\main_reg|regFile~752_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~752 .lut_mask = 16'h2300;
defparam \main_reg|regFile~752 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N22
cycloneive_lcell_comb \main_reg|regFile~753 (
// Equation(s):
// \main_reg|regFile~753_combout  = (\main_reg|regFile~1021_combout  & (((\main_reg|regFile~587_combout )))) # (!\main_reg|regFile~1021_combout  & ((\main_reg|regFile~587_combout  & ((\main_reg|regFile~752_combout ))) # (!\main_reg|regFile~587_combout  & 
// (\main_reg|regFile~751_combout ))))

	.dataa(\main_reg|regFile~1021_combout ),
	.datab(\main_reg|regFile~751_combout ),
	.datac(\main_reg|regFile~752_combout ),
	.datad(\main_reg|regFile~587_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~753_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~753 .lut_mask = 16'hFA44;
defparam \main_reg|regFile~753 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N18
cycloneive_lcell_comb \main_reg|regFile~754 (
// Equation(s):
// \main_reg|regFile~754_combout  = (\main_reg|regFile~589_combout  & ((\main_reg|regFile~753_combout  & (\alu|ShiftRight0~108_combout )) # (!\main_reg|regFile~753_combout  & ((\main_reg|regFile~750_combout ))))) # (!\main_reg|regFile~589_combout  & 
// (((\main_reg|regFile~753_combout ))))

	.dataa(\alu|ShiftRight0~108_combout ),
	.datab(\main_reg|regFile~589_combout ),
	.datac(\main_reg|regFile~750_combout ),
	.datad(\main_reg|regFile~753_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~754_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~754 .lut_mask = 16'hBBC0;
defparam \main_reg|regFile~754 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N14
cycloneive_lcell_comb \main_reg|regFile~766 (
// Equation(s):
// \main_reg|regFile~766_combout  = (\main_reg|regFile~765_combout  & ((\main_reg|rf_out2 [9]) # ((\main_reg|regFile~71_combout )))) # (!\main_reg|regFile~765_combout  & (((!\main_reg|regFile~71_combout  & \main_reg|regFile~754_combout ))))

	.dataa(\main_reg|rf_out2 [9]),
	.datab(\main_reg|regFile~765_combout ),
	.datac(\main_reg|regFile~71_combout ),
	.datad(\main_reg|regFile~754_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~766_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~766 .lut_mask = 16'hCBC8;
defparam \main_reg|regFile~766 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N6
cycloneive_lcell_comb \main_reg|regFile~777 (
// Equation(s):
// \main_reg|regFile~777_combout  = (\reg_store_addr[4]~3_combout  & ((\wen_prot~q  & ((\main_reg|regFile~766_combout ))) # (!\wen_prot~q  & (\main_reg|regFile~776_combout )))) # (!\reg_store_addr[4]~3_combout  & (((\main_reg|regFile~766_combout ))))

	.dataa(\reg_store_addr[4]~3_combout ),
	.datab(\main_reg|regFile~776_combout ),
	.datac(\wen_prot~q ),
	.datad(\main_reg|regFile~766_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~777_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~777 .lut_mask = 16'hFD08;
defparam \main_reg|regFile~777 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N7
dffeas \main_reg|regFile[15][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile~777_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[15][9] .is_wysiwyg = "true";
defparam \main_reg|regFile[15][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N4
cycloneive_lcell_comb \main_reg|rf_out2~479 (
// Equation(s):
// \main_reg|rf_out2~479_combout  = (\reg_read_addr2[1]~11_combout  & (((\main_reg|regFile[14][9]~q ) # (\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[12][9]~q  & ((!\reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[12][9]~q ),
	.datab(\main_reg|regFile[14][9]~q ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~479_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~479 .lut_mask = 16'hF0CA;
defparam \main_reg|rf_out2~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N8
cycloneive_lcell_comb \main_reg|rf_out2~480 (
// Equation(s):
// \main_reg|rf_out2~480_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~479_combout  & (\main_reg|regFile[15][9]~q )) # (!\main_reg|rf_out2~479_combout  & ((\main_reg|regFile[13][9]~q ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~479_combout ))))

	.dataa(\main_reg|regFile[15][9]~q ),
	.datab(\main_reg|regFile[13][9]~q ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\main_reg|rf_out2~479_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~480_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~480 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out2~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N16
cycloneive_lcell_comb \main_reg|rf_out2~474 (
// Equation(s):
// \main_reg|rf_out2~474_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[6][9]~q ) # ((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & (((\main_reg|regFile[4][9]~q  & !\reg_read_addr2[0]~12_combout ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|regFile[6][9]~q ),
	.datac(\main_reg|regFile[4][9]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~474_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~474 .lut_mask = 16'hAAD8;
defparam \main_reg|rf_out2~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N30
cycloneive_lcell_comb \main_reg|rf_out2~475 (
// Equation(s):
// \main_reg|rf_out2~475_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~474_combout  & ((\main_reg|regFile[7][9]~q ))) # (!\main_reg|rf_out2~474_combout  & (\main_reg|regFile[5][9]~q )))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~474_combout ))))

	.dataa(\main_reg|regFile[5][9]~q ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\main_reg|regFile[7][9]~q ),
	.datad(\main_reg|rf_out2~474_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~475_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~475 .lut_mask = 16'hF388;
defparam \main_reg|rf_out2~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N20
cycloneive_lcell_comb \main_reg|rf_out2~476 (
// Equation(s):
// \main_reg|rf_out2~476_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & ((\main_reg|regFile[1][9]~q ))) # (!\reg_read_addr2[0]~12_combout  & 
// (\main_reg|regFile[0][9]~q ))))

	.dataa(\main_reg|regFile[0][9]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[1][9]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~476_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~476 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out2~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N2
cycloneive_lcell_comb \main_reg|rf_out2~477 (
// Equation(s):
// \main_reg|rf_out2~477_combout  = (\main_reg|rf_out2~476_combout  & ((\main_reg|regFile[3][9]~q ) # ((!\reg_read_addr2[1]~11_combout )))) # (!\main_reg|rf_out2~476_combout  & (((\reg_read_addr2[1]~11_combout  & \main_reg|regFile[2][9]~q ))))

	.dataa(\main_reg|rf_out2~476_combout ),
	.datab(\main_reg|regFile[3][9]~q ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\main_reg|regFile[2][9]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~477_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~477 .lut_mask = 16'hDA8A;
defparam \main_reg|rf_out2~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N8
cycloneive_lcell_comb \main_reg|rf_out2~478 (
// Equation(s):
// \main_reg|rf_out2~478_combout  = (\reg_read_addr2[3]~9_combout  & (\reg_read_addr2[2]~10_combout )) # (!\reg_read_addr2[3]~9_combout  & ((\reg_read_addr2[2]~10_combout  & (\main_reg|rf_out2~475_combout )) # (!\reg_read_addr2[2]~10_combout  & 
// ((\main_reg|rf_out2~477_combout )))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|rf_out2~475_combout ),
	.datad(\main_reg|rf_out2~477_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~478_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~478 .lut_mask = 16'hD9C8;
defparam \main_reg|rf_out2~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N26
cycloneive_lcell_comb \main_reg|rf_out2~472 (
// Equation(s):
// \main_reg|rf_out2~472_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & ((\main_reg|regFile[9][9]~q ))) # (!\reg_read_addr2[0]~12_combout  & 
// (\main_reg|regFile[8][9]~q ))))

	.dataa(\main_reg|regFile[8][9]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[9][9]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~472_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~472 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out2~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N18
cycloneive_lcell_comb \main_reg|rf_out2~473 (
// Equation(s):
// \main_reg|rf_out2~473_combout  = (\main_reg|rf_out2~472_combout  & ((\main_reg|regFile[11][9]~q ) # ((!\reg_read_addr2[1]~11_combout )))) # (!\main_reg|rf_out2~472_combout  & (((\main_reg|regFile[10][9]~q  & \reg_read_addr2[1]~11_combout ))))

	.dataa(\main_reg|rf_out2~472_combout ),
	.datab(\main_reg|regFile[11][9]~q ),
	.datac(\main_reg|regFile[10][9]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~473_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~473 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out2~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N26
cycloneive_lcell_comb \main_reg|rf_out2~481 (
// Equation(s):
// \main_reg|rf_out2~481_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~478_combout  & (\main_reg|rf_out2~480_combout )) # (!\main_reg|rf_out2~478_combout  & ((\main_reg|rf_out2~473_combout ))))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~478_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|rf_out2~480_combout ),
	.datac(\main_reg|rf_out2~478_combout ),
	.datad(\main_reg|rf_out2~473_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~481_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~481 .lut_mask = 16'hDAD0;
defparam \main_reg|rf_out2~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N22
cycloneive_lcell_comb \main_reg|rf_out2~464 (
// Equation(s):
// \main_reg|rf_out2~464_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|regFile[21][9]~q ) # ((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (((!\reg_read_addr2[3]~9_combout  & \main_reg|regFile[17][9]~q ))))

	.dataa(\main_reg|regFile[21][9]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\main_reg|regFile[17][9]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~464_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~464 .lut_mask = 16'hCBC8;
defparam \main_reg|rf_out2~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N24
cycloneive_lcell_comb \main_reg|rf_out2~465 (
// Equation(s):
// \main_reg|rf_out2~465_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~464_combout  & ((\main_reg|regFile[29][9]~q ))) # (!\main_reg|rf_out2~464_combout  & (\main_reg|regFile[25][9]~q )))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~464_combout ))))

	.dataa(\main_reg|regFile[25][9]~q ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|regFile[29][9]~q ),
	.datad(\main_reg|rf_out2~464_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~465_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~465 .lut_mask = 16'hF388;
defparam \main_reg|rf_out2~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N20
cycloneive_lcell_comb \main_reg|rf_out2~466 (
// Equation(s):
// \main_reg|rf_out2~466_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|regFile[24][9]~q ) # ((\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & (((\main_reg|regFile[16][9]~q  & !\reg_read_addr2[2]~10_combout ))))

	.dataa(\main_reg|regFile[24][9]~q ),
	.datab(\main_reg|regFile[16][9]~q ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~466_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~466 .lut_mask = 16'hF0AC;
defparam \main_reg|rf_out2~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N16
cycloneive_lcell_comb \main_reg|rf_out2~467 (
// Equation(s):
// \main_reg|rf_out2~467_combout  = (\main_reg|rf_out2~466_combout  & (((\main_reg|regFile[28][9]~q ) # (!\reg_read_addr2[2]~10_combout )))) # (!\main_reg|rf_out2~466_combout  & (\main_reg|regFile[20][9]~q  & ((\reg_read_addr2[2]~10_combout ))))

	.dataa(\main_reg|regFile[20][9]~q ),
	.datab(\main_reg|regFile[28][9]~q ),
	.datac(\main_reg|rf_out2~466_combout ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~467_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~467 .lut_mask = 16'hCAF0;
defparam \main_reg|rf_out2~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N10
cycloneive_lcell_comb \main_reg|rf_out2~468 (
// Equation(s):
// \main_reg|rf_out2~468_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~465_combout ) # ((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & (((\main_reg|rf_out2~467_combout  & !\reg_read_addr2[1]~11_combout ))))

	.dataa(\main_reg|rf_out2~465_combout ),
	.datab(\main_reg|rf_out2~467_combout ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~468_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~468 .lut_mask = 16'hF0AC;
defparam \main_reg|rf_out2~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N24
cycloneive_lcell_comb \main_reg|rf_out2~462 (
// Equation(s):
// \main_reg|rf_out2~462_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & ((\main_reg|regFile[26][9]~q ))) # (!\reg_read_addr2[3]~9_combout  & 
// (\main_reg|regFile[18][9]~q ))))

	.dataa(\main_reg|regFile[18][9]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[26][9]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~462_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~462 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out2~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N6
cycloneive_lcell_comb \main_reg|rf_out2~463 (
// Equation(s):
// \main_reg|rf_out2~463_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~462_combout  & (\main_reg|regFile[30][9]~q )) # (!\main_reg|rf_out2~462_combout  & ((\main_reg|regFile[22][9]~q ))))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~462_combout ))))

	.dataa(\main_reg|regFile[30][9]~q ),
	.datab(\main_reg|regFile[22][9]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|rf_out2~462_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~463_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~463 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out2~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N10
cycloneive_lcell_comb \main_reg|rf_out2~469 (
// Equation(s):
// \main_reg|rf_out2~469_combout  = (\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout ) # ((\main_reg|regFile[23][9]~q )))) # (!\reg_read_addr2[2]~10_combout  & (!\reg_read_addr2[3]~9_combout  & (\main_reg|regFile[19][9]~q )))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|regFile[19][9]~q ),
	.datad(\main_reg|regFile[23][9]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~469_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~469 .lut_mask = 16'hBA98;
defparam \main_reg|rf_out2~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N12
cycloneive_lcell_comb \main_reg|rf_out2~470 (
// Equation(s):
// \main_reg|rf_out2~470_combout  = (\main_reg|rf_out2~469_combout  & (((\main_reg|regFile[31][9]~q )) # (!\reg_read_addr2[3]~9_combout ))) # (!\main_reg|rf_out2~469_combout  & (\reg_read_addr2[3]~9_combout  & (\main_reg|regFile[27][9]~q )))

	.dataa(\main_reg|rf_out2~469_combout ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|regFile[27][9]~q ),
	.datad(\main_reg|regFile[31][9]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~470_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~470 .lut_mask = 16'hEA62;
defparam \main_reg|rf_out2~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N16
cycloneive_lcell_comb \main_reg|rf_out2~471 (
// Equation(s):
// \main_reg|rf_out2~471_combout  = (\main_reg|rf_out2~468_combout  & (((\main_reg|rf_out2~470_combout )) # (!\reg_read_addr2[1]~11_combout ))) # (!\main_reg|rf_out2~468_combout  & (\reg_read_addr2[1]~11_combout  & (\main_reg|rf_out2~463_combout )))

	.dataa(\main_reg|rf_out2~468_combout ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|rf_out2~463_combout ),
	.datad(\main_reg|rf_out2~470_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~471_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~471 .lut_mask = 16'hEA62;
defparam \main_reg|rf_out2~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N10
cycloneive_lcell_comb \main_reg|rf_out2~482 (
// Equation(s):
// \main_reg|rf_out2~482_combout  = (\reg_read_addr2[4]~13_combout  & ((\main_reg|rf_out2~471_combout ))) # (!\reg_read_addr2[4]~13_combout  & (\main_reg|rf_out2~481_combout ))

	.dataa(\reg_read_addr2[4]~13_combout ),
	.datab(\main_reg|rf_out2~481_combout ),
	.datac(gnd),
	.datad(\main_reg|rf_out2~471_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~482_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~482 .lut_mask = 16'hEE44;
defparam \main_reg|rf_out2~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N11
dffeas \main_reg|rf_out2[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out2~482_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out2[9] .is_wysiwyg = "true";
defparam \main_reg|rf_out2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N16
cycloneive_lcell_comb \mem_data_in[9]~26 (
// Equation(s):
// \mem_data_in[9]~26_combout  = (\main_reg|rf_out2 [9] & \Equal8~0_combout )

	.dataa(\main_reg|rf_out2 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Equal8~0_combout ),
	.cin(gnd),
	.combout(\mem_data_in[9]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mem_data_in[9]~26 .lut_mask = 16'hAA00;
defparam \mem_data_in[9]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N30
cycloneive_lcell_comb \main_reg|regFile~467 (
// Equation(s):
// \main_reg|regFile~467_combout  = (\main_reg|regFile~316_combout  & (((!\main_reg|regFile~1022_combout )))) # (!\main_reg|regFile~316_combout  & (\Equal7~1_combout  & ((\main_memory|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\Equal7~1_combout ),
	.datab(\main_reg|regFile~316_combout ),
	.datac(\main_reg|regFile~1022_combout ),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\main_reg|regFile~467_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~467 .lut_mask = 16'h2E0C;
defparam \main_reg|regFile~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N6
cycloneive_lcell_comb \alu|Mult0|auto_generated|op_2~2 (
// Equation(s):
// \alu|Mult0|auto_generated|op_2~2_combout  = (\alu|Mult0|auto_generated|mac_out6~DATAOUT1  & ((\alu|Mult0|auto_generated|mac_out4~DATAOUT1  & (\alu|Mult0|auto_generated|op_2~1  & VCC)) # (!\alu|Mult0|auto_generated|mac_out4~DATAOUT1  & 
// (!\alu|Mult0|auto_generated|op_2~1 )))) # (!\alu|Mult0|auto_generated|mac_out6~DATAOUT1  & ((\alu|Mult0|auto_generated|mac_out4~DATAOUT1  & (!\alu|Mult0|auto_generated|op_2~1 )) # (!\alu|Mult0|auto_generated|mac_out4~DATAOUT1  & 
// ((\alu|Mult0|auto_generated|op_2~1 ) # (GND)))))
// \alu|Mult0|auto_generated|op_2~3  = CARRY((\alu|Mult0|auto_generated|mac_out6~DATAOUT1  & (!\alu|Mult0|auto_generated|mac_out4~DATAOUT1  & !\alu|Mult0|auto_generated|op_2~1 )) # (!\alu|Mult0|auto_generated|mac_out6~DATAOUT1  & 
// ((!\alu|Mult0|auto_generated|op_2~1 ) # (!\alu|Mult0|auto_generated|mac_out4~DATAOUT1 ))))

	.dataa(\alu|Mult0|auto_generated|mac_out6~DATAOUT1 ),
	.datab(\alu|Mult0|auto_generated|mac_out4~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mult0|auto_generated|op_2~1 ),
	.combout(\alu|Mult0|auto_generated|op_2~2_combout ),
	.cout(\alu|Mult0|auto_generated|op_2~3 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_2~2 .lut_mask = 16'h9617;
defparam \alu|Mult0|auto_generated|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N2
cycloneive_lcell_comb \alu|Mult0|auto_generated|op_1~2 (
// Equation(s):
// \alu|Mult0|auto_generated|op_1~2_combout  = (\alu|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\alu|Mult0|auto_generated|op_2~2_combout  & (\alu|Mult0|auto_generated|op_1~1  & VCC)) # (!\alu|Mult0|auto_generated|op_2~2_combout  & 
// (!\alu|Mult0|auto_generated|op_1~1 )))) # (!\alu|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\alu|Mult0|auto_generated|op_2~2_combout  & (!\alu|Mult0|auto_generated|op_1~1 )) # (!\alu|Mult0|auto_generated|op_2~2_combout  & 
// ((\alu|Mult0|auto_generated|op_1~1 ) # (GND)))))
// \alu|Mult0|auto_generated|op_1~3  = CARRY((\alu|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\alu|Mult0|auto_generated|op_2~2_combout  & !\alu|Mult0|auto_generated|op_1~1 )) # (!\alu|Mult0|auto_generated|mac_out2~DATAOUT19  & 
// ((!\alu|Mult0|auto_generated|op_1~1 ) # (!\alu|Mult0|auto_generated|op_2~2_combout ))))

	.dataa(\alu|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\alu|Mult0|auto_generated|op_2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mult0|auto_generated|op_1~1 ),
	.combout(\alu|Mult0|auto_generated|op_1~2_combout ),
	.cout(\alu|Mult0|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \alu|Mult0|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N6
cycloneive_lcell_comb \main_reg|regFile~468 (
// Equation(s):
// \main_reg|regFile~468_combout  = (\main_reg|regFile~1021_combout  & (\main_reg|regFile~316_combout )) # (!\main_reg|regFile~1021_combout  & (\main_reg|regFile~467_combout  & ((\alu|Mult0|auto_generated|op_1~2_combout ) # (!\main_reg|regFile~316_combout 
// ))))

	.dataa(\main_reg|regFile~316_combout ),
	.datab(\main_reg|regFile~1021_combout ),
	.datac(\main_reg|regFile~467_combout ),
	.datad(\alu|Mult0|auto_generated|op_1~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~468_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~468 .lut_mask = 16'hB898;
defparam \main_reg|regFile~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N10
cycloneive_lcell_comb \alu|ShiftLeft0~41 (
// Equation(s):
// \alu|ShiftLeft0~41_combout  = (\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [17])) # (!\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [19])))

	.dataa(\main_reg|rf_out1 [17]),
	.datab(gnd),
	.datac(\alu_in2[1]~57_combout ),
	.datad(\main_reg|rf_out1 [19]),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~41 .lut_mask = 16'hAFA0;
defparam \alu|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N28
cycloneive_lcell_comb \alu|ShiftLeft0~101 (
// Equation(s):
// \alu|ShiftLeft0~101_combout  = (\alu_in2[0]~58_combout  & ((\alu|ShiftLeft0~40_combout ))) # (!\alu_in2[0]~58_combout  & (\alu|ShiftLeft0~41_combout ))

	.dataa(gnd),
	.datab(\alu_in2[0]~58_combout ),
	.datac(\alu|ShiftLeft0~41_combout ),
	.datad(\alu|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~101_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~101 .lut_mask = 16'hFC30;
defparam \alu|ShiftLeft0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N6
cycloneive_lcell_comb \alu|ShiftLeft0~102 (
// Equation(s):
// \alu|ShiftLeft0~102_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[2]~56_combout  & (\alu|ShiftLeft0~50_combout )) # (!\alu_in2[2]~56_combout  & ((\alu|ShiftLeft0~101_combout )))))

	.dataa(\alu_in2[2]~56_combout ),
	.datab(\alu_in1[12]~38_combout ),
	.datac(\alu|ShiftLeft0~50_combout ),
	.datad(\alu|ShiftLeft0~101_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~102_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~102 .lut_mask = 16'h3120;
defparam \alu|ShiftLeft0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N26
cycloneive_lcell_comb \alu|ShiftLeft0~123 (
// Equation(s):
// \alu|ShiftLeft0~123_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[2]~56_combout  & ((\alu|ShiftLeft0~29_combout ))) # (!\alu_in2[2]~56_combout  & (\alu|ShiftLeft0~46_combout ))))

	.dataa(\alu_in2[2]~56_combout ),
	.datab(\alu_in1[12]~38_combout ),
	.datac(\alu|ShiftLeft0~46_combout ),
	.datad(\alu|ShiftLeft0~29_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~123_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~123 .lut_mask = 16'h3210;
defparam \alu|ShiftLeft0~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N6
cycloneive_lcell_comb \alu|Add0~38 (
// Equation(s):
// \alu|Add0~38_combout  = (\alu_in2[19]~23_combout  & ((\alu_in1[19]~18_combout  & (\alu|Add0~37  & VCC)) # (!\alu_in1[19]~18_combout  & (!\alu|Add0~37 )))) # (!\alu_in2[19]~23_combout  & ((\alu_in1[19]~18_combout  & (!\alu|Add0~37 )) # 
// (!\alu_in1[19]~18_combout  & ((\alu|Add0~37 ) # (GND)))))
// \alu|Add0~39  = CARRY((\alu_in2[19]~23_combout  & (!\alu_in1[19]~18_combout  & !\alu|Add0~37 )) # (!\alu_in2[19]~23_combout  & ((!\alu|Add0~37 ) # (!\alu_in1[19]~18_combout ))))

	.dataa(\alu_in2[19]~23_combout ),
	.datab(\alu_in1[19]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~37 ),
	.combout(\alu|Add0~38_combout ),
	.cout(\alu|Add0~39 ));
// synopsys translate_off
defparam \alu|Add0~38 .lut_mask = 16'h9617;
defparam \alu|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N28
cycloneive_lcell_comb \main_reg|regFile~472 (
// Equation(s):
// \main_reg|regFile~472_combout  = (\main_reg|regFile~323_combout  & ((\main_reg|regFile~324_combout  & (\alu|ShiftLeft0~133_combout )) # (!\main_reg|regFile~324_combout  & ((\alu|Add0~38_combout ))))) # (!\main_reg|regFile~323_combout  & 
// (((!\main_reg|regFile~324_combout ))))

	.dataa(\alu|ShiftLeft0~133_combout ),
	.datab(\alu|Add0~38_combout ),
	.datac(\main_reg|regFile~323_combout ),
	.datad(\main_reg|regFile~324_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~472_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~472 .lut_mask = 16'hA0CF;
defparam \main_reg|regFile~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N26
cycloneive_lcell_comb \main_reg|regFile~473 (
// Equation(s):
// \main_reg|regFile~473_combout  = (\main_reg|regFile~28_combout  & ((\main_reg|regFile~472_combout  & (\alu|ShiftLeft0~102_combout )) # (!\main_reg|regFile~472_combout  & ((\alu|ShiftLeft0~123_combout ))))) # (!\main_reg|regFile~28_combout  & 
// (((\main_reg|regFile~472_combout ))))

	.dataa(\alu|ShiftLeft0~102_combout ),
	.datab(\main_reg|regFile~28_combout ),
	.datac(\alu|ShiftLeft0~123_combout ),
	.datad(\main_reg|regFile~472_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~473_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~473 .lut_mask = 16'hBBC0;
defparam \main_reg|regFile~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N12
cycloneive_lcell_comb \main_reg|regFile~474 (
// Equation(s):
// \main_reg|regFile~474_combout  = (\main_reg|regFile~473_combout  & !\alu_ctrl~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~473_combout ),
	.datad(\alu_ctrl~19_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~474_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~474 .lut_mask = 16'h00F0;
defparam \main_reg|regFile~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N6
cycloneive_lcell_comb \alu|Add1~38 (
// Equation(s):
// \alu|Add1~38_combout  = (\alu_in2[19]~23_combout  & ((\alu_in1[19]~18_combout  & (!\alu|Add1~37 )) # (!\alu_in1[19]~18_combout  & ((\alu|Add1~37 ) # (GND))))) # (!\alu_in2[19]~23_combout  & ((\alu_in1[19]~18_combout  & (\alu|Add1~37  & VCC)) # 
// (!\alu_in1[19]~18_combout  & (!\alu|Add1~37 ))))
// \alu|Add1~39  = CARRY((\alu_in2[19]~23_combout  & ((!\alu|Add1~37 ) # (!\alu_in1[19]~18_combout ))) # (!\alu_in2[19]~23_combout  & (!\alu_in1[19]~18_combout  & !\alu|Add1~37 )))

	.dataa(\alu_in2[19]~23_combout ),
	.datab(\alu_in1[19]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~37 ),
	.combout(\alu|Add1~38_combout ),
	.cout(\alu|Add1~39 ));
// synopsys translate_off
defparam \alu|Add1~38 .lut_mask = 16'h692B;
defparam \alu|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N22
cycloneive_lcell_comb \main_reg|regFile~475 (
// Equation(s):
// \main_reg|regFile~475_combout  = (\main_reg|regFile~50_combout  & (((\alu|Add1~38_combout  & \main_reg|regFile~66_combout )))) # (!\main_reg|regFile~50_combout  & ((\main_reg|regFile~474_combout ) # ((!\main_reg|regFile~66_combout ))))

	.dataa(\main_reg|regFile~474_combout ),
	.datab(\main_reg|regFile~50_combout ),
	.datac(\alu|Add1~38_combout ),
	.datad(\main_reg|regFile~66_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~475_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~475 .lut_mask = 16'hE233;
defparam \main_reg|regFile~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N22
cycloneive_lcell_comb \alu|ShiftRight0~62 (
// Equation(s):
// \alu|ShiftRight0~62_combout  = (\alu_in2[3]~55_combout  & ((\alu_in2[2]~56_combout  & (\main_reg|rf_out1 [31])) # (!\alu_in2[2]~56_combout  & ((\alu|ShiftRight1~39_combout )))))

	.dataa(\main_reg|rf_out1 [31]),
	.datab(\alu_in2[2]~56_combout ),
	.datac(\alu_in2[3]~55_combout ),
	.datad(\alu|ShiftRight1~39_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~62 .lut_mask = 16'hB080;
defparam \alu|ShiftRight0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N12
cycloneive_lcell_comb \alu|ShiftRight0~61 (
// Equation(s):
// \alu|ShiftRight0~61_combout  = (!\alu_in2[3]~55_combout  & ((\alu_in2[2]~56_combout  & (\alu|ShiftRight1~36_combout )) # (!\alu_in2[2]~56_combout  & ((\alu|ShiftRight1~37_combout )))))

	.dataa(\alu_in2[2]~56_combout ),
	.datab(\alu|ShiftRight1~36_combout ),
	.datac(\alu_in2[3]~55_combout ),
	.datad(\alu|ShiftRight1~37_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~61_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~61 .lut_mask = 16'h0D08;
defparam \alu|ShiftRight0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N24
cycloneive_lcell_comb \alu|ShiftRight0~63 (
// Equation(s):
// \alu|ShiftRight0~63_combout  = (!\alu_in1[12]~38_combout  & ((\alu|ShiftRight0~62_combout ) # (\alu|ShiftRight0~61_combout )))

	.dataa(gnd),
	.datab(\alu_in1[12]~38_combout ),
	.datac(\alu|ShiftRight0~62_combout ),
	.datad(\alu|ShiftRight0~61_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~63_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~63 .lut_mask = 16'h3330;
defparam \alu|ShiftRight0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N8
cycloneive_lcell_comb \main_reg|regFile~476 (
// Equation(s):
// \main_reg|regFile~476_combout  = (\alu|Mux30~9_combout  & ((\main_reg|regFile~475_combout  & ((\alu|ShiftRight0~63_combout ))) # (!\main_reg|regFile~475_combout  & (\alu_in1[31]~6_combout )))) # (!\alu|Mux30~9_combout  & (((\main_reg|regFile~475_combout 
// ))))

	.dataa(\alu_in1[31]~6_combout ),
	.datab(\alu|Mux30~9_combout ),
	.datac(\main_reg|regFile~475_combout ),
	.datad(\alu|ShiftRight0~63_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~476_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~476 .lut_mask = 16'hF838;
defparam \main_reg|regFile~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N6
cycloneive_lcell_comb \alu|ShiftRight1~41 (
// Equation(s):
// \alu|ShiftRight1~41_combout  = (!\alu|ShiftRight1~40_combout  & ((\alu|ShiftRight0~61_combout ) # (\alu|ShiftRight0~62_combout )))

	.dataa(\alu|ShiftRight0~61_combout ),
	.datab(gnd),
	.datac(\alu|ShiftRight0~62_combout ),
	.datad(\alu|ShiftRight1~40_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~41_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~41 .lut_mask = 16'h00FA;
defparam \alu|ShiftRight1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N28
cycloneive_lcell_comb \alu|Equal0~66 (
// Equation(s):
// \alu|Equal0~66_combout  = \alu_in1[19]~18_combout  $ (((\main_reg|rf_out2 [19] & \alu_in2[29]~10_combout )))

	.dataa(\main_reg|rf_out2 [19]),
	.datab(\alu_in2[29]~10_combout ),
	.datac(\alu_in1[19]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu|Equal0~66_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~66 .lut_mask = 16'h7878;
defparam \alu|Equal0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N2
cycloneive_lcell_comb \main_reg|regFile~469 (
// Equation(s):
// \main_reg|regFile~469_combout  = (\alu_ctrl~21_combout  & (\alu|ShiftRight1~41_combout  & ((\main_reg|regFile~51_combout )))) # (!\alu_ctrl~21_combout  & (((\alu|Equal0~66_combout ) # (!\main_reg|regFile~51_combout ))))

	.dataa(\alu|ShiftRight1~41_combout ),
	.datab(\alu|Equal0~66_combout ),
	.datac(\alu_ctrl~21_combout ),
	.datad(\main_reg|regFile~51_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~469_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~469 .lut_mask = 16'hAC0F;
defparam \main_reg|regFile~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N20
cycloneive_lcell_comb \main_reg|regFile~470 (
// Equation(s):
// \main_reg|regFile~470_combout  = (\alu_in2[19]~23_combout  & ((\main_reg|regFile~469_combout ) # ((\alu_ctrl~19_combout  & \alu_in1[19]~18_combout )))) # (!\alu_in2[19]~23_combout  & (\main_reg|regFile~469_combout  & ((\alu_in1[19]~18_combout ) # 
// (!\alu_ctrl~19_combout ))))

	.dataa(\alu_in2[19]~23_combout ),
	.datab(\alu_ctrl~19_combout ),
	.datac(\alu_in1[19]~18_combout ),
	.datad(\main_reg|regFile~469_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~470_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~470 .lut_mask = 16'hFB80;
defparam \main_reg|regFile~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N16
cycloneive_lcell_comb \main_reg|regFile~471 (
// Equation(s):
// \main_reg|regFile~471_combout  = (\main_reg|regFile~321_combout  & ((\main_reg|regFile~470_combout ) # (!\main_reg|regFile~468_combout ))) # (!\main_reg|regFile~321_combout  & ((\main_reg|regFile~468_combout )))

	.dataa(\main_reg|regFile~321_combout ),
	.datab(\main_reg|regFile~470_combout ),
	.datac(gnd),
	.datad(\main_reg|regFile~468_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~471_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~471 .lut_mask = 16'hDDAA;
defparam \main_reg|regFile~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N2
cycloneive_lcell_comb \main_reg|regFile~477 (
// Equation(s):
// \main_reg|regFile~477_combout  = (\main_reg|regFile~312_combout ) # ((\main_reg|regFile~471_combout  & ((\main_reg|regFile~468_combout ) # (\main_reg|regFile~476_combout ))))

	.dataa(\main_reg|regFile~468_combout ),
	.datab(\main_reg|regFile~312_combout ),
	.datac(\main_reg|regFile~476_combout ),
	.datad(\main_reg|regFile~471_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~477_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~477 .lut_mask = 16'hFECC;
defparam \main_reg|regFile~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N20
cycloneive_lcell_comb \main_reg|regFile~478 (
// Equation(s):
// \main_reg|regFile~478_combout  = (\main_reg|regFile~464_combout ) # ((\main_reg|regFile~466_combout  & ((\main_reg|regFile~313_combout ) # (\main_reg|regFile~477_combout ))))

	.dataa(\main_reg|regFile~466_combout ),
	.datab(\main_reg|regFile~313_combout ),
	.datac(\main_reg|regFile~464_combout ),
	.datad(\main_reg|regFile~477_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~478_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~478 .lut_mask = 16'hFAF8;
defparam \main_reg|regFile~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N27
dffeas \main_reg|regFile[19][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~478_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[19][19] .is_wysiwyg = "true";
defparam \main_reg|regFile[19][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N22
cycloneive_lcell_comb \main_reg|rf_out2~259 (
// Equation(s):
// \main_reg|rf_out2~259_combout  = (\reg_read_addr2[3]~9_combout  & (((\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & ((\reg_read_addr2[2]~10_combout  & ((\main_reg|regFile[23][19]~q ))) # (!\reg_read_addr2[2]~10_combout  & 
// (\main_reg|regFile[19][19]~q ))))

	.dataa(\main_reg|regFile[19][19]~q ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|regFile[23][19]~q ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~259_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~259 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out2~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N8
cycloneive_lcell_comb \main_reg|rf_out2~260 (
// Equation(s):
// \main_reg|rf_out2~260_combout  = (\main_reg|rf_out2~259_combout  & (((\main_reg|regFile[31][19]~q )) # (!\reg_read_addr2[3]~9_combout ))) # (!\main_reg|rf_out2~259_combout  & (\reg_read_addr2[3]~9_combout  & (\main_reg|regFile[27][19]~q )))

	.dataa(\main_reg|rf_out2~259_combout ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|regFile[27][19]~q ),
	.datad(\main_reg|regFile[31][19]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~260_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~260 .lut_mask = 16'hEA62;
defparam \main_reg|rf_out2~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N4
cycloneive_lcell_comb \main_reg|rf_out2~252 (
// Equation(s):
// \main_reg|rf_out2~252_combout  = (\reg_read_addr2[3]~9_combout  & (((\reg_read_addr2[2]~10_combout ) # (\main_reg|regFile[26][19]~q )))) # (!\reg_read_addr2[3]~9_combout  & (\main_reg|regFile[18][19]~q  & (!\reg_read_addr2[2]~10_combout )))

	.dataa(\main_reg|regFile[18][19]~q ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|regFile[26][19]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~252_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~252 .lut_mask = 16'hCEC2;
defparam \main_reg|rf_out2~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N14
cycloneive_lcell_comb \main_reg|rf_out2~253 (
// Equation(s):
// \main_reg|rf_out2~253_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~252_combout  & (\main_reg|regFile[30][19]~q )) # (!\main_reg|rf_out2~252_combout  & ((\main_reg|regFile[22][19]~q ))))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~252_combout ))))

	.dataa(\main_reg|regFile[30][19]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|rf_out2~252_combout ),
	.datad(\main_reg|regFile[22][19]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~253_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~253 .lut_mask = 16'hBCB0;
defparam \main_reg|rf_out2~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N30
cycloneive_lcell_comb \main_reg|rf_out2~256 (
// Equation(s):
// \main_reg|rf_out2~256_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & (\main_reg|regFile[24][19]~q )) # (!\reg_read_addr2[3]~9_combout  & 
// ((\main_reg|regFile[16][19]~q )))))

	.dataa(\main_reg|regFile[24][19]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[16][19]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~256_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~256 .lut_mask = 16'hEE30;
defparam \main_reg|rf_out2~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N16
cycloneive_lcell_comb \main_reg|rf_out2~257 (
// Equation(s):
// \main_reg|rf_out2~257_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~256_combout  & ((\main_reg|regFile[28][19]~q ))) # (!\main_reg|rf_out2~256_combout  & (\main_reg|regFile[20][19]~q )))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~256_combout ))))

	.dataa(\main_reg|regFile[20][19]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|rf_out2~256_combout ),
	.datad(\main_reg|regFile[28][19]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~257_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~257 .lut_mask = 16'hF838;
defparam \main_reg|rf_out2~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N16
cycloneive_lcell_comb \main_reg|rf_out2~254 (
// Equation(s):
// \main_reg|rf_out2~254_combout  = (\reg_read_addr2[3]~9_combout  & (((\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & ((\reg_read_addr2[2]~10_combout  & ((\main_reg|regFile[21][19]~q ))) # (!\reg_read_addr2[2]~10_combout  & 
// (\main_reg|regFile[17][19]~q ))))

	.dataa(\main_reg|regFile[17][19]~q ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|regFile[21][19]~q ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~254_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~254 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out2~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N16
cycloneive_lcell_comb \main_reg|rf_out2~255 (
// Equation(s):
// \main_reg|rf_out2~255_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~254_combout  & ((\main_reg|regFile[29][19]~q ))) # (!\main_reg|rf_out2~254_combout  & (\main_reg|regFile[25][19]~q )))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~254_combout ))))

	.dataa(\main_reg|regFile[25][19]~q ),
	.datab(\main_reg|regFile[29][19]~q ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\main_reg|rf_out2~254_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~255_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~255 .lut_mask = 16'hCFA0;
defparam \main_reg|rf_out2~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N18
cycloneive_lcell_comb \main_reg|rf_out2~258 (
// Equation(s):
// \main_reg|rf_out2~258_combout  = (\reg_read_addr2[0]~12_combout  & (((\reg_read_addr2[1]~11_combout ) # (\main_reg|rf_out2~255_combout )))) # (!\reg_read_addr2[0]~12_combout  & (\main_reg|rf_out2~257_combout  & (!\reg_read_addr2[1]~11_combout )))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|rf_out2~257_combout ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\main_reg|rf_out2~255_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~258_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~258 .lut_mask = 16'hAEA4;
defparam \main_reg|rf_out2~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N20
cycloneive_lcell_comb \main_reg|rf_out2~261 (
// Equation(s):
// \main_reg|rf_out2~261_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~258_combout  & (\main_reg|rf_out2~260_combout )) # (!\main_reg|rf_out2~258_combout  & ((\main_reg|rf_out2~253_combout ))))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~258_combout ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|rf_out2~260_combout ),
	.datac(\main_reg|rf_out2~253_combout ),
	.datad(\main_reg|rf_out2~258_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~261_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~261 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N16
cycloneive_lcell_comb \main_reg|rf_out2~262 (
// Equation(s):
// \main_reg|rf_out2~262_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & (\main_reg|regFile[9][19]~q )) # (!\reg_read_addr2[0]~12_combout  & 
// ((\main_reg|regFile[8][19]~q )))))

	.dataa(\main_reg|regFile[9][19]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\main_reg|regFile[8][19]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~262_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~262 .lut_mask = 16'hE3E0;
defparam \main_reg|rf_out2~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N20
cycloneive_lcell_comb \main_reg|rf_out2~263 (
// Equation(s):
// \main_reg|rf_out2~263_combout  = (\main_reg|rf_out2~262_combout  & ((\main_reg|regFile[11][19]~q ) # ((!\reg_read_addr2[1]~11_combout )))) # (!\main_reg|rf_out2~262_combout  & (((\main_reg|regFile[10][19]~q  & \reg_read_addr2[1]~11_combout ))))

	.dataa(\main_reg|regFile[11][19]~q ),
	.datab(\main_reg|rf_out2~262_combout ),
	.datac(\main_reg|regFile[10][19]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~263_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~263 .lut_mask = 16'hB8CC;
defparam \main_reg|rf_out2~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N6
cycloneive_lcell_comb \main_reg|rf_out2~269 (
// Equation(s):
// \main_reg|rf_out2~269_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[14][19]~q ) # ((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & (((\main_reg|regFile[12][19]~q  & !\reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[14][19]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[12][19]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~269_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~269 .lut_mask = 16'hCCB8;
defparam \main_reg|rf_out2~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N12
cycloneive_lcell_comb \main_reg|rf_out2~270 (
// Equation(s):
// \main_reg|rf_out2~270_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~269_combout  & ((\main_reg|regFile[15][19]~q ))) # (!\main_reg|rf_out2~269_combout  & (\main_reg|regFile[13][19]~q )))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~269_combout ))))

	.dataa(\main_reg|regFile[13][19]~q ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\main_reg|regFile[15][19]~q ),
	.datad(\main_reg|rf_out2~269_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~270_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~270 .lut_mask = 16'hF388;
defparam \main_reg|rf_out2~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N2
cycloneive_lcell_comb \main_reg|rf_out2~266 (
// Equation(s):
// \main_reg|rf_out2~266_combout  = (\reg_read_addr2[1]~11_combout  & (\reg_read_addr2[0]~12_combout )) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & (\main_reg|regFile[1][19]~q )) # (!\reg_read_addr2[0]~12_combout  & 
// ((\main_reg|regFile[0][19]~q )))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\main_reg|regFile[1][19]~q ),
	.datad(\main_reg|regFile[0][19]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~266_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~266 .lut_mask = 16'hD9C8;
defparam \main_reg|rf_out2~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N14
cycloneive_lcell_comb \main_reg|rf_out2~267 (
// Equation(s):
// \main_reg|rf_out2~267_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~266_combout  & ((\main_reg|regFile[3][19]~q ))) # (!\main_reg|rf_out2~266_combout  & (\main_reg|regFile[2][19]~q )))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~266_combout ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|regFile[2][19]~q ),
	.datac(\main_reg|regFile[3][19]~q ),
	.datad(\main_reg|rf_out2~266_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~267_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~267 .lut_mask = 16'hF588;
defparam \main_reg|rf_out2~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N28
cycloneive_lcell_comb \main_reg|rf_out2~264 (
// Equation(s):
// \main_reg|rf_out2~264_combout  = (\reg_read_addr2[1]~11_combout  & (((\main_reg|regFile[6][19]~q ) # (\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[4][19]~q  & ((!\reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[4][19]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[6][19]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~264_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~264 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out2~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y43_N4
cycloneive_lcell_comb \main_reg|rf_out2~265 (
// Equation(s):
// \main_reg|rf_out2~265_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~264_combout  & (\main_reg|regFile[7][19]~q )) # (!\main_reg|rf_out2~264_combout  & ((\main_reg|regFile[5][19]~q ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~264_combout ))))

	.dataa(\main_reg|regFile[7][19]~q ),
	.datab(\main_reg|regFile[5][19]~q ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\main_reg|rf_out2~264_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~265_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~265 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out2~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N12
cycloneive_lcell_comb \main_reg|rf_out2~268 (
// Equation(s):
// \main_reg|rf_out2~268_combout  = (\reg_read_addr2[3]~9_combout  & (((\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & ((\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~265_combout ))) # (!\reg_read_addr2[2]~10_combout  & 
// (\main_reg|rf_out2~267_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|rf_out2~267_combout ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|rf_out2~265_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~268_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~268 .lut_mask = 16'hF4A4;
defparam \main_reg|rf_out2~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N18
cycloneive_lcell_comb \main_reg|rf_out2~271 (
// Equation(s):
// \main_reg|rf_out2~271_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~268_combout  & ((\main_reg|rf_out2~270_combout ))) # (!\main_reg|rf_out2~268_combout  & (\main_reg|rf_out2~263_combout )))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~268_combout ))))

	.dataa(\main_reg|rf_out2~263_combout ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|rf_out2~270_combout ),
	.datad(\main_reg|rf_out2~268_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~271_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~271 .lut_mask = 16'hF388;
defparam \main_reg|rf_out2~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N6
cycloneive_lcell_comb \main_reg|rf_out2~272 (
// Equation(s):
// \main_reg|rf_out2~272_combout  = (\reg_read_addr2[4]~13_combout  & (\main_reg|rf_out2~261_combout )) # (!\reg_read_addr2[4]~13_combout  & ((\main_reg|rf_out2~271_combout )))

	.dataa(\reg_read_addr2[4]~13_combout ),
	.datab(gnd),
	.datac(\main_reg|rf_out2~261_combout ),
	.datad(\main_reg|rf_out2~271_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~272_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~272 .lut_mask = 16'hF5A0;
defparam \main_reg|rf_out2~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N7
dffeas \main_reg|rf_out2[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out2~272_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out2[19] .is_wysiwyg = "true";
defparam \main_reg|rf_out2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N12
cycloneive_lcell_comb \alu_in2[19]~23 (
// Equation(s):
// \alu_in2[19]~23_combout  = (\main_reg|rf_out2 [19] & \alu_in2[29]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|rf_out2 [19]),
	.datad(\alu_in2[29]~10_combout ),
	.cin(gnd),
	.combout(\alu_in2[19]~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[19]~23 .lut_mask = 16'hF000;
defparam \alu_in2[19]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N8
cycloneive_lcell_comb \alu|Add1~40 (
// Equation(s):
// \alu|Add1~40_combout  = ((\alu_in1[20]~17_combout  $ (\alu_in2[20]~22_combout  $ (\alu|Add1~39 )))) # (GND)
// \alu|Add1~41  = CARRY((\alu_in1[20]~17_combout  & ((!\alu|Add1~39 ) # (!\alu_in2[20]~22_combout ))) # (!\alu_in1[20]~17_combout  & (!\alu_in2[20]~22_combout  & !\alu|Add1~39 )))

	.dataa(\alu_in1[20]~17_combout ),
	.datab(\alu_in2[20]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~39 ),
	.combout(\alu|Add1~40_combout ),
	.cout(\alu|Add1~41 ));
// synopsys translate_off
defparam \alu|Add1~40 .lut_mask = 16'h962B;
defparam \alu|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N6
cycloneive_lcell_comb \alu|ShiftLeft0~122 (
// Equation(s):
// \alu|ShiftLeft0~122_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[2]~56_combout  & (\alu|ShiftLeft0~95_combout )) # (!\alu_in2[2]~56_combout  & ((\alu|ShiftLeft0~97_combout )))))

	.dataa(\alu|ShiftLeft0~95_combout ),
	.datab(\alu_in2[2]~56_combout ),
	.datac(\alu|ShiftLeft0~97_combout ),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~122_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~122 .lut_mask = 16'h00B8;
defparam \alu|ShiftLeft0~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N22
cycloneive_lcell_comb \alu|ShiftLeft0~77 (
// Equation(s):
// \alu|ShiftLeft0~77_combout  = (\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [18])) # (!\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [20])))

	.dataa(\main_reg|rf_out1 [18]),
	.datab(gnd),
	.datac(\alu_in2[1]~57_combout ),
	.datad(\main_reg|rf_out1 [20]),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~77_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~77 .lut_mask = 16'hAFA0;
defparam \alu|ShiftLeft0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N2
cycloneive_lcell_comb \alu|ShiftLeft0~92 (
// Equation(s):
// \alu|ShiftLeft0~92_combout  = (!\alu_in2[2]~56_combout  & ((\alu_in2[0]~58_combout  & ((\alu|ShiftLeft0~41_combout ))) # (!\alu_in2[0]~58_combout  & (\alu|ShiftLeft0~77_combout ))))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\alu_in2[2]~56_combout ),
	.datac(\alu|ShiftLeft0~77_combout ),
	.datad(\alu|ShiftLeft0~41_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~92_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~92 .lut_mask = 16'h3210;
defparam \alu|ShiftLeft0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N4
cycloneive_lcell_comb \alu|ShiftLeft0~94 (
// Equation(s):
// \alu|ShiftLeft0~94_combout  = (!\alu_in1[12]~38_combout  & ((\alu|ShiftLeft0~92_combout ) # ((\alu_in2[2]~56_combout  & \alu|ShiftLeft0~93_combout ))))

	.dataa(\alu_in2[2]~56_combout ),
	.datab(\alu|ShiftLeft0~93_combout ),
	.datac(\alu_in1[12]~38_combout ),
	.datad(\alu|ShiftLeft0~92_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~94_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~94 .lut_mask = 16'h0F08;
defparam \alu|ShiftLeft0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N8
cycloneive_lcell_comb \alu|Add0~40 (
// Equation(s):
// \alu|Add0~40_combout  = ((\alu_in1[20]~17_combout  $ (\alu_in2[20]~22_combout  $ (!\alu|Add0~39 )))) # (GND)
// \alu|Add0~41  = CARRY((\alu_in1[20]~17_combout  & ((\alu_in2[20]~22_combout ) # (!\alu|Add0~39 ))) # (!\alu_in1[20]~17_combout  & (\alu_in2[20]~22_combout  & !\alu|Add0~39 )))

	.dataa(\alu_in1[20]~17_combout ),
	.datab(\alu_in2[20]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~39 ),
	.combout(\alu|Add0~40_combout ),
	.cout(\alu|Add0~41 ));
// synopsys translate_off
defparam \alu|Add0~40 .lut_mask = 16'h698E;
defparam \alu|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N20
cycloneive_lcell_comb \main_reg|regFile~437 (
// Equation(s):
// \main_reg|regFile~437_combout  = (\main_reg|regFile~324_combout  & (\alu|ShiftLeft0~19_combout  & (\main_reg|regFile~323_combout ))) # (!\main_reg|regFile~324_combout  & (((\alu|Add0~40_combout ) # (!\main_reg|regFile~323_combout ))))

	.dataa(\main_reg|regFile~324_combout ),
	.datab(\alu|ShiftLeft0~19_combout ),
	.datac(\main_reg|regFile~323_combout ),
	.datad(\alu|Add0~40_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~437_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~437 .lut_mask = 16'hD585;
defparam \main_reg|regFile~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N30
cycloneive_lcell_comb \main_reg|regFile~438 (
// Equation(s):
// \main_reg|regFile~438_combout  = (\main_reg|regFile~28_combout  & ((\main_reg|regFile~437_combout  & ((\alu|ShiftLeft0~94_combout ))) # (!\main_reg|regFile~437_combout  & (\alu|ShiftLeft0~122_combout )))) # (!\main_reg|regFile~28_combout  & 
// (((\main_reg|regFile~437_combout ))))

	.dataa(\alu|ShiftLeft0~122_combout ),
	.datab(\alu|ShiftLeft0~94_combout ),
	.datac(\main_reg|regFile~28_combout ),
	.datad(\main_reg|regFile~437_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~438_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~438 .lut_mask = 16'hCFA0;
defparam \main_reg|regFile~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N18
cycloneive_lcell_comb \main_reg|regFile~439 (
// Equation(s):
// \main_reg|regFile~439_combout  = (!\alu_ctrl~19_combout  & \main_reg|regFile~438_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu_ctrl~19_combout ),
	.datad(\main_reg|regFile~438_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~439_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~439 .lut_mask = 16'h0F00;
defparam \main_reg|regFile~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N24
cycloneive_lcell_comb \main_reg|regFile~440 (
// Equation(s):
// \main_reg|regFile~440_combout  = (\main_reg|regFile~50_combout  & (\alu|Add1~40_combout  & (\main_reg|regFile~66_combout ))) # (!\main_reg|regFile~50_combout  & (((\main_reg|regFile~439_combout ) # (!\main_reg|regFile~66_combout ))))

	.dataa(\alu|Add1~40_combout ),
	.datab(\main_reg|regFile~50_combout ),
	.datac(\main_reg|regFile~66_combout ),
	.datad(\main_reg|regFile~439_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~440_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~440 .lut_mask = 16'hB383;
defparam \main_reg|regFile~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N22
cycloneive_lcell_comb \main_reg|regFile~441 (
// Equation(s):
// \main_reg|regFile~441_combout  = (\alu|Mux30~9_combout  & ((\main_reg|regFile~440_combout  & (\alu|ShiftRight0~70_combout )) # (!\main_reg|regFile~440_combout  & ((\alu_in1[31]~6_combout ))))) # (!\alu|Mux30~9_combout  & (((\main_reg|regFile~440_combout 
// ))))

	.dataa(\alu|ShiftRight0~70_combout ),
	.datab(\alu_in1[31]~6_combout ),
	.datac(\alu|Mux30~9_combout ),
	.datad(\main_reg|regFile~440_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~441_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~441 .lut_mask = 16'hAFC0;
defparam \main_reg|regFile~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N30
cycloneive_lcell_comb \alu|ShiftRight1~47 (
// Equation(s):
// \alu|ShiftRight1~47_combout  = (\alu|ShiftRight1~46_combout  & ((\alu|ShiftRight0~68_combout ) # ((\alu_in2[3]~55_combout  & \alu|ShiftRight0~1_combout ))))

	.dataa(\alu_in2[3]~55_combout ),
	.datab(\alu|ShiftRight1~46_combout ),
	.datac(\alu|ShiftRight0~1_combout ),
	.datad(\alu|ShiftRight0~68_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~47_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~47 .lut_mask = 16'hCC80;
defparam \alu|ShiftRight1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N18
cycloneive_lcell_comb \alu|Equal0~67 (
// Equation(s):
// \alu|Equal0~67_combout  = \alu_in1[20]~17_combout  $ (((\alu_in2[29]~10_combout  & \main_reg|rf_out2 [20])))

	.dataa(gnd),
	.datab(\alu_in2[29]~10_combout ),
	.datac(\alu_in1[20]~17_combout ),
	.datad(\main_reg|rf_out2 [20]),
	.cin(gnd),
	.combout(\alu|Equal0~67_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~67 .lut_mask = 16'h3CF0;
defparam \alu|Equal0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N10
cycloneive_lcell_comb \main_reg|regFile~434 (
// Equation(s):
// \main_reg|regFile~434_combout  = (\alu_ctrl~21_combout  & (\alu|ShiftRight1~47_combout  & ((\main_reg|regFile~51_combout )))) # (!\alu_ctrl~21_combout  & (((\alu|Equal0~67_combout ) # (!\main_reg|regFile~51_combout ))))

	.dataa(\alu|ShiftRight1~47_combout ),
	.datab(\alu|Equal0~67_combout ),
	.datac(\alu_ctrl~21_combout ),
	.datad(\main_reg|regFile~51_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~434_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~434 .lut_mask = 16'hAC0F;
defparam \main_reg|regFile~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N4
cycloneive_lcell_comb \main_reg|regFile~435 (
// Equation(s):
// \main_reg|regFile~435_combout  = (\alu_ctrl~19_combout  & ((\alu_in2[20]~22_combout  & ((\alu_in1[20]~17_combout ) # (\main_reg|regFile~434_combout ))) # (!\alu_in2[20]~22_combout  & (\alu_in1[20]~17_combout  & \main_reg|regFile~434_combout )))) # 
// (!\alu_ctrl~19_combout  & (((\main_reg|regFile~434_combout ))))

	.dataa(\alu_ctrl~19_combout ),
	.datab(\alu_in2[20]~22_combout ),
	.datac(\alu_in1[20]~17_combout ),
	.datad(\main_reg|regFile~434_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~435_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~435 .lut_mask = 16'hFD80;
defparam \main_reg|regFile~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N20
cycloneive_lcell_comb \main_reg|regFile~432 (
// Equation(s):
// \main_reg|regFile~432_combout  = (\main_reg|regFile~316_combout  & (((!\main_reg|regFile~1022_combout )))) # (!\main_reg|regFile~316_combout  & (\main_memory|altsyncram_component|auto_generated|q_a [20] & ((\Equal7~1_combout ))))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [20]),
	.datab(\main_reg|regFile~316_combout ),
	.datac(\main_reg|regFile~1022_combout ),
	.datad(\Equal7~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~432_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~432 .lut_mask = 16'h2E0C;
defparam \main_reg|regFile~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N8
cycloneive_lcell_comb \alu|Mult0|auto_generated|op_2~4 (
// Equation(s):
// \alu|Mult0|auto_generated|op_2~4_combout  = ((\alu|Mult0|auto_generated|mac_out4~DATAOUT2  $ (\alu|Mult0|auto_generated|mac_out6~DATAOUT2  $ (!\alu|Mult0|auto_generated|op_2~3 )))) # (GND)
// \alu|Mult0|auto_generated|op_2~5  = CARRY((\alu|Mult0|auto_generated|mac_out4~DATAOUT2  & ((\alu|Mult0|auto_generated|mac_out6~DATAOUT2 ) # (!\alu|Mult0|auto_generated|op_2~3 ))) # (!\alu|Mult0|auto_generated|mac_out4~DATAOUT2  & 
// (\alu|Mult0|auto_generated|mac_out6~DATAOUT2  & !\alu|Mult0|auto_generated|op_2~3 )))

	.dataa(\alu|Mult0|auto_generated|mac_out4~DATAOUT2 ),
	.datab(\alu|Mult0|auto_generated|mac_out6~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mult0|auto_generated|op_2~3 ),
	.combout(\alu|Mult0|auto_generated|op_2~4_combout ),
	.cout(\alu|Mult0|auto_generated|op_2~5 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_2~4 .lut_mask = 16'h698E;
defparam \alu|Mult0|auto_generated|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N4
cycloneive_lcell_comb \alu|Mult0|auto_generated|op_1~4 (
// Equation(s):
// \alu|Mult0|auto_generated|op_1~4_combout  = ((\alu|Mult0|auto_generated|op_2~4_combout  $ (\alu|Mult0|auto_generated|mac_out2~DATAOUT20  $ (!\alu|Mult0|auto_generated|op_1~3 )))) # (GND)
// \alu|Mult0|auto_generated|op_1~5  = CARRY((\alu|Mult0|auto_generated|op_2~4_combout  & ((\alu|Mult0|auto_generated|mac_out2~DATAOUT20 ) # (!\alu|Mult0|auto_generated|op_1~3 ))) # (!\alu|Mult0|auto_generated|op_2~4_combout  & 
// (\alu|Mult0|auto_generated|mac_out2~DATAOUT20  & !\alu|Mult0|auto_generated|op_1~3 )))

	.dataa(\alu|Mult0|auto_generated|op_2~4_combout ),
	.datab(\alu|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mult0|auto_generated|op_1~3 ),
	.combout(\alu|Mult0|auto_generated|op_1~4_combout ),
	.cout(\alu|Mult0|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \alu|Mult0|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N12
cycloneive_lcell_comb \main_reg|regFile~433 (
// Equation(s):
// \main_reg|regFile~433_combout  = (\main_reg|regFile~1021_combout  & (\main_reg|regFile~316_combout )) # (!\main_reg|regFile~1021_combout  & (\main_reg|regFile~432_combout  & ((\alu|Mult0|auto_generated|op_1~4_combout ) # (!\main_reg|regFile~316_combout 
// ))))

	.dataa(\main_reg|regFile~316_combout ),
	.datab(\main_reg|regFile~1021_combout ),
	.datac(\main_reg|regFile~432_combout ),
	.datad(\alu|Mult0|auto_generated|op_1~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~433_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~433 .lut_mask = 16'hB898;
defparam \main_reg|regFile~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N4
cycloneive_lcell_comb \main_reg|regFile~436 (
// Equation(s):
// \main_reg|regFile~436_combout  = (\main_reg|regFile~321_combout  & ((\main_reg|regFile~435_combout ) # (!\main_reg|regFile~433_combout ))) # (!\main_reg|regFile~321_combout  & ((\main_reg|regFile~433_combout )))

	.dataa(\main_reg|regFile~321_combout ),
	.datab(\main_reg|regFile~435_combout ),
	.datac(gnd),
	.datad(\main_reg|regFile~433_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~436_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~436 .lut_mask = 16'hDDAA;
defparam \main_reg|regFile~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N0
cycloneive_lcell_comb \main_reg|regFile~442 (
// Equation(s):
// \main_reg|regFile~442_combout  = (\main_reg|regFile~313_combout ) # ((\main_reg|regFile~436_combout  & ((\main_reg|regFile~441_combout ) # (\main_reg|regFile~433_combout ))))

	.dataa(\main_reg|regFile~441_combout ),
	.datab(\main_reg|regFile~313_combout ),
	.datac(\main_reg|regFile~436_combout ),
	.datad(\main_reg|regFile~433_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~442_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~442 .lut_mask = 16'hFCEC;
defparam \main_reg|regFile~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N10
cycloneive_lcell_comb \main_reg|regFile~443 (
// Equation(s):
// \main_reg|regFile~443_combout  = (\main_reg|regFile~429_combout ) # ((\main_reg|regFile~431_combout  & ((\main_reg|regFile~312_combout ) # (\main_reg|regFile~442_combout ))))

	.dataa(\main_reg|regFile~312_combout ),
	.datab(\main_reg|regFile~429_combout ),
	.datac(\main_reg|regFile~431_combout ),
	.datad(\main_reg|regFile~442_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~443_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~443 .lut_mask = 16'hFCEC;
defparam \main_reg|regFile~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N15
dffeas \main_reg|regFile[29][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~443_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[29][20] .is_wysiwyg = "true";
defparam \main_reg|regFile[29][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N22
cycloneive_lcell_comb \main_reg|rf_out1~285 (
// Equation(s):
// \main_reg|rf_out1~285_combout  = (\reg_read_addr1[3]~3_combout  & (((\main_reg|regFile[25][20]~q ) # (\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (\main_reg|regFile[17][20]~q  & ((!\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[17][20]~q ),
	.datab(\main_reg|regFile[25][20]~q ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~285_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~285 .lut_mask = 16'hF0CA;
defparam \main_reg|rf_out1~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N20
cycloneive_lcell_comb \main_reg|rf_out1~286 (
// Equation(s):
// \main_reg|rf_out1~286_combout  = (\main_reg|rf_out1~285_combout  & ((\main_reg|regFile[29][20]~q ) # ((!\reg_read_addr1[2]~2_combout )))) # (!\main_reg|rf_out1~285_combout  & (((\main_reg|regFile[21][20]~q  & \reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[29][20]~q ),
	.datab(\main_reg|regFile[21][20]~q ),
	.datac(\main_reg|rf_out1~285_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~286_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~286 .lut_mask = 16'hACF0;
defparam \main_reg|rf_out1~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N26
cycloneive_lcell_comb \main_reg|rf_out1~292 (
// Equation(s):
// \main_reg|rf_out1~292_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[27][20]~q ) # ((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (((\main_reg|regFile[19][20]~q  & !\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[27][20]~q ),
	.datab(\main_reg|regFile[19][20]~q ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~292_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~292 .lut_mask = 16'hF0AC;
defparam \main_reg|rf_out1~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N14
cycloneive_lcell_comb \main_reg|rf_out1~293 (
// Equation(s):
// \main_reg|rf_out1~293_combout  = (\main_reg|rf_out1~292_combout  & ((\main_reg|regFile[31][20]~q ) # ((!\reg_read_addr1[2]~2_combout )))) # (!\main_reg|rf_out1~292_combout  & (((\main_reg|regFile[23][20]~q  & \reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[31][20]~q ),
	.datab(\main_reg|regFile[23][20]~q ),
	.datac(\main_reg|rf_out1~292_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~293_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~293 .lut_mask = 16'hACF0;
defparam \main_reg|rf_out1~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N2
cycloneive_lcell_comb \main_reg|rf_out1~287 (
// Equation(s):
// \main_reg|rf_out1~287_combout  = (\reg_read_addr1[3]~3_combout  & (\reg_read_addr1[2]~2_combout )) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & ((\main_reg|regFile[22][20]~q ))) # (!\reg_read_addr1[2]~2_combout  & 
// (\main_reg|regFile[18][20]~q ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[18][20]~q ),
	.datad(\main_reg|regFile[22][20]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~287_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~287 .lut_mask = 16'hDC98;
defparam \main_reg|rf_out1~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N20
cycloneive_lcell_comb \main_reg|rf_out1~288 (
// Equation(s):
// \main_reg|rf_out1~288_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~287_combout  & (\main_reg|regFile[30][20]~q )) # (!\main_reg|rf_out1~287_combout  & ((\main_reg|regFile[26][20]~q ))))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~287_combout ))))

	.dataa(\main_reg|regFile[30][20]~q ),
	.datab(\main_reg|regFile[26][20]~q ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\main_reg|rf_out1~287_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~288_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~288 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out1~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N20
cycloneive_lcell_comb \main_reg|rf_out1~289 (
// Equation(s):
// \main_reg|rf_out1~289_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & ((\main_reg|regFile[20][20]~q ))) # (!\reg_read_addr1[2]~2_combout  & 
// (\main_reg|regFile[16][20]~q ))))

	.dataa(\main_reg|regFile[16][20]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[20][20]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~289_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~289 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out1~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y35_N16
cycloneive_lcell_comb \main_reg|rf_out1~290 (
// Equation(s):
// \main_reg|rf_out1~290_combout  = (\main_reg|rf_out1~289_combout  & ((\main_reg|regFile[28][20]~q ) # ((!\reg_read_addr1[3]~3_combout )))) # (!\main_reg|rf_out1~289_combout  & (((\main_reg|regFile[24][20]~q  & \reg_read_addr1[3]~3_combout ))))

	.dataa(\main_reg|rf_out1~289_combout ),
	.datab(\main_reg|regFile[28][20]~q ),
	.datac(\main_reg|regFile[24][20]~q ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~290_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~290 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out1~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N0
cycloneive_lcell_comb \main_reg|rf_out1~291 (
// Equation(s):
// \main_reg|rf_out1~291_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~288_combout ) # ((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & (((!\reg_read_addr1[0]~5_combout  & \main_reg|rf_out1~290_combout ))))

	.dataa(\main_reg|rf_out1~288_combout ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\reg_read_addr1[0]~5_combout ),
	.datad(\main_reg|rf_out1~290_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~291_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~291 .lut_mask = 16'hCBC8;
defparam \main_reg|rf_out1~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N6
cycloneive_lcell_comb \main_reg|rf_out1~294 (
// Equation(s):
// \main_reg|rf_out1~294_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~291_combout  & ((\main_reg|rf_out1~293_combout ))) # (!\main_reg|rf_out1~291_combout  & (\main_reg|rf_out1~286_combout )))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~291_combout ))))

	.dataa(\main_reg|rf_out1~286_combout ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|rf_out1~293_combout ),
	.datad(\main_reg|rf_out1~291_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~294_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~294 .lut_mask = 16'hF388;
defparam \main_reg|rf_out1~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N16
cycloneive_lcell_comb \main_reg|rf_out1~302 (
// Equation(s):
// \main_reg|rf_out1~302_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|regFile[13][20]~q ) # ((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & (((!\reg_read_addr1[1]~4_combout  & \main_reg|regFile[12][20]~q ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[13][20]~q ),
	.datac(\reg_read_addr1[1]~4_combout ),
	.datad(\main_reg|regFile[12][20]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~302_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~302 .lut_mask = 16'hADA8;
defparam \main_reg|rf_out1~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N14
cycloneive_lcell_comb \main_reg|rf_out1~303 (
// Equation(s):
// \main_reg|rf_out1~303_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~302_combout  & (\main_reg|regFile[15][20]~q )) # (!\main_reg|rf_out1~302_combout  & ((\main_reg|regFile[14][20]~q ))))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~302_combout ))))

	.dataa(\main_reg|regFile[15][20]~q ),
	.datab(\main_reg|regFile[14][20]~q ),
	.datac(\reg_read_addr1[1]~4_combout ),
	.datad(\main_reg|rf_out1~302_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~303_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~303 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out1~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N16
cycloneive_lcell_comb \main_reg|rf_out1~295 (
// Equation(s):
// \main_reg|rf_out1~295_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & ((\main_reg|regFile[5][20]~q ))) # (!\reg_read_addr1[0]~5_combout  & 
// (\main_reg|regFile[4][20]~q ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[4][20]~q ),
	.datac(\main_reg|regFile[5][20]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~295_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~295 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out1~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N22
cycloneive_lcell_comb \main_reg|rf_out1~296 (
// Equation(s):
// \main_reg|rf_out1~296_combout  = (\main_reg|rf_out1~295_combout  & (((\main_reg|regFile[7][20]~q ) # (!\reg_read_addr1[1]~4_combout )))) # (!\main_reg|rf_out1~295_combout  & (\main_reg|regFile[6][20]~q  & ((\reg_read_addr1[1]~4_combout ))))

	.dataa(\main_reg|regFile[6][20]~q ),
	.datab(\main_reg|rf_out1~295_combout ),
	.datac(\main_reg|regFile[7][20]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~296_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~296 .lut_mask = 16'hE2CC;
defparam \main_reg|rf_out1~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y41_N28
cycloneive_lcell_comb \main_reg|rf_out1~297 (
// Equation(s):
// \main_reg|rf_out1~297_combout  = (\reg_read_addr1[0]~5_combout  & (\reg_read_addr1[1]~4_combout )) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[10][20]~q ))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|regFile[8][20]~q ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|regFile[8][20]~q ),
	.datad(\main_reg|regFile[10][20]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~297_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~297 .lut_mask = 16'hDC98;
defparam \main_reg|rf_out1~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N22
cycloneive_lcell_comb \main_reg|rf_out1~298 (
// Equation(s):
// \main_reg|rf_out1~298_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~297_combout  & ((\main_reg|regFile[11][20]~q ))) # (!\main_reg|rf_out1~297_combout  & (\main_reg|regFile[9][20]~q )))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~297_combout ))))

	.dataa(\main_reg|regFile[9][20]~q ),
	.datab(\main_reg|regFile[11][20]~q ),
	.datac(\reg_read_addr1[0]~5_combout ),
	.datad(\main_reg|rf_out1~297_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~298_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~298 .lut_mask = 16'hCFA0;
defparam \main_reg|rf_out1~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N0
cycloneive_lcell_comb \main_reg|rf_out1~299 (
// Equation(s):
// \main_reg|rf_out1~299_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[2][20]~q ))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|regFile[0][20]~q ))))

	.dataa(\main_reg|regFile[0][20]~q ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|regFile[2][20]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~299_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~299 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out1~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N14
cycloneive_lcell_comb \main_reg|rf_out1~300 (
// Equation(s):
// \main_reg|rf_out1~300_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~299_combout  & (\main_reg|regFile[3][20]~q )) # (!\main_reg|rf_out1~299_combout  & ((\main_reg|regFile[1][20]~q ))))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~299_combout ))))

	.dataa(\main_reg|regFile[3][20]~q ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|regFile[1][20]~q ),
	.datad(\main_reg|rf_out1~299_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~300_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~300 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out1~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N28
cycloneive_lcell_comb \main_reg|rf_out1~301 (
// Equation(s):
// \main_reg|rf_out1~301_combout  = (\reg_read_addr1[2]~2_combout  & (\reg_read_addr1[3]~3_combout )) # (!\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout  & (\main_reg|rf_out1~298_combout )) # (!\reg_read_addr1[3]~3_combout  & 
// ((\main_reg|rf_out1~300_combout )))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|rf_out1~298_combout ),
	.datad(\main_reg|rf_out1~300_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~301_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~301 .lut_mask = 16'hD9C8;
defparam \main_reg|rf_out1~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N20
cycloneive_lcell_comb \main_reg|rf_out1~304 (
// Equation(s):
// \main_reg|rf_out1~304_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~301_combout  & (\main_reg|rf_out1~303_combout )) # (!\main_reg|rf_out1~301_combout  & ((\main_reg|rf_out1~296_combout ))))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~301_combout ))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\main_reg|rf_out1~303_combout ),
	.datac(\main_reg|rf_out1~296_combout ),
	.datad(\main_reg|rf_out1~301_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~304_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~304 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N12
cycloneive_lcell_comb \main_reg|rf_out1~716 (
// Equation(s):
// \main_reg|rf_out1~716_combout  = (\reg_read_addr1[4]~1_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [19] & (\main_reg|rf_out1~294_combout )) # (!\my_program|altsyncram_component|auto_generated|q_a [19] & ((\main_reg|rf_out1~304_combout 
// ))))) # (!\reg_read_addr1[4]~1_combout  & (((\main_reg|rf_out1~304_combout ))))

	.dataa(\main_reg|rf_out1~294_combout ),
	.datab(\reg_read_addr1[4]~1_combout ),
	.datac(\main_reg|rf_out1~304_combout ),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\main_reg|rf_out1~716_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~716 .lut_mask = 16'hB8F0;
defparam \main_reg|rf_out1~716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N13
dffeas \main_reg|rf_out1[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out1~716_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out1[20] .is_wysiwyg = "true";
defparam \main_reg|rf_out1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N18
cycloneive_lcell_comb \alu_in1[20]~17 (
// Equation(s):
// \alu_in1[20]~17_combout  = (\main_reg|rf_out1 [20] & (!\alu_in1[31]~5_combout  & (\reg_data_in~2_combout  & \alu_in1[31]~4_combout )))

	.dataa(\main_reg|rf_out1 [20]),
	.datab(\alu_in1[31]~5_combout ),
	.datac(\reg_data_in~2_combout ),
	.datad(\alu_in1[31]~4_combout ),
	.cin(gnd),
	.combout(\alu_in1[20]~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1[20]~17 .lut_mask = 16'h2000;
defparam \alu_in1[20]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N10
cycloneive_lcell_comb \alu|Add1~42 (
// Equation(s):
// \alu|Add1~42_combout  = (\alu_in2[21]~21_combout  & ((\alu_in1[21]~16_combout  & (!\alu|Add1~41 )) # (!\alu_in1[21]~16_combout  & ((\alu|Add1~41 ) # (GND))))) # (!\alu_in2[21]~21_combout  & ((\alu_in1[21]~16_combout  & (\alu|Add1~41  & VCC)) # 
// (!\alu_in1[21]~16_combout  & (!\alu|Add1~41 ))))
// \alu|Add1~43  = CARRY((\alu_in2[21]~21_combout  & ((!\alu|Add1~41 ) # (!\alu_in1[21]~16_combout ))) # (!\alu_in2[21]~21_combout  & (!\alu_in1[21]~16_combout  & !\alu|Add1~41 )))

	.dataa(\alu_in2[21]~21_combout ),
	.datab(\alu_in1[21]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~41 ),
	.combout(\alu|Add1~42_combout ),
	.cout(\alu|Add1~43 ));
// synopsys translate_off
defparam \alu|Add1~42 .lut_mask = 16'h692B;
defparam \alu|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N16
cycloneive_lcell_comb \alu|ShiftLeft0~59 (
// Equation(s):
// \alu|ShiftLeft0~59_combout  = (\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [19]))) # (!\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [21]))

	.dataa(\main_reg|rf_out1 [21]),
	.datab(gnd),
	.datac(\alu_in2[1]~57_combout ),
	.datad(\main_reg|rf_out1 [19]),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~59 .lut_mask = 16'hFA0A;
defparam \alu|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N20
cycloneive_lcell_comb \alu|ShiftLeft0~78 (
// Equation(s):
// \alu|ShiftLeft0~78_combout  = (!\alu_in2[2]~56_combout  & ((\alu_in2[0]~58_combout  & (\alu|ShiftLeft0~77_combout )) # (!\alu_in2[0]~58_combout  & ((\alu|ShiftLeft0~59_combout )))))

	.dataa(\alu|ShiftLeft0~77_combout ),
	.datab(\alu|ShiftLeft0~59_combout ),
	.datac(\alu_in2[2]~56_combout ),
	.datad(\alu_in2[0]~58_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~78_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~78 .lut_mask = 16'h0A0C;
defparam \alu|ShiftLeft0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N18
cycloneive_lcell_comb \alu|ShiftLeft0~81 (
// Equation(s):
// \alu|ShiftLeft0~81_combout  = (!\alu_in1[12]~38_combout  & ((\alu|ShiftLeft0~78_combout ) # ((\alu_in2[2]~56_combout  & \alu|ShiftLeft0~80_combout ))))

	.dataa(\alu_in1[12]~38_combout ),
	.datab(\alu_in2[2]~56_combout ),
	.datac(\alu|ShiftLeft0~78_combout ),
	.datad(\alu|ShiftLeft0~80_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~81_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~81 .lut_mask = 16'h5450;
defparam \alu|ShiftLeft0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N12
cycloneive_lcell_comb \alu|ShiftLeft0~23 (
// Equation(s):
// \alu|ShiftLeft0~23_combout  = (!\alu|ShiftLeft0~22_combout  & ((\alu_in2[2]~56_combout  & (\alu|ShiftLeft0~6_combout )) # (!\alu_in2[2]~56_combout  & ((\alu|ShiftLeft0~21_combout )))))

	.dataa(\alu|ShiftLeft0~22_combout ),
	.datab(\alu_in2[2]~56_combout ),
	.datac(\alu|ShiftLeft0~6_combout ),
	.datad(\alu|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~23 .lut_mask = 16'h5140;
defparam \alu|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N10
cycloneive_lcell_comb \alu|Add0~42 (
// Equation(s):
// \alu|Add0~42_combout  = (\alu_in2[21]~21_combout  & ((\alu_in1[21]~16_combout  & (\alu|Add0~41  & VCC)) # (!\alu_in1[21]~16_combout  & (!\alu|Add0~41 )))) # (!\alu_in2[21]~21_combout  & ((\alu_in1[21]~16_combout  & (!\alu|Add0~41 )) # 
// (!\alu_in1[21]~16_combout  & ((\alu|Add0~41 ) # (GND)))))
// \alu|Add0~43  = CARRY((\alu_in2[21]~21_combout  & (!\alu_in1[21]~16_combout  & !\alu|Add0~41 )) # (!\alu_in2[21]~21_combout  & ((!\alu|Add0~41 ) # (!\alu_in1[21]~16_combout ))))

	.dataa(\alu_in2[21]~21_combout ),
	.datab(\alu_in1[21]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~41 ),
	.combout(\alu|Add0~42_combout ),
	.cout(\alu|Add0~43 ));
// synopsys translate_off
defparam \alu|Add0~42 .lut_mask = 16'h9617;
defparam \alu|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N4
cycloneive_lcell_comb \main_reg|regFile~402 (
// Equation(s):
// \main_reg|regFile~402_combout  = (\main_reg|regFile~323_combout  & ((\main_reg|regFile~324_combout  & (\alu|ShiftLeft0~23_combout )) # (!\main_reg|regFile~324_combout  & ((\alu|Add0~42_combout ))))) # (!\main_reg|regFile~323_combout  & 
// (((!\main_reg|regFile~324_combout ))))

	.dataa(\main_reg|regFile~323_combout ),
	.datab(\alu|ShiftLeft0~23_combout ),
	.datac(\alu|Add0~42_combout ),
	.datad(\main_reg|regFile~324_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~402_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~402 .lut_mask = 16'h88F5;
defparam \main_reg|regFile~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N2
cycloneive_lcell_comb \alu|ShiftLeft0~121 (
// Equation(s):
// \alu|ShiftLeft0~121_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[2]~56_combout  & (\alu|ShiftLeft0~83_combout )) # (!\alu_in2[2]~56_combout  & ((\alu|ShiftLeft0~86_combout )))))

	.dataa(\alu_in1[12]~38_combout ),
	.datab(\alu_in2[2]~56_combout ),
	.datac(\alu|ShiftLeft0~83_combout ),
	.datad(\alu|ShiftLeft0~86_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~121_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~121 .lut_mask = 16'h5140;
defparam \alu|ShiftLeft0~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N6
cycloneive_lcell_comb \main_reg|regFile~403 (
// Equation(s):
// \main_reg|regFile~403_combout  = (\main_reg|regFile~28_combout  & ((\main_reg|regFile~402_combout  & (\alu|ShiftLeft0~81_combout )) # (!\main_reg|regFile~402_combout  & ((\alu|ShiftLeft0~121_combout ))))) # (!\main_reg|regFile~28_combout  & 
// (((\main_reg|regFile~402_combout ))))

	.dataa(\main_reg|regFile~28_combout ),
	.datab(\alu|ShiftLeft0~81_combout ),
	.datac(\main_reg|regFile~402_combout ),
	.datad(\alu|ShiftLeft0~121_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~403_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~403 .lut_mask = 16'hDAD0;
defparam \main_reg|regFile~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N20
cycloneive_lcell_comb \main_reg|regFile~404 (
// Equation(s):
// \main_reg|regFile~404_combout  = (!\alu_ctrl~19_combout  & \main_reg|regFile~403_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu_ctrl~19_combout ),
	.datad(\main_reg|regFile~403_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~404_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~404 .lut_mask = 16'h0F00;
defparam \main_reg|regFile~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N30
cycloneive_lcell_comb \main_reg|regFile~405 (
// Equation(s):
// \main_reg|regFile~405_combout  = (\main_reg|regFile~50_combout  & (\alu|Add1~42_combout  & (\main_reg|regFile~66_combout ))) # (!\main_reg|regFile~50_combout  & (((\main_reg|regFile~404_combout ) # (!\main_reg|regFile~66_combout ))))

	.dataa(\alu|Add1~42_combout ),
	.datab(\main_reg|regFile~50_combout ),
	.datac(\main_reg|regFile~66_combout ),
	.datad(\main_reg|regFile~404_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~405_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~405 .lut_mask = 16'hB383;
defparam \main_reg|regFile~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N6
cycloneive_lcell_comb \main_reg|regFile~406 (
// Equation(s):
// \main_reg|regFile~406_combout  = (\alu|Mux30~9_combout  & ((\main_reg|regFile~405_combout  & ((\alu|ShiftRight0~77_combout ))) # (!\main_reg|regFile~405_combout  & (\alu_in1[31]~6_combout )))) # (!\alu|Mux30~9_combout  & (((\main_reg|regFile~405_combout 
// ))))

	.dataa(\alu|Mux30~9_combout ),
	.datab(\alu_in1[31]~6_combout ),
	.datac(\alu|ShiftRight0~77_combout ),
	.datad(\main_reg|regFile~405_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~406_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~406 .lut_mask = 16'hF588;
defparam \main_reg|regFile~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N2
cycloneive_lcell_comb \main_reg|regFile~397 (
// Equation(s):
// \main_reg|regFile~397_combout  = (\main_reg|regFile~316_combout  & (((!\main_reg|regFile~1022_combout )))) # (!\main_reg|regFile~316_combout  & (\main_memory|altsyncram_component|auto_generated|q_a [21] & ((\Equal7~1_combout ))))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [21]),
	.datab(\main_reg|regFile~316_combout ),
	.datac(\main_reg|regFile~1022_combout ),
	.datad(\Equal7~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~397_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~397 .lut_mask = 16'h2E0C;
defparam \main_reg|regFile~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N10
cycloneive_lcell_comb \alu|Mult0|auto_generated|op_2~6 (
// Equation(s):
// \alu|Mult0|auto_generated|op_2~6_combout  = (\alu|Mult0|auto_generated|mac_out6~DATAOUT3  & ((\alu|Mult0|auto_generated|mac_out4~DATAOUT3  & (\alu|Mult0|auto_generated|op_2~5  & VCC)) # (!\alu|Mult0|auto_generated|mac_out4~DATAOUT3  & 
// (!\alu|Mult0|auto_generated|op_2~5 )))) # (!\alu|Mult0|auto_generated|mac_out6~DATAOUT3  & ((\alu|Mult0|auto_generated|mac_out4~DATAOUT3  & (!\alu|Mult0|auto_generated|op_2~5 )) # (!\alu|Mult0|auto_generated|mac_out4~DATAOUT3  & 
// ((\alu|Mult0|auto_generated|op_2~5 ) # (GND)))))
// \alu|Mult0|auto_generated|op_2~7  = CARRY((\alu|Mult0|auto_generated|mac_out6~DATAOUT3  & (!\alu|Mult0|auto_generated|mac_out4~DATAOUT3  & !\alu|Mult0|auto_generated|op_2~5 )) # (!\alu|Mult0|auto_generated|mac_out6~DATAOUT3  & 
// ((!\alu|Mult0|auto_generated|op_2~5 ) # (!\alu|Mult0|auto_generated|mac_out4~DATAOUT3 ))))

	.dataa(\alu|Mult0|auto_generated|mac_out6~DATAOUT3 ),
	.datab(\alu|Mult0|auto_generated|mac_out4~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mult0|auto_generated|op_2~5 ),
	.combout(\alu|Mult0|auto_generated|op_2~6_combout ),
	.cout(\alu|Mult0|auto_generated|op_2~7 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_2~6 .lut_mask = 16'h9617;
defparam \alu|Mult0|auto_generated|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N6
cycloneive_lcell_comb \alu|Mult0|auto_generated|op_1~6 (
// Equation(s):
// \alu|Mult0|auto_generated|op_1~6_combout  = (\alu|Mult0|auto_generated|op_2~6_combout  & ((\alu|Mult0|auto_generated|mac_out2~DATAOUT21  & (\alu|Mult0|auto_generated|op_1~5  & VCC)) # (!\alu|Mult0|auto_generated|mac_out2~DATAOUT21  & 
// (!\alu|Mult0|auto_generated|op_1~5 )))) # (!\alu|Mult0|auto_generated|op_2~6_combout  & ((\alu|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\alu|Mult0|auto_generated|op_1~5 )) # (!\alu|Mult0|auto_generated|mac_out2~DATAOUT21  & 
// ((\alu|Mult0|auto_generated|op_1~5 ) # (GND)))))
// \alu|Mult0|auto_generated|op_1~7  = CARRY((\alu|Mult0|auto_generated|op_2~6_combout  & (!\alu|Mult0|auto_generated|mac_out2~DATAOUT21  & !\alu|Mult0|auto_generated|op_1~5 )) # (!\alu|Mult0|auto_generated|op_2~6_combout  & 
// ((!\alu|Mult0|auto_generated|op_1~5 ) # (!\alu|Mult0|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\alu|Mult0|auto_generated|op_2~6_combout ),
	.datab(\alu|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mult0|auto_generated|op_1~5 ),
	.combout(\alu|Mult0|auto_generated|op_1~6_combout ),
	.cout(\alu|Mult0|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \alu|Mult0|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N20
cycloneive_lcell_comb \main_reg|regFile~398 (
// Equation(s):
// \main_reg|regFile~398_combout  = (\main_reg|regFile~1021_combout  & (\main_reg|regFile~316_combout )) # (!\main_reg|regFile~1021_combout  & (\main_reg|regFile~397_combout  & ((\alu|Mult0|auto_generated|op_1~6_combout ) # (!\main_reg|regFile~316_combout 
// ))))

	.dataa(\main_reg|regFile~316_combout ),
	.datab(\main_reg|regFile~1021_combout ),
	.datac(\main_reg|regFile~397_combout ),
	.datad(\alu|Mult0|auto_generated|op_1~6_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~398_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~398 .lut_mask = 16'hB898;
defparam \main_reg|regFile~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N8
cycloneive_lcell_comb \alu|Equal0~68 (
// Equation(s):
// \alu|Equal0~68_combout  = \alu_in1[21]~16_combout  $ (((\alu_in2[29]~10_combout  & \main_reg|rf_out2 [21])))

	.dataa(gnd),
	.datab(\alu_in2[29]~10_combout ),
	.datac(\main_reg|rf_out2 [21]),
	.datad(\alu_in1[21]~16_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~68_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~68 .lut_mask = 16'h3FC0;
defparam \alu|Equal0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N2
cycloneive_lcell_comb \alu|ShiftRight1~49 (
// Equation(s):
// \alu|ShiftRight1~49_combout  = (!\alu|ShiftRight1~48_combout  & ((\alu|ShiftRight0~74_combout ) # ((\alu|ShiftRight0~39_combout  & \alu_in2[3]~55_combout ))))

	.dataa(\alu|ShiftRight0~39_combout ),
	.datab(\alu_in2[3]~55_combout ),
	.datac(\alu|ShiftRight1~48_combout ),
	.datad(\alu|ShiftRight0~74_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~49_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~49 .lut_mask = 16'h0F08;
defparam \alu|ShiftRight1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N6
cycloneive_lcell_comb \main_reg|regFile~399 (
// Equation(s):
// \main_reg|regFile~399_combout  = (\alu_ctrl~21_combout  & (((\main_reg|regFile~51_combout  & \alu|ShiftRight1~49_combout )))) # (!\alu_ctrl~21_combout  & ((\alu|Equal0~68_combout ) # ((!\main_reg|regFile~51_combout ))))

	.dataa(\alu_ctrl~21_combout ),
	.datab(\alu|Equal0~68_combout ),
	.datac(\main_reg|regFile~51_combout ),
	.datad(\alu|ShiftRight1~49_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~399_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~399 .lut_mask = 16'hE545;
defparam \main_reg|regFile~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N22
cycloneive_lcell_comb \main_reg|regFile~400 (
// Equation(s):
// \main_reg|regFile~400_combout  = (\alu_in2[21]~21_combout  & ((\main_reg|regFile~399_combout ) # ((\alu_ctrl~19_combout  & \alu_in1[21]~16_combout )))) # (!\alu_in2[21]~21_combout  & (\main_reg|regFile~399_combout  & ((\alu_in1[21]~16_combout ) # 
// (!\alu_ctrl~19_combout ))))

	.dataa(\alu_in2[21]~21_combout ),
	.datab(\alu_ctrl~19_combout ),
	.datac(\alu_in1[21]~16_combout ),
	.datad(\main_reg|regFile~399_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~400_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~400 .lut_mask = 16'hFB80;
defparam \main_reg|regFile~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N0
cycloneive_lcell_comb \main_reg|regFile~401 (
// Equation(s):
// \main_reg|regFile~401_combout  = (\main_reg|regFile~321_combout  & ((\main_reg|regFile~400_combout ) # (!\main_reg|regFile~398_combout ))) # (!\main_reg|regFile~321_combout  & ((\main_reg|regFile~398_combout )))

	.dataa(\main_reg|regFile~321_combout ),
	.datab(gnd),
	.datac(\main_reg|regFile~400_combout ),
	.datad(\main_reg|regFile~398_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~401_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~401 .lut_mask = 16'hF5AA;
defparam \main_reg|regFile~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N16
cycloneive_lcell_comb \main_reg|regFile~407 (
// Equation(s):
// \main_reg|regFile~407_combout  = (\main_reg|regFile~312_combout ) # ((\main_reg|regFile~401_combout  & ((\main_reg|regFile~406_combout ) # (\main_reg|regFile~398_combout ))))

	.dataa(\main_reg|regFile~406_combout ),
	.datab(\main_reg|regFile~398_combout ),
	.datac(\main_reg|regFile~312_combout ),
	.datad(\main_reg|regFile~401_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~407_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~407 .lut_mask = 16'hFEF0;
defparam \main_reg|regFile~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N12
cycloneive_lcell_comb \main_reg|regFile~408 (
// Equation(s):
// \main_reg|regFile~408_combout  = (\main_reg|regFile~394_combout ) # ((\main_reg|regFile~396_combout  & ((\main_reg|regFile~313_combout ) # (\main_reg|regFile~407_combout ))))

	.dataa(\main_reg|regFile~394_combout ),
	.datab(\main_reg|regFile~313_combout ),
	.datac(\main_reg|regFile~396_combout ),
	.datad(\main_reg|regFile~407_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~408_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~408 .lut_mask = 16'hFAEA;
defparam \main_reg|regFile~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N14
cycloneive_lcell_comb \main_reg|regFile[10][21]~feeder (
// Equation(s):
// \main_reg|regFile[10][21]~feeder_combout  = \main_reg|regFile~408_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~408_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[10][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[10][21]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[10][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y40_N15
dffeas \main_reg|regFile[10][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[10][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[10][21] .is_wysiwyg = "true";
defparam \main_reg|regFile[10][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y41_N0
cycloneive_lcell_comb \main_reg|rf_out2~220 (
// Equation(s):
// \main_reg|rf_out2~220_combout  = (\reg_read_addr2[0]~12_combout  & (((\main_reg|regFile[9][21]~q ) # (\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & (\main_reg|regFile[8][21]~q  & ((!\reg_read_addr2[1]~11_combout ))))

	.dataa(\main_reg|regFile[8][21]~q ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\main_reg|regFile[9][21]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~220_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~220 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out2~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N20
cycloneive_lcell_comb \main_reg|rf_out2~221 (
// Equation(s):
// \main_reg|rf_out2~221_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~220_combout  & ((\main_reg|regFile[11][21]~q ))) # (!\main_reg|rf_out2~220_combout  & (\main_reg|regFile[10][21]~q )))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~220_combout ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|regFile[10][21]~q ),
	.datac(\main_reg|regFile[11][21]~q ),
	.datad(\main_reg|rf_out2~220_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~221_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~221 .lut_mask = 16'hF588;
defparam \main_reg|rf_out2~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N28
cycloneive_lcell_comb \main_reg|rf_out2~227 (
// Equation(s):
// \main_reg|rf_out2~227_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout ) # (\main_reg|regFile[14][21]~q )))) # (!\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[12][21]~q  & (!\reg_read_addr2[0]~12_combout )))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|regFile[12][21]~q ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\main_reg|regFile[14][21]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~227_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~227 .lut_mask = 16'hAEA4;
defparam \main_reg|rf_out2~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N26
cycloneive_lcell_comb \main_reg|rf_out2~228 (
// Equation(s):
// \main_reg|rf_out2~228_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~227_combout  & ((\main_reg|regFile[15][21]~q ))) # (!\main_reg|rf_out2~227_combout  & (\main_reg|regFile[13][21]~q )))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~227_combout ))))

	.dataa(\main_reg|regFile[13][21]~q ),
	.datab(\main_reg|regFile[15][21]~q ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\main_reg|rf_out2~227_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~228_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~228 .lut_mask = 16'hCFA0;
defparam \main_reg|rf_out2~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N2
cycloneive_lcell_comb \main_reg|rf_out2~222 (
// Equation(s):
// \main_reg|rf_out2~222_combout  = (\reg_read_addr2[1]~11_combout  & (((\main_reg|regFile[6][21]~q ) # (\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[4][21]~q  & ((!\reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[4][21]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[6][21]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~222_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~222 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out2~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N16
cycloneive_lcell_comb \main_reg|rf_out2~223 (
// Equation(s):
// \main_reg|rf_out2~223_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~222_combout  & (\main_reg|regFile[7][21]~q )) # (!\main_reg|rf_out2~222_combout  & ((\main_reg|regFile[5][21]~q ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~222_combout ))))

	.dataa(\main_reg|regFile[7][21]~q ),
	.datab(\main_reg|regFile[5][21]~q ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\main_reg|rf_out2~222_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~223_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~223 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out2~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N16
cycloneive_lcell_comb \main_reg|rf_out2~224 (
// Equation(s):
// \main_reg|rf_out2~224_combout  = (\reg_read_addr2[0]~12_combout  & (((\main_reg|regFile[1][21]~q ) # (\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & (\main_reg|regFile[0][21]~q  & ((!\reg_read_addr2[1]~11_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|regFile[0][21]~q ),
	.datac(\main_reg|regFile[1][21]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~224_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~224 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out2~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N10
cycloneive_lcell_comb \main_reg|rf_out2~225 (
// Equation(s):
// \main_reg|rf_out2~225_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~224_combout  & (\main_reg|regFile[3][21]~q )) # (!\main_reg|rf_out2~224_combout  & ((\main_reg|regFile[2][21]~q ))))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~224_combout ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|regFile[3][21]~q ),
	.datac(\main_reg|regFile[2][21]~q ),
	.datad(\main_reg|rf_out2~224_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~225_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~225 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N18
cycloneive_lcell_comb \main_reg|rf_out2~226 (
// Equation(s):
// \main_reg|rf_out2~226_combout  = (\reg_read_addr2[3]~9_combout  & (\reg_read_addr2[2]~10_combout )) # (!\reg_read_addr2[3]~9_combout  & ((\reg_read_addr2[2]~10_combout  & (\main_reg|rf_out2~223_combout )) # (!\reg_read_addr2[2]~10_combout  & 
// ((\main_reg|rf_out2~225_combout )))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|rf_out2~223_combout ),
	.datad(\main_reg|rf_out2~225_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~226_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~226 .lut_mask = 16'hD9C8;
defparam \main_reg|rf_out2~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N16
cycloneive_lcell_comb \main_reg|rf_out2~229 (
// Equation(s):
// \main_reg|rf_out2~229_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~226_combout  & ((\main_reg|rf_out2~228_combout ))) # (!\main_reg|rf_out2~226_combout  & (\main_reg|rf_out2~221_combout )))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~226_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|rf_out2~221_combout ),
	.datac(\main_reg|rf_out2~228_combout ),
	.datad(\main_reg|rf_out2~226_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~229_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~229 .lut_mask = 16'hF588;
defparam \main_reg|rf_out2~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N10
cycloneive_lcell_comb \main_reg|rf_out2~217 (
// Equation(s):
// \main_reg|rf_out2~217_combout  = (\reg_read_addr2[2]~10_combout  & (((\main_reg|regFile[23][21]~q ) # (\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (\main_reg|regFile[19][21]~q  & ((!\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[19][21]~q ),
	.datab(\main_reg|regFile[23][21]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~217_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~217 .lut_mask = 16'hF0CA;
defparam \main_reg|rf_out2~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N4
cycloneive_lcell_comb \main_reg|rf_out2~218 (
// Equation(s):
// \main_reg|rf_out2~218_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~217_combout  & (\main_reg|regFile[31][21]~q )) # (!\main_reg|rf_out2~217_combout  & ((\main_reg|regFile[27][21]~q ))))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~217_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|regFile[31][21]~q ),
	.datac(\main_reg|regFile[27][21]~q ),
	.datad(\main_reg|rf_out2~217_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~218_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~218 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N6
cycloneive_lcell_comb \main_reg|rf_out2~210 (
// Equation(s):
// \main_reg|rf_out2~210_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & (\main_reg|regFile[26][21]~q )) # (!\reg_read_addr2[3]~9_combout  & 
// ((\main_reg|regFile[18][21]~q )))))

	.dataa(\main_reg|regFile[26][21]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\main_reg|regFile[18][21]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~210_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~210 .lut_mask = 16'hE3E0;
defparam \main_reg|rf_out2~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N8
cycloneive_lcell_comb \main_reg|rf_out2~211 (
// Equation(s):
// \main_reg|rf_out2~211_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~210_combout  & (\main_reg|regFile[30][21]~q )) # (!\main_reg|rf_out2~210_combout  & ((\main_reg|regFile[22][21]~q ))))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~210_combout ))))

	.dataa(\main_reg|regFile[30][21]~q ),
	.datab(\main_reg|regFile[22][21]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|rf_out2~210_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~211_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~211 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out2~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N26
cycloneive_lcell_comb \main_reg|rf_out2~214 (
// Equation(s):
// \main_reg|rf_out2~214_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & ((\main_reg|regFile[24][21]~q ))) # (!\reg_read_addr2[3]~9_combout  & 
// (\main_reg|regFile[16][21]~q ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|regFile[16][21]~q ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\main_reg|regFile[24][21]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~214_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~214 .lut_mask = 16'hF4A4;
defparam \main_reg|rf_out2~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N30
cycloneive_lcell_comb \main_reg|rf_out2~215 (
// Equation(s):
// \main_reg|rf_out2~215_combout  = (\main_reg|rf_out2~214_combout  & (((\main_reg|regFile[28][21]~q )) # (!\reg_read_addr2[2]~10_combout ))) # (!\main_reg|rf_out2~214_combout  & (\reg_read_addr2[2]~10_combout  & (\main_reg|regFile[20][21]~q )))

	.dataa(\main_reg|rf_out2~214_combout ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[20][21]~q ),
	.datad(\main_reg|regFile[28][21]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~215_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~215 .lut_mask = 16'hEA62;
defparam \main_reg|rf_out2~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N4
cycloneive_lcell_comb \main_reg|rf_out2~212 (
// Equation(s):
// \main_reg|rf_out2~212_combout  = (\reg_read_addr2[3]~9_combout  & (((\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & ((\reg_read_addr2[2]~10_combout  & ((\main_reg|regFile[21][21]~q ))) # (!\reg_read_addr2[2]~10_combout  & 
// (\main_reg|regFile[17][21]~q ))))

	.dataa(\main_reg|regFile[17][21]~q ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|regFile[21][21]~q ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~212_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~212 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out2~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N10
cycloneive_lcell_comb \main_reg|rf_out2~213 (
// Equation(s):
// \main_reg|rf_out2~213_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~212_combout  & ((\main_reg|regFile[29][21]~q ))) # (!\main_reg|rf_out2~212_combout  & (\main_reg|regFile[25][21]~q )))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~212_combout ))))

	.dataa(\main_reg|regFile[25][21]~q ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|rf_out2~212_combout ),
	.datad(\main_reg|regFile[29][21]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~213_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~213 .lut_mask = 16'hF838;
defparam \main_reg|rf_out2~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N18
cycloneive_lcell_comb \main_reg|rf_out2~216 (
// Equation(s):
// \main_reg|rf_out2~216_combout  = (\reg_read_addr2[0]~12_combout  & (((\reg_read_addr2[1]~11_combout ) # (\main_reg|rf_out2~213_combout )))) # (!\reg_read_addr2[0]~12_combout  & (\main_reg|rf_out2~215_combout  & (!\reg_read_addr2[1]~11_combout )))

	.dataa(\main_reg|rf_out2~215_combout ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\main_reg|rf_out2~213_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~216_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~216 .lut_mask = 16'hCEC2;
defparam \main_reg|rf_out2~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N22
cycloneive_lcell_comb \main_reg|rf_out2~219 (
// Equation(s):
// \main_reg|rf_out2~219_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~216_combout  & (\main_reg|rf_out2~218_combout )) # (!\main_reg|rf_out2~216_combout  & ((\main_reg|rf_out2~211_combout ))))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~216_combout ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|rf_out2~218_combout ),
	.datac(\main_reg|rf_out2~211_combout ),
	.datad(\main_reg|rf_out2~216_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~219_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~219 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N14
cycloneive_lcell_comb \main_reg|rf_out2~230 (
// Equation(s):
// \main_reg|rf_out2~230_combout  = (\reg_read_addr2[4]~13_combout  & ((\main_reg|rf_out2~219_combout ))) # (!\reg_read_addr2[4]~13_combout  & (\main_reg|rf_out2~229_combout ))

	.dataa(\main_reg|rf_out2~229_combout ),
	.datab(gnd),
	.datac(\reg_read_addr2[4]~13_combout ),
	.datad(\main_reg|rf_out2~219_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~230_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~230 .lut_mask = 16'hFA0A;
defparam \main_reg|rf_out2~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N15
dffeas \main_reg|rf_out2[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out2~230_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out2[21] .is_wysiwyg = "true";
defparam \main_reg|rf_out2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N22
cycloneive_lcell_comb \alu_in2[21]~21 (
// Equation(s):
// \alu_in2[21]~21_combout  = (\main_reg|rf_out2 [21] & \alu_in2[29]~10_combout )

	.dataa(gnd),
	.datab(\main_reg|rf_out2 [21]),
	.datac(\alu_in2[29]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu_in2[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[21]~21 .lut_mask = 16'hC0C0;
defparam \alu_in2[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N12
cycloneive_lcell_comb \alu|Add1~44 (
// Equation(s):
// \alu|Add1~44_combout  = ((\alu_in2[22]~20_combout  $ (\alu_in1[22]~15_combout  $ (\alu|Add1~43 )))) # (GND)
// \alu|Add1~45  = CARRY((\alu_in2[22]~20_combout  & (\alu_in1[22]~15_combout  & !\alu|Add1~43 )) # (!\alu_in2[22]~20_combout  & ((\alu_in1[22]~15_combout ) # (!\alu|Add1~43 ))))

	.dataa(\alu_in2[22]~20_combout ),
	.datab(\alu_in1[22]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~43 ),
	.combout(\alu|Add1~44_combout ),
	.cout(\alu|Add1~45 ));
// synopsys translate_off
defparam \alu|Add1~44 .lut_mask = 16'h964D;
defparam \alu|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N14
cycloneive_lcell_comb \alu|Add1~46 (
// Equation(s):
// \alu|Add1~46_combout  = (\alu_in2[23]~19_combout  & ((\alu_in1[23]~14_combout  & (!\alu|Add1~45 )) # (!\alu_in1[23]~14_combout  & ((\alu|Add1~45 ) # (GND))))) # (!\alu_in2[23]~19_combout  & ((\alu_in1[23]~14_combout  & (\alu|Add1~45  & VCC)) # 
// (!\alu_in1[23]~14_combout  & (!\alu|Add1~45 ))))
// \alu|Add1~47  = CARRY((\alu_in2[23]~19_combout  & ((!\alu|Add1~45 ) # (!\alu_in1[23]~14_combout ))) # (!\alu_in2[23]~19_combout  & (!\alu_in1[23]~14_combout  & !\alu|Add1~45 )))

	.dataa(\alu_in2[23]~19_combout ),
	.datab(\alu_in1[23]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~45 ),
	.combout(\alu|Add1~46_combout ),
	.cout(\alu|Add1~47 ));
// synopsys translate_off
defparam \alu|Add1~46 .lut_mask = 16'h692B;
defparam \alu|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N16
cycloneive_lcell_comb \alu|Add1~48 (
// Equation(s):
// \alu|Add1~48_combout  = ((\alu_in2[24]~18_combout  $ (\alu_in1[24]~13_combout  $ (\alu|Add1~47 )))) # (GND)
// \alu|Add1~49  = CARRY((\alu_in2[24]~18_combout  & (\alu_in1[24]~13_combout  & !\alu|Add1~47 )) # (!\alu_in2[24]~18_combout  & ((\alu_in1[24]~13_combout ) # (!\alu|Add1~47 ))))

	.dataa(\alu_in2[24]~18_combout ),
	.datab(\alu_in1[24]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~47 ),
	.combout(\alu|Add1~48_combout ),
	.cout(\alu|Add1~49 ));
// synopsys translate_off
defparam \alu|Add1~48 .lut_mask = 16'h964D;
defparam \alu|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N18
cycloneive_lcell_comb \alu|Add1~50 (
// Equation(s):
// \alu|Add1~50_combout  = (\alu_in2[25]~17_combout  & ((\alu_in1[25]~12_combout  & (!\alu|Add1~49 )) # (!\alu_in1[25]~12_combout  & ((\alu|Add1~49 ) # (GND))))) # (!\alu_in2[25]~17_combout  & ((\alu_in1[25]~12_combout  & (\alu|Add1~49  & VCC)) # 
// (!\alu_in1[25]~12_combout  & (!\alu|Add1~49 ))))
// \alu|Add1~51  = CARRY((\alu_in2[25]~17_combout  & ((!\alu|Add1~49 ) # (!\alu_in1[25]~12_combout ))) # (!\alu_in2[25]~17_combout  & (!\alu_in1[25]~12_combout  & !\alu|Add1~49 )))

	.dataa(\alu_in2[25]~17_combout ),
	.datab(\alu_in1[25]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~49 ),
	.combout(\alu|Add1~50_combout ),
	.cout(\alu|Add1~51 ));
// synopsys translate_off
defparam \alu|Add1~50 .lut_mask = 16'h692B;
defparam \alu|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N20
cycloneive_lcell_comb \alu|Add1~52 (
// Equation(s):
// \alu|Add1~52_combout  = ((\alu_in1[26]~11_combout  $ (\alu_in2[26]~16_combout  $ (\alu|Add1~51 )))) # (GND)
// \alu|Add1~53  = CARRY((\alu_in1[26]~11_combout  & ((!\alu|Add1~51 ) # (!\alu_in2[26]~16_combout ))) # (!\alu_in1[26]~11_combout  & (!\alu_in2[26]~16_combout  & !\alu|Add1~51 )))

	.dataa(\alu_in1[26]~11_combout ),
	.datab(\alu_in2[26]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~51 ),
	.combout(\alu|Add1~52_combout ),
	.cout(\alu|Add1~53 ));
// synopsys translate_off
defparam \alu|Add1~52 .lut_mask = 16'h962B;
defparam \alu|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N22
cycloneive_lcell_comb \alu|Add1~54 (
// Equation(s):
// \alu|Add1~54_combout  = (\alu_in1[27]~10_combout  & ((\alu_in2[27]~15_combout  & (!\alu|Add1~53 )) # (!\alu_in2[27]~15_combout  & (\alu|Add1~53  & VCC)))) # (!\alu_in1[27]~10_combout  & ((\alu_in2[27]~15_combout  & ((\alu|Add1~53 ) # (GND))) # 
// (!\alu_in2[27]~15_combout  & (!\alu|Add1~53 ))))
// \alu|Add1~55  = CARRY((\alu_in1[27]~10_combout  & (\alu_in2[27]~15_combout  & !\alu|Add1~53 )) # (!\alu_in1[27]~10_combout  & ((\alu_in2[27]~15_combout ) # (!\alu|Add1~53 ))))

	.dataa(\alu_in1[27]~10_combout ),
	.datab(\alu_in2[27]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~53 ),
	.combout(\alu|Add1~54_combout ),
	.cout(\alu|Add1~55 ));
// synopsys translate_off
defparam \alu|Add1~54 .lut_mask = 16'h694D;
defparam \alu|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneive_lcell_comb \alu|Add1~56 (
// Equation(s):
// \alu|Add1~56_combout  = ((\alu_in1[28]~9_combout  $ (\alu_in2[28]~14_combout  $ (\alu|Add1~55 )))) # (GND)
// \alu|Add1~57  = CARRY((\alu_in1[28]~9_combout  & ((!\alu|Add1~55 ) # (!\alu_in2[28]~14_combout ))) # (!\alu_in1[28]~9_combout  & (!\alu_in2[28]~14_combout  & !\alu|Add1~55 )))

	.dataa(\alu_in1[28]~9_combout ),
	.datab(\alu_in2[28]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~55 ),
	.combout(\alu|Add1~56_combout ),
	.cout(\alu|Add1~57 ));
// synopsys translate_off
defparam \alu|Add1~56 .lut_mask = 16'h962B;
defparam \alu|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N26
cycloneive_lcell_comb \alu|Add1~58 (
// Equation(s):
// \alu|Add1~58_combout  = (\alu_in2[29]~13_combout  & ((\alu_in1[29]~8_combout  & (!\alu|Add1~57 )) # (!\alu_in1[29]~8_combout  & ((\alu|Add1~57 ) # (GND))))) # (!\alu_in2[29]~13_combout  & ((\alu_in1[29]~8_combout  & (\alu|Add1~57  & VCC)) # 
// (!\alu_in1[29]~8_combout  & (!\alu|Add1~57 ))))
// \alu|Add1~59  = CARRY((\alu_in2[29]~13_combout  & ((!\alu|Add1~57 ) # (!\alu_in1[29]~8_combout ))) # (!\alu_in2[29]~13_combout  & (!\alu_in1[29]~8_combout  & !\alu|Add1~57 )))

	.dataa(\alu_in2[29]~13_combout ),
	.datab(\alu_in1[29]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~57 ),
	.combout(\alu|Add1~58_combout ),
	.cout(\alu|Add1~59 ));
// synopsys translate_off
defparam \alu|Add1~58 .lut_mask = 16'h692B;
defparam \alu|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N28
cycloneive_lcell_comb \alu|Add1~60 (
// Equation(s):
// \alu|Add1~60_combout  = ((\alu_in1[30]~7_combout  $ (\alu_in2[30]~12_combout  $ (\alu|Add1~59 )))) # (GND)
// \alu|Add1~61  = CARRY((\alu_in1[30]~7_combout  & ((!\alu|Add1~59 ) # (!\alu_in2[30]~12_combout ))) # (!\alu_in1[30]~7_combout  & (!\alu_in2[30]~12_combout  & !\alu|Add1~59 )))

	.dataa(\alu_in1[30]~7_combout ),
	.datab(\alu_in2[30]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add1~59 ),
	.combout(\alu|Add1~60_combout ),
	.cout(\alu|Add1~61 ));
// synopsys translate_off
defparam \alu|Add1~60 .lut_mask = 16'h962B;
defparam \alu|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N26
cycloneive_lcell_comb \alu|Mux2~1 (
// Equation(s):
// \alu|Mux2~1_combout  = (\alu_ctrl~22_combout  & (!\alu_in1[12]~38_combout  & (\alu|Mux2~0_combout ))) # (!\alu_ctrl~22_combout  & (((\alu|Add1~60_combout ))))

	.dataa(\alu_in1[12]~38_combout ),
	.datab(\alu|Mux2~0_combout ),
	.datac(\alu|Add1~60_combout ),
	.datad(\alu_ctrl~22_combout ),
	.cin(gnd),
	.combout(\alu|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux2~1 .lut_mask = 16'h44F0;
defparam \alu|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N22
cycloneive_lcell_comb \alu|Equal0~55 (
// Equation(s):
// \alu|Equal0~55_combout  = (\main_reg|rf_out1 [30] & (\alu_in1[12]~38_combout  $ (((!\alu_in2[29]~10_combout ) # (!\main_reg|rf_out2 [30]))))) # (!\main_reg|rf_out1 [30] & (\main_reg|rf_out2 [30] & (\alu_in2[29]~10_combout )))

	.dataa(\main_reg|rf_out1 [30]),
	.datab(\main_reg|rf_out2 [30]),
	.datac(\alu_in2[29]~10_combout ),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~55_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~55 .lut_mask = 16'hC06A;
defparam \alu|Equal0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N4
cycloneive_lcell_comb \alu|ShiftRight1~58 (
// Equation(s):
// \alu|ShiftRight1~58_combout  = (!\alu_in2[1]~57_combout  & (!\alu_in1[12]~38_combout  & (\alu|ShiftRight1~7_combout  & \alu|ShiftRight1~6_combout )))

	.dataa(\alu_in2[1]~57_combout ),
	.datab(\alu_in1[12]~38_combout ),
	.datac(\alu|ShiftRight1~7_combout ),
	.datad(\alu|ShiftRight1~6_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~58_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~58 .lut_mask = 16'h1000;
defparam \alu|ShiftRight1~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N12
cycloneive_lcell_comb \alu|ShiftRight1~59 (
// Equation(s):
// \alu|ShiftRight1~59_combout  = (!\alu_in2[4]~52_combout  & (\alu|ShiftRight1~58_combout  & !\alu|ShiftRight0~38_combout ))

	.dataa(\alu_in2[4]~52_combout ),
	.datab(gnd),
	.datac(\alu|ShiftRight1~58_combout ),
	.datad(\alu|ShiftRight0~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~59_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~59 .lut_mask = 16'h0050;
defparam \alu|ShiftRight1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N12
cycloneive_lcell_comb \alu|Add0~44 (
// Equation(s):
// \alu|Add0~44_combout  = ((\alu_in2[22]~20_combout  $ (\alu_in1[22]~15_combout  $ (!\alu|Add0~43 )))) # (GND)
// \alu|Add0~45  = CARRY((\alu_in2[22]~20_combout  & ((\alu_in1[22]~15_combout ) # (!\alu|Add0~43 ))) # (!\alu_in2[22]~20_combout  & (\alu_in1[22]~15_combout  & !\alu|Add0~43 )))

	.dataa(\alu_in2[22]~20_combout ),
	.datab(\alu_in1[22]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~43 ),
	.combout(\alu|Add0~44_combout ),
	.cout(\alu|Add0~45 ));
// synopsys translate_off
defparam \alu|Add0~44 .lut_mask = 16'h698E;
defparam \alu|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N14
cycloneive_lcell_comb \alu|Add0~46 (
// Equation(s):
// \alu|Add0~46_combout  = (\alu_in2[23]~19_combout  & ((\alu_in1[23]~14_combout  & (\alu|Add0~45  & VCC)) # (!\alu_in1[23]~14_combout  & (!\alu|Add0~45 )))) # (!\alu_in2[23]~19_combout  & ((\alu_in1[23]~14_combout  & (!\alu|Add0~45 )) # 
// (!\alu_in1[23]~14_combout  & ((\alu|Add0~45 ) # (GND)))))
// \alu|Add0~47  = CARRY((\alu_in2[23]~19_combout  & (!\alu_in1[23]~14_combout  & !\alu|Add0~45 )) # (!\alu_in2[23]~19_combout  & ((!\alu|Add0~45 ) # (!\alu_in1[23]~14_combout ))))

	.dataa(\alu_in2[23]~19_combout ),
	.datab(\alu_in1[23]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~45 ),
	.combout(\alu|Add0~46_combout ),
	.cout(\alu|Add0~47 ));
// synopsys translate_off
defparam \alu|Add0~46 .lut_mask = 16'h9617;
defparam \alu|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N16
cycloneive_lcell_comb \alu|Add0~48 (
// Equation(s):
// \alu|Add0~48_combout  = ((\alu_in2[24]~18_combout  $ (\alu_in1[24]~13_combout  $ (!\alu|Add0~47 )))) # (GND)
// \alu|Add0~49  = CARRY((\alu_in2[24]~18_combout  & ((\alu_in1[24]~13_combout ) # (!\alu|Add0~47 ))) # (!\alu_in2[24]~18_combout  & (\alu_in1[24]~13_combout  & !\alu|Add0~47 )))

	.dataa(\alu_in2[24]~18_combout ),
	.datab(\alu_in1[24]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~47 ),
	.combout(\alu|Add0~48_combout ),
	.cout(\alu|Add0~49 ));
// synopsys translate_off
defparam \alu|Add0~48 .lut_mask = 16'h698E;
defparam \alu|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N18
cycloneive_lcell_comb \alu|Add0~50 (
// Equation(s):
// \alu|Add0~50_combout  = (\alu_in2[25]~17_combout  & ((\alu_in1[25]~12_combout  & (\alu|Add0~49  & VCC)) # (!\alu_in1[25]~12_combout  & (!\alu|Add0~49 )))) # (!\alu_in2[25]~17_combout  & ((\alu_in1[25]~12_combout  & (!\alu|Add0~49 )) # 
// (!\alu_in1[25]~12_combout  & ((\alu|Add0~49 ) # (GND)))))
// \alu|Add0~51  = CARRY((\alu_in2[25]~17_combout  & (!\alu_in1[25]~12_combout  & !\alu|Add0~49 )) # (!\alu_in2[25]~17_combout  & ((!\alu|Add0~49 ) # (!\alu_in1[25]~12_combout ))))

	.dataa(\alu_in2[25]~17_combout ),
	.datab(\alu_in1[25]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~49 ),
	.combout(\alu|Add0~50_combout ),
	.cout(\alu|Add0~51 ));
// synopsys translate_off
defparam \alu|Add0~50 .lut_mask = 16'h9617;
defparam \alu|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N20
cycloneive_lcell_comb \alu|Add0~52 (
// Equation(s):
// \alu|Add0~52_combout  = ((\alu_in1[26]~11_combout  $ (\alu_in2[26]~16_combout  $ (!\alu|Add0~51 )))) # (GND)
// \alu|Add0~53  = CARRY((\alu_in1[26]~11_combout  & ((\alu_in2[26]~16_combout ) # (!\alu|Add0~51 ))) # (!\alu_in1[26]~11_combout  & (\alu_in2[26]~16_combout  & !\alu|Add0~51 )))

	.dataa(\alu_in1[26]~11_combout ),
	.datab(\alu_in2[26]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~51 ),
	.combout(\alu|Add0~52_combout ),
	.cout(\alu|Add0~53 ));
// synopsys translate_off
defparam \alu|Add0~52 .lut_mask = 16'h698E;
defparam \alu|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N22
cycloneive_lcell_comb \alu|Add0~54 (
// Equation(s):
// \alu|Add0~54_combout  = (\alu_in2[27]~15_combout  & ((\alu_in1[27]~10_combout  & (\alu|Add0~53  & VCC)) # (!\alu_in1[27]~10_combout  & (!\alu|Add0~53 )))) # (!\alu_in2[27]~15_combout  & ((\alu_in1[27]~10_combout  & (!\alu|Add0~53 )) # 
// (!\alu_in1[27]~10_combout  & ((\alu|Add0~53 ) # (GND)))))
// \alu|Add0~55  = CARRY((\alu_in2[27]~15_combout  & (!\alu_in1[27]~10_combout  & !\alu|Add0~53 )) # (!\alu_in2[27]~15_combout  & ((!\alu|Add0~53 ) # (!\alu_in1[27]~10_combout ))))

	.dataa(\alu_in2[27]~15_combout ),
	.datab(\alu_in1[27]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~53 ),
	.combout(\alu|Add0~54_combout ),
	.cout(\alu|Add0~55 ));
// synopsys translate_off
defparam \alu|Add0~54 .lut_mask = 16'h9617;
defparam \alu|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N24
cycloneive_lcell_comb \alu|Add0~56 (
// Equation(s):
// \alu|Add0~56_combout  = ((\alu_in2[28]~14_combout  $ (\alu_in1[28]~9_combout  $ (!\alu|Add0~55 )))) # (GND)
// \alu|Add0~57  = CARRY((\alu_in2[28]~14_combout  & ((\alu_in1[28]~9_combout ) # (!\alu|Add0~55 ))) # (!\alu_in2[28]~14_combout  & (\alu_in1[28]~9_combout  & !\alu|Add0~55 )))

	.dataa(\alu_in2[28]~14_combout ),
	.datab(\alu_in1[28]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~55 ),
	.combout(\alu|Add0~56_combout ),
	.cout(\alu|Add0~57 ));
// synopsys translate_off
defparam \alu|Add0~56 .lut_mask = 16'h698E;
defparam \alu|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N26
cycloneive_lcell_comb \alu|Add0~58 (
// Equation(s):
// \alu|Add0~58_combout  = (\alu_in2[29]~13_combout  & ((\alu_in1[29]~8_combout  & (\alu|Add0~57  & VCC)) # (!\alu_in1[29]~8_combout  & (!\alu|Add0~57 )))) # (!\alu_in2[29]~13_combout  & ((\alu_in1[29]~8_combout  & (!\alu|Add0~57 )) # 
// (!\alu_in1[29]~8_combout  & ((\alu|Add0~57 ) # (GND)))))
// \alu|Add0~59  = CARRY((\alu_in2[29]~13_combout  & (!\alu_in1[29]~8_combout  & !\alu|Add0~57 )) # (!\alu_in2[29]~13_combout  & ((!\alu|Add0~57 ) # (!\alu_in1[29]~8_combout ))))

	.dataa(\alu_in2[29]~13_combout ),
	.datab(\alu_in1[29]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~57 ),
	.combout(\alu|Add0~58_combout ),
	.cout(\alu|Add0~59 ));
// synopsys translate_off
defparam \alu|Add0~58 .lut_mask = 16'h9617;
defparam \alu|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N28
cycloneive_lcell_comb \alu|Add0~60 (
// Equation(s):
// \alu|Add0~60_combout  = ((\alu_in2[30]~12_combout  $ (\alu_in1[30]~7_combout  $ (!\alu|Add0~59 )))) # (GND)
// \alu|Add0~61  = CARRY((\alu_in2[30]~12_combout  & ((\alu_in1[30]~7_combout ) # (!\alu|Add0~59 ))) # (!\alu_in2[30]~12_combout  & (\alu_in1[30]~7_combout  & !\alu|Add0~59 )))

	.dataa(\alu_in2[30]~12_combout ),
	.datab(\alu_in1[30]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~59 ),
	.combout(\alu|Add0~60_combout ),
	.cout(\alu|Add0~61 ));
// synopsys translate_off
defparam \alu|Add0~60 .lut_mask = 16'h698E;
defparam \alu|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N24
cycloneive_lcell_comb \alu|ShiftRight1~16 (
// Equation(s):
// \alu|ShiftRight1~16_combout  = (\alu_in1[12]~38_combout ) # ((\alu|ShiftRight0~38_combout ) # ((\alu_in2[4]~52_combout  & \alu|ShiftRight1~15_combout )))

	.dataa(\alu_in1[12]~38_combout ),
	.datab(\alu_in2[4]~52_combout ),
	.datac(\alu|ShiftRight0~38_combout ),
	.datad(\alu|ShiftRight1~15_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~16 .lut_mask = 16'hFEFA;
defparam \alu|ShiftRight1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N14
cycloneive_lcell_comb \alu|ShiftLeft0~70 (
// Equation(s):
// \alu|ShiftLeft0~70_combout  = (!\alu_in2[2]~56_combout  & ((\alu_in2[3]~55_combout  & (\alu|ShiftLeft0~25_combout )) # (!\alu_in2[3]~55_combout  & ((\alu|ShiftLeft0~69_combout )))))

	.dataa(\alu_in2[3]~55_combout ),
	.datab(\alu_in2[2]~56_combout ),
	.datac(\alu|ShiftLeft0~25_combout ),
	.datad(\alu|ShiftLeft0~69_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~70_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~70 .lut_mask = 16'h3120;
defparam \alu|ShiftLeft0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N28
cycloneive_lcell_comb \alu|ShiftLeft0~67 (
// Equation(s):
// \alu|ShiftLeft0~67_combout  = (\alu_in2[2]~56_combout  & ((\alu_in2[3]~55_combout  & (\alu|ShiftLeft0~10_combout )) # (!\alu_in2[3]~55_combout  & ((\alu|ShiftLeft0~66_combout )))))

	.dataa(\alu_in2[3]~55_combout ),
	.datab(\alu_in2[2]~56_combout ),
	.datac(\alu|ShiftLeft0~10_combout ),
	.datad(\alu|ShiftLeft0~66_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~67_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~67 .lut_mask = 16'hC480;
defparam \alu|ShiftLeft0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N16
cycloneive_lcell_comb \alu|ShiftLeft0~71 (
// Equation(s):
// \alu|ShiftLeft0~71_combout  = (\alu|ShiftLeft0~70_combout ) # (\alu|ShiftLeft0~67_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|ShiftLeft0~70_combout ),
	.datad(\alu|ShiftLeft0~67_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~71_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~71 .lut_mask = 16'hFFF0;
defparam \alu|ShiftLeft0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N28
cycloneive_lcell_comb \alu|ShiftLeft0~54 (
// Equation(s):
// \alu|ShiftLeft0~54_combout  = (\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [23]))) # (!\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [25]))

	.dataa(gnd),
	.datab(\main_reg|rf_out1 [25]),
	.datac(\main_reg|rf_out1 [23]),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~54 .lut_mask = 16'hF0CC;
defparam \alu|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N14
cycloneive_lcell_comb \alu|ShiftLeft0~38 (
// Equation(s):
// \alu|ShiftLeft0~38_combout  = (\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [24])) # (!\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [26])))

	.dataa(gnd),
	.datab(\main_reg|rf_out1 [24]),
	.datac(\main_reg|rf_out1 [26]),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~38 .lut_mask = 16'hCCF0;
defparam \alu|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N2
cycloneive_lcell_comb \alu|ShiftLeft0~55 (
// Equation(s):
// \alu|ShiftLeft0~55_combout  = (!\alu_in2[3]~55_combout  & ((\alu_in2[0]~58_combout  & (\alu|ShiftLeft0~54_combout )) # (!\alu_in2[0]~58_combout  & ((\alu|ShiftLeft0~38_combout )))))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\alu|ShiftLeft0~54_combout ),
	.datac(\alu_in2[3]~55_combout ),
	.datad(\alu|ShiftLeft0~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~55 .lut_mask = 16'h0D08;
defparam \alu|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N8
cycloneive_lcell_comb \alu|ShiftLeft0~58 (
// Equation(s):
// \alu|ShiftLeft0~58_combout  = (\alu_in2[2]~56_combout  & ((\alu|ShiftLeft0~55_combout ) # ((\alu_in2[3]~55_combout  & \alu|ShiftLeft0~57_combout ))))

	.dataa(\alu_in2[3]~55_combout ),
	.datab(\alu|ShiftLeft0~57_combout ),
	.datac(\alu_in2[2]~56_combout ),
	.datad(\alu|ShiftLeft0~55_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~58 .lut_mask = 16'hF080;
defparam \alu|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N24
cycloneive_lcell_comb \alu|ShiftLeft0~61 (
// Equation(s):
// \alu|ShiftLeft0~61_combout  = (\alu_in2[0]~58_combout  & ((\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [27]))) # (!\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [29]))))

	.dataa(\main_reg|rf_out1 [29]),
	.datab(\main_reg|rf_out1 [27]),
	.datac(\alu_in2[0]~58_combout ),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~61 .lut_mask = 16'hC0A0;
defparam \alu|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N0
cycloneive_lcell_comb \alu|ShiftLeft0~62 (
// Equation(s):
// \alu|ShiftLeft0~62_combout  = (!\alu_in2[0]~58_combout  & ((\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [28])) # (!\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [30])))))

	.dataa(\main_reg|rf_out1 [28]),
	.datab(\alu_in2[1]~57_combout ),
	.datac(\main_reg|rf_out1 [30]),
	.datad(\alu_in2[0]~58_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~62 .lut_mask = 16'h00B8;
defparam \alu|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N6
cycloneive_lcell_comb \alu|ShiftLeft0~31 (
// Equation(s):
// \alu|ShiftLeft0~31_combout  = (\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [20]))) # (!\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [22]))

	.dataa(\main_reg|rf_out1 [22]),
	.datab(\main_reg|rf_out1 [20]),
	.datac(gnd),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~31 .lut_mask = 16'hCCAA;
defparam \alu|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N8
cycloneive_lcell_comb \alu|ShiftLeft0~60 (
// Equation(s):
// \alu|ShiftLeft0~60_combout  = (\alu_in2[0]~58_combout  & ((\alu|ShiftLeft0~59_combout ))) # (!\alu_in2[0]~58_combout  & (\alu|ShiftLeft0~31_combout ))

	.dataa(gnd),
	.datab(\alu_in2[0]~58_combout ),
	.datac(\alu|ShiftLeft0~31_combout ),
	.datad(\alu|ShiftLeft0~59_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~60 .lut_mask = 16'hFC30;
defparam \alu|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N18
cycloneive_lcell_comb \alu|ShiftLeft0~63 (
// Equation(s):
// \alu|ShiftLeft0~63_combout  = (\alu_in2[3]~55_combout  & (((\alu|ShiftLeft0~60_combout )))) # (!\alu_in2[3]~55_combout  & ((\alu|ShiftLeft0~61_combout ) # ((\alu|ShiftLeft0~62_combout ))))

	.dataa(\alu_in2[3]~55_combout ),
	.datab(\alu|ShiftLeft0~61_combout ),
	.datac(\alu|ShiftLeft0~62_combout ),
	.datad(\alu|ShiftLeft0~60_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~63 .lut_mask = 16'hFE54;
defparam \alu|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N20
cycloneive_lcell_comb \alu|ShiftLeft0~64 (
// Equation(s):
// \alu|ShiftLeft0~64_combout  = (!\alu_in2[4]~52_combout  & ((\alu|ShiftLeft0~58_combout ) # ((!\alu_in2[2]~56_combout  & \alu|ShiftLeft0~63_combout ))))

	.dataa(\alu|ShiftLeft0~58_combout ),
	.datab(\alu_in2[4]~52_combout ),
	.datac(\alu_in2[2]~56_combout ),
	.datad(\alu|ShiftLeft0~63_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~64 .lut_mask = 16'h2322;
defparam \alu|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N28
cycloneive_lcell_comb \alu|ShiftLeft0~72 (
// Equation(s):
// \alu|ShiftLeft0~72_combout  = (!\alu|ShiftRight1~16_combout  & ((\alu|ShiftLeft0~64_combout ) # ((\alu_in2[4]~52_combout  & \alu|ShiftLeft0~71_combout ))))

	.dataa(\alu_in2[4]~52_combout ),
	.datab(\alu|ShiftRight1~16_combout ),
	.datac(\alu|ShiftLeft0~71_combout ),
	.datad(\alu|ShiftLeft0~64_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~72_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~72 .lut_mask = 16'h3320;
defparam \alu|ShiftLeft0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N22
cycloneive_lcell_comb \alu|Mux2~2 (
// Equation(s):
// \alu|Mux2~2_combout  = (\alu_ctrl~22_combout  & (\alu_ctrl~21_combout )) # (!\alu_ctrl~22_combout  & ((\alu_ctrl~21_combout  & ((\alu|ShiftLeft0~72_combout ))) # (!\alu_ctrl~21_combout  & (\alu|Add0~60_combout ))))

	.dataa(\alu_ctrl~22_combout ),
	.datab(\alu_ctrl~21_combout ),
	.datac(\alu|Add0~60_combout ),
	.datad(\alu|ShiftLeft0~72_combout ),
	.cin(gnd),
	.combout(\alu|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux2~2 .lut_mask = 16'hDC98;
defparam \alu|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N0
cycloneive_lcell_comb \alu|Mux2~3 (
// Equation(s):
// \alu|Mux2~3_combout  = (\alu_ctrl~22_combout  & ((\alu|Mux2~2_combout  & ((\alu|ShiftRight1~59_combout ))) # (!\alu|Mux2~2_combout  & (\alu|Equal0~55_combout )))) # (!\alu_ctrl~22_combout  & (((\alu|Mux2~2_combout ))))

	.dataa(\alu|Equal0~55_combout ),
	.datab(\alu_ctrl~22_combout ),
	.datac(\alu|ShiftRight1~59_combout ),
	.datad(\alu|Mux2~2_combout ),
	.cin(gnd),
	.combout(\alu|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux2~3 .lut_mask = 16'hF388;
defparam \alu|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N30
cycloneive_lcell_comb \reg_data_in_prot[30]~7 (
// Equation(s):
// \reg_data_in_prot[30]~7_combout  = (\alu_ctrl~20_combout  & (\alu|Mux31~1_combout  & (\alu|Mux2~1_combout ))) # (!\alu_ctrl~20_combout  & ((\alu|Mux2~3_combout ) # ((\alu|Mux31~1_combout  & \alu|Mux2~1_combout ))))

	.dataa(\alu_ctrl~20_combout ),
	.datab(\alu|Mux31~1_combout ),
	.datac(\alu|Mux2~1_combout ),
	.datad(\alu|Mux2~3_combout ),
	.cin(gnd),
	.combout(\reg_data_in_prot[30]~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in_prot[30]~7 .lut_mask = 16'hD5C0;
defparam \reg_data_in_prot[30]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N8
cycloneive_lcell_comb \main_reg|regFile~43 (
// Equation(s):
// \main_reg|regFile~43_combout  = (\alu_ctrl~18_combout  & ((\reg_data_in_prot[30]~6_combout ) # ((\reg_data_in_prot[30]~7_combout  & !\alu_ctrl~19_combout ))))

	.dataa(\alu_ctrl~18_combout ),
	.datab(\reg_data_in_prot[30]~6_combout ),
	.datac(\reg_data_in_prot[30]~7_combout ),
	.datad(\alu_ctrl~19_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~43_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~43 .lut_mask = 16'h88A8;
defparam \main_reg|regFile~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N12
cycloneive_lcell_comb \alu|Mult0|auto_generated|op_2~8 (
// Equation(s):
// \alu|Mult0|auto_generated|op_2~8_combout  = ((\alu|Mult0|auto_generated|mac_out4~DATAOUT4  $ (\alu|Mult0|auto_generated|mac_out6~DATAOUT4  $ (!\alu|Mult0|auto_generated|op_2~7 )))) # (GND)
// \alu|Mult0|auto_generated|op_2~9  = CARRY((\alu|Mult0|auto_generated|mac_out4~DATAOUT4  & ((\alu|Mult0|auto_generated|mac_out6~DATAOUT4 ) # (!\alu|Mult0|auto_generated|op_2~7 ))) # (!\alu|Mult0|auto_generated|mac_out4~DATAOUT4  & 
// (\alu|Mult0|auto_generated|mac_out6~DATAOUT4  & !\alu|Mult0|auto_generated|op_2~7 )))

	.dataa(\alu|Mult0|auto_generated|mac_out4~DATAOUT4 ),
	.datab(\alu|Mult0|auto_generated|mac_out6~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mult0|auto_generated|op_2~7 ),
	.combout(\alu|Mult0|auto_generated|op_2~8_combout ),
	.cout(\alu|Mult0|auto_generated|op_2~9 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_2~8 .lut_mask = 16'h698E;
defparam \alu|Mult0|auto_generated|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N14
cycloneive_lcell_comb \alu|Mult0|auto_generated|op_2~10 (
// Equation(s):
// \alu|Mult0|auto_generated|op_2~10_combout  = (\alu|Mult0|auto_generated|mac_out6~DATAOUT5  & ((\alu|Mult0|auto_generated|mac_out4~DATAOUT5  & (\alu|Mult0|auto_generated|op_2~9  & VCC)) # (!\alu|Mult0|auto_generated|mac_out4~DATAOUT5  & 
// (!\alu|Mult0|auto_generated|op_2~9 )))) # (!\alu|Mult0|auto_generated|mac_out6~DATAOUT5  & ((\alu|Mult0|auto_generated|mac_out4~DATAOUT5  & (!\alu|Mult0|auto_generated|op_2~9 )) # (!\alu|Mult0|auto_generated|mac_out4~DATAOUT5  & 
// ((\alu|Mult0|auto_generated|op_2~9 ) # (GND)))))
// \alu|Mult0|auto_generated|op_2~11  = CARRY((\alu|Mult0|auto_generated|mac_out6~DATAOUT5  & (!\alu|Mult0|auto_generated|mac_out4~DATAOUT5  & !\alu|Mult0|auto_generated|op_2~9 )) # (!\alu|Mult0|auto_generated|mac_out6~DATAOUT5  & 
// ((!\alu|Mult0|auto_generated|op_2~9 ) # (!\alu|Mult0|auto_generated|mac_out4~DATAOUT5 ))))

	.dataa(\alu|Mult0|auto_generated|mac_out6~DATAOUT5 ),
	.datab(\alu|Mult0|auto_generated|mac_out4~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mult0|auto_generated|op_2~9 ),
	.combout(\alu|Mult0|auto_generated|op_2~10_combout ),
	.cout(\alu|Mult0|auto_generated|op_2~11 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_2~10 .lut_mask = 16'h9617;
defparam \alu|Mult0|auto_generated|op_2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N16
cycloneive_lcell_comb \alu|Mult0|auto_generated|op_2~12 (
// Equation(s):
// \alu|Mult0|auto_generated|op_2~12_combout  = ((\alu|Mult0|auto_generated|mac_out6~DATAOUT6  $ (\alu|Mult0|auto_generated|mac_out4~DATAOUT6  $ (!\alu|Mult0|auto_generated|op_2~11 )))) # (GND)
// \alu|Mult0|auto_generated|op_2~13  = CARRY((\alu|Mult0|auto_generated|mac_out6~DATAOUT6  & ((\alu|Mult0|auto_generated|mac_out4~DATAOUT6 ) # (!\alu|Mult0|auto_generated|op_2~11 ))) # (!\alu|Mult0|auto_generated|mac_out6~DATAOUT6  & 
// (\alu|Mult0|auto_generated|mac_out4~DATAOUT6  & !\alu|Mult0|auto_generated|op_2~11 )))

	.dataa(\alu|Mult0|auto_generated|mac_out6~DATAOUT6 ),
	.datab(\alu|Mult0|auto_generated|mac_out4~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mult0|auto_generated|op_2~11 ),
	.combout(\alu|Mult0|auto_generated|op_2~12_combout ),
	.cout(\alu|Mult0|auto_generated|op_2~13 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_2~12 .lut_mask = 16'h698E;
defparam \alu|Mult0|auto_generated|op_2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N18
cycloneive_lcell_comb \alu|Mult0|auto_generated|op_2~14 (
// Equation(s):
// \alu|Mult0|auto_generated|op_2~14_combout  = (\alu|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\alu|Mult0|auto_generated|mac_out6~DATAOUT7  & (\alu|Mult0|auto_generated|op_2~13  & VCC)) # (!\alu|Mult0|auto_generated|mac_out6~DATAOUT7  & 
// (!\alu|Mult0|auto_generated|op_2~13 )))) # (!\alu|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\alu|Mult0|auto_generated|mac_out6~DATAOUT7  & (!\alu|Mult0|auto_generated|op_2~13 )) # (!\alu|Mult0|auto_generated|mac_out6~DATAOUT7  & 
// ((\alu|Mult0|auto_generated|op_2~13 ) # (GND)))))
// \alu|Mult0|auto_generated|op_2~15  = CARRY((\alu|Mult0|auto_generated|mac_out4~DATAOUT7  & (!\alu|Mult0|auto_generated|mac_out6~DATAOUT7  & !\alu|Mult0|auto_generated|op_2~13 )) # (!\alu|Mult0|auto_generated|mac_out4~DATAOUT7  & 
// ((!\alu|Mult0|auto_generated|op_2~13 ) # (!\alu|Mult0|auto_generated|mac_out6~DATAOUT7 ))))

	.dataa(\alu|Mult0|auto_generated|mac_out4~DATAOUT7 ),
	.datab(\alu|Mult0|auto_generated|mac_out6~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mult0|auto_generated|op_2~13 ),
	.combout(\alu|Mult0|auto_generated|op_2~14_combout ),
	.cout(\alu|Mult0|auto_generated|op_2~15 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_2~14 .lut_mask = 16'h9617;
defparam \alu|Mult0|auto_generated|op_2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N20
cycloneive_lcell_comb \alu|Mult0|auto_generated|op_2~16 (
// Equation(s):
// \alu|Mult0|auto_generated|op_2~16_combout  = ((\alu|Mult0|auto_generated|mac_out4~DATAOUT8  $ (\alu|Mult0|auto_generated|mac_out6~DATAOUT8  $ (!\alu|Mult0|auto_generated|op_2~15 )))) # (GND)
// \alu|Mult0|auto_generated|op_2~17  = CARRY((\alu|Mult0|auto_generated|mac_out4~DATAOUT8  & ((\alu|Mult0|auto_generated|mac_out6~DATAOUT8 ) # (!\alu|Mult0|auto_generated|op_2~15 ))) # (!\alu|Mult0|auto_generated|mac_out4~DATAOUT8  & 
// (\alu|Mult0|auto_generated|mac_out6~DATAOUT8  & !\alu|Mult0|auto_generated|op_2~15 )))

	.dataa(\alu|Mult0|auto_generated|mac_out4~DATAOUT8 ),
	.datab(\alu|Mult0|auto_generated|mac_out6~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mult0|auto_generated|op_2~15 ),
	.combout(\alu|Mult0|auto_generated|op_2~16_combout ),
	.cout(\alu|Mult0|auto_generated|op_2~17 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_2~16 .lut_mask = 16'h698E;
defparam \alu|Mult0|auto_generated|op_2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N22
cycloneive_lcell_comb \alu|Mult0|auto_generated|op_2~18 (
// Equation(s):
// \alu|Mult0|auto_generated|op_2~18_combout  = (\alu|Mult0|auto_generated|mac_out6~DATAOUT9  & ((\alu|Mult0|auto_generated|mac_out4~DATAOUT9  & (\alu|Mult0|auto_generated|op_2~17  & VCC)) # (!\alu|Mult0|auto_generated|mac_out4~DATAOUT9  & 
// (!\alu|Mult0|auto_generated|op_2~17 )))) # (!\alu|Mult0|auto_generated|mac_out6~DATAOUT9  & ((\alu|Mult0|auto_generated|mac_out4~DATAOUT9  & (!\alu|Mult0|auto_generated|op_2~17 )) # (!\alu|Mult0|auto_generated|mac_out4~DATAOUT9  & 
// ((\alu|Mult0|auto_generated|op_2~17 ) # (GND)))))
// \alu|Mult0|auto_generated|op_2~19  = CARRY((\alu|Mult0|auto_generated|mac_out6~DATAOUT9  & (!\alu|Mult0|auto_generated|mac_out4~DATAOUT9  & !\alu|Mult0|auto_generated|op_2~17 )) # (!\alu|Mult0|auto_generated|mac_out6~DATAOUT9  & 
// ((!\alu|Mult0|auto_generated|op_2~17 ) # (!\alu|Mult0|auto_generated|mac_out4~DATAOUT9 ))))

	.dataa(\alu|Mult0|auto_generated|mac_out6~DATAOUT9 ),
	.datab(\alu|Mult0|auto_generated|mac_out4~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mult0|auto_generated|op_2~17 ),
	.combout(\alu|Mult0|auto_generated|op_2~18_combout ),
	.cout(\alu|Mult0|auto_generated|op_2~19 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_2~18 .lut_mask = 16'h9617;
defparam \alu|Mult0|auto_generated|op_2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N24
cycloneive_lcell_comb \alu|Mult0|auto_generated|op_2~20 (
// Equation(s):
// \alu|Mult0|auto_generated|op_2~20_combout  = ((\alu|Mult0|auto_generated|mac_out4~DATAOUT10  $ (\alu|Mult0|auto_generated|mac_out6~DATAOUT10  $ (!\alu|Mult0|auto_generated|op_2~19 )))) # (GND)
// \alu|Mult0|auto_generated|op_2~21  = CARRY((\alu|Mult0|auto_generated|mac_out4~DATAOUT10  & ((\alu|Mult0|auto_generated|mac_out6~DATAOUT10 ) # (!\alu|Mult0|auto_generated|op_2~19 ))) # (!\alu|Mult0|auto_generated|mac_out4~DATAOUT10  & 
// (\alu|Mult0|auto_generated|mac_out6~DATAOUT10  & !\alu|Mult0|auto_generated|op_2~19 )))

	.dataa(\alu|Mult0|auto_generated|mac_out4~DATAOUT10 ),
	.datab(\alu|Mult0|auto_generated|mac_out6~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mult0|auto_generated|op_2~19 ),
	.combout(\alu|Mult0|auto_generated|op_2~20_combout ),
	.cout(\alu|Mult0|auto_generated|op_2~21 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_2~20 .lut_mask = 16'h698E;
defparam \alu|Mult0|auto_generated|op_2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N26
cycloneive_lcell_comb \alu|Mult0|auto_generated|op_2~22 (
// Equation(s):
// \alu|Mult0|auto_generated|op_2~22_combout  = (\alu|Mult0|auto_generated|mac_out6~DATAOUT11  & ((\alu|Mult0|auto_generated|mac_out4~DATAOUT11  & (\alu|Mult0|auto_generated|op_2~21  & VCC)) # (!\alu|Mult0|auto_generated|mac_out4~DATAOUT11  & 
// (!\alu|Mult0|auto_generated|op_2~21 )))) # (!\alu|Mult0|auto_generated|mac_out6~DATAOUT11  & ((\alu|Mult0|auto_generated|mac_out4~DATAOUT11  & (!\alu|Mult0|auto_generated|op_2~21 )) # (!\alu|Mult0|auto_generated|mac_out4~DATAOUT11  & 
// ((\alu|Mult0|auto_generated|op_2~21 ) # (GND)))))
// \alu|Mult0|auto_generated|op_2~23  = CARRY((\alu|Mult0|auto_generated|mac_out6~DATAOUT11  & (!\alu|Mult0|auto_generated|mac_out4~DATAOUT11  & !\alu|Mult0|auto_generated|op_2~21 )) # (!\alu|Mult0|auto_generated|mac_out6~DATAOUT11  & 
// ((!\alu|Mult0|auto_generated|op_2~21 ) # (!\alu|Mult0|auto_generated|mac_out4~DATAOUT11 ))))

	.dataa(\alu|Mult0|auto_generated|mac_out6~DATAOUT11 ),
	.datab(\alu|Mult0|auto_generated|mac_out4~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mult0|auto_generated|op_2~21 ),
	.combout(\alu|Mult0|auto_generated|op_2~22_combout ),
	.cout(\alu|Mult0|auto_generated|op_2~23 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_2~22 .lut_mask = 16'h9617;
defparam \alu|Mult0|auto_generated|op_2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N28
cycloneive_lcell_comb \alu|Mult0|auto_generated|op_2~24 (
// Equation(s):
// \alu|Mult0|auto_generated|op_2~24_combout  = ((\alu|Mult0|auto_generated|mac_out6~DATAOUT12  $ (\alu|Mult0|auto_generated|mac_out4~DATAOUT12  $ (!\alu|Mult0|auto_generated|op_2~23 )))) # (GND)
// \alu|Mult0|auto_generated|op_2~25  = CARRY((\alu|Mult0|auto_generated|mac_out6~DATAOUT12  & ((\alu|Mult0|auto_generated|mac_out4~DATAOUT12 ) # (!\alu|Mult0|auto_generated|op_2~23 ))) # (!\alu|Mult0|auto_generated|mac_out6~DATAOUT12  & 
// (\alu|Mult0|auto_generated|mac_out4~DATAOUT12  & !\alu|Mult0|auto_generated|op_2~23 )))

	.dataa(\alu|Mult0|auto_generated|mac_out6~DATAOUT12 ),
	.datab(\alu|Mult0|auto_generated|mac_out4~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mult0|auto_generated|op_2~23 ),
	.combout(\alu|Mult0|auto_generated|op_2~24_combout ),
	.cout(\alu|Mult0|auto_generated|op_2~25 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_2~24 .lut_mask = 16'h698E;
defparam \alu|Mult0|auto_generated|op_2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N8
cycloneive_lcell_comb \alu|Mult0|auto_generated|op_1~8 (
// Equation(s):
// \alu|Mult0|auto_generated|op_1~8_combout  = ((\alu|Mult0|auto_generated|op_2~8_combout  $ (\alu|Mult0|auto_generated|mac_out2~DATAOUT22  $ (!\alu|Mult0|auto_generated|op_1~7 )))) # (GND)
// \alu|Mult0|auto_generated|op_1~9  = CARRY((\alu|Mult0|auto_generated|op_2~8_combout  & ((\alu|Mult0|auto_generated|mac_out2~DATAOUT22 ) # (!\alu|Mult0|auto_generated|op_1~7 ))) # (!\alu|Mult0|auto_generated|op_2~8_combout  & 
// (\alu|Mult0|auto_generated|mac_out2~DATAOUT22  & !\alu|Mult0|auto_generated|op_1~7 )))

	.dataa(\alu|Mult0|auto_generated|op_2~8_combout ),
	.datab(\alu|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mult0|auto_generated|op_1~7 ),
	.combout(\alu|Mult0|auto_generated|op_1~8_combout ),
	.cout(\alu|Mult0|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \alu|Mult0|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N10
cycloneive_lcell_comb \alu|Mult0|auto_generated|op_1~10 (
// Equation(s):
// \alu|Mult0|auto_generated|op_1~10_combout  = (\alu|Mult0|auto_generated|op_2~10_combout  & ((\alu|Mult0|auto_generated|mac_out2~DATAOUT23  & (\alu|Mult0|auto_generated|op_1~9  & VCC)) # (!\alu|Mult0|auto_generated|mac_out2~DATAOUT23  & 
// (!\alu|Mult0|auto_generated|op_1~9 )))) # (!\alu|Mult0|auto_generated|op_2~10_combout  & ((\alu|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\alu|Mult0|auto_generated|op_1~9 )) # (!\alu|Mult0|auto_generated|mac_out2~DATAOUT23  & 
// ((\alu|Mult0|auto_generated|op_1~9 ) # (GND)))))
// \alu|Mult0|auto_generated|op_1~11  = CARRY((\alu|Mult0|auto_generated|op_2~10_combout  & (!\alu|Mult0|auto_generated|mac_out2~DATAOUT23  & !\alu|Mult0|auto_generated|op_1~9 )) # (!\alu|Mult0|auto_generated|op_2~10_combout  & 
// ((!\alu|Mult0|auto_generated|op_1~9 ) # (!\alu|Mult0|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\alu|Mult0|auto_generated|op_2~10_combout ),
	.datab(\alu|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mult0|auto_generated|op_1~9 ),
	.combout(\alu|Mult0|auto_generated|op_1~10_combout ),
	.cout(\alu|Mult0|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \alu|Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N12
cycloneive_lcell_comb \alu|Mult0|auto_generated|op_1~12 (
// Equation(s):
// \alu|Mult0|auto_generated|op_1~12_combout  = ((\alu|Mult0|auto_generated|op_2~12_combout  $ (\alu|Mult0|auto_generated|mac_out2~DATAOUT24  $ (!\alu|Mult0|auto_generated|op_1~11 )))) # (GND)
// \alu|Mult0|auto_generated|op_1~13  = CARRY((\alu|Mult0|auto_generated|op_2~12_combout  & ((\alu|Mult0|auto_generated|mac_out2~DATAOUT24 ) # (!\alu|Mult0|auto_generated|op_1~11 ))) # (!\alu|Mult0|auto_generated|op_2~12_combout  & 
// (\alu|Mult0|auto_generated|mac_out2~DATAOUT24  & !\alu|Mult0|auto_generated|op_1~11 )))

	.dataa(\alu|Mult0|auto_generated|op_2~12_combout ),
	.datab(\alu|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mult0|auto_generated|op_1~11 ),
	.combout(\alu|Mult0|auto_generated|op_1~12_combout ),
	.cout(\alu|Mult0|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \alu|Mult0|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N14
cycloneive_lcell_comb \alu|Mult0|auto_generated|op_1~14 (
// Equation(s):
// \alu|Mult0|auto_generated|op_1~14_combout  = (\alu|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\alu|Mult0|auto_generated|op_2~14_combout  & (\alu|Mult0|auto_generated|op_1~13  & VCC)) # (!\alu|Mult0|auto_generated|op_2~14_combout  & 
// (!\alu|Mult0|auto_generated|op_1~13 )))) # (!\alu|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\alu|Mult0|auto_generated|op_2~14_combout  & (!\alu|Mult0|auto_generated|op_1~13 )) # (!\alu|Mult0|auto_generated|op_2~14_combout  & 
// ((\alu|Mult0|auto_generated|op_1~13 ) # (GND)))))
// \alu|Mult0|auto_generated|op_1~15  = CARRY((\alu|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\alu|Mult0|auto_generated|op_2~14_combout  & !\alu|Mult0|auto_generated|op_1~13 )) # (!\alu|Mult0|auto_generated|mac_out2~DATAOUT25  & 
// ((!\alu|Mult0|auto_generated|op_1~13 ) # (!\alu|Mult0|auto_generated|op_2~14_combout ))))

	.dataa(\alu|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\alu|Mult0|auto_generated|op_2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mult0|auto_generated|op_1~13 ),
	.combout(\alu|Mult0|auto_generated|op_1~14_combout ),
	.cout(\alu|Mult0|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \alu|Mult0|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N16
cycloneive_lcell_comb \alu|Mult0|auto_generated|op_1~16 (
// Equation(s):
// \alu|Mult0|auto_generated|op_1~16_combout  = ((\alu|Mult0|auto_generated|mac_out2~DATAOUT26  $ (\alu|Mult0|auto_generated|op_2~16_combout  $ (!\alu|Mult0|auto_generated|op_1~15 )))) # (GND)
// \alu|Mult0|auto_generated|op_1~17  = CARRY((\alu|Mult0|auto_generated|mac_out2~DATAOUT26  & ((\alu|Mult0|auto_generated|op_2~16_combout ) # (!\alu|Mult0|auto_generated|op_1~15 ))) # (!\alu|Mult0|auto_generated|mac_out2~DATAOUT26  & 
// (\alu|Mult0|auto_generated|op_2~16_combout  & !\alu|Mult0|auto_generated|op_1~15 )))

	.dataa(\alu|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\alu|Mult0|auto_generated|op_2~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mult0|auto_generated|op_1~15 ),
	.combout(\alu|Mult0|auto_generated|op_1~16_combout ),
	.cout(\alu|Mult0|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \alu|Mult0|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N18
cycloneive_lcell_comb \alu|Mult0|auto_generated|op_1~18 (
// Equation(s):
// \alu|Mult0|auto_generated|op_1~18_combout  = (\alu|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\alu|Mult0|auto_generated|op_2~18_combout  & (\alu|Mult0|auto_generated|op_1~17  & VCC)) # (!\alu|Mult0|auto_generated|op_2~18_combout  & 
// (!\alu|Mult0|auto_generated|op_1~17 )))) # (!\alu|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\alu|Mult0|auto_generated|op_2~18_combout  & (!\alu|Mult0|auto_generated|op_1~17 )) # (!\alu|Mult0|auto_generated|op_2~18_combout  & 
// ((\alu|Mult0|auto_generated|op_1~17 ) # (GND)))))
// \alu|Mult0|auto_generated|op_1~19  = CARRY((\alu|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\alu|Mult0|auto_generated|op_2~18_combout  & !\alu|Mult0|auto_generated|op_1~17 )) # (!\alu|Mult0|auto_generated|mac_out2~DATAOUT27  & 
// ((!\alu|Mult0|auto_generated|op_1~17 ) # (!\alu|Mult0|auto_generated|op_2~18_combout ))))

	.dataa(\alu|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\alu|Mult0|auto_generated|op_2~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mult0|auto_generated|op_1~17 ),
	.combout(\alu|Mult0|auto_generated|op_1~18_combout ),
	.cout(\alu|Mult0|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \alu|Mult0|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N20
cycloneive_lcell_comb \alu|Mult0|auto_generated|op_1~20 (
// Equation(s):
// \alu|Mult0|auto_generated|op_1~20_combout  = ((\alu|Mult0|auto_generated|mac_out2~DATAOUT28  $ (\alu|Mult0|auto_generated|op_2~20_combout  $ (!\alu|Mult0|auto_generated|op_1~19 )))) # (GND)
// \alu|Mult0|auto_generated|op_1~21  = CARRY((\alu|Mult0|auto_generated|mac_out2~DATAOUT28  & ((\alu|Mult0|auto_generated|op_2~20_combout ) # (!\alu|Mult0|auto_generated|op_1~19 ))) # (!\alu|Mult0|auto_generated|mac_out2~DATAOUT28  & 
// (\alu|Mult0|auto_generated|op_2~20_combout  & !\alu|Mult0|auto_generated|op_1~19 )))

	.dataa(\alu|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datab(\alu|Mult0|auto_generated|op_2~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mult0|auto_generated|op_1~19 ),
	.combout(\alu|Mult0|auto_generated|op_1~20_combout ),
	.cout(\alu|Mult0|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \alu|Mult0|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N22
cycloneive_lcell_comb \alu|Mult0|auto_generated|op_1~22 (
// Equation(s):
// \alu|Mult0|auto_generated|op_1~22_combout  = (\alu|Mult0|auto_generated|op_2~22_combout  & ((\alu|Mult0|auto_generated|mac_out2~DATAOUT29  & (\alu|Mult0|auto_generated|op_1~21  & VCC)) # (!\alu|Mult0|auto_generated|mac_out2~DATAOUT29  & 
// (!\alu|Mult0|auto_generated|op_1~21 )))) # (!\alu|Mult0|auto_generated|op_2~22_combout  & ((\alu|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\alu|Mult0|auto_generated|op_1~21 )) # (!\alu|Mult0|auto_generated|mac_out2~DATAOUT29  & 
// ((\alu|Mult0|auto_generated|op_1~21 ) # (GND)))))
// \alu|Mult0|auto_generated|op_1~23  = CARRY((\alu|Mult0|auto_generated|op_2~22_combout  & (!\alu|Mult0|auto_generated|mac_out2~DATAOUT29  & !\alu|Mult0|auto_generated|op_1~21 )) # (!\alu|Mult0|auto_generated|op_2~22_combout  & 
// ((!\alu|Mult0|auto_generated|op_1~21 ) # (!\alu|Mult0|auto_generated|mac_out2~DATAOUT29 ))))

	.dataa(\alu|Mult0|auto_generated|op_2~22_combout ),
	.datab(\alu|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mult0|auto_generated|op_1~21 ),
	.combout(\alu|Mult0|auto_generated|op_1~22_combout ),
	.cout(\alu|Mult0|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \alu|Mult0|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N24
cycloneive_lcell_comb \alu|Mult0|auto_generated|op_1~24 (
// Equation(s):
// \alu|Mult0|auto_generated|op_1~24_combout  = ((\alu|Mult0|auto_generated|mac_out2~DATAOUT30  $ (\alu|Mult0|auto_generated|op_2~24_combout  $ (!\alu|Mult0|auto_generated|op_1~23 )))) # (GND)
// \alu|Mult0|auto_generated|op_1~25  = CARRY((\alu|Mult0|auto_generated|mac_out2~DATAOUT30  & ((\alu|Mult0|auto_generated|op_2~24_combout ) # (!\alu|Mult0|auto_generated|op_1~23 ))) # (!\alu|Mult0|auto_generated|mac_out2~DATAOUT30  & 
// (\alu|Mult0|auto_generated|op_2~24_combout  & !\alu|Mult0|auto_generated|op_1~23 )))

	.dataa(\alu|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\alu|Mult0|auto_generated|op_2~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Mult0|auto_generated|op_1~23 ),
	.combout(\alu|Mult0|auto_generated|op_1~24_combout ),
	.cout(\alu|Mult0|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \alu|Mult0|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N18
cycloneive_lcell_comb \main_reg|regFile~1025 (
// Equation(s):
// \main_reg|regFile~1025_combout  = (\main_reg|regFile~47_combout ) # ((\main_reg|regFile~43_combout ) # ((\alu|Mux31~8_combout  & \alu|Mult0|auto_generated|op_1~24_combout )))

	.dataa(\main_reg|regFile~47_combout ),
	.datab(\alu|Mux31~8_combout ),
	.datac(\main_reg|regFile~43_combout ),
	.datad(\alu|Mult0|auto_generated|op_1~24_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~1025_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~1025 .lut_mask = 16'hFEFA;
defparam \main_reg|regFile~1025 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N24
cycloneive_lcell_comb \main_reg|regFile~1026 (
// Equation(s):
// \main_reg|regFile~1026_combout  = (\main_reg|regFile~46_combout  & (((\main_reg|regFile~1025_combout )) # (!\main_reg|regFile~47_combout ))) # (!\main_reg|regFile~46_combout  & (((\main_reg|regFile~45_combout  & \main_reg|regFile~1025_combout ))))

	.dataa(\main_reg|regFile~47_combout ),
	.datab(\main_reg|regFile~45_combout ),
	.datac(\main_reg|regFile~46_combout ),
	.datad(\main_reg|regFile~1025_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~1026_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~1026 .lut_mask = 16'hFC50;
defparam \main_reg|regFile~1026 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N28
cycloneive_lcell_comb \main_reg|regFile[3][30]~feeder (
// Equation(s):
// \main_reg|regFile[3][30]~feeder_combout  = \main_reg|regFile~1026_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~1026_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[3][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[3][30]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[3][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y35_N29
dffeas \main_reg|regFile[3][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[3][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[3][30] .is_wysiwyg = "true";
defparam \main_reg|regFile[3][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N12
cycloneive_lcell_comb \main_reg|rf_out2~35 (
// Equation(s):
// \main_reg|rf_out2~35_combout  = (\reg_read_addr2[0]~12_combout  & (((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[2][30]~q )) # (!\reg_read_addr2[1]~11_combout  & 
// ((\main_reg|regFile[0][30]~q )))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|regFile[2][30]~q ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\main_reg|regFile[0][30]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~35_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~35 .lut_mask = 16'hE5E0;
defparam \main_reg|rf_out2~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N18
cycloneive_lcell_comb \main_reg|rf_out2~36 (
// Equation(s):
// \main_reg|rf_out2~36_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~35_combout  & (\main_reg|regFile[3][30]~q )) # (!\main_reg|rf_out2~35_combout  & ((\main_reg|regFile[1][30]~q ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~35_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|regFile[3][30]~q ),
	.datac(\main_reg|regFile[1][30]~q ),
	.datad(\main_reg|rf_out2~35_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~36_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~36 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N18
cycloneive_lcell_comb \main_reg|rf_out2~33 (
// Equation(s):
// \main_reg|rf_out2~33_combout  = (\reg_read_addr2[0]~12_combout  & (((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[10][30]~q ))) # (!\reg_read_addr2[1]~11_combout  & 
// (\main_reg|regFile[8][30]~q ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|regFile[8][30]~q ),
	.datac(\main_reg|regFile[10][30]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~33_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~33 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out2~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N16
cycloneive_lcell_comb \main_reg|rf_out2~34 (
// Equation(s):
// \main_reg|rf_out2~34_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~33_combout  & (\main_reg|regFile[11][30]~q )) # (!\main_reg|rf_out2~33_combout  & ((\main_reg|regFile[9][30]~q ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~33_combout ))))

	.dataa(\main_reg|regFile[11][30]~q ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\main_reg|regFile[9][30]~q ),
	.datad(\main_reg|rf_out2~33_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~34_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~34 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out2~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N10
cycloneive_lcell_comb \main_reg|rf_out2~37 (
// Equation(s):
// \main_reg|rf_out2~37_combout  = (\reg_read_addr2[2]~10_combout  & (\reg_read_addr2[3]~9_combout )) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~34_combout ))) # (!\reg_read_addr2[3]~9_combout  & 
// (\main_reg|rf_out2~36_combout ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|rf_out2~36_combout ),
	.datad(\main_reg|rf_out2~34_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~37_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~37 .lut_mask = 16'hDC98;
defparam \main_reg|rf_out2~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N16
cycloneive_lcell_comb \main_reg|rf_out2~31 (
// Equation(s):
// \main_reg|rf_out2~31_combout  = (\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout ) # ((\main_reg|regFile[5][30]~q )))) # (!\reg_read_addr2[0]~12_combout  & (!\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[4][30]~q ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[5][30]~q ),
	.datad(\main_reg|regFile[4][30]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~31_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~31 .lut_mask = 16'hB9A8;
defparam \main_reg|rf_out2~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N20
cycloneive_lcell_comb \main_reg|rf_out2~32 (
// Equation(s):
// \main_reg|rf_out2~32_combout  = (\main_reg|rf_out2~31_combout  & (((\main_reg|regFile[7][30]~q ) # (!\reg_read_addr2[1]~11_combout )))) # (!\main_reg|rf_out2~31_combout  & (\main_reg|regFile[6][30]~q  & (\reg_read_addr2[1]~11_combout )))

	.dataa(\main_reg|regFile[6][30]~q ),
	.datab(\main_reg|rf_out2~31_combout ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\main_reg|regFile[7][30]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~32_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~32 .lut_mask = 16'hEC2C;
defparam \main_reg|rf_out2~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N22
cycloneive_lcell_comb \main_reg|rf_out2~38 (
// Equation(s):
// \main_reg|rf_out2~38_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & (\main_reg|regFile[13][30]~q )) # (!\reg_read_addr2[0]~12_combout  & 
// ((\main_reg|regFile[12][30]~q )))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|regFile[13][30]~q ),
	.datac(\main_reg|regFile[12][30]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~38_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~38 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out2~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N4
cycloneive_lcell_comb \main_reg|rf_out2~39 (
// Equation(s):
// \main_reg|rf_out2~39_combout  = (\main_reg|rf_out2~38_combout  & ((\main_reg|regFile[15][30]~q ) # ((!\reg_read_addr2[1]~11_combout )))) # (!\main_reg|rf_out2~38_combout  & (((\reg_read_addr2[1]~11_combout  & \main_reg|regFile[14][30]~q ))))

	.dataa(\main_reg|rf_out2~38_combout ),
	.datab(\main_reg|regFile[15][30]~q ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\main_reg|regFile[14][30]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~39_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~39 .lut_mask = 16'hDA8A;
defparam \main_reg|rf_out2~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N0
cycloneive_lcell_comb \main_reg|rf_out2~40 (
// Equation(s):
// \main_reg|rf_out2~40_combout  = (\main_reg|rf_out2~37_combout  & (((\main_reg|rf_out2~39_combout ) # (!\reg_read_addr2[2]~10_combout )))) # (!\main_reg|rf_out2~37_combout  & (\main_reg|rf_out2~32_combout  & ((\reg_read_addr2[2]~10_combout ))))

	.dataa(\main_reg|rf_out2~37_combout ),
	.datab(\main_reg|rf_out2~32_combout ),
	.datac(\main_reg|rf_out2~39_combout ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~40_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~40 .lut_mask = 16'hE4AA;
defparam \main_reg|rf_out2~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N6
cycloneive_lcell_comb \main_reg|rf_out2~28 (
// Equation(s):
// \main_reg|rf_out2~28_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|regFile[27][30]~q ) # ((\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & (((\main_reg|regFile[19][30]~q  & !\reg_read_addr2[2]~10_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|regFile[27][30]~q ),
	.datac(\main_reg|regFile[19][30]~q ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~28_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~28 .lut_mask = 16'hAAD8;
defparam \main_reg|rf_out2~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N16
cycloneive_lcell_comb \main_reg|rf_out2~29 (
// Equation(s):
// \main_reg|rf_out2~29_combout  = (\main_reg|rf_out2~28_combout  & ((\main_reg|regFile[31][30]~q ) # ((!\reg_read_addr2[2]~10_combout )))) # (!\main_reg|rf_out2~28_combout  & (((\main_reg|regFile[23][30]~q  & \reg_read_addr2[2]~10_combout ))))

	.dataa(\main_reg|rf_out2~28_combout ),
	.datab(\main_reg|regFile[31][30]~q ),
	.datac(\main_reg|regFile[23][30]~q ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~29_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~29 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out2~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N18
cycloneive_lcell_comb \main_reg|rf_out2~21 (
// Equation(s):
// \main_reg|rf_out2~21_combout  = (\reg_read_addr2[3]~9_combout  & ((\reg_read_addr2[2]~10_combout ) # ((\main_reg|regFile[25][30]~q )))) # (!\reg_read_addr2[3]~9_combout  & (!\reg_read_addr2[2]~10_combout  & ((\main_reg|regFile[17][30]~q ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[25][30]~q ),
	.datad(\main_reg|regFile[17][30]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~21_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~21 .lut_mask = 16'hB9A8;
defparam \main_reg|rf_out2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N2
cycloneive_lcell_comb \main_reg|rf_out2~22 (
// Equation(s):
// \main_reg|rf_out2~22_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~21_combout  & ((\main_reg|regFile[29][30]~q ))) # (!\main_reg|rf_out2~21_combout  & (\main_reg|regFile[21][30]~q )))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~21_combout ))))

	.dataa(\main_reg|regFile[21][30]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|rf_out2~21_combout ),
	.datad(\main_reg|regFile[29][30]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~22_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~22 .lut_mask = 16'hF838;
defparam \main_reg|rf_out2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N8
cycloneive_lcell_comb \main_reg|rf_out2~23 (
// Equation(s):
// \main_reg|rf_out2~23_combout  = (\reg_read_addr2[2]~10_combout  & (((\main_reg|regFile[22][30]~q ) # (\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (\main_reg|regFile[18][30]~q  & ((!\reg_read_addr2[3]~9_combout ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|regFile[18][30]~q ),
	.datac(\main_reg|regFile[22][30]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~23_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~23 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N16
cycloneive_lcell_comb \main_reg|rf_out2~24 (
// Equation(s):
// \main_reg|rf_out2~24_combout  = (\main_reg|rf_out2~23_combout  & ((\main_reg|regFile[30][30]~q ) # ((!\reg_read_addr2[3]~9_combout )))) # (!\main_reg|rf_out2~23_combout  & (((\main_reg|regFile[26][30]~q  & \reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[30][30]~q ),
	.datab(\main_reg|rf_out2~23_combout ),
	.datac(\main_reg|regFile[26][30]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~24_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~24 .lut_mask = 16'hB8CC;
defparam \main_reg|rf_out2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N2
cycloneive_lcell_comb \main_reg|rf_out2~25 (
// Equation(s):
// \main_reg|rf_out2~25_combout  = (\reg_read_addr2[2]~10_combout  & (((\main_reg|regFile[20][30]~q ) # (\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (\main_reg|regFile[16][30]~q  & ((!\reg_read_addr2[3]~9_combout ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|regFile[16][30]~q ),
	.datac(\main_reg|regFile[20][30]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~25_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~25 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out2~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N24
cycloneive_lcell_comb \main_reg|rf_out2~26 (
// Equation(s):
// \main_reg|rf_out2~26_combout  = (\main_reg|rf_out2~25_combout  & (((\main_reg|regFile[28][30]~q ) # (!\reg_read_addr2[3]~9_combout )))) # (!\main_reg|rf_out2~25_combout  & (\main_reg|regFile[24][30]~q  & ((\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[24][30]~q ),
	.datab(\main_reg|rf_out2~25_combout ),
	.datac(\main_reg|regFile[28][30]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~26_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~26 .lut_mask = 16'hE2CC;
defparam \main_reg|rf_out2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N20
cycloneive_lcell_comb \main_reg|rf_out2~27 (
// Equation(s):
// \main_reg|rf_out2~27_combout  = (\reg_read_addr2[0]~12_combout  & (((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & (\main_reg|rf_out2~24_combout )) # (!\reg_read_addr2[1]~11_combout  & 
// ((\main_reg|rf_out2~26_combout )))))

	.dataa(\main_reg|rf_out2~24_combout ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\main_reg|rf_out2~26_combout ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~27_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~27 .lut_mask = 16'hEE30;
defparam \main_reg|rf_out2~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N28
cycloneive_lcell_comb \main_reg|rf_out2~30 (
// Equation(s):
// \main_reg|rf_out2~30_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~27_combout  & (\main_reg|rf_out2~29_combout )) # (!\main_reg|rf_out2~27_combout  & ((\main_reg|rf_out2~22_combout ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~27_combout ))))

	.dataa(\main_reg|rf_out2~29_combout ),
	.datab(\main_reg|rf_out2~22_combout ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\main_reg|rf_out2~27_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~30_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~30 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out2~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N20
cycloneive_lcell_comb \main_reg|rf_out2~41 (
// Equation(s):
// \main_reg|rf_out2~41_combout  = (\reg_read_addr2[4]~13_combout  & ((\main_reg|rf_out2~30_combout ))) # (!\reg_read_addr2[4]~13_combout  & (\main_reg|rf_out2~40_combout ))

	.dataa(\main_reg|rf_out2~40_combout ),
	.datab(gnd),
	.datac(\reg_read_addr2[4]~13_combout ),
	.datad(\main_reg|rf_out2~30_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~41_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~41 .lut_mask = 16'hFA0A;
defparam \main_reg|rf_out2~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N21
dffeas \main_reg|rf_out2[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out2~41_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out2[30] .is_wysiwyg = "true";
defparam \main_reg|rf_out2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N20
cycloneive_lcell_comb \mem_data_in[30]~5 (
// Equation(s):
// \mem_data_in[30]~5_combout  = (\main_reg|rf_out2 [30] & \Equal8~0_combout )

	.dataa(gnd),
	.datab(\main_reg|rf_out2 [30]),
	.datac(gnd),
	.datad(\Equal8~0_combout ),
	.cin(gnd),
	.combout(\mem_data_in[30]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem_data_in[30]~5 .lut_mask = 16'hCC00;
defparam \mem_data_in[30]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N30
cycloneive_lcell_comb \main_reg|regFile~63 (
// Equation(s):
// \main_reg|regFile~63_combout  = (\Equal7~1_combout  & \main_memory|altsyncram_component|auto_generated|q_a [29])

	.dataa(gnd),
	.datab(\Equal7~1_combout ),
	.datac(gnd),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\main_reg|regFile~63_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~63 .lut_mask = 16'hCC00;
defparam \main_reg|regFile~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N6
cycloneive_lcell_comb \main_reg|regFile~64 (
// Equation(s):
// \main_reg|regFile~64_combout  = (\Equal2~0_combout  & (((!\main_reg|regFile~48_combout )))) # (!\Equal2~0_combout  & ((\main_reg|regFile~48_combout  & ((\instr[29]~3_combout ))) # (!\main_reg|regFile~48_combout  & (\main_reg|regFile~63_combout ))))

	.dataa(\main_reg|regFile~63_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\instr[29]~3_combout ),
	.datad(\main_reg|regFile~48_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~64_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~64 .lut_mask = 16'h30EE;
defparam \main_reg|regFile~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N18
cycloneive_lcell_comb \main_reg|regFile~1014 (
// Equation(s):
// \main_reg|regFile~1014_combout  = (\alu|Mux30~9_combout  & (((\main_reg|regFile~50_combout )))) # (!\alu|Mux30~9_combout  & ((\alu|Mux30~19_combout ) # ((!\main_reg|regFile~50_combout ) # (!\alu|Add1~58_combout ))))

	.dataa(\alu|Mux30~9_combout ),
	.datab(\alu|Mux30~19_combout ),
	.datac(\alu|Add1~58_combout ),
	.datad(\main_reg|regFile~50_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~1014_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~1014 .lut_mask = 16'hEF55;
defparam \main_reg|regFile~1014 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N14
cycloneive_lcell_comb \main_reg|regFile~69 (
// Equation(s):
// \main_reg|regFile~69_combout  = (\main_reg|regFile~64_combout  & ((!\main_reg|regFile~1014_combout ) # (!\main_reg|regFile~49_combout ))) # (!\main_reg|regFile~64_combout  & (\main_reg|regFile~49_combout ))

	.dataa(gnd),
	.datab(\main_reg|regFile~64_combout ),
	.datac(\main_reg|regFile~49_combout ),
	.datad(\main_reg|regFile~1014_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~69_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~69 .lut_mask = 16'h3CFC;
defparam \main_reg|regFile~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N10
cycloneive_lcell_comb \alu|ShiftLeft0~73 (
// Equation(s):
// \alu|ShiftLeft0~73_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[0]~58_combout  & (\main_reg|rf_out1 [26])) # (!\alu_in2[0]~58_combout  & ((\main_reg|rf_out1 [27])))))

	.dataa(\main_reg|rf_out1 [26]),
	.datab(\main_reg|rf_out1 [27]),
	.datac(\alu_in2[0]~58_combout ),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~73_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~73 .lut_mask = 16'h00AC;
defparam \alu|ShiftLeft0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N14
cycloneive_lcell_comb \alu|ShiftLeft0~74 (
// Equation(s):
// \alu|ShiftLeft0~74_combout  = (\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [22])) # (!\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [24])))

	.dataa(\main_reg|rf_out1 [22]),
	.datab(gnd),
	.datac(\main_reg|rf_out1 [24]),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~74_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~74 .lut_mask = 16'hAAF0;
defparam \alu|ShiftLeft0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N24
cycloneive_lcell_comb \alu|ShiftLeft0~75 (
// Equation(s):
// \alu|ShiftLeft0~75_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[0]~58_combout  & ((\alu|ShiftLeft0~74_combout ))) # (!\alu_in2[0]~58_combout  & (\alu|ShiftLeft0~54_combout ))))

	.dataa(\alu|ShiftLeft0~54_combout ),
	.datab(\alu|ShiftLeft0~74_combout ),
	.datac(\alu_in2[0]~58_combout ),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~75_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~75 .lut_mask = 16'h00CA;
defparam \alu|ShiftLeft0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N4
cycloneive_lcell_comb \alu|Mux30~14 (
// Equation(s):
// \alu|Mux30~14_combout  = (\alu_in2[4]~50_combout  & ((\alu_in2[3]~70_combout ) # ((\alu_in2[1]~69_combout  & !\alu_in2[2]~65_combout ))))

	.dataa(\alu_in2[3]~70_combout ),
	.datab(\alu_in2[4]~50_combout ),
	.datac(\alu_in2[1]~69_combout ),
	.datad(\alu_in2[2]~65_combout ),
	.cin(gnd),
	.combout(\alu|Mux30~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux30~14 .lut_mask = 16'h88C8;
defparam \alu|Mux30~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N18
cycloneive_lcell_comb \alu|ShiftLeft0~76 (
// Equation(s):
// \alu|ShiftLeft0~76_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[0]~58_combout  & ((\main_reg|rf_out1 [28]))) # (!\alu_in2[0]~58_combout  & (\main_reg|rf_out1 [29]))))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\main_reg|rf_out1 [29]),
	.datac(\main_reg|rf_out1 [28]),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~76_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~76 .lut_mask = 16'h00E4;
defparam \alu|ShiftLeft0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N4
cycloneive_lcell_comb \main_reg|regFile~58 (
// Equation(s):
// \main_reg|regFile~58_combout  = (\alu|Mux30~14_combout  & (((\alu|Mux30~15_combout )))) # (!\alu|Mux30~14_combout  & ((\alu|Mux30~15_combout  & (\alu|ShiftLeft0~75_combout )) # (!\alu|Mux30~15_combout  & ((\alu|ShiftLeft0~76_combout )))))

	.dataa(\alu|ShiftLeft0~75_combout ),
	.datab(\alu|Mux30~14_combout ),
	.datac(\alu|Mux30~15_combout ),
	.datad(\alu|ShiftLeft0~76_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~58_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~58 .lut_mask = 16'hE3E0;
defparam \main_reg|regFile~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N22
cycloneive_lcell_comb \main_reg|regFile~59 (
// Equation(s):
// \main_reg|regFile~59_combout  = (\main_reg|regFile~58_combout  & (((\alu|ShiftLeft0~81_combout ) # (!\alu|Mux30~14_combout )))) # (!\main_reg|regFile~58_combout  & (\alu|ShiftLeft0~73_combout  & ((\alu|Mux30~14_combout ))))

	.dataa(\alu|ShiftLeft0~73_combout ),
	.datab(\main_reg|regFile~58_combout ),
	.datac(\alu|ShiftLeft0~81_combout ),
	.datad(\alu|Mux30~14_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~59_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~59 .lut_mask = 16'hE2CC;
defparam \main_reg|regFile~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N18
cycloneive_lcell_comb \alu|Equal0~75 (
// Equation(s):
// \alu|Equal0~75_combout  = (\alu_in2[29]~10_combout  & (\main_reg|rf_out2 [29] $ (((!\alu_in1[12]~38_combout  & \main_reg|rf_out1 [29]))))) # (!\alu_in2[29]~10_combout  & (((!\alu_in1[12]~38_combout  & \main_reg|rf_out1 [29]))))

	.dataa(\alu_in2[29]~10_combout ),
	.datab(\main_reg|rf_out2 [29]),
	.datac(\alu_in1[12]~38_combout ),
	.datad(\main_reg|rf_out1 [29]),
	.cin(gnd),
	.combout(\alu|Equal0~75_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~75 .lut_mask = 16'h8788;
defparam \alu|Equal0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N4
cycloneive_lcell_comb \main_reg|regFile~52 (
// Equation(s):
// \main_reg|regFile~52_combout  = (\alu_ctrl~21_combout  & (((\main_reg|regFile~51_combout  & \alu|ShiftRight1~60_combout )))) # (!\alu_ctrl~21_combout  & ((\alu|Equal0~75_combout ) # ((!\main_reg|regFile~51_combout ))))

	.dataa(\alu_ctrl~21_combout ),
	.datab(\alu|Equal0~75_combout ),
	.datac(\main_reg|regFile~51_combout ),
	.datad(\alu|ShiftRight1~60_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~52_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~52 .lut_mask = 16'hE545;
defparam \main_reg|regFile~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N10
cycloneive_lcell_comb \main_reg|regFile~53 (
// Equation(s):
// \main_reg|regFile~53_combout  = (\alu_in1[29]~8_combout  & ((\main_reg|regFile~52_combout ) # ((\alu_ctrl~19_combout  & \alu_in2[29]~13_combout )))) # (!\alu_in1[29]~8_combout  & (\main_reg|regFile~52_combout  & ((\alu_in2[29]~13_combout ) # 
// (!\alu_ctrl~19_combout ))))

	.dataa(\alu_in1[29]~8_combout ),
	.datab(\alu_ctrl~19_combout ),
	.datac(\main_reg|regFile~52_combout ),
	.datad(\alu_in2[29]~13_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~53_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~53 .lut_mask = 16'hF8B0;
defparam \main_reg|regFile~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N22
cycloneive_lcell_comb \main_reg|regFile~1013 (
// Equation(s):
// \main_reg|regFile~1013_combout  = (\alu_ctrl~21_combout  & (((!\my_program|altsyncram_component|auto_generated|q_a [13] & !\my_program|altsyncram_component|auto_generated|q_a [14])) # (!\alu_ctrl~12_combout )))

	.dataa(\alu_ctrl~12_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [13]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [14]),
	.datad(\alu_ctrl~21_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~1013_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~1013 .lut_mask = 16'h5700;
defparam \main_reg|regFile~1013 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N20
cycloneive_lcell_comb \alu_in2[4]~71 (
// Equation(s):
// \alu_in2[4]~71_combout  = (\main_reg|rf_out2 [4] & ((\my_program|altsyncram_component|auto_generated|q_a [11]) # (\my_program|altsyncram_component|auto_generated|q_a [6] $ (\my_program|altsyncram_component|auto_generated|q_a [4])))) # (!\main_reg|rf_out2 
// [4] & (\my_program|altsyncram_component|auto_generated|q_a [11] & (\my_program|altsyncram_component|auto_generated|q_a [6] $ (!\my_program|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\main_reg|rf_out2 [4]),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\alu_in2[4]~71_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[4]~71 .lut_mask = 16'hEB28;
defparam \alu_in2[4]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N30
cycloneive_lcell_comb \alu_in2[4]~72 (
// Equation(s):
// \alu_in2[4]~72_combout  = (\my_program|altsyncram_component|auto_generated|q_a [5] & ((\alu_in2[4]~71_combout ))) # (!\my_program|altsyncram_component|auto_generated|q_a [5] & (\instr[24]~7_combout ))

	.dataa(gnd),
	.datab(\instr[24]~7_combout ),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datad(\alu_in2[4]~71_combout ),
	.cin(gnd),
	.combout(\alu_in2[4]~72_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[4]~72 .lut_mask = 16'hFC0C;
defparam \alu_in2[4]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N18
cycloneive_lcell_comb \main_reg|regFile~55 (
// Equation(s):
// \main_reg|regFile~55_combout  = (\alu_in2[4]~50_combout  & ((\alu_in2[4]~72_combout ) # ((\my_program|altsyncram_component|auto_generated|q_a [14] & \alu_ctrl~12_combout ))))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [14]),
	.datab(\alu_in2[4]~72_combout ),
	.datac(\alu_ctrl~12_combout ),
	.datad(\alu_in2[4]~50_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~55_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~55 .lut_mask = 16'hEC00;
defparam \main_reg|regFile~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N20
cycloneive_lcell_comb \main_reg|regFile~56 (
// Equation(s):
// \main_reg|regFile~56_combout  = (\alu_ctrl~22_combout ) # ((\main_reg|regFile~1013_combout  & \main_reg|regFile~55_combout ))

	.dataa(\main_reg|regFile~1013_combout ),
	.datab(gnd),
	.datac(\alu_ctrl~22_combout ),
	.datad(\main_reg|regFile~55_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~56_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~56 .lut_mask = 16'hFAF0;
defparam \main_reg|regFile~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N20
cycloneive_lcell_comb \main_reg|regFile~54 (
// Equation(s):
// \main_reg|regFile~54_combout  = (!\main_reg|regFile~1013_combout  & ((\alu_ctrl~22_combout ) # (!\alu_ctrl~19_combout )))

	.dataa(gnd),
	.datab(\alu_ctrl~22_combout ),
	.datac(\main_reg|regFile~1013_combout ),
	.datad(\alu_ctrl~19_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~54_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~54 .lut_mask = 16'h0C0F;
defparam \main_reg|regFile~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N2
cycloneive_lcell_comb \main_reg|regFile~57 (
// Equation(s):
// \main_reg|regFile~57_combout  = (\main_reg|regFile~56_combout  & ((\main_reg|regFile~53_combout ) # ((!\main_reg|regFile~54_combout )))) # (!\main_reg|regFile~56_combout  & (((\alu|Add0~58_combout  & \main_reg|regFile~54_combout ))))

	.dataa(\main_reg|regFile~53_combout ),
	.datab(\main_reg|regFile~56_combout ),
	.datac(\alu|Add0~58_combout ),
	.datad(\main_reg|regFile~54_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~57_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~57 .lut_mask = 16'hB8CC;
defparam \main_reg|regFile~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N12
cycloneive_lcell_comb \main_reg|regFile~60 (
// Equation(s):
// \main_reg|regFile~60_combout  = (!\alu|ShiftRight0~38_combout  & ((\main_reg|regFile~57_combout  & (\alu|ShiftLeft0~88_combout )) # (!\main_reg|regFile~57_combout  & ((\main_reg|regFile~59_combout )))))

	.dataa(\alu|ShiftLeft0~88_combout ),
	.datab(\main_reg|regFile~59_combout ),
	.datac(\alu|ShiftRight0~38_combout ),
	.datad(\main_reg|regFile~57_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~60_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~60 .lut_mask = 16'h0A0C;
defparam \main_reg|regFile~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N26
cycloneive_lcell_comb \main_reg|regFile~61 (
// Equation(s):
// \main_reg|regFile~61_combout  = (\main_reg|regFile~1013_combout  & (\main_reg|regFile~60_combout )) # (!\main_reg|regFile~1013_combout  & ((\main_reg|regFile~57_combout )))

	.dataa(\main_reg|regFile~60_combout ),
	.datab(\main_reg|regFile~1013_combout ),
	.datac(gnd),
	.datad(\main_reg|regFile~57_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~61_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~61 .lut_mask = 16'hBB88;
defparam \main_reg|regFile~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N22
cycloneive_lcell_comb \main_reg|regFile~62 (
// Equation(s):
// \main_reg|regFile~62_combout  = (\alu|Mux30~9_combout  & ((\alu_in1[31]~6_combout ) # ((\main_reg|regFile~61_combout  & !\main_reg|regFile~50_combout )))) # (!\alu|Mux30~9_combout  & (((\main_reg|regFile~61_combout  & !\main_reg|regFile~50_combout ))))

	.dataa(\alu|Mux30~9_combout ),
	.datab(\alu_in1[31]~6_combout ),
	.datac(\main_reg|regFile~61_combout ),
	.datad(\main_reg|regFile~50_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~62_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~62 .lut_mask = 16'h88F8;
defparam \main_reg|regFile~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N30
cycloneive_lcell_comb \main_reg|regFile~67 (
// Equation(s):
// \main_reg|regFile~67_combout  = (\alu|ShiftRight0~92_combout ) # ((\main_reg|regFile~1014_combout  & ((\main_reg|regFile~50_combout ) # (!\main_reg|regFile~61_combout ))))

	.dataa(\alu|ShiftRight0~92_combout ),
	.datab(\main_reg|regFile~50_combout ),
	.datac(\main_reg|regFile~61_combout ),
	.datad(\main_reg|regFile~1014_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~67_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~67 .lut_mask = 16'hEFAA;
defparam \main_reg|regFile~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N28
cycloneive_lcell_comb \main_reg|regFile~65 (
// Equation(s):
// \main_reg|regFile~65_combout  = (\main_reg|regFile~64_combout  & (\alu_ctrl~21_combout )) # (!\main_reg|regFile~64_combout  & ((\alu|Mult0|auto_generated|op_1~22_combout )))

	.dataa(gnd),
	.datab(\main_reg|regFile~64_combout ),
	.datac(\alu_ctrl~21_combout ),
	.datad(\alu|Mult0|auto_generated|op_1~22_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~65_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~65 .lut_mask = 16'hF3C0;
defparam \main_reg|regFile~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N24
cycloneive_lcell_comb \main_reg|regFile~68 (
// Equation(s):
// \main_reg|regFile~68_combout  = (\main_reg|regFile~64_combout  & (((\main_reg|regFile~67_combout  & \main_reg|regFile~65_combout )) # (!\alu|Mux30~9_combout ))) # (!\main_reg|regFile~64_combout  & (((\main_reg|regFile~65_combout ))))

	.dataa(\alu|Mux30~9_combout ),
	.datab(\main_reg|regFile~64_combout ),
	.datac(\main_reg|regFile~67_combout ),
	.datad(\main_reg|regFile~65_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~68_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~68 .lut_mask = 16'hF744;
defparam \main_reg|regFile~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N0
cycloneive_lcell_comb \main_reg|regFile~70 (
// Equation(s):
// \main_reg|regFile~70_combout  = (\main_reg|regFile~49_combout  & (\main_reg|regFile~68_combout  & ((\main_reg|regFile~69_combout ) # (\main_reg|regFile~62_combout )))) # (!\main_reg|regFile~49_combout  & (\main_reg|regFile~69_combout ))

	.dataa(\main_reg|regFile~49_combout ),
	.datab(\main_reg|regFile~69_combout ),
	.datac(\main_reg|regFile~62_combout ),
	.datad(\main_reg|regFile~68_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~70_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~70 .lut_mask = 16'hEC44;
defparam \main_reg|regFile~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N6
cycloneive_lcell_comb \main_reg|regFile~85 (
// Equation(s):
// \main_reg|regFile~85_combout  = (\main_reg|regFile~71_combout  & (\main_reg|regFile~84_combout )) # (!\main_reg|regFile~71_combout  & ((\main_reg|regFile~84_combout  & (\main_reg|rf_out2 [29])) # (!\main_reg|regFile~84_combout  & 
// ((\main_reg|regFile~70_combout )))))

	.dataa(\main_reg|regFile~71_combout ),
	.datab(\main_reg|regFile~84_combout ),
	.datac(\main_reg|rf_out2 [29]),
	.datad(\main_reg|regFile~70_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~85_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~85 .lut_mask = 16'hD9C8;
defparam \main_reg|regFile~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N16
cycloneive_lcell_comb \main_reg|regFile~96 (
// Equation(s):
// \main_reg|regFile~96_combout  = (\wen_prot~q  & (((\main_reg|regFile~85_combout )))) # (!\wen_prot~q  & ((\reg_store_addr[4]~3_combout  & (\main_reg|regFile~95_combout )) # (!\reg_store_addr[4]~3_combout  & ((\main_reg|regFile~85_combout )))))

	.dataa(\wen_prot~q ),
	.datab(\reg_store_addr[4]~3_combout ),
	.datac(\main_reg|regFile~95_combout ),
	.datad(\main_reg|regFile~85_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~96_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~96 .lut_mask = 16'hFB40;
defparam \main_reg|regFile~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y36_N17
dffeas \main_reg|regFile[15][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile~96_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[15][29] .is_wysiwyg = "true";
defparam \main_reg|regFile[15][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N24
cycloneive_lcell_comb \main_reg|rf_out2~59 (
// Equation(s):
// \main_reg|rf_out2~59_combout  = (\reg_read_addr2[0]~12_combout  & (((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[14][29]~q )) # (!\reg_read_addr2[1]~11_combout  & 
// ((\main_reg|regFile[12][29]~q )))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|regFile[14][29]~q ),
	.datac(\main_reg|regFile[12][29]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~59_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~59 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out2~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N18
cycloneive_lcell_comb \main_reg|rf_out2~60 (
// Equation(s):
// \main_reg|rf_out2~60_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~59_combout  & (\main_reg|regFile[15][29]~q )) # (!\main_reg|rf_out2~59_combout  & ((\main_reg|regFile[13][29]~q ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~59_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|regFile[15][29]~q ),
	.datac(\main_reg|regFile[13][29]~q ),
	.datad(\main_reg|rf_out2~59_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~60_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~60 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N14
cycloneive_lcell_comb \main_reg|rf_out2~56 (
// Equation(s):
// \main_reg|rf_out2~56_combout  = (\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout ) # ((\main_reg|regFile[1][29]~q )))) # (!\reg_read_addr2[0]~12_combout  & (!\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[0][29]~q )))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[0][29]~q ),
	.datad(\main_reg|regFile[1][29]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~56_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~56 .lut_mask = 16'hBA98;
defparam \main_reg|rf_out2~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N8
cycloneive_lcell_comb \main_reg|rf_out2~57 (
// Equation(s):
// \main_reg|rf_out2~57_combout  = (\main_reg|rf_out2~56_combout  & ((\main_reg|regFile[3][29]~q ) # ((!\reg_read_addr2[1]~11_combout )))) # (!\main_reg|rf_out2~56_combout  & (((\main_reg|regFile[2][29]~q  & \reg_read_addr2[1]~11_combout ))))

	.dataa(\main_reg|regFile[3][29]~q ),
	.datab(\main_reg|regFile[2][29]~q ),
	.datac(\main_reg|rf_out2~56_combout ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~57_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~57 .lut_mask = 16'hACF0;
defparam \main_reg|rf_out2~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N14
cycloneive_lcell_comb \main_reg|rf_out2~54 (
// Equation(s):
// \main_reg|rf_out2~54_combout  = (\reg_read_addr2[0]~12_combout  & (((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[6][29]~q )) # (!\reg_read_addr2[1]~11_combout  & 
// ((\main_reg|regFile[4][29]~q )))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|regFile[6][29]~q ),
	.datac(\main_reg|regFile[4][29]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~54_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~54 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out2~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N16
cycloneive_lcell_comb \main_reg|rf_out2~55 (
// Equation(s):
// \main_reg|rf_out2~55_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~54_combout  & ((\main_reg|regFile[7][29]~q ))) # (!\main_reg|rf_out2~54_combout  & (\main_reg|regFile[5][29]~q )))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~54_combout ))))

	.dataa(\main_reg|regFile[5][29]~q ),
	.datab(\main_reg|regFile[7][29]~q ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\main_reg|rf_out2~54_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~55_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~55 .lut_mask = 16'hCFA0;
defparam \main_reg|rf_out2~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N26
cycloneive_lcell_comb \main_reg|rf_out2~58 (
// Equation(s):
// \main_reg|rf_out2~58_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout ) # (\main_reg|rf_out2~55_combout )))) # (!\reg_read_addr2[2]~10_combout  & (\main_reg|rf_out2~57_combout  & (!\reg_read_addr2[3]~9_combout )))

	.dataa(\main_reg|rf_out2~57_combout ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\main_reg|rf_out2~55_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~58_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~58 .lut_mask = 16'hCEC2;
defparam \main_reg|rf_out2~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N6
cycloneive_lcell_comb \main_reg|rf_out2~52 (
// Equation(s):
// \main_reg|rf_out2~52_combout  = (\reg_read_addr2[0]~12_combout  & (((\main_reg|regFile[9][29]~q ) # (\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & (\main_reg|regFile[8][29]~q  & ((!\reg_read_addr2[1]~11_combout ))))

	.dataa(\main_reg|regFile[8][29]~q ),
	.datab(\main_reg|regFile[9][29]~q ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~52_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~52 .lut_mask = 16'hF0CA;
defparam \main_reg|rf_out2~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N2
cycloneive_lcell_comb \main_reg|rf_out2~53 (
// Equation(s):
// \main_reg|rf_out2~53_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~52_combout  & (\main_reg|regFile[11][29]~q )) # (!\main_reg|rf_out2~52_combout  & ((\main_reg|regFile[10][29]~q ))))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~52_combout ))))

	.dataa(\main_reg|regFile[11][29]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[10][29]~q ),
	.datad(\main_reg|rf_out2~52_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~53_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~53 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out2~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N0
cycloneive_lcell_comb \main_reg|rf_out2~61 (
// Equation(s):
// \main_reg|rf_out2~61_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~58_combout  & (\main_reg|rf_out2~60_combout )) # (!\main_reg|rf_out2~58_combout  & ((\main_reg|rf_out2~53_combout ))))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~58_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|rf_out2~60_combout ),
	.datac(\main_reg|rf_out2~58_combout ),
	.datad(\main_reg|rf_out2~53_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~61_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~61 .lut_mask = 16'hDAD0;
defparam \main_reg|rf_out2~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N30
cycloneive_lcell_comb \main_reg|rf_out2~49 (
// Equation(s):
// \main_reg|rf_out2~49_combout  = (\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout ) # ((\main_reg|regFile[23][29]~q )))) # (!\reg_read_addr2[2]~10_combout  & (!\reg_read_addr2[3]~9_combout  & (\main_reg|regFile[19][29]~q )))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|regFile[19][29]~q ),
	.datad(\main_reg|regFile[23][29]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~49_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~49 .lut_mask = 16'hBA98;
defparam \main_reg|rf_out2~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y43_N4
cycloneive_lcell_comb \main_reg|rf_out2~50 (
// Equation(s):
// \main_reg|rf_out2~50_combout  = (\main_reg|rf_out2~49_combout  & (((\main_reg|regFile[31][29]~q )) # (!\reg_read_addr2[3]~9_combout ))) # (!\main_reg|rf_out2~49_combout  & (\reg_read_addr2[3]~9_combout  & ((\main_reg|regFile[27][29]~q ))))

	.dataa(\main_reg|rf_out2~49_combout ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|regFile[31][29]~q ),
	.datad(\main_reg|regFile[27][29]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~50_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~50 .lut_mask = 16'hE6A2;
defparam \main_reg|rf_out2~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N18
cycloneive_lcell_comb \main_reg|rf_out2~46 (
// Equation(s):
// \main_reg|rf_out2~46_combout  = (\reg_read_addr2[3]~9_combout  & (((\main_reg|regFile[24][29]~q ) # (\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & (\main_reg|regFile[16][29]~q  & ((!\reg_read_addr2[2]~10_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|regFile[16][29]~q ),
	.datac(\main_reg|regFile[24][29]~q ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~46_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~46 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out2~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N12
cycloneive_lcell_comb \main_reg|rf_out2~47 (
// Equation(s):
// \main_reg|rf_out2~47_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~46_combout  & (\main_reg|regFile[28][29]~q )) # (!\main_reg|rf_out2~46_combout  & ((\main_reg|regFile[20][29]~q ))))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~46_combout ))))

	.dataa(\main_reg|regFile[28][29]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[20][29]~q ),
	.datad(\main_reg|rf_out2~46_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~47_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~47 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out2~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N2
cycloneive_lcell_comb \main_reg|rf_out2~44 (
// Equation(s):
// \main_reg|rf_out2~44_combout  = (\reg_read_addr2[3]~9_combout  & (((\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & ((\reg_read_addr2[2]~10_combout  & ((\main_reg|regFile[21][29]~q ))) # (!\reg_read_addr2[2]~10_combout  & 
// (\main_reg|regFile[17][29]~q ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|regFile[17][29]~q ),
	.datac(\main_reg|regFile[21][29]~q ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~44_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~44 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out2~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N0
cycloneive_lcell_comb \main_reg|rf_out2~45 (
// Equation(s):
// \main_reg|rf_out2~45_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~44_combout  & (\main_reg|regFile[29][29]~q )) # (!\main_reg|rf_out2~44_combout  & ((\main_reg|regFile[25][29]~q ))))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~44_combout ))))

	.dataa(\main_reg|regFile[29][29]~q ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|regFile[25][29]~q ),
	.datad(\main_reg|rf_out2~44_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~45_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~45 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out2~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N4
cycloneive_lcell_comb \main_reg|rf_out2~48 (
// Equation(s):
// \main_reg|rf_out2~48_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~45_combout ))) # (!\reg_read_addr2[0]~12_combout  & 
// (\main_reg|rf_out2~47_combout ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|rf_out2~47_combout ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\main_reg|rf_out2~45_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~48_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~48 .lut_mask = 16'hF4A4;
defparam \main_reg|rf_out2~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N12
cycloneive_lcell_comb \main_reg|rf_out2~42 (
// Equation(s):
// \main_reg|rf_out2~42_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & ((\main_reg|regFile[26][29]~q ))) # (!\reg_read_addr2[3]~9_combout  & 
// (\main_reg|regFile[18][29]~q ))))

	.dataa(\main_reg|regFile[18][29]~q ),
	.datab(\main_reg|regFile[26][29]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~42_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~42 .lut_mask = 16'hFC0A;
defparam \main_reg|rf_out2~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N26
cycloneive_lcell_comb \main_reg|rf_out2~43 (
// Equation(s):
// \main_reg|rf_out2~43_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~42_combout  & ((\main_reg|regFile[30][29]~q ))) # (!\main_reg|rf_out2~42_combout  & (\main_reg|regFile[22][29]~q )))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~42_combout ))))

	.dataa(\main_reg|regFile[22][29]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[30][29]~q ),
	.datad(\main_reg|rf_out2~42_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~43_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~43 .lut_mask = 16'hF388;
defparam \main_reg|rf_out2~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N2
cycloneive_lcell_comb \main_reg|rf_out2~51 (
// Equation(s):
// \main_reg|rf_out2~51_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~48_combout  & (\main_reg|rf_out2~50_combout )) # (!\main_reg|rf_out2~48_combout  & ((\main_reg|rf_out2~43_combout ))))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~48_combout ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|rf_out2~50_combout ),
	.datac(\main_reg|rf_out2~48_combout ),
	.datad(\main_reg|rf_out2~43_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~51_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~51 .lut_mask = 16'hDAD0;
defparam \main_reg|rf_out2~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N24
cycloneive_lcell_comb \main_reg|rf_out2~62 (
// Equation(s):
// \main_reg|rf_out2~62_combout  = (\reg_read_addr2[4]~13_combout  & ((\main_reg|rf_out2~51_combout ))) # (!\reg_read_addr2[4]~13_combout  & (\main_reg|rf_out2~61_combout ))

	.dataa(gnd),
	.datab(\reg_read_addr2[4]~13_combout ),
	.datac(\main_reg|rf_out2~61_combout ),
	.datad(\main_reg|rf_out2~51_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~62_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~62 .lut_mask = 16'hFC30;
defparam \main_reg|rf_out2~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N25
dffeas \main_reg|rf_out2[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out2~62_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out2[29] .is_wysiwyg = "true";
defparam \main_reg|rf_out2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N28
cycloneive_lcell_comb \mem_data_in[29]~6 (
// Equation(s):
// \mem_data_in[29]~6_combout  = (\main_reg|rf_out2 [29] & \Equal8~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|rf_out2 [29]),
	.datad(\Equal8~0_combout ),
	.cin(gnd),
	.combout(\mem_data_in[29]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem_data_in[29]~6 .lut_mask = 16'hF000;
defparam \mem_data_in[29]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N16
cycloneive_lcell_comb \main_reg|regFile~97 (
// Equation(s):
// \main_reg|regFile~97_combout  = (\main_memory|altsyncram_component|auto_generated|q_a [28] & \Equal7~1_combout )

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Equal7~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~97_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~97 .lut_mask = 16'hAA00;
defparam \main_reg|regFile~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N24
cycloneive_lcell_comb \main_reg|regFile~98 (
// Equation(s):
// \main_reg|regFile~98_combout  = (\main_reg|regFile~48_combout  & (\instr[28]~4_combout  & (!\Equal2~0_combout ))) # (!\main_reg|regFile~48_combout  & (((\Equal2~0_combout ) # (\main_reg|regFile~97_combout ))))

	.dataa(\instr[28]~4_combout ),
	.datab(\main_reg|regFile~48_combout ),
	.datac(\Equal2~0_combout ),
	.datad(\main_reg|regFile~97_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~98_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~98 .lut_mask = 16'h3B38;
defparam \main_reg|regFile~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N8
cycloneive_lcell_comb \main_reg|regFile~108 (
// Equation(s):
// \main_reg|regFile~108_combout  = (\alu_ctrl~21_combout ) # (!\alu|Mux30~9_combout )

	.dataa(\alu|Mux30~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu_ctrl~21_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~108_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~108 .lut_mask = 16'hFF55;
defparam \main_reg|regFile~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N26
cycloneive_lcell_comb \alu|ShiftLeft0~32 (
// Equation(s):
// \alu|ShiftLeft0~32_combout  = (\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [21])) # (!\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [23])))

	.dataa(\main_reg|rf_out1 [21]),
	.datab(\main_reg|rf_out1 [23]),
	.datac(gnd),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~32 .lut_mask = 16'hAACC;
defparam \alu|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N30
cycloneive_lcell_comb \alu|ShiftLeft0~89 (
// Equation(s):
// \alu|ShiftLeft0~89_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[0]~58_combout  & ((\alu|ShiftLeft0~32_combout ))) # (!\alu_in2[0]~58_combout  & (\alu|ShiftLeft0~74_combout ))))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\alu|ShiftLeft0~74_combout ),
	.datac(\alu|ShiftLeft0~32_combout ),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~89_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~89 .lut_mask = 16'h00E4;
defparam \alu|ShiftLeft0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N16
cycloneive_lcell_comb \alu|ShiftLeft0~90 (
// Equation(s):
// \alu|ShiftLeft0~90_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[0]~58_combout  & ((\main_reg|rf_out1 [25]))) # (!\alu_in2[0]~58_combout  & (\main_reg|rf_out1 [26]))))

	.dataa(\main_reg|rf_out1 [26]),
	.datab(\alu_in2[0]~58_combout ),
	.datac(\main_reg|rf_out1 [25]),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~90_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~90 .lut_mask = 16'h00E2;
defparam \alu|ShiftLeft0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N6
cycloneive_lcell_comb \alu|ShiftLeft0~91 (
// Equation(s):
// \alu|ShiftLeft0~91_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[0]~58_combout  & (\main_reg|rf_out1 [27])) # (!\alu_in2[0]~58_combout  & ((\main_reg|rf_out1 [28])))))

	.dataa(\alu_in1[12]~38_combout ),
	.datab(\main_reg|rf_out1 [27]),
	.datac(\main_reg|rf_out1 [28]),
	.datad(\alu_in2[0]~58_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~91_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~91 .lut_mask = 16'h4450;
defparam \alu|ShiftLeft0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N8
cycloneive_lcell_comb \main_reg|regFile~99 (
// Equation(s):
// \main_reg|regFile~99_combout  = (\alu|Mux30~15_combout  & (((\alu|Mux30~14_combout )))) # (!\alu|Mux30~15_combout  & ((\alu|Mux30~14_combout  & (\alu|ShiftLeft0~90_combout )) # (!\alu|Mux30~14_combout  & ((\alu|ShiftLeft0~91_combout )))))

	.dataa(\alu|Mux30~15_combout ),
	.datab(\alu|ShiftLeft0~90_combout ),
	.datac(\alu|Mux30~14_combout ),
	.datad(\alu|ShiftLeft0~91_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~99_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~99 .lut_mask = 16'hE5E0;
defparam \main_reg|regFile~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N2
cycloneive_lcell_comb \main_reg|regFile~100 (
// Equation(s):
// \main_reg|regFile~100_combout  = (\alu|Mux30~15_combout  & ((\main_reg|regFile~99_combout  & ((\alu|ShiftLeft0~94_combout ))) # (!\main_reg|regFile~99_combout  & (\alu|ShiftLeft0~89_combout )))) # (!\alu|Mux30~15_combout  & (((\main_reg|regFile~99_combout 
// ))))

	.dataa(\alu|ShiftLeft0~89_combout ),
	.datab(\alu|ShiftLeft0~94_combout ),
	.datac(\alu|Mux30~15_combout ),
	.datad(\main_reg|regFile~99_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~100_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~100 .lut_mask = 16'hCFA0;
defparam \main_reg|regFile~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N6
cycloneive_lcell_comb \alu|Equal0~74 (
// Equation(s):
// \alu|Equal0~74_combout  = (\main_reg|rf_out2 [28] & (\alu_in2[29]~10_combout  $ (((\main_reg|rf_out1 [28] & !\alu_in1[12]~38_combout ))))) # (!\main_reg|rf_out2 [28] & (\main_reg|rf_out1 [28] & ((!\alu_in1[12]~38_combout ))))

	.dataa(\main_reg|rf_out2 [28]),
	.datab(\main_reg|rf_out1 [28]),
	.datac(\alu_in2[29]~10_combout ),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~74_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~74 .lut_mask = 16'hA06C;
defparam \alu|Equal0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N12
cycloneive_lcell_comb \main_reg|regFile~101 (
// Equation(s):
// \main_reg|regFile~101_combout  = (\alu_ctrl~21_combout  & (((\main_reg|regFile~51_combout  & \alu|ShiftRight1~67_combout )))) # (!\alu_ctrl~21_combout  & ((\alu|Equal0~74_combout ) # ((!\main_reg|regFile~51_combout ))))

	.dataa(\alu_ctrl~21_combout ),
	.datab(\alu|Equal0~74_combout ),
	.datac(\main_reg|regFile~51_combout ),
	.datad(\alu|ShiftRight1~67_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~101_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~101 .lut_mask = 16'hE545;
defparam \main_reg|regFile~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N14
cycloneive_lcell_comb \main_reg|regFile~102 (
// Equation(s):
// \main_reg|regFile~102_combout  = (\alu_ctrl~19_combout  & ((\alu_in1[28]~9_combout  & ((\alu_in2[28]~14_combout ) # (\main_reg|regFile~101_combout ))) # (!\alu_in1[28]~9_combout  & (\alu_in2[28]~14_combout  & \main_reg|regFile~101_combout )))) # 
// (!\alu_ctrl~19_combout  & (((\main_reg|regFile~101_combout ))))

	.dataa(\alu_ctrl~19_combout ),
	.datab(\alu_in1[28]~9_combout ),
	.datac(\alu_in2[28]~14_combout ),
	.datad(\main_reg|regFile~101_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~102_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~102 .lut_mask = 16'hFD80;
defparam \main_reg|regFile~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N16
cycloneive_lcell_comb \main_reg|regFile~103 (
// Equation(s):
// \main_reg|regFile~103_combout  = (\main_reg|regFile~56_combout  & (((\main_reg|regFile~102_combout ) # (!\main_reg|regFile~54_combout )))) # (!\main_reg|regFile~56_combout  & (\alu|Add0~56_combout  & ((\main_reg|regFile~54_combout ))))

	.dataa(\alu|Add0~56_combout ),
	.datab(\main_reg|regFile~56_combout ),
	.datac(\main_reg|regFile~102_combout ),
	.datad(\main_reg|regFile~54_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~103_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~103 .lut_mask = 16'hE2CC;
defparam \main_reg|regFile~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N6
cycloneive_lcell_comb \main_reg|regFile~104 (
// Equation(s):
// \main_reg|regFile~104_combout  = (\main_reg|regFile~1013_combout  & ((\main_reg|regFile~103_combout  & ((\alu|ShiftLeft0~99_combout ))) # (!\main_reg|regFile~103_combout  & (\main_reg|regFile~100_combout )))) # (!\main_reg|regFile~1013_combout  & 
// (((\main_reg|regFile~103_combout ))))

	.dataa(\main_reg|regFile~1013_combout ),
	.datab(\main_reg|regFile~100_combout ),
	.datac(\alu|ShiftLeft0~99_combout ),
	.datad(\main_reg|regFile~103_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~104_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~104 .lut_mask = 16'hF588;
defparam \main_reg|regFile~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N6
cycloneive_lcell_comb \main_reg|regFile~105 (
// Equation(s):
// \main_reg|regFile~105_combout  = (\main_reg|regFile~104_combout  & ((!\alu|ShiftRight0~38_combout ) # (!\main_reg|regFile~1013_combout )))

	.dataa(\main_reg|regFile~1013_combout ),
	.datab(gnd),
	.datac(\alu|ShiftRight0~38_combout ),
	.datad(\main_reg|regFile~104_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~105_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~105 .lut_mask = 16'h5F00;
defparam \main_reg|regFile~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N28
cycloneive_lcell_comb \main_reg|regFile~106 (
// Equation(s):
// \main_reg|regFile~106_combout  = (\main_reg|regFile~66_combout  & ((\main_reg|regFile~50_combout  & (\alu|Add1~56_combout )) # (!\main_reg|regFile~50_combout  & ((\main_reg|regFile~105_combout ))))) # (!\main_reg|regFile~66_combout  & 
// (((!\main_reg|regFile~50_combout ))))

	.dataa(\main_reg|regFile~66_combout ),
	.datab(\alu|Add1~56_combout ),
	.datac(\main_reg|regFile~50_combout ),
	.datad(\main_reg|regFile~105_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~106_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~106 .lut_mask = 16'h8F85;
defparam \main_reg|regFile~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N10
cycloneive_lcell_comb \main_reg|regFile~107 (
// Equation(s):
// \main_reg|regFile~107_combout  = (\alu|Mux30~9_combout  & ((\main_reg|regFile~106_combout  & ((\alu|ShiftRight0~93_combout ))) # (!\main_reg|regFile~106_combout  & (\alu_in1[31]~6_combout )))) # (!\alu|Mux30~9_combout  & (((\main_reg|regFile~106_combout 
// ))))

	.dataa(\alu|Mux30~9_combout ),
	.datab(\alu_in1[31]~6_combout ),
	.datac(\alu|ShiftRight0~93_combout ),
	.datad(\main_reg|regFile~106_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~107_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~107 .lut_mask = 16'hF588;
defparam \main_reg|regFile~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N18
cycloneive_lcell_comb \main_reg|regFile~109 (
// Equation(s):
// \main_reg|regFile~109_combout  = (\main_reg|regFile~49_combout  & (((\main_reg|regFile~108_combout  & \main_reg|regFile~107_combout )) # (!\main_reg|regFile~98_combout ))) # (!\main_reg|regFile~49_combout  & (\main_reg|regFile~98_combout ))

	.dataa(\main_reg|regFile~49_combout ),
	.datab(\main_reg|regFile~98_combout ),
	.datac(\main_reg|regFile~108_combout ),
	.datad(\main_reg|regFile~107_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~109_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~109 .lut_mask = 16'hE666;
defparam \main_reg|regFile~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N12
cycloneive_lcell_comb \main_reg|regFile~110 (
// Equation(s):
// \main_reg|regFile~110_combout  = (\main_reg|regFile~109_combout  & ((\main_reg|regFile~98_combout ) # (\alu|Mult0|auto_generated|op_1~20_combout )))

	.dataa(gnd),
	.datab(\main_reg|regFile~98_combout ),
	.datac(\alu|Mult0|auto_generated|op_1~20_combout ),
	.datad(\main_reg|regFile~109_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~110_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~110 .lut_mask = 16'hFC00;
defparam \main_reg|regFile~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N16
cycloneive_lcell_comb \main_reg|regFile~122 (
// Equation(s):
// \main_reg|regFile~122_combout  = (\main_reg|regFile~71_combout  & (((!\main_reg|regFile~121_combout )))) # (!\main_reg|regFile~71_combout  & ((\main_reg|regFile~121_combout  & ((\main_reg|regFile~110_combout ))) # (!\main_reg|regFile~121_combout  & 
// (\main_reg|rf_out2 [28]))))

	.dataa(\main_reg|rf_out2 [28]),
	.datab(\main_reg|regFile~71_combout ),
	.datac(\main_reg|regFile~121_combout ),
	.datad(\main_reg|regFile~110_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~122_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~122 .lut_mask = 16'h3E0E;
defparam \main_reg|regFile~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N0
cycloneive_lcell_comb \main_reg|regFile~133 (
// Equation(s):
// \main_reg|regFile~133_combout  = (\wen_prot~q  & (((\main_reg|regFile~122_combout )))) # (!\wen_prot~q  & ((\reg_store_addr[4]~3_combout  & (\main_reg|regFile~132_combout )) # (!\reg_store_addr[4]~3_combout  & ((\main_reg|regFile~122_combout )))))

	.dataa(\wen_prot~q ),
	.datab(\reg_store_addr[4]~3_combout ),
	.datac(\main_reg|regFile~132_combout ),
	.datad(\main_reg|regFile~122_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~133_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~133 .lut_mask = 16'hFB40;
defparam \main_reg|regFile~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N0
cycloneive_lcell_comb \main_reg|regFile[26][28]~feeder (
// Equation(s):
// \main_reg|regFile[26][28]~feeder_combout  = \main_reg|regFile~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~133_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[26][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[26][28]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[26][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N1
dffeas \main_reg|regFile[26][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[26][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[26][28] .is_wysiwyg = "true";
defparam \main_reg|regFile[26][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N24
cycloneive_lcell_comb \main_reg|rf_out2~65 (
// Equation(s):
// \main_reg|rf_out2~65_combout  = (\reg_read_addr2[2]~10_combout  & (((\main_reg|regFile[22][28]~q ) # (\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (\main_reg|regFile[18][28]~q  & ((!\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[18][28]~q ),
	.datab(\main_reg|regFile[22][28]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~65_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~65 .lut_mask = 16'hF0CA;
defparam \main_reg|rf_out2~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N6
cycloneive_lcell_comb \main_reg|rf_out2~66 (
// Equation(s):
// \main_reg|rf_out2~66_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~65_combout  & ((\main_reg|regFile[30][28]~q ))) # (!\main_reg|rf_out2~65_combout  & (\main_reg|regFile[26][28]~q )))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~65_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|regFile[26][28]~q ),
	.datac(\main_reg|regFile[30][28]~q ),
	.datad(\main_reg|rf_out2~65_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~66_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~66 .lut_mask = 16'hF588;
defparam \main_reg|rf_out2~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N26
cycloneive_lcell_comb \main_reg|rf_out2~67 (
// Equation(s):
// \main_reg|rf_out2~67_combout  = (\reg_read_addr2[2]~10_combout  & (((\main_reg|regFile[20][28]~q ) # (\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (\main_reg|regFile[16][28]~q  & ((!\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[16][28]~q ),
	.datab(\main_reg|regFile[20][28]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~67_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~67 .lut_mask = 16'hF0CA;
defparam \main_reg|rf_out2~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N30
cycloneive_lcell_comb \main_reg|rf_out2~68 (
// Equation(s):
// \main_reg|rf_out2~68_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~67_combout  & (\main_reg|regFile[28][28]~q )) # (!\main_reg|rf_out2~67_combout  & ((\main_reg|regFile[24][28]~q ))))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~67_combout ))))

	.dataa(\main_reg|regFile[28][28]~q ),
	.datab(\main_reg|regFile[24][28]~q ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\main_reg|rf_out2~67_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~68_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~68 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out2~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N2
cycloneive_lcell_comb \main_reg|rf_out2~69 (
// Equation(s):
// \main_reg|rf_out2~69_combout  = (\reg_read_addr2[0]~12_combout  & (\reg_read_addr2[1]~11_combout )) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & (\main_reg|rf_out2~66_combout )) # (!\reg_read_addr2[1]~11_combout  & 
// ((\main_reg|rf_out2~68_combout )))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|rf_out2~66_combout ),
	.datad(\main_reg|rf_out2~68_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~69_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~69 .lut_mask = 16'hD9C8;
defparam \main_reg|rf_out2~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N26
cycloneive_lcell_comb \main_reg|rf_out2~70 (
// Equation(s):
// \main_reg|rf_out2~70_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & (\main_reg|regFile[27][28]~q )) # (!\reg_read_addr2[3]~9_combout  & 
// ((\main_reg|regFile[19][28]~q )))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|regFile[27][28]~q ),
	.datac(\main_reg|regFile[19][28]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~70_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~70 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out2~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N24
cycloneive_lcell_comb \main_reg|rf_out2~71 (
// Equation(s):
// \main_reg|rf_out2~71_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~70_combout  & ((\main_reg|regFile[31][28]~q ))) # (!\main_reg|rf_out2~70_combout  & (\main_reg|regFile[23][28]~q )))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~70_combout ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|regFile[23][28]~q ),
	.datac(\main_reg|rf_out2~70_combout ),
	.datad(\main_reg|regFile[31][28]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~71_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~71 .lut_mask = 16'hF858;
defparam \main_reg|rf_out2~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N14
cycloneive_lcell_comb \main_reg|rf_out2~63 (
// Equation(s):
// \main_reg|rf_out2~63_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|regFile[25][28]~q ) # ((\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & (((!\reg_read_addr2[2]~10_combout  & \main_reg|regFile[17][28]~q ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|regFile[25][28]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|regFile[17][28]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~63_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~63 .lut_mask = 16'hADA8;
defparam \main_reg|rf_out2~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N0
cycloneive_lcell_comb \main_reg|rf_out2~64 (
// Equation(s):
// \main_reg|rf_out2~64_combout  = (\main_reg|rf_out2~63_combout  & ((\main_reg|regFile[29][28]~q ) # ((!\reg_read_addr2[2]~10_combout )))) # (!\main_reg|rf_out2~63_combout  & (((\main_reg|regFile[21][28]~q  & \reg_read_addr2[2]~10_combout ))))

	.dataa(\main_reg|regFile[29][28]~q ),
	.datab(\main_reg|rf_out2~63_combout ),
	.datac(\main_reg|regFile[21][28]~q ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~64_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~64 .lut_mask = 16'hB8CC;
defparam \main_reg|rf_out2~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N8
cycloneive_lcell_comb \main_reg|rf_out2~72 (
// Equation(s):
// \main_reg|rf_out2~72_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~69_combout  & (\main_reg|rf_out2~71_combout )) # (!\main_reg|rf_out2~69_combout  & ((\main_reg|rf_out2~64_combout ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (\main_reg|rf_out2~69_combout ))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|rf_out2~69_combout ),
	.datac(\main_reg|rf_out2~71_combout ),
	.datad(\main_reg|rf_out2~64_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~72_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~72 .lut_mask = 16'hE6C4;
defparam \main_reg|rf_out2~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N28
cycloneive_lcell_comb \main_reg|rf_out2~80 (
// Equation(s):
// \main_reg|rf_out2~80_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & ((\main_reg|regFile[13][28]~q ))) # (!\reg_read_addr2[0]~12_combout  & 
// (\main_reg|regFile[12][28]~q ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|regFile[12][28]~q ),
	.datac(\main_reg|regFile[13][28]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~80_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~80 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out2~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N10
cycloneive_lcell_comb \main_reg|rf_out2~81 (
// Equation(s):
// \main_reg|rf_out2~81_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~80_combout  & ((\main_reg|regFile[15][28]~q ))) # (!\main_reg|rf_out2~80_combout  & (\main_reg|regFile[14][28]~q )))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~80_combout ))))

	.dataa(\main_reg|regFile[14][28]~q ),
	.datab(\main_reg|regFile[15][28]~q ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\main_reg|rf_out2~80_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~81_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~81 .lut_mask = 16'hCFA0;
defparam \main_reg|rf_out2~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N18
cycloneive_lcell_comb \main_reg|rf_out2~75 (
// Equation(s):
// \main_reg|rf_out2~75_combout  = (\reg_read_addr2[0]~12_combout  & (((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[10][28]~q )) # (!\reg_read_addr2[1]~11_combout  & 
// ((\main_reg|regFile[8][28]~q )))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|regFile[10][28]~q ),
	.datac(\main_reg|regFile[8][28]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~75_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~75 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out2~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N24
cycloneive_lcell_comb \main_reg|rf_out2~76 (
// Equation(s):
// \main_reg|rf_out2~76_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~75_combout  & (\main_reg|regFile[11][28]~q )) # (!\main_reg|rf_out2~75_combout  & ((\main_reg|regFile[9][28]~q ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~75_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|regFile[11][28]~q ),
	.datac(\main_reg|regFile[9][28]~q ),
	.datad(\main_reg|rf_out2~75_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~76_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~76 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N24
cycloneive_lcell_comb \main_reg|rf_out2~77 (
// Equation(s):
// \main_reg|rf_out2~77_combout  = (\reg_read_addr2[1]~11_combout  & (((\main_reg|regFile[2][28]~q ) # (\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[0][28]~q  & ((!\reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[0][28]~q ),
	.datab(\main_reg|regFile[2][28]~q ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~77_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~77 .lut_mask = 16'hF0CA;
defparam \main_reg|rf_out2~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N22
cycloneive_lcell_comb \main_reg|rf_out2~78 (
// Equation(s):
// \main_reg|rf_out2~78_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~77_combout  & ((\main_reg|regFile[3][28]~q ))) # (!\main_reg|rf_out2~77_combout  & (\main_reg|regFile[1][28]~q )))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~77_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|regFile[1][28]~q ),
	.datac(\main_reg|regFile[3][28]~q ),
	.datad(\main_reg|rf_out2~77_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~78_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~78 .lut_mask = 16'hF588;
defparam \main_reg|rf_out2~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N30
cycloneive_lcell_comb \main_reg|rf_out2~79 (
// Equation(s):
// \main_reg|rf_out2~79_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & (\main_reg|rf_out2~76_combout )) # (!\reg_read_addr2[3]~9_combout  & 
// ((\main_reg|rf_out2~78_combout )))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|rf_out2~76_combout ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\main_reg|rf_out2~78_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~79_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~79 .lut_mask = 16'hE5E0;
defparam \main_reg|rf_out2~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N16
cycloneive_lcell_comb \main_reg|rf_out2~73 (
// Equation(s):
// \main_reg|rf_out2~73_combout  = (\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout ) # ((\main_reg|regFile[5][28]~q )))) # (!\reg_read_addr2[0]~12_combout  & (!\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[4][28]~q ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[5][28]~q ),
	.datad(\main_reg|regFile[4][28]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~73_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~73 .lut_mask = 16'hB9A8;
defparam \main_reg|rf_out2~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N28
cycloneive_lcell_comb \main_reg|rf_out2~74 (
// Equation(s):
// \main_reg|rf_out2~74_combout  = (\main_reg|rf_out2~73_combout  & (((\main_reg|regFile[7][28]~q )) # (!\reg_read_addr2[1]~11_combout ))) # (!\main_reg|rf_out2~73_combout  & (\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[6][28]~q ))))

	.dataa(\main_reg|rf_out2~73_combout ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[7][28]~q ),
	.datad(\main_reg|regFile[6][28]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~74_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~74 .lut_mask = 16'hE6A2;
defparam \main_reg|rf_out2~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N2
cycloneive_lcell_comb \main_reg|rf_out2~82 (
// Equation(s):
// \main_reg|rf_out2~82_combout  = (\main_reg|rf_out2~79_combout  & ((\main_reg|rf_out2~81_combout ) # ((!\reg_read_addr2[2]~10_combout )))) # (!\main_reg|rf_out2~79_combout  & (((\reg_read_addr2[2]~10_combout  & \main_reg|rf_out2~74_combout ))))

	.dataa(\main_reg|rf_out2~81_combout ),
	.datab(\main_reg|rf_out2~79_combout ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|rf_out2~74_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~82_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~82 .lut_mask = 16'hBC8C;
defparam \main_reg|rf_out2~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N10
cycloneive_lcell_comb \main_reg|rf_out2~83 (
// Equation(s):
// \main_reg|rf_out2~83_combout  = (\reg_read_addr2[4]~13_combout  & (\main_reg|rf_out2~72_combout )) # (!\reg_read_addr2[4]~13_combout  & ((\main_reg|rf_out2~82_combout )))

	.dataa(gnd),
	.datab(\reg_read_addr2[4]~13_combout ),
	.datac(\main_reg|rf_out2~72_combout ),
	.datad(\main_reg|rf_out2~82_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~83_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~83 .lut_mask = 16'hF3C0;
defparam \main_reg|rf_out2~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N11
dffeas \main_reg|rf_out2[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out2~83_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out2[28] .is_wysiwyg = "true";
defparam \main_reg|rf_out2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N8
cycloneive_lcell_comb \mem_data_in[28]~7 (
// Equation(s):
// \mem_data_in[28]~7_combout  = (\main_reg|rf_out2 [28] & \Equal8~0_combout )

	.dataa(gnd),
	.datab(\main_reg|rf_out2 [28]),
	.datac(gnd),
	.datad(\Equal8~0_combout ),
	.cin(gnd),
	.combout(\mem_data_in[28]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem_data_in[28]~7 .lut_mask = 16'hCC00;
defparam \mem_data_in[28]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N26
cycloneive_lcell_comb \main_reg|regFile~163 (
// Equation(s):
// \main_reg|regFile~163_combout  = (\main_memory|altsyncram_component|auto_generated|q_a [27] & ((\main_reg|regFile~150_combout ) # ((\main_reg|regFile~1016_combout )))) # (!\main_memory|altsyncram_component|auto_generated|q_a [27] & 
// (((\main_reg|regFile~149_combout  & \main_reg|regFile~1016_combout ))))

	.dataa(\main_reg|regFile~150_combout ),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [27]),
	.datac(\main_reg|regFile~149_combout ),
	.datad(\main_reg|regFile~1016_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~163_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~163 .lut_mask = 16'hFC88;
defparam \main_reg|regFile~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N20
cycloneive_lcell_comb \main_reg|regFile~162 (
// Equation(s):
// \main_reg|regFile~162_combout  = (\main_reg|regFile~150_combout  & ((\instr[27]~5_combout ) # ((!\main_reg|regFile~149_combout  & !\main_reg|regFile~161_combout )))) # (!\main_reg|regFile~150_combout  & ((\main_reg|regFile~149_combout ) # 
// ((\main_reg|regFile~161_combout ))))

	.dataa(\main_reg|regFile~149_combout ),
	.datab(\instr[27]~5_combout ),
	.datac(\main_reg|regFile~150_combout ),
	.datad(\main_reg|regFile~161_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~162_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~162 .lut_mask = 16'hCFDA;
defparam \main_reg|regFile~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N12
cycloneive_lcell_comb \main_reg|regFile~164 (
// Equation(s):
// \main_reg|regFile~164_combout  = (\main_reg|regFile~1016_combout  & (\main_reg|regFile~162_combout  & ((\main_reg|regFile~161_combout ) # (\main_reg|regFile~163_combout )))) # (!\main_reg|regFile~1016_combout  & (((\main_reg|regFile~163_combout ))))

	.dataa(\main_reg|regFile~1016_combout ),
	.datab(\main_reg|regFile~161_combout ),
	.datac(\main_reg|regFile~163_combout ),
	.datad(\main_reg|regFile~162_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~164_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~164 .lut_mask = 16'hF850;
defparam \main_reg|regFile~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N0
cycloneive_lcell_comb \main_reg|regFile~139 (
// Equation(s):
// \main_reg|regFile~139_combout  = (!\main_reg|regFile~138_combout  & ((!\alu|ShiftRight0~38_combout ) # (!\alu_ctrl~21_combout )))

	.dataa(\alu_ctrl~21_combout ),
	.datab(\alu|ShiftRight0~38_combout ),
	.datac(gnd),
	.datad(\main_reg|regFile~138_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~139_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~139 .lut_mask = 16'h0077;
defparam \main_reg|regFile~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N0
cycloneive_lcell_comb \alu|ShiftLeft0~100 (
// Equation(s):
// \alu|ShiftLeft0~100_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[0]~58_combout  & ((\alu|ShiftLeft0~31_combout ))) # (!\alu_in2[0]~58_combout  & (\alu|ShiftLeft0~32_combout ))))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\alu_in1[12]~38_combout ),
	.datac(\alu|ShiftLeft0~32_combout ),
	.datad(\alu|ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~100_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~100 .lut_mask = 16'h3210;
defparam \alu|ShiftLeft0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N26
cycloneive_lcell_comb \main_reg|regFile~134 (
// Equation(s):
// \main_reg|regFile~134_combout  = (\alu_in2[4]~50_combout  & ((\alu_in2[4]~72_combout ) # ((!\alu_in2[3]~70_combout  & \alu_in2[2]~65_combout ))))

	.dataa(\alu_in2[3]~70_combout ),
	.datab(\alu_in2[4]~50_combout ),
	.datac(\alu_in2[4]~72_combout ),
	.datad(\alu_in2[2]~65_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~134_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~134 .lut_mask = 16'hC4C0;
defparam \main_reg|regFile~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N18
cycloneive_lcell_comb \alu|ShiftLeft0~37 (
// Equation(s):
// \alu|ShiftLeft0~37_combout  = (!\alu_in2[0]~58_combout  & ((\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [25]))) # (!\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [27]))))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\main_reg|rf_out1 [27]),
	.datac(\main_reg|rf_out1 [25]),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~37 .lut_mask = 16'h5044;
defparam \alu|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N4
cycloneive_lcell_comb \alu|ShiftLeft0~103 (
// Equation(s):
// \alu|ShiftLeft0~103_combout  = (!\alu_in1[12]~38_combout  & ((\alu|ShiftLeft0~37_combout ) # ((\alu_in2[0]~58_combout  & \alu|ShiftLeft0~38_combout ))))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\alu|ShiftLeft0~37_combout ),
	.datac(\alu|ShiftLeft0~38_combout ),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~103_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~103 .lut_mask = 16'h00EC;
defparam \alu|ShiftLeft0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N0
cycloneive_lcell_comb \main_reg|regFile~135 (
// Equation(s):
// \main_reg|regFile~135_combout  = (\alu_in2[4]~50_combout  & ((\alu_in2[3]~59_combout ) # ((\alu_in2[3]~53_combout ) # (\alu_in2[4]~72_combout ))))

	.dataa(\alu_in2[3]~59_combout ),
	.datab(\alu_in2[3]~53_combout ),
	.datac(\alu_in2[4]~72_combout ),
	.datad(\alu_in2[4]~50_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~135_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~135 .lut_mask = 16'hFE00;
defparam \main_reg|regFile~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N14
cycloneive_lcell_comb \main_reg|regFile~136 (
// Equation(s):
// \main_reg|regFile~136_combout  = (\main_reg|regFile~134_combout  & (((\main_reg|regFile~135_combout )))) # (!\main_reg|regFile~134_combout  & ((\main_reg|regFile~135_combout  & ((\alu|ShiftLeft0~102_combout ))) # (!\main_reg|regFile~135_combout  & 
// (\alu|ShiftLeft0~103_combout ))))

	.dataa(\alu|ShiftLeft0~103_combout ),
	.datab(\main_reg|regFile~134_combout ),
	.datac(\main_reg|regFile~135_combout ),
	.datad(\alu|ShiftLeft0~102_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~136_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~136 .lut_mask = 16'hF2C2;
defparam \main_reg|regFile~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N24
cycloneive_lcell_comb \main_reg|regFile~137 (
// Equation(s):
// \main_reg|regFile~137_combout  = (\main_reg|regFile~134_combout  & ((\main_reg|regFile~136_combout  & ((\alu|ShiftLeft0~105_combout ))) # (!\main_reg|regFile~136_combout  & (\alu|ShiftLeft0~100_combout )))) # (!\main_reg|regFile~134_combout  & 
// (((\main_reg|regFile~136_combout ))))

	.dataa(\alu|ShiftLeft0~100_combout ),
	.datab(\main_reg|regFile~134_combout ),
	.datac(\main_reg|regFile~136_combout ),
	.datad(\alu|ShiftLeft0~105_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~137_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~137 .lut_mask = 16'hF838;
defparam \main_reg|regFile~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N16
cycloneive_lcell_comb \main_reg|regFile~146 (
// Equation(s):
// \main_reg|regFile~146_combout  = (\main_reg|regFile~138_combout  & (((!\alu_ctrl~11_combout  & \Equal11~0_combout )))) # (!\main_reg|regFile~138_combout  & (\alu_ctrl~21_combout ))

	.dataa(\alu_ctrl~21_combout ),
	.datab(\alu_ctrl~11_combout ),
	.datac(\Equal11~0_combout ),
	.datad(\main_reg|regFile~138_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~146_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~146 .lut_mask = 16'h30AA;
defparam \main_reg|regFile~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N8
cycloneive_lcell_comb \alu|Equal0~54 (
// Equation(s):
// \alu|Equal0~54_combout  = (\main_reg|rf_out2 [27] & (\alu_in2[29]~10_combout  $ (((\main_reg|rf_out1 [27] & !\alu_in1[12]~38_combout ))))) # (!\main_reg|rf_out2 [27] & (((\main_reg|rf_out1 [27] & !\alu_in1[12]~38_combout ))))

	.dataa(\main_reg|rf_out2 [27]),
	.datab(\alu_in2[29]~10_combout ),
	.datac(\main_reg|rf_out1 [27]),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~54_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~54 .lut_mask = 16'h8878;
defparam \alu|Equal0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N28
cycloneive_lcell_comb \main_reg|regFile~141 (
// Equation(s):
// \main_reg|regFile~141_combout  = (\alu_ctrl~21_combout  & (\alu|ShiftRight1~61_combout  & ((\main_reg|regFile~51_combout )))) # (!\alu_ctrl~21_combout  & (((\alu|Equal0~54_combout ) # (!\main_reg|regFile~51_combout ))))

	.dataa(\alu_ctrl~21_combout ),
	.datab(\alu|ShiftRight1~61_combout ),
	.datac(\alu|Equal0~54_combout ),
	.datad(\main_reg|regFile~51_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~141_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~141 .lut_mask = 16'hD855;
defparam \main_reg|regFile~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N22
cycloneive_lcell_comb \main_reg|regFile~142 (
// Equation(s):
// \main_reg|regFile~142_combout  = (\alu_in1[27]~10_combout  & ((\main_reg|regFile~141_combout ) # ((\alu_ctrl~19_combout  & \alu_in2[27]~15_combout )))) # (!\alu_in1[27]~10_combout  & (\main_reg|regFile~141_combout  & ((\alu_in2[27]~15_combout ) # 
// (!\alu_ctrl~19_combout ))))

	.dataa(\alu_in1[27]~10_combout ),
	.datab(\alu_ctrl~19_combout ),
	.datac(\alu_in2[27]~15_combout ),
	.datad(\main_reg|regFile~141_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~142_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~142 .lut_mask = 16'hFB80;
defparam \main_reg|regFile~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N24
cycloneive_lcell_comb \main_reg|regFile~143 (
// Equation(s):
// \main_reg|regFile~143_combout  = (\main_reg|regFile~50_combout  & (((!\main_reg|regFile~66_combout ) # (!\alu|Add1~54_combout )))) # (!\main_reg|regFile~50_combout  & (!\main_reg|regFile~142_combout  & ((\main_reg|regFile~66_combout ))))

	.dataa(\main_reg|regFile~142_combout ),
	.datab(\main_reg|regFile~50_combout ),
	.datac(\alu|Add1~54_combout ),
	.datad(\main_reg|regFile~66_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~143_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~143 .lut_mask = 16'h1DCC;
defparam \main_reg|regFile~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N30
cycloneive_lcell_comb \main_reg|regFile~144 (
// Equation(s):
// \main_reg|regFile~144_combout  = (\alu|Mux30~9_combout  & ((\main_reg|regFile~143_combout  & ((\alu_in1[31]~6_combout ))) # (!\main_reg|regFile~143_combout  & (\alu|ShiftRight0~94_combout )))) # (!\alu|Mux30~9_combout  & (((!\main_reg|regFile~143_combout 
// ))))

	.dataa(\alu|Mux30~9_combout ),
	.datab(\alu|ShiftRight0~94_combout ),
	.datac(\alu_in1[31]~6_combout ),
	.datad(\main_reg|regFile~143_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~144_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~144 .lut_mask = 16'hA0DD;
defparam \main_reg|regFile~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N16
cycloneive_lcell_comb \main_reg|regFile~145 (
// Equation(s):
// \main_reg|regFile~145_combout  = (\main_reg|regFile~144_combout  & ((\alu_ctrl~21_combout ) # (!\alu|Mux30~9_combout )))

	.dataa(\alu_ctrl~21_combout ),
	.datab(gnd),
	.datac(\main_reg|regFile~144_combout ),
	.datad(\alu|Mux30~9_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~145_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~145 .lut_mask = 16'hA0F0;
defparam \main_reg|regFile~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N6
cycloneive_lcell_comb \main_reg|regFile~140 (
// Equation(s):
// \main_reg|regFile~140_combout  = (!\alu_ctrl~20_combout  & (\alu|Mult0|auto_generated|op_1~18_combout  & ((\alu|Mux30~6_combout ) # (!\alu_in1[31]~4_combout ))))

	.dataa(\alu_ctrl~20_combout ),
	.datab(\alu|Mux30~6_combout ),
	.datac(\alu_in1[31]~4_combout ),
	.datad(\alu|Mult0|auto_generated|op_1~18_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~140_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~140 .lut_mask = 16'h4500;
defparam \main_reg|regFile~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N10
cycloneive_lcell_comb \main_reg|regFile~147 (
// Equation(s):
// \main_reg|regFile~147_combout  = (\main_reg|regFile~146_combout  & (((\main_reg|regFile~138_combout  & \main_reg|regFile~140_combout )))) # (!\main_reg|regFile~146_combout  & ((\main_reg|regFile~145_combout ) # ((!\main_reg|regFile~138_combout ))))

	.dataa(\main_reg|regFile~146_combout ),
	.datab(\main_reg|regFile~145_combout ),
	.datac(\main_reg|regFile~138_combout ),
	.datad(\main_reg|regFile~140_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~147_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~147 .lut_mask = 16'hE545;
defparam \main_reg|regFile~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N0
cycloneive_lcell_comb \main_reg|regFile~148 (
// Equation(s):
// \main_reg|regFile~148_combout  = (\main_reg|regFile~139_combout  & ((\main_reg|regFile~147_combout  & ((\alu|Add0~54_combout ))) # (!\main_reg|regFile~147_combout  & (\main_reg|regFile~137_combout )))) # (!\main_reg|regFile~139_combout  & 
// (((\main_reg|regFile~147_combout ))))

	.dataa(\main_reg|regFile~139_combout ),
	.datab(\main_reg|regFile~137_combout ),
	.datac(\alu|Add0~54_combout ),
	.datad(\main_reg|regFile~147_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~148_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~148 .lut_mask = 16'hF588;
defparam \main_reg|regFile~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N2
cycloneive_lcell_comb \main_reg|regFile~165 (
// Equation(s):
// \main_reg|regFile~165_combout  = (\main_reg|regFile~149_combout  & ((\main_reg|regFile~148_combout  & ((\main_reg|regFile~162_combout ))) # (!\main_reg|regFile~148_combout  & (\main_reg|regFile~164_combout )))) # (!\main_reg|regFile~149_combout  & 
// (\main_reg|regFile~164_combout ))

	.dataa(\main_reg|regFile~164_combout ),
	.datab(\main_reg|regFile~162_combout ),
	.datac(\main_reg|regFile~149_combout ),
	.datad(\main_reg|regFile~148_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~165_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~165 .lut_mask = 16'hCAAA;
defparam \main_reg|regFile~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N4
cycloneive_lcell_comb \main_reg|regFile~179 (
// Equation(s):
// \main_reg|regFile~179_combout  = (\main_reg|regFile~1017_combout  & ((\main_reg|regFile~178_combout ) # ((\wen_prot~q  & \main_reg|regFile~165_combout ))))

	.dataa(\main_reg|regFile~1017_combout ),
	.datab(\main_reg|regFile~178_combout ),
	.datac(\wen_prot~q ),
	.datad(\main_reg|regFile~165_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~179_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~179 .lut_mask = 16'hA888;
defparam \main_reg|regFile~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y37_N21
dffeas \main_reg|regFile[14][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~179_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[14][27] .is_wysiwyg = "true";
defparam \main_reg|regFile[14][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N22
cycloneive_lcell_comb \main_reg|rf_out2~101 (
// Equation(s):
// \main_reg|rf_out2~101_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[14][27]~q ) # ((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & (((\main_reg|regFile[12][27]~q  & !\reg_read_addr2[0]~12_combout ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|regFile[14][27]~q ),
	.datac(\main_reg|regFile[12][27]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~101_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~101 .lut_mask = 16'hAAD8;
defparam \main_reg|rf_out2~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N24
cycloneive_lcell_comb \main_reg|rf_out2~102 (
// Equation(s):
// \main_reg|rf_out2~102_combout  = (\main_reg|rf_out2~101_combout  & (((\main_reg|regFile[15][27]~q ) # (!\reg_read_addr2[0]~12_combout )))) # (!\main_reg|rf_out2~101_combout  & (\main_reg|regFile[13][27]~q  & ((\reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|rf_out2~101_combout ),
	.datab(\main_reg|regFile[13][27]~q ),
	.datac(\main_reg|regFile[15][27]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~102_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~102 .lut_mask = 16'hE4AA;
defparam \main_reg|rf_out2~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N28
cycloneive_lcell_comb \main_reg|rf_out2~94 (
// Equation(s):
// \main_reg|rf_out2~94_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & (\main_reg|regFile[9][27]~q )) # (!\reg_read_addr2[0]~12_combout  & 
// ((\main_reg|regFile[8][27]~q )))))

	.dataa(\main_reg|regFile[9][27]~q ),
	.datab(\main_reg|regFile[8][27]~q ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~94_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~94 .lut_mask = 16'hFA0C;
defparam \main_reg|rf_out2~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N14
cycloneive_lcell_comb \main_reg|rf_out2~95 (
// Equation(s):
// \main_reg|rf_out2~95_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~94_combout  & (\main_reg|regFile[11][27]~q )) # (!\main_reg|rf_out2~94_combout  & ((\main_reg|regFile[10][27]~q ))))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~94_combout ))))

	.dataa(\main_reg|regFile[11][27]~q ),
	.datab(\main_reg|regFile[10][27]~q ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\main_reg|rf_out2~94_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~95_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~95 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out2~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N6
cycloneive_lcell_comb \main_reg|rf_out2~98 (
// Equation(s):
// \main_reg|rf_out2~98_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & ((\main_reg|regFile[1][27]~q ))) # (!\reg_read_addr2[0]~12_combout  & 
// (\main_reg|regFile[0][27]~q ))))

	.dataa(\main_reg|regFile[0][27]~q ),
	.datab(\main_reg|regFile[1][27]~q ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~98_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~98 .lut_mask = 16'hFC0A;
defparam \main_reg|rf_out2~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N16
cycloneive_lcell_comb \main_reg|rf_out2~99 (
// Equation(s):
// \main_reg|rf_out2~99_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~98_combout  & (\main_reg|regFile[3][27]~q )) # (!\main_reg|rf_out2~98_combout  & ((\main_reg|regFile[2][27]~q ))))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~98_combout ))))

	.dataa(\main_reg|regFile[3][27]~q ),
	.datab(\main_reg|regFile[2][27]~q ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\main_reg|rf_out2~98_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~99_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~99 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out2~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N4
cycloneive_lcell_comb \main_reg|rf_out2~96 (
// Equation(s):
// \main_reg|rf_out2~96_combout  = (\reg_read_addr2[0]~12_combout  & (((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[6][27]~q ))) # (!\reg_read_addr2[1]~11_combout  & 
// (\main_reg|regFile[4][27]~q ))))

	.dataa(\main_reg|regFile[4][27]~q ),
	.datab(\main_reg|regFile[6][27]~q ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~96_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~96 .lut_mask = 16'hFC0A;
defparam \main_reg|rf_out2~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N22
cycloneive_lcell_comb \main_reg|rf_out2~97 (
// Equation(s):
// \main_reg|rf_out2~97_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~96_combout  & (\main_reg|regFile[7][27]~q )) # (!\main_reg|rf_out2~96_combout  & ((\main_reg|regFile[5][27]~q ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~96_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|regFile[7][27]~q ),
	.datac(\main_reg|rf_out2~96_combout ),
	.datad(\main_reg|regFile[5][27]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~97_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~97 .lut_mask = 16'hDAD0;
defparam \main_reg|rf_out2~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N2
cycloneive_lcell_comb \main_reg|rf_out2~100 (
// Equation(s):
// \main_reg|rf_out2~100_combout  = (\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout ) # ((\main_reg|rf_out2~97_combout )))) # (!\reg_read_addr2[2]~10_combout  & (!\reg_read_addr2[3]~9_combout  & (\main_reg|rf_out2~99_combout )))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|rf_out2~99_combout ),
	.datad(\main_reg|rf_out2~97_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~100_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~100 .lut_mask = 16'hBA98;
defparam \main_reg|rf_out2~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N20
cycloneive_lcell_comb \main_reg|rf_out2~103 (
// Equation(s):
// \main_reg|rf_out2~103_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~100_combout  & (\main_reg|rf_out2~102_combout )) # (!\main_reg|rf_out2~100_combout  & ((\main_reg|rf_out2~95_combout ))))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~100_combout ))))

	.dataa(\main_reg|rf_out2~102_combout ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|rf_out2~95_combout ),
	.datad(\main_reg|rf_out2~100_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~103_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~103 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out2~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N16
cycloneive_lcell_comb \main_reg|rf_out2~91 (
// Equation(s):
// \main_reg|rf_out2~91_combout  = (\reg_read_addr2[2]~10_combout  & (((\main_reg|regFile[23][27]~q ) # (\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (\main_reg|regFile[19][27]~q  & ((!\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[19][27]~q ),
	.datab(\main_reg|regFile[23][27]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~91_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~91 .lut_mask = 16'hF0CA;
defparam \main_reg|rf_out2~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N28
cycloneive_lcell_comb \main_reg|rf_out2~92 (
// Equation(s):
// \main_reg|rf_out2~92_combout  = (\main_reg|rf_out2~91_combout  & (((\main_reg|regFile[31][27]~q ) # (!\reg_read_addr2[3]~9_combout )))) # (!\main_reg|rf_out2~91_combout  & (\main_reg|regFile[27][27]~q  & ((\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|rf_out2~91_combout ),
	.datab(\main_reg|regFile[27][27]~q ),
	.datac(\main_reg|regFile[31][27]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~92_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~92 .lut_mask = 16'hE4AA;
defparam \main_reg|rf_out2~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N28
cycloneive_lcell_comb \main_reg|rf_out2~86 (
// Equation(s):
// \main_reg|rf_out2~86_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout ) # (\main_reg|regFile[21][27]~q )))) # (!\reg_read_addr2[2]~10_combout  & (\main_reg|regFile[17][27]~q  & (!\reg_read_addr2[3]~9_combout )))

	.dataa(\main_reg|regFile[17][27]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\main_reg|regFile[21][27]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~86_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~86 .lut_mask = 16'hCEC2;
defparam \main_reg|rf_out2~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N10
cycloneive_lcell_comb \main_reg|rf_out2~87 (
// Equation(s):
// \main_reg|rf_out2~87_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~86_combout  & ((\main_reg|regFile[29][27]~q ))) # (!\main_reg|rf_out2~86_combout  & (\main_reg|regFile[25][27]~q )))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~86_combout ))))

	.dataa(\main_reg|regFile[25][27]~q ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|regFile[29][27]~q ),
	.datad(\main_reg|rf_out2~86_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~87_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~87 .lut_mask = 16'hF388;
defparam \main_reg|rf_out2~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N2
cycloneive_lcell_comb \main_reg|rf_out2~88 (
// Equation(s):
// \main_reg|rf_out2~88_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|regFile[24][27]~q ) # ((\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & (((\main_reg|regFile[16][27]~q  & !\reg_read_addr2[2]~10_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|regFile[24][27]~q ),
	.datac(\main_reg|regFile[16][27]~q ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~88_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~88 .lut_mask = 16'hAAD8;
defparam \main_reg|rf_out2~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N2
cycloneive_lcell_comb \main_reg|rf_out2~89 (
// Equation(s):
// \main_reg|rf_out2~89_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~88_combout  & (\main_reg|regFile[28][27]~q )) # (!\main_reg|rf_out2~88_combout  & ((\main_reg|regFile[20][27]~q ))))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~88_combout ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|regFile[28][27]~q ),
	.datac(\main_reg|regFile[20][27]~q ),
	.datad(\main_reg|rf_out2~88_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~89_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~89 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N16
cycloneive_lcell_comb \main_reg|rf_out2~90 (
// Equation(s):
// \main_reg|rf_out2~90_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~87_combout ) # ((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & (((!\reg_read_addr2[1]~11_combout  & \main_reg|rf_out2~89_combout ))))

	.dataa(\main_reg|rf_out2~87_combout ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\main_reg|rf_out2~89_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~90_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~90 .lut_mask = 16'hCBC8;
defparam \main_reg|rf_out2~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N18
cycloneive_lcell_comb \main_reg|rf_out2~84 (
// Equation(s):
// \main_reg|rf_out2~84_combout  = (\reg_read_addr2[3]~9_combout  & (((\main_reg|regFile[26][27]~q ) # (\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & (\main_reg|regFile[18][27]~q  & ((!\reg_read_addr2[2]~10_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|regFile[18][27]~q ),
	.datac(\main_reg|regFile[26][27]~q ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~84_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~84 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out2~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N18
cycloneive_lcell_comb \main_reg|rf_out2~85 (
// Equation(s):
// \main_reg|rf_out2~85_combout  = (\main_reg|rf_out2~84_combout  & (((\main_reg|regFile[30][27]~q ) # (!\reg_read_addr2[2]~10_combout )))) # (!\main_reg|rf_out2~84_combout  & (\main_reg|regFile[22][27]~q  & ((\reg_read_addr2[2]~10_combout ))))

	.dataa(\main_reg|rf_out2~84_combout ),
	.datab(\main_reg|regFile[22][27]~q ),
	.datac(\main_reg|regFile[30][27]~q ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~85_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~85 .lut_mask = 16'hE4AA;
defparam \main_reg|rf_out2~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N8
cycloneive_lcell_comb \main_reg|rf_out2~93 (
// Equation(s):
// \main_reg|rf_out2~93_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~90_combout  & (\main_reg|rf_out2~92_combout )) # (!\main_reg|rf_out2~90_combout  & ((\main_reg|rf_out2~85_combout ))))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~90_combout ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|rf_out2~92_combout ),
	.datac(\main_reg|rf_out2~90_combout ),
	.datad(\main_reg|rf_out2~85_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~93_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~93 .lut_mask = 16'hDAD0;
defparam \main_reg|rf_out2~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N28
cycloneive_lcell_comb \main_reg|rf_out2~104 (
// Equation(s):
// \main_reg|rf_out2~104_combout  = (\reg_read_addr2[4]~13_combout  & ((\main_reg|rf_out2~93_combout ))) # (!\reg_read_addr2[4]~13_combout  & (\main_reg|rf_out2~103_combout ))

	.dataa(gnd),
	.datab(\main_reg|rf_out2~103_combout ),
	.datac(\reg_read_addr2[4]~13_combout ),
	.datad(\main_reg|rf_out2~93_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~104_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~104 .lut_mask = 16'hFC0C;
defparam \main_reg|rf_out2~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N29
dffeas \main_reg|rf_out2[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out2~104_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out2[27] .is_wysiwyg = "true";
defparam \main_reg|rf_out2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N4
cycloneive_lcell_comb \mem_data_in[27]~8 (
// Equation(s):
// \mem_data_in[27]~8_combout  = (\Equal8~0_combout  & \main_reg|rf_out2 [27])

	.dataa(\Equal8~0_combout ),
	.datab(gnd),
	.datac(\main_reg|rf_out2 [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_data_in[27]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mem_data_in[27]~8 .lut_mask = 16'hA0A0;
defparam \mem_data_in[27]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N18
cycloneive_lcell_comb \main_reg|regFile~202 (
// Equation(s):
// \main_reg|regFile~202_combout  = (\main_memory|altsyncram_component|auto_generated|q_a [26] & ((\main_reg|regFile~150_combout ) # ((\main_reg|regFile~1016_combout )))) # (!\main_memory|altsyncram_component|auto_generated|q_a [26] & 
// (((\main_reg|regFile~149_combout  & \main_reg|regFile~1016_combout ))))

	.dataa(\main_reg|regFile~150_combout ),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [26]),
	.datac(\main_reg|regFile~149_combout ),
	.datad(\main_reg|regFile~1016_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~202_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~202 .lut_mask = 16'hFC88;
defparam \main_reg|regFile~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N6
cycloneive_lcell_comb \main_reg|regFile~200 (
// Equation(s):
// \main_reg|regFile~200_combout  = (\wen_prot~q  & ((\main_reg|rf_out2 [26]))) # (!\wen_prot~q  & (\main_reg|regFile~199_combout ))

	.dataa(\main_reg|regFile~199_combout ),
	.datab(gnd),
	.datac(\main_reg|rf_out2 [26]),
	.datad(\wen_prot~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~200_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~200 .lut_mask = 16'hF0AA;
defparam \main_reg|regFile~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N8
cycloneive_lcell_comb \main_reg|regFile~201 (
// Equation(s):
// \main_reg|regFile~201_combout  = (\main_reg|regFile~150_combout  & ((\instr[26]~6_combout ) # ((!\main_reg|regFile~200_combout  & !\main_reg|regFile~149_combout )))) # (!\main_reg|regFile~150_combout  & ((\main_reg|regFile~200_combout ) # 
// ((\main_reg|regFile~149_combout ))))

	.dataa(\main_reg|regFile~200_combout ),
	.datab(\instr[26]~6_combout ),
	.datac(\main_reg|regFile~149_combout ),
	.datad(\main_reg|regFile~150_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~201_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~201 .lut_mask = 16'hCDFA;
defparam \main_reg|regFile~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N0
cycloneive_lcell_comb \main_reg|regFile~203 (
// Equation(s):
// \main_reg|regFile~203_combout  = (\main_reg|regFile~1016_combout  & (\main_reg|regFile~201_combout  & ((\main_reg|regFile~202_combout ) # (\main_reg|regFile~200_combout )))) # (!\main_reg|regFile~1016_combout  & (\main_reg|regFile~202_combout ))

	.dataa(\main_reg|regFile~1016_combout ),
	.datab(\main_reg|regFile~202_combout ),
	.datac(\main_reg|regFile~201_combout ),
	.datad(\main_reg|regFile~200_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~203_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~203 .lut_mask = 16'hE4C4;
defparam \main_reg|regFile~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N6
cycloneive_lcell_comb \alu|ShiftLeft0~108 (
// Equation(s):
// \alu|ShiftLeft0~108_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[0]~58_combout  & ((\alu|ShiftLeft0~54_combout ))) # (!\alu_in2[0]~58_combout  & (\alu|ShiftLeft0~38_combout ))))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\alu_in1[12]~38_combout ),
	.datac(\alu|ShiftLeft0~38_combout ),
	.datad(\alu|ShiftLeft0~54_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~108_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~108 .lut_mask = 16'h3210;
defparam \alu|ShiftLeft0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N26
cycloneive_lcell_comb \alu|ShiftLeft0~107 (
// Equation(s):
// \alu|ShiftLeft0~107_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[0]~58_combout  & ((\alu|ShiftLeft0~59_combout ))) # (!\alu_in2[0]~58_combout  & (\alu|ShiftLeft0~31_combout ))))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\alu_in1[12]~38_combout ),
	.datac(\alu|ShiftLeft0~31_combout ),
	.datad(\alu|ShiftLeft0~59_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~107_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~107 .lut_mask = 16'h3210;
defparam \alu|ShiftLeft0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N2
cycloneive_lcell_comb \main_reg|regFile~180 (
// Equation(s):
// \main_reg|regFile~180_combout  = (\main_reg|regFile~134_combout  & (((\alu|ShiftLeft0~107_combout ) # (\main_reg|regFile~135_combout )))) # (!\main_reg|regFile~134_combout  & (\alu|ShiftLeft0~108_combout  & ((!\main_reg|regFile~135_combout ))))

	.dataa(\main_reg|regFile~134_combout ),
	.datab(\alu|ShiftLeft0~108_combout ),
	.datac(\alu|ShiftLeft0~107_combout ),
	.datad(\main_reg|regFile~135_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~180_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~180 .lut_mask = 16'hAAE4;
defparam \main_reg|regFile~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N22
cycloneive_lcell_comb \main_reg|regFile~181 (
// Equation(s):
// \main_reg|regFile~181_combout  = (\main_reg|regFile~135_combout  & ((\main_reg|regFile~180_combout  & ((\alu|ShiftLeft0~110_combout ))) # (!\main_reg|regFile~180_combout  & (\alu|ShiftLeft0~106_combout )))) # (!\main_reg|regFile~135_combout  & 
// (((\main_reg|regFile~180_combout ))))

	.dataa(\alu|ShiftLeft0~106_combout ),
	.datab(\main_reg|regFile~135_combout ),
	.datac(\main_reg|regFile~180_combout ),
	.datad(\alu|ShiftLeft0~110_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~181_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~181 .lut_mask = 16'hF838;
defparam \main_reg|regFile~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N30
cycloneive_lcell_comb \alu|Equal0~73 (
// Equation(s):
// \alu|Equal0~73_combout  = (\main_reg|rf_out2 [26] & (\alu_in2[29]~10_combout  $ (((\main_reg|rf_out1 [26] & !\alu_in1[12]~38_combout ))))) # (!\main_reg|rf_out2 [26] & (((\main_reg|rf_out1 [26] & !\alu_in1[12]~38_combout ))))

	.dataa(\main_reg|rf_out2 [26]),
	.datab(\alu_in2[29]~10_combout ),
	.datac(\main_reg|rf_out1 [26]),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~73_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~73 .lut_mask = 16'h8878;
defparam \alu|Equal0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N6
cycloneive_lcell_comb \main_reg|regFile~183 (
// Equation(s):
// \main_reg|regFile~183_combout  = (\alu_ctrl~21_combout  & (\alu|ShiftRight1~62_combout  & ((\main_reg|regFile~51_combout )))) # (!\alu_ctrl~21_combout  & (((\alu|Equal0~73_combout ) # (!\main_reg|regFile~51_combout ))))

	.dataa(\alu_ctrl~21_combout ),
	.datab(\alu|ShiftRight1~62_combout ),
	.datac(\alu|Equal0~73_combout ),
	.datad(\main_reg|regFile~51_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~183_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~183 .lut_mask = 16'hD855;
defparam \main_reg|regFile~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N24
cycloneive_lcell_comb \main_reg|regFile~184 (
// Equation(s):
// \main_reg|regFile~184_combout  = (\alu_in1[26]~11_combout  & ((\main_reg|regFile~183_combout ) # ((\alu_in2[26]~16_combout  & \alu_ctrl~19_combout )))) # (!\alu_in1[26]~11_combout  & (\main_reg|regFile~183_combout  & ((\alu_in2[26]~16_combout ) # 
// (!\alu_ctrl~19_combout ))))

	.dataa(\alu_in1[26]~11_combout ),
	.datab(\alu_in2[26]~16_combout ),
	.datac(\alu_ctrl~19_combout ),
	.datad(\main_reg|regFile~183_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~184_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~184 .lut_mask = 16'hEF80;
defparam \main_reg|regFile~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N18
cycloneive_lcell_comb \main_reg|regFile~185 (
// Equation(s):
// \main_reg|regFile~185_combout  = (\main_reg|regFile~50_combout  & (((!\main_reg|regFile~66_combout )) # (!\alu|Add1~52_combout ))) # (!\main_reg|regFile~50_combout  & (((\main_reg|regFile~66_combout  & !\main_reg|regFile~184_combout ))))

	.dataa(\alu|Add1~52_combout ),
	.datab(\main_reg|regFile~50_combout ),
	.datac(\main_reg|regFile~66_combout ),
	.datad(\main_reg|regFile~184_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~185_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~185 .lut_mask = 16'h4C7C;
defparam \main_reg|regFile~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N12
cycloneive_lcell_comb \main_reg|regFile~186 (
// Equation(s):
// \main_reg|regFile~186_combout  = (\alu|Mux30~9_combout  & ((\main_reg|regFile~185_combout  & ((\alu_in1[31]~6_combout ))) # (!\main_reg|regFile~185_combout  & (\alu|ShiftRight0~95_combout )))) # (!\alu|Mux30~9_combout  & (((!\main_reg|regFile~185_combout 
// ))))

	.dataa(\alu|Mux30~9_combout ),
	.datab(\alu|ShiftRight0~95_combout ),
	.datac(\alu_in1[31]~6_combout ),
	.datad(\main_reg|regFile~185_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~186_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~186 .lut_mask = 16'hA0DD;
defparam \main_reg|regFile~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N14
cycloneive_lcell_comb \main_reg|regFile~187 (
// Equation(s):
// \main_reg|regFile~187_combout  = (\main_reg|regFile~186_combout  & ((\alu_ctrl~21_combout ) # (!\alu|Mux30~9_combout )))

	.dataa(\alu|Mux30~9_combout ),
	.datab(gnd),
	.datac(\alu_ctrl~21_combout ),
	.datad(\main_reg|regFile~186_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~187_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~187 .lut_mask = 16'hF500;
defparam \main_reg|regFile~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N20
cycloneive_lcell_comb \main_reg|regFile~182 (
// Equation(s):
// \main_reg|regFile~182_combout  = (!\alu_ctrl~20_combout  & (\alu|Mult0|auto_generated|op_1~16_combout  & ((\alu|Mux30~6_combout ) # (!\alu_in1[31]~4_combout ))))

	.dataa(\alu|Mux30~6_combout ),
	.datab(\alu_ctrl~20_combout ),
	.datac(\alu|Mult0|auto_generated|op_1~16_combout ),
	.datad(\alu_in1[31]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~182_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~182 .lut_mask = 16'h2030;
defparam \main_reg|regFile~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N10
cycloneive_lcell_comb \main_reg|regFile~188 (
// Equation(s):
// \main_reg|regFile~188_combout  = (\main_reg|regFile~138_combout  & ((\main_reg|regFile~146_combout  & ((\main_reg|regFile~182_combout ))) # (!\main_reg|regFile~146_combout  & (\main_reg|regFile~187_combout )))) # (!\main_reg|regFile~138_combout  & 
// (!\main_reg|regFile~146_combout ))

	.dataa(\main_reg|regFile~138_combout ),
	.datab(\main_reg|regFile~146_combout ),
	.datac(\main_reg|regFile~187_combout ),
	.datad(\main_reg|regFile~182_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~188_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~188 .lut_mask = 16'hB931;
defparam \main_reg|regFile~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N28
cycloneive_lcell_comb \main_reg|regFile~189 (
// Equation(s):
// \main_reg|regFile~189_combout  = (\main_reg|regFile~139_combout  & ((\main_reg|regFile~188_combout  & (\alu|Add0~52_combout )) # (!\main_reg|regFile~188_combout  & ((\main_reg|regFile~181_combout ))))) # (!\main_reg|regFile~139_combout  & 
// (((\main_reg|regFile~188_combout ))))

	.dataa(\main_reg|regFile~139_combout ),
	.datab(\alu|Add0~52_combout ),
	.datac(\main_reg|regFile~181_combout ),
	.datad(\main_reg|regFile~188_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~189_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~189 .lut_mask = 16'hDDA0;
defparam \main_reg|regFile~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N14
cycloneive_lcell_comb \main_reg|regFile~204 (
// Equation(s):
// \main_reg|regFile~204_combout  = (\main_reg|regFile~149_combout  & ((\main_reg|regFile~189_combout  & ((\main_reg|regFile~201_combout ))) # (!\main_reg|regFile~189_combout  & (\main_reg|regFile~203_combout )))) # (!\main_reg|regFile~149_combout  & 
// (\main_reg|regFile~203_combout ))

	.dataa(\main_reg|regFile~149_combout ),
	.datab(\main_reg|regFile~203_combout ),
	.datac(\main_reg|regFile~201_combout ),
	.datad(\main_reg|regFile~189_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~204_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~204 .lut_mask = 16'hE4CC;
defparam \main_reg|regFile~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N22
cycloneive_lcell_comb \main_reg|regFile~217 (
// Equation(s):
// \main_reg|regFile~217_combout  = (\main_reg|regFile~1018_combout  & ((\main_reg|regFile~216_combout ) # ((\wen_prot~q  & \main_reg|regFile~204_combout ))))

	.dataa(\main_reg|regFile~1018_combout ),
	.datab(\wen_prot~q ),
	.datac(\main_reg|regFile~216_combout ),
	.datad(\main_reg|regFile~204_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~217_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~217 .lut_mask = 16'hA8A0;
defparam \main_reg|regFile~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N26
cycloneive_lcell_comb \main_reg|regFile[30][26]~feeder (
// Equation(s):
// \main_reg|regFile[30][26]~feeder_combout  = \main_reg|regFile~217_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~217_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[30][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[30][26]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[30][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y40_N27
dffeas \main_reg|regFile[30][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[30][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[30][26] .is_wysiwyg = "true";
defparam \main_reg|regFile[30][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N28
cycloneive_lcell_comb \main_reg|rf_out2~107 (
// Equation(s):
// \main_reg|rf_out2~107_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout ) # (\main_reg|regFile[22][26]~q )))) # (!\reg_read_addr2[2]~10_combout  & (\main_reg|regFile[18][26]~q  & (!\reg_read_addr2[3]~9_combout )))

	.dataa(\main_reg|regFile[18][26]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\main_reg|regFile[22][26]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~107_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~107 .lut_mask = 16'hCEC2;
defparam \main_reg|rf_out2~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y40_N18
cycloneive_lcell_comb \main_reg|rf_out2~108 (
// Equation(s):
// \main_reg|rf_out2~108_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~107_combout  & (\main_reg|regFile[30][26]~q )) # (!\main_reg|rf_out2~107_combout  & ((\main_reg|regFile[26][26]~q ))))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~107_combout ))))

	.dataa(\main_reg|regFile[30][26]~q ),
	.datab(\main_reg|regFile[26][26]~q ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\main_reg|rf_out2~107_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~108_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~108 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out2~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N6
cycloneive_lcell_comb \main_reg|rf_out2~109 (
// Equation(s):
// \main_reg|rf_out2~109_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|regFile[20][26]~q ) # ((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (((\main_reg|regFile[16][26]~q  & !\reg_read_addr2[3]~9_combout ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|regFile[20][26]~q ),
	.datac(\main_reg|regFile[16][26]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~109_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~109 .lut_mask = 16'hAAD8;
defparam \main_reg|rf_out2~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N16
cycloneive_lcell_comb \main_reg|rf_out2~110 (
// Equation(s):
// \main_reg|rf_out2~110_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~109_combout  & ((\main_reg|regFile[28][26]~q ))) # (!\main_reg|rf_out2~109_combout  & (\main_reg|regFile[24][26]~q )))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~109_combout ))))

	.dataa(\main_reg|regFile[24][26]~q ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|rf_out2~109_combout ),
	.datad(\main_reg|regFile[28][26]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~110_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~110 .lut_mask = 16'hF838;
defparam \main_reg|rf_out2~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N8
cycloneive_lcell_comb \main_reg|rf_out2~111 (
// Equation(s):
// \main_reg|rf_out2~111_combout  = (\reg_read_addr2[0]~12_combout  & (((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & (\main_reg|rf_out2~108_combout )) # (!\reg_read_addr2[1]~11_combout  & 
// ((\main_reg|rf_out2~110_combout )))))

	.dataa(\main_reg|rf_out2~108_combout ),
	.datab(\main_reg|rf_out2~110_combout ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~111_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~111 .lut_mask = 16'hFA0C;
defparam \main_reg|rf_out2~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N10
cycloneive_lcell_comb \main_reg|rf_out2~112 (
// Equation(s):
// \main_reg|rf_out2~112_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & ((\main_reg|regFile[27][26]~q ))) # (!\reg_read_addr2[3]~9_combout  & 
// (\main_reg|regFile[19][26]~q ))))

	.dataa(\main_reg|regFile[19][26]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[27][26]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~112_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~112 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out2~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N16
cycloneive_lcell_comb \main_reg|rf_out2~113 (
// Equation(s):
// \main_reg|rf_out2~113_combout  = (\main_reg|rf_out2~112_combout  & (((\main_reg|regFile[31][26]~q ) # (!\reg_read_addr2[2]~10_combout )))) # (!\main_reg|rf_out2~112_combout  & (\main_reg|regFile[23][26]~q  & ((\reg_read_addr2[2]~10_combout ))))

	.dataa(\main_reg|rf_out2~112_combout ),
	.datab(\main_reg|regFile[23][26]~q ),
	.datac(\main_reg|regFile[31][26]~q ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~113_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~113 .lut_mask = 16'hE4AA;
defparam \main_reg|rf_out2~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N14
cycloneive_lcell_comb \main_reg|rf_out2~105 (
// Equation(s):
// \main_reg|rf_out2~105_combout  = (\reg_read_addr2[2]~10_combout  & (\reg_read_addr2[3]~9_combout )) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & ((\main_reg|regFile[25][26]~q ))) # (!\reg_read_addr2[3]~9_combout  & 
// (\main_reg|regFile[17][26]~q ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|regFile[17][26]~q ),
	.datad(\main_reg|regFile[25][26]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~105_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~105 .lut_mask = 16'hDC98;
defparam \main_reg|rf_out2~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y38_N4
cycloneive_lcell_comb \main_reg|rf_out2~106 (
// Equation(s):
// \main_reg|rf_out2~106_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~105_combout  & ((\main_reg|regFile[29][26]~q ))) # (!\main_reg|rf_out2~105_combout  & (\main_reg|regFile[21][26]~q )))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~105_combout ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|regFile[21][26]~q ),
	.datac(\main_reg|rf_out2~105_combout ),
	.datad(\main_reg|regFile[29][26]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~106_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~106 .lut_mask = 16'hF858;
defparam \main_reg|rf_out2~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N10
cycloneive_lcell_comb \main_reg|rf_out2~114 (
// Equation(s):
// \main_reg|rf_out2~114_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~111_combout  & (\main_reg|rf_out2~113_combout )) # (!\main_reg|rf_out2~111_combout  & ((\main_reg|rf_out2~106_combout ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (\main_reg|rf_out2~111_combout ))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|rf_out2~111_combout ),
	.datac(\main_reg|rf_out2~113_combout ),
	.datad(\main_reg|rf_out2~106_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~114_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~114 .lut_mask = 16'hE6C4;
defparam \main_reg|rf_out2~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N12
cycloneive_lcell_comb \main_reg|rf_out2~115 (
// Equation(s):
// \main_reg|rf_out2~115_combout  = (\reg_read_addr2[0]~12_combout  & (((\main_reg|regFile[5][26]~q ) # (\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & (\main_reg|regFile[4][26]~q  & ((!\reg_read_addr2[1]~11_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|regFile[4][26]~q ),
	.datac(\main_reg|regFile[5][26]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~115_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~115 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out2~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N0
cycloneive_lcell_comb \main_reg|rf_out2~116 (
// Equation(s):
// \main_reg|rf_out2~116_combout  = (\main_reg|rf_out2~115_combout  & (((\main_reg|regFile[7][26]~q ) # (!\reg_read_addr2[1]~11_combout )))) # (!\main_reg|rf_out2~115_combout  & (\main_reg|regFile[6][26]~q  & ((\reg_read_addr2[1]~11_combout ))))

	.dataa(\main_reg|rf_out2~115_combout ),
	.datab(\main_reg|regFile[6][26]~q ),
	.datac(\main_reg|regFile[7][26]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~116_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~116 .lut_mask = 16'hE4AA;
defparam \main_reg|rf_out2~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N26
cycloneive_lcell_comb \main_reg|rf_out2~122 (
// Equation(s):
// \main_reg|rf_out2~122_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|regFile[13][26]~q ) # ((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & (((\main_reg|regFile[12][26]~q  & !\reg_read_addr2[1]~11_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|regFile[13][26]~q ),
	.datac(\main_reg|regFile[12][26]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~122_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~122 .lut_mask = 16'hAAD8;
defparam \main_reg|rf_out2~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y39_N24
cycloneive_lcell_comb \main_reg|rf_out2~123 (
// Equation(s):
// \main_reg|rf_out2~123_combout  = (\main_reg|rf_out2~122_combout  & ((\main_reg|regFile[15][26]~q ) # ((!\reg_read_addr2[1]~11_combout )))) # (!\main_reg|rf_out2~122_combout  & (((\main_reg|regFile[14][26]~q  & \reg_read_addr2[1]~11_combout ))))

	.dataa(\main_reg|rf_out2~122_combout ),
	.datab(\main_reg|regFile[15][26]~q ),
	.datac(\main_reg|regFile[14][26]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~123_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~123 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out2~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N4
cycloneive_lcell_comb \main_reg|rf_out2~119 (
// Equation(s):
// \main_reg|rf_out2~119_combout  = (\reg_read_addr2[0]~12_combout  & (((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[2][26]~q )) # (!\reg_read_addr2[1]~11_combout  & 
// ((\main_reg|regFile[0][26]~q )))))

	.dataa(\main_reg|regFile[2][26]~q ),
	.datab(\main_reg|regFile[0][26]~q ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~119_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~119 .lut_mask = 16'hFA0C;
defparam \main_reg|rf_out2~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N30
cycloneive_lcell_comb \main_reg|rf_out2~120 (
// Equation(s):
// \main_reg|rf_out2~120_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~119_combout  & ((\main_reg|regFile[3][26]~q ))) # (!\main_reg|rf_out2~119_combout  & (\main_reg|regFile[1][26]~q )))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~119_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|regFile[1][26]~q ),
	.datac(\main_reg|rf_out2~119_combout ),
	.datad(\main_reg|regFile[3][26]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~120_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~120 .lut_mask = 16'hF858;
defparam \main_reg|rf_out2~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N0
cycloneive_lcell_comb \main_reg|rf_out2~117 (
// Equation(s):
// \main_reg|rf_out2~117_combout  = (\reg_read_addr2[0]~12_combout  & (((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[10][26]~q )) # (!\reg_read_addr2[1]~11_combout  & 
// ((\main_reg|regFile[8][26]~q )))))

	.dataa(\main_reg|regFile[10][26]~q ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\main_reg|regFile[8][26]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~117_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~117 .lut_mask = 16'hEE30;
defparam \main_reg|rf_out2~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N4
cycloneive_lcell_comb \main_reg|rf_out2~118 (
// Equation(s):
// \main_reg|rf_out2~118_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~117_combout  & (\main_reg|regFile[11][26]~q )) # (!\main_reg|rf_out2~117_combout  & ((\main_reg|regFile[9][26]~q ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~117_combout ))))

	.dataa(\main_reg|regFile[11][26]~q ),
	.datab(\main_reg|regFile[9][26]~q ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\main_reg|rf_out2~117_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~118_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~118 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out2~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N28
cycloneive_lcell_comb \main_reg|rf_out2~121 (
// Equation(s):
// \main_reg|rf_out2~121_combout  = (\reg_read_addr2[2]~10_combout  & (\reg_read_addr2[3]~9_combout )) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~118_combout ))) # (!\reg_read_addr2[3]~9_combout  & 
// (\main_reg|rf_out2~120_combout ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|rf_out2~120_combout ),
	.datad(\main_reg|rf_out2~118_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~121_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~121 .lut_mask = 16'hDC98;
defparam \main_reg|rf_out2~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N22
cycloneive_lcell_comb \main_reg|rf_out2~124 (
// Equation(s):
// \main_reg|rf_out2~124_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~121_combout  & ((\main_reg|rf_out2~123_combout ))) # (!\main_reg|rf_out2~121_combout  & (\main_reg|rf_out2~116_combout )))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~121_combout ))))

	.dataa(\main_reg|rf_out2~116_combout ),
	.datab(\main_reg|rf_out2~123_combout ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|rf_out2~121_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~124_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~124 .lut_mask = 16'hCFA0;
defparam \main_reg|rf_out2~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N26
cycloneive_lcell_comb \main_reg|rf_out2~125 (
// Equation(s):
// \main_reg|rf_out2~125_combout  = (\reg_read_addr2[4]~13_combout  & (\main_reg|rf_out2~114_combout )) # (!\reg_read_addr2[4]~13_combout  & ((\main_reg|rf_out2~124_combout )))

	.dataa(\reg_read_addr2[4]~13_combout ),
	.datab(gnd),
	.datac(\main_reg|rf_out2~114_combout ),
	.datad(\main_reg|rf_out2~124_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~125_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~125 .lut_mask = 16'hF5A0;
defparam \main_reg|rf_out2~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N27
dffeas \main_reg|rf_out2[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out2~125_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out2[26] .is_wysiwyg = "true";
defparam \main_reg|rf_out2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N22
cycloneive_lcell_comb \mem_data_in[26]~9 (
// Equation(s):
// \mem_data_in[26]~9_combout  = (\main_reg|rf_out2 [26] & \Equal8~0_combout )

	.dataa(gnd),
	.datab(\main_reg|rf_out2 [26]),
	.datac(gnd),
	.datad(\Equal8~0_combout ),
	.cin(gnd),
	.combout(\mem_data_in[26]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mem_data_in[26]~9 .lut_mask = 16'hCC00;
defparam \mem_data_in[26]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N24
cycloneive_lcell_comb \main_reg|regFile~240 (
// Equation(s):
// \main_reg|regFile~240_combout  = (\main_memory|altsyncram_component|auto_generated|q_a [25] & ((\main_reg|regFile~1016_combout ) # ((\main_reg|regFile~150_combout )))) # (!\main_memory|altsyncram_component|auto_generated|q_a [25] & 
// (\main_reg|regFile~1016_combout  & (\main_reg|regFile~149_combout )))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [25]),
	.datab(\main_reg|regFile~1016_combout ),
	.datac(\main_reg|regFile~149_combout ),
	.datad(\main_reg|regFile~150_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~240_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~240 .lut_mask = 16'hEAC8;
defparam \main_reg|regFile~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N30
cycloneive_lcell_comb \main_reg|regFile~241 (
// Equation(s):
// \main_reg|regFile~241_combout  = (\main_reg|regFile~1016_combout  & (\main_reg|regFile~239_combout  & ((\main_reg|regFile~238_combout ) # (\main_reg|regFile~240_combout )))) # (!\main_reg|regFile~1016_combout  & (((\main_reg|regFile~240_combout ))))

	.dataa(\main_reg|regFile~239_combout ),
	.datab(\main_reg|regFile~1016_combout ),
	.datac(\main_reg|regFile~238_combout ),
	.datad(\main_reg|regFile~240_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~241_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~241 .lut_mask = 16'hBB80;
defparam \main_reg|regFile~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N30
cycloneive_lcell_comb \alu|ShiftLeft0~111 (
// Equation(s):
// \alu|ShiftLeft0~111_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[0]~58_combout  & (\alu|ShiftLeft0~77_combout )) # (!\alu_in2[0]~58_combout  & ((\alu|ShiftLeft0~59_combout )))))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\alu_in1[12]~38_combout ),
	.datac(\alu|ShiftLeft0~77_combout ),
	.datad(\alu|ShiftLeft0~59_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~111_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~111 .lut_mask = 16'h3120;
defparam \alu|ShiftLeft0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N12
cycloneive_lcell_comb \main_reg|regFile~218 (
// Equation(s):
// \main_reg|regFile~218_combout  = (\main_reg|regFile~134_combout  & (((\main_reg|regFile~135_combout )))) # (!\main_reg|regFile~134_combout  & ((\main_reg|regFile~135_combout  & ((\alu|ShiftLeft0~112_combout ))) # (!\main_reg|regFile~135_combout  & 
// (\alu|ShiftLeft0~75_combout ))))

	.dataa(\alu|ShiftLeft0~75_combout ),
	.datab(\main_reg|regFile~134_combout ),
	.datac(\alu|ShiftLeft0~112_combout ),
	.datad(\main_reg|regFile~135_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~218_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~218 .lut_mask = 16'hFC22;
defparam \main_reg|regFile~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y38_N2
cycloneive_lcell_comb \main_reg|regFile~219 (
// Equation(s):
// \main_reg|regFile~219_combout  = (\main_reg|regFile~134_combout  & ((\main_reg|regFile~218_combout  & ((\alu|ShiftLeft0~114_combout ))) # (!\main_reg|regFile~218_combout  & (\alu|ShiftLeft0~111_combout )))) # (!\main_reg|regFile~134_combout  & 
// (((\main_reg|regFile~218_combout ))))

	.dataa(\alu|ShiftLeft0~111_combout ),
	.datab(\main_reg|regFile~134_combout ),
	.datac(\alu|ShiftLeft0~114_combout ),
	.datad(\main_reg|regFile~218_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~219_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~219 .lut_mask = 16'hF388;
defparam \main_reg|regFile~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N4
cycloneive_lcell_comb \alu|Equal0~72 (
// Equation(s):
// \alu|Equal0~72_combout  = (\main_reg|rf_out2 [25] & (\alu_in2[29]~10_combout  $ (((\main_reg|rf_out1 [25] & !\alu_in1[12]~38_combout ))))) # (!\main_reg|rf_out2 [25] & (((\main_reg|rf_out1 [25] & !\alu_in1[12]~38_combout ))))

	.dataa(\main_reg|rf_out2 [25]),
	.datab(\alu_in2[29]~10_combout ),
	.datac(\main_reg|rf_out1 [25]),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~72_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~72 .lut_mask = 16'h8878;
defparam \alu|Equal0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N0
cycloneive_lcell_comb \main_reg|regFile~221 (
// Equation(s):
// \main_reg|regFile~221_combout  = (\main_reg|regFile~51_combout  & ((\alu_ctrl~21_combout  & (\alu|ShiftRight1~63_combout )) # (!\alu_ctrl~21_combout  & ((\alu|Equal0~72_combout ))))) # (!\main_reg|regFile~51_combout  & (((!\alu_ctrl~21_combout ))))

	.dataa(\alu|ShiftRight1~63_combout ),
	.datab(\alu|Equal0~72_combout ),
	.datac(\main_reg|regFile~51_combout ),
	.datad(\alu_ctrl~21_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~221_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~221 .lut_mask = 16'hA0CF;
defparam \main_reg|regFile~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N28
cycloneive_lcell_comb \main_reg|regFile~222 (
// Equation(s):
// \main_reg|regFile~222_combout  = (\alu_in2[25]~17_combout  & ((\main_reg|regFile~221_combout ) # ((\alu_ctrl~19_combout  & \alu_in1[25]~12_combout )))) # (!\alu_in2[25]~17_combout  & (\main_reg|regFile~221_combout  & ((\alu_in1[25]~12_combout ) # 
// (!\alu_ctrl~19_combout ))))

	.dataa(\alu_in2[25]~17_combout ),
	.datab(\alu_ctrl~19_combout ),
	.datac(\alu_in1[25]~12_combout ),
	.datad(\main_reg|regFile~221_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~222_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~222 .lut_mask = 16'hFB80;
defparam \main_reg|regFile~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N10
cycloneive_lcell_comb \main_reg|regFile~223 (
// Equation(s):
// \main_reg|regFile~223_combout  = (\main_reg|regFile~50_combout  & (((!\main_reg|regFile~66_combout )) # (!\alu|Add1~50_combout ))) # (!\main_reg|regFile~50_combout  & (((\main_reg|regFile~66_combout  & !\main_reg|regFile~222_combout ))))

	.dataa(\main_reg|regFile~50_combout ),
	.datab(\alu|Add1~50_combout ),
	.datac(\main_reg|regFile~66_combout ),
	.datad(\main_reg|regFile~222_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~223_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~223 .lut_mask = 16'h2A7A;
defparam \main_reg|regFile~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N8
cycloneive_lcell_comb \main_reg|regFile~224 (
// Equation(s):
// \main_reg|regFile~224_combout  = (\alu|Mux30~9_combout  & ((\main_reg|regFile~223_combout  & (\alu_in1[31]~6_combout )) # (!\main_reg|regFile~223_combout  & ((\alu|ShiftRight0~96_combout ))))) # (!\alu|Mux30~9_combout  & (((!\main_reg|regFile~223_combout 
// ))))

	.dataa(\alu|Mux30~9_combout ),
	.datab(\alu_in1[31]~6_combout ),
	.datac(\alu|ShiftRight0~96_combout ),
	.datad(\main_reg|regFile~223_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~224_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~224 .lut_mask = 16'h88F5;
defparam \main_reg|regFile~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N26
cycloneive_lcell_comb \main_reg|regFile~225 (
// Equation(s):
// \main_reg|regFile~225_combout  = (\main_reg|regFile~224_combout  & ((\alu_ctrl~21_combout ) # (!\alu|Mux30~9_combout )))

	.dataa(\alu_ctrl~21_combout ),
	.datab(gnd),
	.datac(\main_reg|regFile~224_combout ),
	.datad(\alu|Mux30~9_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~225_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~225 .lut_mask = 16'hA0F0;
defparam \main_reg|regFile~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N6
cycloneive_lcell_comb \main_reg|regFile~220 (
// Equation(s):
// \main_reg|regFile~220_combout  = (!\alu_ctrl~20_combout  & (\alu|Mult0|auto_generated|op_1~14_combout  & ((\alu|Mux30~6_combout ) # (!\alu_in1[31]~4_combout ))))

	.dataa(\alu_ctrl~20_combout ),
	.datab(\alu_in1[31]~4_combout ),
	.datac(\alu|Mux30~6_combout ),
	.datad(\alu|Mult0|auto_generated|op_1~14_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~220_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~220 .lut_mask = 16'h5100;
defparam \main_reg|regFile~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N12
cycloneive_lcell_comb \main_reg|regFile~226 (
// Equation(s):
// \main_reg|regFile~226_combout  = (\main_reg|regFile~138_combout  & ((\main_reg|regFile~146_combout  & ((\main_reg|regFile~220_combout ))) # (!\main_reg|regFile~146_combout  & (\main_reg|regFile~225_combout )))) # (!\main_reg|regFile~138_combout  & 
// (((!\main_reg|regFile~146_combout ))))

	.dataa(\main_reg|regFile~225_combout ),
	.datab(\main_reg|regFile~138_combout ),
	.datac(\main_reg|regFile~146_combout ),
	.datad(\main_reg|regFile~220_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~226_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~226 .lut_mask = 16'hCB0B;
defparam \main_reg|regFile~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N2
cycloneive_lcell_comb \main_reg|regFile~227 (
// Equation(s):
// \main_reg|regFile~227_combout  = (\main_reg|regFile~139_combout  & ((\main_reg|regFile~226_combout  & ((\alu|Add0~50_combout ))) # (!\main_reg|regFile~226_combout  & (\main_reg|regFile~219_combout )))) # (!\main_reg|regFile~139_combout  & 
// (((\main_reg|regFile~226_combout ))))

	.dataa(\main_reg|regFile~219_combout ),
	.datab(\main_reg|regFile~139_combout ),
	.datac(\alu|Add0~50_combout ),
	.datad(\main_reg|regFile~226_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~227_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~227 .lut_mask = 16'hF388;
defparam \main_reg|regFile~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N20
cycloneive_lcell_comb \main_reg|regFile~242 (
// Equation(s):
// \main_reg|regFile~242_combout  = (\main_reg|regFile~149_combout  & ((\main_reg|regFile~227_combout  & (\main_reg|regFile~239_combout )) # (!\main_reg|regFile~227_combout  & ((\main_reg|regFile~241_combout ))))) # (!\main_reg|regFile~149_combout  & 
// (((\main_reg|regFile~241_combout ))))

	.dataa(\main_reg|regFile~239_combout ),
	.datab(\main_reg|regFile~149_combout ),
	.datac(\main_reg|regFile~241_combout ),
	.datad(\main_reg|regFile~227_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~242_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~242 .lut_mask = 16'hB8F0;
defparam \main_reg|regFile~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N18
cycloneive_lcell_comb \main_reg|regFile~255 (
// Equation(s):
// \main_reg|regFile~255_combout  = (\main_reg|regFile~1019_combout  & ((\main_reg|regFile~254_combout ) # ((\wen_prot~q  & \main_reg|regFile~242_combout ))))

	.dataa(\wen_prot~q ),
	.datab(\main_reg|regFile~254_combout ),
	.datac(\main_reg|regFile~1019_combout ),
	.datad(\main_reg|regFile~242_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~255_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~255 .lut_mask = 16'hE0C0;
defparam \main_reg|regFile~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y37_N1
dffeas \main_reg|regFile[22][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~255_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[22][25] .is_wysiwyg = "true";
defparam \main_reg|regFile[22][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N28
cycloneive_lcell_comb \main_reg|rf_out2~126 (
// Equation(s):
// \main_reg|rf_out2~126_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & ((\main_reg|regFile[26][25]~q ))) # (!\reg_read_addr2[3]~9_combout  & 
// (\main_reg|regFile[18][25]~q ))))

	.dataa(\main_reg|regFile[18][25]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\main_reg|regFile[26][25]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~126_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~126 .lut_mask = 16'hF2C2;
defparam \main_reg|rf_out2~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N18
cycloneive_lcell_comb \main_reg|rf_out2~127 (
// Equation(s):
// \main_reg|rf_out2~127_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~126_combout  & ((\main_reg|regFile[30][25]~q ))) # (!\main_reg|rf_out2~126_combout  & (\main_reg|regFile[22][25]~q )))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~126_combout ))))

	.dataa(\main_reg|regFile[22][25]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[30][25]~q ),
	.datad(\main_reg|rf_out2~126_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~127_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~127 .lut_mask = 16'hF388;
defparam \main_reg|rf_out2~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N30
cycloneive_lcell_comb \main_reg|rf_out2~133 (
// Equation(s):
// \main_reg|rf_out2~133_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|regFile[23][25]~q ) # ((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (((\main_reg|regFile[19][25]~q  & !\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[23][25]~q ),
	.datab(\main_reg|regFile[19][25]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~133_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~133 .lut_mask = 16'hF0AC;
defparam \main_reg|rf_out2~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N28
cycloneive_lcell_comb \main_reg|rf_out2~134 (
// Equation(s):
// \main_reg|rf_out2~134_combout  = (\main_reg|rf_out2~133_combout  & ((\main_reg|regFile[31][25]~q ) # ((!\reg_read_addr2[3]~9_combout )))) # (!\main_reg|rf_out2~133_combout  & (((\main_reg|regFile[27][25]~q  & \reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[31][25]~q ),
	.datab(\main_reg|regFile[27][25]~q ),
	.datac(\main_reg|rf_out2~133_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~134_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~134 .lut_mask = 16'hACF0;
defparam \main_reg|rf_out2~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N6
cycloneive_lcell_comb \main_reg|rf_out2~128 (
// Equation(s):
// \main_reg|rf_out2~128_combout  = (\reg_read_addr2[3]~9_combout  & (((\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & ((\reg_read_addr2[2]~10_combout  & ((\main_reg|regFile[21][25]~q ))) # (!\reg_read_addr2[2]~10_combout  & 
// (\main_reg|regFile[17][25]~q ))))

	.dataa(\main_reg|regFile[17][25]~q ),
	.datab(\main_reg|regFile[21][25]~q ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~128_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~128 .lut_mask = 16'hFC0A;
defparam \main_reg|rf_out2~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N6
cycloneive_lcell_comb \main_reg|rf_out2~129 (
// Equation(s):
// \main_reg|rf_out2~129_combout  = (\main_reg|rf_out2~128_combout  & ((\main_reg|regFile[29][25]~q ) # ((!\reg_read_addr2[3]~9_combout )))) # (!\main_reg|rf_out2~128_combout  & (((\main_reg|regFile[25][25]~q  & \reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[29][25]~q ),
	.datab(\main_reg|regFile[25][25]~q ),
	.datac(\main_reg|rf_out2~128_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~129_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~129 .lut_mask = 16'hACF0;
defparam \main_reg|rf_out2~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N24
cycloneive_lcell_comb \main_reg|rf_out2~130 (
// Equation(s):
// \main_reg|rf_out2~130_combout  = (\reg_read_addr2[2]~10_combout  & (\reg_read_addr2[3]~9_combout )) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & ((\main_reg|regFile[24][25]~q ))) # (!\reg_read_addr2[3]~9_combout  & 
// (\main_reg|regFile[16][25]~q ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|regFile[16][25]~q ),
	.datad(\main_reg|regFile[24][25]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~130_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~130 .lut_mask = 16'hDC98;
defparam \main_reg|rf_out2~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N26
cycloneive_lcell_comb \main_reg|rf_out2~131 (
// Equation(s):
// \main_reg|rf_out2~131_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~130_combout  & ((\main_reg|regFile[28][25]~q ))) # (!\main_reg|rf_out2~130_combout  & (\main_reg|regFile[20][25]~q )))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~130_combout ))))

	.dataa(\main_reg|regFile[20][25]~q ),
	.datab(\main_reg|regFile[28][25]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|rf_out2~130_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~131_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~131 .lut_mask = 16'hCFA0;
defparam \main_reg|rf_out2~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N0
cycloneive_lcell_comb \main_reg|rf_out2~132 (
// Equation(s):
// \main_reg|rf_out2~132_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & (\main_reg|rf_out2~129_combout )) # (!\reg_read_addr2[0]~12_combout  & 
// ((\main_reg|rf_out2~131_combout )))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|rf_out2~129_combout ),
	.datac(\main_reg|rf_out2~131_combout ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~132_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~132 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out2~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N10
cycloneive_lcell_comb \main_reg|rf_out2~135 (
// Equation(s):
// \main_reg|rf_out2~135_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~132_combout  & ((\main_reg|rf_out2~134_combout ))) # (!\main_reg|rf_out2~132_combout  & (\main_reg|rf_out2~127_combout )))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~132_combout ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|rf_out2~127_combout ),
	.datac(\main_reg|rf_out2~134_combout ),
	.datad(\main_reg|rf_out2~132_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~135_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~135 .lut_mask = 16'hF588;
defparam \main_reg|rf_out2~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N2
cycloneive_lcell_comb \main_reg|rf_out2~136 (
// Equation(s):
// \main_reg|rf_out2~136_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & ((\main_reg|regFile[9][25]~q ))) # (!\reg_read_addr2[0]~12_combout  & 
// (\main_reg|regFile[8][25]~q ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|regFile[8][25]~q ),
	.datac(\main_reg|regFile[9][25]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~136_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~136 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out2~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N4
cycloneive_lcell_comb \main_reg|rf_out2~137 (
// Equation(s):
// \main_reg|rf_out2~137_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~136_combout  & ((\main_reg|regFile[11][25]~q ))) # (!\main_reg|rf_out2~136_combout  & (\main_reg|regFile[10][25]~q )))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~136_combout ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|regFile[10][25]~q ),
	.datac(\main_reg|regFile[11][25]~q ),
	.datad(\main_reg|rf_out2~136_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~137_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~137 .lut_mask = 16'hF588;
defparam \main_reg|rf_out2~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N30
cycloneive_lcell_comb \main_reg|rf_out2~143 (
// Equation(s):
// \main_reg|rf_out2~143_combout  = (\reg_read_addr2[1]~11_combout  & (((\main_reg|regFile[14][25]~q ) # (\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[12][25]~q  & ((!\reg_read_addr2[0]~12_combout ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|regFile[12][25]~q ),
	.datac(\main_reg|regFile[14][25]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~143_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~143 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out2~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N16
cycloneive_lcell_comb \main_reg|rf_out2~144 (
// Equation(s):
// \main_reg|rf_out2~144_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~143_combout  & ((\main_reg|regFile[15][25]~q ))) # (!\main_reg|rf_out2~143_combout  & (\main_reg|regFile[13][25]~q )))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~143_combout ))))

	.dataa(\main_reg|regFile[13][25]~q ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\main_reg|rf_out2~143_combout ),
	.datad(\main_reg|regFile[15][25]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~144_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~144 .lut_mask = 16'hF838;
defparam \main_reg|rf_out2~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N30
cycloneive_lcell_comb \main_reg|rf_out2~138 (
// Equation(s):
// \main_reg|rf_out2~138_combout  = (\reg_read_addr2[0]~12_combout  & (((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[6][25]~q ))) # (!\reg_read_addr2[1]~11_combout  & 
// (\main_reg|regFile[4][25]~q ))))

	.dataa(\main_reg|regFile[4][25]~q ),
	.datab(\main_reg|regFile[6][25]~q ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~138_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~138 .lut_mask = 16'hFC0A;
defparam \main_reg|rf_out2~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N8
cycloneive_lcell_comb \main_reg|rf_out2~139 (
// Equation(s):
// \main_reg|rf_out2~139_combout  = (\main_reg|rf_out2~138_combout  & (((\main_reg|regFile[7][25]~q ) # (!\reg_read_addr2[0]~12_combout )))) # (!\main_reg|rf_out2~138_combout  & (\main_reg|regFile[5][25]~q  & (\reg_read_addr2[0]~12_combout )))

	.dataa(\main_reg|rf_out2~138_combout ),
	.datab(\main_reg|regFile[5][25]~q ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\main_reg|regFile[7][25]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~139_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~139 .lut_mask = 16'hEA4A;
defparam \main_reg|rf_out2~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N26
cycloneive_lcell_comb \main_reg|rf_out2~140 (
// Equation(s):
// \main_reg|rf_out2~140_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & (\main_reg|regFile[1][25]~q )) # (!\reg_read_addr2[0]~12_combout  & 
// ((\main_reg|regFile[0][25]~q )))))

	.dataa(\main_reg|regFile[1][25]~q ),
	.datab(\main_reg|regFile[0][25]~q ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~140_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~140 .lut_mask = 16'hFA0C;
defparam \main_reg|rf_out2~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N6
cycloneive_lcell_comb \main_reg|rf_out2~141 (
// Equation(s):
// \main_reg|rf_out2~141_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~140_combout  & ((\main_reg|regFile[3][25]~q ))) # (!\main_reg|rf_out2~140_combout  & (\main_reg|regFile[2][25]~q )))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~140_combout ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|regFile[2][25]~q ),
	.datac(\main_reg|regFile[3][25]~q ),
	.datad(\main_reg|rf_out2~140_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~141_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~141 .lut_mask = 16'hF588;
defparam \main_reg|rf_out2~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N28
cycloneive_lcell_comb \main_reg|rf_out2~142 (
// Equation(s):
// \main_reg|rf_out2~142_combout  = (\reg_read_addr2[3]~9_combout  & (\reg_read_addr2[2]~10_combout )) # (!\reg_read_addr2[3]~9_combout  & ((\reg_read_addr2[2]~10_combout  & (\main_reg|rf_out2~139_combout )) # (!\reg_read_addr2[2]~10_combout  & 
// ((\main_reg|rf_out2~141_combout )))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|rf_out2~139_combout ),
	.datad(\main_reg|rf_out2~141_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~142_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~142 .lut_mask = 16'hD9C8;
defparam \main_reg|rf_out2~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N14
cycloneive_lcell_comb \main_reg|rf_out2~145 (
// Equation(s):
// \main_reg|rf_out2~145_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~142_combout  & ((\main_reg|rf_out2~144_combout ))) # (!\main_reg|rf_out2~142_combout  & (\main_reg|rf_out2~137_combout )))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~142_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|rf_out2~137_combout ),
	.datac(\main_reg|rf_out2~144_combout ),
	.datad(\main_reg|rf_out2~142_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~145_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~145 .lut_mask = 16'hF588;
defparam \main_reg|rf_out2~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N12
cycloneive_lcell_comb \main_reg|rf_out2~146 (
// Equation(s):
// \main_reg|rf_out2~146_combout  = (\reg_read_addr2[4]~13_combout  & (\main_reg|rf_out2~135_combout )) # (!\reg_read_addr2[4]~13_combout  & ((\main_reg|rf_out2~145_combout )))

	.dataa(\reg_read_addr2[4]~13_combout ),
	.datab(gnd),
	.datac(\main_reg|rf_out2~135_combout ),
	.datad(\main_reg|rf_out2~145_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~146_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~146 .lut_mask = 16'hF5A0;
defparam \main_reg|rf_out2~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N13
dffeas \main_reg|rf_out2[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out2~146_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out2[25] .is_wysiwyg = "true";
defparam \main_reg|rf_out2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N0
cycloneive_lcell_comb \mem_data_in[25]~10 (
// Equation(s):
// \mem_data_in[25]~10_combout  = (\main_reg|rf_out2 [25] & \Equal8~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|rf_out2 [25]),
	.datad(\Equal8~0_combout ),
	.cin(gnd),
	.combout(\mem_data_in[25]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem_data_in[25]~10 .lut_mask = 16'hF000;
defparam \mem_data_in[25]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N28
cycloneive_lcell_comb \main_reg|regFile~286 (
// Equation(s):
// \main_reg|regFile~286_combout  = (\main_reg|regFile~1016_combout  & (((\main_reg|rf_out2 [24])))) # (!\main_reg|regFile~1016_combout  & (((\main_reg|regFile~138_combout )) # (!\alu_ctrl~19_combout )))

	.dataa(\alu_ctrl~19_combout ),
	.datab(\main_reg|rf_out2 [24]),
	.datac(\main_reg|regFile~1016_combout ),
	.datad(\main_reg|regFile~138_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~286_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~286 .lut_mask = 16'hCFC5;
defparam \main_reg|regFile~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N12
cycloneive_lcell_comb \main_reg|regFile~287 (
// Equation(s):
// \main_reg|regFile~287_combout  = (\main_reg|regFile~1015_combout  & ((\main_reg|regFile~286_combout ))) # (!\main_reg|regFile~1015_combout  & (\main_reg|regFile~1016_combout ))

	.dataa(\main_reg|regFile~1016_combout ),
	.datab(\main_reg|regFile~286_combout ),
	.datac(gnd),
	.datad(\main_reg|regFile~1015_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~287_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~287 .lut_mask = 16'hCCAA;
defparam \main_reg|regFile~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N26
cycloneive_lcell_comb \main_reg|regFile~288 (
// Equation(s):
// \main_reg|regFile~288_combout  = (\main_reg|regFile~1016_combout  & ((\main_reg|rf_out2 [24]) # (!\main_reg|regFile~1015_combout )))

	.dataa(gnd),
	.datab(\main_reg|rf_out2 [24]),
	.datac(\main_reg|regFile~1016_combout ),
	.datad(\main_reg|regFile~1015_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~288_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~288 .lut_mask = 16'hC0F0;
defparam \main_reg|regFile~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N14
cycloneive_lcell_comb \alu|ShiftLeft0~115 (
// Equation(s):
// \alu|ShiftLeft0~115_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[2]~56_combout  & ((\alu|ShiftLeft0~97_combout ))) # (!\alu_in2[2]~56_combout  & (\alu|ShiftLeft0~93_combout ))))

	.dataa(\alu|ShiftLeft0~93_combout ),
	.datab(\alu_in2[2]~56_combout ),
	.datac(\alu|ShiftLeft0~97_combout ),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~115_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~115 .lut_mask = 16'h00E2;
defparam \alu|ShiftLeft0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N20
cycloneive_lcell_comb \alu|ShiftLeft0~116 (
// Equation(s):
// \alu|ShiftLeft0~116_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[0]~58_combout  & (\alu|ShiftLeft0~41_combout )) # (!\alu_in2[0]~58_combout  & ((\alu|ShiftLeft0~77_combout )))))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\alu_in1[12]~38_combout ),
	.datac(\alu|ShiftLeft0~41_combout ),
	.datad(\alu|ShiftLeft0~77_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~116_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~116 .lut_mask = 16'h3120;
defparam \alu|ShiftLeft0~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N10
cycloneive_lcell_comb \main_reg|regFile~276 (
// Equation(s):
// \main_reg|regFile~276_combout  = (\main_reg|regFile~135_combout  & (\main_reg|regFile~134_combout )) # (!\main_reg|regFile~135_combout  & ((\main_reg|regFile~134_combout  & (\alu|ShiftLeft0~116_combout )) # (!\main_reg|regFile~134_combout  & 
// ((\alu|ShiftLeft0~89_combout )))))

	.dataa(\main_reg|regFile~135_combout ),
	.datab(\main_reg|regFile~134_combout ),
	.datac(\alu|ShiftLeft0~116_combout ),
	.datad(\alu|ShiftLeft0~89_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~276_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~276 .lut_mask = 16'hD9C8;
defparam \main_reg|regFile~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N8
cycloneive_lcell_comb \alu|ShiftLeft0~117 (
// Equation(s):
// \alu|ShiftLeft0~117_combout  = (!\alu_in2[3]~55_combout  & ((\alu_in2[2]~56_combout  & ((\alu|ShiftLeft0~17_combout ))) # (!\alu_in2[2]~56_combout  & (\alu|ShiftLeft0~95_combout ))))

	.dataa(\alu|ShiftLeft0~95_combout ),
	.datab(\alu_in2[3]~55_combout ),
	.datac(\alu_in2[2]~56_combout ),
	.datad(\alu|ShiftLeft0~17_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~117_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~117 .lut_mask = 16'h3202;
defparam \alu|ShiftLeft0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N2
cycloneive_lcell_comb \alu|ShiftRight1~55 (
// Equation(s):
// \alu|ShiftRight1~55_combout  = (\alu_in2[3]~55_combout  & ((\alu_in2[2]~56_combout ) # ((\alu|ShiftLeft0~14_combout )))) # (!\alu_in2[3]~55_combout  & (((\alu_in1[12]~38_combout ))))

	.dataa(\alu_in2[2]~56_combout ),
	.datab(\alu_in1[12]~38_combout ),
	.datac(\alu_in2[3]~55_combout ),
	.datad(\alu|ShiftLeft0~14_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~55_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~55 .lut_mask = 16'hFCAC;
defparam \alu|ShiftRight1~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N18
cycloneive_lcell_comb \alu|ShiftLeft0~118 (
// Equation(s):
// \alu|ShiftLeft0~118_combout  = (!\alu|ShiftRight1~55_combout  & ((\alu|ShiftLeft0~117_combout ) # ((\main_reg|rf_out1 [0] & \alu_in2[3]~55_combout ))))

	.dataa(\main_reg|rf_out1 [0]),
	.datab(\alu_in2[3]~55_combout ),
	.datac(\alu|ShiftLeft0~117_combout ),
	.datad(\alu|ShiftRight1~55_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~118_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~118 .lut_mask = 16'h00F8;
defparam \alu|ShiftLeft0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N12
cycloneive_lcell_comb \main_reg|regFile~277 (
// Equation(s):
// \main_reg|regFile~277_combout  = (\main_reg|regFile~135_combout  & ((\main_reg|regFile~276_combout  & ((\alu|ShiftLeft0~118_combout ))) # (!\main_reg|regFile~276_combout  & (\alu|ShiftLeft0~115_combout )))) # (!\main_reg|regFile~135_combout  & 
// (((\main_reg|regFile~276_combout ))))

	.dataa(\main_reg|regFile~135_combout ),
	.datab(\alu|ShiftLeft0~115_combout ),
	.datac(\main_reg|regFile~276_combout ),
	.datad(\alu|ShiftLeft0~118_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~277_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~277 .lut_mask = 16'hF858;
defparam \main_reg|regFile~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N18
cycloneive_lcell_comb \alu|ShiftRight0~97 (
// Equation(s):
// \alu|ShiftRight0~97_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[3]~55_combout  & ((\main_reg|rf_out1 [31]))) # (!\alu_in2[3]~55_combout  & (\alu|ShiftRight0~5_combout ))))

	.dataa(\alu|ShiftRight0~5_combout ),
	.datab(\alu_in2[3]~55_combout ),
	.datac(\alu_in1[12]~38_combout ),
	.datad(\main_reg|rf_out1 [31]),
	.cin(gnd),
	.combout(\alu|ShiftRight0~97_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~97 .lut_mask = 16'h0E02;
defparam \alu|ShiftRight0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N12
cycloneive_lcell_comb \alu|ShiftRight1~64 (
// Equation(s):
// \alu|ShiftRight1~64_combout  = (\alu|ShiftRight1~50_combout  & ((\alu_in2[2]~56_combout  & (\alu|ShiftRight0~1_combout )) # (!\alu_in2[2]~56_combout  & ((\alu|ShiftRight0~4_combout )))))

	.dataa(\alu_in2[2]~56_combout ),
	.datab(\alu|ShiftRight0~1_combout ),
	.datac(\alu|ShiftRight0~4_combout ),
	.datad(\alu|ShiftRight1~50_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~64_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~64 .lut_mask = 16'hD800;
defparam \alu|ShiftRight1~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N26
cycloneive_lcell_comb \alu|Equal0~71 (
// Equation(s):
// \alu|Equal0~71_combout  = (\main_reg|rf_out1 [24] & (\alu_in1[12]~38_combout  $ (((!\main_reg|rf_out2 [24]) # (!\alu_in2[29]~10_combout ))))) # (!\main_reg|rf_out1 [24] & (\alu_in2[29]~10_combout  & (\main_reg|rf_out2 [24])))

	.dataa(\main_reg|rf_out1 [24]),
	.datab(\alu_in2[29]~10_combout ),
	.datac(\main_reg|rf_out2 [24]),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~71_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~71 .lut_mask = 16'hC06A;
defparam \alu|Equal0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N4
cycloneive_lcell_comb \main_reg|regFile~279 (
// Equation(s):
// \main_reg|regFile~279_combout  = (\alu_ctrl~21_combout  & (\main_reg|regFile~51_combout  & (\alu|ShiftRight1~64_combout ))) # (!\alu_ctrl~21_combout  & (((\alu|Equal0~71_combout )) # (!\main_reg|regFile~51_combout )))

	.dataa(\alu_ctrl~21_combout ),
	.datab(\main_reg|regFile~51_combout ),
	.datac(\alu|ShiftRight1~64_combout ),
	.datad(\alu|Equal0~71_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~279_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~279 .lut_mask = 16'hD591;
defparam \main_reg|regFile~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N26
cycloneive_lcell_comb \main_reg|regFile~280 (
// Equation(s):
// \main_reg|regFile~280_combout  = (\alu_in2[24]~18_combout  & ((\main_reg|regFile~279_combout ) # ((\alu_ctrl~19_combout  & \alu_in1[24]~13_combout )))) # (!\alu_in2[24]~18_combout  & (\main_reg|regFile~279_combout  & ((\alu_in1[24]~13_combout ) # 
// (!\alu_ctrl~19_combout ))))

	.dataa(\alu_in2[24]~18_combout ),
	.datab(\alu_ctrl~19_combout ),
	.datac(\main_reg|regFile~279_combout ),
	.datad(\alu_in1[24]~13_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~280_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~280 .lut_mask = 16'hF8B0;
defparam \main_reg|regFile~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N28
cycloneive_lcell_comb \main_reg|regFile~281 (
// Equation(s):
// \main_reg|regFile~281_combout  = (\main_reg|regFile~66_combout  & ((\main_reg|regFile~50_combout  & ((!\alu|Add1~48_combout ))) # (!\main_reg|regFile~50_combout  & (!\main_reg|regFile~280_combout )))) # (!\main_reg|regFile~66_combout  & 
// (((\main_reg|regFile~50_combout ))))

	.dataa(\main_reg|regFile~280_combout ),
	.datab(\main_reg|regFile~66_combout ),
	.datac(\alu|Add1~48_combout ),
	.datad(\main_reg|regFile~50_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~281_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~281 .lut_mask = 16'h3F44;
defparam \main_reg|regFile~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N30
cycloneive_lcell_comb \main_reg|regFile~282 (
// Equation(s):
// \main_reg|regFile~282_combout  = (\alu|Mux30~9_combout  & ((\main_reg|regFile~281_combout  & (\alu_in1[31]~6_combout )) # (!\main_reg|regFile~281_combout  & ((\alu|ShiftRight0~97_combout ))))) # (!\alu|Mux30~9_combout  & (((!\main_reg|regFile~281_combout 
// ))))

	.dataa(\alu|Mux30~9_combout ),
	.datab(\alu_in1[31]~6_combout ),
	.datac(\alu|ShiftRight0~97_combout ),
	.datad(\main_reg|regFile~281_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~282_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~282 .lut_mask = 16'h88F5;
defparam \main_reg|regFile~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N8
cycloneive_lcell_comb \main_reg|regFile~283 (
// Equation(s):
// \main_reg|regFile~283_combout  = (\main_reg|regFile~282_combout  & ((\alu_ctrl~21_combout ) # (!\alu|Mux30~9_combout )))

	.dataa(\alu|Mux30~9_combout ),
	.datab(gnd),
	.datac(\alu_ctrl~21_combout ),
	.datad(\main_reg|regFile~282_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~283_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~283 .lut_mask = 16'hF500;
defparam \main_reg|regFile~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N28
cycloneive_lcell_comb \main_reg|regFile~278 (
// Equation(s):
// \main_reg|regFile~278_combout  = (!\alu_ctrl~20_combout  & (\alu|Mult0|auto_generated|op_1~12_combout  & ((\alu|Mux30~6_combout ) # (!\alu_in1[31]~4_combout ))))

	.dataa(\alu_in1[31]~4_combout ),
	.datab(\alu|Mux30~6_combout ),
	.datac(\alu_ctrl~20_combout ),
	.datad(\alu|Mult0|auto_generated|op_1~12_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~278_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~278 .lut_mask = 16'h0D00;
defparam \main_reg|regFile~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N30
cycloneive_lcell_comb \main_reg|regFile~284 (
// Equation(s):
// \main_reg|regFile~284_combout  = (\main_reg|regFile~146_combout  & (\main_reg|regFile~138_combout  & ((\main_reg|regFile~278_combout )))) # (!\main_reg|regFile~146_combout  & (((\main_reg|regFile~283_combout )) # (!\main_reg|regFile~138_combout )))

	.dataa(\main_reg|regFile~146_combout ),
	.datab(\main_reg|regFile~138_combout ),
	.datac(\main_reg|regFile~283_combout ),
	.datad(\main_reg|regFile~278_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~284_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~284 .lut_mask = 16'hD951;
defparam \main_reg|regFile~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N18
cycloneive_lcell_comb \main_reg|regFile~285 (
// Equation(s):
// \main_reg|regFile~285_combout  = (\main_reg|regFile~139_combout  & ((\main_reg|regFile~284_combout  & ((\alu|Add0~48_combout ))) # (!\main_reg|regFile~284_combout  & (\main_reg|regFile~277_combout )))) # (!\main_reg|regFile~139_combout  & 
// (((\main_reg|regFile~284_combout ))))

	.dataa(\main_reg|regFile~277_combout ),
	.datab(\alu|Add0~48_combout ),
	.datac(\main_reg|regFile~139_combout ),
	.datad(\main_reg|regFile~284_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~285_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~285 .lut_mask = 16'hCFA0;
defparam \main_reg|regFile~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N0
cycloneive_lcell_comb \main_reg|regFile~1023 (
// Equation(s):
// \main_reg|regFile~1023_combout  = (\main_reg|regFile~285_combout  & (\main_reg|regFile~287_combout )) # (!\main_reg|regFile~285_combout  & ((\main_reg|regFile~288_combout )))

	.dataa(\main_reg|regFile~287_combout ),
	.datab(gnd),
	.datac(\main_reg|regFile~288_combout ),
	.datad(\main_reg|regFile~285_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~1023_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~1023 .lut_mask = 16'hAAF0;
defparam \main_reg|regFile~1023 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N6
cycloneive_lcell_comb \main_reg|regFile~1024 (
// Equation(s):
// \main_reg|regFile~1024_combout  = (\main_reg|regFile~150_combout  & ((\main_reg|regFile~1023_combout  & (\instr[24]~7_combout )) # (!\main_reg|regFile~1023_combout  & ((\main_memory|altsyncram_component|auto_generated|q_a [24]))))) # 
// (!\main_reg|regFile~150_combout  & (((\main_reg|regFile~1023_combout ))))

	.dataa(\instr[24]~7_combout ),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [24]),
	.datac(\main_reg|regFile~150_combout ),
	.datad(\main_reg|regFile~1023_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~1024_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~1024 .lut_mask = 16'hAFC0;
defparam \main_reg|regFile~1024 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N16
cycloneive_lcell_comb \main_reg|regFile~289 (
// Equation(s):
// \main_reg|regFile~289_combout  = (\wen_prot~q  & (((\main_reg|regFile~166_combout ) # (\main_reg|regFile~1024_combout )))) # (!\wen_prot~q  & (\main_reg|regFile~275_combout  & (!\main_reg|regFile~166_combout )))

	.dataa(\wen_prot~q ),
	.datab(\main_reg|regFile~275_combout ),
	.datac(\main_reg|regFile~166_combout ),
	.datad(\main_reg|regFile~1024_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~289_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~289 .lut_mask = 16'hAEA4;
defparam \main_reg|regFile~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N2
cycloneive_lcell_comb \main_reg|regFile~290 (
// Equation(s):
// \main_reg|regFile~290_combout  = (\main_reg|regFile~166_combout  & ((\main_reg|regFile~289_combout  & (\main_reg|rf_out1 [24])) # (!\main_reg|regFile~289_combout  & ((\main_reg|regFile~265_combout ))))) # (!\main_reg|regFile~166_combout  & 
// (((\main_reg|regFile~289_combout ))))

	.dataa(\main_reg|regFile~166_combout ),
	.datab(\main_reg|rf_out1 [24]),
	.datac(\main_reg|regFile~265_combout ),
	.datad(\main_reg|regFile~289_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~290_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~290 .lut_mask = 16'hDDA0;
defparam \main_reg|regFile~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N10
cycloneive_lcell_comb \main_reg|regFile~1020 (
// Equation(s):
// \main_reg|regFile~1020_combout  = (\main_reg|regFile~290_combout  & ((!\wen_prot~q ) # (!\main_reg|Equal0~1_combout )))

	.dataa(\main_reg|Equal0~1_combout ),
	.datab(gnd),
	.datac(\wen_prot~q ),
	.datad(\main_reg|regFile~290_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~1020_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~1020 .lut_mask = 16'h5F00;
defparam \main_reg|regFile~1020 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y43_N15
dffeas \main_reg|regFile[23][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~1020_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[23][24] .is_wysiwyg = "true";
defparam \main_reg|regFile[23][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N28
cycloneive_lcell_comb \main_reg|rf_out2~154 (
// Equation(s):
// \main_reg|rf_out2~154_combout  = (\reg_read_addr2[3]~9_combout  & (((\reg_read_addr2[2]~10_combout ) # (\main_reg|regFile[27][24]~q )))) # (!\reg_read_addr2[3]~9_combout  & (\main_reg|regFile[19][24]~q  & (!\reg_read_addr2[2]~10_combout )))

	.dataa(\main_reg|regFile[19][24]~q ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|regFile[27][24]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~154_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~154 .lut_mask = 16'hCEC2;
defparam \main_reg|rf_out2~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N14
cycloneive_lcell_comb \main_reg|rf_out2~155 (
// Equation(s):
// \main_reg|rf_out2~155_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~154_combout  & ((\main_reg|regFile[31][24]~q ))) # (!\main_reg|rf_out2~154_combout  & (\main_reg|regFile[23][24]~q )))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~154_combout ))))

	.dataa(\main_reg|regFile[23][24]~q ),
	.datab(\main_reg|regFile[31][24]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|rf_out2~154_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~155_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~155 .lut_mask = 16'hCFA0;
defparam \main_reg|rf_out2~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N28
cycloneive_lcell_comb \main_reg|rf_out2~147 (
// Equation(s):
// \main_reg|rf_out2~147_combout  = (\reg_read_addr2[2]~10_combout  & (\reg_read_addr2[3]~9_combout )) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & (\main_reg|regFile[25][24]~q )) # (!\reg_read_addr2[3]~9_combout  & 
// ((\main_reg|regFile[17][24]~q )))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|regFile[25][24]~q ),
	.datad(\main_reg|regFile[17][24]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~147_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~147 .lut_mask = 16'hD9C8;
defparam \main_reg|rf_out2~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N14
cycloneive_lcell_comb \main_reg|rf_out2~148 (
// Equation(s):
// \main_reg|rf_out2~148_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~147_combout  & ((\main_reg|regFile[29][24]~q ))) # (!\main_reg|rf_out2~147_combout  & (\main_reg|regFile[21][24]~q )))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~147_combout ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|regFile[21][24]~q ),
	.datac(\main_reg|regFile[29][24]~q ),
	.datad(\main_reg|rf_out2~147_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~148_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~148 .lut_mask = 16'hF588;
defparam \main_reg|rf_out2~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y38_N8
cycloneive_lcell_comb \main_reg|rf_out2~151 (
// Equation(s):
// \main_reg|rf_out2~151_combout  = (\reg_read_addr2[3]~9_combout  & (((\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & ((\reg_read_addr2[2]~10_combout  & ((\main_reg|regFile[20][24]~q ))) # (!\reg_read_addr2[2]~10_combout  & 
// (\main_reg|regFile[16][24]~q ))))

	.dataa(\main_reg|regFile[16][24]~q ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|regFile[20][24]~q ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~151_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~151 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out2~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N8
cycloneive_lcell_comb \main_reg|rf_out2~152 (
// Equation(s):
// \main_reg|rf_out2~152_combout  = (\main_reg|rf_out2~151_combout  & ((\main_reg|regFile[28][24]~q ) # ((!\reg_read_addr2[3]~9_combout )))) # (!\main_reg|rf_out2~151_combout  & (((\main_reg|regFile[24][24]~q  & \reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[28][24]~q ),
	.datab(\main_reg|rf_out2~151_combout ),
	.datac(\main_reg|regFile[24][24]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~152_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~152 .lut_mask = 16'hB8CC;
defparam \main_reg|rf_out2~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N26
cycloneive_lcell_comb \main_reg|rf_out2~149 (
// Equation(s):
// \main_reg|rf_out2~149_combout  = (\reg_read_addr2[3]~9_combout  & (((\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & ((\reg_read_addr2[2]~10_combout  & ((\main_reg|regFile[22][24]~q ))) # (!\reg_read_addr2[2]~10_combout  & 
// (\main_reg|regFile[18][24]~q ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|regFile[18][24]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|regFile[22][24]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~149_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~149 .lut_mask = 16'hF4A4;
defparam \main_reg|rf_out2~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N12
cycloneive_lcell_comb \main_reg|rf_out2~150 (
// Equation(s):
// \main_reg|rf_out2~150_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~149_combout  & (\main_reg|regFile[30][24]~q )) # (!\main_reg|rf_out2~149_combout  & ((\main_reg|regFile[26][24]~q ))))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~149_combout ))))

	.dataa(\main_reg|regFile[30][24]~q ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|rf_out2~149_combout ),
	.datad(\main_reg|regFile[26][24]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~150_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~150 .lut_mask = 16'hBCB0;
defparam \main_reg|rf_out2~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N18
cycloneive_lcell_comb \main_reg|rf_out2~153 (
// Equation(s):
// \main_reg|rf_out2~153_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout ) # (\main_reg|rf_out2~150_combout )))) # (!\reg_read_addr2[1]~11_combout  & (\main_reg|rf_out2~152_combout  & (!\reg_read_addr2[0]~12_combout )))

	.dataa(\main_reg|rf_out2~152_combout ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\main_reg|rf_out2~150_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~153_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~153 .lut_mask = 16'hCEC2;
defparam \main_reg|rf_out2~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N24
cycloneive_lcell_comb \main_reg|rf_out2~156 (
// Equation(s):
// \main_reg|rf_out2~156_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~153_combout  & (\main_reg|rf_out2~155_combout )) # (!\main_reg|rf_out2~153_combout  & ((\main_reg|rf_out2~148_combout ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~153_combout ))))

	.dataa(\main_reg|rf_out2~155_combout ),
	.datab(\main_reg|rf_out2~148_combout ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\main_reg|rf_out2~153_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~156_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~156 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out2~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N2
cycloneive_lcell_comb \main_reg|rf_out2~157 (
// Equation(s):
// \main_reg|rf_out2~157_combout  = (\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout ) # ((\main_reg|regFile[5][24]~q )))) # (!\reg_read_addr2[0]~12_combout  & (!\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[4][24]~q ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[5][24]~q ),
	.datad(\main_reg|regFile[4][24]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~157_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~157 .lut_mask = 16'hB9A8;
defparam \main_reg|rf_out2~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y40_N10
cycloneive_lcell_comb \main_reg|rf_out2~158 (
// Equation(s):
// \main_reg|rf_out2~158_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~157_combout  & (\main_reg|regFile[7][24]~q )) # (!\main_reg|rf_out2~157_combout  & ((\main_reg|regFile[6][24]~q ))))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~157_combout ))))

	.dataa(\main_reg|regFile[7][24]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|rf_out2~157_combout ),
	.datad(\main_reg|regFile[6][24]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~158_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~158 .lut_mask = 16'hBCB0;
defparam \main_reg|rf_out2~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N26
cycloneive_lcell_comb \main_reg|rf_out2~161 (
// Equation(s):
// \main_reg|rf_out2~161_combout  = (\reg_read_addr2[0]~12_combout  & (((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[2][24]~q ))) # (!\reg_read_addr2[1]~11_combout  & 
// (\main_reg|regFile[0][24]~q ))))

	.dataa(\main_reg|regFile[0][24]~q ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\main_reg|regFile[2][24]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~161_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~161 .lut_mask = 16'hF2C2;
defparam \main_reg|rf_out2~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N20
cycloneive_lcell_comb \main_reg|rf_out2~162 (
// Equation(s):
// \main_reg|rf_out2~162_combout  = (\main_reg|rf_out2~161_combout  & (((\main_reg|regFile[3][24]~q ) # (!\reg_read_addr2[0]~12_combout )))) # (!\main_reg|rf_out2~161_combout  & (\main_reg|regFile[1][24]~q  & ((\reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[1][24]~q ),
	.datab(\main_reg|regFile[3][24]~q ),
	.datac(\main_reg|rf_out2~161_combout ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~162_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~162 .lut_mask = 16'hCAF0;
defparam \main_reg|rf_out2~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N6
cycloneive_lcell_comb \main_reg|rf_out2~159 (
// Equation(s):
// \main_reg|rf_out2~159_combout  = (\reg_read_addr2[0]~12_combout  & (\reg_read_addr2[1]~11_combout )) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[10][24]~q ))) # (!\reg_read_addr2[1]~11_combout  & 
// (\main_reg|regFile[8][24]~q ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[8][24]~q ),
	.datad(\main_reg|regFile[10][24]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~159_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~159 .lut_mask = 16'hDC98;
defparam \main_reg|rf_out2~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N28
cycloneive_lcell_comb \main_reg|rf_out2~160 (
// Equation(s):
// \main_reg|rf_out2~160_combout  = (\main_reg|rf_out2~159_combout  & ((\main_reg|regFile[11][24]~q ) # ((!\reg_read_addr2[0]~12_combout )))) # (!\main_reg|rf_out2~159_combout  & (((\main_reg|regFile[9][24]~q  & \reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|rf_out2~159_combout ),
	.datab(\main_reg|regFile[11][24]~q ),
	.datac(\main_reg|regFile[9][24]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~160_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~160 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out2~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N30
cycloneive_lcell_comb \main_reg|rf_out2~163 (
// Equation(s):
// \main_reg|rf_out2~163_combout  = (\reg_read_addr2[2]~10_combout  & (\reg_read_addr2[3]~9_combout )) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~160_combout ))) # (!\reg_read_addr2[3]~9_combout  & 
// (\main_reg|rf_out2~162_combout ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|rf_out2~162_combout ),
	.datad(\main_reg|rf_out2~160_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~163_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~163 .lut_mask = 16'hDC98;
defparam \main_reg|rf_out2~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N12
cycloneive_lcell_comb \main_reg|rf_out2~164 (
// Equation(s):
// \main_reg|rf_out2~164_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & ((\main_reg|regFile[13][24]~q ))) # (!\reg_read_addr2[0]~12_combout  & 
// (\main_reg|regFile[12][24]~q ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|regFile[12][24]~q ),
	.datac(\main_reg|regFile[13][24]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~164_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~164 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out2~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N26
cycloneive_lcell_comb \main_reg|rf_out2~165 (
// Equation(s):
// \main_reg|rf_out2~165_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~164_combout  & (\main_reg|regFile[15][24]~q )) # (!\main_reg|rf_out2~164_combout  & ((\main_reg|regFile[14][24]~q ))))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~164_combout ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|regFile[15][24]~q ),
	.datac(\main_reg|regFile[14][24]~q ),
	.datad(\main_reg|rf_out2~164_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~165_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~165 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N0
cycloneive_lcell_comb \main_reg|rf_out2~166 (
// Equation(s):
// \main_reg|rf_out2~166_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~163_combout  & ((\main_reg|rf_out2~165_combout ))) # (!\main_reg|rf_out2~163_combout  & (\main_reg|rf_out2~158_combout )))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~163_combout ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|rf_out2~158_combout ),
	.datac(\main_reg|rf_out2~163_combout ),
	.datad(\main_reg|rf_out2~165_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~166_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~166 .lut_mask = 16'hF858;
defparam \main_reg|rf_out2~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N4
cycloneive_lcell_comb \main_reg|rf_out2~167 (
// Equation(s):
// \main_reg|rf_out2~167_combout  = (\reg_read_addr2[4]~13_combout  & (\main_reg|rf_out2~156_combout )) # (!\reg_read_addr2[4]~13_combout  & ((\main_reg|rf_out2~166_combout )))

	.dataa(gnd),
	.datab(\main_reg|rf_out2~156_combout ),
	.datac(\reg_read_addr2[4]~13_combout ),
	.datad(\main_reg|rf_out2~166_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~167_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~167 .lut_mask = 16'hCFC0;
defparam \main_reg|rf_out2~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N5
dffeas \main_reg|rf_out2[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out2~167_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out2[24] .is_wysiwyg = "true";
defparam \main_reg|rf_out2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N26
cycloneive_lcell_comb \mem_data_in[24]~11 (
// Equation(s):
// \mem_data_in[24]~11_combout  = (\Equal8~0_combout  & \main_reg|rf_out2 [24])

	.dataa(\Equal8~0_combout ),
	.datab(gnd),
	.datac(\main_reg|rf_out2 [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_data_in[24]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem_data_in[24]~11 .lut_mask = 16'hA0A0;
defparam \mem_data_in[24]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N28
cycloneive_lcell_comb \reg_data_in_prot~5 (
// Equation(s):
// \reg_data_in_prot~5_combout  = (\alu_in1[31]~4_combout  & (((\main_memory|altsyncram_component|auto_generated|q_a [31] & \Equal7~1_combout )))) # (!\alu_in1[31]~4_combout  & (\instr[31]~2_combout ))

	.dataa(\alu_in1[31]~4_combout ),
	.datab(\instr[31]~2_combout ),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [31]),
	.datad(\Equal7~1_combout ),
	.cin(gnd),
	.combout(\reg_data_in_prot~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in_prot~5 .lut_mask = 16'hE444;
defparam \reg_data_in_prot~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N24
cycloneive_lcell_comb \main_reg|regFile~37 (
// Equation(s):
// \main_reg|regFile~37_combout  = (\always0~2_combout  & (((\Equal2~0_combout ) # (\reg_data_in_prot~5_combout )))) # (!\always0~2_combout  & (\main_reg|rf_out2 [31]))

	.dataa(\main_reg|rf_out2 [31]),
	.datab(\Equal2~0_combout ),
	.datac(\reg_data_in_prot~5_combout ),
	.datad(\always0~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~37_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~37 .lut_mask = 16'hFCAA;
defparam \main_reg|regFile~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N30
cycloneive_lcell_comb \main_reg|regFile~38 (
// Equation(s):
// \main_reg|regFile~38_combout  = (\main_reg|regFile~35_combout  & ((\main_reg|regFile~36_combout ) # ((!\always0~6_combout  & \main_reg|regFile~37_combout ))))

	.dataa(\main_reg|regFile~36_combout ),
	.datab(\main_reg|regFile~35_combout ),
	.datac(\always0~6_combout ),
	.datad(\main_reg|regFile~37_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~38_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~38 .lut_mask = 16'h8C88;
defparam \main_reg|regFile~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N30
cycloneive_lcell_comb \main_reg|Mux0~2 (
// Equation(s):
// \main_reg|Mux0~2_combout  = (\reg_store_addr[3]~1_combout  & (\reg_store_addr[2]~2_combout )) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & ((\main_reg|regFile[22][31]~q ))) # (!\reg_store_addr[2]~2_combout  & 
// (\main_reg|regFile[18][31]~q ))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[18][31]~q ),
	.datad(\main_reg|regFile[22][31]~q ),
	.cin(gnd),
	.combout(\main_reg|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux0~2 .lut_mask = 16'hDC98;
defparam \main_reg|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N26
cycloneive_lcell_comb \main_reg|Mux0~3 (
// Equation(s):
// \main_reg|Mux0~3_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|Mux0~2_combout  & ((\main_reg|regFile[30][31]~q ))) # (!\main_reg|Mux0~2_combout  & (\main_reg|regFile[26][31]~q )))) # (!\reg_store_addr[3]~1_combout  & (((\main_reg|Mux0~2_combout 
// ))))

	.dataa(\main_reg|regFile[26][31]~q ),
	.datab(\main_reg|regFile[30][31]~q ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\main_reg|Mux0~2_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux0~3 .lut_mask = 16'hCFA0;
defparam \main_reg|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N28
cycloneive_lcell_comb \main_reg|Mux0~4 (
// Equation(s):
// \main_reg|Mux0~4_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & ((\main_reg|regFile[20][31]~q ))) # (!\reg_store_addr[2]~2_combout  & 
// (\main_reg|regFile[16][31]~q ))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|regFile[16][31]~q ),
	.datac(\main_reg|regFile[20][31]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux0~4 .lut_mask = 16'hFA44;
defparam \main_reg|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N6
cycloneive_lcell_comb \main_reg|Mux0~5 (
// Equation(s):
// \main_reg|Mux0~5_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|Mux0~4_combout  & (\main_reg|regFile[28][31]~q )) # (!\main_reg|Mux0~4_combout  & ((\main_reg|regFile[24][31]~q ))))) # (!\reg_store_addr[3]~1_combout  & (((\main_reg|Mux0~4_combout 
// ))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|regFile[28][31]~q ),
	.datac(\main_reg|regFile[24][31]~q ),
	.datad(\main_reg|Mux0~4_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux0~5 .lut_mask = 16'hDDA0;
defparam \main_reg|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N8
cycloneive_lcell_comb \main_reg|Mux0~6 (
// Equation(s):
// \main_reg|Mux0~6_combout  = (\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout ) # ((\main_reg|Mux0~3_combout )))) # (!\reg_store_addr[1]~4_combout  & (!\reg_store_addr[0]~5_combout  & ((\main_reg|Mux0~5_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|Mux0~3_combout ),
	.datad(\main_reg|Mux0~5_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux0~6 .lut_mask = 16'hB9A8;
defparam \main_reg|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N20
cycloneive_lcell_comb \main_reg|Mux0~0 (
// Equation(s):
// \main_reg|Mux0~0_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[25][31]~q ))) # (!\reg_store_addr[3]~1_combout  & 
// (\main_reg|regFile[17][31]~q ))))

	.dataa(\main_reg|regFile[17][31]~q ),
	.datab(\main_reg|regFile[25][31]~q ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux0~0 .lut_mask = 16'hFC0A;
defparam \main_reg|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N28
cycloneive_lcell_comb \main_reg|Mux0~1 (
// Equation(s):
// \main_reg|Mux0~1_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|Mux0~0_combout  & ((\main_reg|regFile[29][31]~q ))) # (!\main_reg|Mux0~0_combout  & (\main_reg|regFile[21][31]~q )))) # (!\reg_store_addr[2]~2_combout  & (((\main_reg|Mux0~0_combout 
// ))))

	.dataa(\main_reg|regFile[21][31]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[29][31]~q ),
	.datad(\main_reg|Mux0~0_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux0~1 .lut_mask = 16'hF388;
defparam \main_reg|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N22
cycloneive_lcell_comb \main_reg|Mux0~7 (
// Equation(s):
// \main_reg|Mux0~7_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[27][31]~q ) # ((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & (((\main_reg|regFile[19][31]~q  & !\reg_store_addr[2]~2_combout ))))

	.dataa(\reg_store_addr[3]~1_combout ),
	.datab(\main_reg|regFile[27][31]~q ),
	.datac(\main_reg|regFile[19][31]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux0~7 .lut_mask = 16'hAAD8;
defparam \main_reg|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N30
cycloneive_lcell_comb \main_reg|Mux0~8 (
// Equation(s):
// \main_reg|Mux0~8_combout  = (\main_reg|Mux0~7_combout  & (((\main_reg|regFile[31][31]~q ) # (!\reg_store_addr[2]~2_combout )))) # (!\main_reg|Mux0~7_combout  & (\main_reg|regFile[23][31]~q  & ((\reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|Mux0~7_combout ),
	.datab(\main_reg|regFile[23][31]~q ),
	.datac(\main_reg|regFile[31][31]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux0~8 .lut_mask = 16'hE4AA;
defparam \main_reg|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N8
cycloneive_lcell_comb \main_reg|Mux0~9 (
// Equation(s):
// \main_reg|Mux0~9_combout  = (\main_reg|Mux0~6_combout  & (((\main_reg|Mux0~8_combout ) # (!\reg_store_addr[0]~5_combout )))) # (!\main_reg|Mux0~6_combout  & (\main_reg|Mux0~1_combout  & ((\reg_store_addr[0]~5_combout ))))

	.dataa(\main_reg|Mux0~6_combout ),
	.datab(\main_reg|Mux0~1_combout ),
	.datac(\main_reg|Mux0~8_combout ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux0~9 .lut_mask = 16'hE4AA;
defparam \main_reg|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N10
cycloneive_lcell_comb \main_reg|Mux0~17 (
// Equation(s):
// \main_reg|Mux0~17_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & (\main_reg|regFile[13][31]~q )) # (!\reg_store_addr[0]~5_combout  & 
// ((\main_reg|regFile[12][31]~q )))))

	.dataa(\main_reg|regFile[13][31]~q ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[12][31]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux0~17 .lut_mask = 16'hEE30;
defparam \main_reg|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N20
cycloneive_lcell_comb \main_reg|Mux0~18 (
// Equation(s):
// \main_reg|Mux0~18_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|Mux0~17_combout  & ((\main_reg|regFile[15][31]~q ))) # (!\main_reg|Mux0~17_combout  & (\main_reg|regFile[14][31]~q )))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|Mux0~17_combout ))))

	.dataa(\main_reg|regFile[14][31]~q ),
	.datab(\main_reg|regFile[15][31]~q ),
	.datac(\reg_store_addr[1]~4_combout ),
	.datad(\main_reg|Mux0~17_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux0~18 .lut_mask = 16'hCFA0;
defparam \main_reg|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N8
cycloneive_lcell_comb \main_reg|Mux0~12 (
// Equation(s):
// \main_reg|Mux0~12_combout  = (\reg_store_addr[0]~5_combout  & (((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout  & ((\main_reg|regFile[10][31]~q ))) # (!\reg_store_addr[1]~4_combout  & 
// (\main_reg|regFile[8][31]~q ))))

	.dataa(\main_reg|regFile[8][31]~q ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile[10][31]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux0~12 .lut_mask = 16'hFC22;
defparam \main_reg|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N26
cycloneive_lcell_comb \main_reg|Mux0~13 (
// Equation(s):
// \main_reg|Mux0~13_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|Mux0~12_combout  & ((\main_reg|regFile[11][31]~q ))) # (!\main_reg|Mux0~12_combout  & (\main_reg|regFile[9][31]~q )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|Mux0~12_combout ))))

	.dataa(\main_reg|regFile[9][31]~q ),
	.datab(\main_reg|regFile[11][31]~q ),
	.datac(\reg_store_addr[0]~5_combout ),
	.datad(\main_reg|Mux0~12_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux0~13 .lut_mask = 16'hCFA0;
defparam \main_reg|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N24
cycloneive_lcell_comb \main_reg|Mux0~14 (
// Equation(s):
// \main_reg|Mux0~14_combout  = (\reg_store_addr[0]~5_combout  & (\reg_store_addr[1]~4_combout )) # (!\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout  & (\main_reg|regFile[2][31]~q )) # (!\reg_store_addr[1]~4_combout  & 
// ((\main_reg|regFile[0][31]~q )))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[2][31]~q ),
	.datad(\main_reg|regFile[0][31]~q ),
	.cin(gnd),
	.combout(\main_reg|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux0~14 .lut_mask = 16'hD9C8;
defparam \main_reg|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N26
cycloneive_lcell_comb \main_reg|Mux0~15 (
// Equation(s):
// \main_reg|Mux0~15_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|Mux0~14_combout  & ((\main_reg|regFile[3][31]~q ))) # (!\main_reg|Mux0~14_combout  & (\main_reg|regFile[1][31]~q )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|Mux0~14_combout ))))

	.dataa(\main_reg|regFile[1][31]~q ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile[3][31]~q ),
	.datad(\main_reg|Mux0~14_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux0~15 .lut_mask = 16'hF388;
defparam \main_reg|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N26
cycloneive_lcell_comb \main_reg|Mux0~16 (
// Equation(s):
// \main_reg|Mux0~16_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & (\main_reg|Mux0~13_combout )) # (!\reg_store_addr[3]~1_combout  & 
// ((\main_reg|Mux0~15_combout )))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|Mux0~13_combout ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\main_reg|Mux0~15_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux0~16 .lut_mask = 16'hE5E0;
defparam \main_reg|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N14
cycloneive_lcell_comb \main_reg|Mux0~10 (
// Equation(s):
// \main_reg|Mux0~10_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile[5][31]~q ) # ((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & (((\main_reg|regFile[4][31]~q  & !\reg_store_addr[1]~4_combout ))))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\main_reg|regFile[5][31]~q ),
	.datac(\main_reg|regFile[4][31]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux0~10 .lut_mask = 16'hAAD8;
defparam \main_reg|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N12
cycloneive_lcell_comb \main_reg|Mux0~11 (
// Equation(s):
// \main_reg|Mux0~11_combout  = (\main_reg|Mux0~10_combout  & ((\main_reg|regFile[7][31]~q ) # ((!\reg_store_addr[1]~4_combout )))) # (!\main_reg|Mux0~10_combout  & (((\main_reg|regFile[6][31]~q  & \reg_store_addr[1]~4_combout ))))

	.dataa(\main_reg|Mux0~10_combout ),
	.datab(\main_reg|regFile[7][31]~q ),
	.datac(\main_reg|regFile[6][31]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux0~11 .lut_mask = 16'hD8AA;
defparam \main_reg|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N28
cycloneive_lcell_comb \main_reg|Mux0~19 (
// Equation(s):
// \main_reg|Mux0~19_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|Mux0~16_combout  & (\main_reg|Mux0~18_combout )) # (!\main_reg|Mux0~16_combout  & ((\main_reg|Mux0~11_combout ))))) # (!\reg_store_addr[2]~2_combout  & (((\main_reg|Mux0~16_combout 
// ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|Mux0~18_combout ),
	.datac(\main_reg|Mux0~16_combout ),
	.datad(\main_reg|Mux0~11_combout ),
	.cin(gnd),
	.combout(\main_reg|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|Mux0~19 .lut_mask = 16'hDAD0;
defparam \main_reg|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N18
cycloneive_lcell_comb \main_reg|regFile~39 (
// Equation(s):
// \main_reg|regFile~39_combout  = (!\wen_prot~q  & ((\reg_store_addr[4]~3_combout  & (\main_reg|Mux0~9_combout )) # (!\reg_store_addr[4]~3_combout  & ((\main_reg|Mux0~19_combout )))))

	.dataa(\reg_store_addr[4]~3_combout ),
	.datab(\wen_prot~q ),
	.datac(\main_reg|Mux0~9_combout ),
	.datad(\main_reg|Mux0~19_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~39_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~39 .lut_mask = 16'h3120;
defparam \main_reg|regFile~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N22
cycloneive_lcell_comb \main_reg|regFile~41 (
// Equation(s):
// \main_reg|regFile~41_combout  = (\main_reg|regFile~39_combout ) # ((\main_reg|regFile~40_combout  & \main_reg|regFile~38_combout ))

	.dataa(gnd),
	.datab(\main_reg|regFile~40_combout ),
	.datac(\main_reg|regFile~38_combout ),
	.datad(\main_reg|regFile~39_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~41_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~41 .lut_mask = 16'hFFC0;
defparam \main_reg|regFile~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N20
cycloneive_lcell_comb \alu|always0~2 (
// Equation(s):
// \alu|always0~2_combout  = (\main_reg|rf_out1 [31] & (\alu_in1[12]~38_combout  $ (((!\main_reg|rf_out2 [31]) # (!\alu_in2[29]~10_combout ))))) # (!\main_reg|rf_out1 [31] & (\alu_in2[29]~10_combout  & (\main_reg|rf_out2 [31])))

	.dataa(\main_reg|rf_out1 [31]),
	.datab(\alu_in2[29]~10_combout ),
	.datac(\main_reg|rf_out2 [31]),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|always0~2 .lut_mask = 16'hC06A;
defparam \alu|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N14
cycloneive_lcell_comb \alu|ShiftRight1~57 (
// Equation(s):
// \alu|ShiftRight1~57_combout  = (\alu|ShiftLeft0~4_combout  & (\main_reg|rf_out1 [31] & (!\alu_in2[4]~52_combout  & !\alu|ShiftRight0~38_combout )))

	.dataa(\alu|ShiftLeft0~4_combout ),
	.datab(\main_reg|rf_out1 [31]),
	.datac(\alu_in2[4]~52_combout ),
	.datad(\alu|ShiftRight0~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~57_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~57 .lut_mask = 16'h0008;
defparam \alu|ShiftRight1~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N10
cycloneive_lcell_comb \alu|ShiftLeft0~34 (
// Equation(s):
// \alu|ShiftLeft0~34_combout  = (!\alu_in2[0]~58_combout  & ((\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [29]))) # (!\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [31]))))

	.dataa(\main_reg|rf_out1 [31]),
	.datab(\main_reg|rf_out1 [29]),
	.datac(\alu_in2[0]~58_combout ),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~34 .lut_mask = 16'h0C0A;
defparam \alu|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N4
cycloneive_lcell_comb \alu|ShiftLeft0~35 (
// Equation(s):
// \alu|ShiftLeft0~35_combout  = (\alu_in2[0]~58_combout  & ((\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [28]))) # (!\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [30]))))

	.dataa(\main_reg|rf_out1 [30]),
	.datab(\main_reg|rf_out1 [28]),
	.datac(\alu_in2[0]~58_combout ),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~35 .lut_mask = 16'hC0A0;
defparam \alu|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N16
cycloneive_lcell_comb \alu|ShiftLeft0~33 (
// Equation(s):
// \alu|ShiftLeft0~33_combout  = (\alu_in2[0]~58_combout  & ((\alu|ShiftLeft0~31_combout ))) # (!\alu_in2[0]~58_combout  & (\alu|ShiftLeft0~32_combout ))

	.dataa(\alu|ShiftLeft0~32_combout ),
	.datab(gnd),
	.datac(\alu_in2[0]~58_combout ),
	.datad(\alu|ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~33 .lut_mask = 16'hFA0A;
defparam \alu|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N22
cycloneive_lcell_comb \alu|ShiftLeft0~36 (
// Equation(s):
// \alu|ShiftLeft0~36_combout  = (\alu_in2[3]~55_combout  & (((\alu|ShiftLeft0~33_combout )))) # (!\alu_in2[3]~55_combout  & ((\alu|ShiftLeft0~34_combout ) # ((\alu|ShiftLeft0~35_combout ))))

	.dataa(\alu|ShiftLeft0~34_combout ),
	.datab(\alu_in2[3]~55_combout ),
	.datac(\alu|ShiftLeft0~35_combout ),
	.datad(\alu|ShiftLeft0~33_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~36 .lut_mask = 16'hFE32;
defparam \alu|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N0
cycloneive_lcell_comb \alu|ShiftLeft0~39 (
// Equation(s):
// \alu|ShiftLeft0~39_combout  = (!\alu_in2[3]~55_combout  & ((\alu|ShiftLeft0~37_combout ) # ((\alu_in2[0]~58_combout  & \alu|ShiftLeft0~38_combout ))))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\alu|ShiftLeft0~37_combout ),
	.datac(\alu_in2[3]~55_combout ),
	.datad(\alu|ShiftLeft0~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~39 .lut_mask = 16'h0E0C;
defparam \alu|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N22
cycloneive_lcell_comb \alu|ShiftLeft0~42 (
// Equation(s):
// \alu|ShiftLeft0~42_combout  = (\alu_in2[3]~55_combout  & ((\alu_in2[0]~58_combout  & ((\alu|ShiftLeft0~40_combout ))) # (!\alu_in2[0]~58_combout  & (\alu|ShiftLeft0~41_combout ))))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\alu_in2[3]~55_combout ),
	.datac(\alu|ShiftLeft0~41_combout ),
	.datad(\alu|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~42 .lut_mask = 16'hC840;
defparam \alu|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N8
cycloneive_lcell_comb \alu|ShiftLeft0~43 (
// Equation(s):
// \alu|ShiftLeft0~43_combout  = (\alu_in2[2]~56_combout  & (((\alu|ShiftLeft0~39_combout ) # (\alu|ShiftLeft0~42_combout )))) # (!\alu_in2[2]~56_combout  & (\alu|ShiftLeft0~36_combout ))

	.dataa(\alu|ShiftLeft0~36_combout ),
	.datab(\alu_in2[2]~56_combout ),
	.datac(\alu|ShiftLeft0~39_combout ),
	.datad(\alu|ShiftLeft0~42_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~43 .lut_mask = 16'hEEE2;
defparam \alu|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N12
cycloneive_lcell_comb \alu|ShiftLeft0~52 (
// Equation(s):
// \alu|ShiftLeft0~52_combout  = (\alu_in2[4]~52_combout  & ((\alu|ShiftLeft0~51_combout ) # ((\alu|ShiftLeft0~47_combout )))) # (!\alu_in2[4]~52_combout  & (((\alu|ShiftLeft0~43_combout ))))

	.dataa(\alu_in2[4]~52_combout ),
	.datab(\alu|ShiftLeft0~51_combout ),
	.datac(\alu|ShiftLeft0~43_combout ),
	.datad(\alu|ShiftLeft0~47_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~52 .lut_mask = 16'hFAD8;
defparam \alu|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N0
cycloneive_lcell_comb \alu|ShiftLeft0~53 (
// Equation(s):
// \alu|ShiftLeft0~53_combout  = (!\alu|ShiftRight0~38_combout  & (!\alu_in1[12]~38_combout  & \alu|ShiftLeft0~52_combout ))

	.dataa(\alu|ShiftRight0~38_combout ),
	.datab(\alu_in1[12]~38_combout ),
	.datac(\alu|ShiftLeft0~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~53 .lut_mask = 16'h1010;
defparam \alu|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N30
cycloneive_lcell_comb \alu|Add0~62 (
// Equation(s):
// \alu|Add0~62_combout  = \alu_in1[31]~6_combout  $ (\alu|Add0~61  $ (\alu_in2[31]~11_combout ))

	.dataa(\alu_in1[31]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu_in2[31]~11_combout ),
	.cin(\alu|Add0~61 ),
	.combout(\alu|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~62 .lut_mask = 16'hA55A;
defparam \alu|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N18
cycloneive_lcell_comb \alu|Mux1~0 (
// Equation(s):
// \alu|Mux1~0_combout  = (\alu_ctrl~21_combout  & ((\alu|ShiftLeft0~53_combout ) # ((\alu_ctrl~22_combout )))) # (!\alu_ctrl~21_combout  & (((!\alu_ctrl~22_combout  & \alu|Add0~62_combout ))))

	.dataa(\alu_ctrl~21_combout ),
	.datab(\alu|ShiftLeft0~53_combout ),
	.datac(\alu_ctrl~22_combout ),
	.datad(\alu|Add0~62_combout ),
	.cin(gnd),
	.combout(\alu|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux1~0 .lut_mask = 16'hADA8;
defparam \alu|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N12
cycloneive_lcell_comb \alu|Mux1~1 (
// Equation(s):
// \alu|Mux1~1_combout  = (\alu_ctrl~22_combout  & ((\alu|Mux1~0_combout  & ((\alu|ShiftRight1~57_combout ))) # (!\alu|Mux1~0_combout  & (\alu|always0~2_combout )))) # (!\alu_ctrl~22_combout  & (((\alu|Mux1~0_combout ))))

	.dataa(\alu_ctrl~22_combout ),
	.datab(\alu|always0~2_combout ),
	.datac(\alu|ShiftRight1~57_combout ),
	.datad(\alu|Mux1~0_combout ),
	.cin(gnd),
	.combout(\alu|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux1~1 .lut_mask = 16'hF588;
defparam \alu|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N30
cycloneive_lcell_comb \alu|Add1~62 (
// Equation(s):
// \alu|Add1~62_combout  = \alu_in2[31]~11_combout  $ (\alu|Add1~61  $ (!\alu_in1[31]~6_combout ))

	.dataa(gnd),
	.datab(\alu_in2[31]~11_combout ),
	.datac(gnd),
	.datad(\alu_in1[31]~6_combout ),
	.cin(\alu|Add1~61 ),
	.combout(\alu|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add1~62 .lut_mask = 16'h3CC3;
defparam \alu|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N6
cycloneive_lcell_comb \reg_data_in_prot~4 (
// Equation(s):
// \reg_data_in_prot~4_combout  = (\alu|Mux31~1_combout  & ((\alu_ctrl~22_combout  & (\alu_in1[31]~6_combout )) # (!\alu_ctrl~22_combout  & ((\alu|Add1~62_combout )))))

	.dataa(\alu_in1[31]~6_combout ),
	.datab(\alu|Mux31~1_combout ),
	.datac(\alu|Add1~62_combout ),
	.datad(\alu_ctrl~22_combout ),
	.cin(gnd),
	.combout(\reg_data_in_prot~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in_prot~4 .lut_mask = 16'h88C0;
defparam \reg_data_in_prot~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N26
cycloneive_lcell_comb \main_reg|regFile~29 (
// Equation(s):
// \main_reg|regFile~29_combout  = (!\alu_ctrl~19_combout  & ((\reg_data_in_prot~4_combout ) # ((\alu|Mux1~1_combout  & !\alu_ctrl~20_combout ))))

	.dataa(\alu|Mux1~1_combout ),
	.datab(\alu_ctrl~20_combout ),
	.datac(\reg_data_in_prot~4_combout ),
	.datad(\alu_ctrl~19_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~29_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~29 .lut_mask = 16'h00F2;
defparam \main_reg|regFile~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N2
cycloneive_lcell_comb \reg_data_in_prot~3 (
// Equation(s):
// \reg_data_in_prot~3_combout  = (\reg_data_in_prot~2_combout  & ((\alu_ctrl~21_combout  & (\alu_in1[31]~6_combout  & \alu_in2[31]~11_combout )) # (!\alu_ctrl~21_combout  & ((\alu_in1[31]~6_combout ) # (\alu_in2[31]~11_combout )))))

	.dataa(\alu_ctrl~21_combout ),
	.datab(\reg_data_in_prot~2_combout ),
	.datac(\alu_in1[31]~6_combout ),
	.datad(\alu_in2[31]~11_combout ),
	.cin(gnd),
	.combout(\reg_data_in_prot~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in_prot~3 .lut_mask = 16'hC440;
defparam \reg_data_in_prot~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N28
cycloneive_lcell_comb \main_reg|regFile~30 (
// Equation(s):
// \main_reg|regFile~30_combout  = ((\alu_ctrl~18_combout  & ((\main_reg|regFile~29_combout ) # (\reg_data_in_prot~3_combout )))) # (!\Equal2~0_combout )

	.dataa(\alu_ctrl~18_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\main_reg|regFile~29_combout ),
	.datad(\reg_data_in_prot~3_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~30_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~30 .lut_mask = 16'hBBB3;
defparam \main_reg|regFile~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N30
cycloneive_lcell_comb \alu|Mult0|auto_generated|op_2~26 (
// Equation(s):
// \alu|Mult0|auto_generated|op_2~26_combout  = \alu|Mult0|auto_generated|mac_out6~DATAOUT13  $ (\alu|Mult0|auto_generated|op_2~25  $ (\alu|Mult0|auto_generated|mac_out4~DATAOUT13 ))

	.dataa(\alu|Mult0|auto_generated|mac_out6~DATAOUT13 ),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mult0|auto_generated|mac_out4~DATAOUT13 ),
	.cin(\alu|Mult0|auto_generated|op_2~25 ),
	.combout(\alu|Mult0|auto_generated|op_2~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_2~26 .lut_mask = 16'hA55A;
defparam \alu|Mult0|auto_generated|op_2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N26
cycloneive_lcell_comb \alu|Mult0|auto_generated|op_1~26 (
// Equation(s):
// \alu|Mult0|auto_generated|op_1~26_combout  = \alu|Mult0|auto_generated|mac_out2~DATAOUT31  $ (\alu|Mult0|auto_generated|op_1~25  $ (\alu|Mult0|auto_generated|op_2~26_combout ))

	.dataa(\alu|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mult0|auto_generated|op_2~26_combout ),
	.cin(\alu|Mult0|auto_generated|op_1~25 ),
	.combout(\alu|Mult0|auto_generated|op_1~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mult0|auto_generated|op_1~26 .lut_mask = 16'hA55A;
defparam \alu|Mult0|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N6
cycloneive_lcell_comb \main_reg|regFile~34 (
// Equation(s):
// \main_reg|regFile~34_combout  = ((\alu|Mux31~8_combout  & \alu|Mult0|auto_generated|op_1~26_combout )) # (!\always0~2_combout )

	.dataa(gnd),
	.datab(\always0~2_combout ),
	.datac(\alu|Mux31~8_combout ),
	.datad(\alu|Mult0|auto_generated|op_1~26_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~34_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~34 .lut_mask = 16'hF333;
defparam \main_reg|regFile~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N16
cycloneive_lcell_comb \main_reg|regFile~42 (
// Equation(s):
// \main_reg|regFile~42_combout  = (\main_reg|regFile~41_combout ) # ((\main_reg|regFile~38_combout  & ((\main_reg|regFile~30_combout ) # (\main_reg|regFile~34_combout ))))

	.dataa(\main_reg|regFile~41_combout ),
	.datab(\main_reg|regFile~30_combout ),
	.datac(\main_reg|regFile~38_combout ),
	.datad(\main_reg|regFile~34_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~42_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~42 .lut_mask = 16'hFAEA;
defparam \main_reg|regFile~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N13
dffeas \main_reg|regFile[6][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~42_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[6][31] .is_wysiwyg = "true";
defparam \main_reg|regFile[6][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N30
cycloneive_lcell_comb \main_reg|rf_out1~76 (
// Equation(s):
// \main_reg|rf_out1~76_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[6][31]~q ) # ((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & (((\main_reg|regFile[4][31]~q  & !\reg_read_addr1[0]~5_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[6][31]~q ),
	.datac(\main_reg|regFile[4][31]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~76_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~76 .lut_mask = 16'hAAD8;
defparam \main_reg|rf_out1~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N20
cycloneive_lcell_comb \main_reg|rf_out1~77 (
// Equation(s):
// \main_reg|rf_out1~77_combout  = (\main_reg|rf_out1~76_combout  & (((\main_reg|regFile[7][31]~q ) # (!\reg_read_addr1[0]~5_combout )))) # (!\main_reg|rf_out1~76_combout  & (\main_reg|regFile[5][31]~q  & ((\reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|rf_out1~76_combout ),
	.datab(\main_reg|regFile[5][31]~q ),
	.datac(\main_reg|regFile[7][31]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~77_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~77 .lut_mask = 16'hE4AA;
defparam \main_reg|rf_out1~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N16
cycloneive_lcell_comb \main_reg|rf_out1~78 (
// Equation(s):
// \main_reg|rf_out1~78_combout  = (\reg_read_addr1[0]~5_combout  & (((\main_reg|regFile[1][31]~q ) # (\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[0][31]~q  & ((!\reg_read_addr1[1]~4_combout ))))

	.dataa(\main_reg|regFile[0][31]~q ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|regFile[1][31]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~78_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~78 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out1~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N2
cycloneive_lcell_comb \main_reg|rf_out1~79 (
// Equation(s):
// \main_reg|rf_out1~79_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~78_combout  & (\main_reg|regFile[3][31]~q )) # (!\main_reg|rf_out1~78_combout  & ((\main_reg|regFile[2][31]~q ))))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~78_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[3][31]~q ),
	.datac(\main_reg|regFile[2][31]~q ),
	.datad(\main_reg|rf_out1~78_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~79_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~79 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N16
cycloneive_lcell_comb \main_reg|rf_out1~80 (
// Equation(s):
// \main_reg|rf_out1~80_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & (\main_reg|rf_out1~77_combout )) # (!\reg_read_addr1[2]~2_combout  & 
// ((\main_reg|rf_out1~79_combout )))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|rf_out1~77_combout ),
	.datac(\main_reg|rf_out1~79_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~80_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~80 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out1~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N12
cycloneive_lcell_comb \main_reg|rf_out1~81 (
// Equation(s):
// \main_reg|rf_out1~81_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout ) # (\main_reg|regFile[14][31]~q )))) # (!\reg_read_addr1[1]~4_combout  & (\main_reg|regFile[12][31]~q  & (!\reg_read_addr1[0]~5_combout )))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[12][31]~q ),
	.datac(\reg_read_addr1[0]~5_combout ),
	.datad(\main_reg|regFile[14][31]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~81_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~81 .lut_mask = 16'hAEA4;
defparam \main_reg|rf_out1~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N12
cycloneive_lcell_comb \main_reg|rf_out1~82 (
// Equation(s):
// \main_reg|rf_out1~82_combout  = (\main_reg|rf_out1~81_combout  & ((\main_reg|regFile[15][31]~q ) # ((!\reg_read_addr1[0]~5_combout )))) # (!\main_reg|rf_out1~81_combout  & (((\main_reg|regFile[13][31]~q  & \reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|regFile[15][31]~q ),
	.datab(\main_reg|rf_out1~81_combout ),
	.datac(\main_reg|regFile[13][31]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~82_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~82 .lut_mask = 16'hB8CC;
defparam \main_reg|rf_out1~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N18
cycloneive_lcell_comb \main_reg|rf_out1~74 (
// Equation(s):
// \main_reg|rf_out1~74_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[9][31]~q )) # (!\reg_read_addr1[0]~5_combout  & 
// ((\main_reg|regFile[8][31]~q )))))

	.dataa(\main_reg|regFile[9][31]~q ),
	.datab(\main_reg|regFile[8][31]~q ),
	.datac(\reg_read_addr1[1]~4_combout ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~74_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~74 .lut_mask = 16'hFA0C;
defparam \main_reg|rf_out1~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N6
cycloneive_lcell_comb \main_reg|rf_out1~75 (
// Equation(s):
// \main_reg|rf_out1~75_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~74_combout  & ((\main_reg|regFile[11][31]~q ))) # (!\main_reg|rf_out1~74_combout  & (\main_reg|regFile[10][31]~q )))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~74_combout ))))

	.dataa(\main_reg|regFile[10][31]~q ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|regFile[11][31]~q ),
	.datad(\main_reg|rf_out1~74_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~75_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~75 .lut_mask = 16'hF388;
defparam \main_reg|rf_out1~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N4
cycloneive_lcell_comb \main_reg|rf_out1~83 (
// Equation(s):
// \main_reg|rf_out1~83_combout  = (\main_reg|rf_out1~80_combout  & ((\main_reg|rf_out1~82_combout ) # ((!\reg_read_addr1[3]~3_combout )))) # (!\main_reg|rf_out1~80_combout  & (((\reg_read_addr1[3]~3_combout  & \main_reg|rf_out1~75_combout ))))

	.dataa(\main_reg|rf_out1~80_combout ),
	.datab(\main_reg|rf_out1~82_combout ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\main_reg|rf_out1~75_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~83_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~83 .lut_mask = 16'hDA8A;
defparam \main_reg|rf_out1~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y39_N8
cycloneive_lcell_comb \main_reg|rf_out1~71 (
// Equation(s):
// \main_reg|rf_out1~71_combout  = (\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout ) # ((\main_reg|regFile[23][31]~q )))) # (!\reg_read_addr1[2]~2_combout  & (!\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[19][31]~q ))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[23][31]~q ),
	.datad(\main_reg|regFile[19][31]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~71_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~71 .lut_mask = 16'hB9A8;
defparam \main_reg|rf_out1~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N24
cycloneive_lcell_comb \main_reg|rf_out1~72 (
// Equation(s):
// \main_reg|rf_out1~72_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~71_combout  & (\main_reg|regFile[31][31]~q )) # (!\main_reg|rf_out1~71_combout  & ((\main_reg|regFile[27][31]~q ))))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~71_combout ))))

	.dataa(\main_reg|regFile[31][31]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[27][31]~q ),
	.datad(\main_reg|rf_out1~71_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~72_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~72 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out1~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N4
cycloneive_lcell_comb \main_reg|rf_out1~64 (
// Equation(s):
// \main_reg|rf_out1~64_combout  = (\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout ) # ((\main_reg|regFile[26][31]~q )))) # (!\reg_read_addr1[3]~3_combout  & (!\reg_read_addr1[2]~2_combout  & ((\main_reg|regFile[18][31]~q ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[26][31]~q ),
	.datad(\main_reg|regFile[18][31]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~64_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~64 .lut_mask = 16'hB9A8;
defparam \main_reg|rf_out1~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N0
cycloneive_lcell_comb \main_reg|rf_out1~65 (
// Equation(s):
// \main_reg|rf_out1~65_combout  = (\main_reg|rf_out1~64_combout  & ((\main_reg|regFile[30][31]~q ) # ((!\reg_read_addr1[2]~2_combout )))) # (!\main_reg|rf_out1~64_combout  & (((\main_reg|regFile[22][31]~q  & \reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|rf_out1~64_combout ),
	.datab(\main_reg|regFile[30][31]~q ),
	.datac(\main_reg|regFile[22][31]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~65_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~65 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N30
cycloneive_lcell_comb \main_reg|rf_out1~66 (
// Equation(s):
// \main_reg|rf_out1~66_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & ((\main_reg|regFile[21][31]~q ))) # (!\reg_read_addr1[2]~2_combout  & 
// (\main_reg|regFile[17][31]~q ))))

	.dataa(\main_reg|regFile[17][31]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\reg_read_addr1[2]~2_combout ),
	.datad(\main_reg|regFile[21][31]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~66_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~66 .lut_mask = 16'hF2C2;
defparam \main_reg|rf_out1~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y39_N16
cycloneive_lcell_comb \main_reg|rf_out1~67 (
// Equation(s):
// \main_reg|rf_out1~67_combout  = (\main_reg|rf_out1~66_combout  & ((\main_reg|regFile[29][31]~q ) # ((!\reg_read_addr1[3]~3_combout )))) # (!\main_reg|rf_out1~66_combout  & (((\main_reg|regFile[25][31]~q  & \reg_read_addr1[3]~3_combout ))))

	.dataa(\main_reg|rf_out1~66_combout ),
	.datab(\main_reg|regFile[29][31]~q ),
	.datac(\main_reg|regFile[25][31]~q ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~67_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~67 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out1~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N18
cycloneive_lcell_comb \main_reg|rf_out1~68 (
// Equation(s):
// \main_reg|rf_out1~68_combout  = (\reg_read_addr1[2]~2_combout  & (((\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout  & (\main_reg|regFile[24][31]~q )) # (!\reg_read_addr1[3]~3_combout  & 
// ((\main_reg|regFile[16][31]~q )))))

	.dataa(\main_reg|regFile[24][31]~q ),
	.datab(\main_reg|regFile[16][31]~q ),
	.datac(\reg_read_addr1[2]~2_combout ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~68_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~68 .lut_mask = 16'hFA0C;
defparam \main_reg|rf_out1~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N22
cycloneive_lcell_comb \main_reg|rf_out1~69 (
// Equation(s):
// \main_reg|rf_out1~69_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~68_combout  & (\main_reg|regFile[28][31]~q )) # (!\main_reg|rf_out1~68_combout  & ((\main_reg|regFile[20][31]~q ))))) # (!\reg_read_addr1[2]~2_combout  & 
// (\main_reg|rf_out1~68_combout ))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\main_reg|rf_out1~68_combout ),
	.datac(\main_reg|regFile[28][31]~q ),
	.datad(\main_reg|regFile[20][31]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~69_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~69 .lut_mask = 16'hE6C4;
defparam \main_reg|rf_out1~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N8
cycloneive_lcell_comb \main_reg|rf_out1~70 (
// Equation(s):
// \main_reg|rf_out1~70_combout  = (\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout ) # ((\main_reg|rf_out1~67_combout )))) # (!\reg_read_addr1[0]~5_combout  & (!\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~69_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|rf_out1~67_combout ),
	.datad(\main_reg|rf_out1~69_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~70_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~70 .lut_mask = 16'hB9A8;
defparam \main_reg|rf_out1~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N16
cycloneive_lcell_comb \main_reg|rf_out1~73 (
// Equation(s):
// \main_reg|rf_out1~73_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~70_combout  & (\main_reg|rf_out1~72_combout )) # (!\main_reg|rf_out1~70_combout  & ((\main_reg|rf_out1~65_combout ))))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~70_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|rf_out1~72_combout ),
	.datac(\main_reg|rf_out1~65_combout ),
	.datad(\main_reg|rf_out1~70_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~73_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~73 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N8
cycloneive_lcell_comb \main_reg|rf_out1~705 (
// Equation(s):
// \main_reg|rf_out1~705_combout  = (\reg_read_addr1[4]~1_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [19] & ((\main_reg|rf_out1~73_combout ))) # (!\my_program|altsyncram_component|auto_generated|q_a [19] & (\main_reg|rf_out1~83_combout 
// )))) # (!\reg_read_addr1[4]~1_combout  & (((\main_reg|rf_out1~83_combout ))))

	.dataa(\reg_read_addr1[4]~1_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.datac(\main_reg|rf_out1~83_combout ),
	.datad(\main_reg|rf_out1~73_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~705_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~705 .lut_mask = 16'hF870;
defparam \main_reg|rf_out1~705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N9
dffeas \main_reg|rf_out1[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out1~705_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out1[31] .is_wysiwyg = "true";
defparam \main_reg|rf_out1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N20
cycloneive_lcell_comb \alu|ShiftRight0~85 (
// Equation(s):
// \alu|ShiftRight0~85_combout  = (\main_reg|rf_out1 [31] & (\alu_in2[4]~50_combout  & ((\alu_in2[3]~53_combout ) # (\alu_in2[3]~59_combout ))))

	.dataa(\main_reg|rf_out1 [31]),
	.datab(\alu_in2[3]~53_combout ),
	.datac(\alu_in2[3]~59_combout ),
	.datad(\alu_in2[4]~50_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~85_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~85 .lut_mask = 16'hA800;
defparam \alu|ShiftRight0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N28
cycloneive_lcell_comb \alu|ShiftRight0~84 (
// Equation(s):
// \alu|ShiftRight0~84_combout  = (\alu|ShiftRight1~6_combout  & ((\alu_in2[0]~58_combout  & ((\alu|ShiftRight0~3_combout ))) # (!\alu_in2[0]~58_combout  & (\alu|ShiftRight1~21_combout ))))

	.dataa(\alu|ShiftRight1~6_combout ),
	.datab(\alu_in2[0]~58_combout ),
	.datac(\alu|ShiftRight1~21_combout ),
	.datad(\alu|ShiftRight0~3_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~84_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~84 .lut_mask = 16'hA820;
defparam \alu|ShiftRight0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N22
cycloneive_lcell_comb \alu|ShiftRight0~86 (
// Equation(s):
// \alu|ShiftRight0~86_combout  = (!\alu_in2[3]~55_combout  & \alu_in2[2]~56_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu_in2[3]~55_combout ),
	.datad(\alu_in2[2]~56_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~86_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~86 .lut_mask = 16'h0F00;
defparam \alu|ShiftRight0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N8
cycloneive_lcell_comb \alu|ShiftRight0~87 (
// Equation(s):
// \alu|ShiftRight0~87_combout  = (\alu|ShiftRight0~85_combout ) # ((\alu|ShiftRight0~84_combout ) # ((\alu|ShiftRight0~86_combout  & \alu|ShiftRight1~39_combout )))

	.dataa(\alu|ShiftRight0~85_combout ),
	.datab(\alu|ShiftRight0~84_combout ),
	.datac(\alu|ShiftRight0~86_combout ),
	.datad(\alu|ShiftRight1~39_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~87_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~87 .lut_mask = 16'hFEEE;
defparam \alu|ShiftRight0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N30
cycloneive_lcell_comb \alu|ShiftRight0~88 (
// Equation(s):
// \alu|ShiftRight0~88_combout  = (!\alu_in1[12]~38_combout  & \alu|ShiftRight0~87_combout )

	.dataa(gnd),
	.datab(\alu_in1[12]~38_combout ),
	.datac(\alu|ShiftRight0~87_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu|ShiftRight0~88_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~88 .lut_mask = 16'h3030;
defparam \alu|ShiftRight0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y39_N10
cycloneive_lcell_comb \main_reg|regFile~329 (
// Equation(s):
// \main_reg|regFile~329_combout  = (\alu_ctrl~19_combout ) # ((\alu_in1[12]~38_combout  & \main_reg|regFile~28_combout ))

	.dataa(\alu_in1[12]~38_combout ),
	.datab(\alu_ctrl~19_combout ),
	.datac(gnd),
	.datad(\main_reg|regFile~28_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~329_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~329 .lut_mask = 16'hEECC;
defparam \main_reg|regFile~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N8
cycloneive_lcell_comb \main_reg|regFile~325 (
// Equation(s):
// \main_reg|regFile~325_combout  = (\main_reg|regFile~324_combout  & ((!\main_reg|regFile~323_combout ) # (!\alu|ShiftLeft0~30_combout )))

	.dataa(\alu|ShiftLeft0~30_combout ),
	.datab(gnd),
	.datac(\main_reg|regFile~323_combout ),
	.datad(\main_reg|regFile~324_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~325_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~325 .lut_mask = 16'h5F00;
defparam \main_reg|regFile~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N2
cycloneive_lcell_comb \main_reg|regFile~326 (
// Equation(s):
// \main_reg|regFile~326_combout  = (\alu_in2[2]~56_combout  & ((\alu|ShiftLeft0~46_combout ) # ((!\main_reg|regFile~325_combout )))) # (!\alu_in2[2]~56_combout  & (((\main_reg|regFile~325_combout  & \alu|ShiftLeft0~50_combout ))))

	.dataa(\alu_in2[2]~56_combout ),
	.datab(\alu|ShiftLeft0~46_combout ),
	.datac(\main_reg|regFile~325_combout ),
	.datad(\alu|ShiftLeft0~50_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~326_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~326 .lut_mask = 16'hDA8A;
defparam \main_reg|regFile~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N16
cycloneive_lcell_comb \main_reg|regFile~327 (
// Equation(s):
// \main_reg|regFile~327_combout  = (\main_reg|regFile~28_combout  & ((\main_reg|regFile~326_combout ) # (!\alu|ShiftLeft0~33_combout )))

	.dataa(gnd),
	.datab(\main_reg|regFile~28_combout ),
	.datac(\alu|ShiftLeft0~33_combout ),
	.datad(\main_reg|regFile~326_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~327_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~327 .lut_mask = 16'hCC0C;
defparam \main_reg|regFile~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N26
cycloneive_lcell_comb \main_reg|regFile~328 (
// Equation(s):
// \main_reg|regFile~328_combout  = (\main_reg|regFile~327_combout  & (\main_reg|regFile~326_combout  & ((\alu|ShiftLeft0~101_combout ) # (\main_reg|regFile~325_combout )))) # (!\main_reg|regFile~327_combout  & (((!\main_reg|regFile~325_combout ))))

	.dataa(\alu|ShiftLeft0~101_combout ),
	.datab(\main_reg|regFile~327_combout ),
	.datac(\main_reg|regFile~325_combout ),
	.datad(\main_reg|regFile~326_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~328_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~328 .lut_mask = 16'hCB03;
defparam \main_reg|regFile~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N12
cycloneive_lcell_comb \main_reg|regFile~330 (
// Equation(s):
// \main_reg|regFile~330_combout  = (\alu_in2[2]~56_combout  & ((\alu|ShiftLeft0~101_combout ))) # (!\alu_in2[2]~56_combout  & (\alu|ShiftLeft0~33_combout ))

	.dataa(\alu_in2[2]~56_combout ),
	.datab(\alu|ShiftLeft0~33_combout ),
	.datac(gnd),
	.datad(\alu|ShiftLeft0~101_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~330_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~330 .lut_mask = 16'hEE44;
defparam \main_reg|regFile~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N30
cycloneive_lcell_comb \main_reg|regFile~332 (
// Equation(s):
// \main_reg|regFile~332_combout  = (\main_reg|regFile~323_combout  & (\alu|ShiftLeft0~30_combout  & \main_reg|regFile~324_combout )) # (!\main_reg|regFile~323_combout  & ((!\main_reg|regFile~324_combout )))

	.dataa(\alu|ShiftLeft0~30_combout ),
	.datab(gnd),
	.datac(\main_reg|regFile~323_combout ),
	.datad(\main_reg|regFile~324_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~332_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~332 .lut_mask = 16'hA00F;
defparam \main_reg|regFile~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N24
cycloneive_lcell_comb \main_reg|regFile~331 (
// Equation(s):
// \main_reg|regFile~331_combout  = (\alu_in2[2]~56_combout  & (\alu|ShiftLeft0~46_combout )) # (!\alu_in2[2]~56_combout  & ((\alu|ShiftLeft0~50_combout )))

	.dataa(\alu_in2[2]~56_combout ),
	.datab(gnd),
	.datac(\alu|ShiftLeft0~46_combout ),
	.datad(\alu|ShiftLeft0~50_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~331_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~331 .lut_mask = 16'hF5A0;
defparam \main_reg|regFile~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N0
cycloneive_lcell_comb \main_reg|regFile~333 (
// Equation(s):
// \main_reg|regFile~333_combout  = (\main_reg|regFile~28_combout  & ((\main_reg|regFile~332_combout  & (\main_reg|regFile~330_combout )) # (!\main_reg|regFile~332_combout  & ((\main_reg|regFile~331_combout ))))) # (!\main_reg|regFile~28_combout  & 
// (((\main_reg|regFile~332_combout ))))

	.dataa(\main_reg|regFile~330_combout ),
	.datab(\main_reg|regFile~28_combout ),
	.datac(\main_reg|regFile~332_combout ),
	.datad(\main_reg|regFile~331_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~333_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~333 .lut_mask = 16'hBCB0;
defparam \main_reg|regFile~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N6
cycloneive_lcell_comb \main_reg|regFile~334 (
// Equation(s):
// \main_reg|regFile~334_combout  = (!\main_reg|regFile~329_combout  & ((\alu|Add0~46_combout  & (\main_reg|regFile~328_combout )) # (!\alu|Add0~46_combout  & ((\main_reg|regFile~333_combout )))))

	.dataa(\main_reg|regFile~329_combout ),
	.datab(\alu|Add0~46_combout ),
	.datac(\main_reg|regFile~328_combout ),
	.datad(\main_reg|regFile~333_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~334_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~334 .lut_mask = 16'h5140;
defparam \main_reg|regFile~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N20
cycloneive_lcell_comb \main_reg|regFile~335 (
// Equation(s):
// \main_reg|regFile~335_combout  = (\main_reg|regFile~50_combout  & (\alu|Add1~46_combout  & (\main_reg|regFile~66_combout ))) # (!\main_reg|regFile~50_combout  & (((\main_reg|regFile~334_combout ) # (!\main_reg|regFile~66_combout ))))

	.dataa(\alu|Add1~46_combout ),
	.datab(\main_reg|regFile~50_combout ),
	.datac(\main_reg|regFile~66_combout ),
	.datad(\main_reg|regFile~334_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~335_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~335 .lut_mask = 16'hB383;
defparam \main_reg|regFile~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N22
cycloneive_lcell_comb \main_reg|regFile~336 (
// Equation(s):
// \main_reg|regFile~336_combout  = (\alu|Mux30~9_combout  & ((\main_reg|regFile~335_combout  & (\alu|ShiftRight0~88_combout )) # (!\main_reg|regFile~335_combout  & ((\alu_in1[31]~6_combout ))))) # (!\alu|Mux30~9_combout  & (((\main_reg|regFile~335_combout 
// ))))

	.dataa(\alu|Mux30~9_combout ),
	.datab(\alu|ShiftRight0~88_combout ),
	.datac(\alu_in1[31]~6_combout ),
	.datad(\main_reg|regFile~335_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~336_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~336 .lut_mask = 16'hDDA0;
defparam \main_reg|regFile~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N28
cycloneive_lcell_comb \alu|Equal0~70 (
// Equation(s):
// \alu|Equal0~70_combout  = \alu_in1[23]~14_combout  $ (((\main_reg|rf_out2 [23] & \alu_in2[29]~10_combout )))

	.dataa(gnd),
	.datab(\main_reg|rf_out2 [23]),
	.datac(\alu_in1[23]~14_combout ),
	.datad(\alu_in2[29]~10_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~70_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~70 .lut_mask = 16'h3CF0;
defparam \alu|Equal0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N0
cycloneive_lcell_comb \alu|ShiftRight1~56 (
// Equation(s):
// \alu|ShiftRight1~56_combout  = (\alu|ShiftRight0~87_combout  & !\alu|ShiftRight1~55_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|ShiftRight0~87_combout ),
	.datad(\alu|ShiftRight1~55_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~56_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~56 .lut_mask = 16'h00F0;
defparam \alu|ShiftRight1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N2
cycloneive_lcell_comb \main_reg|regFile~319 (
// Equation(s):
// \main_reg|regFile~319_combout  = (\main_reg|regFile~51_combout  & ((\alu_ctrl~21_combout  & ((\alu|ShiftRight1~56_combout ))) # (!\alu_ctrl~21_combout  & (\alu|Equal0~70_combout )))) # (!\main_reg|regFile~51_combout  & (((!\alu_ctrl~21_combout ))))

	.dataa(\alu|Equal0~70_combout ),
	.datab(\main_reg|regFile~51_combout ),
	.datac(\alu_ctrl~21_combout ),
	.datad(\alu|ShiftRight1~56_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~319_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~319 .lut_mask = 16'hCB0B;
defparam \main_reg|regFile~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N16
cycloneive_lcell_comb \main_reg|regFile~320 (
// Equation(s):
// \main_reg|regFile~320_combout  = (\alu_in1[23]~14_combout  & ((\main_reg|regFile~319_combout ) # ((\alu_ctrl~19_combout  & \alu_in2[23]~19_combout )))) # (!\alu_in1[23]~14_combout  & (\main_reg|regFile~319_combout  & ((\alu_in2[23]~19_combout ) # 
// (!\alu_ctrl~19_combout ))))

	.dataa(\alu_in1[23]~14_combout ),
	.datab(\alu_ctrl~19_combout ),
	.datac(\alu_in2[23]~19_combout ),
	.datad(\main_reg|regFile~319_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~320_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~320 .lut_mask = 16'hFB80;
defparam \main_reg|regFile~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N18
cycloneive_lcell_comb \main_reg|regFile~317 (
// Equation(s):
// \main_reg|regFile~317_combout  = (\main_reg|regFile~316_combout  & (((!\main_reg|regFile~1022_combout )))) # (!\main_reg|regFile~316_combout  & (\main_memory|altsyncram_component|auto_generated|q_a [23] & ((\Equal7~1_combout ))))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [23]),
	.datab(\main_reg|regFile~316_combout ),
	.datac(\main_reg|regFile~1022_combout ),
	.datad(\Equal7~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~317_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~317 .lut_mask = 16'h2E0C;
defparam \main_reg|regFile~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N18
cycloneive_lcell_comb \main_reg|regFile~318 (
// Equation(s):
// \main_reg|regFile~318_combout  = (\main_reg|regFile~1021_combout  & (((\main_reg|regFile~316_combout )))) # (!\main_reg|regFile~1021_combout  & (\main_reg|regFile~317_combout  & ((\alu|Mult0|auto_generated|op_1~10_combout ) # 
// (!\main_reg|regFile~316_combout ))))

	.dataa(\main_reg|regFile~317_combout ),
	.datab(\main_reg|regFile~1021_combout ),
	.datac(\main_reg|regFile~316_combout ),
	.datad(\alu|Mult0|auto_generated|op_1~10_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~318_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~318 .lut_mask = 16'hE2C2;
defparam \main_reg|regFile~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N14
cycloneive_lcell_comb \main_reg|regFile~322 (
// Equation(s):
// \main_reg|regFile~322_combout  = (\main_reg|regFile~321_combout  & ((\main_reg|regFile~320_combout ) # (!\main_reg|regFile~318_combout ))) # (!\main_reg|regFile~321_combout  & ((\main_reg|regFile~318_combout )))

	.dataa(\main_reg|regFile~320_combout ),
	.datab(\main_reg|regFile~321_combout ),
	.datac(gnd),
	.datad(\main_reg|regFile~318_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~322_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~322 .lut_mask = 16'hBBCC;
defparam \main_reg|regFile~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N28
cycloneive_lcell_comb \main_reg|regFile~337 (
// Equation(s):
// \main_reg|regFile~337_combout  = (\main_reg|regFile~312_combout ) # ((\main_reg|regFile~322_combout  & ((\main_reg|regFile~336_combout ) # (\main_reg|regFile~318_combout ))))

	.dataa(\main_reg|regFile~336_combout ),
	.datab(\main_reg|regFile~312_combout ),
	.datac(\main_reg|regFile~322_combout ),
	.datad(\main_reg|regFile~318_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~337_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~337 .lut_mask = 16'hFCEC;
defparam \main_reg|regFile~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N4
cycloneive_lcell_comb \main_reg|regFile~338 (
// Equation(s):
// \main_reg|regFile~338_combout  = (\main_reg|regFile~311_combout ) # ((\main_reg|regFile~315_combout  & ((\main_reg|regFile~313_combout ) # (\main_reg|regFile~337_combout ))))

	.dataa(\main_reg|regFile~311_combout ),
	.datab(\main_reg|regFile~313_combout ),
	.datac(\main_reg|regFile~315_combout ),
	.datad(\main_reg|regFile~337_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~338_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~338 .lut_mask = 16'hFAEA;
defparam \main_reg|regFile~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N5
dffeas \main_reg|regFile[15][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile~338_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[15][23] .is_wysiwyg = "true";
defparam \main_reg|regFile[15][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y37_N10
cycloneive_lcell_comb \main_reg|rf_out2~185 (
// Equation(s):
// \main_reg|rf_out2~185_combout  = (\reg_read_addr2[0]~12_combout  & (((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[14][23]~q )) # (!\reg_read_addr2[1]~11_combout  & 
// ((\main_reg|regFile[12][23]~q )))))

	.dataa(\main_reg|regFile[14][23]~q ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\main_reg|regFile[12][23]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~185_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~185 .lut_mask = 16'hEE30;
defparam \main_reg|rf_out2~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N2
cycloneive_lcell_comb \main_reg|rf_out2~186 (
// Equation(s):
// \main_reg|rf_out2~186_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~185_combout  & (\main_reg|regFile[15][23]~q )) # (!\main_reg|rf_out2~185_combout  & ((\main_reg|regFile[13][23]~q ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~185_combout ))))

	.dataa(\main_reg|regFile[15][23]~q ),
	.datab(\main_reg|regFile[13][23]~q ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\main_reg|rf_out2~185_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~186_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~186 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out2~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N0
cycloneive_lcell_comb \main_reg|rf_out2~178 (
// Equation(s):
// \main_reg|rf_out2~178_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & ((\main_reg|regFile[9][23]~q ))) # (!\reg_read_addr2[0]~12_combout  & 
// (\main_reg|regFile[8][23]~q ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|regFile[8][23]~q ),
	.datac(\main_reg|regFile[9][23]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~178_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~178 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out2~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N2
cycloneive_lcell_comb \main_reg|rf_out2~179 (
// Equation(s):
// \main_reg|rf_out2~179_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~178_combout  & ((\main_reg|regFile[11][23]~q ))) # (!\main_reg|rf_out2~178_combout  & (\main_reg|regFile[10][23]~q )))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~178_combout ))))

	.dataa(\main_reg|regFile[10][23]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[11][23]~q ),
	.datad(\main_reg|rf_out2~178_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~179_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~179 .lut_mask = 16'hF388;
defparam \main_reg|rf_out2~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N28
cycloneive_lcell_comb \main_reg|rf_out2~182 (
// Equation(s):
// \main_reg|rf_out2~182_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|regFile[1][23]~q ) # ((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & (((\main_reg|regFile[0][23]~q  & !\reg_read_addr2[1]~11_combout ))))

	.dataa(\main_reg|regFile[1][23]~q ),
	.datab(\main_reg|regFile[0][23]~q ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~182_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~182 .lut_mask = 16'hF0AC;
defparam \main_reg|rf_out2~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N22
cycloneive_lcell_comb \main_reg|rf_out2~183 (
// Equation(s):
// \main_reg|rf_out2~183_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~182_combout  & ((\main_reg|regFile[3][23]~q ))) # (!\main_reg|rf_out2~182_combout  & (\main_reg|regFile[2][23]~q )))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~182_combout ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|regFile[2][23]~q ),
	.datac(\main_reg|regFile[3][23]~q ),
	.datad(\main_reg|rf_out2~182_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~183_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~183 .lut_mask = 16'hF588;
defparam \main_reg|rf_out2~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N6
cycloneive_lcell_comb \main_reg|rf_out2~180 (
// Equation(s):
// \main_reg|rf_out2~180_combout  = (\reg_read_addr2[1]~11_combout  & (((\main_reg|regFile[6][23]~q ) # (\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[4][23]~q  & ((!\reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[4][23]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[6][23]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~180_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~180 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out2~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N24
cycloneive_lcell_comb \main_reg|rf_out2~181 (
// Equation(s):
// \main_reg|rf_out2~181_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~180_combout  & (\main_reg|regFile[7][23]~q )) # (!\main_reg|rf_out2~180_combout  & ((\main_reg|regFile[5][23]~q ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~180_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|regFile[7][23]~q ),
	.datac(\main_reg|regFile[5][23]~q ),
	.datad(\main_reg|rf_out2~180_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~181_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~181 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N18
cycloneive_lcell_comb \main_reg|rf_out2~184 (
// Equation(s):
// \main_reg|rf_out2~184_combout  = (\reg_read_addr2[3]~9_combout  & (\reg_read_addr2[2]~10_combout )) # (!\reg_read_addr2[3]~9_combout  & ((\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~181_combout ))) # (!\reg_read_addr2[2]~10_combout  & 
// (\main_reg|rf_out2~183_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|rf_out2~183_combout ),
	.datad(\main_reg|rf_out2~181_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~184_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~184 .lut_mask = 16'hDC98;
defparam \main_reg|rf_out2~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N8
cycloneive_lcell_comb \main_reg|rf_out2~187 (
// Equation(s):
// \main_reg|rf_out2~187_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~184_combout  & (\main_reg|rf_out2~186_combout )) # (!\main_reg|rf_out2~184_combout  & ((\main_reg|rf_out2~179_combout ))))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~184_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|rf_out2~186_combout ),
	.datac(\main_reg|rf_out2~179_combout ),
	.datad(\main_reg|rf_out2~184_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~187_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~187 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y37_N0
cycloneive_lcell_comb \main_reg|rf_out2~172 (
// Equation(s):
// \main_reg|rf_out2~172_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|regFile[24][23]~q ) # ((\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & (((\main_reg|regFile[16][23]~q  & !\reg_read_addr2[2]~10_combout ))))

	.dataa(\main_reg|regFile[24][23]~q ),
	.datab(\main_reg|regFile[16][23]~q ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~172_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~172 .lut_mask = 16'hF0AC;
defparam \main_reg|rf_out2~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N14
cycloneive_lcell_comb \main_reg|rf_out2~173 (
// Equation(s):
// \main_reg|rf_out2~173_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~172_combout  & ((\main_reg|regFile[28][23]~q ))) # (!\main_reg|rf_out2~172_combout  & (\main_reg|regFile[20][23]~q )))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~172_combout ))))

	.dataa(\main_reg|regFile[20][23]~q ),
	.datab(\main_reg|regFile[28][23]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|rf_out2~172_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~173_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~173 .lut_mask = 16'hCFA0;
defparam \main_reg|rf_out2~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N20
cycloneive_lcell_comb \main_reg|rf_out2~170 (
// Equation(s):
// \main_reg|rf_out2~170_combout  = (\reg_read_addr2[3]~9_combout  & (((\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & ((\reg_read_addr2[2]~10_combout  & (\main_reg|regFile[21][23]~q )) # (!\reg_read_addr2[2]~10_combout  & 
// ((\main_reg|regFile[17][23]~q )))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|regFile[21][23]~q ),
	.datac(\main_reg|regFile[17][23]~q ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~170_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~170 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out2~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N2
cycloneive_lcell_comb \main_reg|rf_out2~171 (
// Equation(s):
// \main_reg|rf_out2~171_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~170_combout  & ((\main_reg|regFile[29][23]~q ))) # (!\main_reg|rf_out2~170_combout  & (\main_reg|regFile[25][23]~q )))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~170_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|regFile[25][23]~q ),
	.datac(\main_reg|regFile[29][23]~q ),
	.datad(\main_reg|rf_out2~170_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~171_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~171 .lut_mask = 16'hF588;
defparam \main_reg|rf_out2~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N12
cycloneive_lcell_comb \main_reg|rf_out2~174 (
// Equation(s):
// \main_reg|rf_out2~174_combout  = (\reg_read_addr2[1]~11_combout  & (\reg_read_addr2[0]~12_combout )) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~171_combout ))) # (!\reg_read_addr2[0]~12_combout  & 
// (\main_reg|rf_out2~173_combout ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\main_reg|rf_out2~173_combout ),
	.datad(\main_reg|rf_out2~171_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~174_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~174 .lut_mask = 16'hDC98;
defparam \main_reg|rf_out2~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N28
cycloneive_lcell_comb \main_reg|rf_out2~175 (
// Equation(s):
// \main_reg|rf_out2~175_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|regFile[23][23]~q ) # ((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (((\main_reg|regFile[19][23]~q  & !\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[23][23]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[19][23]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~175_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~175 .lut_mask = 16'hCCB8;
defparam \main_reg|rf_out2~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N6
cycloneive_lcell_comb \main_reg|rf_out2~176 (
// Equation(s):
// \main_reg|rf_out2~176_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~175_combout  & (\main_reg|regFile[31][23]~q )) # (!\main_reg|rf_out2~175_combout  & ((\main_reg|regFile[27][23]~q ))))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~175_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|regFile[31][23]~q ),
	.datac(\main_reg|regFile[27][23]~q ),
	.datad(\main_reg|rf_out2~175_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~176_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~176 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N20
cycloneive_lcell_comb \main_reg|rf_out2~168 (
// Equation(s):
// \main_reg|rf_out2~168_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & (\main_reg|regFile[26][23]~q )) # (!\reg_read_addr2[3]~9_combout  & 
// ((\main_reg|regFile[18][23]~q )))))

	.dataa(\main_reg|regFile[26][23]~q ),
	.datab(\main_reg|regFile[18][23]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~168_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~168 .lut_mask = 16'hFA0C;
defparam \main_reg|rf_out2~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y42_N14
cycloneive_lcell_comb \main_reg|rf_out2~169 (
// Equation(s):
// \main_reg|rf_out2~169_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~168_combout  & ((\main_reg|regFile[30][23]~q ))) # (!\main_reg|rf_out2~168_combout  & (\main_reg|regFile[22][23]~q )))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~168_combout ))))

	.dataa(\main_reg|regFile[22][23]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[30][23]~q ),
	.datad(\main_reg|rf_out2~168_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~169_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~169 .lut_mask = 16'hF388;
defparam \main_reg|rf_out2~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N22
cycloneive_lcell_comb \main_reg|rf_out2~177 (
// Equation(s):
// \main_reg|rf_out2~177_combout  = (\main_reg|rf_out2~174_combout  & ((\main_reg|rf_out2~176_combout ) # ((!\reg_read_addr2[1]~11_combout )))) # (!\main_reg|rf_out2~174_combout  & (((\main_reg|rf_out2~169_combout  & \reg_read_addr2[1]~11_combout ))))

	.dataa(\main_reg|rf_out2~174_combout ),
	.datab(\main_reg|rf_out2~176_combout ),
	.datac(\main_reg|rf_out2~169_combout ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~177_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~177 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out2~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N12
cycloneive_lcell_comb \main_reg|rf_out2~188 (
// Equation(s):
// \main_reg|rf_out2~188_combout  = (\reg_read_addr2[4]~13_combout  & ((\main_reg|rf_out2~177_combout ))) # (!\reg_read_addr2[4]~13_combout  & (\main_reg|rf_out2~187_combout ))

	.dataa(gnd),
	.datab(\reg_read_addr2[4]~13_combout ),
	.datac(\main_reg|rf_out2~187_combout ),
	.datad(\main_reg|rf_out2~177_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~188_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~188 .lut_mask = 16'hFC30;
defparam \main_reg|rf_out2~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N13
dffeas \main_reg|rf_out2[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out2~188_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out2[23] .is_wysiwyg = "true";
defparam \main_reg|rf_out2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N22
cycloneive_lcell_comb \mem_data_in[23]~12 (
// Equation(s):
// \mem_data_in[23]~12_combout  = (\main_reg|rf_out2 [23] & \Equal8~0_combout )

	.dataa(\main_reg|rf_out2 [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Equal8~0_combout ),
	.cin(gnd),
	.combout(\mem_data_in[23]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem_data_in[23]~12 .lut_mask = 16'hAA00;
defparam \mem_data_in[23]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N8
cycloneive_lcell_comb \main_reg|regFile~362 (
// Equation(s):
// \main_reg|regFile~362_combout  = (\main_reg|regFile~316_combout  & (!\main_reg|regFile~1022_combout )) # (!\main_reg|regFile~316_combout  & (((\main_memory|altsyncram_component|auto_generated|q_a [22] & \Equal7~1_combout ))))

	.dataa(\main_reg|regFile~1022_combout ),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [22]),
	.datac(\main_reg|regFile~316_combout ),
	.datad(\Equal7~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~362_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~362 .lut_mask = 16'h5C50;
defparam \main_reg|regFile~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N24
cycloneive_lcell_comb \main_reg|regFile~363 (
// Equation(s):
// \main_reg|regFile~363_combout  = (\main_reg|regFile~1021_combout  & (\main_reg|regFile~316_combout )) # (!\main_reg|regFile~1021_combout  & (\main_reg|regFile~362_combout  & ((\alu|Mult0|auto_generated|op_1~8_combout ) # (!\main_reg|regFile~316_combout 
// ))))

	.dataa(\main_reg|regFile~316_combout ),
	.datab(\main_reg|regFile~1021_combout ),
	.datac(\main_reg|regFile~362_combout ),
	.datad(\alu|Mult0|auto_generated|op_1~8_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~363_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~363 .lut_mask = 16'hB898;
defparam \main_reg|regFile~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N28
cycloneive_lcell_comb \alu|ShiftRight0~80 (
// Equation(s):
// \alu|ShiftRight0~80_combout  = (\alu_in2[4]~50_combout  & ((\alu_in2[0]~67_combout ) # ((\alu_in2[2]~65_combout ) # (\alu_in2[1]~69_combout ))))

	.dataa(\alu_in2[0]~67_combout ),
	.datab(\alu_in2[4]~50_combout ),
	.datac(\alu_in2[2]~65_combout ),
	.datad(\alu_in2[1]~69_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~80_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~80 .lut_mask = 16'hCCC8;
defparam \alu|ShiftRight0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N22
cycloneive_lcell_comb \alu|ShiftRight0~81 (
// Equation(s):
// \alu|ShiftRight0~81_combout  = (\alu_in2[3]~55_combout  & ((\alu|ShiftRight0~80_combout  & ((\main_reg|rf_out1 [31]))) # (!\alu|ShiftRight0~80_combout  & (\main_reg|rf_out1 [30]))))

	.dataa(\main_reg|rf_out1 [30]),
	.datab(\alu_in2[3]~55_combout ),
	.datac(\main_reg|rf_out1 [31]),
	.datad(\alu|ShiftRight0~80_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~81_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~81 .lut_mask = 16'hC088;
defparam \alu|ShiftRight0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N18
cycloneive_lcell_comb \alu|ShiftRight0~79 (
// Equation(s):
// \alu|ShiftRight0~79_combout  = (!\alu_in2[3]~55_combout  & ((\alu_in2[2]~56_combout  & (\alu|ShiftRight1~20_combout )) # (!\alu_in2[2]~56_combout  & ((\alu|ShiftRight1~22_combout )))))

	.dataa(\alu_in2[3]~55_combout ),
	.datab(\alu_in2[2]~56_combout ),
	.datac(\alu|ShiftRight1~20_combout ),
	.datad(\alu|ShiftRight1~22_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~79_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~79 .lut_mask = 16'h5140;
defparam \alu|ShiftRight0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N4
cycloneive_lcell_comb \alu|ShiftRight0~82 (
// Equation(s):
// \alu|ShiftRight0~82_combout  = (!\alu_in1[12]~38_combout  & ((\alu|ShiftRight0~81_combout ) # (\alu|ShiftRight0~79_combout )))

	.dataa(\alu_in1[12]~38_combout ),
	.datab(gnd),
	.datac(\alu|ShiftRight0~81_combout ),
	.datad(\alu|ShiftRight0~79_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~82_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~82 .lut_mask = 16'h5550;
defparam \alu|ShiftRight0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N12
cycloneive_lcell_comb \alu|ShiftLeft0~120 (
// Equation(s):
// \alu|ShiftLeft0~120_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[2]~56_combout  & (\alu|ShiftLeft0~57_combout )) # (!\alu_in2[2]~56_combout  & ((\alu|ShiftLeft0~60_combout )))))

	.dataa(\alu_in1[12]~38_combout ),
	.datab(\alu|ShiftLeft0~57_combout ),
	.datac(\alu_in2[2]~56_combout ),
	.datad(\alu|ShiftLeft0~60_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~120_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~120 .lut_mask = 16'h4540;
defparam \alu|ShiftLeft0~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N0
cycloneive_lcell_comb \alu|ShiftLeft0~27 (
// Equation(s):
// \alu|ShiftLeft0~27_combout  = (!\alu|ShiftLeft0~26_combout  & ((\alu_in2[2]~56_combout  & ((\alu|ShiftLeft0~10_combout ))) # (!\alu_in2[2]~56_combout  & (\alu|ShiftLeft0~25_combout ))))

	.dataa(\alu|ShiftLeft0~25_combout ),
	.datab(\alu_in2[2]~56_combout ),
	.datac(\alu|ShiftLeft0~10_combout ),
	.datad(\alu|ShiftLeft0~26_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~27 .lut_mask = 16'h00E2;
defparam \alu|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N8
cycloneive_lcell_comb \main_reg|regFile~367 (
// Equation(s):
// \main_reg|regFile~367_combout  = (\main_reg|regFile~324_combout  & (\alu|ShiftLeft0~27_combout  & ((\main_reg|regFile~323_combout )))) # (!\main_reg|regFile~324_combout  & (((\alu|Add0~44_combout ) # (!\main_reg|regFile~323_combout ))))

	.dataa(\alu|ShiftLeft0~27_combout ),
	.datab(\alu|Add0~44_combout ),
	.datac(\main_reg|regFile~324_combout ),
	.datad(\main_reg|regFile~323_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~367_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~367 .lut_mask = 16'hAC0F;
defparam \main_reg|regFile~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N6
cycloneive_lcell_comb \alu|ShiftLeft0~119 (
// Equation(s):
// \alu|ShiftLeft0~119_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[2]~56_combout  & ((\alu|ShiftLeft0~66_combout ))) # (!\alu_in2[2]~56_combout  & (\alu|ShiftLeft0~69_combout ))))

	.dataa(\alu_in2[2]~56_combout ),
	.datab(\alu_in1[12]~38_combout ),
	.datac(\alu|ShiftLeft0~69_combout ),
	.datad(\alu|ShiftLeft0~66_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~119_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~119 .lut_mask = 16'h3210;
defparam \alu|ShiftLeft0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N26
cycloneive_lcell_comb \main_reg|regFile~368 (
// Equation(s):
// \main_reg|regFile~368_combout  = (\main_reg|regFile~28_combout  & ((\main_reg|regFile~367_combout  & (\alu|ShiftLeft0~120_combout )) # (!\main_reg|regFile~367_combout  & ((\alu|ShiftLeft0~119_combout ))))) # (!\main_reg|regFile~28_combout  & 
// (((\main_reg|regFile~367_combout ))))

	.dataa(\alu|ShiftLeft0~120_combout ),
	.datab(\main_reg|regFile~28_combout ),
	.datac(\main_reg|regFile~367_combout ),
	.datad(\alu|ShiftLeft0~119_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~368_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~368 .lut_mask = 16'hBCB0;
defparam \main_reg|regFile~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N12
cycloneive_lcell_comb \main_reg|regFile~369 (
// Equation(s):
// \main_reg|regFile~369_combout  = (\main_reg|regFile~368_combout  & !\alu_ctrl~19_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~368_combout ),
	.datad(\alu_ctrl~19_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~369_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~369 .lut_mask = 16'h00F0;
defparam \main_reg|regFile~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N30
cycloneive_lcell_comb \main_reg|regFile~370 (
// Equation(s):
// \main_reg|regFile~370_combout  = (\main_reg|regFile~50_combout  & (((\alu|Add1~44_combout  & \main_reg|regFile~66_combout )))) # (!\main_reg|regFile~50_combout  & ((\main_reg|regFile~369_combout ) # ((!\main_reg|regFile~66_combout ))))

	.dataa(\main_reg|regFile~369_combout ),
	.datab(\main_reg|regFile~50_combout ),
	.datac(\alu|Add1~44_combout ),
	.datad(\main_reg|regFile~66_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~370_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~370 .lut_mask = 16'hE233;
defparam \main_reg|regFile~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N4
cycloneive_lcell_comb \main_reg|regFile~371 (
// Equation(s):
// \main_reg|regFile~371_combout  = (\alu|Mux30~9_combout  & ((\main_reg|regFile~370_combout  & (\alu|ShiftRight0~82_combout )) # (!\main_reg|regFile~370_combout  & ((\alu_in1[31]~6_combout ))))) # (!\alu|Mux30~9_combout  & (((\main_reg|regFile~370_combout 
// ))))

	.dataa(\alu|ShiftRight0~82_combout ),
	.datab(\alu|Mux30~9_combout ),
	.datac(\main_reg|regFile~370_combout ),
	.datad(\alu_in1[31]~6_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~371_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~371 .lut_mask = 16'hBCB0;
defparam \main_reg|regFile~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N30
cycloneive_lcell_comb \alu|Equal0~69 (
// Equation(s):
// \alu|Equal0~69_combout  = \alu_in1[22]~15_combout  $ (((\alu_in2[29]~10_combout  & \main_reg|rf_out2 [22])))

	.dataa(gnd),
	.datab(\alu_in2[29]~10_combout ),
	.datac(\alu_in1[22]~15_combout ),
	.datad(\main_reg|rf_out2 [22]),
	.cin(gnd),
	.combout(\alu|Equal0~69_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~69 .lut_mask = 16'h3CF0;
defparam \alu|Equal0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N16
cycloneive_lcell_comb \alu|ShiftRight1~53 (
// Equation(s):
// \alu|ShiftRight1~53_combout  = (!\alu|ShiftRight1~52_combout  & ((\alu|ShiftRight0~79_combout ) # ((\alu_in2[3]~55_combout  & \alu|ShiftRight1~7_combout ))))

	.dataa(\alu|ShiftRight1~52_combout ),
	.datab(\alu_in2[3]~55_combout ),
	.datac(\alu|ShiftRight1~7_combout ),
	.datad(\alu|ShiftRight0~79_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~53_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~53 .lut_mask = 16'h5540;
defparam \alu|ShiftRight1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N14
cycloneive_lcell_comb \main_reg|regFile~364 (
// Equation(s):
// \main_reg|regFile~364_combout  = (\main_reg|regFile~51_combout  & ((\alu_ctrl~21_combout  & ((\alu|ShiftRight1~53_combout ))) # (!\alu_ctrl~21_combout  & (\alu|Equal0~69_combout )))) # (!\main_reg|regFile~51_combout  & (((!\alu_ctrl~21_combout ))))

	.dataa(\alu|Equal0~69_combout ),
	.datab(\main_reg|regFile~51_combout ),
	.datac(\alu_ctrl~21_combout ),
	.datad(\alu|ShiftRight1~53_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~364_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~364 .lut_mask = 16'hCB0B;
defparam \main_reg|regFile~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N16
cycloneive_lcell_comb \main_reg|regFile~365 (
// Equation(s):
// \main_reg|regFile~365_combout  = (\alu_in1[22]~15_combout  & ((\main_reg|regFile~364_combout ) # ((\alu_in2[22]~20_combout  & \alu_ctrl~19_combout )))) # (!\alu_in1[22]~15_combout  & (\main_reg|regFile~364_combout  & ((\alu_in2[22]~20_combout ) # 
// (!\alu_ctrl~19_combout ))))

	.dataa(\alu_in1[22]~15_combout ),
	.datab(\alu_in2[22]~20_combout ),
	.datac(\main_reg|regFile~364_combout ),
	.datad(\alu_ctrl~19_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~365_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~365 .lut_mask = 16'hE8F0;
defparam \main_reg|regFile~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N6
cycloneive_lcell_comb \main_reg|regFile~366 (
// Equation(s):
// \main_reg|regFile~366_combout  = (\main_reg|regFile~321_combout  & ((\main_reg|regFile~365_combout ) # (!\main_reg|regFile~363_combout ))) # (!\main_reg|regFile~321_combout  & ((\main_reg|regFile~363_combout )))

	.dataa(gnd),
	.datab(\main_reg|regFile~365_combout ),
	.datac(\main_reg|regFile~321_combout ),
	.datad(\main_reg|regFile~363_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~366_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~366 .lut_mask = 16'hCFF0;
defparam \main_reg|regFile~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N18
cycloneive_lcell_comb \main_reg|regFile~372 (
// Equation(s):
// \main_reg|regFile~372_combout  = (\main_reg|regFile~313_combout ) # ((\main_reg|regFile~366_combout  & ((\main_reg|regFile~363_combout ) # (\main_reg|regFile~371_combout ))))

	.dataa(\main_reg|regFile~313_combout ),
	.datab(\main_reg|regFile~363_combout ),
	.datac(\main_reg|regFile~371_combout ),
	.datad(\main_reg|regFile~366_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~372_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~372 .lut_mask = 16'hFEAA;
defparam \main_reg|regFile~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y38_N14
cycloneive_lcell_comb \main_reg|regFile~373 (
// Equation(s):
// \main_reg|regFile~373_combout  = (\main_reg|regFile~359_combout ) # ((\main_reg|regFile~361_combout  & ((\main_reg|regFile~312_combout ) # (\main_reg|regFile~372_combout ))))

	.dataa(\main_reg|regFile~312_combout ),
	.datab(\main_reg|regFile~361_combout ),
	.datac(\main_reg|regFile~359_combout ),
	.datad(\main_reg|regFile~372_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~373_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~373 .lut_mask = 16'hFCF8;
defparam \main_reg|regFile~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y41_N17
dffeas \main_reg|regFile[7][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~373_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[7][22] .is_wysiwyg = "true";
defparam \main_reg|regFile[7][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N10
cycloneive_lcell_comb \main_reg|rf_out1~255 (
// Equation(s):
// \main_reg|rf_out1~255_combout  = (\reg_read_addr1[0]~5_combout  & (((\main_reg|regFile[5][22]~q ) # (\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[4][22]~q  & ((!\reg_read_addr1[1]~4_combout ))))

	.dataa(\main_reg|regFile[4][22]~q ),
	.datab(\main_reg|regFile[5][22]~q ),
	.datac(\reg_read_addr1[0]~5_combout ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~255_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~255 .lut_mask = 16'hF0CA;
defparam \main_reg|rf_out1~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y39_N8
cycloneive_lcell_comb \main_reg|rf_out1~256 (
// Equation(s):
// \main_reg|rf_out1~256_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~255_combout  & (\main_reg|regFile[7][22]~q )) # (!\main_reg|rf_out1~255_combout  & ((\main_reg|regFile[6][22]~q ))))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~255_combout ))))

	.dataa(\main_reg|regFile[7][22]~q ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|regFile[6][22]~q ),
	.datad(\main_reg|rf_out1~255_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~256_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~256 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out1~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N26
cycloneive_lcell_comb \main_reg|rf_out1~259 (
// Equation(s):
// \main_reg|rf_out1~259_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[2][22]~q ))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|regFile[0][22]~q ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[0][22]~q ),
	.datac(\main_reg|regFile[2][22]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~259_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~259 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out1~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N8
cycloneive_lcell_comb \main_reg|rf_out1~260 (
// Equation(s):
// \main_reg|rf_out1~260_combout  = (\main_reg|rf_out1~259_combout  & ((\main_reg|regFile[3][22]~q ) # ((!\reg_read_addr1[0]~5_combout )))) # (!\main_reg|rf_out1~259_combout  & (((\main_reg|regFile[1][22]~q  & \reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|regFile[3][22]~q ),
	.datab(\main_reg|regFile[1][22]~q ),
	.datac(\main_reg|rf_out1~259_combout ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~260_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~260 .lut_mask = 16'hACF0;
defparam \main_reg|rf_out1~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N8
cycloneive_lcell_comb \main_reg|rf_out1~257 (
// Equation(s):
// \main_reg|rf_out1~257_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[10][22]~q ) # ((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & (((\main_reg|regFile[8][22]~q  & !\reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|regFile[10][22]~q ),
	.datab(\main_reg|regFile[8][22]~q ),
	.datac(\reg_read_addr1[1]~4_combout ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~257_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~257 .lut_mask = 16'hF0AC;
defparam \main_reg|rf_out1~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y39_N20
cycloneive_lcell_comb \main_reg|rf_out1~258 (
// Equation(s):
// \main_reg|rf_out1~258_combout  = (\main_reg|rf_out1~257_combout  & ((\main_reg|regFile[11][22]~q ) # ((!\reg_read_addr1[0]~5_combout )))) # (!\main_reg|rf_out1~257_combout  & (((\main_reg|regFile[9][22]~q  & \reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|regFile[11][22]~q ),
	.datab(\main_reg|regFile[9][22]~q ),
	.datac(\main_reg|rf_out1~257_combout ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~258_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~258 .lut_mask = 16'hACF0;
defparam \main_reg|rf_out1~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N28
cycloneive_lcell_comb \main_reg|rf_out1~261 (
// Equation(s):
// \main_reg|rf_out1~261_combout  = (\reg_read_addr1[2]~2_combout  & (((\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~258_combout ))) # (!\reg_read_addr1[3]~3_combout  & 
// (\main_reg|rf_out1~260_combout ))))

	.dataa(\main_reg|rf_out1~260_combout ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\main_reg|rf_out1~258_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~261_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~261 .lut_mask = 16'hF2C2;
defparam \main_reg|rf_out1~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N12
cycloneive_lcell_comb \main_reg|rf_out1~262 (
// Equation(s):
// \main_reg|rf_out1~262_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|regFile[13][22]~q ) # ((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & (((\main_reg|regFile[12][22]~q  & !\reg_read_addr1[1]~4_combout ))))

	.dataa(\main_reg|regFile[13][22]~q ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|regFile[12][22]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~262_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~262 .lut_mask = 16'hCCB8;
defparam \main_reg|rf_out1~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N26
cycloneive_lcell_comb \main_reg|rf_out1~263 (
// Equation(s):
// \main_reg|rf_out1~263_combout  = (\main_reg|rf_out1~262_combout  & ((\main_reg|regFile[15][22]~q ) # ((!\reg_read_addr1[1]~4_combout )))) # (!\main_reg|rf_out1~262_combout  & (((\main_reg|regFile[14][22]~q  & \reg_read_addr1[1]~4_combout ))))

	.dataa(\main_reg|rf_out1~262_combout ),
	.datab(\main_reg|regFile[15][22]~q ),
	.datac(\main_reg|regFile[14][22]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~263_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~263 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out1~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y39_N24
cycloneive_lcell_comb \main_reg|rf_out1~264 (
// Equation(s):
// \main_reg|rf_out1~264_combout  = (\main_reg|rf_out1~261_combout  & (((\main_reg|rf_out1~263_combout ) # (!\reg_read_addr1[2]~2_combout )))) # (!\main_reg|rf_out1~261_combout  & (\main_reg|rf_out1~256_combout  & (\reg_read_addr1[2]~2_combout )))

	.dataa(\main_reg|rf_out1~256_combout ),
	.datab(\main_reg|rf_out1~261_combout ),
	.datac(\reg_read_addr1[2]~2_combout ),
	.datad(\main_reg|rf_out1~263_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~264_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~264 .lut_mask = 16'hEC2C;
defparam \main_reg|rf_out1~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N0
cycloneive_lcell_comb \main_reg|rf_out1~245 (
// Equation(s):
// \main_reg|rf_out1~245_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[25][22]~q ) # ((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (((\main_reg|regFile[17][22]~q  & !\reg_read_addr1[2]~2_combout ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|regFile[25][22]~q ),
	.datac(\main_reg|regFile[17][22]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~245_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~245 .lut_mask = 16'hAAD8;
defparam \main_reg|rf_out1~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N10
cycloneive_lcell_comb \main_reg|rf_out1~246 (
// Equation(s):
// \main_reg|rf_out1~246_combout  = (\main_reg|rf_out1~245_combout  & ((\main_reg|regFile[29][22]~q ) # ((!\reg_read_addr1[2]~2_combout )))) # (!\main_reg|rf_out1~245_combout  & (((\main_reg|regFile[21][22]~q  & \reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[29][22]~q ),
	.datab(\main_reg|regFile[21][22]~q ),
	.datac(\main_reg|rf_out1~245_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~246_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~246 .lut_mask = 16'hACF0;
defparam \main_reg|rf_out1~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y38_N26
cycloneive_lcell_comb \main_reg|rf_out1~249 (
// Equation(s):
// \main_reg|rf_out1~249_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & ((\main_reg|regFile[20][22]~q ))) # (!\reg_read_addr1[2]~2_combout  & 
// (\main_reg|regFile[16][22]~q ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|regFile[16][22]~q ),
	.datac(\main_reg|regFile[20][22]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~249_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~249 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out1~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y38_N4
cycloneive_lcell_comb \main_reg|rf_out1~250 (
// Equation(s):
// \main_reg|rf_out1~250_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~249_combout  & (\main_reg|regFile[28][22]~q )) # (!\main_reg|rf_out1~249_combout  & ((\main_reg|regFile[24][22]~q ))))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~249_combout ))))

	.dataa(\main_reg|regFile[28][22]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[24][22]~q ),
	.datad(\main_reg|rf_out1~249_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~250_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~250 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out1~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N12
cycloneive_lcell_comb \main_reg|rf_out1~247 (
// Equation(s):
// \main_reg|rf_out1~247_combout  = (\reg_read_addr1[3]~3_combout  & (\reg_read_addr1[2]~2_combout )) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & ((\main_reg|regFile[22][22]~q ))) # (!\reg_read_addr1[2]~2_combout  & 
// (\main_reg|regFile[18][22]~q ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[18][22]~q ),
	.datad(\main_reg|regFile[22][22]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~247_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~247 .lut_mask = 16'hDC98;
defparam \main_reg|rf_out1~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N28
cycloneive_lcell_comb \main_reg|rf_out1~248 (
// Equation(s):
// \main_reg|rf_out1~248_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~247_combout  & ((\main_reg|regFile[30][22]~q ))) # (!\main_reg|rf_out1~247_combout  & (\main_reg|regFile[26][22]~q )))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~247_combout ))))

	.dataa(\main_reg|regFile[26][22]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[30][22]~q ),
	.datad(\main_reg|rf_out1~247_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~248_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~248 .lut_mask = 16'hF388;
defparam \main_reg|rf_out1~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N24
cycloneive_lcell_comb \main_reg|rf_out1~251 (
// Equation(s):
// \main_reg|rf_out1~251_combout  = (\reg_read_addr1[0]~5_combout  & (\reg_read_addr1[1]~4_combout )) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~248_combout ))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|rf_out1~250_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|rf_out1~250_combout ),
	.datad(\main_reg|rf_out1~248_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~251_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~251 .lut_mask = 16'hDC98;
defparam \main_reg|rf_out1~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N4
cycloneive_lcell_comb \main_reg|rf_out1~252 (
// Equation(s):
// \main_reg|rf_out1~252_combout  = (\reg_read_addr1[3]~3_combout  & (((\main_reg|regFile[27][22]~q ) # (\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (\main_reg|regFile[19][22]~q  & ((!\reg_read_addr1[2]~2_combout ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|regFile[19][22]~q ),
	.datac(\main_reg|regFile[27][22]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~252_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~252 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out1~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y39_N0
cycloneive_lcell_comb \main_reg|rf_out1~253 (
// Equation(s):
// \main_reg|rf_out1~253_combout  = (\main_reg|rf_out1~252_combout  & (((\main_reg|regFile[31][22]~q ) # (!\reg_read_addr1[2]~2_combout )))) # (!\main_reg|rf_out1~252_combout  & (\main_reg|regFile[23][22]~q  & ((\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[23][22]~q ),
	.datab(\main_reg|regFile[31][22]~q ),
	.datac(\main_reg|rf_out1~252_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~253_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~253 .lut_mask = 16'hCAF0;
defparam \main_reg|rf_out1~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y43_N30
cycloneive_lcell_comb \main_reg|rf_out1~254 (
// Equation(s):
// \main_reg|rf_out1~254_combout  = (\main_reg|rf_out1~251_combout  & (((\main_reg|rf_out1~253_combout ) # (!\reg_read_addr1[0]~5_combout )))) # (!\main_reg|rf_out1~251_combout  & (\main_reg|rf_out1~246_combout  & ((\reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|rf_out1~246_combout ),
	.datab(\main_reg|rf_out1~251_combout ),
	.datac(\main_reg|rf_out1~253_combout ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~254_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~254 .lut_mask = 16'hE2CC;
defparam \main_reg|rf_out1~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N12
cycloneive_lcell_comb \main_reg|rf_out1~714 (
// Equation(s):
// \main_reg|rf_out1~714_combout  = (\reg_read_addr1[4]~1_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [19] & ((\main_reg|rf_out1~254_combout ))) # (!\my_program|altsyncram_component|auto_generated|q_a [19] & 
// (\main_reg|rf_out1~264_combout )))) # (!\reg_read_addr1[4]~1_combout  & (\main_reg|rf_out1~264_combout ))

	.dataa(\main_reg|rf_out1~264_combout ),
	.datab(\reg_read_addr1[4]~1_combout ),
	.datac(\main_reg|rf_out1~254_combout ),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\main_reg|rf_out1~714_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~714 .lut_mask = 16'hE2AA;
defparam \main_reg|rf_out1~714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N13
dffeas \main_reg|rf_out1[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out1~714_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out1[22] .is_wysiwyg = "true";
defparam \main_reg|rf_out1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N10
cycloneive_lcell_comb \alu|ShiftRight0~7 (
// Equation(s):
// \alu|ShiftRight0~7_combout  = (\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [22])) # (!\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [20])))

	.dataa(\main_reg|rf_out1 [22]),
	.datab(\main_reg|rf_out1 [20]),
	.datac(gnd),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~7 .lut_mask = 16'hAACC;
defparam \alu|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N4
cycloneive_lcell_comb \alu|ShiftRight0~8 (
// Equation(s):
// \alu|ShiftRight0~8_combout  = (\alu_in2[0]~58_combout  & ((\alu|ShiftRight0~6_combout ))) # (!\alu_in2[0]~58_combout  & (\alu|ShiftRight0~7_combout ))

	.dataa(\alu|ShiftRight0~7_combout ),
	.datab(gnd),
	.datac(\alu_in2[0]~58_combout ),
	.datad(\alu|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~8 .lut_mask = 16'hFA0A;
defparam \alu|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N10
cycloneive_lcell_comb \alu|ShiftRight0~110 (
// Equation(s):
// \alu|ShiftRight0~110_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[2]~56_combout  & (\alu|ShiftRight0~8_combout )) # (!\alu_in2[2]~56_combout  & ((\alu|ShiftRight0~11_combout )))))

	.dataa(\alu|ShiftRight0~8_combout ),
	.datab(\alu_in1[12]~38_combout ),
	.datac(\alu_in2[2]~56_combout ),
	.datad(\alu|ShiftRight0~11_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~110_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~110 .lut_mask = 16'h2320;
defparam \alu|ShiftRight0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N30
cycloneive_lcell_comb \main_reg|regFile~786 (
// Equation(s):
// \main_reg|regFile~786_combout  = (\Equal7~1_combout  & \main_memory|altsyncram_component|auto_generated|q_a [8])

	.dataa(\Equal7~1_combout ),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile~786_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~786 .lut_mask = 16'h8888;
defparam \main_reg|regFile~786 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N12
cycloneive_lcell_comb \main_reg|regFile~787 (
// Equation(s):
// \main_reg|regFile~787_combout  = (!\alu_ctrl~20_combout  & (\alu|Mult0|auto_generated|w513w [8] & ((\alu|Mux30~6_combout ) # (!\alu_in1[31]~4_combout ))))

	.dataa(\alu_in1[31]~4_combout ),
	.datab(\alu_ctrl~20_combout ),
	.datac(\alu|Mult0|auto_generated|w513w [8]),
	.datad(\alu|Mux30~6_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~787_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~787 .lut_mask = 16'h3010;
defparam \main_reg|regFile~787 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N26
cycloneive_lcell_comb \main_reg|regFile~788 (
// Equation(s):
// \main_reg|regFile~788_combout  = (\main_reg|regFile~1021_combout  & (\main_reg|regFile~587_combout )) # (!\main_reg|regFile~1021_combout  & ((\main_reg|regFile~587_combout  & ((\main_reg|regFile~787_combout ))) # (!\main_reg|regFile~587_combout  & 
// (\main_reg|regFile~786_combout ))))

	.dataa(\main_reg|regFile~1021_combout ),
	.datab(\main_reg|regFile~587_combout ),
	.datac(\main_reg|regFile~786_combout ),
	.datad(\main_reg|regFile~787_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~788_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~788 .lut_mask = 16'hDC98;
defparam \main_reg|regFile~788 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N4
cycloneive_lcell_comb \alu|ShiftRight0~25 (
// Equation(s):
// \alu|ShiftRight0~25_combout  = (\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [10]))) # (!\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [8]))

	.dataa(\main_reg|rf_out1 [8]),
	.datab(\main_reg|rf_out1 [10]),
	.datac(\alu_in2[1]~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~25 .lut_mask = 16'hCACA;
defparam \alu|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N2
cycloneive_lcell_comb \alu|ShiftRight0~26 (
// Equation(s):
// \alu|ShiftRight0~26_combout  = (\alu_in2[0]~58_combout  & ((\alu|ShiftRight0~24_combout ))) # (!\alu_in2[0]~58_combout  & (\alu|ShiftRight0~25_combout ))

	.dataa(gnd),
	.datab(\alu_in2[0]~58_combout ),
	.datac(\alu|ShiftRight0~25_combout ),
	.datad(\alu|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~26 .lut_mask = 16'hFC30;
defparam \alu|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N26
cycloneive_lcell_comb \alu|ShiftRight0~109 (
// Equation(s):
// \alu|ShiftRight0~109_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[2]~56_combout  & (\alu|ShiftRight0~16_combout )) # (!\alu_in2[2]~56_combout  & ((\alu|ShiftRight0~26_combout )))))

	.dataa(\alu_in2[2]~56_combout ),
	.datab(\alu|ShiftRight0~16_combout ),
	.datac(\alu_in1[12]~38_combout ),
	.datad(\alu|ShiftRight0~26_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~109_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~109 .lut_mask = 16'h0D08;
defparam \alu|ShiftRight0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N2
cycloneive_lcell_comb \main_reg|regFile~780 (
// Equation(s):
// \main_reg|regFile~780_combout  = (\alu|Mux30~8_combout  & ((\alu|ShiftRight0~109_combout ))) # (!\alu|Mux30~8_combout  & (\alu|Add1~16_combout ))

	.dataa(gnd),
	.datab(\alu|Add1~16_combout ),
	.datac(\alu|ShiftRight0~109_combout ),
	.datad(\alu|Mux30~8_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~780_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~780 .lut_mask = 16'hF0CC;
defparam \main_reg|regFile~780 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N12
cycloneive_lcell_comb \main_reg|regFile~783 (
// Equation(s):
// \main_reg|regFile~783_combout  = (\alu|Mux30~8_combout  & (((\main_reg|regFile~780_combout )))) # (!\alu|Mux30~8_combout  & (((\alu_ctrl~21_combout )) # (!\alu|Mux30~9_combout )))

	.dataa(\alu|Mux30~9_combout ),
	.datab(\alu|Mux30~8_combout ),
	.datac(\alu_ctrl~21_combout ),
	.datad(\main_reg|regFile~780_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~783_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~783 .lut_mask = 16'hFD31;
defparam \main_reg|regFile~783 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N28
cycloneive_lcell_comb \alu|Equal0~45 (
// Equation(s):
// \alu|Equal0~45_combout  = \alu_in2[8]~41_combout  $ (\alu_in1[8]~29_combout )

	.dataa(gnd),
	.datab(\alu_in2[8]~41_combout ),
	.datac(gnd),
	.datad(\alu_in1[8]~29_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~45_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~45 .lut_mask = 16'h33CC;
defparam \alu|Equal0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N0
cycloneive_lcell_comb \main_reg|regFile~778 (
// Equation(s):
// \main_reg|regFile~778_combout  = (\alu_ctrl~21_combout  & (((\alu|Mux30~11_combout  & \alu|ShiftRight1~64_combout )))) # (!\alu_ctrl~21_combout  & ((\alu|Equal0~45_combout ) # ((!\alu|Mux30~11_combout ))))

	.dataa(\alu_ctrl~21_combout ),
	.datab(\alu|Equal0~45_combout ),
	.datac(\alu|Mux30~11_combout ),
	.datad(\alu|ShiftRight1~64_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~778_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~778 .lut_mask = 16'hE545;
defparam \main_reg|regFile~778 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N6
cycloneive_lcell_comb \main_reg|regFile~779 (
// Equation(s):
// \main_reg|regFile~779_combout  = (\alu_in1[8]~29_combout  & ((\main_reg|regFile~778_combout ) # ((\alu_ctrl~19_combout  & \alu_in2[8]~41_combout )))) # (!\alu_in1[8]~29_combout  & (\main_reg|regFile~778_combout  & ((\alu_in2[8]~41_combout ) # 
// (!\alu_ctrl~19_combout ))))

	.dataa(\alu_in1[8]~29_combout ),
	.datab(\alu_ctrl~19_combout ),
	.datac(\alu_in2[8]~41_combout ),
	.datad(\main_reg|regFile~778_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~779_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~779 .lut_mask = 16'hFB80;
defparam \main_reg|regFile~779 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N20
cycloneive_lcell_comb \main_reg|regFile~781 (
// Equation(s):
// \main_reg|regFile~781_combout  = (\alu|Mux30~20_combout  & ((\alu|Mux30~10_combout  & ((\main_reg|regFile~780_combout ))) # (!\alu|Mux30~10_combout  & (\main_reg|regFile~779_combout )))) # (!\alu|Mux30~20_combout  & (!\alu|Mux30~10_combout ))

	.dataa(\alu|Mux30~20_combout ),
	.datab(\alu|Mux30~10_combout ),
	.datac(\main_reg|regFile~779_combout ),
	.datad(\main_reg|regFile~780_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~781_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~781 .lut_mask = 16'hB931;
defparam \main_reg|regFile~781 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N14
cycloneive_lcell_comb \main_reg|regFile~782 (
// Equation(s):
// \main_reg|regFile~782_combout  = (\alu|Mux30~9_combout  & ((\main_reg|regFile~781_combout  & (\alu|ShiftRight0~97_combout )) # (!\main_reg|regFile~781_combout  & ((\alu_in1[31]~6_combout ))))) # (!\alu|Mux30~9_combout  & (((\main_reg|regFile~781_combout 
// ))))

	.dataa(\alu|Mux30~9_combout ),
	.datab(\alu|ShiftRight0~97_combout ),
	.datac(\alu_in1[31]~6_combout ),
	.datad(\main_reg|regFile~781_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~782_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~782 .lut_mask = 16'hDDA0;
defparam \main_reg|regFile~782 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N18
cycloneive_lcell_comb \main_reg|regFile~784 (
// Equation(s):
// \main_reg|regFile~784_combout  = (\alu|Mux30~4_combout  & (((!\alu|Mux30~8_combout )))) # (!\alu|Mux30~4_combout  & (\main_reg|regFile~783_combout  & ((\main_reg|regFile~782_combout ) # (\alu|Mux30~8_combout ))))

	.dataa(\main_reg|regFile~783_combout ),
	.datab(\alu|Mux30~4_combout ),
	.datac(\main_reg|regFile~782_combout ),
	.datad(\alu|Mux30~8_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~784_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~784 .lut_mask = 16'h22EC;
defparam \main_reg|regFile~784 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N12
cycloneive_lcell_comb \main_reg|regFile~785 (
// Equation(s):
// \main_reg|regFile~785_combout  = (\main_reg|regFile~784_combout  & (((\alu|Add0~16_combout ) # (!\alu|Mux30~28_combout )))) # (!\main_reg|regFile~784_combout  & (\alu|ShiftLeft0~118_combout  & ((\alu|Mux30~28_combout ))))

	.dataa(\alu|ShiftLeft0~118_combout ),
	.datab(\alu|Add0~16_combout ),
	.datac(\main_reg|regFile~784_combout ),
	.datad(\alu|Mux30~28_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~785_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~785 .lut_mask = 16'hCAF0;
defparam \main_reg|regFile~785 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N10
cycloneive_lcell_comb \main_reg|regFile~789 (
// Equation(s):
// \main_reg|regFile~789_combout  = (\main_reg|regFile~589_combout  & ((\main_reg|regFile~788_combout  & (\alu|ShiftRight0~110_combout )) # (!\main_reg|regFile~788_combout  & ((\main_reg|regFile~785_combout ))))) # (!\main_reg|regFile~589_combout  & 
// (((\main_reg|regFile~788_combout ))))

	.dataa(\main_reg|regFile~589_combout ),
	.datab(\alu|ShiftRight0~110_combout ),
	.datac(\main_reg|regFile~788_combout ),
	.datad(\main_reg|regFile~785_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~789_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~789 .lut_mask = 16'hDAD0;
defparam \main_reg|regFile~789 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N4
cycloneive_lcell_comb \main_reg|regFile~801 (
// Equation(s):
// \main_reg|regFile~801_combout  = (\main_reg|regFile~71_combout  & (((\main_reg|regFile~800_combout )))) # (!\main_reg|regFile~71_combout  & ((\main_reg|regFile~800_combout  & (\main_reg|rf_out2 [8])) # (!\main_reg|regFile~800_combout  & 
// ((\main_reg|regFile~789_combout )))))

	.dataa(\main_reg|rf_out2 [8]),
	.datab(\main_reg|regFile~71_combout ),
	.datac(\main_reg|regFile~800_combout ),
	.datad(\main_reg|regFile~789_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~801_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~801 .lut_mask = 16'hE3E0;
defparam \main_reg|regFile~801 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N0
cycloneive_lcell_comb \main_reg|regFile~804 (
// Equation(s):
// \main_reg|regFile~804_combout  = (\reg_store_addr[3]~1_combout  & (((\reg_store_addr[2]~2_combout )))) # (!\reg_store_addr[3]~1_combout  & ((\reg_store_addr[2]~2_combout  & (\main_reg|regFile[21][8]~q )) # (!\reg_store_addr[2]~2_combout  & 
// ((\main_reg|regFile[17][8]~q )))))

	.dataa(\main_reg|regFile[21][8]~q ),
	.datab(\main_reg|regFile[17][8]~q ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~804_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~804 .lut_mask = 16'hFA0C;
defparam \main_reg|regFile~804 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N14
cycloneive_lcell_comb \main_reg|regFile~805 (
// Equation(s):
// \main_reg|regFile~805_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~804_combout  & (\main_reg|regFile[29][8]~q )) # (!\main_reg|regFile~804_combout  & ((\main_reg|regFile[25][8]~q ))))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~804_combout ))))

	.dataa(\main_reg|regFile[29][8]~q ),
	.datab(\main_reg|regFile[25][8]~q ),
	.datac(\reg_store_addr[3]~1_combout ),
	.datad(\main_reg|regFile~804_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~805_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~805 .lut_mask = 16'hAFC0;
defparam \main_reg|regFile~805 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N14
cycloneive_lcell_comb \main_reg|regFile~806 (
// Equation(s):
// \main_reg|regFile~806_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[24][8]~q ))) # (!\reg_store_addr[3]~1_combout  & 
// (\main_reg|regFile[16][8]~q ))))

	.dataa(\main_reg|regFile[16][8]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[24][8]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~806_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~806 .lut_mask = 16'hFC22;
defparam \main_reg|regFile~806 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N10
cycloneive_lcell_comb \main_reg|regFile~807 (
// Equation(s):
// \main_reg|regFile~807_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~806_combout  & (\main_reg|regFile[28][8]~q )) # (!\main_reg|regFile~806_combout  & ((\main_reg|regFile[20][8]~q ))))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~806_combout ))))

	.dataa(\main_reg|regFile[28][8]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[20][8]~q ),
	.datad(\main_reg|regFile~806_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~807_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~807 .lut_mask = 16'hBBC0;
defparam \main_reg|regFile~807 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N4
cycloneive_lcell_comb \main_reg|regFile~808 (
// Equation(s):
// \main_reg|regFile~808_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~805_combout ) # ((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & (((\main_reg|regFile~807_combout  & !\reg_store_addr[1]~4_combout ))))

	.dataa(\main_reg|regFile~805_combout ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile~807_combout ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~808_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~808 .lut_mask = 16'hCCB8;
defparam \main_reg|regFile~808 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N8
cycloneive_lcell_comb \main_reg|regFile~809 (
// Equation(s):
// \main_reg|regFile~809_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile[23][8]~q ) # ((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & (((\main_reg|regFile[19][8]~q  & !\reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile[23][8]~q ),
	.datab(\main_reg|regFile[19][8]~q ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~809_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~809 .lut_mask = 16'hF0AC;
defparam \main_reg|regFile~809 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N30
cycloneive_lcell_comb \main_reg|regFile~810 (
// Equation(s):
// \main_reg|regFile~810_combout  = (\main_reg|regFile~809_combout  & (((\main_reg|regFile[31][8]~q ) # (!\reg_store_addr[3]~1_combout )))) # (!\main_reg|regFile~809_combout  & (\main_reg|regFile[27][8]~q  & ((\reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile[27][8]~q ),
	.datab(\main_reg|regFile[31][8]~q ),
	.datac(\main_reg|regFile~809_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~810_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~810 .lut_mask = 16'hCAF0;
defparam \main_reg|regFile~810 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N28
cycloneive_lcell_comb \main_reg|regFile~802 (
// Equation(s):
// \main_reg|regFile~802_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[26][8]~q ))) # (!\reg_store_addr[3]~1_combout  & 
// (\main_reg|regFile[18][8]~q ))))

	.dataa(\main_reg|regFile[18][8]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[26][8]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~802_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~802 .lut_mask = 16'hFC22;
defparam \main_reg|regFile~802 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N6
cycloneive_lcell_comb \main_reg|regFile~803 (
// Equation(s):
// \main_reg|regFile~803_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~802_combout  & (\main_reg|regFile[30][8]~q )) # (!\main_reg|regFile~802_combout  & ((\main_reg|regFile[22][8]~q ))))) # (!\reg_store_addr[2]~2_combout  & 
// (((\main_reg|regFile~802_combout ))))

	.dataa(\main_reg|regFile[30][8]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[22][8]~q ),
	.datad(\main_reg|regFile~802_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~803_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~803 .lut_mask = 16'hBBC0;
defparam \main_reg|regFile~803 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N26
cycloneive_lcell_comb \main_reg|regFile~811 (
// Equation(s):
// \main_reg|regFile~811_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~808_combout  & (\main_reg|regFile~810_combout )) # (!\main_reg|regFile~808_combout  & ((\main_reg|regFile~803_combout ))))) # (!\reg_store_addr[1]~4_combout  & 
// (\main_reg|regFile~808_combout ))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile~808_combout ),
	.datac(\main_reg|regFile~810_combout ),
	.datad(\main_reg|regFile~803_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~811_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~811 .lut_mask = 16'hE6C4;
defparam \main_reg|regFile~811 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N26
cycloneive_lcell_comb \main_reg|regFile~812 (
// Equation(s):
// \main_reg|regFile~812_combout  = (\reg_store_addr[4]~3_combout  & ((\wen_prot~q  & (\main_reg|regFile~801_combout )) # (!\wen_prot~q  & ((\main_reg|regFile~811_combout ))))) # (!\reg_store_addr[4]~3_combout  & (\main_reg|regFile~801_combout ))

	.dataa(\reg_store_addr[4]~3_combout ),
	.datab(\main_reg|regFile~801_combout ),
	.datac(\wen_prot~q ),
	.datad(\main_reg|regFile~811_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~812_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~812 .lut_mask = 16'hCEC4;
defparam \main_reg|regFile~812 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N29
dffeas \main_reg|regFile[13][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~812_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[13][8] .is_wysiwyg = "true";
defparam \main_reg|regFile[13][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y40_N6
cycloneive_lcell_comb \main_reg|rf_out1~542 (
// Equation(s):
// \main_reg|rf_out1~542_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|regFile[13][8]~q ) # ((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & (((\main_reg|regFile[12][8]~q  & !\reg_read_addr1[1]~4_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[13][8]~q ),
	.datac(\main_reg|regFile[12][8]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~542_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~542 .lut_mask = 16'hAAD8;
defparam \main_reg|rf_out1~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N16
cycloneive_lcell_comb \main_reg|rf_out1~543 (
// Equation(s):
// \main_reg|rf_out1~543_combout  = (\main_reg|rf_out1~542_combout  & (((\main_reg|regFile[15][8]~q )) # (!\reg_read_addr1[1]~4_combout ))) # (!\main_reg|rf_out1~542_combout  & (\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[14][8]~q ))))

	.dataa(\main_reg|rf_out1~542_combout ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|regFile[15][8]~q ),
	.datad(\main_reg|regFile[14][8]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~543_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~543 .lut_mask = 16'hE6A2;
defparam \main_reg|rf_out1~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N4
cycloneive_lcell_comb \main_reg|rf_out1~535 (
// Equation(s):
// \main_reg|rf_out1~535_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[5][8]~q )) # (!\reg_read_addr1[0]~5_combout  & 
// ((\main_reg|regFile[4][8]~q )))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[5][8]~q ),
	.datac(\main_reg|regFile[4][8]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~535_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~535 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out1~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N2
cycloneive_lcell_comb \main_reg|rf_out1~536 (
// Equation(s):
// \main_reg|rf_out1~536_combout  = (\main_reg|rf_out1~535_combout  & ((\main_reg|regFile[7][8]~q ) # ((!\reg_read_addr1[1]~4_combout )))) # (!\main_reg|rf_out1~535_combout  & (((\main_reg|regFile[6][8]~q  & \reg_read_addr1[1]~4_combout ))))

	.dataa(\main_reg|regFile[7][8]~q ),
	.datab(\main_reg|regFile[6][8]~q ),
	.datac(\main_reg|rf_out1~535_combout ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~536_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~536 .lut_mask = 16'hACF0;
defparam \main_reg|rf_out1~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N16
cycloneive_lcell_comb \main_reg|rf_out1~539 (
// Equation(s):
// \main_reg|rf_out1~539_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & (\main_reg|regFile[2][8]~q )) # (!\reg_read_addr1[1]~4_combout  & 
// ((\main_reg|regFile[0][8]~q )))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[2][8]~q ),
	.datac(\main_reg|regFile[0][8]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~539_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~539 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out1~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N14
cycloneive_lcell_comb \main_reg|rf_out1~540 (
// Equation(s):
// \main_reg|rf_out1~540_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~539_combout  & (\main_reg|regFile[3][8]~q )) # (!\main_reg|rf_out1~539_combout  & ((\main_reg|regFile[1][8]~q ))))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~539_combout ))))

	.dataa(\main_reg|regFile[3][8]~q ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|regFile[1][8]~q ),
	.datad(\main_reg|rf_out1~539_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~540_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~540 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out1~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N22
cycloneive_lcell_comb \main_reg|rf_out1~537 (
// Equation(s):
// \main_reg|rf_out1~537_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[10][8]~q ))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|regFile[8][8]~q ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[8][8]~q ),
	.datac(\main_reg|regFile[10][8]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~537_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~537 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out1~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N20
cycloneive_lcell_comb \main_reg|rf_out1~538 (
// Equation(s):
// \main_reg|rf_out1~538_combout  = (\main_reg|rf_out1~537_combout  & (((\main_reg|regFile[11][8]~q ) # (!\reg_read_addr1[0]~5_combout )))) # (!\main_reg|rf_out1~537_combout  & (\main_reg|regFile[9][8]~q  & ((\reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|rf_out1~537_combout ),
	.datab(\main_reg|regFile[9][8]~q ),
	.datac(\main_reg|regFile[11][8]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~538_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~538 .lut_mask = 16'hE4AA;
defparam \main_reg|rf_out1~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N12
cycloneive_lcell_comb \main_reg|rf_out1~541 (
// Equation(s):
// \main_reg|rf_out1~541_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout ) # (\main_reg|rf_out1~538_combout )))) # (!\reg_read_addr1[3]~3_combout  & (\main_reg|rf_out1~540_combout  & (!\reg_read_addr1[2]~2_combout )))

	.dataa(\main_reg|rf_out1~540_combout ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\reg_read_addr1[2]~2_combout ),
	.datad(\main_reg|rf_out1~538_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~541_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~541 .lut_mask = 16'hCEC2;
defparam \main_reg|rf_out1~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N6
cycloneive_lcell_comb \main_reg|rf_out1~544 (
// Equation(s):
// \main_reg|rf_out1~544_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~541_combout  & (\main_reg|rf_out1~543_combout )) # (!\main_reg|rf_out1~541_combout  & ((\main_reg|rf_out1~536_combout ))))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~541_combout ))))

	.dataa(\main_reg|rf_out1~543_combout ),
	.datab(\main_reg|rf_out1~536_combout ),
	.datac(\reg_read_addr1[2]~2_combout ),
	.datad(\main_reg|rf_out1~541_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~544_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~544 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out1~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y43_N28
cycloneive_lcell_comb \main_reg|rf_out1~532 (
// Equation(s):
// \main_reg|rf_out1~532_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[27][8]~q ) # ((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (((\main_reg|regFile[19][8]~q  & !\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[27][8]~q ),
	.datab(\main_reg|regFile[19][8]~q ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~532_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~532 .lut_mask = 16'hF0AC;
defparam \main_reg|rf_out1~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N16
cycloneive_lcell_comb \main_reg|rf_out1~533 (
// Equation(s):
// \main_reg|rf_out1~533_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~532_combout  & ((\main_reg|regFile[31][8]~q ))) # (!\main_reg|rf_out1~532_combout  & (\main_reg|regFile[23][8]~q )))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~532_combout ))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\main_reg|regFile[23][8]~q ),
	.datac(\main_reg|regFile[31][8]~q ),
	.datad(\main_reg|rf_out1~532_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~533_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~533 .lut_mask = 16'hF588;
defparam \main_reg|rf_out1~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N30
cycloneive_lcell_comb \main_reg|rf_out1~525 (
// Equation(s):
// \main_reg|rf_out1~525_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[25][8]~q ) # ((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (((\main_reg|regFile[17][8]~q  & !\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[25][8]~q ),
	.datab(\main_reg|regFile[17][8]~q ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~525_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~525 .lut_mask = 16'hF0AC;
defparam \main_reg|rf_out1~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N8
cycloneive_lcell_comb \main_reg|rf_out1~526 (
// Equation(s):
// \main_reg|rf_out1~526_combout  = (\main_reg|rf_out1~525_combout  & ((\main_reg|regFile[29][8]~q ) # ((!\reg_read_addr1[2]~2_combout )))) # (!\main_reg|rf_out1~525_combout  & (((\main_reg|regFile[21][8]~q  & \reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[29][8]~q ),
	.datab(\main_reg|rf_out1~525_combout ),
	.datac(\main_reg|regFile[21][8]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~526_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~526 .lut_mask = 16'hB8CC;
defparam \main_reg|rf_out1~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N14
cycloneive_lcell_comb \main_reg|rf_out1~529 (
// Equation(s):
// \main_reg|rf_out1~529_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & ((\main_reg|regFile[20][8]~q ))) # (!\reg_read_addr1[2]~2_combout  & 
// (\main_reg|regFile[16][8]~q ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|regFile[16][8]~q ),
	.datac(\main_reg|regFile[20][8]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~529_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~529 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out1~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N30
cycloneive_lcell_comb \main_reg|rf_out1~530 (
// Equation(s):
// \main_reg|rf_out1~530_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~529_combout  & (\main_reg|regFile[28][8]~q )) # (!\main_reg|rf_out1~529_combout  & ((\main_reg|regFile[24][8]~q ))))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~529_combout ))))

	.dataa(\main_reg|regFile[28][8]~q ),
	.datab(\main_reg|regFile[24][8]~q ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\main_reg|rf_out1~529_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~530_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~530 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out1~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N22
cycloneive_lcell_comb \main_reg|rf_out1~527 (
// Equation(s):
// \main_reg|rf_out1~527_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[22][8]~q )) # (!\reg_read_addr1[2]~2_combout  & 
// ((\main_reg|regFile[18][8]~q )))))

	.dataa(\main_reg|regFile[22][8]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[18][8]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~527_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~527 .lut_mask = 16'hEE30;
defparam \main_reg|rf_out1~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N12
cycloneive_lcell_comb \main_reg|rf_out1~528 (
// Equation(s):
// \main_reg|rf_out1~528_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~527_combout  & ((\main_reg|regFile[30][8]~q ))) # (!\main_reg|rf_out1~527_combout  & (\main_reg|regFile[26][8]~q )))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~527_combout ))))

	.dataa(\main_reg|regFile[26][8]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[30][8]~q ),
	.datad(\main_reg|rf_out1~527_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~528_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~528 .lut_mask = 16'hF388;
defparam \main_reg|rf_out1~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N24
cycloneive_lcell_comb \main_reg|rf_out1~531 (
// Equation(s):
// \main_reg|rf_out1~531_combout  = (\reg_read_addr1[1]~4_combout  & (((\main_reg|rf_out1~528_combout ) # (\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & (\main_reg|rf_out1~530_combout  & ((!\reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|rf_out1~530_combout ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|rf_out1~528_combout ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~531_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~531 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out1~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N24
cycloneive_lcell_comb \main_reg|rf_out1~534 (
// Equation(s):
// \main_reg|rf_out1~534_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~531_combout  & (\main_reg|rf_out1~533_combout )) # (!\main_reg|rf_out1~531_combout  & ((\main_reg|rf_out1~526_combout ))))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~531_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|rf_out1~533_combout ),
	.datac(\main_reg|rf_out1~526_combout ),
	.datad(\main_reg|rf_out1~531_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~534_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~534 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N12
cycloneive_lcell_comb \main_reg|rf_out1~728 (
// Equation(s):
// \main_reg|rf_out1~728_combout  = (\reg_read_addr1[4]~1_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [19] & ((\main_reg|rf_out1~534_combout ))) # (!\my_program|altsyncram_component|auto_generated|q_a [19] & 
// (\main_reg|rf_out1~544_combout )))) # (!\reg_read_addr1[4]~1_combout  & (((\main_reg|rf_out1~544_combout ))))

	.dataa(\reg_read_addr1[4]~1_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.datac(\main_reg|rf_out1~544_combout ),
	.datad(\main_reg|rf_out1~534_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~728_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~728 .lut_mask = 16'hF870;
defparam \main_reg|rf_out1~728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N13
dffeas \main_reg|rf_out1[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out1~728_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out1[8] .is_wysiwyg = "true";
defparam \main_reg|rf_out1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N10
cycloneive_lcell_comb \alu_in1[8]~29 (
// Equation(s):
// \alu_in1[8]~29_combout  = (\main_reg|rf_out1 [8] & (\reg_data_in~2_combout  & (\alu_in1[31]~4_combout  & !\alu_in1[31]~5_combout )))

	.dataa(\main_reg|rf_out1 [8]),
	.datab(\reg_data_in~2_combout ),
	.datac(\alu_in1[31]~4_combout ),
	.datad(\alu_in1[31]~5_combout ),
	.cin(gnd),
	.combout(\alu_in1[8]~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1[8]~29 .lut_mask = 16'h0080;
defparam \alu_in1[8]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N30
cycloneive_lcell_comb \alu|Mux25~7 (
// Equation(s):
// \alu|Mux25~7_combout  = (!\alu_ctrl~20_combout  & (\alu|Mult0|auto_generated|w513w [7] & ((\alu|Mux30~6_combout ) # (!\alu_in1[31]~4_combout ))))

	.dataa(\alu_in1[31]~4_combout ),
	.datab(\alu_ctrl~20_combout ),
	.datac(\alu|Mult0|auto_generated|w513w [7]),
	.datad(\alu|Mux30~6_combout ),
	.cin(gnd),
	.combout(\alu|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux25~7 .lut_mask = 16'h3010;
defparam \alu|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N10
cycloneive_lcell_comb \alu|ShiftRight1~54 (
// Equation(s):
// \alu|ShiftRight1~54_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[0]~58_combout  & ((\alu|ShiftRight0~15_combout ))) # (!\alu_in2[0]~58_combout  & (\alu|ShiftRight1~33_combout ))))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\alu_in1[12]~38_combout ),
	.datac(\alu|ShiftRight1~33_combout ),
	.datad(\alu|ShiftRight0~15_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~54_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~54 .lut_mask = 16'h3210;
defparam \alu|ShiftRight1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N24
cycloneive_lcell_comb \alu|Mux25~4 (
// Equation(s):
// \alu|Mux25~4_combout  = (\alu_in2[3]~55_combout ) # ((!\alu|Mux30~5_combout ) # (!\main_reg|regFile~28_combout ))

	.dataa(gnd),
	.datab(\alu_in2[3]~55_combout ),
	.datac(\main_reg|regFile~28_combout ),
	.datad(\alu|Mux30~5_combout ),
	.cin(gnd),
	.combout(\alu|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux25~4 .lut_mask = 16'hCFFF;
defparam \alu|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N12
cycloneive_lcell_comb \alu|ShiftRight1~30 (
// Equation(s):
// \alu|ShiftRight1~30_combout  = (\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [9])) # (!\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [7])))

	.dataa(\main_reg|rf_out1 [9]),
	.datab(gnd),
	.datac(\alu_in2[1]~57_combout ),
	.datad(\main_reg|rf_out1 [7]),
	.cin(gnd),
	.combout(\alu|ShiftRight1~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~30 .lut_mask = 16'hAFA0;
defparam \alu|ShiftRight1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N20
cycloneive_lcell_comb \alu|ShiftRight1~43 (
// Equation(s):
// \alu|ShiftRight1~43_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[0]~58_combout  & ((\alu|ShiftRight0~25_combout ))) # (!\alu_in2[0]~58_combout  & (\alu|ShiftRight1~30_combout ))))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\alu|ShiftRight1~30_combout ),
	.datac(\alu|ShiftRight0~25_combout ),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~43_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~43 .lut_mask = 16'h00E4;
defparam \alu|ShiftRight1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N8
cycloneive_lcell_comb \alu|ShiftRight0~89 (
// Equation(s):
// \alu|ShiftRight0~89_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[2]~56_combout  & ((\alu|ShiftRight1~37_combout ))) # (!\alu_in2[2]~56_combout  & (\alu|ShiftRight1~45_combout ))))

	.dataa(\alu_in2[2]~56_combout ),
	.datab(\alu_in1[12]~38_combout ),
	.datac(\alu|ShiftRight1~45_combout ),
	.datad(\alu|ShiftRight1~37_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~89_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~89 .lut_mask = 16'h3210;
defparam \alu|ShiftRight0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N6
cycloneive_lcell_comb \alu|Mux25~5 (
// Equation(s):
// \alu|Mux25~5_combout  = (\main_reg|regFile~28_combout  & (\alu|Mux30~5_combout  & ((\alu_in2[2]~56_combout ) # (\alu_in2[3]~55_combout ))))

	.dataa(\alu_in2[2]~56_combout ),
	.datab(\alu_in2[3]~55_combout ),
	.datac(\main_reg|regFile~28_combout ),
	.datad(\alu|Mux30~5_combout ),
	.cin(gnd),
	.combout(\alu|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux25~5 .lut_mask = 16'hE000;
defparam \alu|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N20
cycloneive_lcell_comb \alu|Mux25~6 (
// Equation(s):
// \alu|Mux25~6_combout  = (\alu|Mux25~4_combout  & ((\alu_ctrl~21_combout ) # ((\alu|Mux25~5_combout ) # (!\alu|Mux30~9_combout ))))

	.dataa(\alu_ctrl~21_combout ),
	.datab(\alu|Mux25~4_combout ),
	.datac(\alu|Mux30~9_combout ),
	.datad(\alu|Mux25~5_combout ),
	.cin(gnd),
	.combout(\alu|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux25~6 .lut_mask = 16'hCC8C;
defparam \alu|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N12
cycloneive_lcell_comb \alu|Equal0~44 (
// Equation(s):
// \alu|Equal0~44_combout  = \alu_in1[7]~30_combout  $ (\alu_in2[7]~43_combout )

	.dataa(gnd),
	.datab(\alu_in1[7]~30_combout ),
	.datac(\alu_in2[7]~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu|Equal0~44_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~44 .lut_mask = 16'h3C3C;
defparam \alu|Equal0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N14
cycloneive_lcell_comb \alu|Mux25~8 (
// Equation(s):
// \alu|Mux25~8_combout  = (\alu_ctrl~21_combout  & (((\alu|ShiftRight1~56_combout  & \alu|Mux30~11_combout )))) # (!\alu_ctrl~21_combout  & ((\alu|Equal0~44_combout ) # ((!\alu|Mux30~11_combout ))))

	.dataa(\alu|Equal0~44_combout ),
	.datab(\alu|ShiftRight1~56_combout ),
	.datac(\alu_ctrl~21_combout ),
	.datad(\alu|Mux30~11_combout ),
	.cin(gnd),
	.combout(\alu|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux25~8 .lut_mask = 16'hCA0F;
defparam \alu|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N20
cycloneive_lcell_comb \alu|Mux25~9 (
// Equation(s):
// \alu|Mux25~9_combout  = (\alu_in2[7]~43_combout  & ((\alu|Mux25~8_combout ) # ((\alu_in1[7]~30_combout  & \alu_ctrl~19_combout )))) # (!\alu_in2[7]~43_combout  & (\alu|Mux25~8_combout  & ((\alu_in1[7]~30_combout ) # (!\alu_ctrl~19_combout ))))

	.dataa(\alu_in2[7]~43_combout ),
	.datab(\alu_in1[7]~30_combout ),
	.datac(\alu|Mux25~8_combout ),
	.datad(\alu_ctrl~19_combout ),
	.cin(gnd),
	.combout(\alu|Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux25~9 .lut_mask = 16'hE8F0;
defparam \alu|Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N10
cycloneive_lcell_comb \alu|Mux25~10 (
// Equation(s):
// \alu|Mux25~10_combout  = (\alu|Mux30~10_combout  & (\alu|Add1~14_combout  & (\alu|Mux30~20_combout ))) # (!\alu|Mux30~10_combout  & (((\alu|Mux25~9_combout ) # (!\alu|Mux30~20_combout ))))

	.dataa(\alu|Mux30~10_combout ),
	.datab(\alu|Add1~14_combout ),
	.datac(\alu|Mux30~20_combout ),
	.datad(\alu|Mux25~9_combout ),
	.cin(gnd),
	.combout(\alu|Mux25~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux25~10 .lut_mask = 16'hD585;
defparam \alu|Mux25~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N24
cycloneive_lcell_comb \alu|Mux25~11 (
// Equation(s):
// \alu|Mux25~11_combout  = (\alu|Mux30~9_combout  & ((\alu|Mux25~10_combout  & ((\alu|ShiftRight0~88_combout ))) # (!\alu|Mux25~10_combout  & (\alu_in1[31]~6_combout )))) # (!\alu|Mux30~9_combout  & (((\alu|Mux25~10_combout ))))

	.dataa(\alu|Mux30~9_combout ),
	.datab(\alu_in1[31]~6_combout ),
	.datac(\alu|ShiftRight0~88_combout ),
	.datad(\alu|Mux25~10_combout ),
	.cin(gnd),
	.combout(\alu|Mux25~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux25~11 .lut_mask = 16'hF588;
defparam \alu|Mux25~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N18
cycloneive_lcell_comb \alu|Mux25~12 (
// Equation(s):
// \alu|Mux25~12_combout  = (\alu|Mux25~5_combout  & ((\alu|ShiftRight0~89_combout ) # ((!\alu|Mux25~6_combout )))) # (!\alu|Mux25~5_combout  & (((\alu|Mux25~6_combout  & \alu|Mux25~11_combout ))))

	.dataa(\alu|ShiftRight0~89_combout ),
	.datab(\alu|Mux25~5_combout ),
	.datac(\alu|Mux25~6_combout ),
	.datad(\alu|Mux25~11_combout ),
	.cin(gnd),
	.combout(\alu|Mux25~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux25~12 .lut_mask = 16'hBC8C;
defparam \alu|Mux25~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N8
cycloneive_lcell_comb \alu|Mux25~13 (
// Equation(s):
// \alu|Mux25~13_combout  = (\alu|Mux25~4_combout  & (((\alu|Mux25~12_combout )))) # (!\alu|Mux25~4_combout  & ((\alu|Mux25~12_combout  & (\alu|ShiftRight1~54_combout )) # (!\alu|Mux25~12_combout  & ((\alu|ShiftRight1~43_combout )))))

	.dataa(\alu|ShiftRight1~54_combout ),
	.datab(\alu|Mux25~4_combout ),
	.datac(\alu|ShiftRight1~43_combout ),
	.datad(\alu|Mux25~12_combout ),
	.cin(gnd),
	.combout(\alu|Mux25~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux25~13 .lut_mask = 16'hEE30;
defparam \alu|Mux25~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N26
cycloneive_lcell_comb \alu|Mux25~14 (
// Equation(s):
// \alu|Mux25~14_combout  = (\alu|Mux25~16_combout  & ((\alu|Mux25~2_combout  & (\alu|Mux25~7_combout )) # (!\alu|Mux25~2_combout  & ((\alu|Mux25~13_combout ))))) # (!\alu|Mux25~16_combout  & (((!\alu|Mux25~2_combout ))))

	.dataa(\alu|Mux25~7_combout ),
	.datab(\alu|Mux25~16_combout ),
	.datac(\alu|Mux25~13_combout ),
	.datad(\alu|Mux25~2_combout ),
	.cin(gnd),
	.combout(\alu|Mux25~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux25~14 .lut_mask = 16'h88F3;
defparam \alu|Mux25~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N0
cycloneive_lcell_comb \mem_addr[7]~15 (
// Equation(s):
// \mem_addr[7]~15_combout  = (\alu|Mux25~3_combout  & ((!\alu|Mux25~14_combout ) # (!\alu|Add0~14_combout )))

	.dataa(\alu|Add0~14_combout ),
	.datab(gnd),
	.datac(\alu|Mux25~14_combout ),
	.datad(\alu|Mux25~3_combout ),
	.cin(gnd),
	.combout(\mem_addr[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mem_addr[7]~15 .lut_mask = 16'h5F00;
defparam \mem_addr[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N14
cycloneive_lcell_comb \mem_addr[7]~16 (
// Equation(s):
// \mem_addr[7]~16_combout  = (\reg_read_addr1~0_combout  & ((\alu|Mux25~14_combout  & ((!\mem_addr[7]~15_combout ))) # (!\alu|Mux25~14_combout  & (\alu|ShiftLeft0~30_combout  & \mem_addr[7]~15_combout ))))

	.dataa(\reg_read_addr1~0_combout ),
	.datab(\alu|ShiftLeft0~30_combout ),
	.datac(\alu|Mux25~14_combout ),
	.datad(\mem_addr[7]~15_combout ),
	.cin(gnd),
	.combout(\mem_addr[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mem_addr[7]~16 .lut_mask = 16'h08A0;
defparam \mem_addr[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N30
cycloneive_lcell_comb \main_reg|regFile~840 (
// Equation(s):
// \main_reg|regFile~840_combout  = (\PC[6]~reg0_q  & (((!\Equal5~0_combout ) # (!\my_program|altsyncram_component|auto_generated|q_a [5])) # (!\my_program|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\PC[6]~reg0_q ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~840_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~840 .lut_mask = 16'h2AAA;
defparam \main_reg|regFile~840 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N22
cycloneive_lcell_comb \main_reg|regFile~841 (
// Equation(s):
// \main_reg|regFile~841_combout  = (\reg_data_in[1]~15_combout  & (((\alu|Mux25~16_combout )) # (!\alu_ctrl~19_combout ))) # (!\reg_data_in[1]~15_combout  & (((\main_reg|regFile~840_combout ))))

	.dataa(\reg_data_in[1]~15_combout ),
	.datab(\alu_ctrl~19_combout ),
	.datac(\main_reg|regFile~840_combout ),
	.datad(\alu|Mux25~16_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~841_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~841 .lut_mask = 16'hFA72;
defparam \main_reg|regFile~841 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N28
cycloneive_lcell_comb \main_reg|regFile~842 (
// Equation(s):
// \main_reg|regFile~842_combout  = (\reg_store_addr[3]~0_combout  & (\reg_data_in[1]~15_combout )) # (!\reg_store_addr[3]~0_combout  & (\main_reg|regFile~841_combout  & ((\alu|Mux26~8_combout ) # (!\reg_data_in[1]~15_combout ))))

	.dataa(\reg_data_in[1]~15_combout ),
	.datab(\reg_store_addr[3]~0_combout ),
	.datac(\main_reg|regFile~841_combout ),
	.datad(\alu|Mux26~8_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~842_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~842 .lut_mask = 16'hB898;
defparam \main_reg|regFile~842 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N18
cycloneive_lcell_comb \main_reg|regFile~843 (
// Equation(s):
// \main_reg|regFile~843_combout  = (\reg_data_in[1]~3_combout  & ((\main_reg|regFile~842_combout  & (\main_memory|altsyncram_component|auto_generated|q_a [6])) # (!\main_reg|regFile~842_combout  & ((\Add6~12_combout ))))) # (!\reg_data_in[1]~3_combout  & 
// (((\main_reg|regFile~842_combout ))))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [6]),
	.datab(\Add6~12_combout ),
	.datac(\reg_data_in[1]~3_combout ),
	.datad(\main_reg|regFile~842_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~843_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~843 .lut_mask = 16'hAFC0;
defparam \main_reg|regFile~843 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N20
cycloneive_lcell_comb \main_reg|regFile~855 (
// Equation(s):
// \main_reg|regFile~855_combout  = (\main_reg|regFile~71_combout  & (((\main_reg|regFile~854_combout )))) # (!\main_reg|regFile~71_combout  & ((\main_reg|regFile~854_combout  & (\main_reg|rf_out2 [6])) # (!\main_reg|regFile~854_combout  & 
// ((\main_reg|regFile~843_combout )))))

	.dataa(\main_reg|regFile~71_combout ),
	.datab(\main_reg|rf_out2 [6]),
	.datac(\main_reg|regFile~854_combout ),
	.datad(\main_reg|regFile~843_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~855_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~855 .lut_mask = 16'hE5E0;
defparam \main_reg|regFile~855 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N26
cycloneive_lcell_comb \main_reg|regFile~866 (
// Equation(s):
// \main_reg|regFile~866_combout  = (\wen_prot~q  & (((\main_reg|regFile~855_combout )))) # (!\wen_prot~q  & ((\reg_store_addr[4]~3_combout  & (\main_reg|regFile~865_combout )) # (!\reg_store_addr[4]~3_combout  & ((\main_reg|regFile~855_combout )))))

	.dataa(\main_reg|regFile~865_combout ),
	.datab(\wen_prot~q ),
	.datac(\reg_store_addr[4]~3_combout ),
	.datad(\main_reg|regFile~855_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~866_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~866 .lut_mask = 16'hEF20;
defparam \main_reg|regFile~866 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N18
cycloneive_lcell_comb \main_reg|regFile[9][6]~feeder (
// Equation(s):
// \main_reg|regFile[9][6]~feeder_combout  = \main_reg|regFile~866_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~866_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[9][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[9][6]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[9][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N19
dffeas \main_reg|regFile[9][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[9][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[9][6] .is_wysiwyg = "true";
defparam \main_reg|regFile[9][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N20
cycloneive_lcell_comb \main_reg|rf_out1~577 (
// Equation(s):
// \main_reg|rf_out1~577_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[10][6]~q ))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|regFile[8][6]~q ))))

	.dataa(\main_reg|regFile[8][6]~q ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|regFile[10][6]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~577_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~577 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out1~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N22
cycloneive_lcell_comb \main_reg|rf_out1~578 (
// Equation(s):
// \main_reg|rf_out1~578_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~577_combout  & ((\main_reg|regFile[11][6]~q ))) # (!\main_reg|rf_out1~577_combout  & (\main_reg|regFile[9][6]~q )))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~577_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[9][6]~q ),
	.datac(\main_reg|rf_out1~577_combout ),
	.datad(\main_reg|regFile[11][6]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~578_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~578 .lut_mask = 16'hF858;
defparam \main_reg|rf_out1~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N12
cycloneive_lcell_comb \main_reg|rf_out1~579 (
// Equation(s):
// \main_reg|rf_out1~579_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[2][6]~q ))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|regFile[0][6]~q ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[0][6]~q ),
	.datac(\main_reg|regFile[2][6]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~579_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~579 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out1~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N26
cycloneive_lcell_comb \main_reg|rf_out1~580 (
// Equation(s):
// \main_reg|rf_out1~580_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~579_combout  & (\main_reg|regFile[3][6]~q )) # (!\main_reg|rf_out1~579_combout  & ((\main_reg|regFile[1][6]~q ))))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~579_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[3][6]~q ),
	.datac(\main_reg|regFile[1][6]~q ),
	.datad(\main_reg|rf_out1~579_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~580_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~580 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N4
cycloneive_lcell_comb \main_reg|rf_out1~581 (
// Equation(s):
// \main_reg|rf_out1~581_combout  = (\reg_read_addr1[2]~2_combout  & (((\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout  & (\main_reg|rf_out1~578_combout )) # (!\reg_read_addr1[3]~3_combout  & 
// ((\main_reg|rf_out1~580_combout )))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\main_reg|rf_out1~578_combout ),
	.datac(\main_reg|rf_out1~580_combout ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~581_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~581 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out1~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N2
cycloneive_lcell_comb \main_reg|rf_out1~582 (
// Equation(s):
// \main_reg|rf_out1~582_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[13][6]~q )) # (!\reg_read_addr1[0]~5_combout  & 
// ((\main_reg|regFile[12][6]~q )))))

	.dataa(\main_reg|regFile[13][6]~q ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\reg_read_addr1[0]~5_combout ),
	.datad(\main_reg|regFile[12][6]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~582_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~582 .lut_mask = 16'hE3E0;
defparam \main_reg|rf_out1~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y40_N2
cycloneive_lcell_comb \main_reg|rf_out1~583 (
// Equation(s):
// \main_reg|rf_out1~583_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~582_combout  & (\main_reg|regFile[15][6]~q )) # (!\main_reg|rf_out1~582_combout  & ((\main_reg|regFile[14][6]~q ))))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~582_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[15][6]~q ),
	.datac(\main_reg|regFile[14][6]~q ),
	.datad(\main_reg|rf_out1~582_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~583_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~583 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N0
cycloneive_lcell_comb \main_reg|rf_out1~575 (
// Equation(s):
// \main_reg|rf_out1~575_combout  = (\reg_read_addr1[0]~5_combout  & (((\main_reg|regFile[5][6]~q ) # (\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[4][6]~q  & ((!\reg_read_addr1[1]~4_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[4][6]~q ),
	.datac(\main_reg|regFile[5][6]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~575_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~575 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out1~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N2
cycloneive_lcell_comb \main_reg|rf_out1~576 (
// Equation(s):
// \main_reg|rf_out1~576_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~575_combout  & ((\main_reg|regFile[7][6]~q ))) # (!\main_reg|rf_out1~575_combout  & (\main_reg|regFile[6][6]~q )))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~575_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[6][6]~q ),
	.datac(\main_reg|regFile[7][6]~q ),
	.datad(\main_reg|rf_out1~575_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~576_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~576 .lut_mask = 16'hF588;
defparam \main_reg|rf_out1~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N10
cycloneive_lcell_comb \main_reg|rf_out1~584 (
// Equation(s):
// \main_reg|rf_out1~584_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~581_combout  & (\main_reg|rf_out1~583_combout )) # (!\main_reg|rf_out1~581_combout  & ((\main_reg|rf_out1~576_combout ))))) # (!\reg_read_addr1[2]~2_combout  & 
// (\main_reg|rf_out1~581_combout ))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\main_reg|rf_out1~581_combout ),
	.datac(\main_reg|rf_out1~583_combout ),
	.datad(\main_reg|rf_out1~576_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~584_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~584 .lut_mask = 16'hE6C4;
defparam \main_reg|rf_out1~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N22
cycloneive_lcell_comb \main_reg|rf_out1~567 (
// Equation(s):
// \main_reg|rf_out1~567_combout  = (\reg_read_addr1[3]~3_combout  & (\reg_read_addr1[2]~2_combout )) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & ((\main_reg|regFile[22][6]~q ))) # (!\reg_read_addr1[2]~2_combout  & 
// (\main_reg|regFile[18][6]~q ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[18][6]~q ),
	.datad(\main_reg|regFile[22][6]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~567_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~567 .lut_mask = 16'hDC98;
defparam \main_reg|rf_out1~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N30
cycloneive_lcell_comb \main_reg|rf_out1~568 (
// Equation(s):
// \main_reg|rf_out1~568_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~567_combout  & ((\main_reg|regFile[30][6]~q ))) # (!\main_reg|rf_out1~567_combout  & (\main_reg|regFile[26][6]~q )))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~567_combout ))))

	.dataa(\main_reg|regFile[26][6]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[30][6]~q ),
	.datad(\main_reg|rf_out1~567_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~568_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~568 .lut_mask = 16'hF388;
defparam \main_reg|rf_out1~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N6
cycloneive_lcell_comb \main_reg|rf_out1~569 (
// Equation(s):
// \main_reg|rf_out1~569_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[20][6]~q )) # (!\reg_read_addr1[2]~2_combout  & 
// ((\main_reg|regFile[16][6]~q )))))

	.dataa(\main_reg|regFile[20][6]~q ),
	.datab(\main_reg|regFile[16][6]~q ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~569_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~569 .lut_mask = 16'hFA0C;
defparam \main_reg|rf_out1~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N28
cycloneive_lcell_comb \main_reg|rf_out1~570 (
// Equation(s):
// \main_reg|rf_out1~570_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~569_combout  & ((\main_reg|regFile[28][6]~q ))) # (!\main_reg|rf_out1~569_combout  & (\main_reg|regFile[24][6]~q )))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~569_combout ))))

	.dataa(\main_reg|regFile[24][6]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[28][6]~q ),
	.datad(\main_reg|rf_out1~569_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~570_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~570 .lut_mask = 16'hF388;
defparam \main_reg|rf_out1~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y39_N4
cycloneive_lcell_comb \main_reg|rf_out1~571 (
// Equation(s):
// \main_reg|rf_out1~571_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~568_combout ) # ((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & (((!\reg_read_addr1[0]~5_combout  & \main_reg|rf_out1~570_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|rf_out1~568_combout ),
	.datac(\reg_read_addr1[0]~5_combout ),
	.datad(\main_reg|rf_out1~570_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~571_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~571 .lut_mask = 16'hADA8;
defparam \main_reg|rf_out1~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N0
cycloneive_lcell_comb \main_reg|rf_out1~572 (
// Equation(s):
// \main_reg|rf_out1~572_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout ) # (\main_reg|regFile[27][6]~q )))) # (!\reg_read_addr1[3]~3_combout  & (\main_reg|regFile[19][6]~q  & (!\reg_read_addr1[2]~2_combout )))

	.dataa(\main_reg|regFile[19][6]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\reg_read_addr1[2]~2_combout ),
	.datad(\main_reg|regFile[27][6]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~572_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~572 .lut_mask = 16'hCEC2;
defparam \main_reg|rf_out1~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N12
cycloneive_lcell_comb \main_reg|rf_out1~573 (
// Equation(s):
// \main_reg|rf_out1~573_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~572_combout  & (\main_reg|regFile[31][6]~q )) # (!\main_reg|rf_out1~572_combout  & ((\main_reg|regFile[23][6]~q ))))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~572_combout ))))

	.dataa(\main_reg|regFile[31][6]~q ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[23][6]~q ),
	.datad(\main_reg|rf_out1~572_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~573_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~573 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out1~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N24
cycloneive_lcell_comb \main_reg|rf_out1~565 (
// Equation(s):
// \main_reg|rf_out1~565_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[25][6]~q ) # ((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (((!\reg_read_addr1[2]~2_combout  & \main_reg|regFile[17][6]~q ))))

	.dataa(\main_reg|regFile[25][6]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\reg_read_addr1[2]~2_combout ),
	.datad(\main_reg|regFile[17][6]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~565_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~565 .lut_mask = 16'hCBC8;
defparam \main_reg|rf_out1~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N18
cycloneive_lcell_comb \main_reg|rf_out1~566 (
// Equation(s):
// \main_reg|rf_out1~566_combout  = (\main_reg|rf_out1~565_combout  & ((\main_reg|regFile[29][6]~q ) # ((!\reg_read_addr1[2]~2_combout )))) # (!\main_reg|rf_out1~565_combout  & (((\reg_read_addr1[2]~2_combout  & \main_reg|regFile[21][6]~q ))))

	.dataa(\main_reg|regFile[29][6]~q ),
	.datab(\main_reg|rf_out1~565_combout ),
	.datac(\reg_read_addr1[2]~2_combout ),
	.datad(\main_reg|regFile[21][6]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~566_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~566 .lut_mask = 16'hBC8C;
defparam \main_reg|rf_out1~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N12
cycloneive_lcell_comb \main_reg|rf_out1~574 (
// Equation(s):
// \main_reg|rf_out1~574_combout  = (\main_reg|rf_out1~571_combout  & (((\main_reg|rf_out1~573_combout )) # (!\reg_read_addr1[0]~5_combout ))) # (!\main_reg|rf_out1~571_combout  & (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~566_combout ))))

	.dataa(\main_reg|rf_out1~571_combout ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|rf_out1~573_combout ),
	.datad(\main_reg|rf_out1~566_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~574_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~574 .lut_mask = 16'hE6A2;
defparam \main_reg|rf_out1~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N20
cycloneive_lcell_comb \main_reg|rf_out1~730 (
// Equation(s):
// \main_reg|rf_out1~730_combout  = (\reg_read_addr1[4]~1_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [19] & ((\main_reg|rf_out1~574_combout ))) # (!\my_program|altsyncram_component|auto_generated|q_a [19] & 
// (\main_reg|rf_out1~584_combout )))) # (!\reg_read_addr1[4]~1_combout  & (((\main_reg|rf_out1~584_combout ))))

	.dataa(\reg_read_addr1[4]~1_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.datac(\main_reg|rf_out1~584_combout ),
	.datad(\main_reg|rf_out1~574_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~730_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~730 .lut_mask = 16'hF870;
defparam \main_reg|rf_out1~730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N21
dffeas \main_reg|rf_out1[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out1~730_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out1[6] .is_wysiwyg = "true";
defparam \main_reg|rf_out1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N10
cycloneive_lcell_comb \alu_in1[6]~31 (
// Equation(s):
// \alu_in1[6]~31_combout  = (!\alu_in1[31]~5_combout  & (\main_reg|rf_out1 [6] & (\alu_in1[31]~4_combout  & \reg_data_in~2_combout )))

	.dataa(\alu_in1[31]~5_combout ),
	.datab(\main_reg|rf_out1 [6]),
	.datac(\alu_in1[31]~4_combout ),
	.datad(\reg_data_in~2_combout ),
	.cin(gnd),
	.combout(\alu_in1[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1[6]~31 .lut_mask = 16'h4000;
defparam \alu_in1[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N20
cycloneive_lcell_comb \alu|Mux26~0 (
// Equation(s):
// \alu|Mux26~0_combout  = (!\alu_ctrl~20_combout  & (\alu|Mult0|auto_generated|w513w [6] & ((\alu|Mux30~6_combout ) # (!\alu_in1[31]~4_combout ))))

	.dataa(\alu_ctrl~20_combout ),
	.datab(\alu_in1[31]~4_combout ),
	.datac(\alu|Mult0|auto_generated|w513w [6]),
	.datad(\alu|Mux30~6_combout ),
	.cin(gnd),
	.combout(\alu|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux26~0 .lut_mask = 16'h5010;
defparam \alu|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N10
cycloneive_lcell_comb \alu|ShiftRight1~12 (
// Equation(s):
// \alu|ShiftRight1~12_combout  = (\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [8])) # (!\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [6])))

	.dataa(gnd),
	.datab(\main_reg|rf_out1 [8]),
	.datac(\alu_in2[1]~57_combout ),
	.datad(\main_reg|rf_out1 [6]),
	.cin(gnd),
	.combout(\alu|ShiftRight1~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~12 .lut_mask = 16'hCFC0;
defparam \alu|ShiftRight1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N10
cycloneive_lcell_comb \alu|ShiftRight1~31 (
// Equation(s):
// \alu|ShiftRight1~31_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[0]~58_combout  & (\alu|ShiftRight1~30_combout )) # (!\alu_in2[0]~58_combout  & ((\alu|ShiftRight1~12_combout )))))

	.dataa(\alu|ShiftRight1~30_combout ),
	.datab(\alu|ShiftRight1~12_combout ),
	.datac(\alu_in2[0]~58_combout ),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~31_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~31 .lut_mask = 16'h00AC;
defparam \alu|ShiftRight1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N24
cycloneive_lcell_comb \alu|ShiftRight1~51 (
// Equation(s):
// \alu|ShiftRight1~51_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[0]~58_combout  & ((\alu|ShiftRight1~33_combout ))) # (!\alu_in2[0]~58_combout  & (\alu|ShiftRight1~14_combout ))))

	.dataa(\alu|ShiftRight1~14_combout ),
	.datab(\alu|ShiftRight1~33_combout ),
	.datac(\alu_in2[0]~58_combout ),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~51_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~51 .lut_mask = 16'h00CA;
defparam \alu|ShiftRight1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N16
cycloneive_lcell_comb \alu|Equal0~39 (
// Equation(s):
// \alu|Equal0~39_combout  = \alu_in1[6]~31_combout  $ (\alu_in2[6]~45_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu_in1[6]~31_combout ),
	.datad(\alu_in2[6]~45_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~39_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~39 .lut_mask = 16'h0FF0;
defparam \alu|Equal0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N0
cycloneive_lcell_comb \alu|Mux26~1 (
// Equation(s):
// \alu|Mux26~1_combout  = (\alu_ctrl~21_combout  & (((\alu|ShiftRight1~53_combout  & \alu|Mux30~11_combout )))) # (!\alu_ctrl~21_combout  & ((\alu|Equal0~39_combout ) # ((!\alu|Mux30~11_combout ))))

	.dataa(\alu|Equal0~39_combout ),
	.datab(\alu_ctrl~21_combout ),
	.datac(\alu|ShiftRight1~53_combout ),
	.datad(\alu|Mux30~11_combout ),
	.cin(gnd),
	.combout(\alu|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux26~1 .lut_mask = 16'hE233;
defparam \alu|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N8
cycloneive_lcell_comb \alu|Mux26~2 (
// Equation(s):
// \alu|Mux26~2_combout  = (\alu_in1[6]~31_combout  & ((\alu|Mux26~1_combout ) # ((\alu_in2[6]~45_combout  & \alu_ctrl~19_combout )))) # (!\alu_in1[6]~31_combout  & (\alu|Mux26~1_combout  & ((\alu_in2[6]~45_combout ) # (!\alu_ctrl~19_combout ))))

	.dataa(\alu_in1[6]~31_combout ),
	.datab(\alu_in2[6]~45_combout ),
	.datac(\alu_ctrl~19_combout ),
	.datad(\alu|Mux26~1_combout ),
	.cin(gnd),
	.combout(\alu|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux26~2 .lut_mask = 16'hEF80;
defparam \alu|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N2
cycloneive_lcell_comb \alu|Mux26~3 (
// Equation(s):
// \alu|Mux26~3_combout  = (\alu|Mux30~20_combout  & ((\alu|Mux30~10_combout  & (\alu|Add1~12_combout )) # (!\alu|Mux30~10_combout  & ((\alu|Mux26~2_combout ))))) # (!\alu|Mux30~20_combout  & (((!\alu|Mux30~10_combout ))))

	.dataa(\alu|Add1~12_combout ),
	.datab(\alu|Mux30~20_combout ),
	.datac(\alu|Mux26~2_combout ),
	.datad(\alu|Mux30~10_combout ),
	.cin(gnd),
	.combout(\alu|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux26~3 .lut_mask = 16'h88F3;
defparam \alu|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N12
cycloneive_lcell_comb \alu|Mux26~4 (
// Equation(s):
// \alu|Mux26~4_combout  = (\alu|Mux30~9_combout  & ((\alu|Mux26~3_combout  & ((\alu|ShiftRight0~82_combout ))) # (!\alu|Mux26~3_combout  & (\alu_in1[31]~6_combout )))) # (!\alu|Mux30~9_combout  & (((\alu|Mux26~3_combout ))))

	.dataa(\alu|Mux30~9_combout ),
	.datab(\alu_in1[31]~6_combout ),
	.datac(\alu|ShiftRight0~82_combout ),
	.datad(\alu|Mux26~3_combout ),
	.cin(gnd),
	.combout(\alu|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux26~4 .lut_mask = 16'hF588;
defparam \alu|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N26
cycloneive_lcell_comb \alu|ShiftRight0~83 (
// Equation(s):
// \alu|ShiftRight0~83_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[2]~56_combout  & (\alu|ShiftRight1~24_combout )) # (!\alu_in2[2]~56_combout  & ((\alu|ShiftRight1~35_combout )))))

	.dataa(\alu|ShiftRight1~24_combout ),
	.datab(\alu|ShiftRight1~35_combout ),
	.datac(\alu_in2[2]~56_combout ),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~83_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~83 .lut_mask = 16'h00AC;
defparam \alu|ShiftRight0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N30
cycloneive_lcell_comb \alu|Mux26~5 (
// Equation(s):
// \alu|Mux26~5_combout  = (\alu|Mux25~5_combout  & (((\alu|ShiftRight0~83_combout ) # (!\alu|Mux25~6_combout )))) # (!\alu|Mux25~5_combout  & (\alu|Mux26~4_combout  & ((\alu|Mux25~6_combout ))))

	.dataa(\alu|Mux26~4_combout ),
	.datab(\alu|ShiftRight0~83_combout ),
	.datac(\alu|Mux25~5_combout ),
	.datad(\alu|Mux25~6_combout ),
	.cin(gnd),
	.combout(\alu|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux26~5 .lut_mask = 16'hCAF0;
defparam \alu|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N0
cycloneive_lcell_comb \alu|Mux26~6 (
// Equation(s):
// \alu|Mux26~6_combout  = (\alu|Mux26~5_combout  & (((\alu|ShiftRight1~51_combout ) # (\alu|Mux25~4_combout )))) # (!\alu|Mux26~5_combout  & (\alu|ShiftRight1~31_combout  & ((!\alu|Mux25~4_combout ))))

	.dataa(\alu|ShiftRight1~31_combout ),
	.datab(\alu|ShiftRight1~51_combout ),
	.datac(\alu|Mux26~5_combout ),
	.datad(\alu|Mux25~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux26~6 .lut_mask = 16'hF0CA;
defparam \alu|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N6
cycloneive_lcell_comb \alu|Mux26~7 (
// Equation(s):
// \alu|Mux26~7_combout  = (\alu|Mux25~16_combout  & ((\alu|Mux25~2_combout  & (\alu|Mux26~0_combout )) # (!\alu|Mux25~2_combout  & ((\alu|Mux26~6_combout ))))) # (!\alu|Mux25~16_combout  & (!\alu|Mux25~2_combout ))

	.dataa(\alu|Mux25~16_combout ),
	.datab(\alu|Mux25~2_combout ),
	.datac(\alu|Mux26~0_combout ),
	.datad(\alu|Mux26~6_combout ),
	.cin(gnd),
	.combout(\alu|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux26~7 .lut_mask = 16'hB391;
defparam \alu|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N24
cycloneive_lcell_comb \alu|Mux26~8 (
// Equation(s):
// \alu|Mux26~8_combout  = (\alu|Mux25~3_combout  & ((\alu|Mux26~7_combout  & (\alu|Add0~12_combout )) # (!\alu|Mux26~7_combout  & ((\alu|ShiftLeft0~27_combout ))))) # (!\alu|Mux25~3_combout  & (((\alu|Mux26~7_combout ))))

	.dataa(\alu|Add0~12_combout ),
	.datab(\alu|ShiftLeft0~27_combout ),
	.datac(\alu|Mux25~3_combout ),
	.datad(\alu|Mux26~7_combout ),
	.cin(gnd),
	.combout(\alu|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux26~8 .lut_mask = 16'hAFC0;
defparam \alu|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N12
cycloneive_lcell_comb \mem_addr[6]~20 (
// Equation(s):
// \mem_addr[6]~20_combout  = (!\my_program|altsyncram_component|auto_generated|q_a [6] & (\Equal7~0_combout  & (\alu|Mux26~8_combout  & !\my_program|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.datab(\Equal7~0_combout ),
	.datac(\alu|Mux26~8_combout ),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\mem_addr[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mem_addr[6]~20 .lut_mask = 16'h0040;
defparam \mem_addr[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N2
cycloneive_lcell_comb \main_reg|regFile~870 (
// Equation(s):
// \main_reg|regFile~870_combout  = (\reg_data_in[1]~3_combout  & ((\main_reg|regFile~869_combout  & ((\main_memory|altsyncram_component|auto_generated|q_a [5]))) # (!\main_reg|regFile~869_combout  & (\Add6~10_combout )))) # (!\reg_data_in[1]~3_combout  & 
// (((\main_reg|regFile~869_combout ))))

	.dataa(\reg_data_in[1]~3_combout ),
	.datab(\Add6~10_combout ),
	.datac(\main_reg|regFile~869_combout ),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\main_reg|regFile~870_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~870 .lut_mask = 16'hF858;
defparam \main_reg|regFile~870 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N0
cycloneive_lcell_comb \main_reg|regFile~882 (
// Equation(s):
// \main_reg|regFile~882_combout  = (\main_reg|regFile~71_combout  & (((\main_reg|regFile~881_combout )))) # (!\main_reg|regFile~71_combout  & ((\main_reg|regFile~881_combout  & (\main_reg|rf_out2 [5])) # (!\main_reg|regFile~881_combout  & 
// ((\main_reg|regFile~870_combout )))))

	.dataa(\main_reg|rf_out2 [5]),
	.datab(\main_reg|regFile~71_combout ),
	.datac(\main_reg|regFile~881_combout ),
	.datad(\main_reg|regFile~870_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~882_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~882 .lut_mask = 16'hE3E0;
defparam \main_reg|regFile~882 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N16
cycloneive_lcell_comb \main_reg|regFile~893 (
// Equation(s):
// \main_reg|regFile~893_combout  = (\wen_prot~q  & (((\main_reg|regFile~882_combout )))) # (!\wen_prot~q  & ((\reg_store_addr[4]~3_combout  & (\main_reg|regFile~892_combout )) # (!\reg_store_addr[4]~3_combout  & ((\main_reg|regFile~882_combout )))))

	.dataa(\main_reg|regFile~892_combout ),
	.datab(\wen_prot~q ),
	.datac(\reg_store_addr[4]~3_combout ),
	.datad(\main_reg|regFile~882_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~893_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~893 .lut_mask = 16'hEF20;
defparam \main_reg|regFile~893 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N7
dffeas \main_reg|regFile[3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~893_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[3][5] .is_wysiwyg = "true";
defparam \main_reg|regFile[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N20
cycloneive_lcell_comb \main_reg|rf_out1~599 (
// Equation(s):
// \main_reg|rf_out1~599_combout  = (\reg_read_addr1[0]~5_combout  & (((\main_reg|regFile[1][5]~q ) # (\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[0][5]~q  & ((!\reg_read_addr1[1]~4_combout ))))

	.dataa(\main_reg|regFile[0][5]~q ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|regFile[1][5]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~599_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~599 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out1~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N26
cycloneive_lcell_comb \main_reg|rf_out1~600 (
// Equation(s):
// \main_reg|rf_out1~600_combout  = (\main_reg|rf_out1~599_combout  & ((\main_reg|regFile[3][5]~q ) # ((!\reg_read_addr1[1]~4_combout )))) # (!\main_reg|rf_out1~599_combout  & (((\main_reg|regFile[2][5]~q  & \reg_read_addr1[1]~4_combout ))))

	.dataa(\main_reg|regFile[3][5]~q ),
	.datab(\main_reg|rf_out1~599_combout ),
	.datac(\main_reg|regFile[2][5]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~600_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~600 .lut_mask = 16'hB8CC;
defparam \main_reg|rf_out1~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N22
cycloneive_lcell_comb \main_reg|rf_out1~597 (
// Equation(s):
// \main_reg|rf_out1~597_combout  = (\reg_read_addr1[1]~4_combout  & (((\main_reg|regFile[6][5]~q ) # (\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & (\main_reg|regFile[4][5]~q  & ((!\reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|regFile[4][5]~q ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|regFile[6][5]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~597_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~597 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out1~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y44_N8
cycloneive_lcell_comb \main_reg|rf_out1~598 (
// Equation(s):
// \main_reg|rf_out1~598_combout  = (\main_reg|rf_out1~597_combout  & ((\main_reg|regFile[7][5]~q ) # ((!\reg_read_addr1[0]~5_combout )))) # (!\main_reg|rf_out1~597_combout  & (((\main_reg|regFile[5][5]~q  & \reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|rf_out1~597_combout ),
	.datab(\main_reg|regFile[7][5]~q ),
	.datac(\main_reg|regFile[5][5]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~598_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~598 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out1~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N24
cycloneive_lcell_comb \main_reg|rf_out1~601 (
// Equation(s):
// \main_reg|rf_out1~601_combout  = (\reg_read_addr1[2]~2_combout  & (((\main_reg|rf_out1~598_combout ) # (\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & (\main_reg|rf_out1~600_combout  & ((!\reg_read_addr1[3]~3_combout ))))

	.dataa(\main_reg|rf_out1~600_combout ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|rf_out1~598_combout ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~601_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~601 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out1~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N18
cycloneive_lcell_comb \main_reg|rf_out1~595 (
// Equation(s):
// \main_reg|rf_out1~595_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & ((\main_reg|regFile[9][5]~q ))) # (!\reg_read_addr1[0]~5_combout  & 
// (\main_reg|regFile[8][5]~q ))))

	.dataa(\main_reg|regFile[8][5]~q ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|regFile[9][5]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~595_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~595 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out1~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N10
cycloneive_lcell_comb \main_reg|rf_out1~596 (
// Equation(s):
// \main_reg|rf_out1~596_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~595_combout  & ((\main_reg|regFile[11][5]~q ))) # (!\main_reg|rf_out1~595_combout  & (\main_reg|regFile[10][5]~q )))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~595_combout ))))

	.dataa(\main_reg|regFile[10][5]~q ),
	.datab(\main_reg|regFile[11][5]~q ),
	.datac(\reg_read_addr1[1]~4_combout ),
	.datad(\main_reg|rf_out1~595_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~596_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~596 .lut_mask = 16'hCFA0;
defparam \main_reg|rf_out1~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N2
cycloneive_lcell_comb \main_reg|rf_out1~602 (
// Equation(s):
// \main_reg|rf_out1~602_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & (\main_reg|regFile[14][5]~q )) # (!\reg_read_addr1[1]~4_combout  & 
// ((\main_reg|regFile[12][5]~q )))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[14][5]~q ),
	.datac(\main_reg|regFile[12][5]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~602_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~602 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out1~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N4
cycloneive_lcell_comb \main_reg|rf_out1~603 (
// Equation(s):
// \main_reg|rf_out1~603_combout  = (\main_reg|rf_out1~602_combout  & ((\main_reg|regFile[15][5]~q ) # ((!\reg_read_addr1[0]~5_combout )))) # (!\main_reg|rf_out1~602_combout  & (((\main_reg|regFile[13][5]~q  & \reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|rf_out1~602_combout ),
	.datab(\main_reg|regFile[15][5]~q ),
	.datac(\main_reg|regFile[13][5]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~603_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~603 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out1~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N16
cycloneive_lcell_comb \main_reg|rf_out1~604 (
// Equation(s):
// \main_reg|rf_out1~604_combout  = (\main_reg|rf_out1~601_combout  & (((\main_reg|rf_out1~603_combout )) # (!\reg_read_addr1[3]~3_combout ))) # (!\main_reg|rf_out1~601_combout  & (\reg_read_addr1[3]~3_combout  & (\main_reg|rf_out1~596_combout )))

	.dataa(\main_reg|rf_out1~601_combout ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|rf_out1~596_combout ),
	.datad(\main_reg|rf_out1~603_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~604_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~604 .lut_mask = 16'hEA62;
defparam \main_reg|rf_out1~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N4
cycloneive_lcell_comb \main_reg|rf_out1~585 (
// Equation(s):
// \main_reg|rf_out1~585_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[26][5]~q ) # ((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (((\main_reg|regFile[18][5]~q  & !\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[26][5]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[18][5]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~585_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~585 .lut_mask = 16'hCCB8;
defparam \main_reg|rf_out1~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N30
cycloneive_lcell_comb \main_reg|rf_out1~586 (
// Equation(s):
// \main_reg|rf_out1~586_combout  = (\main_reg|rf_out1~585_combout  & ((\main_reg|regFile[30][5]~q ) # ((!\reg_read_addr1[2]~2_combout )))) # (!\main_reg|rf_out1~585_combout  & (((\main_reg|regFile[22][5]~q  & \reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[30][5]~q ),
	.datab(\main_reg|regFile[22][5]~q ),
	.datac(\main_reg|rf_out1~585_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~586_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~586 .lut_mask = 16'hACF0;
defparam \main_reg|rf_out1~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N28
cycloneive_lcell_comb \main_reg|rf_out1~592 (
// Equation(s):
// \main_reg|rf_out1~592_combout  = (\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout ) # ((\main_reg|regFile[23][5]~q )))) # (!\reg_read_addr1[2]~2_combout  & (!\reg_read_addr1[3]~3_combout  & (\main_reg|regFile[19][5]~q )))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[19][5]~q ),
	.datad(\main_reg|regFile[23][5]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~592_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~592 .lut_mask = 16'hBA98;
defparam \main_reg|rf_out1~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N26
cycloneive_lcell_comb \main_reg|rf_out1~593 (
// Equation(s):
// \main_reg|rf_out1~593_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~592_combout  & ((\main_reg|regFile[31][5]~q ))) # (!\main_reg|rf_out1~592_combout  & (\main_reg|regFile[27][5]~q )))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~592_combout ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|regFile[27][5]~q ),
	.datac(\main_reg|regFile[31][5]~q ),
	.datad(\main_reg|rf_out1~592_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~593_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~593 .lut_mask = 16'hF588;
defparam \main_reg|rf_out1~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N10
cycloneive_lcell_comb \main_reg|rf_out1~589 (
// Equation(s):
// \main_reg|rf_out1~589_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[24][5]~q ) # ((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (((\main_reg|regFile[16][5]~q  & !\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[24][5]~q ),
	.datab(\main_reg|regFile[16][5]~q ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~589_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~589 .lut_mask = 16'hF0AC;
defparam \main_reg|rf_out1~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y42_N18
cycloneive_lcell_comb \main_reg|rf_out1~590 (
// Equation(s):
// \main_reg|rf_out1~590_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~589_combout  & ((\main_reg|regFile[28][5]~q ))) # (!\main_reg|rf_out1~589_combout  & (\main_reg|regFile[20][5]~q )))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~589_combout ))))

	.dataa(\main_reg|regFile[20][5]~q ),
	.datab(\main_reg|regFile[28][5]~q ),
	.datac(\reg_read_addr1[2]~2_combout ),
	.datad(\main_reg|rf_out1~589_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~590_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~590 .lut_mask = 16'hCFA0;
defparam \main_reg|rf_out1~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N22
cycloneive_lcell_comb \main_reg|rf_out1~587 (
// Equation(s):
// \main_reg|rf_out1~587_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[21][5]~q )) # (!\reg_read_addr1[2]~2_combout  & 
// ((\main_reg|regFile[17][5]~q )))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|regFile[21][5]~q ),
	.datac(\main_reg|regFile[17][5]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~587_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~587 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out1~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N18
cycloneive_lcell_comb \main_reg|rf_out1~588 (
// Equation(s):
// \main_reg|rf_out1~588_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~587_combout  & ((\main_reg|regFile[29][5]~q ))) # (!\main_reg|rf_out1~587_combout  & (\main_reg|regFile[25][5]~q )))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~587_combout ))))

	.dataa(\main_reg|regFile[25][5]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[29][5]~q ),
	.datad(\main_reg|rf_out1~587_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~588_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~588 .lut_mask = 16'hF388;
defparam \main_reg|rf_out1~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N8
cycloneive_lcell_comb \main_reg|rf_out1~591 (
// Equation(s):
// \main_reg|rf_out1~591_combout  = (\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout ) # ((\main_reg|rf_out1~588_combout )))) # (!\reg_read_addr1[0]~5_combout  & (!\reg_read_addr1[1]~4_combout  & (\main_reg|rf_out1~590_combout )))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|rf_out1~590_combout ),
	.datad(\main_reg|rf_out1~588_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~591_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~591 .lut_mask = 16'hBA98;
defparam \main_reg|rf_out1~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N16
cycloneive_lcell_comb \main_reg|rf_out1~594 (
// Equation(s):
// \main_reg|rf_out1~594_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~591_combout  & ((\main_reg|rf_out1~593_combout ))) # (!\main_reg|rf_out1~591_combout  & (\main_reg|rf_out1~586_combout )))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~591_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|rf_out1~586_combout ),
	.datac(\main_reg|rf_out1~593_combout ),
	.datad(\main_reg|rf_out1~591_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~594_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~594 .lut_mask = 16'hF588;
defparam \main_reg|rf_out1~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N18
cycloneive_lcell_comb \main_reg|rf_out1~731 (
// Equation(s):
// \main_reg|rf_out1~731_combout  = (\my_program|altsyncram_component|auto_generated|q_a [19] & ((\reg_read_addr1[4]~1_combout  & ((\main_reg|rf_out1~594_combout ))) # (!\reg_read_addr1[4]~1_combout  & (\main_reg|rf_out1~604_combout )))) # 
// (!\my_program|altsyncram_component|auto_generated|q_a [19] & (\main_reg|rf_out1~604_combout ))

	.dataa(\main_reg|rf_out1~604_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.datac(\reg_read_addr1[4]~1_combout ),
	.datad(\main_reg|rf_out1~594_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~731_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~731 .lut_mask = 16'hEA2A;
defparam \main_reg|rf_out1~731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N19
dffeas \main_reg|rf_out1[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out1~731_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out1[5] .is_wysiwyg = "true";
defparam \main_reg|rf_out1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N28
cycloneive_lcell_comb \alu_in1[5]~32 (
// Equation(s):
// \alu_in1[5]~32_combout  = (!\alu_in1[31]~5_combout  & (\main_reg|rf_out1 [5] & (\alu_in1[31]~4_combout  & \reg_data_in~2_combout )))

	.dataa(\alu_in1[31]~5_combout ),
	.datab(\main_reg|rf_out1 [5]),
	.datac(\alu_in1[31]~4_combout ),
	.datad(\reg_data_in~2_combout ),
	.cin(gnd),
	.combout(\alu_in1[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1[5]~32 .lut_mask = 16'h4000;
defparam \alu_in1[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N30
cycloneive_lcell_comb \alu|Mux27~0 (
// Equation(s):
// \alu|Mux27~0_combout  = (!\alu_ctrl~20_combout  & (\alu|Mult0|auto_generated|w513w [5] & ((\alu|Mux30~6_combout ) # (!\alu_in1[31]~4_combout ))))

	.dataa(\alu_in1[31]~4_combout ),
	.datab(\alu|Mux30~6_combout ),
	.datac(\alu_ctrl~20_combout ),
	.datad(\alu|Mult0|auto_generated|w513w [5]),
	.cin(gnd),
	.combout(\alu|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux27~0 .lut_mask = 16'h0D00;
defparam \alu|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N10
cycloneive_lcell_comb \alu|ShiftRight0~73 (
// Equation(s):
// \alu|ShiftRight0~73_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[0]~58_combout  & (\alu|ShiftRight1~14_combout )) # (!\alu_in2[0]~58_combout  & ((\alu|ShiftRight0~24_combout )))))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\alu_in1[12]~38_combout ),
	.datac(\alu|ShiftRight1~14_combout ),
	.datad(\alu|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~73_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~73 .lut_mask = 16'h3120;
defparam \alu|ShiftRight0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N0
cycloneive_lcell_comb \alu|ShiftRight0~18 (
// Equation(s):
// \alu|ShiftRight0~18_combout  = (\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [7])) # (!\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [5])))

	.dataa(\main_reg|rf_out1 [7]),
	.datab(gnd),
	.datac(\alu_in2[1]~57_combout ),
	.datad(\main_reg|rf_out1 [5]),
	.cin(gnd),
	.combout(\alu|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~18 .lut_mask = 16'hAFA0;
defparam \alu|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N16
cycloneive_lcell_comb \alu|ShiftRight0~72 (
// Equation(s):
// \alu|ShiftRight0~72_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[0]~58_combout  & (\alu|ShiftRight1~12_combout )) # (!\alu_in2[0]~58_combout  & ((\alu|ShiftRight0~18_combout )))))

	.dataa(\alu|ShiftRight1~12_combout ),
	.datab(\alu|ShiftRight0~18_combout ),
	.datac(\alu_in1[12]~38_combout ),
	.datad(\alu_in2[0]~58_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~72_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~72 .lut_mask = 16'h0A0C;
defparam \alu|ShiftRight0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N24
cycloneive_lcell_comb \alu_in2[5]~60 (
// Equation(s):
// \alu_in2[5]~60_combout  = (\my_program|altsyncram_component|auto_generated|q_a [5]) # ((\my_program|altsyncram_component|auto_generated|q_a [12] & !\my_program|altsyncram_component|auto_generated|q_a [13]))

	.dataa(gnd),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [12]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\alu_in2[5]~60_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[5]~60 .lut_mask = 16'hF0FC;
defparam \alu_in2[5]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N26
cycloneive_lcell_comb \alu_in2[5]~61 (
// Equation(s):
// \alu_in2[5]~61_combout  = (\alu_in2[5]~8_combout  & ((!\my_program|altsyncram_component|auto_generated|q_a [4]) # (!\alu_in2[5]~60_combout )))

	.dataa(gnd),
	.datab(\alu_in2[5]~60_combout ),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datad(\alu_in2[5]~8_combout ),
	.cin(gnd),
	.combout(\alu_in2[5]~61_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[5]~61 .lut_mask = 16'h3F00;
defparam \alu_in2[5]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N28
cycloneive_lcell_comb \alu_in2[5]~62 (
// Equation(s):
// \alu_in2[5]~62_combout  = (\main_reg|rf_out2 [5] & (!\my_program|altsyncram_component|auto_generated|q_a [3] & (\my_program|altsyncram_component|auto_generated|q_a [4] $ (\my_program|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\main_reg|rf_out2 [5]),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\alu_in2[5]~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[5]~62 .lut_mask = 16'h0028;
defparam \alu_in2[5]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N6
cycloneive_lcell_comb \alu_in2[5]~63 (
// Equation(s):
// \alu_in2[5]~63_combout  = (\alu_in2[5]~61_combout ) # ((\my_program|altsyncram_component|auto_generated|q_a [5] & (!\my_program|altsyncram_component|auto_generated|q_a [2] & \alu_in2[5]~62_combout )))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datab(\alu_in2[5]~61_combout ),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [2]),
	.datad(\alu_in2[5]~62_combout ),
	.cin(gnd),
	.combout(\alu_in2[5]~63_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[5]~63 .lut_mask = 16'hCECC;
defparam \alu_in2[5]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N30
cycloneive_lcell_comb \alu|Equal0~58 (
// Equation(s):
// \alu|Equal0~58_combout  = \alu_in1[5]~32_combout  $ (((\my_program|altsyncram_component|auto_generated|q_a [1] & (\my_program|altsyncram_component|auto_generated|q_a [0] & \alu_in2[5]~63_combout ))))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [1]),
	.datab(\alu_in1[5]~32_combout ),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [0]),
	.datad(\alu_in2[5]~63_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~58_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~58 .lut_mask = 16'h6CCC;
defparam \alu|Equal0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N20
cycloneive_lcell_comb \alu|Mux27~1 (
// Equation(s):
// \alu|Mux27~1_combout  = (\alu_ctrl~21_combout  & (((\alu|Mux30~11_combout  & \alu|ShiftRight1~49_combout )))) # (!\alu_ctrl~21_combout  & ((\alu|Equal0~58_combout ) # ((!\alu|Mux30~11_combout ))))

	.dataa(\alu|Equal0~58_combout ),
	.datab(\alu_ctrl~21_combout ),
	.datac(\alu|Mux30~11_combout ),
	.datad(\alu|ShiftRight1~49_combout ),
	.cin(gnd),
	.combout(\alu|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux27~1 .lut_mask = 16'hE323;
defparam \alu|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N22
cycloneive_lcell_comb \alu|Mux27~2 (
// Equation(s):
// \alu|Mux27~2_combout  = (\alu_ctrl~19_combout  & ((\alu_in2[5]~49_combout  & ((\alu_in1[5]~32_combout ) # (\alu|Mux27~1_combout ))) # (!\alu_in2[5]~49_combout  & (\alu_in1[5]~32_combout  & \alu|Mux27~1_combout )))) # (!\alu_ctrl~19_combout  & 
// (((\alu|Mux27~1_combout ))))

	.dataa(\alu_ctrl~19_combout ),
	.datab(\alu_in2[5]~49_combout ),
	.datac(\alu_in1[5]~32_combout ),
	.datad(\alu|Mux27~1_combout ),
	.cin(gnd),
	.combout(\alu|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux27~2 .lut_mask = 16'hFD80;
defparam \alu|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N24
cycloneive_lcell_comb \alu|Mux27~3 (
// Equation(s):
// \alu|Mux27~3_combout  = (\alu|Mux30~10_combout  & (\alu|Mux30~20_combout  & (\alu|Add1~10_combout ))) # (!\alu|Mux30~10_combout  & (((\alu|Mux27~2_combout )) # (!\alu|Mux30~20_combout )))

	.dataa(\alu|Mux30~10_combout ),
	.datab(\alu|Mux30~20_combout ),
	.datac(\alu|Add1~10_combout ),
	.datad(\alu|Mux27~2_combout ),
	.cin(gnd),
	.combout(\alu|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux27~3 .lut_mask = 16'hD591;
defparam \alu|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N26
cycloneive_lcell_comb \alu|Mux27~4 (
// Equation(s):
// \alu|Mux27~4_combout  = (\alu|Mux30~9_combout  & ((\alu|Mux27~3_combout  & (\alu|ShiftRight0~77_combout )) # (!\alu|Mux27~3_combout  & ((\alu_in1[31]~6_combout ))))) # (!\alu|Mux30~9_combout  & (((\alu|Mux27~3_combout ))))

	.dataa(\alu|ShiftRight0~77_combout ),
	.datab(\alu|Mux30~9_combout ),
	.datac(\alu_in1[31]~6_combout ),
	.datad(\alu|Mux27~3_combout ),
	.cin(gnd),
	.combout(\alu|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux27~4 .lut_mask = 16'hBBC0;
defparam \alu|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N28
cycloneive_lcell_comb \alu|Mux27~5 (
// Equation(s):
// \alu|Mux27~5_combout  = (\alu|Mux25~5_combout  & ((\alu|ShiftRight0~78_combout ) # ((!\alu|Mux25~6_combout )))) # (!\alu|Mux25~5_combout  & (((\alu|Mux27~4_combout  & \alu|Mux25~6_combout ))))

	.dataa(\alu|Mux25~5_combout ),
	.datab(\alu|ShiftRight0~78_combout ),
	.datac(\alu|Mux27~4_combout ),
	.datad(\alu|Mux25~6_combout ),
	.cin(gnd),
	.combout(\alu|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux27~5 .lut_mask = 16'hD8AA;
defparam \alu|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N6
cycloneive_lcell_comb \alu|Mux27~6 (
// Equation(s):
// \alu|Mux27~6_combout  = (\alu|Mux25~4_combout  & (((\alu|Mux27~5_combout )))) # (!\alu|Mux25~4_combout  & ((\alu|Mux27~5_combout  & (\alu|ShiftRight0~73_combout )) # (!\alu|Mux27~5_combout  & ((\alu|ShiftRight0~72_combout )))))

	.dataa(\alu|ShiftRight0~73_combout ),
	.datab(\alu|ShiftRight0~72_combout ),
	.datac(\alu|Mux25~4_combout ),
	.datad(\alu|Mux27~5_combout ),
	.cin(gnd),
	.combout(\alu|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux27~6 .lut_mask = 16'hFA0C;
defparam \alu|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N12
cycloneive_lcell_comb \alu|Mux27~7 (
// Equation(s):
// \alu|Mux27~7_combout  = (\alu|Mux25~16_combout  & ((\alu|Mux25~2_combout  & (\alu|Mux27~0_combout )) # (!\alu|Mux25~2_combout  & ((\alu|Mux27~6_combout ))))) # (!\alu|Mux25~16_combout  & (((!\alu|Mux25~2_combout ))))

	.dataa(\alu|Mux27~0_combout ),
	.datab(\alu|Mux25~16_combout ),
	.datac(\alu|Mux25~2_combout ),
	.datad(\alu|Mux27~6_combout ),
	.cin(gnd),
	.combout(\alu|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux27~7 .lut_mask = 16'h8F83;
defparam \alu|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N2
cycloneive_lcell_comb \alu|Mux27~8 (
// Equation(s):
// \alu|Mux27~8_combout  = (\alu|Mux25~3_combout  & ((\alu|Mux27~7_combout  & (\alu|Add0~10_combout )) # (!\alu|Mux27~7_combout  & ((\alu|ShiftLeft0~23_combout ))))) # (!\alu|Mux25~3_combout  & (((\alu|Mux27~7_combout ))))

	.dataa(\alu|Add0~10_combout ),
	.datab(\alu|ShiftLeft0~23_combout ),
	.datac(\alu|Mux25~3_combout ),
	.datad(\alu|Mux27~7_combout ),
	.cin(gnd),
	.combout(\alu|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux27~8 .lut_mask = 16'hAFC0;
defparam \alu|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N26
cycloneive_lcell_comb \mem_addr[5]~19 (
// Equation(s):
// \mem_addr[5]~19_combout  = (\alu|Mux27~8_combout  & (!\my_program|altsyncram_component|auto_generated|q_a [4] & (!\my_program|altsyncram_component|auto_generated|q_a [6] & \Equal7~0_combout )))

	.dataa(\alu|Mux27~8_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.datad(\Equal7~0_combout ),
	.cin(gnd),
	.combout(\mem_addr[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mem_addr[5]~19 .lut_mask = 16'h0200;
defparam \mem_addr[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N2
cycloneive_lcell_comb \main_reg|regFile~584 (
// Equation(s):
// \main_reg|regFile~584_combout  = (\Equal7~1_combout  & \main_memory|altsyncram_component|auto_generated|q_a [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal7~1_combout ),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\main_reg|regFile~584_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~584 .lut_mask = 16'hF000;
defparam \main_reg|regFile~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N8
cycloneive_lcell_comb \main_reg|regFile~585 (
// Equation(s):
// \main_reg|regFile~585_combout  = (!\alu_ctrl~20_combout  & (\alu|Mult0|auto_generated|w513w [14] & ((\alu|Mux30~6_combout ) # (!\alu_in1[31]~4_combout ))))

	.dataa(\alu|Mux30~6_combout ),
	.datab(\alu_ctrl~20_combout ),
	.datac(\alu_in1[31]~4_combout ),
	.datad(\alu|Mult0|auto_generated|w513w [14]),
	.cin(gnd),
	.combout(\main_reg|regFile~585_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~585 .lut_mask = 16'h2300;
defparam \main_reg|regFile~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N10
cycloneive_lcell_comb \main_reg|regFile~588 (
// Equation(s):
// \main_reg|regFile~588_combout  = (\main_reg|regFile~1021_combout  & (((\main_reg|regFile~587_combout )))) # (!\main_reg|regFile~1021_combout  & ((\main_reg|regFile~587_combout  & ((\main_reg|regFile~585_combout ))) # (!\main_reg|regFile~587_combout  & 
// (\main_reg|regFile~584_combout ))))

	.dataa(\main_reg|regFile~1021_combout ),
	.datab(\main_reg|regFile~584_combout ),
	.datac(\main_reg|regFile~585_combout ),
	.datad(\main_reg|regFile~587_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~588_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~588 .lut_mask = 16'hFA44;
defparam \main_reg|regFile~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N0
cycloneive_lcell_comb \alu|ShiftRight0~101 (
// Equation(s):
// \alu|ShiftRight0~101_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[2]~56_combout  & ((\alu|ShiftRight1~20_combout ))) # (!\alu_in2[2]~56_combout  & (\alu|ShiftRight1~22_combout ))))

	.dataa(\alu|ShiftRight1~22_combout ),
	.datab(\alu|ShiftRight1~20_combout ),
	.datac(\alu_in1[12]~38_combout ),
	.datad(\alu_in2[2]~56_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~101_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~101 .lut_mask = 16'h0C0A;
defparam \alu|ShiftRight0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N28
cycloneive_lcell_comb \main_reg|regFile~590 (
// Equation(s):
// \main_reg|regFile~590_combout  = (\main_reg|regFile~589_combout  & ((\alu|ShiftRight0~101_combout ) # (!\main_reg|regFile~588_combout ))) # (!\main_reg|regFile~589_combout  & ((\main_reg|regFile~588_combout )))

	.dataa(\alu|ShiftRight0~101_combout ),
	.datab(\main_reg|regFile~589_combout ),
	.datac(gnd),
	.datad(\main_reg|regFile~588_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~590_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~590 .lut_mask = 16'hBBCC;
defparam \main_reg|regFile~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N4
cycloneive_lcell_comb \alu|ShiftLeft0~132 (
// Equation(s):
// \alu|ShiftLeft0~132_combout  = (!\alu_in1[12]~38_combout  & (!\alu|ShiftRight1~15_combout  & ((\alu|ShiftLeft0~70_combout ) # (\alu|ShiftLeft0~67_combout ))))

	.dataa(\alu_in1[12]~38_combout ),
	.datab(\alu|ShiftRight1~15_combout ),
	.datac(\alu|ShiftLeft0~70_combout ),
	.datad(\alu|ShiftLeft0~67_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~132_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~132 .lut_mask = 16'h1110;
defparam \alu|ShiftLeft0~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N14
cycloneive_lcell_comb \alu|ShiftRight0~102 (
// Equation(s):
// \alu|ShiftRight0~102_combout  = (!\alu_in1[12]~38_combout  & ((\alu|ShiftRight0~90_combout  & (\main_reg|rf_out1 [31])) # (!\alu|ShiftRight0~90_combout  & ((\main_reg|rf_out1 [30])))))

	.dataa(\alu_in1[12]~38_combout ),
	.datab(\main_reg|rf_out1 [31]),
	.datac(\main_reg|rf_out1 [30]),
	.datad(\alu|ShiftRight0~90_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~102_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~102 .lut_mask = 16'h4450;
defparam \alu|ShiftRight0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N26
cycloneive_lcell_comb \alu|Equal0~61 (
// Equation(s):
// \alu|Equal0~61_combout  = \alu_in1[14]~23_combout  $ (((\alu_in2[29]~10_combout  & \main_reg|rf_out2 [14])))

	.dataa(gnd),
	.datab(\alu_in2[29]~10_combout ),
	.datac(\main_reg|rf_out2 [14]),
	.datad(\alu_in1[14]~23_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~61_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~61 .lut_mask = 16'h3FC0;
defparam \alu|Equal0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N10
cycloneive_lcell_comb \main_reg|regFile~591 (
// Equation(s):
// \main_reg|regFile~591_combout  = (\alu_ctrl~21_combout  & (((\alu|Mux30~11_combout  & \alu|ShiftRight1~58_combout )))) # (!\alu_ctrl~21_combout  & ((\alu|Equal0~61_combout ) # ((!\alu|Mux30~11_combout ))))

	.dataa(\alu_ctrl~21_combout ),
	.datab(\alu|Equal0~61_combout ),
	.datac(\alu|Mux30~11_combout ),
	.datad(\alu|ShiftRight1~58_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~591_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~591 .lut_mask = 16'hE545;
defparam \main_reg|regFile~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N16
cycloneive_lcell_comb \main_reg|regFile~592 (
// Equation(s):
// \main_reg|regFile~592_combout  = (\alu_in1[14]~23_combout  & ((\main_reg|regFile~591_combout ) # ((\alu_in2[14]~28_combout  & \alu_ctrl~19_combout )))) # (!\alu_in1[14]~23_combout  & (\main_reg|regFile~591_combout  & ((\alu_in2[14]~28_combout ) # 
// (!\alu_ctrl~19_combout ))))

	.dataa(\alu_in1[14]~23_combout ),
	.datab(\alu_in2[14]~28_combout ),
	.datac(\alu_ctrl~19_combout ),
	.datad(\main_reg|regFile~591_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~592_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~592 .lut_mask = 16'hEF80;
defparam \main_reg|regFile~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N0
cycloneive_lcell_comb \main_reg|regFile~593 (
// Equation(s):
// \main_reg|regFile~593_combout  = (\alu|Mux30~10_combout  & (\alu|Add1~28_combout  & (\alu|Mux30~20_combout ))) # (!\alu|Mux30~10_combout  & (((\main_reg|regFile~592_combout ) # (!\alu|Mux30~20_combout ))))

	.dataa(\alu|Add1~28_combout ),
	.datab(\alu|Mux30~10_combout ),
	.datac(\alu|Mux30~20_combout ),
	.datad(\main_reg|regFile~592_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~593_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~593 .lut_mask = 16'hB383;
defparam \main_reg|regFile~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N30
cycloneive_lcell_comb \main_reg|regFile~594 (
// Equation(s):
// \main_reg|regFile~594_combout  = (\alu|Mux30~9_combout  & ((\main_reg|regFile~593_combout  & ((\alu|ShiftRight0~102_combout ))) # (!\main_reg|regFile~593_combout  & (\alu_in1[31]~6_combout )))) # (!\alu|Mux30~9_combout  & (((\main_reg|regFile~593_combout 
// ))))

	.dataa(\alu|Mux30~9_combout ),
	.datab(\alu_in1[31]~6_combout ),
	.datac(\alu|ShiftRight0~102_combout ),
	.datad(\main_reg|regFile~593_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~594_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~594 .lut_mask = 16'hF588;
defparam \main_reg|regFile~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N16
cycloneive_lcell_comb \main_reg|regFile~595 (
// Equation(s):
// \main_reg|regFile~595_combout  = (\main_reg|regFile~594_combout  & ((\alu_ctrl~21_combout ) # (!\alu|Mux30~9_combout )))

	.dataa(\main_reg|regFile~594_combout ),
	.datab(gnd),
	.datac(\alu_ctrl~21_combout ),
	.datad(\alu|Mux30~9_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~595_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~595 .lut_mask = 16'hA0AA;
defparam \main_reg|regFile~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N6
cycloneive_lcell_comb \main_reg|regFile~596 (
// Equation(s):
// \main_reg|regFile~596_combout  = (\alu|Mux30~8_combout  & (\alu|ShiftRight0~83_combout  & (!\alu|Mux30~4_combout ))) # (!\alu|Mux30~8_combout  & (((\alu|Mux30~4_combout ) # (\main_reg|regFile~595_combout ))))

	.dataa(\alu|Mux30~8_combout ),
	.datab(\alu|ShiftRight0~83_combout ),
	.datac(\alu|Mux30~4_combout ),
	.datad(\main_reg|regFile~595_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~596_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~596 .lut_mask = 16'h5D58;
defparam \main_reg|regFile~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N20
cycloneive_lcell_comb \main_reg|regFile~597 (
// Equation(s):
// \main_reg|regFile~597_combout  = (\alu|Mux30~28_combout  & ((\main_reg|regFile~596_combout  & (\alu|Add0~28_combout )) # (!\main_reg|regFile~596_combout  & ((\alu|ShiftLeft0~132_combout ))))) # (!\alu|Mux30~28_combout  & (((\main_reg|regFile~596_combout 
// ))))

	.dataa(\alu|Mux30~28_combout ),
	.datab(\alu|Add0~28_combout ),
	.datac(\alu|ShiftLeft0~132_combout ),
	.datad(\main_reg|regFile~596_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~597_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~597 .lut_mask = 16'hDDA0;
defparam \main_reg|regFile~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N26
cycloneive_lcell_comb \main_reg|regFile~598 (
// Equation(s):
// \main_reg|regFile~598_combout  = (\main_reg|regFile~313_combout ) # ((\main_reg|regFile~590_combout  & ((\main_reg|regFile~588_combout ) # (\main_reg|regFile~597_combout ))))

	.dataa(\main_reg|regFile~588_combout ),
	.datab(\main_reg|regFile~313_combout ),
	.datac(\main_reg|regFile~590_combout ),
	.datad(\main_reg|regFile~597_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~598_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~598 .lut_mask = 16'hFCEC;
defparam \main_reg|regFile~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N4
cycloneive_lcell_comb \main_reg|regFile~582 (
// Equation(s):
// \main_reg|regFile~582_combout  = (\main_reg|regFile~312_combout  & (((\main_reg|rf_out1 [14]) # (!\main_reg|regFile~313_combout )))) # (!\main_reg|regFile~312_combout  & (\my_program|altsyncram_component|auto_generated|q_a [14] & 
// ((\main_reg|regFile~313_combout ))))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [14]),
	.datab(\main_reg|rf_out1 [14]),
	.datac(\main_reg|regFile~312_combout ),
	.datad(\main_reg|regFile~313_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~582_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~582 .lut_mask = 16'hCAF0;
defparam \main_reg|regFile~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N14
cycloneive_lcell_comb \main_reg|regFile~583 (
// Equation(s):
// \main_reg|regFile~583_combout  = (\main_reg|regFile~35_combout  & ((\main_reg|regFile~582_combout  & ((\main_reg|rf_out2 [14]) # (\main_reg|regFile~313_combout ))) # (!\main_reg|regFile~582_combout  & ((!\main_reg|regFile~313_combout )))))

	.dataa(\main_reg|regFile~35_combout ),
	.datab(\main_reg|rf_out2 [14]),
	.datac(\main_reg|regFile~582_combout ),
	.datad(\main_reg|regFile~313_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~583_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~583 .lut_mask = 16'hA08A;
defparam \main_reg|regFile~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N14
cycloneive_lcell_comb \main_reg|regFile~568 (
// Equation(s):
// \main_reg|regFile~568_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile[23][14]~q ) # ((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & (((\main_reg|regFile[19][14]~q  & !\reg_store_addr[3]~1_combout ))))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile[23][14]~q ),
	.datac(\main_reg|regFile[19][14]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~568_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~568 .lut_mask = 16'hAAD8;
defparam \main_reg|regFile~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N16
cycloneive_lcell_comb \main_reg|regFile~569 (
// Equation(s):
// \main_reg|regFile~569_combout  = (\main_reg|regFile~568_combout  & ((\main_reg|regFile[31][14]~q ) # ((!\reg_store_addr[3]~1_combout )))) # (!\main_reg|regFile~568_combout  & (((\main_reg|regFile[27][14]~q  & \reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile[31][14]~q ),
	.datab(\main_reg|regFile[27][14]~q ),
	.datac(\main_reg|regFile~568_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~569_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~569 .lut_mask = 16'hACF0;
defparam \main_reg|regFile~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N20
cycloneive_lcell_comb \main_reg|regFile~561 (
// Equation(s):
// \main_reg|regFile~561_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[26][14]~q ))) # (!\reg_store_addr[3]~1_combout  & 
// (\main_reg|regFile[18][14]~q ))))

	.dataa(\main_reg|regFile[18][14]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[26][14]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~561_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~561 .lut_mask = 16'hFC22;
defparam \main_reg|regFile~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N22
cycloneive_lcell_comb \main_reg|regFile~562 (
// Equation(s):
// \main_reg|regFile~562_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile~561_combout  & (\main_reg|regFile[30][14]~q )) # (!\main_reg|regFile~561_combout  & ((\main_reg|regFile[22][14]~q ))))) # (!\reg_store_addr[2]~2_combout  & 
// (\main_reg|regFile~561_combout ))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\main_reg|regFile~561_combout ),
	.datac(\main_reg|regFile[30][14]~q ),
	.datad(\main_reg|regFile[22][14]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~562_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~562 .lut_mask = 16'hE6C4;
defparam \main_reg|regFile~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N6
cycloneive_lcell_comb \main_reg|regFile~565 (
// Equation(s):
// \main_reg|regFile~565_combout  = (\reg_store_addr[2]~2_combout  & (((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout  & ((\main_reg|regFile[24][14]~q ))) # (!\reg_store_addr[3]~1_combout  & 
// (\main_reg|regFile[16][14]~q ))))

	.dataa(\main_reg|regFile[16][14]~q ),
	.datab(\main_reg|regFile[24][14]~q ),
	.datac(\reg_store_addr[2]~2_combout ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~565_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~565 .lut_mask = 16'hFC0A;
defparam \main_reg|regFile~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N14
cycloneive_lcell_comb \main_reg|regFile~566 (
// Equation(s):
// \main_reg|regFile~566_combout  = (\main_reg|regFile~565_combout  & (((\main_reg|regFile[28][14]~q ) # (!\reg_store_addr[2]~2_combout )))) # (!\main_reg|regFile~565_combout  & (\main_reg|regFile[20][14]~q  & ((\reg_store_addr[2]~2_combout ))))

	.dataa(\main_reg|regFile~565_combout ),
	.datab(\main_reg|regFile[20][14]~q ),
	.datac(\main_reg|regFile[28][14]~q ),
	.datad(\reg_store_addr[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~566_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~566 .lut_mask = 16'hE4AA;
defparam \main_reg|regFile~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N12
cycloneive_lcell_comb \main_reg|regFile~563 (
// Equation(s):
// \main_reg|regFile~563_combout  = (\reg_store_addr[2]~2_combout  & ((\main_reg|regFile[21][14]~q ) # ((\reg_store_addr[3]~1_combout )))) # (!\reg_store_addr[2]~2_combout  & (((\main_reg|regFile[17][14]~q  & !\reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile[21][14]~q ),
	.datab(\reg_store_addr[2]~2_combout ),
	.datac(\main_reg|regFile[17][14]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~563_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~563 .lut_mask = 16'hCCB8;
defparam \main_reg|regFile~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N20
cycloneive_lcell_comb \main_reg|regFile~564 (
// Equation(s):
// \main_reg|regFile~564_combout  = (\main_reg|regFile~563_combout  & (((\main_reg|regFile[29][14]~q ) # (!\reg_store_addr[3]~1_combout )))) # (!\main_reg|regFile~563_combout  & (\main_reg|regFile[25][14]~q  & ((\reg_store_addr[3]~1_combout ))))

	.dataa(\main_reg|regFile~563_combout ),
	.datab(\main_reg|regFile[25][14]~q ),
	.datac(\main_reg|regFile[29][14]~q ),
	.datad(\reg_store_addr[3]~1_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~564_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~564 .lut_mask = 16'hE4AA;
defparam \main_reg|regFile~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y41_N26
cycloneive_lcell_comb \main_reg|regFile~567 (
// Equation(s):
// \main_reg|regFile~567_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~564_combout ))) # (!\reg_store_addr[0]~5_combout  & 
// (\main_reg|regFile~566_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile~566_combout ),
	.datac(\reg_store_addr[0]~5_combout ),
	.datad(\main_reg|regFile~564_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~567_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~567 .lut_mask = 16'hF4A4;
defparam \main_reg|regFile~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N18
cycloneive_lcell_comb \main_reg|regFile~570 (
// Equation(s):
// \main_reg|regFile~570_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~567_combout  & (\main_reg|regFile~569_combout )) # (!\main_reg|regFile~567_combout  & ((\main_reg|regFile~562_combout ))))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~567_combout ))))

	.dataa(\main_reg|regFile~569_combout ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile~562_combout ),
	.datad(\main_reg|regFile~567_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~570_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~570 .lut_mask = 16'hBBC0;
defparam \main_reg|regFile~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N24
cycloneive_lcell_comb \main_reg|regFile~571 (
// Equation(s):
// \main_reg|regFile~571_combout  = (\reg_store_addr[1]~4_combout  & (((\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & ((\reg_store_addr[0]~5_combout  & (\main_reg|regFile[9][14]~q )) # (!\reg_store_addr[0]~5_combout  & 
// ((\main_reg|regFile[8][14]~q )))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[9][14]~q ),
	.datac(\main_reg|regFile[8][14]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~571_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~571 .lut_mask = 16'hEE50;
defparam \main_reg|regFile~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N22
cycloneive_lcell_comb \main_reg|regFile~572 (
// Equation(s):
// \main_reg|regFile~572_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~571_combout  & ((\main_reg|regFile[11][14]~q ))) # (!\main_reg|regFile~571_combout  & (\main_reg|regFile[10][14]~q )))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~571_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[10][14]~q ),
	.datac(\main_reg|regFile[11][14]~q ),
	.datad(\main_reg|regFile~571_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~572_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~572 .lut_mask = 16'hF588;
defparam \main_reg|regFile~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N4
cycloneive_lcell_comb \main_reg|regFile~578 (
// Equation(s):
// \main_reg|regFile~578_combout  = (\reg_store_addr[0]~5_combout  & (((\reg_store_addr[1]~4_combout )))) # (!\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout  & (\main_reg|regFile[14][14]~q )) # (!\reg_store_addr[1]~4_combout  & 
// ((\main_reg|regFile[12][14]~q )))))

	.dataa(\main_reg|regFile[14][14]~q ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile[12][14]~q ),
	.datad(\reg_store_addr[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~578_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~578 .lut_mask = 16'hEE30;
defparam \main_reg|regFile~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N24
cycloneive_lcell_comb \main_reg|regFile~579 (
// Equation(s):
// \main_reg|regFile~579_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~578_combout  & ((\main_reg|regFile[15][14]~q ))) # (!\main_reg|regFile~578_combout  & (\main_reg|regFile[13][14]~q )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~578_combout ))))

	.dataa(\main_reg|regFile[13][14]~q ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile~578_combout ),
	.datad(\main_reg|regFile[15][14]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~579_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~579 .lut_mask = 16'hF838;
defparam \main_reg|regFile~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N28
cycloneive_lcell_comb \main_reg|regFile~575 (
// Equation(s):
// \main_reg|regFile~575_combout  = (\reg_store_addr[0]~5_combout  & ((\reg_store_addr[1]~4_combout ) # ((\main_reg|regFile[1][14]~q )))) # (!\reg_store_addr[0]~5_combout  & (!\reg_store_addr[1]~4_combout  & (\main_reg|regFile[0][14]~q )))

	.dataa(\reg_store_addr[0]~5_combout ),
	.datab(\reg_store_addr[1]~4_combout ),
	.datac(\main_reg|regFile[0][14]~q ),
	.datad(\main_reg|regFile[1][14]~q ),
	.cin(gnd),
	.combout(\main_reg|regFile~575_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~575 .lut_mask = 16'hBA98;
defparam \main_reg|regFile~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N14
cycloneive_lcell_comb \main_reg|regFile~576 (
// Equation(s):
// \main_reg|regFile~576_combout  = (\reg_store_addr[1]~4_combout  & ((\main_reg|regFile~575_combout  & ((\main_reg|regFile[3][14]~q ))) # (!\main_reg|regFile~575_combout  & (\main_reg|regFile[2][14]~q )))) # (!\reg_store_addr[1]~4_combout  & 
// (((\main_reg|regFile~575_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[2][14]~q ),
	.datac(\main_reg|regFile[3][14]~q ),
	.datad(\main_reg|regFile~575_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~576_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~576 .lut_mask = 16'hF588;
defparam \main_reg|regFile~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N2
cycloneive_lcell_comb \main_reg|regFile~573 (
// Equation(s):
// \main_reg|regFile~573_combout  = (\reg_store_addr[1]~4_combout  & (((\main_reg|regFile[6][14]~q ) # (\reg_store_addr[0]~5_combout )))) # (!\reg_store_addr[1]~4_combout  & (\main_reg|regFile[4][14]~q  & ((!\reg_store_addr[0]~5_combout ))))

	.dataa(\reg_store_addr[1]~4_combout ),
	.datab(\main_reg|regFile[4][14]~q ),
	.datac(\main_reg|regFile[6][14]~q ),
	.datad(\reg_store_addr[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~573_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~573 .lut_mask = 16'hAAE4;
defparam \main_reg|regFile~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N6
cycloneive_lcell_comb \main_reg|regFile~574 (
// Equation(s):
// \main_reg|regFile~574_combout  = (\reg_store_addr[0]~5_combout  & ((\main_reg|regFile~573_combout  & ((\main_reg|regFile[7][14]~q ))) # (!\main_reg|regFile~573_combout  & (\main_reg|regFile[5][14]~q )))) # (!\reg_store_addr[0]~5_combout  & 
// (((\main_reg|regFile~573_combout ))))

	.dataa(\main_reg|regFile[5][14]~q ),
	.datab(\reg_store_addr[0]~5_combout ),
	.datac(\main_reg|regFile[7][14]~q ),
	.datad(\main_reg|regFile~573_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~574_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~574 .lut_mask = 16'hF388;
defparam \main_reg|regFile~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N12
cycloneive_lcell_comb \main_reg|regFile~577 (
// Equation(s):
// \main_reg|regFile~577_combout  = (\reg_store_addr[2]~2_combout  & ((\reg_store_addr[3]~1_combout ) # ((\main_reg|regFile~574_combout )))) # (!\reg_store_addr[2]~2_combout  & (!\reg_store_addr[3]~1_combout  & (\main_reg|regFile~576_combout )))

	.dataa(\reg_store_addr[2]~2_combout ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile~576_combout ),
	.datad(\main_reg|regFile~574_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~577_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~577 .lut_mask = 16'hBA98;
defparam \main_reg|regFile~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N12
cycloneive_lcell_comb \main_reg|regFile~580 (
// Equation(s):
// \main_reg|regFile~580_combout  = (\reg_store_addr[3]~1_combout  & ((\main_reg|regFile~577_combout  & ((\main_reg|regFile~579_combout ))) # (!\main_reg|regFile~577_combout  & (\main_reg|regFile~572_combout )))) # (!\reg_store_addr[3]~1_combout  & 
// (((\main_reg|regFile~577_combout ))))

	.dataa(\main_reg|regFile~572_combout ),
	.datab(\reg_store_addr[3]~1_combout ),
	.datac(\main_reg|regFile~579_combout ),
	.datad(\main_reg|regFile~577_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~580_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~580 .lut_mask = 16'hF388;
defparam \main_reg|regFile~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N14
cycloneive_lcell_comb \main_reg|regFile~581 (
// Equation(s):
// \main_reg|regFile~581_combout  = (!\wen_prot~q  & ((\reg_store_addr[4]~3_combout  & (\main_reg|regFile~570_combout )) # (!\reg_store_addr[4]~3_combout  & ((\main_reg|regFile~580_combout )))))

	.dataa(\wen_prot~q ),
	.datab(\main_reg|regFile~570_combout ),
	.datac(\reg_store_addr[4]~3_combout ),
	.datad(\main_reg|regFile~580_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~581_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~581 .lut_mask = 16'h4540;
defparam \main_reg|regFile~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N10
cycloneive_lcell_comb \main_reg|regFile~599 (
// Equation(s):
// \main_reg|regFile~599_combout  = (\main_reg|regFile~581_combout ) # ((\main_reg|regFile~583_combout  & ((\main_reg|regFile~598_combout ) # (\main_reg|regFile~312_combout ))))

	.dataa(\main_reg|regFile~598_combout ),
	.datab(\main_reg|regFile~583_combout ),
	.datac(\main_reg|regFile~581_combout ),
	.datad(\main_reg|regFile~312_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~599_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~599 .lut_mask = 16'hFCF8;
defparam \main_reg|regFile~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y44_N30
cycloneive_lcell_comb \main_reg|regFile[31][14]~feeder (
// Equation(s):
// \main_reg|regFile[31][14]~feeder_combout  = \main_reg|regFile~599_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~599_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[31][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[31][14]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[31][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y44_N31
dffeas \main_reg|regFile[31][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[31][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[31][14] .is_wysiwyg = "true";
defparam \main_reg|regFile[31][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N28
cycloneive_lcell_comb \main_reg|rf_out2~364 (
// Equation(s):
// \main_reg|rf_out2~364_combout  = (\reg_read_addr2[3]~9_combout  & (((\reg_read_addr2[2]~10_combout ) # (\main_reg|regFile[27][14]~q )))) # (!\reg_read_addr2[3]~9_combout  & (\main_reg|regFile[19][14]~q  & (!\reg_read_addr2[2]~10_combout )))

	.dataa(\main_reg|regFile[19][14]~q ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|regFile[27][14]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~364_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~364 .lut_mask = 16'hCEC2;
defparam \main_reg|rf_out2~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N24
cycloneive_lcell_comb \main_reg|rf_out2~365 (
// Equation(s):
// \main_reg|rf_out2~365_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~364_combout  & (\main_reg|regFile[31][14]~q )) # (!\main_reg|rf_out2~364_combout  & ((\main_reg|regFile[23][14]~q ))))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~364_combout ))))

	.dataa(\main_reg|regFile[31][14]~q ),
	.datab(\main_reg|regFile[23][14]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|rf_out2~364_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~365_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~365 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out2~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N18
cycloneive_lcell_comb \main_reg|rf_out2~361 (
// Equation(s):
// \main_reg|rf_out2~361_combout  = (\reg_read_addr2[2]~10_combout  & (((\main_reg|regFile[20][14]~q ) # (\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (\main_reg|regFile[16][14]~q  & ((!\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[16][14]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[20][14]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~361_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~361 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out2~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N24
cycloneive_lcell_comb \main_reg|rf_out2~362 (
// Equation(s):
// \main_reg|rf_out2~362_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~361_combout  & (\main_reg|regFile[28][14]~q )) # (!\main_reg|rf_out2~361_combout  & ((\main_reg|regFile[24][14]~q ))))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~361_combout ))))

	.dataa(\main_reg|regFile[28][14]~q ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|regFile[24][14]~q ),
	.datad(\main_reg|rf_out2~361_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~362_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~362 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out2~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N6
cycloneive_lcell_comb \main_reg|rf_out2~359 (
// Equation(s):
// \main_reg|rf_out2~359_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|regFile[22][14]~q ) # ((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (((\main_reg|regFile[18][14]~q  & !\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[22][14]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[18][14]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~359_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~359 .lut_mask = 16'hCCB8;
defparam \main_reg|rf_out2~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N22
cycloneive_lcell_comb \main_reg|rf_out2~360 (
// Equation(s):
// \main_reg|rf_out2~360_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~359_combout  & (\main_reg|regFile[30][14]~q )) # (!\main_reg|rf_out2~359_combout  & ((\main_reg|regFile[26][14]~q ))))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~359_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|regFile[30][14]~q ),
	.datac(\main_reg|rf_out2~359_combout ),
	.datad(\main_reg|regFile[26][14]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~360_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~360 .lut_mask = 16'hDAD0;
defparam \main_reg|rf_out2~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N8
cycloneive_lcell_comb \main_reg|rf_out2~363 (
// Equation(s):
// \main_reg|rf_out2~363_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout ) # (\main_reg|rf_out2~360_combout )))) # (!\reg_read_addr2[1]~11_combout  & (\main_reg|rf_out2~362_combout  & (!\reg_read_addr2[0]~12_combout )))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|rf_out2~362_combout ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\main_reg|rf_out2~360_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~363_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~363 .lut_mask = 16'hAEA4;
defparam \main_reg|rf_out2~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y38_N4
cycloneive_lcell_comb \main_reg|rf_out2~357 (
// Equation(s):
// \main_reg|rf_out2~357_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & (\main_reg|regFile[25][14]~q )) # (!\reg_read_addr2[3]~9_combout  & 
// ((\main_reg|regFile[17][14]~q )))))

	.dataa(\main_reg|regFile[25][14]~q ),
	.datab(\main_reg|regFile[17][14]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~357_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~357 .lut_mask = 16'hFA0C;
defparam \main_reg|rf_out2~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N20
cycloneive_lcell_comb \main_reg|rf_out2~358 (
// Equation(s):
// \main_reg|rf_out2~358_combout  = (\main_reg|rf_out2~357_combout  & ((\main_reg|regFile[29][14]~q ) # ((!\reg_read_addr2[2]~10_combout )))) # (!\main_reg|rf_out2~357_combout  & (((\main_reg|regFile[21][14]~q  & \reg_read_addr2[2]~10_combout ))))

	.dataa(\main_reg|regFile[29][14]~q ),
	.datab(\main_reg|regFile[21][14]~q ),
	.datac(\main_reg|rf_out2~357_combout ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~358_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~358 .lut_mask = 16'hACF0;
defparam \main_reg|rf_out2~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N26
cycloneive_lcell_comb \main_reg|rf_out2~366 (
// Equation(s):
// \main_reg|rf_out2~366_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~363_combout  & (\main_reg|rf_out2~365_combout )) # (!\main_reg|rf_out2~363_combout  & ((\main_reg|rf_out2~358_combout ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~363_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|rf_out2~365_combout ),
	.datac(\main_reg|rf_out2~363_combout ),
	.datad(\main_reg|rf_out2~358_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~366_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~366 .lut_mask = 16'hDAD0;
defparam \main_reg|rf_out2~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N14
cycloneive_lcell_comb \main_reg|rf_out2~374 (
// Equation(s):
// \main_reg|rf_out2~374_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & (\main_reg|regFile[13][14]~q )) # (!\reg_read_addr2[0]~12_combout  & 
// ((\main_reg|regFile[12][14]~q )))))

	.dataa(\main_reg|regFile[13][14]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\main_reg|regFile[12][14]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~374_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~374 .lut_mask = 16'hE3E0;
defparam \main_reg|rf_out2~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y40_N8
cycloneive_lcell_comb \main_reg|rf_out2~375 (
// Equation(s):
// \main_reg|rf_out2~375_combout  = (\main_reg|rf_out2~374_combout  & (((\main_reg|regFile[15][14]~q ) # (!\reg_read_addr2[1]~11_combout )))) # (!\main_reg|rf_out2~374_combout  & (\main_reg|regFile[14][14]~q  & (\reg_read_addr2[1]~11_combout )))

	.dataa(\main_reg|regFile[14][14]~q ),
	.datab(\main_reg|rf_out2~374_combout ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\main_reg|regFile[15][14]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~375_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~375 .lut_mask = 16'hEC2C;
defparam \main_reg|rf_out2~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N16
cycloneive_lcell_comb \main_reg|rf_out2~367 (
// Equation(s):
// \main_reg|rf_out2~367_combout  = (\reg_read_addr2[0]~12_combout  & (((\main_reg|regFile[5][14]~q ) # (\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & (\main_reg|regFile[4][14]~q  & ((!\reg_read_addr2[1]~11_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|regFile[4][14]~q ),
	.datac(\main_reg|regFile[5][14]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~367_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~367 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out2~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y42_N30
cycloneive_lcell_comb \main_reg|rf_out2~368 (
// Equation(s):
// \main_reg|rf_out2~368_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~367_combout  & (\main_reg|regFile[7][14]~q )) # (!\main_reg|rf_out2~367_combout  & ((\main_reg|regFile[6][14]~q ))))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~367_combout ))))

	.dataa(\main_reg|regFile[7][14]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[6][14]~q ),
	.datad(\main_reg|rf_out2~367_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~368_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~368 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out2~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N10
cycloneive_lcell_comb \main_reg|rf_out2~371 (
// Equation(s):
// \main_reg|rf_out2~371_combout  = (\reg_read_addr2[1]~11_combout  & (((\main_reg|regFile[2][14]~q ) # (\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[0][14]~q  & ((!\reg_read_addr2[0]~12_combout ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|regFile[0][14]~q ),
	.datac(\main_reg|regFile[2][14]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~371_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~371 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out2~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N16
cycloneive_lcell_comb \main_reg|rf_out2~372 (
// Equation(s):
// \main_reg|rf_out2~372_combout  = (\main_reg|rf_out2~371_combout  & ((\main_reg|regFile[3][14]~q ) # ((!\reg_read_addr2[0]~12_combout )))) # (!\main_reg|rf_out2~371_combout  & (((\main_reg|regFile[1][14]~q  & \reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|rf_out2~371_combout ),
	.datab(\main_reg|regFile[3][14]~q ),
	.datac(\main_reg|regFile[1][14]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~372_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~372 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out2~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N4
cycloneive_lcell_comb \main_reg|rf_out2~369 (
// Equation(s):
// \main_reg|rf_out2~369_combout  = (\reg_read_addr2[1]~11_combout  & (((\main_reg|regFile[10][14]~q ) # (\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[8][14]~q  & ((!\reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[8][14]~q ),
	.datab(\main_reg|regFile[10][14]~q ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~369_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~369 .lut_mask = 16'hF0CA;
defparam \main_reg|rf_out2~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y41_N22
cycloneive_lcell_comb \main_reg|rf_out2~370 (
// Equation(s):
// \main_reg|rf_out2~370_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~369_combout  & ((\main_reg|regFile[11][14]~q ))) # (!\main_reg|rf_out2~369_combout  & (\main_reg|regFile[9][14]~q )))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~369_combout ))))

	.dataa(\main_reg|regFile[9][14]~q ),
	.datab(\main_reg|regFile[11][14]~q ),
	.datac(\reg_read_addr2[0]~12_combout ),
	.datad(\main_reg|rf_out2~369_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~370_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~370 .lut_mask = 16'hCFA0;
defparam \main_reg|rf_out2~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N10
cycloneive_lcell_comb \main_reg|rf_out2~373 (
// Equation(s):
// \main_reg|rf_out2~373_combout  = (\reg_read_addr2[2]~10_combout  & (\reg_read_addr2[3]~9_combout )) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~370_combout ))) # (!\reg_read_addr2[3]~9_combout  & 
// (\main_reg|rf_out2~372_combout ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|rf_out2~372_combout ),
	.datad(\main_reg|rf_out2~370_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~373_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~373 .lut_mask = 16'hDC98;
defparam \main_reg|rf_out2~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N4
cycloneive_lcell_comb \main_reg|rf_out2~376 (
// Equation(s):
// \main_reg|rf_out2~376_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~373_combout  & (\main_reg|rf_out2~375_combout )) # (!\main_reg|rf_out2~373_combout  & ((\main_reg|rf_out2~368_combout ))))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~373_combout ))))

	.dataa(\main_reg|rf_out2~375_combout ),
	.datab(\main_reg|rf_out2~368_combout ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|rf_out2~373_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~376_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~376 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out2~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N4
cycloneive_lcell_comb \main_reg|rf_out2~377 (
// Equation(s):
// \main_reg|rf_out2~377_combout  = (\reg_read_addr2[4]~13_combout  & (\main_reg|rf_out2~366_combout )) # (!\reg_read_addr2[4]~13_combout  & ((\main_reg|rf_out2~376_combout )))

	.dataa(gnd),
	.datab(\reg_read_addr2[4]~13_combout ),
	.datac(\main_reg|rf_out2~366_combout ),
	.datad(\main_reg|rf_out2~376_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~377_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~377 .lut_mask = 16'hF3C0;
defparam \main_reg|rf_out2~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N5
dffeas \main_reg|rf_out2[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out2~377_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out2[14] .is_wysiwyg = "true";
defparam \main_reg|rf_out2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N6
cycloneive_lcell_comb \alu_in2[14]~28 (
// Equation(s):
// \alu_in2[14]~28_combout  = (\main_reg|rf_out2 [14] & \alu_in2[29]~10_combout )

	.dataa(gnd),
	.datab(\main_reg|rf_out2 [14]),
	.datac(gnd),
	.datad(\alu_in2[29]~10_combout ),
	.cin(gnd),
	.combout(\alu_in2[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[14]~28 .lut_mask = 16'hCC00;
defparam \alu_in2[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N10
cycloneive_lcell_comb \alu|ShiftRight0~37 (
// Equation(s):
// \alu|ShiftRight0~37_combout  = (\alu_in2[14]~28_combout ) # ((\alu_in2[13]~29_combout ) # ((\alu_in2[12]~30_combout ) # (\alu_in2[10]~37_combout )))

	.dataa(\alu_in2[14]~28_combout ),
	.datab(\alu_in2[13]~29_combout ),
	.datac(\alu_in2[12]~30_combout ),
	.datad(\alu_in2[10]~37_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~37 .lut_mask = 16'hFFFE;
defparam \alu|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N22
cycloneive_lcell_comb \alu|ShiftRight0~29 (
// Equation(s):
// \alu|ShiftRight0~29_combout  = (\alu_in2[9]~39_combout ) # ((\main_reg|rf_out2 [30] & \alu_in2[29]~10_combout ))

	.dataa(\main_reg|rf_out2 [30]),
	.datab(\alu_in2[9]~39_combout ),
	.datac(gnd),
	.datad(\alu_in2[29]~10_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~29 .lut_mask = 16'hEECC;
defparam \alu|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N28
cycloneive_lcell_comb \alu|ShiftRight0~30 (
// Equation(s):
// \alu|ShiftRight0~30_combout  = (\alu_in2[8]~41_combout ) # ((\alu_in2[28]~14_combout ) # ((\alu_in2[29]~13_combout ) # (\alu_in2[7]~43_combout )))

	.dataa(\alu_in2[8]~41_combout ),
	.datab(\alu_in2[28]~14_combout ),
	.datac(\alu_in2[29]~13_combout ),
	.datad(\alu_in2[7]~43_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~30 .lut_mask = 16'hFFFE;
defparam \alu|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N0
cycloneive_lcell_comb \alu|ShiftRight0~31 (
// Equation(s):
// \alu|ShiftRight0~31_combout  = (\alu|ShiftRight0~29_combout ) # ((\alu_in2[31]~11_combout ) # ((\alu_in2[11]~33_combout ) # (\alu|ShiftRight0~30_combout )))

	.dataa(\alu|ShiftRight0~29_combout ),
	.datab(\alu_in2[31]~11_combout ),
	.datac(\alu_in2[11]~33_combout ),
	.datad(\alu|ShiftRight0~30_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~31 .lut_mask = 16'hFFFE;
defparam \alu|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N2
cycloneive_lcell_comb \alu|ShiftRight0~35 (
// Equation(s):
// \alu|ShiftRight0~35_combout  = (\alu_in2[16]~26_combout ) # ((\alu_in2[17]~25_combout ) # ((\alu_in2[18]~24_combout ) # (\alu_in2[15]~27_combout )))

	.dataa(\alu_in2[16]~26_combout ),
	.datab(\alu_in2[17]~25_combout ),
	.datac(\alu_in2[18]~24_combout ),
	.datad(\alu_in2[15]~27_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~35 .lut_mask = 16'hFFFE;
defparam \alu|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N20
cycloneive_lcell_comb \alu|ShiftRight0~33 (
// Equation(s):
// \alu|ShiftRight0~33_combout  = (\alu_in2[23]~19_combout ) # ((\alu_in2[24]~18_combout ) # ((\alu_in2[26]~16_combout ) # (\alu_in2[25]~17_combout )))

	.dataa(\alu_in2[23]~19_combout ),
	.datab(\alu_in2[24]~18_combout ),
	.datac(\alu_in2[26]~16_combout ),
	.datad(\alu_in2[25]~17_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~33 .lut_mask = 16'hFFFE;
defparam \alu|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N26
cycloneive_lcell_comb \alu|ShiftRight0~32 (
// Equation(s):
// \alu|ShiftRight0~32_combout  = (\alu_in2[6]~45_combout ) # ((\main_reg|rf_out2 [27] & \alu_in2[29]~10_combout ))

	.dataa(\main_reg|rf_out2 [27]),
	.datab(\alu_in2[29]~10_combout ),
	.datac(gnd),
	.datad(\alu_in2[6]~45_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~32 .lut_mask = 16'hFF88;
defparam \alu|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N6
cycloneive_lcell_comb \alu|ShiftRight0~34 (
// Equation(s):
// \alu|ShiftRight0~34_combout  = (\alu_in2[21]~21_combout ) # ((\alu_in2[20]~22_combout ) # ((\alu_in2[22]~20_combout ) # (\alu_in2[19]~23_combout )))

	.dataa(\alu_in2[21]~21_combout ),
	.datab(\alu_in2[20]~22_combout ),
	.datac(\alu_in2[22]~20_combout ),
	.datad(\alu_in2[19]~23_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~34 .lut_mask = 16'hFFFE;
defparam \alu|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N8
cycloneive_lcell_comb \alu|ShiftRight0~36 (
// Equation(s):
// \alu|ShiftRight0~36_combout  = (\alu|ShiftRight0~35_combout ) # ((\alu|ShiftRight0~33_combout ) # ((\alu|ShiftRight0~32_combout ) # (\alu|ShiftRight0~34_combout )))

	.dataa(\alu|ShiftRight0~35_combout ),
	.datab(\alu|ShiftRight0~33_combout ),
	.datac(\alu|ShiftRight0~32_combout ),
	.datad(\alu|ShiftRight0~34_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~36 .lut_mask = 16'hFFFE;
defparam \alu|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N20
cycloneive_lcell_comb \alu|ShiftRight0~38 (
// Equation(s):
// \alu|ShiftRight0~38_combout  = (\alu|ShiftRight0~37_combout ) # ((\alu|ShiftRight0~31_combout ) # ((\alu_in2[5]~49_combout ) # (\alu|ShiftRight0~36_combout )))

	.dataa(\alu|ShiftRight0~37_combout ),
	.datab(\alu|ShiftRight0~31_combout ),
	.datac(\alu_in2[5]~49_combout ),
	.datad(\alu|ShiftRight0~36_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~38 .lut_mask = 16'hFFFE;
defparam \alu|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N26
cycloneive_lcell_comb \alu|Mux25~3 (
// Equation(s):
// \alu|Mux25~3_combout  = (!\alu|Mux25~16_combout  & (((!\alu_in2[4]~52_combout  & !\alu|ShiftRight0~38_combout )) # (!\alu|Mux25~2_combout )))

	.dataa(\alu|Mux25~2_combout ),
	.datab(\alu|Mux25~16_combout ),
	.datac(\alu_in2[4]~52_combout ),
	.datad(\alu|ShiftRight0~38_combout ),
	.cin(gnd),
	.combout(\alu|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux25~3 .lut_mask = 16'h1113;
defparam \alu|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N6
cycloneive_lcell_comb \alu|ShiftRight0~17 (
// Equation(s):
// \alu|ShiftRight0~17_combout  = (!\alu_in2[0]~58_combout  & ((\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [6]))) # (!\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [4]))))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\main_reg|rf_out1 [4]),
	.datac(\alu_in2[1]~57_combout ),
	.datad(\main_reg|rf_out1 [6]),
	.cin(gnd),
	.combout(\alu|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~17 .lut_mask = 16'h5404;
defparam \alu|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N28
cycloneive_lcell_comb \alu|ShiftRight0~66 (
// Equation(s):
// \alu|ShiftRight0~66_combout  = (!\alu_in1[12]~38_combout  & ((\alu|ShiftRight0~17_combout ) # ((\alu|ShiftRight0~18_combout  & \alu_in2[0]~58_combout ))))

	.dataa(\alu|ShiftRight0~17_combout ),
	.datab(\alu|ShiftRight0~18_combout ),
	.datac(\alu_in1[12]~38_combout ),
	.datad(\alu_in2[0]~58_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~66_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~66 .lut_mask = 16'h0E0A;
defparam \alu|ShiftRight0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N16
cycloneive_lcell_comb \alu|ShiftRight0~67 (
// Equation(s):
// \alu|ShiftRight0~67_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[0]~58_combout  & ((\alu|ShiftRight0~24_combout ))) # (!\alu_in2[0]~58_combout  & (\alu|ShiftRight0~25_combout ))))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\alu|ShiftRight0~25_combout ),
	.datac(\alu|ShiftRight0~24_combout ),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~67_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~67 .lut_mask = 16'h00E4;
defparam \alu|ShiftRight0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N4
cycloneive_lcell_comb \alu|Equal0~38 (
// Equation(s):
// \alu|Equal0~38_combout  = \alu_in2[4]~52_combout  $ (\alu_in1[4]~33_combout )

	.dataa(gnd),
	.datab(\alu_in2[4]~52_combout ),
	.datac(gnd),
	.datad(\alu_in1[4]~33_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~38_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~38 .lut_mask = 16'h33CC;
defparam \alu|Equal0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N12
cycloneive_lcell_comb \alu|Mux28~1 (
// Equation(s):
// \alu|Mux28~1_combout  = (\alu|Mux30~11_combout  & ((\alu_ctrl~21_combout  & ((\alu|ShiftRight1~47_combout ))) # (!\alu_ctrl~21_combout  & (\alu|Equal0~38_combout )))) # (!\alu|Mux30~11_combout  & (((!\alu_ctrl~21_combout ))))

	.dataa(\alu|Mux30~11_combout ),
	.datab(\alu|Equal0~38_combout ),
	.datac(\alu_ctrl~21_combout ),
	.datad(\alu|ShiftRight1~47_combout ),
	.cin(gnd),
	.combout(\alu|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux28~1 .lut_mask = 16'hAD0D;
defparam \alu|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N2
cycloneive_lcell_comb \alu|Mux28~2 (
// Equation(s):
// \alu|Mux28~2_combout  = (\alu|Mux28~1_combout  & ((\alu_in2[4]~52_combout ) # ((\alu_in1[4]~33_combout ) # (!\alu_ctrl~19_combout )))) # (!\alu|Mux28~1_combout  & (\alu_in2[4]~52_combout  & (\alu_ctrl~19_combout  & \alu_in1[4]~33_combout )))

	.dataa(\alu|Mux28~1_combout ),
	.datab(\alu_in2[4]~52_combout ),
	.datac(\alu_ctrl~19_combout ),
	.datad(\alu_in1[4]~33_combout ),
	.cin(gnd),
	.combout(\alu|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux28~2 .lut_mask = 16'hEA8A;
defparam \alu|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N20
cycloneive_lcell_comb \alu|Mux28~3 (
// Equation(s):
// \alu|Mux28~3_combout  = (\alu|Mux30~20_combout  & ((\alu|Mux30~10_combout  & (\alu|Add1~8_combout )) # (!\alu|Mux30~10_combout  & ((\alu|Mux28~2_combout ))))) # (!\alu|Mux30~20_combout  & (((!\alu|Mux30~10_combout ))))

	.dataa(\alu|Add1~8_combout ),
	.datab(\alu|Mux30~20_combout ),
	.datac(\alu|Mux30~10_combout ),
	.datad(\alu|Mux28~2_combout ),
	.cin(gnd),
	.combout(\alu|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux28~3 .lut_mask = 16'h8F83;
defparam \alu|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N14
cycloneive_lcell_comb \alu|Mux28~4 (
// Equation(s):
// \alu|Mux28~4_combout  = (\alu|Mux30~9_combout  & ((\alu|Mux28~3_combout  & ((\alu|ShiftRight0~70_combout ))) # (!\alu|Mux28~3_combout  & (\alu_in1[31]~6_combout )))) # (!\alu|Mux30~9_combout  & (((\alu|Mux28~3_combout ))))

	.dataa(\alu_in1[31]~6_combout ),
	.datab(\alu|Mux30~9_combout ),
	.datac(\alu|ShiftRight0~70_combout ),
	.datad(\alu|Mux28~3_combout ),
	.cin(gnd),
	.combout(\alu|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux28~4 .lut_mask = 16'hF388;
defparam \alu|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N28
cycloneive_lcell_comb \alu|Mux28~5 (
// Equation(s):
// \alu|Mux28~5_combout  = (\alu|Mux25~5_combout  & ((\alu|ShiftRight0~71_combout ) # ((!\alu|Mux25~6_combout )))) # (!\alu|Mux25~5_combout  & (((\alu|Mux28~4_combout  & \alu|Mux25~6_combout ))))

	.dataa(\alu|ShiftRight0~71_combout ),
	.datab(\alu|Mux25~5_combout ),
	.datac(\alu|Mux28~4_combout ),
	.datad(\alu|Mux25~6_combout ),
	.cin(gnd),
	.combout(\alu|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux28~5 .lut_mask = 16'hB8CC;
defparam \alu|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N30
cycloneive_lcell_comb \alu|Mux28~6 (
// Equation(s):
// \alu|Mux28~6_combout  = (\alu|Mux25~4_combout  & (((\alu|Mux28~5_combout )))) # (!\alu|Mux25~4_combout  & ((\alu|Mux28~5_combout  & ((\alu|ShiftRight0~67_combout ))) # (!\alu|Mux28~5_combout  & (\alu|ShiftRight0~66_combout ))))

	.dataa(\alu|ShiftRight0~66_combout ),
	.datab(\alu|ShiftRight0~67_combout ),
	.datac(\alu|Mux25~4_combout ),
	.datad(\alu|Mux28~5_combout ),
	.cin(gnd),
	.combout(\alu|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux28~6 .lut_mask = 16'hFC0A;
defparam \alu|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N20
cycloneive_lcell_comb \alu|Mux28~0 (
// Equation(s):
// \alu|Mux28~0_combout  = (!\alu_ctrl~20_combout  & (\alu|Mult0|auto_generated|w513w [4] & ((\alu|Mux30~6_combout ) # (!\alu_in1[31]~4_combout ))))

	.dataa(\alu|Mux30~6_combout ),
	.datab(\alu_ctrl~20_combout ),
	.datac(\alu_in1[31]~4_combout ),
	.datad(\alu|Mult0|auto_generated|w513w [4]),
	.cin(gnd),
	.combout(\alu|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux28~0 .lut_mask = 16'h2300;
defparam \alu|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N16
cycloneive_lcell_comb \alu|Mux28~7 (
// Equation(s):
// \alu|Mux28~7_combout  = (\alu|Mux25~2_combout  & (\alu|Mux25~16_combout  & ((\alu|Mux28~0_combout )))) # (!\alu|Mux25~2_combout  & (((\alu|Mux28~6_combout )) # (!\alu|Mux25~16_combout )))

	.dataa(\alu|Mux25~2_combout ),
	.datab(\alu|Mux25~16_combout ),
	.datac(\alu|Mux28~6_combout ),
	.datad(\alu|Mux28~0_combout ),
	.cin(gnd),
	.combout(\alu|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux28~7 .lut_mask = 16'hD951;
defparam \alu|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N10
cycloneive_lcell_comb \alu|Mux28~8 (
// Equation(s):
// \alu|Mux28~8_combout  = (\alu|Mux25~3_combout  & ((\alu|Mux28~7_combout  & (\alu|Add0~8_combout )) # (!\alu|Mux28~7_combout  & ((\alu|ShiftLeft0~19_combout ))))) # (!\alu|Mux25~3_combout  & (((\alu|Mux28~7_combout ))))

	.dataa(\alu|Add0~8_combout ),
	.datab(\alu|ShiftLeft0~19_combout ),
	.datac(\alu|Mux25~3_combout ),
	.datad(\alu|Mux28~7_combout ),
	.cin(gnd),
	.combout(\alu|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux28~8 .lut_mask = 16'hAFC0;
defparam \alu|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N4
cycloneive_lcell_comb \mem_addr[4]~18 (
// Equation(s):
// \mem_addr[4]~18_combout  = (!\my_program|altsyncram_component|auto_generated|q_a [4] & (\Equal7~0_combout  & (!\my_program|altsyncram_component|auto_generated|q_a [6] & \alu|Mux28~8_combout )))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datab(\Equal7~0_combout ),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.datad(\alu|Mux28~8_combout ),
	.cin(gnd),
	.combout(\mem_addr[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mem_addr[4]~18 .lut_mask = 16'h0400;
defparam \mem_addr[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N6
cycloneive_lcell_comb \reg_data_in[3]~12 (
// Equation(s):
// \reg_data_in[3]~12_combout  = (\PC[3]~reg0_q  & (((!\Equal5~0_combout ) # (!\my_program|altsyncram_component|auto_generated|q_a [2])) # (!\my_program|altsyncram_component|auto_generated|q_a [5])))

	.dataa(\PC[3]~reg0_q ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [2]),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\reg_data_in[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in[3]~12 .lut_mask = 16'h2AAA;
defparam \reg_data_in[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N12
cycloneive_lcell_comb \alu|Mux29~10 (
// Equation(s):
// \alu|Mux29~10_combout  = (\alu|Mux30~7_combout  & ((\alu_ctrl~18_combout  & (\alu|Mux29~9_combout )) # (!\alu_ctrl~18_combout  & ((\alu|Mult0|auto_generated|w513w [3])))))

	.dataa(\alu_ctrl~18_combout ),
	.datab(\alu|Mux30~7_combout ),
	.datac(\alu|Mux29~9_combout ),
	.datad(\alu|Mult0|auto_generated|w513w [3]),
	.cin(gnd),
	.combout(\alu|Mux29~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux29~10 .lut_mask = 16'hC480;
defparam \alu|Mux29~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N6
cycloneive_lcell_comb \reg_data_in[3]~13 (
// Equation(s):
// \reg_data_in[3]~13_combout  = (\reg_data_in[1]~15_combout  & (((\reg_store_addr[3]~0_combout ) # (\alu|Mux29~10_combout )))) # (!\reg_data_in[1]~15_combout  & (\reg_data_in[3]~12_combout  & (!\reg_store_addr[3]~0_combout )))

	.dataa(\reg_data_in[1]~15_combout ),
	.datab(\reg_data_in[3]~12_combout ),
	.datac(\reg_store_addr[3]~0_combout ),
	.datad(\alu|Mux29~10_combout ),
	.cin(gnd),
	.combout(\reg_data_in[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in[3]~13 .lut_mask = 16'hAEA4;
defparam \reg_data_in[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N24
cycloneive_lcell_comb \reg_data_in[3]~14 (
// Equation(s):
// \reg_data_in[3]~14_combout  = (\reg_data_in[1]~3_combout  & ((\reg_data_in[3]~13_combout  & ((\main_memory|altsyncram_component|auto_generated|q_a [3]))) # (!\reg_data_in[3]~13_combout  & (\Add6~6_combout )))) # (!\reg_data_in[1]~3_combout  & 
// (((\reg_data_in[3]~13_combout ))))

	.dataa(\Add6~6_combout ),
	.datab(\reg_data_in[1]~3_combout ),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [3]),
	.datad(\reg_data_in[3]~13_combout ),
	.cin(gnd),
	.combout(\reg_data_in[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in[3]~14 .lut_mask = 16'hF388;
defparam \reg_data_in[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N18
cycloneive_lcell_comb \main_reg|regFile~942 (
// Equation(s):
// \main_reg|regFile~942_combout  = (\main_reg|regFile~71_combout  & (((\main_reg|regFile~941_combout )))) # (!\main_reg|regFile~71_combout  & ((\main_reg|regFile~941_combout  & (\main_reg|rf_out2 [3])) # (!\main_reg|regFile~941_combout  & 
// ((\reg_data_in[3]~14_combout )))))

	.dataa(\main_reg|regFile~71_combout ),
	.datab(\main_reg|rf_out2 [3]),
	.datac(\main_reg|regFile~941_combout ),
	.datad(\reg_data_in[3]~14_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~942_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~942 .lut_mask = 16'hE5E0;
defparam \main_reg|regFile~942 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N26
cycloneive_lcell_comb \main_reg|regFile~943 (
// Equation(s):
// \main_reg|regFile~943_combout  = (\reg_store_addr[4]~3_combout  & ((\wen_prot~q  & ((\main_reg|regFile~942_combout ))) # (!\wen_prot~q  & (\main_reg|regFile~930_combout )))) # (!\reg_store_addr[4]~3_combout  & (((\main_reg|regFile~942_combout ))))

	.dataa(\reg_store_addr[4]~3_combout ),
	.datab(\wen_prot~q ),
	.datac(\main_reg|regFile~930_combout ),
	.datad(\main_reg|regFile~942_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~943_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~943 .lut_mask = 16'hFD20;
defparam \main_reg|regFile~943 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N25
dffeas \main_reg|regFile[8][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~943_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[8][3] .is_wysiwyg = "true";
defparam \main_reg|regFile[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N22
cycloneive_lcell_comb \main_reg|rf_out2~598 (
// Equation(s):
// \main_reg|rf_out2~598_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & ((\main_reg|regFile[9][3]~q ))) # (!\reg_read_addr2[0]~12_combout  & 
// (\main_reg|regFile[8][3]~q ))))

	.dataa(\main_reg|regFile[8][3]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[9][3]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~598_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~598 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out2~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N28
cycloneive_lcell_comb \main_reg|rf_out2~599 (
// Equation(s):
// \main_reg|rf_out2~599_combout  = (\main_reg|rf_out2~598_combout  & ((\main_reg|regFile[11][3]~q ) # ((!\reg_read_addr2[1]~11_combout )))) # (!\main_reg|rf_out2~598_combout  & (((\main_reg|regFile[10][3]~q  & \reg_read_addr2[1]~11_combout ))))

	.dataa(\main_reg|rf_out2~598_combout ),
	.datab(\main_reg|regFile[11][3]~q ),
	.datac(\main_reg|regFile[10][3]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~599_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~599 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out2~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N0
cycloneive_lcell_comb \main_reg|rf_out2~605 (
// Equation(s):
// \main_reg|rf_out2~605_combout  = (\reg_read_addr2[0]~12_combout  & (\reg_read_addr2[1]~11_combout )) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & (\main_reg|regFile[14][3]~q )) # (!\reg_read_addr2[1]~11_combout  & 
// ((\main_reg|regFile[12][3]~q )))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[14][3]~q ),
	.datad(\main_reg|regFile[12][3]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~605_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~605 .lut_mask = 16'hD9C8;
defparam \main_reg|rf_out2~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N26
cycloneive_lcell_comb \main_reg|rf_out2~606 (
// Equation(s):
// \main_reg|rf_out2~606_combout  = (\main_reg|rf_out2~605_combout  & ((\main_reg|regFile[15][3]~q ) # ((!\reg_read_addr2[0]~12_combout )))) # (!\main_reg|rf_out2~605_combout  & (((\main_reg|regFile[13][3]~q  & \reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[15][3]~q ),
	.datab(\main_reg|regFile[13][3]~q ),
	.datac(\main_reg|rf_out2~605_combout ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~606_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~606 .lut_mask = 16'hACF0;
defparam \main_reg|rf_out2~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N24
cycloneive_lcell_comb \main_reg|rf_out2~602 (
// Equation(s):
// \main_reg|rf_out2~602_combout  = (\reg_read_addr2[0]~12_combout  & (((\main_reg|regFile[1][3]~q ) # (\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & (\main_reg|regFile[0][3]~q  & ((!\reg_read_addr2[1]~11_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|regFile[0][3]~q ),
	.datac(\main_reg|regFile[1][3]~q ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~602_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~602 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out2~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N0
cycloneive_lcell_comb \main_reg|rf_out2~603 (
// Equation(s):
// \main_reg|rf_out2~603_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~602_combout  & (\main_reg|regFile[3][3]~q )) # (!\main_reg|rf_out2~602_combout  & ((\main_reg|regFile[2][3]~q ))))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~602_combout ))))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|regFile[3][3]~q ),
	.datac(\main_reg|regFile[2][3]~q ),
	.datad(\main_reg|rf_out2~602_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~603_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~603 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N30
cycloneive_lcell_comb \main_reg|rf_out2~600 (
// Equation(s):
// \main_reg|rf_out2~600_combout  = (\reg_read_addr2[0]~12_combout  & (\reg_read_addr2[1]~11_combout )) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[6][3]~q ))) # (!\reg_read_addr2[1]~11_combout  & 
// (\main_reg|regFile[4][3]~q ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[4][3]~q ),
	.datad(\main_reg|regFile[6][3]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~600_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~600 .lut_mask = 16'hDC98;
defparam \main_reg|rf_out2~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y41_N4
cycloneive_lcell_comb \main_reg|rf_out2~601 (
// Equation(s):
// \main_reg|rf_out2~601_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~600_combout  & (\main_reg|regFile[7][3]~q )) # (!\main_reg|rf_out2~600_combout  & ((\main_reg|regFile[5][3]~q ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~600_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|regFile[7][3]~q ),
	.datac(\main_reg|rf_out2~600_combout ),
	.datad(\main_reg|regFile[5][3]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~601_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~601 .lut_mask = 16'hDAD0;
defparam \main_reg|rf_out2~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N24
cycloneive_lcell_comb \main_reg|rf_out2~604 (
// Equation(s):
// \main_reg|rf_out2~604_combout  = (\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout ) # ((\main_reg|rf_out2~601_combout )))) # (!\reg_read_addr2[2]~10_combout  & (!\reg_read_addr2[3]~9_combout  & (\main_reg|rf_out2~603_combout )))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|rf_out2~603_combout ),
	.datad(\main_reg|rf_out2~601_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~604_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~604 .lut_mask = 16'hBA98;
defparam \main_reg|rf_out2~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N26
cycloneive_lcell_comb \main_reg|rf_out2~607 (
// Equation(s):
// \main_reg|rf_out2~607_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~604_combout  & ((\main_reg|rf_out2~606_combout ))) # (!\main_reg|rf_out2~604_combout  & (\main_reg|rf_out2~599_combout )))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~604_combout ))))

	.dataa(\main_reg|rf_out2~599_combout ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|rf_out2~606_combout ),
	.datad(\main_reg|rf_out2~604_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~607_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~607 .lut_mask = 16'hF388;
defparam \main_reg|rf_out2~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N20
cycloneive_lcell_comb \main_reg|rf_out2~590 (
// Equation(s):
// \main_reg|rf_out2~590_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|regFile[21][3]~q ) # ((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (((\main_reg|regFile[17][3]~q  & !\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[21][3]~q ),
	.datab(\main_reg|regFile[17][3]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~590_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~590 .lut_mask = 16'hF0AC;
defparam \main_reg|rf_out2~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N2
cycloneive_lcell_comb \main_reg|rf_out2~591 (
// Equation(s):
// \main_reg|rf_out2~591_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~590_combout  & (\main_reg|regFile[29][3]~q )) # (!\main_reg|rf_out2~590_combout  & ((\main_reg|regFile[25][3]~q ))))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~590_combout ))))

	.dataa(\main_reg|regFile[29][3]~q ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|regFile[25][3]~q ),
	.datad(\main_reg|rf_out2~590_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~591_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~591 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out2~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N8
cycloneive_lcell_comb \main_reg|rf_out2~592 (
// Equation(s):
// \main_reg|rf_out2~592_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & (\main_reg|regFile[24][3]~q )) # (!\reg_read_addr2[3]~9_combout  & 
// ((\main_reg|regFile[16][3]~q )))))

	.dataa(\main_reg|regFile[24][3]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[16][3]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~592_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~592 .lut_mask = 16'hEE30;
defparam \main_reg|rf_out2~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N30
cycloneive_lcell_comb \main_reg|rf_out2~593 (
// Equation(s):
// \main_reg|rf_out2~593_combout  = (\main_reg|rf_out2~592_combout  & (((\main_reg|regFile[28][3]~q ) # (!\reg_read_addr2[2]~10_combout )))) # (!\main_reg|rf_out2~592_combout  & (\main_reg|regFile[20][3]~q  & ((\reg_read_addr2[2]~10_combout ))))

	.dataa(\main_reg|rf_out2~592_combout ),
	.datab(\main_reg|regFile[20][3]~q ),
	.datac(\main_reg|regFile[28][3]~q ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~593_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~593 .lut_mask = 16'hE4AA;
defparam \main_reg|rf_out2~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N20
cycloneive_lcell_comb \main_reg|rf_out2~594 (
// Equation(s):
// \main_reg|rf_out2~594_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~591_combout ) # ((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & (((\main_reg|rf_out2~593_combout  & !\reg_read_addr2[1]~11_combout ))))

	.dataa(\main_reg|rf_out2~591_combout ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\main_reg|rf_out2~593_combout ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~594_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~594 .lut_mask = 16'hCCB8;
defparam \main_reg|rf_out2~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N24
cycloneive_lcell_comb \main_reg|rf_out2~588 (
// Equation(s):
// \main_reg|rf_out2~588_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & (\main_reg|regFile[26][3]~q )) # (!\reg_read_addr2[3]~9_combout  & 
// ((\main_reg|regFile[18][3]~q )))))

	.dataa(\main_reg|regFile[26][3]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[18][3]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~588_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~588 .lut_mask = 16'hEE30;
defparam \main_reg|rf_out2~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N26
cycloneive_lcell_comb \main_reg|rf_out2~589 (
// Equation(s):
// \main_reg|rf_out2~589_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~588_combout  & ((\main_reg|regFile[30][3]~q ))) # (!\main_reg|rf_out2~588_combout  & (\main_reg|regFile[22][3]~q )))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~588_combout ))))

	.dataa(\main_reg|regFile[22][3]~q ),
	.datab(\main_reg|regFile[30][3]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|rf_out2~588_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~589_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~589 .lut_mask = 16'hCFA0;
defparam \main_reg|rf_out2~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N0
cycloneive_lcell_comb \main_reg|rf_out2~595 (
// Equation(s):
// \main_reg|rf_out2~595_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout ) # (\main_reg|regFile[23][3]~q )))) # (!\reg_read_addr2[2]~10_combout  & (\main_reg|regFile[19][3]~q  & (!\reg_read_addr2[3]~9_combout )))

	.dataa(\main_reg|regFile[19][3]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\main_reg|regFile[23][3]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~595_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~595 .lut_mask = 16'hCEC2;
defparam \main_reg|rf_out2~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N26
cycloneive_lcell_comb \main_reg|rf_out2~596 (
// Equation(s):
// \main_reg|rf_out2~596_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~595_combout  & ((\main_reg|regFile[31][3]~q ))) # (!\main_reg|rf_out2~595_combout  & (\main_reg|regFile[27][3]~q )))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~595_combout ))))

	.dataa(\main_reg|regFile[27][3]~q ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|regFile[31][3]~q ),
	.datad(\main_reg|rf_out2~595_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~596_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~596 .lut_mask = 16'hF388;
defparam \main_reg|rf_out2~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N18
cycloneive_lcell_comb \main_reg|rf_out2~597 (
// Equation(s):
// \main_reg|rf_out2~597_combout  = (\main_reg|rf_out2~594_combout  & (((\main_reg|rf_out2~596_combout )) # (!\reg_read_addr2[1]~11_combout ))) # (!\main_reg|rf_out2~594_combout  & (\reg_read_addr2[1]~11_combout  & (\main_reg|rf_out2~589_combout )))

	.dataa(\main_reg|rf_out2~594_combout ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|rf_out2~589_combout ),
	.datad(\main_reg|rf_out2~596_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~597_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~597 .lut_mask = 16'hEA62;
defparam \main_reg|rf_out2~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N28
cycloneive_lcell_comb \main_reg|rf_out2~608 (
// Equation(s):
// \main_reg|rf_out2~608_combout  = (\reg_read_addr2[4]~13_combout  & ((\main_reg|rf_out2~597_combout ))) # (!\reg_read_addr2[4]~13_combout  & (\main_reg|rf_out2~607_combout ))

	.dataa(\main_reg|rf_out2~607_combout ),
	.datab(gnd),
	.datac(\reg_read_addr2[4]~13_combout ),
	.datad(\main_reg|rf_out2~597_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~608_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~608 .lut_mask = 16'hFA0A;
defparam \main_reg|rf_out2~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N29
dffeas \main_reg|rf_out2[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out2~608_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out2[3] .is_wysiwyg = "true";
defparam \main_reg|rf_out2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N30
cycloneive_lcell_comb \alu_in2[3]~73 (
// Equation(s):
// \alu_in2[3]~73_combout  = (\my_program|altsyncram_component|auto_generated|q_a [4] & ((\my_program|altsyncram_component|auto_generated|q_a [6] & ((\my_program|altsyncram_component|auto_generated|q_a [10]))) # 
// (!\my_program|altsyncram_component|auto_generated|q_a [6] & (\main_reg|rf_out2 [3])))) # (!\my_program|altsyncram_component|auto_generated|q_a [4] & ((\my_program|altsyncram_component|auto_generated|q_a [6] & (\main_reg|rf_out2 [3])) # 
// (!\my_program|altsyncram_component|auto_generated|q_a [6] & ((\my_program|altsyncram_component|auto_generated|q_a [10])))))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datab(\main_reg|rf_out2 [3]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [10]),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\alu_in2[3]~73_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[3]~73 .lut_mask = 16'hE4D8;
defparam \alu_in2[3]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N2
cycloneive_lcell_comb \alu_in2[3]~55 (
// Equation(s):
// \alu_in2[3]~55_combout  = (\alu_in2[4]~50_combout  & ((\alu_in2[3]~53_combout ) # ((\alu_in2[3]~73_combout  & \my_program|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\alu_in2[3]~73_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datac(\alu_in2[3]~53_combout ),
	.datad(\alu_in2[4]~50_combout ),
	.cin(gnd),
	.combout(\alu_in2[3]~55_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[3]~55 .lut_mask = 16'hF800;
defparam \alu_in2[3]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N12
cycloneive_lcell_comb \alu|ShiftLeft0~133 (
// Equation(s):
// \alu|ShiftLeft0~133_combout  = (!\alu_in2[2]~56_combout  & (!\alu_in2[3]~55_combout  & (!\alu_in1[12]~38_combout  & \alu|ShiftLeft0~13_combout )))

	.dataa(\alu_in2[2]~56_combout ),
	.datab(\alu_in2[3]~55_combout ),
	.datac(\alu_in1[12]~38_combout ),
	.datad(\alu|ShiftLeft0~13_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~133_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~133 .lut_mask = 16'h0100;
defparam \alu|ShiftLeft0~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N6
cycloneive_lcell_comb \alu|ShiftRight1~42 (
// Equation(s):
// \alu|ShiftRight1~42_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[0]~58_combout  & (\main_reg|rf_out1 [6])) # (!\alu_in2[0]~58_combout  & ((\main_reg|rf_out1 [5])))))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\main_reg|rf_out1 [6]),
	.datac(\main_reg|rf_out1 [5]),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~42_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~42 .lut_mask = 16'h00D8;
defparam \alu|ShiftRight1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N26
cycloneive_lcell_comb \alu|ShiftRight1~44 (
// Equation(s):
// \alu|ShiftRight1~44_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[0]~58_combout  & (\main_reg|rf_out1 [4])) # (!\alu_in2[0]~58_combout  & ((\main_reg|rf_out1 [3])))))

	.dataa(\main_reg|rf_out1 [4]),
	.datab(\main_reg|rf_out1 [3]),
	.datac(\alu_in2[0]~58_combout ),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~44_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~44 .lut_mask = 16'h00AC;
defparam \alu|ShiftRight1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N30
cycloneive_lcell_comb \alu|Mux29~2 (
// Equation(s):
// \alu|Mux29~2_combout  = (\alu|Mux30~15_combout  & ((\alu|ShiftRight1~43_combout ) # ((\alu|Mux30~14_combout )))) # (!\alu|Mux30~15_combout  & (((\alu|ShiftRight1~44_combout  & !\alu|Mux30~14_combout ))))

	.dataa(\alu|Mux30~15_combout ),
	.datab(\alu|ShiftRight1~43_combout ),
	.datac(\alu|ShiftRight1~44_combout ),
	.datad(\alu|Mux30~14_combout ),
	.cin(gnd),
	.combout(\alu|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux29~2 .lut_mask = 16'hAAD8;
defparam \alu|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N28
cycloneive_lcell_comb \alu|Mux29~3 (
// Equation(s):
// \alu|Mux29~3_combout  = (\alu|Mux29~2_combout  & (((\alu|ShiftRight0~65_combout ) # (!\alu|Mux30~14_combout )))) # (!\alu|Mux29~2_combout  & (\alu|ShiftRight1~42_combout  & ((\alu|Mux30~14_combout ))))

	.dataa(\alu|ShiftRight1~42_combout ),
	.datab(\alu|ShiftRight0~65_combout ),
	.datac(\alu|Mux29~2_combout ),
	.datad(\alu|Mux30~14_combout ),
	.cin(gnd),
	.combout(\alu|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux29~3 .lut_mask = 16'hCAF0;
defparam \alu|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N28
cycloneive_lcell_comb \alu|Mux29~4 (
// Equation(s):
// \alu|Mux29~4_combout  = (\alu|Mux30~8_combout  & (\alu|Mux29~3_combout )) # (!\alu|Mux30~8_combout  & ((\alu|Add1~6_combout )))

	.dataa(gnd),
	.datab(\alu|Mux29~3_combout ),
	.datac(\alu|Add1~6_combout ),
	.datad(\alu|Mux30~8_combout ),
	.cin(gnd),
	.combout(\alu|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux29~4 .lut_mask = 16'hCCF0;
defparam \alu|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N30
cycloneive_lcell_comb \alu|Mux29~7 (
// Equation(s):
// \alu|Mux29~7_combout  = (\alu|Mux30~8_combout  & (((\alu|Mux29~4_combout )))) # (!\alu|Mux30~8_combout  & ((\alu_ctrl~21_combout ) # ((!\alu|Mux30~9_combout ))))

	.dataa(\alu|Mux30~8_combout ),
	.datab(\alu_ctrl~21_combout ),
	.datac(\alu|Mux30~9_combout ),
	.datad(\alu|Mux29~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux29~7 .lut_mask = 16'hEF45;
defparam \alu|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N24
cycloneive_lcell_comb \alu|Equal0~37 (
// Equation(s):
// \alu|Equal0~37_combout  = \alu_in1[3]~34_combout  $ (\alu_in2[3]~55_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu_in1[3]~34_combout ),
	.datad(\alu_in2[3]~55_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~37_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~37 .lut_mask = 16'h0FF0;
defparam \alu|Equal0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N10
cycloneive_lcell_comb \alu|Mux29~0 (
// Equation(s):
// \alu|Mux29~0_combout  = (\alu_ctrl~21_combout  & (((\alu|Mux30~11_combout  & \alu|ShiftRight1~41_combout )))) # (!\alu_ctrl~21_combout  & ((\alu|Equal0~37_combout ) # ((!\alu|Mux30~11_combout ))))

	.dataa(\alu|Equal0~37_combout ),
	.datab(\alu_ctrl~21_combout ),
	.datac(\alu|Mux30~11_combout ),
	.datad(\alu|ShiftRight1~41_combout ),
	.cin(gnd),
	.combout(\alu|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux29~0 .lut_mask = 16'hE323;
defparam \alu|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N4
cycloneive_lcell_comb \alu|Mux29~1 (
// Equation(s):
// \alu|Mux29~1_combout  = (\alu_in1[3]~34_combout  & ((\alu|Mux29~0_combout ) # ((\alu_in2[3]~55_combout  & \alu_ctrl~19_combout )))) # (!\alu_in1[3]~34_combout  & (\alu|Mux29~0_combout  & ((\alu_in2[3]~55_combout ) # (!\alu_ctrl~19_combout ))))

	.dataa(\alu_in1[3]~34_combout ),
	.datab(\alu_in2[3]~55_combout ),
	.datac(\alu_ctrl~19_combout ),
	.datad(\alu|Mux29~0_combout ),
	.cin(gnd),
	.combout(\alu|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux29~1 .lut_mask = 16'hEF80;
defparam \alu|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N10
cycloneive_lcell_comb \alu|Mux29~5 (
// Equation(s):
// \alu|Mux29~5_combout  = (\alu|Mux30~10_combout  & (\alu|Mux30~20_combout  & ((\alu|Mux29~4_combout )))) # (!\alu|Mux30~10_combout  & (((\alu|Mux29~1_combout )) # (!\alu|Mux30~20_combout )))

	.dataa(\alu|Mux30~10_combout ),
	.datab(\alu|Mux30~20_combout ),
	.datac(\alu|Mux29~1_combout ),
	.datad(\alu|Mux29~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux29~5 .lut_mask = 16'hD951;
defparam \alu|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N20
cycloneive_lcell_comb \alu|Mux29~6 (
// Equation(s):
// \alu|Mux29~6_combout  = (\alu|Mux30~9_combout  & ((\alu|Mux29~5_combout  & ((\alu|ShiftRight0~63_combout ))) # (!\alu|Mux29~5_combout  & (\alu_in1[31]~6_combout )))) # (!\alu|Mux30~9_combout  & (((\alu|Mux29~5_combout ))))

	.dataa(\alu|Mux30~9_combout ),
	.datab(\alu_in1[31]~6_combout ),
	.datac(\alu|ShiftRight0~63_combout ),
	.datad(\alu|Mux29~5_combout ),
	.cin(gnd),
	.combout(\alu|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux29~6 .lut_mask = 16'hF588;
defparam \alu|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N16
cycloneive_lcell_comb \alu|Mux29~8 (
// Equation(s):
// \alu|Mux29~8_combout  = (\alu|Mux30~4_combout  & (!\alu|Mux30~8_combout )) # (!\alu|Mux30~4_combout  & (\alu|Mux29~7_combout  & ((\alu|Mux30~8_combout ) # (\alu|Mux29~6_combout ))))

	.dataa(\alu|Mux30~8_combout ),
	.datab(\alu|Mux30~4_combout ),
	.datac(\alu|Mux29~7_combout ),
	.datad(\alu|Mux29~6_combout ),
	.cin(gnd),
	.combout(\alu|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux29~8 .lut_mask = 16'h7464;
defparam \alu|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N22
cycloneive_lcell_comb \alu|Mux29~9 (
// Equation(s):
// \alu|Mux29~9_combout  = (\alu|Mux30~28_combout  & ((\alu|Mux29~8_combout  & ((\alu|Add0~6_combout ))) # (!\alu|Mux29~8_combout  & (\alu|ShiftLeft0~133_combout )))) # (!\alu|Mux30~28_combout  & (((\alu|Mux29~8_combout ))))

	.dataa(\alu|ShiftLeft0~133_combout ),
	.datab(\alu|Mux30~28_combout ),
	.datac(\alu|Add0~6_combout ),
	.datad(\alu|Mux29~8_combout ),
	.cin(gnd),
	.combout(\alu|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux29~9 .lut_mask = 16'hF388;
defparam \alu|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N4
cycloneive_lcell_comb \mem_addr[3]~14 (
// Equation(s):
// \mem_addr[3]~14_combout  = (\mem_addr[2]~17_combout  & ((\alu_ctrl~18_combout  & (\alu|Mux29~9_combout )) # (!\alu_ctrl~18_combout  & ((\alu|Mult0|auto_generated|w513w [3])))))

	.dataa(\alu_ctrl~18_combout ),
	.datab(\mem_addr[2]~17_combout ),
	.datac(\alu|Mux29~9_combout ),
	.datad(\alu|Mult0|auto_generated|w513w [3]),
	.cin(gnd),
	.combout(\mem_addr[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mem_addr[3]~14 .lut_mask = 16'hC480;
defparam \mem_addr[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N14
cycloneive_lcell_comb \reg_data_in[2]~9 (
// Equation(s):
// \reg_data_in[2]~9_combout  = (\PC[2]~reg0_q  & (((!\my_program|altsyncram_component|auto_generated|q_a [2]) # (!\Equal5~0_combout )) # (!\my_program|altsyncram_component|auto_generated|q_a [5])))

	.dataa(\PC[2]~reg0_q ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datac(\Equal5~0_combout ),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\reg_data_in[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in[2]~9 .lut_mask = 16'h2AAA;
defparam \reg_data_in[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N0
cycloneive_lcell_comb \alu|ShiftRight1~32 (
// Equation(s):
// \alu|ShiftRight1~32_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[0]~58_combout  & ((\main_reg|rf_out1 [3]))) # (!\alu_in2[0]~58_combout  & (\main_reg|rf_out1 [2]))))

	.dataa(\main_reg|rf_out1 [2]),
	.datab(\main_reg|rf_out1 [3]),
	.datac(\alu_in2[0]~58_combout ),
	.datad(\alu_in1[12]~38_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~32 .lut_mask = 16'h00CA;
defparam \alu|ShiftRight1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N22
cycloneive_lcell_comb \alu|Mux30~16 (
// Equation(s):
// \alu|Mux30~16_combout  = (\alu|Mux30~15_combout  & ((\alu|ShiftRight1~31_combout ) # ((\alu|Mux30~14_combout )))) # (!\alu|Mux30~15_combout  & (((\alu|ShiftRight1~32_combout  & !\alu|Mux30~14_combout ))))

	.dataa(\alu|ShiftRight1~31_combout ),
	.datab(\alu|ShiftRight1~32_combout ),
	.datac(\alu|Mux30~15_combout ),
	.datad(\alu|Mux30~14_combout ),
	.cin(gnd),
	.combout(\alu|Mux30~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux30~16 .lut_mask = 16'hF0AC;
defparam \alu|Mux30~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N14
cycloneive_lcell_comb \alu|ShiftRight1~29 (
// Equation(s):
// \alu|ShiftRight1~29_combout  = (!\alu_in1[12]~38_combout  & ((\alu_in2[0]~58_combout  & (\main_reg|rf_out1 [5])) # (!\alu_in2[0]~58_combout  & ((\main_reg|rf_out1 [4])))))

	.dataa(\main_reg|rf_out1 [5]),
	.datab(\main_reg|rf_out1 [4]),
	.datac(\alu_in1[12]~38_combout ),
	.datad(\alu_in2[0]~58_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~29 .lut_mask = 16'h0A0C;
defparam \alu|ShiftRight1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N16
cycloneive_lcell_comb \alu|Mux30~17 (
// Equation(s):
// \alu|Mux30~17_combout  = (\alu|Mux30~16_combout  & (((\alu|ShiftRight0~60_combout ) # (!\alu|Mux30~14_combout )))) # (!\alu|Mux30~16_combout  & (\alu|ShiftRight1~29_combout  & ((\alu|Mux30~14_combout ))))

	.dataa(\alu|Mux30~16_combout ),
	.datab(\alu|ShiftRight1~29_combout ),
	.datac(\alu|ShiftRight0~60_combout ),
	.datad(\alu|Mux30~14_combout ),
	.cin(gnd),
	.combout(\alu|Mux30~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux30~17 .lut_mask = 16'hE4AA;
defparam \alu|Mux30~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N30
cycloneive_lcell_comb \alu|Mux30~18 (
// Equation(s):
// \alu|Mux30~18_combout  = (\alu|Mux30~8_combout  & (\alu|Mux30~17_combout )) # (!\alu|Mux30~8_combout  & ((\alu|Add1~4_combout )))

	.dataa(gnd),
	.datab(\alu|Mux30~8_combout ),
	.datac(\alu|Mux30~17_combout ),
	.datad(\alu|Add1~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux30~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux30~18 .lut_mask = 16'hF3C0;
defparam \alu|Mux30~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N24
cycloneive_lcell_comb \alu|Mux30~23 (
// Equation(s):
// \alu|Mux30~23_combout  = (\alu|Mux30~8_combout  & (((\alu|Mux30~18_combout )))) # (!\alu|Mux30~8_combout  & (((\alu_ctrl~21_combout )) # (!\alu|Mux30~9_combout )))

	.dataa(\alu|Mux30~9_combout ),
	.datab(\alu|Mux30~8_combout ),
	.datac(\alu|Mux30~18_combout ),
	.datad(\alu_ctrl~21_combout ),
	.cin(gnd),
	.combout(\alu|Mux30~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux30~23 .lut_mask = 16'hF3D1;
defparam \alu|Mux30~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N22
cycloneive_lcell_comb \alu|Equal0~42 (
// Equation(s):
// \alu|Equal0~42_combout  = \alu_in1[2]~35_combout  $ (\alu_in2[2]~56_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu_in1[2]~35_combout ),
	.datad(\alu_in2[2]~56_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~42_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~42 .lut_mask = 16'h0FF0;
defparam \alu|Equal0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N2
cycloneive_lcell_comb \alu|Mux30~12 (
// Equation(s):
// \alu|Mux30~12_combout  = (\alu_ctrl~21_combout  & (((\alu|Mux30~11_combout  & \alu|ShiftRight1~28_combout )))) # (!\alu_ctrl~21_combout  & ((\alu|Equal0~42_combout ) # ((!\alu|Mux30~11_combout ))))

	.dataa(\alu|Equal0~42_combout ),
	.datab(\alu_ctrl~21_combout ),
	.datac(\alu|Mux30~11_combout ),
	.datad(\alu|ShiftRight1~28_combout ),
	.cin(gnd),
	.combout(\alu|Mux30~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux30~12 .lut_mask = 16'hE323;
defparam \alu|Mux30~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N16
cycloneive_lcell_comb \alu|Mux30~13 (
// Equation(s):
// \alu|Mux30~13_combout  = (\alu_ctrl~19_combout  & ((\alu_in2[2]~56_combout  & ((\alu_in1[2]~35_combout ) # (\alu|Mux30~12_combout ))) # (!\alu_in2[2]~56_combout  & (\alu_in1[2]~35_combout  & \alu|Mux30~12_combout )))) # (!\alu_ctrl~19_combout  & 
// (((\alu|Mux30~12_combout ))))

	.dataa(\alu_ctrl~19_combout ),
	.datab(\alu_in2[2]~56_combout ),
	.datac(\alu_in1[2]~35_combout ),
	.datad(\alu|Mux30~12_combout ),
	.cin(gnd),
	.combout(\alu|Mux30~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux30~13 .lut_mask = 16'hFD80;
defparam \alu|Mux30~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N12
cycloneive_lcell_comb \alu|Mux30~21 (
// Equation(s):
// \alu|Mux30~21_combout  = (\alu|Mux30~10_combout  & (\alu|Mux30~18_combout  & (\alu|Mux30~20_combout ))) # (!\alu|Mux30~10_combout  & (((\alu|Mux30~13_combout ) # (!\alu|Mux30~20_combout ))))

	.dataa(\alu|Mux30~18_combout ),
	.datab(\alu|Mux30~10_combout ),
	.datac(\alu|Mux30~20_combout ),
	.datad(\alu|Mux30~13_combout ),
	.cin(gnd),
	.combout(\alu|Mux30~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux30~21 .lut_mask = 16'hB383;
defparam \alu|Mux30~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N22
cycloneive_lcell_comb \alu|Mux30~22 (
// Equation(s):
// \alu|Mux30~22_combout  = (\alu|Mux30~9_combout  & ((\alu|Mux30~21_combout  & ((\alu|ShiftRight0~58_combout ))) # (!\alu|Mux30~21_combout  & (\alu_in1[31]~6_combout )))) # (!\alu|Mux30~9_combout  & (((\alu|Mux30~21_combout ))))

	.dataa(\alu|Mux30~9_combout ),
	.datab(\alu_in1[31]~6_combout ),
	.datac(\alu|ShiftRight0~58_combout ),
	.datad(\alu|Mux30~21_combout ),
	.cin(gnd),
	.combout(\alu|Mux30~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux30~22 .lut_mask = 16'hF588;
defparam \alu|Mux30~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N6
cycloneive_lcell_comb \alu|Mux30~24 (
// Equation(s):
// \alu|Mux30~24_combout  = (\alu|Mux30~4_combout  & (((!\alu|Mux30~8_combout )))) # (!\alu|Mux30~4_combout  & (\alu|Mux30~23_combout  & ((\alu|Mux30~8_combout ) # (\alu|Mux30~22_combout ))))

	.dataa(\alu|Mux30~4_combout ),
	.datab(\alu|Mux30~23_combout ),
	.datac(\alu|Mux30~8_combout ),
	.datad(\alu|Mux30~22_combout ),
	.cin(gnd),
	.combout(\alu|Mux30~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux30~24 .lut_mask = 16'h4E4A;
defparam \alu|Mux30~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N8
cycloneive_lcell_comb \alu|Mux30~25 (
// Equation(s):
// \alu|Mux30~25_combout  = (\alu|Mux30~28_combout  & ((\alu|Mux30~24_combout  & (\alu|Add0~4_combout )) # (!\alu|Mux30~24_combout  & ((\alu|ShiftLeft0~11_combout ))))) # (!\alu|Mux30~28_combout  & (((\alu|Mux30~24_combout ))))

	.dataa(\alu|Add0~4_combout ),
	.datab(\alu|ShiftLeft0~11_combout ),
	.datac(\alu|Mux30~28_combout ),
	.datad(\alu|Mux30~24_combout ),
	.cin(gnd),
	.combout(\alu|Mux30~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux30~25 .lut_mask = 16'hAFC0;
defparam \alu|Mux30~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N10
cycloneive_lcell_comb \alu|Mux30~26 (
// Equation(s):
// \alu|Mux30~26_combout  = (\alu|Mux30~7_combout  & ((\alu_ctrl~18_combout  & ((\alu|Mux30~25_combout ))) # (!\alu_ctrl~18_combout  & (\alu|Mult0|auto_generated|w513w [2]))))

	.dataa(\alu|Mult0|auto_generated|w513w [2]),
	.datab(\alu_ctrl~18_combout ),
	.datac(\alu|Mux30~25_combout ),
	.datad(\alu|Mux30~7_combout ),
	.cin(gnd),
	.combout(\alu|Mux30~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux30~26 .lut_mask = 16'hE200;
defparam \alu|Mux30~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N0
cycloneive_lcell_comb \reg_data_in[2]~10 (
// Equation(s):
// \reg_data_in[2]~10_combout  = (\reg_data_in[1]~15_combout  & ((\reg_store_addr[3]~0_combout ) # ((\alu|Mux30~26_combout )))) # (!\reg_data_in[1]~15_combout  & (!\reg_store_addr[3]~0_combout  & (\reg_data_in[2]~9_combout )))

	.dataa(\reg_data_in[1]~15_combout ),
	.datab(\reg_store_addr[3]~0_combout ),
	.datac(\reg_data_in[2]~9_combout ),
	.datad(\alu|Mux30~26_combout ),
	.cin(gnd),
	.combout(\reg_data_in[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in[2]~10 .lut_mask = 16'hBA98;
defparam \reg_data_in[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N2
cycloneive_lcell_comb \reg_data_in[2]~11 (
// Equation(s):
// \reg_data_in[2]~11_combout  = (\reg_data_in[1]~3_combout  & ((\reg_data_in[2]~10_combout  & (\main_memory|altsyncram_component|auto_generated|q_a [2])) # (!\reg_data_in[2]~10_combout  & ((\Add6~4_combout ))))) # (!\reg_data_in[1]~3_combout  & 
// (((\reg_data_in[2]~10_combout ))))

	.dataa(\reg_data_in[1]~3_combout ),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [2]),
	.datac(\Add6~4_combout ),
	.datad(\reg_data_in[2]~10_combout ),
	.cin(gnd),
	.combout(\reg_data_in[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in[2]~11 .lut_mask = 16'hDDA0;
defparam \reg_data_in[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N16
cycloneive_lcell_comb \main_reg|regFile~965 (
// Equation(s):
// \main_reg|regFile~965_combout  = (\main_reg|regFile~71_combout  & (((\main_reg|regFile~964_combout )))) # (!\main_reg|regFile~71_combout  & ((\main_reg|regFile~964_combout  & (\main_reg|rf_out2 [2])) # (!\main_reg|regFile~964_combout  & 
// ((\reg_data_in[2]~11_combout )))))

	.dataa(\main_reg|rf_out2 [2]),
	.datab(\main_reg|regFile~71_combout ),
	.datac(\main_reg|regFile~964_combout ),
	.datad(\reg_data_in[2]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~965_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~965 .lut_mask = 16'hE3E0;
defparam \main_reg|regFile~965 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N4
cycloneive_lcell_comb \main_reg|regFile~966 (
// Equation(s):
// \main_reg|regFile~966_combout  = (\wen_prot~q  & (((\main_reg|regFile~965_combout )))) # (!\wen_prot~q  & ((\reg_store_addr[4]~3_combout  & (\main_reg|regFile~953_combout )) # (!\reg_store_addr[4]~3_combout  & ((\main_reg|regFile~965_combout )))))

	.dataa(\wen_prot~q ),
	.datab(\reg_store_addr[4]~3_combout ),
	.datac(\main_reg|regFile~953_combout ),
	.datad(\main_reg|regFile~965_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~966_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~966 .lut_mask = 16'hFB40;
defparam \main_reg|regFile~966 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N5
dffeas \main_reg|regFile[15][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile~966_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[15][2] .is_wysiwyg = "true";
defparam \main_reg|regFile[15][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N30
cycloneive_lcell_comb \main_reg|rf_out1~662 (
// Equation(s):
// \main_reg|rf_out1~662_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|regFile[13][2]~q ) # ((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & (((\main_reg|regFile[12][2]~q  & !\reg_read_addr1[1]~4_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[13][2]~q ),
	.datac(\main_reg|regFile[12][2]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~662_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~662 .lut_mask = 16'hAAD8;
defparam \main_reg|rf_out1~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N18
cycloneive_lcell_comb \main_reg|rf_out1~663 (
// Equation(s):
// \main_reg|rf_out1~663_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~662_combout  & (\main_reg|regFile[15][2]~q )) # (!\main_reg|rf_out1~662_combout  & ((\main_reg|regFile[14][2]~q ))))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~662_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[15][2]~q ),
	.datac(\main_reg|regFile[14][2]~q ),
	.datad(\main_reg|rf_out1~662_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~663_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~663 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N4
cycloneive_lcell_comb \main_reg|rf_out1~655 (
// Equation(s):
// \main_reg|rf_out1~655_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[5][2]~q )) # (!\reg_read_addr1[0]~5_combout  & 
// ((\main_reg|regFile[4][2]~q )))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[5][2]~q ),
	.datac(\main_reg|regFile[4][2]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~655_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~655 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out1~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N24
cycloneive_lcell_comb \main_reg|rf_out1~656 (
// Equation(s):
// \main_reg|rf_out1~656_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~655_combout  & (\main_reg|regFile[7][2]~q )) # (!\main_reg|rf_out1~655_combout  & ((\main_reg|regFile[6][2]~q ))))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|rf_out1~655_combout ))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|rf_out1~655_combout ),
	.datac(\main_reg|regFile[7][2]~q ),
	.datad(\main_reg|regFile[6][2]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~656_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~656 .lut_mask = 16'hE6C4;
defparam \main_reg|rf_out1~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N4
cycloneive_lcell_comb \main_reg|rf_out1~659 (
// Equation(s):
// \main_reg|rf_out1~659_combout  = (\reg_read_addr1[1]~4_combout  & (((\main_reg|regFile[2][2]~q ) # (\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & (\main_reg|regFile[0][2]~q  & ((!\reg_read_addr1[0]~5_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[0][2]~q ),
	.datac(\main_reg|regFile[2][2]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~659_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~659 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out1~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N22
cycloneive_lcell_comb \main_reg|rf_out1~660 (
// Equation(s):
// \main_reg|rf_out1~660_combout  = (\main_reg|rf_out1~659_combout  & (((\main_reg|regFile[3][2]~q ) # (!\reg_read_addr1[0]~5_combout )))) # (!\main_reg|rf_out1~659_combout  & (\main_reg|regFile[1][2]~q  & ((\reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|regFile[1][2]~q ),
	.datab(\main_reg|regFile[3][2]~q ),
	.datac(\main_reg|rf_out1~659_combout ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~660_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~660 .lut_mask = 16'hCAF0;
defparam \main_reg|rf_out1~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N6
cycloneive_lcell_comb \main_reg|rf_out1~657 (
// Equation(s):
// \main_reg|rf_out1~657_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[10][2]~q ))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|regFile[8][2]~q ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[8][2]~q ),
	.datac(\main_reg|regFile[10][2]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~657_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~657 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out1~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N0
cycloneive_lcell_comb \main_reg|rf_out1~658 (
// Equation(s):
// \main_reg|rf_out1~658_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~657_combout  & (\main_reg|regFile[11][2]~q )) # (!\main_reg|rf_out1~657_combout  & ((\main_reg|regFile[9][2]~q ))))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~657_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[11][2]~q ),
	.datac(\main_reg|regFile[9][2]~q ),
	.datad(\main_reg|rf_out1~657_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~658_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~658 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N14
cycloneive_lcell_comb \main_reg|rf_out1~661 (
// Equation(s):
// \main_reg|rf_out1~661_combout  = (\reg_read_addr1[3]~3_combout  & (((\main_reg|rf_out1~658_combout ) # (\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (\main_reg|rf_out1~660_combout  & ((!\reg_read_addr1[2]~2_combout ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|rf_out1~660_combout ),
	.datac(\main_reg|rf_out1~658_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~661_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~661 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out1~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N28
cycloneive_lcell_comb \main_reg|rf_out1~664 (
// Equation(s):
// \main_reg|rf_out1~664_combout  = (\main_reg|rf_out1~661_combout  & ((\main_reg|rf_out1~663_combout ) # ((!\reg_read_addr1[2]~2_combout )))) # (!\main_reg|rf_out1~661_combout  & (((\main_reg|rf_out1~656_combout  & \reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|rf_out1~663_combout ),
	.datab(\main_reg|rf_out1~656_combout ),
	.datac(\main_reg|rf_out1~661_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~664_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~664 .lut_mask = 16'hACF0;
defparam \main_reg|rf_out1~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N30
cycloneive_lcell_comb \main_reg|rf_out1~645 (
// Equation(s):
// \main_reg|rf_out1~645_combout  = (\reg_read_addr1[2]~2_combout  & (((\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout  & (\main_reg|regFile[25][2]~q )) # (!\reg_read_addr1[3]~3_combout  & 
// ((\main_reg|regFile[17][2]~q )))))

	.dataa(\main_reg|regFile[25][2]~q ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\main_reg|regFile[17][2]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~645_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~645 .lut_mask = 16'hE3E0;
defparam \main_reg|rf_out1~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N4
cycloneive_lcell_comb \main_reg|rf_out1~646 (
// Equation(s):
// \main_reg|rf_out1~646_combout  = (\main_reg|rf_out1~645_combout  & (((\main_reg|regFile[29][2]~q )) # (!\reg_read_addr1[2]~2_combout ))) # (!\main_reg|rf_out1~645_combout  & (\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[21][2]~q )))

	.dataa(\main_reg|rf_out1~645_combout ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[21][2]~q ),
	.datad(\main_reg|regFile[29][2]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~646_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~646 .lut_mask = 16'hEA62;
defparam \main_reg|rf_out1~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N6
cycloneive_lcell_comb \main_reg|rf_out1~652 (
// Equation(s):
// \main_reg|rf_out1~652_combout  = (\reg_read_addr1[2]~2_combout  & (((\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[27][2]~q ))) # (!\reg_read_addr1[3]~3_combout  & 
// (\main_reg|regFile[19][2]~q ))))

	.dataa(\main_reg|regFile[19][2]~q ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[27][2]~q ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~652_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~652 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out1~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N12
cycloneive_lcell_comb \main_reg|rf_out1~653 (
// Equation(s):
// \main_reg|rf_out1~653_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~652_combout  & (\main_reg|regFile[31][2]~q )) # (!\main_reg|rf_out1~652_combout  & ((\main_reg|regFile[23][2]~q ))))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~652_combout ))))

	.dataa(\main_reg|regFile[31][2]~q ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[23][2]~q ),
	.datad(\main_reg|rf_out1~652_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~653_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~653 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out1~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N10
cycloneive_lcell_comb \main_reg|rf_out1~649 (
// Equation(s):
// \main_reg|rf_out1~649_combout  = (\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout ) # ((\main_reg|regFile[20][2]~q )))) # (!\reg_read_addr1[2]~2_combout  & (!\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[16][2]~q ))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[20][2]~q ),
	.datad(\main_reg|regFile[16][2]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~649_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~649 .lut_mask = 16'hB9A8;
defparam \main_reg|rf_out1~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N0
cycloneive_lcell_comb \main_reg|rf_out1~650 (
// Equation(s):
// \main_reg|rf_out1~650_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~649_combout  & (\main_reg|regFile[28][2]~q )) # (!\main_reg|rf_out1~649_combout  & ((\main_reg|regFile[24][2]~q ))))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~649_combout ))))

	.dataa(\main_reg|regFile[28][2]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[24][2]~q ),
	.datad(\main_reg|rf_out1~649_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~650_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~650 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out1~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N14
cycloneive_lcell_comb \main_reg|rf_out1~647 (
// Equation(s):
// \main_reg|rf_out1~647_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[22][2]~q )) # (!\reg_read_addr1[2]~2_combout  & 
// ((\main_reg|regFile[18][2]~q )))))

	.dataa(\main_reg|regFile[22][2]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[18][2]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~647_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~647 .lut_mask = 16'hEE30;
defparam \main_reg|rf_out1~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N28
cycloneive_lcell_comb \main_reg|rf_out1~648 (
// Equation(s):
// \main_reg|rf_out1~648_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~647_combout  & ((\main_reg|regFile[30][2]~q ))) # (!\main_reg|rf_out1~647_combout  & (\main_reg|regFile[26][2]~q )))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~647_combout ))))

	.dataa(\main_reg|regFile[26][2]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[30][2]~q ),
	.datad(\main_reg|rf_out1~647_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~648_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~648 .lut_mask = 16'hF388;
defparam \main_reg|rf_out1~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N18
cycloneive_lcell_comb \main_reg|rf_out1~651 (
// Equation(s):
// \main_reg|rf_out1~651_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~648_combout ))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|rf_out1~650_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|rf_out1~650_combout ),
	.datac(\reg_read_addr1[1]~4_combout ),
	.datad(\main_reg|rf_out1~648_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~651_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~651 .lut_mask = 16'hF4A4;
defparam \main_reg|rf_out1~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N28
cycloneive_lcell_comb \main_reg|rf_out1~654 (
// Equation(s):
// \main_reg|rf_out1~654_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~651_combout  & ((\main_reg|rf_out1~653_combout ))) # (!\main_reg|rf_out1~651_combout  & (\main_reg|rf_out1~646_combout )))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~651_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|rf_out1~646_combout ),
	.datac(\main_reg|rf_out1~653_combout ),
	.datad(\main_reg|rf_out1~651_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~654_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~654 .lut_mask = 16'hF588;
defparam \main_reg|rf_out1~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N14
cycloneive_lcell_comb \main_reg|rf_out1~734 (
// Equation(s):
// \main_reg|rf_out1~734_combout  = (\reg_read_addr1[4]~1_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [19] & ((\main_reg|rf_out1~654_combout ))) # (!\my_program|altsyncram_component|auto_generated|q_a [19] & 
// (\main_reg|rf_out1~664_combout )))) # (!\reg_read_addr1[4]~1_combout  & (\main_reg|rf_out1~664_combout ))

	.dataa(\reg_read_addr1[4]~1_combout ),
	.datab(\main_reg|rf_out1~664_combout ),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.datad(\main_reg|rf_out1~654_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~734_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~734 .lut_mask = 16'hEC4C;
defparam \main_reg|rf_out1~734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N15
dffeas \main_reg|rf_out1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out1~734_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out1[2] .is_wysiwyg = "true";
defparam \main_reg|rf_out1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N8
cycloneive_lcell_comb \alu_in1[2]~35 (
// Equation(s):
// \alu_in1[2]~35_combout  = (!\alu_in1[31]~5_combout  & (\main_reg|rf_out1 [2] & (\alu_in1[31]~4_combout  & \reg_data_in~2_combout )))

	.dataa(\alu_in1[31]~5_combout ),
	.datab(\main_reg|rf_out1 [2]),
	.datac(\alu_in1[31]~4_combout ),
	.datad(\reg_data_in~2_combout ),
	.cin(gnd),
	.combout(\alu_in1[2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1[2]~35 .lut_mask = 16'h4000;
defparam \alu_in1[2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N26
cycloneive_lcell_comb \mem_addr[2]~13 (
// Equation(s):
// \mem_addr[2]~13_combout  = (\mem_addr[2]~17_combout  & ((\alu_ctrl~18_combout  & ((\alu|Mux30~25_combout ))) # (!\alu_ctrl~18_combout  & (\alu|Mult0|auto_generated|w513w [2]))))

	.dataa(\alu|Mult0|auto_generated|w513w [2]),
	.datab(\alu_ctrl~18_combout ),
	.datac(\alu|Mux30~25_combout ),
	.datad(\mem_addr[2]~17_combout ),
	.cin(gnd),
	.combout(\mem_addr[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mem_addr[2]~13 .lut_mask = 16'hE200;
defparam \mem_addr[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N28
cycloneive_lcell_comb \reg_data_in[1]~7 (
// Equation(s):
// \reg_data_in[1]~7_combout  = (\PC[1]~reg0_q  & (((!\my_program|altsyncram_component|auto_generated|q_a [5]) # (!\my_program|altsyncram_component|auto_generated|q_a [2])) # (!\Equal5~0_combout )))

	.dataa(\PC[1]~reg0_q ),
	.datab(\Equal5~0_combout ),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [2]),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\reg_data_in[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in[1]~7 .lut_mask = 16'h2AAA;
defparam \reg_data_in[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N18
cycloneive_lcell_comb \alu|Mux31~9 (
// Equation(s):
// \alu|Mux31~9_combout  = (\alu|Mux31~7_combout ) # ((\alu|Mux31~8_combout  & \alu|Mult0|auto_generated|w513w [1]))

	.dataa(gnd),
	.datab(\alu|Mux31~8_combout ),
	.datac(\alu|Mux31~7_combout ),
	.datad(\alu|Mult0|auto_generated|w513w [1]),
	.cin(gnd),
	.combout(\alu|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux31~9 .lut_mask = 16'hFCF0;
defparam \alu|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N4
cycloneive_lcell_comb \reg_data_in[1]~8 (
// Equation(s):
// \reg_data_in[1]~8_combout  = (\reg_data_in[1]~15_combout  & (((\reg_store_addr[3]~0_combout ) # (\alu|Mux31~9_combout )))) # (!\reg_data_in[1]~15_combout  & (\reg_data_in[1]~7_combout  & (!\reg_store_addr[3]~0_combout )))

	.dataa(\reg_data_in[1]~7_combout ),
	.datab(\reg_data_in[1]~15_combout ),
	.datac(\reg_store_addr[3]~0_combout ),
	.datad(\alu|Mux31~9_combout ),
	.cin(gnd),
	.combout(\reg_data_in[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in[1]~8 .lut_mask = 16'hCEC2;
defparam \reg_data_in[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N2
cycloneive_lcell_comb \reg_data_in[1] (
// Equation(s):
// reg_data_in[1] = (\reg_data_in[1]~3_combout  & ((\reg_data_in[1]~8_combout  & ((\main_memory|altsyncram_component|auto_generated|q_a [1]))) # (!\reg_data_in[1]~8_combout  & (\Add6~2_combout )))) # (!\reg_data_in[1]~3_combout  & 
// (((\reg_data_in[1]~8_combout ))))

	.dataa(\Add6~2_combout ),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [1]),
	.datac(\reg_data_in[1]~3_combout ),
	.datad(\reg_data_in[1]~8_combout ),
	.cin(gnd),
	.combout(reg_data_in[1]),
	.cout());
// synopsys translate_off
defparam \reg_data_in[1] .lut_mask = 16'hCFA0;
defparam \reg_data_in[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N18
cycloneive_lcell_comb \main_reg|regFile~978 (
// Equation(s):
// \main_reg|regFile~978_combout  = (\main_reg|regFile~71_combout  & (((\main_reg|regFile~977_combout )))) # (!\main_reg|regFile~71_combout  & ((\main_reg|regFile~977_combout  & (\main_reg|rf_out2 [1])) # (!\main_reg|regFile~977_combout  & 
// ((reg_data_in[1])))))

	.dataa(\main_reg|regFile~71_combout ),
	.datab(\main_reg|rf_out2 [1]),
	.datac(\main_reg|regFile~977_combout ),
	.datad(reg_data_in[1]),
	.cin(gnd),
	.combout(\main_reg|regFile~978_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~978 .lut_mask = 16'hE5E0;
defparam \main_reg|regFile~978 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N20
cycloneive_lcell_comb \main_reg|regFile~989 (
// Equation(s):
// \main_reg|regFile~989_combout  = (\reg_store_addr[4]~3_combout  & ((\wen_prot~q  & ((\main_reg|regFile~978_combout ))) # (!\wen_prot~q  & (\main_reg|regFile~988_combout )))) # (!\reg_store_addr[4]~3_combout  & (((\main_reg|regFile~978_combout ))))

	.dataa(\reg_store_addr[4]~3_combout ),
	.datab(\main_reg|regFile~988_combout ),
	.datac(\wen_prot~q ),
	.datad(\main_reg|regFile~978_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~989_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~989 .lut_mask = 16'hFD08;
defparam \main_reg|regFile~989 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N17
dffeas \main_reg|regFile[30][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|regFile~989_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[30][1] .is_wysiwyg = "true";
defparam \main_reg|regFile[30][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N0
cycloneive_lcell_comb \main_reg|rf_out1~665 (
// Equation(s):
// \main_reg|rf_out1~665_combout  = (\reg_read_addr1[3]~3_combout  & (((\main_reg|regFile[26][1]~q ) # (\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (\main_reg|regFile[18][1]~q  & ((!\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[18][1]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[26][1]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~665_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~665 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out1~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N30
cycloneive_lcell_comb \main_reg|rf_out1~666 (
// Equation(s):
// \main_reg|rf_out1~666_combout  = (\main_reg|rf_out1~665_combout  & ((\main_reg|regFile[30][1]~q ) # ((!\reg_read_addr1[2]~2_combout )))) # (!\main_reg|rf_out1~665_combout  & (((\main_reg|regFile[22][1]~q  & \reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[30][1]~q ),
	.datab(\main_reg|rf_out1~665_combout ),
	.datac(\main_reg|regFile[22][1]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~666_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~666 .lut_mask = 16'hB8CC;
defparam \main_reg|rf_out1~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N12
cycloneive_lcell_comb \main_reg|rf_out1~669 (
// Equation(s):
// \main_reg|rf_out1~669_combout  = (\reg_read_addr1[2]~2_combout  & (((\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & ((\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[24][1]~q ))) # (!\reg_read_addr1[3]~3_combout  & 
// (\main_reg|regFile[16][1]~q ))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\main_reg|regFile[16][1]~q ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\main_reg|regFile[24][1]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~669_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~669 .lut_mask = 16'hF4A4;
defparam \main_reg|rf_out1~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N18
cycloneive_lcell_comb \main_reg|rf_out1~670 (
// Equation(s):
// \main_reg|rf_out1~670_combout  = (\main_reg|rf_out1~669_combout  & (((\main_reg|regFile[28][1]~q ) # (!\reg_read_addr1[2]~2_combout )))) # (!\main_reg|rf_out1~669_combout  & (\main_reg|regFile[20][1]~q  & ((\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|rf_out1~669_combout ),
	.datab(\main_reg|regFile[20][1]~q ),
	.datac(\main_reg|regFile[28][1]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~670_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~670 .lut_mask = 16'hE4AA;
defparam \main_reg|rf_out1~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y42_N30
cycloneive_lcell_comb \main_reg|rf_out1~667 (
// Equation(s):
// \main_reg|rf_out1~667_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|regFile[21][1]~q ) # ((\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & (((\main_reg|regFile[17][1]~q  & !\reg_read_addr1[3]~3_combout ))))

	.dataa(\main_reg|regFile[21][1]~q ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[17][1]~q ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~667_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~667 .lut_mask = 16'hCCB8;
defparam \main_reg|rf_out1~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N30
cycloneive_lcell_comb \main_reg|rf_out1~668 (
// Equation(s):
// \main_reg|rf_out1~668_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~667_combout  & (\main_reg|regFile[29][1]~q )) # (!\main_reg|rf_out1~667_combout  & ((\main_reg|regFile[25][1]~q ))))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~667_combout ))))

	.dataa(\main_reg|regFile[29][1]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[25][1]~q ),
	.datad(\main_reg|rf_out1~667_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~668_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~668 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out1~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N26
cycloneive_lcell_comb \main_reg|rf_out1~671 (
// Equation(s):
// \main_reg|rf_out1~671_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~668_combout ))) # (!\reg_read_addr1[0]~5_combout  & 
// (\main_reg|rf_out1~670_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|rf_out1~670_combout ),
	.datac(\reg_read_addr1[0]~5_combout ),
	.datad(\main_reg|rf_out1~668_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~671_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~671 .lut_mask = 16'hF4A4;
defparam \main_reg|rf_out1~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y40_N14
cycloneive_lcell_comb \main_reg|rf_out1~672 (
// Equation(s):
// \main_reg|rf_out1~672_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[23][1]~q )) # (!\reg_read_addr1[2]~2_combout  & 
// ((\main_reg|regFile[19][1]~q )))))

	.dataa(\main_reg|regFile[23][1]~q ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|regFile[19][1]~q ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~672_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~672 .lut_mask = 16'hEE30;
defparam \main_reg|rf_out1~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y43_N8
cycloneive_lcell_comb \main_reg|rf_out1~673 (
// Equation(s):
// \main_reg|rf_out1~673_combout  = (\main_reg|rf_out1~672_combout  & (((\main_reg|regFile[31][1]~q ) # (!\reg_read_addr1[3]~3_combout )))) # (!\main_reg|rf_out1~672_combout  & (\main_reg|regFile[27][1]~q  & ((\reg_read_addr1[3]~3_combout ))))

	.dataa(\main_reg|rf_out1~672_combout ),
	.datab(\main_reg|regFile[27][1]~q ),
	.datac(\main_reg|regFile[31][1]~q ),
	.datad(\reg_read_addr1[3]~3_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~673_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~673 .lut_mask = 16'hE4AA;
defparam \main_reg|rf_out1~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N16
cycloneive_lcell_comb \main_reg|rf_out1~674 (
// Equation(s):
// \main_reg|rf_out1~674_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~671_combout  & ((\main_reg|rf_out1~673_combout ))) # (!\main_reg|rf_out1~671_combout  & (\main_reg|rf_out1~666_combout )))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~671_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|rf_out1~666_combout ),
	.datac(\main_reg|rf_out1~671_combout ),
	.datad(\main_reg|rf_out1~673_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~674_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~674 .lut_mask = 16'hF858;
defparam \main_reg|rf_out1~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N20
cycloneive_lcell_comb \main_reg|rf_out1~675 (
// Equation(s):
// \main_reg|rf_out1~675_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|regFile[9][1]~q ) # ((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & (((\main_reg|regFile[8][1]~q  & !\reg_read_addr1[1]~4_combout ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[9][1]~q ),
	.datac(\main_reg|regFile[8][1]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~675_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~675 .lut_mask = 16'hAAD8;
defparam \main_reg|rf_out1~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N30
cycloneive_lcell_comb \main_reg|rf_out1~676 (
// Equation(s):
// \main_reg|rf_out1~676_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~675_combout  & (\main_reg|regFile[11][1]~q )) # (!\main_reg|rf_out1~675_combout  & ((\main_reg|regFile[10][1]~q ))))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~675_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[11][1]~q ),
	.datac(\main_reg|regFile[10][1]~q ),
	.datad(\main_reg|rf_out1~675_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~676_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~676 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N18
cycloneive_lcell_comb \main_reg|rf_out1~682 (
// Equation(s):
// \main_reg|rf_out1~682_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & (\main_reg|regFile[14][1]~q )) # (!\reg_read_addr1[1]~4_combout  & 
// ((\main_reg|regFile[12][1]~q )))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[14][1]~q ),
	.datac(\main_reg|regFile[12][1]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~682_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~682 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out1~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneive_lcell_comb \main_reg|rf_out1~683 (
// Equation(s):
// \main_reg|rf_out1~683_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~682_combout  & ((\main_reg|regFile[15][1]~q ))) # (!\main_reg|rf_out1~682_combout  & (\main_reg|regFile[13][1]~q )))) # (!\reg_read_addr1[0]~5_combout  & 
// (\main_reg|rf_out1~682_combout ))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|rf_out1~682_combout ),
	.datac(\main_reg|regFile[13][1]~q ),
	.datad(\main_reg|regFile[15][1]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~683_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~683 .lut_mask = 16'hEC64;
defparam \main_reg|rf_out1~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N18
cycloneive_lcell_comb \main_reg|rf_out1~677 (
// Equation(s):
// \main_reg|rf_out1~677_combout  = (\reg_read_addr1[1]~4_combout  & (((\main_reg|regFile[6][1]~q ) # (\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & (\main_reg|regFile[4][1]~q  & ((!\reg_read_addr1[0]~5_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[4][1]~q ),
	.datac(\main_reg|regFile[6][1]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~677_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~677 .lut_mask = 16'hAAE4;
defparam \main_reg|rf_out1~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N26
cycloneive_lcell_comb \main_reg|rf_out1~678 (
// Equation(s):
// \main_reg|rf_out1~678_combout  = (\main_reg|rf_out1~677_combout  & (((\main_reg|regFile[7][1]~q ) # (!\reg_read_addr1[0]~5_combout )))) # (!\main_reg|rf_out1~677_combout  & (\main_reg|regFile[5][1]~q  & ((\reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|regFile[5][1]~q ),
	.datab(\main_reg|regFile[7][1]~q ),
	.datac(\main_reg|rf_out1~677_combout ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~678_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~678 .lut_mask = 16'hCAF0;
defparam \main_reg|rf_out1~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N2
cycloneive_lcell_comb \main_reg|rf_out1~679 (
// Equation(s):
// \main_reg|rf_out1~679_combout  = (\reg_read_addr1[0]~5_combout  & (((\main_reg|regFile[1][1]~q ) # (\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[0][1]~q  & ((!\reg_read_addr1[1]~4_combout ))))

	.dataa(\main_reg|regFile[0][1]~q ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|regFile[1][1]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~679_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~679 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out1~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
cycloneive_lcell_comb \main_reg|rf_out1~680 (
// Equation(s):
// \main_reg|rf_out1~680_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~679_combout  & (\main_reg|regFile[3][1]~q )) # (!\main_reg|rf_out1~679_combout  & ((\main_reg|regFile[2][1]~q ))))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~679_combout ))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[3][1]~q ),
	.datac(\main_reg|regFile[2][1]~q ),
	.datad(\main_reg|rf_out1~679_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~680_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~680 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out1~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N20
cycloneive_lcell_comb \main_reg|rf_out1~681 (
// Equation(s):
// \main_reg|rf_out1~681_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~678_combout ) # ((\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & (((!\reg_read_addr1[3]~3_combout  & \main_reg|rf_out1~680_combout ))))

	.dataa(\main_reg|rf_out1~678_combout ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\main_reg|rf_out1~680_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~681_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~681 .lut_mask = 16'hCBC8;
defparam \main_reg|rf_out1~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N6
cycloneive_lcell_comb \main_reg|rf_out1~684 (
// Equation(s):
// \main_reg|rf_out1~684_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~681_combout  & ((\main_reg|rf_out1~683_combout ))) # (!\main_reg|rf_out1~681_combout  & (\main_reg|rf_out1~676_combout )))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~681_combout ))))

	.dataa(\main_reg|rf_out1~676_combout ),
	.datab(\main_reg|rf_out1~683_combout ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\main_reg|rf_out1~681_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~684_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~684 .lut_mask = 16'hCFA0;
defparam \main_reg|rf_out1~684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N22
cycloneive_lcell_comb \main_reg|rf_out1~735 (
// Equation(s):
// \main_reg|rf_out1~735_combout  = (\my_program|altsyncram_component|auto_generated|q_a [19] & ((\reg_read_addr1[4]~1_combout  & (\main_reg|rf_out1~674_combout )) # (!\reg_read_addr1[4]~1_combout  & ((\main_reg|rf_out1~684_combout ))))) # 
// (!\my_program|altsyncram_component|auto_generated|q_a [19] & (((\main_reg|rf_out1~684_combout ))))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.datab(\reg_read_addr1[4]~1_combout ),
	.datac(\main_reg|rf_out1~674_combout ),
	.datad(\main_reg|rf_out1~684_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~735_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~735 .lut_mask = 16'hF780;
defparam \main_reg|rf_out1~735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y40_N23
dffeas \main_reg|rf_out1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out1~735_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out1[1] .is_wysiwyg = "true";
defparam \main_reg|rf_out1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N14
cycloneive_lcell_comb \alu_in1[1]~36 (
// Equation(s):
// \alu_in1[1]~36_combout  = (!\alu_in1[31]~5_combout  & (\main_reg|rf_out1 [1] & (\alu_in1[31]~4_combout  & \reg_data_in~2_combout )))

	.dataa(\alu_in1[31]~5_combout ),
	.datab(\main_reg|rf_out1 [1]),
	.datac(\alu_in1[31]~4_combout ),
	.datad(\reg_data_in~2_combout ),
	.cin(gnd),
	.combout(\alu_in1[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1[1]~36 .lut_mask = 16'h4000;
defparam \alu_in1[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N26
cycloneive_lcell_comb \alu|Mux31~0 (
// Equation(s):
// \alu|Mux31~0_combout  = (\reg_data_in_prot~2_combout  & ((\alu_ctrl~21_combout  & (\alu_in1[1]~36_combout  & \alu_in2[1]~57_combout )) # (!\alu_ctrl~21_combout  & ((\alu_in1[1]~36_combout ) # (\alu_in2[1]~57_combout )))))

	.dataa(\reg_data_in_prot~2_combout ),
	.datab(\alu_ctrl~21_combout ),
	.datac(\alu_in1[1]~36_combout ),
	.datad(\alu_in2[1]~57_combout ),
	.cin(gnd),
	.combout(\alu|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux31~0 .lut_mask = 16'hA220;
defparam \alu|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N24
cycloneive_lcell_comb \alu|ShiftRight0~46 (
// Equation(s):
// \alu|ShiftRight0~46_combout  = (!\alu_in2[3]~55_combout  & ((\alu_in2[0]~58_combout  & ((\alu|ShiftRight1~12_combout ))) # (!\alu_in2[0]~58_combout  & (\alu|ShiftRight0~18_combout ))))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\alu|ShiftRight0~18_combout ),
	.datac(\alu_in2[3]~55_combout ),
	.datad(\alu|ShiftRight1~12_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~46_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~46 .lut_mask = 16'h0E04;
defparam \alu|ShiftRight0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N30
cycloneive_lcell_comb \alu|ShiftRight0~48 (
// Equation(s):
// \alu|ShiftRight0~48_combout  = (\alu_in2[2]~56_combout  & ((\alu|ShiftRight0~46_combout ) # ((\alu_in2[3]~55_combout  & \alu|ShiftRight0~47_combout ))))

	.dataa(\alu_in2[3]~55_combout ),
	.datab(\alu_in2[2]~56_combout ),
	.datac(\alu|ShiftRight0~46_combout ),
	.datad(\alu|ShiftRight0~47_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~48_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~48 .lut_mask = 16'hC8C0;
defparam \alu|ShiftRight0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N22
cycloneive_lcell_comb \alu|ShiftRight0~22 (
// Equation(s):
// \alu|ShiftRight0~22_combout  = (\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [3]))) # (!\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [1]))

	.dataa(gnd),
	.datab(\main_reg|rf_out1 [1]),
	.datac(\alu_in2[1]~57_combout ),
	.datad(\main_reg|rf_out1 [3]),
	.cin(gnd),
	.combout(\alu|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~22 .lut_mask = 16'hFC0C;
defparam \alu|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N18
cycloneive_lcell_comb \alu|ShiftRight0~49 (
// Equation(s):
// \alu|ShiftRight0~49_combout  = (\alu_in2[0]~58_combout  & ((\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [4])) # (!\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [2])))))

	.dataa(\main_reg|rf_out1 [4]),
	.datab(\alu_in2[0]~58_combout ),
	.datac(\alu_in2[1]~57_combout ),
	.datad(\main_reg|rf_out1 [2]),
	.cin(gnd),
	.combout(\alu|ShiftRight0~49_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~49 .lut_mask = 16'h8C80;
defparam \alu|ShiftRight0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N16
cycloneive_lcell_comb \alu|ShiftRight0~50 (
// Equation(s):
// \alu|ShiftRight0~50_combout  = (!\alu_in2[3]~55_combout  & ((\alu|ShiftRight0~49_combout ) # ((!\alu_in2[0]~58_combout  & \alu|ShiftRight0~22_combout ))))

	.dataa(\alu_in2[3]~55_combout ),
	.datab(\alu_in2[0]~58_combout ),
	.datac(\alu|ShiftRight0~22_combout ),
	.datad(\alu|ShiftRight0~49_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~50_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~50 .lut_mask = 16'h5510;
defparam \alu|ShiftRight0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N30
cycloneive_lcell_comb \alu|ShiftRight0~52 (
// Equation(s):
// \alu|ShiftRight0~52_combout  = (!\alu_in2[2]~56_combout  & ((\alu|ShiftRight0~50_combout ) # ((\alu|ShiftRight0~51_combout  & \alu_in2[3]~55_combout ))))

	.dataa(\alu_in2[2]~56_combout ),
	.datab(\alu|ShiftRight0~51_combout ),
	.datac(\alu_in2[3]~55_combout ),
	.datad(\alu|ShiftRight0~50_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~52_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~52 .lut_mask = 16'h5540;
defparam \alu|ShiftRight0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N28
cycloneive_lcell_comb \alu|ShiftRight0~53 (
// Equation(s):
// \alu|ShiftRight0~53_combout  = (\alu_in2[4]~52_combout  & (((\alu|ShiftRight0~45_combout )))) # (!\alu_in2[4]~52_combout  & ((\alu|ShiftRight0~48_combout ) # ((\alu|ShiftRight0~52_combout ))))

	.dataa(\alu|ShiftRight0~48_combout ),
	.datab(\alu_in2[4]~52_combout ),
	.datac(\alu|ShiftRight0~52_combout ),
	.datad(\alu|ShiftRight0~45_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~53_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~53 .lut_mask = 16'hFE32;
defparam \alu|ShiftRight0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N10
cycloneive_lcell_comb \alu|Mux31~2 (
// Equation(s):
// \alu|Mux31~2_combout  = (\alu|ShiftRight0~38_combout  & (\main_reg|rf_out1 [31])) # (!\alu|ShiftRight0~38_combout  & ((\alu|ShiftRight0~53_combout )))

	.dataa(gnd),
	.datab(\alu|ShiftRight0~38_combout ),
	.datac(\main_reg|rf_out1 [31]),
	.datad(\alu|ShiftRight0~53_combout ),
	.cin(gnd),
	.combout(\alu|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux31~2 .lut_mask = 16'hF3C0;
defparam \alu|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N24
cycloneive_lcell_comb \alu|Mux31~3 (
// Equation(s):
// \alu|Mux31~3_combout  = (\alu_ctrl~22_combout  & (!\alu_in1[12]~38_combout  & ((\alu|Mux31~2_combout )))) # (!\alu_ctrl~22_combout  & (((\alu|Add1~2_combout ))))

	.dataa(\alu_ctrl~22_combout ),
	.datab(\alu_in1[12]~38_combout ),
	.datac(\alu|Add1~2_combout ),
	.datad(\alu|Mux31~2_combout ),
	.cin(gnd),
	.combout(\alu|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux31~3 .lut_mask = 16'h7250;
defparam \alu|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N0
cycloneive_lcell_comb \alu|Equal0~41 (
// Equation(s):
// \alu|Equal0~41_combout  = \alu_in2[1]~57_combout  $ (\alu_in1[1]~36_combout )

	.dataa(gnd),
	.datab(\alu_in2[1]~57_combout ),
	.datac(gnd),
	.datad(\alu_in1[1]~36_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~41_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~41 .lut_mask = 16'h33CC;
defparam \alu|Equal0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N14
cycloneive_lcell_comb \alu|ShiftRight1~17 (
// Equation(s):
// \alu|ShiftRight1~17_combout  = (\alu|ShiftRight0~53_combout  & !\alu|ShiftRight1~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|ShiftRight0~53_combout ),
	.datad(\alu|ShiftRight1~16_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight1~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight1~17 .lut_mask = 16'h00F0;
defparam \alu|ShiftRight1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N20
cycloneive_lcell_comb \alu|ShiftLeft0~8 (
// Equation(s):
// \alu|ShiftLeft0~8_combout  = (!\alu_in2[1]~57_combout  & (\alu|ShiftLeft0~6_combout  & (\alu|ShiftLeft0~7_combout  & \alu|ShiftLeft0~5_combout )))

	.dataa(\alu_in2[1]~57_combout ),
	.datab(\alu|ShiftLeft0~6_combout ),
	.datac(\alu|ShiftLeft0~7_combout ),
	.datad(\alu|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~8 .lut_mask = 16'h4000;
defparam \alu|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N2
cycloneive_lcell_comb \alu|Mux31~4 (
// Equation(s):
// \alu|Mux31~4_combout  = (\alu_ctrl~22_combout  & (\alu_ctrl~21_combout )) # (!\alu_ctrl~22_combout  & ((\alu_ctrl~21_combout  & ((\alu|ShiftLeft0~8_combout ))) # (!\alu_ctrl~21_combout  & (\alu|Add0~2_combout ))))

	.dataa(\alu_ctrl~22_combout ),
	.datab(\alu_ctrl~21_combout ),
	.datac(\alu|Add0~2_combout ),
	.datad(\alu|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\alu|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux31~4 .lut_mask = 16'hDC98;
defparam \alu|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N16
cycloneive_lcell_comb \alu|Mux31~5 (
// Equation(s):
// \alu|Mux31~5_combout  = (\alu_ctrl~22_combout  & ((\alu|Mux31~4_combout  & ((\alu|ShiftRight1~17_combout ))) # (!\alu|Mux31~4_combout  & (\alu|Equal0~41_combout )))) # (!\alu_ctrl~22_combout  & (((\alu|Mux31~4_combout ))))

	.dataa(\alu_ctrl~22_combout ),
	.datab(\alu|Equal0~41_combout ),
	.datac(\alu|ShiftRight1~17_combout ),
	.datad(\alu|Mux31~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux31~5 .lut_mask = 16'hF588;
defparam \alu|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N6
cycloneive_lcell_comb \alu|Mux31~6 (
// Equation(s):
// \alu|Mux31~6_combout  = (\alu_ctrl~20_combout  & (\alu|Mux31~1_combout  & (\alu|Mux31~3_combout ))) # (!\alu_ctrl~20_combout  & ((\alu|Mux31~5_combout ) # ((\alu|Mux31~1_combout  & \alu|Mux31~3_combout ))))

	.dataa(\alu_ctrl~20_combout ),
	.datab(\alu|Mux31~1_combout ),
	.datac(\alu|Mux31~3_combout ),
	.datad(\alu|Mux31~5_combout ),
	.cin(gnd),
	.combout(\alu|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux31~6 .lut_mask = 16'hD5C0;
defparam \alu|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N8
cycloneive_lcell_comb \alu|Mux31~7 (
// Equation(s):
// \alu|Mux31~7_combout  = (\alu_ctrl~18_combout  & ((\alu|Mux31~0_combout ) # ((!\alu_ctrl~19_combout  & \alu|Mux31~6_combout ))))

	.dataa(\alu_ctrl~19_combout ),
	.datab(\alu_ctrl~18_combout ),
	.datac(\alu|Mux31~0_combout ),
	.datad(\alu|Mux31~6_combout ),
	.cin(gnd),
	.combout(\alu|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux31~7 .lut_mask = 16'hC4C0;
defparam \alu|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N30
cycloneive_lcell_comb \mem_addr[1]~12 (
// Equation(s):
// \mem_addr[1]~12_combout  = (\reg_read_addr1~0_combout  & ((\alu|Mux31~7_combout ) # ((\alu|Mux31~8_combout  & \alu|Mult0|auto_generated|w513w [1]))))

	.dataa(\reg_read_addr1~0_combout ),
	.datab(\alu|Mux31~8_combout ),
	.datac(\alu|Mux31~7_combout ),
	.datad(\alu|Mult0|auto_generated|w513w [1]),
	.cin(gnd),
	.combout(\mem_addr[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mem_addr[1]~12 .lut_mask = 16'hA8A0;
defparam \mem_addr[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N4
cycloneive_lcell_comb \reg_data_in[0]~4 (
// Equation(s):
// \reg_data_in[0]~4_combout  = (\PC[0]~reg0_q  & (((!\Equal5~0_combout ) # (!\my_program|altsyncram_component|auto_generated|q_a [5])) # (!\my_program|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [2]),
	.datab(\PC[0]~reg0_q ),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\reg_data_in[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in[0]~4 .lut_mask = 16'h4CCC;
defparam \reg_data_in[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N4
cycloneive_lcell_comb \alu|Mux32~0 (
// Equation(s):
// \alu|Mux32~0_combout  = (!\alu_ctrl~20_combout  & (\alu_ctrl~18_combout  & \alu_ctrl~19_combout ))

	.dataa(\alu_ctrl~20_combout ),
	.datab(gnd),
	.datac(\alu_ctrl~18_combout ),
	.datad(\alu_ctrl~19_combout ),
	.cin(gnd),
	.combout(\alu|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux32~0 .lut_mask = 16'h5000;
defparam \alu|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N0
cycloneive_lcell_comb \alu|LessThan2~1 (
// Equation(s):
// \alu|LessThan2~1_cout  = CARRY((\alu_in2[0]~58_combout  & !\alu_in1[0]~37_combout ))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\alu_in1[0]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu|LessThan2~1_cout ));
// synopsys translate_off
defparam \alu|LessThan2~1 .lut_mask = 16'h0022;
defparam \alu|LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N2
cycloneive_lcell_comb \alu|LessThan2~3 (
// Equation(s):
// \alu|LessThan2~3_cout  = CARRY((\alu_in2[1]~57_combout  & (\alu_in1[1]~36_combout  & !\alu|LessThan2~1_cout )) # (!\alu_in2[1]~57_combout  & ((\alu_in1[1]~36_combout ) # (!\alu|LessThan2~1_cout ))))

	.dataa(\alu_in2[1]~57_combout ),
	.datab(\alu_in1[1]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~1_cout ),
	.combout(),
	.cout(\alu|LessThan2~3_cout ));
// synopsys translate_off
defparam \alu|LessThan2~3 .lut_mask = 16'h004D;
defparam \alu|LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N4
cycloneive_lcell_comb \alu|LessThan2~5 (
// Equation(s):
// \alu|LessThan2~5_cout  = CARRY((\alu_in2[2]~56_combout  & ((!\alu|LessThan2~3_cout ) # (!\alu_in1[2]~35_combout ))) # (!\alu_in2[2]~56_combout  & (!\alu_in1[2]~35_combout  & !\alu|LessThan2~3_cout )))

	.dataa(\alu_in2[2]~56_combout ),
	.datab(\alu_in1[2]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~3_cout ),
	.combout(),
	.cout(\alu|LessThan2~5_cout ));
// synopsys translate_off
defparam \alu|LessThan2~5 .lut_mask = 16'h002B;
defparam \alu|LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N6
cycloneive_lcell_comb \alu|LessThan2~7 (
// Equation(s):
// \alu|LessThan2~7_cout  = CARRY((\alu_in2[3]~55_combout  & (\alu_in1[3]~34_combout  & !\alu|LessThan2~5_cout )) # (!\alu_in2[3]~55_combout  & ((\alu_in1[3]~34_combout ) # (!\alu|LessThan2~5_cout ))))

	.dataa(\alu_in2[3]~55_combout ),
	.datab(\alu_in1[3]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~5_cout ),
	.combout(),
	.cout(\alu|LessThan2~7_cout ));
// synopsys translate_off
defparam \alu|LessThan2~7 .lut_mask = 16'h004D;
defparam \alu|LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N8
cycloneive_lcell_comb \alu|LessThan2~9 (
// Equation(s):
// \alu|LessThan2~9_cout  = CARRY((\alu_in2[4]~52_combout  & ((!\alu|LessThan2~7_cout ) # (!\alu_in1[4]~33_combout ))) # (!\alu_in2[4]~52_combout  & (!\alu_in1[4]~33_combout  & !\alu|LessThan2~7_cout )))

	.dataa(\alu_in2[4]~52_combout ),
	.datab(\alu_in1[4]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~7_cout ),
	.combout(),
	.cout(\alu|LessThan2~9_cout ));
// synopsys translate_off
defparam \alu|LessThan2~9 .lut_mask = 16'h002B;
defparam \alu|LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N10
cycloneive_lcell_comb \alu|LessThan2~11 (
// Equation(s):
// \alu|LessThan2~11_cout  = CARRY((\alu_in1[5]~32_combout  & ((!\alu|LessThan2~9_cout ) # (!\alu_in2[5]~49_combout ))) # (!\alu_in1[5]~32_combout  & (!\alu_in2[5]~49_combout  & !\alu|LessThan2~9_cout )))

	.dataa(\alu_in1[5]~32_combout ),
	.datab(\alu_in2[5]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~9_cout ),
	.combout(),
	.cout(\alu|LessThan2~11_cout ));
// synopsys translate_off
defparam \alu|LessThan2~11 .lut_mask = 16'h002B;
defparam \alu|LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N12
cycloneive_lcell_comb \alu|LessThan2~13 (
// Equation(s):
// \alu|LessThan2~13_cout  = CARRY((\alu_in2[6]~45_combout  & ((!\alu|LessThan2~11_cout ) # (!\alu_in1[6]~31_combout ))) # (!\alu_in2[6]~45_combout  & (!\alu_in1[6]~31_combout  & !\alu|LessThan2~11_cout )))

	.dataa(\alu_in2[6]~45_combout ),
	.datab(\alu_in1[6]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~11_cout ),
	.combout(),
	.cout(\alu|LessThan2~13_cout ));
// synopsys translate_off
defparam \alu|LessThan2~13 .lut_mask = 16'h002B;
defparam \alu|LessThan2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N14
cycloneive_lcell_comb \alu|LessThan2~15 (
// Equation(s):
// \alu|LessThan2~15_cout  = CARRY((\alu_in1[7]~30_combout  & ((!\alu|LessThan2~13_cout ) # (!\alu_in2[7]~43_combout ))) # (!\alu_in1[7]~30_combout  & (!\alu_in2[7]~43_combout  & !\alu|LessThan2~13_cout )))

	.dataa(\alu_in1[7]~30_combout ),
	.datab(\alu_in2[7]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~13_cout ),
	.combout(),
	.cout(\alu|LessThan2~15_cout ));
// synopsys translate_off
defparam \alu|LessThan2~15 .lut_mask = 16'h002B;
defparam \alu|LessThan2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N16
cycloneive_lcell_comb \alu|LessThan2~17 (
// Equation(s):
// \alu|LessThan2~17_cout  = CARRY((\alu_in2[8]~41_combout  & ((!\alu|LessThan2~15_cout ) # (!\alu_in1[8]~29_combout ))) # (!\alu_in2[8]~41_combout  & (!\alu_in1[8]~29_combout  & !\alu|LessThan2~15_cout )))

	.dataa(\alu_in2[8]~41_combout ),
	.datab(\alu_in1[8]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~15_cout ),
	.combout(),
	.cout(\alu|LessThan2~17_cout ));
// synopsys translate_off
defparam \alu|LessThan2~17 .lut_mask = 16'h002B;
defparam \alu|LessThan2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N18
cycloneive_lcell_comb \alu|LessThan2~19 (
// Equation(s):
// \alu|LessThan2~19_cout  = CARRY((\alu_in2[9]~39_combout  & (\alu_in1[9]~28_combout  & !\alu|LessThan2~17_cout )) # (!\alu_in2[9]~39_combout  & ((\alu_in1[9]~28_combout ) # (!\alu|LessThan2~17_cout ))))

	.dataa(\alu_in2[9]~39_combout ),
	.datab(\alu_in1[9]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~17_cout ),
	.combout(),
	.cout(\alu|LessThan2~19_cout ));
// synopsys translate_off
defparam \alu|LessThan2~19 .lut_mask = 16'h004D;
defparam \alu|LessThan2~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N20
cycloneive_lcell_comb \alu|LessThan2~21 (
// Equation(s):
// \alu|LessThan2~21_cout  = CARRY((\alu_in2[10]~37_combout  & ((!\alu|LessThan2~19_cout ) # (!\alu_in1[10]~27_combout ))) # (!\alu_in2[10]~37_combout  & (!\alu_in1[10]~27_combout  & !\alu|LessThan2~19_cout )))

	.dataa(\alu_in2[10]~37_combout ),
	.datab(\alu_in1[10]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~19_cout ),
	.combout(),
	.cout(\alu|LessThan2~21_cout ));
// synopsys translate_off
defparam \alu|LessThan2~21 .lut_mask = 16'h002B;
defparam \alu|LessThan2~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N22
cycloneive_lcell_comb \alu|LessThan2~23 (
// Equation(s):
// \alu|LessThan2~23_cout  = CARRY((\alu_in2[11]~33_combout  & (\alu_in1[11]~26_combout  & !\alu|LessThan2~21_cout )) # (!\alu_in2[11]~33_combout  & ((\alu_in1[11]~26_combout ) # (!\alu|LessThan2~21_cout ))))

	.dataa(\alu_in2[11]~33_combout ),
	.datab(\alu_in1[11]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~21_cout ),
	.combout(),
	.cout(\alu|LessThan2~23_cout ));
// synopsys translate_off
defparam \alu|LessThan2~23 .lut_mask = 16'h004D;
defparam \alu|LessThan2~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N24
cycloneive_lcell_comb \alu|LessThan2~25 (
// Equation(s):
// \alu|LessThan2~25_cout  = CARRY((\alu_in2[12]~30_combout  & ((!\alu|LessThan2~23_cout ) # (!\alu_in1[12]~25_combout ))) # (!\alu_in2[12]~30_combout  & (!\alu_in1[12]~25_combout  & !\alu|LessThan2~23_cout )))

	.dataa(\alu_in2[12]~30_combout ),
	.datab(\alu_in1[12]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~23_cout ),
	.combout(),
	.cout(\alu|LessThan2~25_cout ));
// synopsys translate_off
defparam \alu|LessThan2~25 .lut_mask = 16'h002B;
defparam \alu|LessThan2~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N26
cycloneive_lcell_comb \alu|LessThan2~27 (
// Equation(s):
// \alu|LessThan2~27_cout  = CARRY((\alu_in2[13]~29_combout  & (\alu_in1[13]~24_combout  & !\alu|LessThan2~25_cout )) # (!\alu_in2[13]~29_combout  & ((\alu_in1[13]~24_combout ) # (!\alu|LessThan2~25_cout ))))

	.dataa(\alu_in2[13]~29_combout ),
	.datab(\alu_in1[13]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~25_cout ),
	.combout(),
	.cout(\alu|LessThan2~27_cout ));
// synopsys translate_off
defparam \alu|LessThan2~27 .lut_mask = 16'h004D;
defparam \alu|LessThan2~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N28
cycloneive_lcell_comb \alu|LessThan2~29 (
// Equation(s):
// \alu|LessThan2~29_cout  = CARRY((\alu_in1[14]~23_combout  & (\alu_in2[14]~28_combout  & !\alu|LessThan2~27_cout )) # (!\alu_in1[14]~23_combout  & ((\alu_in2[14]~28_combout ) # (!\alu|LessThan2~27_cout ))))

	.dataa(\alu_in1[14]~23_combout ),
	.datab(\alu_in2[14]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~27_cout ),
	.combout(),
	.cout(\alu|LessThan2~29_cout ));
// synopsys translate_off
defparam \alu|LessThan2~29 .lut_mask = 16'h004D;
defparam \alu|LessThan2~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N30
cycloneive_lcell_comb \alu|LessThan2~31 (
// Equation(s):
// \alu|LessThan2~31_cout  = CARRY((\alu_in2[15]~27_combout  & (\alu_in1[15]~22_combout  & !\alu|LessThan2~29_cout )) # (!\alu_in2[15]~27_combout  & ((\alu_in1[15]~22_combout ) # (!\alu|LessThan2~29_cout ))))

	.dataa(\alu_in2[15]~27_combout ),
	.datab(\alu_in1[15]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~29_cout ),
	.combout(),
	.cout(\alu|LessThan2~31_cout ));
// synopsys translate_off
defparam \alu|LessThan2~31 .lut_mask = 16'h004D;
defparam \alu|LessThan2~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N0
cycloneive_lcell_comb \alu|LessThan2~33 (
// Equation(s):
// \alu|LessThan2~33_cout  = CARRY((\alu_in2[16]~26_combout  & ((!\alu|LessThan2~31_cout ) # (!\alu_in1[16]~21_combout ))) # (!\alu_in2[16]~26_combout  & (!\alu_in1[16]~21_combout  & !\alu|LessThan2~31_cout )))

	.dataa(\alu_in2[16]~26_combout ),
	.datab(\alu_in1[16]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~31_cout ),
	.combout(),
	.cout(\alu|LessThan2~33_cout ));
// synopsys translate_off
defparam \alu|LessThan2~33 .lut_mask = 16'h002B;
defparam \alu|LessThan2~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N2
cycloneive_lcell_comb \alu|LessThan2~35 (
// Equation(s):
// \alu|LessThan2~35_cout  = CARRY((\alu_in2[17]~25_combout  & (\alu_in1[17]~20_combout  & !\alu|LessThan2~33_cout )) # (!\alu_in2[17]~25_combout  & ((\alu_in1[17]~20_combout ) # (!\alu|LessThan2~33_cout ))))

	.dataa(\alu_in2[17]~25_combout ),
	.datab(\alu_in1[17]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~33_cout ),
	.combout(),
	.cout(\alu|LessThan2~35_cout ));
// synopsys translate_off
defparam \alu|LessThan2~35 .lut_mask = 16'h004D;
defparam \alu|LessThan2~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N4
cycloneive_lcell_comb \alu|LessThan2~37 (
// Equation(s):
// \alu|LessThan2~37_cout  = CARRY((\alu_in2[18]~24_combout  & ((!\alu|LessThan2~35_cout ) # (!\alu_in1[18]~19_combout ))) # (!\alu_in2[18]~24_combout  & (!\alu_in1[18]~19_combout  & !\alu|LessThan2~35_cout )))

	.dataa(\alu_in2[18]~24_combout ),
	.datab(\alu_in1[18]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~35_cout ),
	.combout(),
	.cout(\alu|LessThan2~37_cout ));
// synopsys translate_off
defparam \alu|LessThan2~37 .lut_mask = 16'h002B;
defparam \alu|LessThan2~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N6
cycloneive_lcell_comb \alu|LessThan2~39 (
// Equation(s):
// \alu|LessThan2~39_cout  = CARRY((\alu_in1[19]~18_combout  & ((!\alu|LessThan2~37_cout ) # (!\alu_in2[19]~23_combout ))) # (!\alu_in1[19]~18_combout  & (!\alu_in2[19]~23_combout  & !\alu|LessThan2~37_cout )))

	.dataa(\alu_in1[19]~18_combout ),
	.datab(\alu_in2[19]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~37_cout ),
	.combout(),
	.cout(\alu|LessThan2~39_cout ));
// synopsys translate_off
defparam \alu|LessThan2~39 .lut_mask = 16'h002B;
defparam \alu|LessThan2~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N8
cycloneive_lcell_comb \alu|LessThan2~41 (
// Equation(s):
// \alu|LessThan2~41_cout  = CARRY((\alu_in2[20]~22_combout  & ((!\alu|LessThan2~39_cout ) # (!\alu_in1[20]~17_combout ))) # (!\alu_in2[20]~22_combout  & (!\alu_in1[20]~17_combout  & !\alu|LessThan2~39_cout )))

	.dataa(\alu_in2[20]~22_combout ),
	.datab(\alu_in1[20]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~39_cout ),
	.combout(),
	.cout(\alu|LessThan2~41_cout ));
// synopsys translate_off
defparam \alu|LessThan2~41 .lut_mask = 16'h002B;
defparam \alu|LessThan2~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N10
cycloneive_lcell_comb \alu|LessThan2~43 (
// Equation(s):
// \alu|LessThan2~43_cout  = CARRY((\alu_in2[21]~21_combout  & (\alu_in1[21]~16_combout  & !\alu|LessThan2~41_cout )) # (!\alu_in2[21]~21_combout  & ((\alu_in1[21]~16_combout ) # (!\alu|LessThan2~41_cout ))))

	.dataa(\alu_in2[21]~21_combout ),
	.datab(\alu_in1[21]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~41_cout ),
	.combout(),
	.cout(\alu|LessThan2~43_cout ));
// synopsys translate_off
defparam \alu|LessThan2~43 .lut_mask = 16'h004D;
defparam \alu|LessThan2~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N12
cycloneive_lcell_comb \alu|LessThan2~45 (
// Equation(s):
// \alu|LessThan2~45_cout  = CARRY((\alu_in1[22]~15_combout  & (\alu_in2[22]~20_combout  & !\alu|LessThan2~43_cout )) # (!\alu_in1[22]~15_combout  & ((\alu_in2[22]~20_combout ) # (!\alu|LessThan2~43_cout ))))

	.dataa(\alu_in1[22]~15_combout ),
	.datab(\alu_in2[22]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~43_cout ),
	.combout(),
	.cout(\alu|LessThan2~45_cout ));
// synopsys translate_off
defparam \alu|LessThan2~45 .lut_mask = 16'h004D;
defparam \alu|LessThan2~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N14
cycloneive_lcell_comb \alu|LessThan2~47 (
// Equation(s):
// \alu|LessThan2~47_cout  = CARRY((\alu_in2[23]~19_combout  & (\alu_in1[23]~14_combout  & !\alu|LessThan2~45_cout )) # (!\alu_in2[23]~19_combout  & ((\alu_in1[23]~14_combout ) # (!\alu|LessThan2~45_cout ))))

	.dataa(\alu_in2[23]~19_combout ),
	.datab(\alu_in1[23]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~45_cout ),
	.combout(),
	.cout(\alu|LessThan2~47_cout ));
// synopsys translate_off
defparam \alu|LessThan2~47 .lut_mask = 16'h004D;
defparam \alu|LessThan2~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N16
cycloneive_lcell_comb \alu|LessThan2~49 (
// Equation(s):
// \alu|LessThan2~49_cout  = CARRY((\alu_in2[24]~18_combout  & ((!\alu|LessThan2~47_cout ) # (!\alu_in1[24]~13_combout ))) # (!\alu_in2[24]~18_combout  & (!\alu_in1[24]~13_combout  & !\alu|LessThan2~47_cout )))

	.dataa(\alu_in2[24]~18_combout ),
	.datab(\alu_in1[24]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~47_cout ),
	.combout(),
	.cout(\alu|LessThan2~49_cout ));
// synopsys translate_off
defparam \alu|LessThan2~49 .lut_mask = 16'h002B;
defparam \alu|LessThan2~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N18
cycloneive_lcell_comb \alu|LessThan2~51 (
// Equation(s):
// \alu|LessThan2~51_cout  = CARRY((\alu_in2[25]~17_combout  & (\alu_in1[25]~12_combout  & !\alu|LessThan2~49_cout )) # (!\alu_in2[25]~17_combout  & ((\alu_in1[25]~12_combout ) # (!\alu|LessThan2~49_cout ))))

	.dataa(\alu_in2[25]~17_combout ),
	.datab(\alu_in1[25]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~49_cout ),
	.combout(),
	.cout(\alu|LessThan2~51_cout ));
// synopsys translate_off
defparam \alu|LessThan2~51 .lut_mask = 16'h004D;
defparam \alu|LessThan2~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N20
cycloneive_lcell_comb \alu|LessThan2~53 (
// Equation(s):
// \alu|LessThan2~53_cout  = CARRY((\alu_in2[26]~16_combout  & ((!\alu|LessThan2~51_cout ) # (!\alu_in1[26]~11_combout ))) # (!\alu_in2[26]~16_combout  & (!\alu_in1[26]~11_combout  & !\alu|LessThan2~51_cout )))

	.dataa(\alu_in2[26]~16_combout ),
	.datab(\alu_in1[26]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~51_cout ),
	.combout(),
	.cout(\alu|LessThan2~53_cout ));
// synopsys translate_off
defparam \alu|LessThan2~53 .lut_mask = 16'h002B;
defparam \alu|LessThan2~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N22
cycloneive_lcell_comb \alu|LessThan2~55 (
// Equation(s):
// \alu|LessThan2~55_cout  = CARRY((\alu_in1[27]~10_combout  & ((!\alu|LessThan2~53_cout ) # (!\alu_in2[27]~15_combout ))) # (!\alu_in1[27]~10_combout  & (!\alu_in2[27]~15_combout  & !\alu|LessThan2~53_cout )))

	.dataa(\alu_in1[27]~10_combout ),
	.datab(\alu_in2[27]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~53_cout ),
	.combout(),
	.cout(\alu|LessThan2~55_cout ));
// synopsys translate_off
defparam \alu|LessThan2~55 .lut_mask = 16'h002B;
defparam \alu|LessThan2~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N24
cycloneive_lcell_comb \alu|LessThan2~57 (
// Equation(s):
// \alu|LessThan2~57_cout  = CARRY((\alu_in2[28]~14_combout  & ((!\alu|LessThan2~55_cout ) # (!\alu_in1[28]~9_combout ))) # (!\alu_in2[28]~14_combout  & (!\alu_in1[28]~9_combout  & !\alu|LessThan2~55_cout )))

	.dataa(\alu_in2[28]~14_combout ),
	.datab(\alu_in1[28]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~55_cout ),
	.combout(),
	.cout(\alu|LessThan2~57_cout ));
// synopsys translate_off
defparam \alu|LessThan2~57 .lut_mask = 16'h002B;
defparam \alu|LessThan2~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N26
cycloneive_lcell_comb \alu|LessThan2~59 (
// Equation(s):
// \alu|LessThan2~59_cout  = CARRY((\alu_in2[29]~13_combout  & (\alu_in1[29]~8_combout  & !\alu|LessThan2~57_cout )) # (!\alu_in2[29]~13_combout  & ((\alu_in1[29]~8_combout ) # (!\alu|LessThan2~57_cout ))))

	.dataa(\alu_in2[29]~13_combout ),
	.datab(\alu_in1[29]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~57_cout ),
	.combout(),
	.cout(\alu|LessThan2~59_cout ));
// synopsys translate_off
defparam \alu|LessThan2~59 .lut_mask = 16'h004D;
defparam \alu|LessThan2~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N28
cycloneive_lcell_comb \alu|LessThan2~61 (
// Equation(s):
// \alu|LessThan2~61_cout  = CARRY((\alu_in2[30]~12_combout  & ((!\alu|LessThan2~59_cout ) # (!\alu_in1[30]~7_combout ))) # (!\alu_in2[30]~12_combout  & (!\alu_in1[30]~7_combout  & !\alu|LessThan2~59_cout )))

	.dataa(\alu_in2[30]~12_combout ),
	.datab(\alu_in1[30]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|LessThan2~59_cout ),
	.combout(),
	.cout(\alu|LessThan2~61_cout ));
// synopsys translate_off
defparam \alu|LessThan2~61 .lut_mask = 16'h002B;
defparam \alu|LessThan2~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N30
cycloneive_lcell_comb \alu|LessThan2~62 (
// Equation(s):
// \alu|LessThan2~62_combout  = (\alu_in1[31]~6_combout  & (\alu|LessThan2~61_cout  & \alu_in2[31]~11_combout )) # (!\alu_in1[31]~6_combout  & ((\alu|LessThan2~61_cout ) # (\alu_in2[31]~11_combout )))

	.dataa(gnd),
	.datab(\alu_in1[31]~6_combout ),
	.datac(gnd),
	.datad(\alu_in2[31]~11_combout ),
	.cin(\alu|LessThan2~61_cout ),
	.combout(\alu|LessThan2~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu|LessThan2~62 .lut_mask = 16'hF330;
defparam \alu|LessThan2~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N22
cycloneive_lcell_comb \alu|Mux0~0 (
// Equation(s):
// \alu|Mux0~0_combout  = (\alu_in2[31]~11_combout  & (\alu|LessThan2~62_combout  & ((\alu_ctrl~21_combout ) # (\alu_in1[31]~6_combout )))) # (!\alu_in2[31]~11_combout  & ((\alu|LessThan2~62_combout ) # ((!\alu_ctrl~21_combout  & \alu_in1[31]~6_combout ))))

	.dataa(\alu_in2[31]~11_combout ),
	.datab(\alu_ctrl~21_combout ),
	.datac(\alu_in1[31]~6_combout ),
	.datad(\alu|LessThan2~62_combout ),
	.cin(gnd),
	.combout(\alu|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux0~0 .lut_mask = 16'hFD10;
defparam \alu|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N12
cycloneive_lcell_comb \alu|Mux0~1 (
// Equation(s):
// \alu|Mux0~1_combout  = (\alu_ctrl~22_combout  & ((\alu_in2[0]~58_combout  & ((\alu_in1[0]~37_combout ) # (!\alu_ctrl~21_combout ))) # (!\alu_in2[0]~58_combout  & (!\alu_ctrl~21_combout  & \alu_in1[0]~37_combout ))))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\alu_ctrl~21_combout ),
	.datac(\alu_ctrl~22_combout ),
	.datad(\alu_in1[0]~37_combout ),
	.cin(gnd),
	.combout(\alu|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux0~1 .lut_mask = 16'hB020;
defparam \alu|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N24
cycloneive_lcell_comb \alu|ShiftRight0~21 (
// Equation(s):
// \alu|ShiftRight0~21_combout  = (!\alu_in2[0]~58_combout  & ((\alu_in2[1]~57_combout  & ((\main_reg|rf_out1 [2]))) # (!\alu_in2[1]~57_combout  & (\main_reg|rf_out1 [0]))))

	.dataa(\main_reg|rf_out1 [0]),
	.datab(\alu_in2[0]~58_combout ),
	.datac(\alu_in2[1]~57_combout ),
	.datad(\main_reg|rf_out1 [2]),
	.cin(gnd),
	.combout(\alu|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~21 .lut_mask = 16'h3202;
defparam \alu|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N4
cycloneive_lcell_comb \alu|ShiftRight0~23 (
// Equation(s):
// \alu|ShiftRight0~23_combout  = (!\alu_in2[3]~55_combout  & ((\alu|ShiftRight0~21_combout ) # ((\alu|ShiftRight0~22_combout  & \alu_in2[0]~58_combout ))))

	.dataa(\alu|ShiftRight0~22_combout ),
	.datab(\alu_in2[0]~58_combout ),
	.datac(\alu_in2[3]~55_combout ),
	.datad(\alu|ShiftRight0~21_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~23 .lut_mask = 16'h0F08;
defparam \alu|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N28
cycloneive_lcell_comb \alu|ShiftRight0~27 (
// Equation(s):
// \alu|ShiftRight0~27_combout  = (!\alu_in2[2]~56_combout  & ((\alu|ShiftRight0~23_combout ) # ((\alu_in2[3]~55_combout  & \alu|ShiftRight0~26_combout ))))

	.dataa(\alu_in2[3]~55_combout ),
	.datab(\alu_in2[2]~56_combout ),
	.datac(\alu|ShiftRight0~23_combout ),
	.datad(\alu|ShiftRight0~26_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~27 .lut_mask = 16'h3230;
defparam \alu|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N30
cycloneive_lcell_comb \alu|ShiftRight0~19 (
// Equation(s):
// \alu|ShiftRight0~19_combout  = (\alu|ShiftRight0~17_combout ) # ((\alu|ShiftRight0~18_combout  & \alu_in2[0]~58_combout ))

	.dataa(\alu|ShiftRight0~17_combout ),
	.datab(\alu|ShiftRight0~18_combout ),
	.datac(\alu_in2[0]~58_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\alu|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~19 .lut_mask = 16'hEAEA;
defparam \alu|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N12
cycloneive_lcell_comb \alu|ShiftRight0~20 (
// Equation(s):
// \alu|ShiftRight0~20_combout  = (\alu_in2[2]~56_combout  & ((\alu_in2[3]~55_combout  & ((\alu|ShiftRight0~16_combout ))) # (!\alu_in2[3]~55_combout  & (\alu|ShiftRight0~19_combout ))))

	.dataa(\alu_in2[2]~56_combout ),
	.datab(\alu_in2[3]~55_combout ),
	.datac(\alu|ShiftRight0~19_combout ),
	.datad(\alu|ShiftRight0~16_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~20 .lut_mask = 16'hA820;
defparam \alu|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N16
cycloneive_lcell_comb \alu|ShiftRight0~28 (
// Equation(s):
// \alu|ShiftRight0~28_combout  = (\alu_in2[4]~52_combout  & (((\alu|ShiftRight0~13_combout )))) # (!\alu_in2[4]~52_combout  & ((\alu|ShiftRight0~27_combout ) # ((\alu|ShiftRight0~20_combout ))))

	.dataa(\alu|ShiftRight0~27_combout ),
	.datab(\alu_in2[4]~52_combout ),
	.datac(\alu|ShiftRight0~20_combout ),
	.datad(\alu|ShiftRight0~13_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~28 .lut_mask = 16'hFE32;
defparam \alu|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N20
cycloneive_lcell_comb \alu|Mux0~2 (
// Equation(s):
// \alu|Mux0~2_combout  = (\alu|ShiftRight0~38_combout  & (\main_reg|rf_out1 [31])) # (!\alu|ShiftRight0~38_combout  & ((\alu|ShiftRight0~28_combout )))

	.dataa(\main_reg|rf_out1 [31]),
	.datab(\alu|ShiftRight0~28_combout ),
	.datac(gnd),
	.datad(\alu|ShiftRight0~38_combout ),
	.cin(gnd),
	.combout(\alu|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux0~2 .lut_mask = 16'hAACC;
defparam \alu|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N22
cycloneive_lcell_comb \alu|Mux32~7 (
// Equation(s):
// \alu|Mux32~7_combout  = (\alu_ctrl~22_combout  & (((!\alu_in1[12]~38_combout  & \alu|Mux0~2_combout )))) # (!\alu_ctrl~22_combout  & (\alu|Add1~0_combout ))

	.dataa(\alu_ctrl~22_combout ),
	.datab(\alu|Add1~0_combout ),
	.datac(\alu_in1[12]~38_combout ),
	.datad(\alu|Mux0~2_combout ),
	.cin(gnd),
	.combout(\alu|Mux32~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux32~7 .lut_mask = 16'h4E44;
defparam \alu|Mux32~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N12
cycloneive_lcell_comb \alu|Mux32~2 (
// Equation(s):
// \alu|Mux32~2_combout  = (!\alu_ctrl~22_combout  & (\main_reg|rf_out1 [0] & (!\alu_in2[4]~52_combout  & \alu|ShiftLeft0~4_combout )))

	.dataa(\alu_ctrl~22_combout ),
	.datab(\main_reg|rf_out1 [0]),
	.datac(\alu_in2[4]~52_combout ),
	.datad(\alu|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux32~2 .lut_mask = 16'h0400;
defparam \alu|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N10
cycloneive_lcell_comb \alu|Mux32~3 (
// Equation(s):
// \alu|Mux32~3_combout  = (\alu|Mux32~2_combout ) # ((!\alu_in1[12]~38_combout  & (\alu_ctrl~22_combout  & \alu|ShiftRight0~28_combout )))

	.dataa(\alu|Mux32~2_combout ),
	.datab(\alu_in1[12]~38_combout ),
	.datac(\alu_ctrl~22_combout ),
	.datad(\alu|ShiftRight0~28_combout ),
	.cin(gnd),
	.combout(\alu|Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux32~3 .lut_mask = 16'hBAAA;
defparam \alu|Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N28
cycloneive_lcell_comb \alu|Mux32~4 (
// Equation(s):
// \alu|Mux32~4_combout  = (\alu_ctrl~21_combout  & (!\alu|ShiftRight0~38_combout  & ((\alu|Mux32~3_combout )))) # (!\alu_ctrl~21_combout  & (((\alu|Add0~0_combout ))))

	.dataa(\alu_ctrl~21_combout ),
	.datab(\alu|ShiftRight0~38_combout ),
	.datac(\alu|Add0~0_combout ),
	.datad(\alu|Mux32~3_combout ),
	.cin(gnd),
	.combout(\alu|Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux32~4 .lut_mask = 16'h7250;
defparam \alu|Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N14
cycloneive_lcell_comb \alu|Mux32~5 (
// Equation(s):
// \alu|Mux32~5_combout  = (((!\my_program|altsyncram_component|auto_generated|q_a [12] & !\my_program|altsyncram_component|auto_generated|q_a [14])) # (!\alu_ctrl~12_combout )) # (!\alu_in1[31]~4_combout )

	.dataa(\alu_in1[31]~4_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [12]),
	.datac(\alu_ctrl~12_combout ),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\alu|Mux32~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux32~5 .lut_mask = 16'h5F7F;
defparam \alu|Mux32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N6
cycloneive_lcell_comb \alu|Mux32~6 (
// Equation(s):
// \alu|Mux32~6_combout  = (\alu_ctrl~18_combout  & (\alu|Mux32~4_combout )) # (!\alu_ctrl~18_combout  & (((\alu|Mux32~5_combout  & \alu|Mult0|auto_generated|w513w [0]))))

	.dataa(\alu_ctrl~18_combout ),
	.datab(\alu|Mux32~4_combout ),
	.datac(\alu|Mux32~5_combout ),
	.datad(\alu|Mult0|auto_generated|w513w [0]),
	.cin(gnd),
	.combout(\alu|Mux32~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux32~6 .lut_mask = 16'hD888;
defparam \alu|Mux32~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N4
cycloneive_lcell_comb \alu|Mux32~8 (
// Equation(s):
// \alu|Mux32~8_combout  = (\alu|Mux32~1_combout  & ((\alu|Mux32~7_combout ) # ((!\alu_ctrl~20_combout  & \alu|Mux32~6_combout )))) # (!\alu|Mux32~1_combout  & (!\alu_ctrl~20_combout  & ((\alu|Mux32~6_combout ))))

	.dataa(\alu|Mux32~1_combout ),
	.datab(\alu_ctrl~20_combout ),
	.datac(\alu|Mux32~7_combout ),
	.datad(\alu|Mux32~6_combout ),
	.cin(gnd),
	.combout(\alu|Mux32~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux32~8 .lut_mask = 16'hB3A0;
defparam \alu|Mux32~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N24
cycloneive_lcell_comb \alu|Mux32~9 (
// Equation(s):
// \alu|Mux32~9_combout  = (\alu_ctrl~19_combout  & (\alu|Mux0~1_combout  & (\alu|Mux32~0_combout ))) # (!\alu_ctrl~19_combout  & ((\alu|Mux32~8_combout ) # ((\alu|Mux0~1_combout  & \alu|Mux32~0_combout ))))

	.dataa(\alu_ctrl~19_combout ),
	.datab(\alu|Mux0~1_combout ),
	.datac(\alu|Mux32~0_combout ),
	.datad(\alu|Mux32~8_combout ),
	.cin(gnd),
	.combout(\alu|Mux32~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux32~9 .lut_mask = 16'hD5C0;
defparam \alu|Mux32~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N2
cycloneive_lcell_comb \alu|Mux32~10 (
// Equation(s):
// \alu|Mux32~10_combout  = (\alu|Mux32~9_combout ) # ((\alu|Mux32~0_combout  & (!\alu_ctrl~22_combout  & \alu|Mux0~0_combout )))

	.dataa(\alu|Mux32~0_combout ),
	.datab(\alu_ctrl~22_combout ),
	.datac(\alu|Mux0~0_combout ),
	.datad(\alu|Mux32~9_combout ),
	.cin(gnd),
	.combout(\alu|Mux32~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux32~10 .lut_mask = 16'hFF20;
defparam \alu|Mux32~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N10
cycloneive_lcell_comb \reg_data_in[0]~5 (
// Equation(s):
// \reg_data_in[0]~5_combout  = (\reg_store_addr[3]~0_combout  & (((\reg_data_in[1]~15_combout )))) # (!\reg_store_addr[3]~0_combout  & ((\reg_data_in[1]~15_combout  & ((\alu|Mux32~10_combout ))) # (!\reg_data_in[1]~15_combout  & (\reg_data_in[0]~4_combout 
// ))))

	.dataa(\reg_store_addr[3]~0_combout ),
	.datab(\reg_data_in[0]~4_combout ),
	.datac(\reg_data_in[1]~15_combout ),
	.datad(\alu|Mux32~10_combout ),
	.cin(gnd),
	.combout(\reg_data_in[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in[0]~5 .lut_mask = 16'hF4A4;
defparam \reg_data_in[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N20
cycloneive_lcell_comb \reg_data_in[0]~6 (
// Equation(s):
// \reg_data_in[0]~6_combout  = (\reg_data_in[1]~3_combout  & ((\reg_data_in[0]~5_combout  & ((\main_memory|altsyncram_component|auto_generated|q_a [0]))) # (!\reg_data_in[0]~5_combout  & (\Add6~0_combout )))) # (!\reg_data_in[1]~3_combout  & 
// (((\reg_data_in[0]~5_combout ))))

	.dataa(\Add6~0_combout ),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [0]),
	.datac(\reg_data_in[1]~3_combout ),
	.datad(\reg_data_in[0]~5_combout ),
	.cin(gnd),
	.combout(\reg_data_in[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_data_in[0]~6 .lut_mask = 16'hCFA0;
defparam \reg_data_in[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N18
cycloneive_lcell_comb \main_reg|regFile~1011 (
// Equation(s):
// \main_reg|regFile~1011_combout  = (\main_reg|regFile~71_combout  & (((\main_reg|regFile~1010_combout )))) # (!\main_reg|regFile~71_combout  & ((\main_reg|regFile~1010_combout  & (\main_reg|rf_out2 [0])) # (!\main_reg|regFile~1010_combout  & 
// ((\reg_data_in[0]~6_combout )))))

	.dataa(\main_reg|rf_out2 [0]),
	.datab(\main_reg|regFile~71_combout ),
	.datac(\main_reg|regFile~1010_combout ),
	.datad(\reg_data_in[0]~6_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~1011_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~1011 .lut_mask = 16'hE3E0;
defparam \main_reg|regFile~1011 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N0
cycloneive_lcell_comb \main_reg|regFile~1012 (
// Equation(s):
// \main_reg|regFile~1012_combout  = (\reg_store_addr[4]~3_combout  & ((\wen_prot~q  & ((\main_reg|regFile~1011_combout ))) # (!\wen_prot~q  & (\main_reg|regFile~999_combout )))) # (!\reg_store_addr[4]~3_combout  & (((\main_reg|regFile~1011_combout ))))

	.dataa(\reg_store_addr[4]~3_combout ),
	.datab(\main_reg|regFile~999_combout ),
	.datac(\wen_prot~q ),
	.datad(\main_reg|regFile~1011_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~1012_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~1012 .lut_mask = 16'hFD08;
defparam \main_reg|regFile~1012 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y40_N10
cycloneive_lcell_comb \main_reg|regFile[7][0]~feeder (
// Equation(s):
// \main_reg|regFile[7][0]~feeder_combout  = \main_reg|regFile~1012_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~1012_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[7][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[7][0]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[7][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y40_N11
dffeas \main_reg|regFile[7][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[7][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[7][0] .is_wysiwyg = "true";
defparam \main_reg|regFile[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N4
cycloneive_lcell_comb \main_reg|rf_out2~661 (
// Equation(s):
// \main_reg|rf_out2~661_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & (\main_reg|regFile[5][0]~q )) # (!\reg_read_addr2[0]~12_combout  & 
// ((\main_reg|regFile[4][0]~q )))))

	.dataa(\main_reg|regFile[5][0]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[4][0]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~661_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~661 .lut_mask = 16'hEE30;
defparam \main_reg|rf_out2~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y39_N18
cycloneive_lcell_comb \main_reg|rf_out2~662 (
// Equation(s):
// \main_reg|rf_out2~662_combout  = (\main_reg|rf_out2~661_combout  & ((\main_reg|regFile[7][0]~q ) # ((!\reg_read_addr2[1]~11_combout )))) # (!\main_reg|rf_out2~661_combout  & (((\main_reg|regFile[6][0]~q  & \reg_read_addr2[1]~11_combout ))))

	.dataa(\main_reg|regFile[7][0]~q ),
	.datab(\main_reg|regFile[6][0]~q ),
	.datac(\main_reg|rf_out2~661_combout ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~662_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~662 .lut_mask = 16'hACF0;
defparam \main_reg|rf_out2~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N30
cycloneive_lcell_comb \main_reg|rf_out2~668 (
// Equation(s):
// \main_reg|rf_out2~668_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & (\main_reg|regFile[13][0]~q )) # (!\reg_read_addr2[0]~12_combout  & 
// ((\main_reg|regFile[12][0]~q )))))

	.dataa(\main_reg|regFile[13][0]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[12][0]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~668_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~668 .lut_mask = 16'hEE30;
defparam \main_reg|rf_out2~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N4
cycloneive_lcell_comb \main_reg|rf_out2~669 (
// Equation(s):
// \main_reg|rf_out2~669_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~668_combout  & (\main_reg|regFile[15][0]~q )) # (!\main_reg|rf_out2~668_combout  & ((\main_reg|regFile[14][0]~q ))))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~668_combout ))))

	.dataa(\main_reg|regFile[15][0]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|rf_out2~668_combout ),
	.datad(\main_reg|regFile[14][0]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~669_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~669 .lut_mask = 16'hBCB0;
defparam \main_reg|rf_out2~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N12
cycloneive_lcell_comb \main_reg|rf_out2~663 (
// Equation(s):
// \main_reg|rf_out2~663_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[10][0]~q ) # ((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & (((\main_reg|regFile[8][0]~q  & !\reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[10][0]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[8][0]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~663_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~663 .lut_mask = 16'hCCB8;
defparam \main_reg|rf_out2~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N6
cycloneive_lcell_comb \main_reg|rf_out2~664 (
// Equation(s):
// \main_reg|rf_out2~664_combout  = (\main_reg|rf_out2~663_combout  & (((\main_reg|regFile[11][0]~q ) # (!\reg_read_addr2[0]~12_combout )))) # (!\main_reg|rf_out2~663_combout  & (\main_reg|regFile[9][0]~q  & ((\reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|rf_out2~663_combout ),
	.datab(\main_reg|regFile[9][0]~q ),
	.datac(\main_reg|regFile[11][0]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~664_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~664 .lut_mask = 16'hE4AA;
defparam \main_reg|rf_out2~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N22
cycloneive_lcell_comb \main_reg|rf_out2~665 (
// Equation(s):
// \main_reg|rf_out2~665_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[2][0]~q ) # ((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & (((\main_reg|regFile[0][0]~q  & !\reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[2][0]~q ),
	.datab(\main_reg|regFile[0][0]~q ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~665_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~665 .lut_mask = 16'hF0AC;
defparam \main_reg|rf_out2~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N20
cycloneive_lcell_comb \main_reg|rf_out2~666 (
// Equation(s):
// \main_reg|rf_out2~666_combout  = (\main_reg|rf_out2~665_combout  & ((\main_reg|regFile[3][0]~q ) # ((!\reg_read_addr2[0]~12_combout )))) # (!\main_reg|rf_out2~665_combout  & (((\main_reg|regFile[1][0]~q  & \reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|rf_out2~665_combout ),
	.datab(\main_reg|regFile[3][0]~q ),
	.datac(\main_reg|regFile[1][0]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~666_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~666 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out2~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N0
cycloneive_lcell_comb \main_reg|rf_out2~667 (
// Equation(s):
// \main_reg|rf_out2~667_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & (\main_reg|rf_out2~664_combout )) # (!\reg_read_addr2[3]~9_combout  & 
// ((\main_reg|rf_out2~666_combout )))))

	.dataa(\main_reg|rf_out2~664_combout ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\reg_read_addr2[3]~9_combout ),
	.datad(\main_reg|rf_out2~666_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~667_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~667 .lut_mask = 16'hE3E0;
defparam \main_reg|rf_out2~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N6
cycloneive_lcell_comb \main_reg|rf_out2~670 (
// Equation(s):
// \main_reg|rf_out2~670_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~667_combout  & ((\main_reg|rf_out2~669_combout ))) # (!\main_reg|rf_out2~667_combout  & (\main_reg|rf_out2~662_combout )))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~667_combout ))))

	.dataa(\main_reg|rf_out2~662_combout ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|rf_out2~669_combout ),
	.datad(\main_reg|rf_out2~667_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~670_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~670 .lut_mask = 16'hF388;
defparam \main_reg|rf_out2~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N16
cycloneive_lcell_comb \main_reg|rf_out2~658 (
// Equation(s):
// \main_reg|rf_out2~658_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & ((\main_reg|regFile[27][0]~q ))) # (!\reg_read_addr2[3]~9_combout  & 
// (\main_reg|regFile[19][0]~q ))))

	.dataa(\main_reg|regFile[19][0]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[27][0]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~658_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~658 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out2~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N14
cycloneive_lcell_comb \main_reg|rf_out2~659 (
// Equation(s):
// \main_reg|rf_out2~659_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~658_combout  & (\main_reg|regFile[31][0]~q )) # (!\main_reg|rf_out2~658_combout  & ((\main_reg|regFile[23][0]~q ))))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~658_combout ))))

	.dataa(\main_reg|regFile[31][0]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[23][0]~q ),
	.datad(\main_reg|rf_out2~658_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~659_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~659 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out2~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N12
cycloneive_lcell_comb \main_reg|rf_out2~651 (
// Equation(s):
// \main_reg|rf_out2~651_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|regFile[25][0]~q ) # ((\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & (((!\reg_read_addr2[2]~10_combout  & \main_reg|regFile[17][0]~q ))))

	.dataa(\main_reg|regFile[25][0]~q ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|regFile[17][0]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~651_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~651 .lut_mask = 16'hCBC8;
defparam \main_reg|rf_out2~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N26
cycloneive_lcell_comb \main_reg|rf_out2~652 (
// Equation(s):
// \main_reg|rf_out2~652_combout  = (\main_reg|rf_out2~651_combout  & (((\main_reg|regFile[29][0]~q ) # (!\reg_read_addr2[2]~10_combout )))) # (!\main_reg|rf_out2~651_combout  & (\main_reg|regFile[21][0]~q  & (\reg_read_addr2[2]~10_combout )))

	.dataa(\main_reg|rf_out2~651_combout ),
	.datab(\main_reg|regFile[21][0]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|regFile[29][0]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~652_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~652 .lut_mask = 16'hEA4A;
defparam \main_reg|rf_out2~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N8
cycloneive_lcell_comb \main_reg|rf_out2~653 (
// Equation(s):
// \main_reg|rf_out2~653_combout  = (\reg_read_addr2[2]~10_combout  & (((\main_reg|regFile[22][0]~q ) # (\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (\main_reg|regFile[18][0]~q  & ((!\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[18][0]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[22][0]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~653_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~653 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out2~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N18
cycloneive_lcell_comb \main_reg|rf_out2~654 (
// Equation(s):
// \main_reg|rf_out2~654_combout  = (\main_reg|rf_out2~653_combout  & ((\main_reg|regFile[30][0]~q ) # ((!\reg_read_addr2[3]~9_combout )))) # (!\main_reg|rf_out2~653_combout  & (((\main_reg|regFile[26][0]~q  & \reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|rf_out2~653_combout ),
	.datab(\main_reg|regFile[30][0]~q ),
	.datac(\main_reg|regFile[26][0]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~654_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~654 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out2~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N30
cycloneive_lcell_comb \main_reg|rf_out2~655 (
// Equation(s):
// \main_reg|rf_out2~655_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|regFile[20][0]~q ) # ((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (((\main_reg|regFile[16][0]~q  & !\reg_read_addr2[3]~9_combout ))))

	.dataa(\reg_read_addr2[2]~10_combout ),
	.datab(\main_reg|regFile[20][0]~q ),
	.datac(\main_reg|regFile[16][0]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~655_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~655 .lut_mask = 16'hAAD8;
defparam \main_reg|rf_out2~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N12
cycloneive_lcell_comb \main_reg|rf_out2~656 (
// Equation(s):
// \main_reg|rf_out2~656_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~655_combout  & ((\main_reg|regFile[28][0]~q ))) # (!\main_reg|rf_out2~655_combout  & (\main_reg|regFile[24][0]~q )))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~655_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|regFile[24][0]~q ),
	.datac(\main_reg|rf_out2~655_combout ),
	.datad(\main_reg|regFile[28][0]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~656_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~656 .lut_mask = 16'hF858;
defparam \main_reg|rf_out2~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N12
cycloneive_lcell_comb \main_reg|rf_out2~657 (
// Equation(s):
// \main_reg|rf_out2~657_combout  = (\reg_read_addr2[0]~12_combout  & (((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & (\main_reg|rf_out2~654_combout )) # (!\reg_read_addr2[1]~11_combout  & 
// ((\main_reg|rf_out2~656_combout )))))

	.dataa(\main_reg|rf_out2~654_combout ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\main_reg|rf_out2~656_combout ),
	.datad(\reg_read_addr2[1]~11_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~657_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~657 .lut_mask = 16'hEE30;
defparam \main_reg|rf_out2~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N30
cycloneive_lcell_comb \main_reg|rf_out2~660 (
// Equation(s):
// \main_reg|rf_out2~660_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~657_combout  & (\main_reg|rf_out2~659_combout )) # (!\main_reg|rf_out2~657_combout  & ((\main_reg|rf_out2~652_combout ))))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~657_combout ))))

	.dataa(\main_reg|rf_out2~659_combout ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\main_reg|rf_out2~652_combout ),
	.datad(\main_reg|rf_out2~657_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~660_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~660 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out2~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N24
cycloneive_lcell_comb \main_reg|rf_out2~671 (
// Equation(s):
// \main_reg|rf_out2~671_combout  = (\reg_read_addr2[4]~13_combout  & ((\main_reg|rf_out2~660_combout ))) # (!\reg_read_addr2[4]~13_combout  & (\main_reg|rf_out2~670_combout ))

	.dataa(gnd),
	.datab(\reg_read_addr2[4]~13_combout ),
	.datac(\main_reg|rf_out2~670_combout ),
	.datad(\main_reg|rf_out2~660_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~671_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~671 .lut_mask = 16'hFC30;
defparam \main_reg|rf_out2~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N17
dffeas \main_reg|rf_out2[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\main_reg|rf_out2~671_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out2[0] .is_wysiwyg = "true";
defparam \main_reg|rf_out2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N10
cycloneive_lcell_comb \alu_in2[0]~76 (
// Equation(s):
// \alu_in2[0]~76_combout  = (\my_program|altsyncram_component|auto_generated|q_a [4] & ((\my_program|altsyncram_component|auto_generated|q_a [6] & ((\my_program|altsyncram_component|auto_generated|q_a [7]))) # 
// (!\my_program|altsyncram_component|auto_generated|q_a [6] & (\main_reg|rf_out2 [0])))) # (!\my_program|altsyncram_component|auto_generated|q_a [4] & ((\my_program|altsyncram_component|auto_generated|q_a [6] & (\main_reg|rf_out2 [0])) # 
// (!\my_program|altsyncram_component|auto_generated|q_a [6] & ((\my_program|altsyncram_component|auto_generated|q_a [7])))))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datab(\main_reg|rf_out2 [0]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [7]),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\alu_in2[0]~76_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[0]~76 .lut_mask = 16'hE4D8;
defparam \alu_in2[0]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N2
cycloneive_lcell_comb \alu_in2[0]~58 (
// Equation(s):
// \alu_in2[0]~58_combout  = (\alu_in2[4]~50_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [5] & ((\alu_in2[0]~76_combout ))) # (!\my_program|altsyncram_component|auto_generated|q_a [5] & (\instr[20]~10_combout ))))

	.dataa(\instr[20]~10_combout ),
	.datab(\alu_in2[0]~76_combout ),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datad(\alu_in2[4]~50_combout ),
	.cin(gnd),
	.combout(\alu_in2[0]~58_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2[0]~58 .lut_mask = 16'hCA00;
defparam \alu_in2[0]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N26
cycloneive_lcell_comb \alu|Mux0~12 (
// Equation(s):
// \alu|Mux0~12_combout  = (\alu_ctrl~22_combout  & (((!\alu_in1[12]~38_combout  & \alu|Mux0~2_combout )))) # (!\alu_ctrl~22_combout  & (\alu|Add1~0_combout ))

	.dataa(\alu_ctrl~22_combout ),
	.datab(\alu|Add1~0_combout ),
	.datac(\alu_in1[12]~38_combout ),
	.datad(\alu|Mux0~2_combout ),
	.cin(gnd),
	.combout(\alu|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux0~12 .lut_mask = 16'h4E44;
defparam \alu|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N8
cycloneive_lcell_comb \alu|Mux32~11 (
// Equation(s):
// \alu|Mux32~11_combout  = (\alu|Mux32~1_combout  & ((\alu|Mux0~12_combout ) # ((!\alu_ctrl~20_combout  & \alu|Mux32~6_combout )))) # (!\alu|Mux32~1_combout  & (!\alu_ctrl~20_combout  & ((\alu|Mux32~6_combout ))))

	.dataa(\alu|Mux32~1_combout ),
	.datab(\alu_ctrl~20_combout ),
	.datac(\alu|Mux0~12_combout ),
	.datad(\alu|Mux32~6_combout ),
	.cin(gnd),
	.combout(\alu|Mux32~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux32~11 .lut_mask = 16'hB3A0;
defparam \alu|Mux32~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N14
cycloneive_lcell_comb \mem_addr[0]~10 (
// Equation(s):
// \mem_addr[0]~10_combout  = (\alu|Mux32~0_combout  & ((\alu|Mux0~1_combout ) # ((\alu|Mux0~0_combout  & !\alu_ctrl~22_combout ))))

	.dataa(\alu|Mux32~0_combout ),
	.datab(\alu|Mux0~1_combout ),
	.datac(\alu|Mux0~0_combout ),
	.datad(\alu_ctrl~22_combout ),
	.cin(gnd),
	.combout(\mem_addr[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mem_addr[0]~10 .lut_mask = 16'h88A8;
defparam \mem_addr[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N30
cycloneive_lcell_comb \mem_addr[0]~11 (
// Equation(s):
// \mem_addr[0]~11_combout  = (\reg_read_addr1~0_combout  & ((\mem_addr[0]~10_combout ) # ((!\alu_ctrl~19_combout  & \alu|Mux32~11_combout ))))

	.dataa(\reg_read_addr1~0_combout ),
	.datab(\alu_ctrl~19_combout ),
	.datac(\alu|Mux32~11_combout ),
	.datad(\mem_addr[0]~10_combout ),
	.cin(gnd),
	.combout(\mem_addr[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mem_addr[0]~11 .lut_mask = 16'hAA20;
defparam \mem_addr[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N26
cycloneive_lcell_comb \main_reg|regFile~894 (
// Equation(s):
// \main_reg|regFile~894_combout  = (\PC[4]~reg0_q  & (((!\Equal5~0_combout ) # (!\my_program|altsyncram_component|auto_generated|q_a [5])) # (!\my_program|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\PC[4]~reg0_q ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~894_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~894 .lut_mask = 16'h2AAA;
defparam \main_reg|regFile~894 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N8
cycloneive_lcell_comb \main_reg|regFile~895 (
// Equation(s):
// \main_reg|regFile~895_combout  = (\reg_data_in[1]~15_combout  & (((\alu|Mux25~16_combout ) # (!\alu_ctrl~19_combout )))) # (!\reg_data_in[1]~15_combout  & (\main_reg|regFile~894_combout ))

	.dataa(\main_reg|regFile~894_combout ),
	.datab(\alu_ctrl~19_combout ),
	.datac(\reg_data_in[1]~15_combout ),
	.datad(\alu|Mux25~16_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~895_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~895 .lut_mask = 16'hFA3A;
defparam \main_reg|regFile~895 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N6
cycloneive_lcell_comb \main_reg|regFile~896 (
// Equation(s):
// \main_reg|regFile~896_combout  = (\reg_store_addr[3]~0_combout  & (\reg_data_in[1]~15_combout )) # (!\reg_store_addr[3]~0_combout  & (\main_reg|regFile~895_combout  & ((\alu|Mux28~8_combout ) # (!\reg_data_in[1]~15_combout ))))

	.dataa(\reg_store_addr[3]~0_combout ),
	.datab(\reg_data_in[1]~15_combout ),
	.datac(\main_reg|regFile~895_combout ),
	.datad(\alu|Mux28~8_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~896_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~896 .lut_mask = 16'hD898;
defparam \main_reg|regFile~896 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N0
cycloneive_lcell_comb \main_reg|regFile~897 (
// Equation(s):
// \main_reg|regFile~897_combout  = (\reg_data_in[1]~3_combout  & ((\main_reg|regFile~896_combout  & ((\main_memory|altsyncram_component|auto_generated|q_a [4]))) # (!\main_reg|regFile~896_combout  & (\Add6~8_combout )))) # (!\reg_data_in[1]~3_combout  & 
// (((\main_reg|regFile~896_combout ))))

	.dataa(\reg_data_in[1]~3_combout ),
	.datab(\Add6~8_combout ),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [4]),
	.datad(\main_reg|regFile~896_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~897_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~897 .lut_mask = 16'hF588;
defparam \main_reg|regFile~897 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N6
cycloneive_lcell_comb \main_reg|regFile~909 (
// Equation(s):
// \main_reg|regFile~909_combout  = (\main_reg|regFile~71_combout  & (((\main_reg|regFile~908_combout )))) # (!\main_reg|regFile~71_combout  & ((\main_reg|regFile~908_combout  & (\main_reg|rf_out2 [4])) # (!\main_reg|regFile~908_combout  & 
// ((\main_reg|regFile~897_combout )))))

	.dataa(\main_reg|regFile~71_combout ),
	.datab(\main_reg|rf_out2 [4]),
	.datac(\main_reg|regFile~908_combout ),
	.datad(\main_reg|regFile~897_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~909_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~909 .lut_mask = 16'hE5E0;
defparam \main_reg|regFile~909 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N26
cycloneive_lcell_comb \main_reg|regFile~920 (
// Equation(s):
// \main_reg|regFile~920_combout  = (\wen_prot~q  & (((\main_reg|regFile~909_combout )))) # (!\wen_prot~q  & ((\reg_store_addr[4]~3_combout  & (\main_reg|regFile~919_combout )) # (!\reg_store_addr[4]~3_combout  & ((\main_reg|regFile~909_combout )))))

	.dataa(\wen_prot~q ),
	.datab(\main_reg|regFile~919_combout ),
	.datac(\reg_store_addr[4]~3_combout ),
	.datad(\main_reg|regFile~909_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~920_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~920 .lut_mask = 16'hEF40;
defparam \main_reg|regFile~920 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N22
cycloneive_lcell_comb \main_reg|regFile[21][4]~feeder (
// Equation(s):
// \main_reg|regFile[21][4]~feeder_combout  = \main_reg|regFile~920_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\main_reg|regFile~920_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile[21][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[21][4]~feeder .lut_mask = 16'hFF00;
defparam \main_reg|regFile[21][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N23
dffeas \main_reg|regFile[21][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[21][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[21][4] .is_wysiwyg = "true";
defparam \main_reg|regFile[21][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N10
cycloneive_lcell_comb \main_reg|rf_out2~567 (
// Equation(s):
// \main_reg|rf_out2~567_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|regFile[25][4]~q ) # ((\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & (((\main_reg|regFile[17][4]~q  & !\reg_read_addr2[2]~10_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|regFile[25][4]~q ),
	.datac(\main_reg|regFile[17][4]~q ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~567_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~567 .lut_mask = 16'hAAD8;
defparam \main_reg|rf_out2~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N12
cycloneive_lcell_comb \main_reg|rf_out2~568 (
// Equation(s):
// \main_reg|rf_out2~568_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~567_combout  & ((\main_reg|regFile[29][4]~q ))) # (!\main_reg|rf_out2~567_combout  & (\main_reg|regFile[21][4]~q )))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~567_combout ))))

	.dataa(\main_reg|regFile[21][4]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[29][4]~q ),
	.datad(\main_reg|rf_out2~567_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~568_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~568 .lut_mask = 16'hF388;
defparam \main_reg|rf_out2~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N10
cycloneive_lcell_comb \main_reg|rf_out2~569 (
// Equation(s):
// \main_reg|rf_out2~569_combout  = (\reg_read_addr2[3]~9_combout  & (((\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & ((\reg_read_addr2[2]~10_combout  & (\main_reg|regFile[22][4]~q )) # (!\reg_read_addr2[2]~10_combout  & 
// ((\main_reg|regFile[18][4]~q )))))

	.dataa(\main_reg|regFile[22][4]~q ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|regFile[18][4]~q ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~569_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~569 .lut_mask = 16'hEE30;
defparam \main_reg|rf_out2~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N24
cycloneive_lcell_comb \main_reg|rf_out2~570 (
// Equation(s):
// \main_reg|rf_out2~570_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~569_combout  & (\main_reg|regFile[30][4]~q )) # (!\main_reg|rf_out2~569_combout  & ((\main_reg|regFile[26][4]~q ))))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~569_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|regFile[30][4]~q ),
	.datac(\main_reg|regFile[26][4]~q ),
	.datad(\main_reg|rf_out2~569_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~570_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~570 .lut_mask = 16'hDDA0;
defparam \main_reg|rf_out2~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N6
cycloneive_lcell_comb \main_reg|rf_out2~571 (
// Equation(s):
// \main_reg|rf_out2~571_combout  = (\reg_read_addr2[2]~10_combout  & (((\main_reg|regFile[20][4]~q ) # (\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & (\main_reg|regFile[16][4]~q  & ((!\reg_read_addr2[3]~9_combout ))))

	.dataa(\main_reg|regFile[16][4]~q ),
	.datab(\main_reg|regFile[20][4]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~571_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~571 .lut_mask = 16'hF0CA;
defparam \main_reg|rf_out2~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N20
cycloneive_lcell_comb \main_reg|rf_out2~572 (
// Equation(s):
// \main_reg|rf_out2~572_combout  = (\reg_read_addr2[3]~9_combout  & ((\main_reg|rf_out2~571_combout  & ((\main_reg|regFile[28][4]~q ))) # (!\main_reg|rf_out2~571_combout  & (\main_reg|regFile[24][4]~q )))) # (!\reg_read_addr2[3]~9_combout  & 
// (((\main_reg|rf_out2~571_combout ))))

	.dataa(\reg_read_addr2[3]~9_combout ),
	.datab(\main_reg|regFile[24][4]~q ),
	.datac(\main_reg|regFile[28][4]~q ),
	.datad(\main_reg|rf_out2~571_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~572_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~572 .lut_mask = 16'hF588;
defparam \main_reg|rf_out2~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N30
cycloneive_lcell_comb \main_reg|rf_out2~573 (
// Equation(s):
// \main_reg|rf_out2~573_combout  = (\reg_read_addr2[0]~12_combout  & (\reg_read_addr2[1]~11_combout )) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & (\main_reg|rf_out2~570_combout )) # (!\reg_read_addr2[1]~11_combout  & 
// ((\main_reg|rf_out2~572_combout )))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|rf_out2~570_combout ),
	.datad(\main_reg|rf_out2~572_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~573_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~573 .lut_mask = 16'hD9C8;
defparam \main_reg|rf_out2~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N0
cycloneive_lcell_comb \main_reg|rf_out2~574 (
// Equation(s):
// \main_reg|rf_out2~574_combout  = (\reg_read_addr2[2]~10_combout  & (((\reg_read_addr2[3]~9_combout )))) # (!\reg_read_addr2[2]~10_combout  & ((\reg_read_addr2[3]~9_combout  & (\main_reg|regFile[27][4]~q )) # (!\reg_read_addr2[3]~9_combout  & 
// ((\main_reg|regFile[19][4]~q )))))

	.dataa(\main_reg|regFile[27][4]~q ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|regFile[19][4]~q ),
	.datad(\reg_read_addr2[3]~9_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~574_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~574 .lut_mask = 16'hEE30;
defparam \main_reg|rf_out2~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N2
cycloneive_lcell_comb \main_reg|rf_out2~575 (
// Equation(s):
// \main_reg|rf_out2~575_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~574_combout  & ((\main_reg|regFile[31][4]~q ))) # (!\main_reg|rf_out2~574_combout  & (\main_reg|regFile[23][4]~q )))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~574_combout ))))

	.dataa(\main_reg|regFile[23][4]~q ),
	.datab(\main_reg|regFile[31][4]~q ),
	.datac(\reg_read_addr2[2]~10_combout ),
	.datad(\main_reg|rf_out2~574_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~575_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~575 .lut_mask = 16'hCFA0;
defparam \main_reg|rf_out2~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N16
cycloneive_lcell_comb \main_reg|rf_out2~576 (
// Equation(s):
// \main_reg|rf_out2~576_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~573_combout  & ((\main_reg|rf_out2~575_combout ))) # (!\main_reg|rf_out2~573_combout  & (\main_reg|rf_out2~568_combout )))) # (!\reg_read_addr2[0]~12_combout  & 
// (((\main_reg|rf_out2~573_combout ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|rf_out2~568_combout ),
	.datac(\main_reg|rf_out2~573_combout ),
	.datad(\main_reg|rf_out2~575_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~576_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~576 .lut_mask = 16'hF858;
defparam \main_reg|rf_out2~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N18
cycloneive_lcell_comb \main_reg|rf_out2~577 (
// Equation(s):
// \main_reg|rf_out2~577_combout  = (\reg_read_addr2[1]~11_combout  & (((\reg_read_addr2[0]~12_combout )))) # (!\reg_read_addr2[1]~11_combout  & ((\reg_read_addr2[0]~12_combout  & ((\main_reg|regFile[5][4]~q ))) # (!\reg_read_addr2[0]~12_combout  & 
// (\main_reg|regFile[4][4]~q ))))

	.dataa(\main_reg|regFile[4][4]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[5][4]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~577_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~577 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out2~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N24
cycloneive_lcell_comb \main_reg|rf_out2~578 (
// Equation(s):
// \main_reg|rf_out2~578_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~577_combout  & (\main_reg|regFile[7][4]~q )) # (!\main_reg|rf_out2~577_combout  & ((\main_reg|regFile[6][4]~q ))))) # (!\reg_read_addr2[1]~11_combout  & 
// (((\main_reg|rf_out2~577_combout ))))

	.dataa(\main_reg|regFile[7][4]~q ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[6][4]~q ),
	.datad(\main_reg|rf_out2~577_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~578_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~578 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out2~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N20
cycloneive_lcell_comb \main_reg|rf_out2~584 (
// Equation(s):
// \main_reg|rf_out2~584_combout  = (\reg_read_addr2[0]~12_combout  & (((\reg_read_addr2[1]~11_combout ) # (\main_reg|regFile[13][4]~q )))) # (!\reg_read_addr2[0]~12_combout  & (\main_reg|regFile[12][4]~q  & (!\reg_read_addr2[1]~11_combout )))

	.dataa(\main_reg|regFile[12][4]~q ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\main_reg|regFile[13][4]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~584_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~584 .lut_mask = 16'hCEC2;
defparam \main_reg|rf_out2~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N22
cycloneive_lcell_comb \main_reg|rf_out2~585 (
// Equation(s):
// \main_reg|rf_out2~585_combout  = (\reg_read_addr2[1]~11_combout  & ((\main_reg|rf_out2~584_combout  & ((\main_reg|regFile[15][4]~q ))) # (!\main_reg|rf_out2~584_combout  & (\main_reg|regFile[14][4]~q )))) # (!\reg_read_addr2[1]~11_combout  & 
// (\main_reg|rf_out2~584_combout ))

	.dataa(\reg_read_addr2[1]~11_combout ),
	.datab(\main_reg|rf_out2~584_combout ),
	.datac(\main_reg|regFile[14][4]~q ),
	.datad(\main_reg|regFile[15][4]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~585_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~585 .lut_mask = 16'hEC64;
defparam \main_reg|rf_out2~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N8
cycloneive_lcell_comb \main_reg|rf_out2~581 (
// Equation(s):
// \main_reg|rf_out2~581_combout  = (\reg_read_addr2[0]~12_combout  & (\reg_read_addr2[1]~11_combout )) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[2][4]~q ))) # (!\reg_read_addr2[1]~11_combout  & 
// (\main_reg|regFile[0][4]~q ))))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\reg_read_addr2[1]~11_combout ),
	.datac(\main_reg|regFile[0][4]~q ),
	.datad(\main_reg|regFile[2][4]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~581_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~581 .lut_mask = 16'hDC98;
defparam \main_reg|rf_out2~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N10
cycloneive_lcell_comb \main_reg|rf_out2~582 (
// Equation(s):
// \main_reg|rf_out2~582_combout  = (\reg_read_addr2[0]~12_combout  & ((\main_reg|rf_out2~581_combout  & ((\main_reg|regFile[3][4]~q ))) # (!\main_reg|rf_out2~581_combout  & (\main_reg|regFile[1][4]~q )))) # (!\reg_read_addr2[0]~12_combout  & 
// (\main_reg|rf_out2~581_combout ))

	.dataa(\reg_read_addr2[0]~12_combout ),
	.datab(\main_reg|rf_out2~581_combout ),
	.datac(\main_reg|regFile[1][4]~q ),
	.datad(\main_reg|regFile[3][4]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~582_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~582 .lut_mask = 16'hEC64;
defparam \main_reg|rf_out2~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N4
cycloneive_lcell_comb \main_reg|rf_out2~579 (
// Equation(s):
// \main_reg|rf_out2~579_combout  = (\reg_read_addr2[0]~12_combout  & (((\reg_read_addr2[1]~11_combout )))) # (!\reg_read_addr2[0]~12_combout  & ((\reg_read_addr2[1]~11_combout  & ((\main_reg|regFile[10][4]~q ))) # (!\reg_read_addr2[1]~11_combout  & 
// (\main_reg|regFile[8][4]~q ))))

	.dataa(\main_reg|regFile[8][4]~q ),
	.datab(\reg_read_addr2[0]~12_combout ),
	.datac(\reg_read_addr2[1]~11_combout ),
	.datad(\main_reg|regFile[10][4]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~579_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~579 .lut_mask = 16'hF2C2;
defparam \main_reg|rf_out2~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N18
cycloneive_lcell_comb \main_reg|rf_out2~580 (
// Equation(s):
// \main_reg|rf_out2~580_combout  = (\main_reg|rf_out2~579_combout  & ((\main_reg|regFile[11][4]~q ) # ((!\reg_read_addr2[0]~12_combout )))) # (!\main_reg|rf_out2~579_combout  & (((\main_reg|regFile[9][4]~q  & \reg_read_addr2[0]~12_combout ))))

	.dataa(\main_reg|regFile[11][4]~q ),
	.datab(\main_reg|rf_out2~579_combout ),
	.datac(\main_reg|regFile[9][4]~q ),
	.datad(\reg_read_addr2[0]~12_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~580_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~580 .lut_mask = 16'hB8CC;
defparam \main_reg|rf_out2~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N20
cycloneive_lcell_comb \main_reg|rf_out2~583 (
// Equation(s):
// \main_reg|rf_out2~583_combout  = (\reg_read_addr2[3]~9_combout  & (((\main_reg|rf_out2~580_combout ) # (\reg_read_addr2[2]~10_combout )))) # (!\reg_read_addr2[3]~9_combout  & (\main_reg|rf_out2~582_combout  & ((!\reg_read_addr2[2]~10_combout ))))

	.dataa(\main_reg|rf_out2~582_combout ),
	.datab(\reg_read_addr2[3]~9_combout ),
	.datac(\main_reg|rf_out2~580_combout ),
	.datad(\reg_read_addr2[2]~10_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~583_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~583 .lut_mask = 16'hCCE2;
defparam \main_reg|rf_out2~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N22
cycloneive_lcell_comb \main_reg|rf_out2~586 (
// Equation(s):
// \main_reg|rf_out2~586_combout  = (\reg_read_addr2[2]~10_combout  & ((\main_reg|rf_out2~583_combout  & ((\main_reg|rf_out2~585_combout ))) # (!\main_reg|rf_out2~583_combout  & (\main_reg|rf_out2~578_combout )))) # (!\reg_read_addr2[2]~10_combout  & 
// (((\main_reg|rf_out2~583_combout ))))

	.dataa(\main_reg|rf_out2~578_combout ),
	.datab(\reg_read_addr2[2]~10_combout ),
	.datac(\main_reg|rf_out2~585_combout ),
	.datad(\main_reg|rf_out2~583_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~586_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~586 .lut_mask = 16'hF388;
defparam \main_reg|rf_out2~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N22
cycloneive_lcell_comb \main_reg|rf_out2~587 (
// Equation(s):
// \main_reg|rf_out2~587_combout  = (\reg_read_addr2[4]~13_combout  & (\main_reg|rf_out2~576_combout )) # (!\reg_read_addr2[4]~13_combout  & ((\main_reg|rf_out2~586_combout )))

	.dataa(\reg_read_addr2[4]~13_combout ),
	.datab(gnd),
	.datac(\main_reg|rf_out2~576_combout ),
	.datad(\main_reg|rf_out2~586_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out2~587_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out2~587 .lut_mask = 16'hF5A0;
defparam \main_reg|rf_out2~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N23
dffeas \main_reg|rf_out2[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out2~587_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out2[4] .is_wysiwyg = "true";
defparam \main_reg|rf_out2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N28
cycloneive_lcell_comb \mem_data_in[4]~31 (
// Equation(s):
// \mem_data_in[4]~31_combout  = (\main_reg|rf_out2 [4] & \Equal8~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|rf_out2 [4]),
	.datad(\Equal8~0_combout ),
	.cin(gnd),
	.combout(\mem_data_in[4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mem_data_in[4]~31 .lut_mask = 16'hF000;
defparam \mem_data_in[4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N10
cycloneive_lcell_comb \main_reg|regFile~813 (
// Equation(s):
// \main_reg|regFile~813_combout  = (\PC[7]~reg0_q  & (((!\Equal5~0_combout ) # (!\my_program|altsyncram_component|auto_generated|q_a [5])) # (!\my_program|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\PC[7]~reg0_q ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~813_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~813 .lut_mask = 16'h2AAA;
defparam \main_reg|regFile~813 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N24
cycloneive_lcell_comb \main_reg|regFile~814 (
// Equation(s):
// \main_reg|regFile~814_combout  = (\reg_data_in[1]~15_combout  & (((\alu|Mux25~16_combout )) # (!\alu_ctrl~19_combout ))) # (!\reg_data_in[1]~15_combout  & (((\main_reg|regFile~813_combout ))))

	.dataa(\reg_data_in[1]~15_combout ),
	.datab(\alu_ctrl~19_combout ),
	.datac(\alu|Mux25~16_combout ),
	.datad(\main_reg|regFile~813_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~814_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~814 .lut_mask = 16'hF7A2;
defparam \main_reg|regFile~814 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N12
cycloneive_lcell_comb \alu|Mux25~15 (
// Equation(s):
// \alu|Mux25~15_combout  = (\alu|Mux25~14_combout  & ((\alu|Add0~14_combout ) # ((!\alu|Mux25~3_combout )))) # (!\alu|Mux25~14_combout  & (((\alu|ShiftLeft0~30_combout  & \alu|Mux25~3_combout ))))

	.dataa(\alu|Add0~14_combout ),
	.datab(\alu|ShiftLeft0~30_combout ),
	.datac(\alu|Mux25~14_combout ),
	.datad(\alu|Mux25~3_combout ),
	.cin(gnd),
	.combout(\alu|Mux25~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux25~15 .lut_mask = 16'hACF0;
defparam \alu|Mux25~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N10
cycloneive_lcell_comb \main_reg|regFile~815 (
// Equation(s):
// \main_reg|regFile~815_combout  = (\reg_store_addr[3]~0_combout  & (((\reg_data_in[1]~15_combout )))) # (!\reg_store_addr[3]~0_combout  & (\main_reg|regFile~814_combout  & ((\alu|Mux25~15_combout ) # (!\reg_data_in[1]~15_combout ))))

	.dataa(\main_reg|regFile~814_combout ),
	.datab(\reg_store_addr[3]~0_combout ),
	.datac(\reg_data_in[1]~15_combout ),
	.datad(\alu|Mux25~15_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~815_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~815 .lut_mask = 16'hE2C2;
defparam \main_reg|regFile~815 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N28
cycloneive_lcell_comb \main_reg|regFile~816 (
// Equation(s):
// \main_reg|regFile~816_combout  = (\reg_data_in[1]~3_combout  & ((\main_reg|regFile~815_combout  & ((\main_memory|altsyncram_component|auto_generated|q_a [7]))) # (!\main_reg|regFile~815_combout  & (\Add6~14_combout )))) # (!\reg_data_in[1]~3_combout  & 
// (((\main_reg|regFile~815_combout ))))

	.dataa(\Add6~14_combout ),
	.datab(\reg_data_in[1]~3_combout ),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [7]),
	.datad(\main_reg|regFile~815_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~816_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~816 .lut_mask = 16'hF388;
defparam \main_reg|regFile~816 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N18
cycloneive_lcell_comb \main_reg|regFile~828 (
// Equation(s):
// \main_reg|regFile~828_combout  = (\main_reg|regFile~71_combout  & (\main_reg|regFile~827_combout )) # (!\main_reg|regFile~71_combout  & ((\main_reg|regFile~827_combout  & (\main_reg|rf_out2 [7])) # (!\main_reg|regFile~827_combout  & 
// ((\main_reg|regFile~816_combout )))))

	.dataa(\main_reg|regFile~71_combout ),
	.datab(\main_reg|regFile~827_combout ),
	.datac(\main_reg|rf_out2 [7]),
	.datad(\main_reg|regFile~816_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~828_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~828 .lut_mask = 16'hD9C8;
defparam \main_reg|regFile~828 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N22
cycloneive_lcell_comb \main_reg|regFile~839 (
// Equation(s):
// \main_reg|regFile~839_combout  = (\wen_prot~q  & (((\main_reg|regFile~828_combout )))) # (!\wen_prot~q  & ((\reg_store_addr[4]~3_combout  & (\main_reg|regFile~838_combout )) # (!\reg_store_addr[4]~3_combout  & ((\main_reg|regFile~828_combout )))))

	.dataa(\wen_prot~q ),
	.datab(\main_reg|regFile~838_combout ),
	.datac(\reg_store_addr[4]~3_combout ),
	.datad(\main_reg|regFile~828_combout ),
	.cin(gnd),
	.combout(\main_reg|regFile~839_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile~839 .lut_mask = 16'hEF40;
defparam \main_reg|regFile~839 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N22
cycloneive_lcell_comb \main_reg|regFile[23][7]~feeder (
// Equation(s):
// \main_reg|regFile[23][7]~feeder_combout  = \main_reg|regFile~839_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\main_reg|regFile~839_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\main_reg|regFile[23][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|regFile[23][7]~feeder .lut_mask = 16'hF0F0;
defparam \main_reg|regFile[23][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y43_N23
dffeas \main_reg|regFile[23][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|regFile[23][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|regFile[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|regFile[23][7] .is_wysiwyg = "true";
defparam \main_reg|regFile[23][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N16
cycloneive_lcell_comb \main_reg|rf_out1~552 (
// Equation(s):
// \main_reg|rf_out1~552_combout  = (\reg_read_addr1[3]~3_combout  & (((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & (\main_reg|regFile[23][7]~q )) # (!\reg_read_addr1[2]~2_combout  & 
// ((\main_reg|regFile[19][7]~q )))))

	.dataa(\main_reg|regFile[23][7]~q ),
	.datab(\main_reg|regFile[19][7]~q ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~552_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~552 .lut_mask = 16'hFA0C;
defparam \main_reg|rf_out1~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y43_N28
cycloneive_lcell_comb \main_reg|rf_out1~553 (
// Equation(s):
// \main_reg|rf_out1~553_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~552_combout  & ((\main_reg|regFile[31][7]~q ))) # (!\main_reg|rf_out1~552_combout  & (\main_reg|regFile[27][7]~q )))) # (!\reg_read_addr1[3]~3_combout  & 
// (\main_reg|rf_out1~552_combout ))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|rf_out1~552_combout ),
	.datac(\main_reg|regFile[27][7]~q ),
	.datad(\main_reg|regFile[31][7]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~553_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~553 .lut_mask = 16'hEC64;
defparam \main_reg|rf_out1~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N12
cycloneive_lcell_comb \main_reg|rf_out1~547 (
// Equation(s):
// \main_reg|rf_out1~547_combout  = (\reg_read_addr1[3]~3_combout  & (\reg_read_addr1[2]~2_combout )) # (!\reg_read_addr1[3]~3_combout  & ((\reg_read_addr1[2]~2_combout  & ((\main_reg|regFile[21][7]~q ))) # (!\reg_read_addr1[2]~2_combout  & 
// (\main_reg|regFile[17][7]~q ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[17][7]~q ),
	.datad(\main_reg|regFile[21][7]~q ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~547_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~547 .lut_mask = 16'hDC98;
defparam \main_reg|rf_out1~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y40_N2
cycloneive_lcell_comb \main_reg|rf_out1~548 (
// Equation(s):
// \main_reg|rf_out1~548_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~547_combout  & ((\main_reg|regFile[29][7]~q ))) # (!\main_reg|rf_out1~547_combout  & (\main_reg|regFile[25][7]~q )))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~547_combout ))))

	.dataa(\reg_read_addr1[3]~3_combout ),
	.datab(\main_reg|regFile[25][7]~q ),
	.datac(\main_reg|regFile[29][7]~q ),
	.datad(\main_reg|rf_out1~547_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~548_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~548 .lut_mask = 16'hF588;
defparam \main_reg|rf_out1~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N20
cycloneive_lcell_comb \main_reg|rf_out1~549 (
// Equation(s):
// \main_reg|rf_out1~549_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|regFile[24][7]~q ) # ((\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (((\main_reg|regFile[16][7]~q  & !\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[24][7]~q ),
	.datab(\main_reg|regFile[16][7]~q ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~549_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~549 .lut_mask = 16'hF0AC;
defparam \main_reg|rf_out1~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y37_N16
cycloneive_lcell_comb \main_reg|rf_out1~550 (
// Equation(s):
// \main_reg|rf_out1~550_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~549_combout  & (\main_reg|regFile[28][7]~q )) # (!\main_reg|rf_out1~549_combout  & ((\main_reg|regFile[20][7]~q ))))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~549_combout ))))

	.dataa(\main_reg|regFile[28][7]~q ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[20][7]~q ),
	.datad(\main_reg|rf_out1~549_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~550_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~550 .lut_mask = 16'hBBC0;
defparam \main_reg|rf_out1~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y40_N4
cycloneive_lcell_comb \main_reg|rf_out1~551 (
// Equation(s):
// \main_reg|rf_out1~551_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & (\main_reg|rf_out1~548_combout )) # (!\reg_read_addr1[0]~5_combout  & 
// ((\main_reg|rf_out1~550_combout )))))

	.dataa(\main_reg|rf_out1~548_combout ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|rf_out1~550_combout ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~551_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~551 .lut_mask = 16'hEE30;
defparam \main_reg|rf_out1~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N10
cycloneive_lcell_comb \main_reg|rf_out1~545 (
// Equation(s):
// \main_reg|rf_out1~545_combout  = (\reg_read_addr1[3]~3_combout  & (((\main_reg|regFile[26][7]~q ) # (\reg_read_addr1[2]~2_combout )))) # (!\reg_read_addr1[3]~3_combout  & (\main_reg|regFile[18][7]~q  & ((!\reg_read_addr1[2]~2_combout ))))

	.dataa(\main_reg|regFile[18][7]~q ),
	.datab(\main_reg|regFile[26][7]~q ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\reg_read_addr1[2]~2_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~545_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~545 .lut_mask = 16'hF0CA;
defparam \main_reg|rf_out1~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y41_N0
cycloneive_lcell_comb \main_reg|rf_out1~546 (
// Equation(s):
// \main_reg|rf_out1~546_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~545_combout  & ((\main_reg|regFile[30][7]~q ))) # (!\main_reg|rf_out1~545_combout  & (\main_reg|regFile[22][7]~q )))) # (!\reg_read_addr1[2]~2_combout  & 
// (((\main_reg|rf_out1~545_combout ))))

	.dataa(\main_reg|regFile[22][7]~q ),
	.datab(\reg_read_addr1[2]~2_combout ),
	.datac(\main_reg|regFile[30][7]~q ),
	.datad(\main_reg|rf_out1~545_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~546_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~546 .lut_mask = 16'hF388;
defparam \main_reg|rf_out1~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y42_N16
cycloneive_lcell_comb \main_reg|rf_out1~554 (
// Equation(s):
// \main_reg|rf_out1~554_combout  = (\reg_read_addr1[1]~4_combout  & ((\main_reg|rf_out1~551_combout  & (\main_reg|rf_out1~553_combout )) # (!\main_reg|rf_out1~551_combout  & ((\main_reg|rf_out1~546_combout ))))) # (!\reg_read_addr1[1]~4_combout  & 
// (((\main_reg|rf_out1~551_combout ))))

	.dataa(\main_reg|rf_out1~553_combout ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|rf_out1~551_combout ),
	.datad(\main_reg|rf_out1~546_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~554_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~554 .lut_mask = 16'hBCB0;
defparam \main_reg|rf_out1~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N28
cycloneive_lcell_comb \main_reg|rf_out1~562 (
// Equation(s):
// \main_reg|rf_out1~562_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[14][7]~q ))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|regFile[12][7]~q ))))

	.dataa(\reg_read_addr1[0]~5_combout ),
	.datab(\main_reg|regFile[12][7]~q ),
	.datac(\main_reg|regFile[14][7]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~562_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~562 .lut_mask = 16'hFA44;
defparam \main_reg|rf_out1~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N2
cycloneive_lcell_comb \main_reg|rf_out1~563 (
// Equation(s):
// \main_reg|rf_out1~563_combout  = (\reg_read_addr1[0]~5_combout  & ((\main_reg|rf_out1~562_combout  & (\main_reg|regFile[15][7]~q )) # (!\main_reg|rf_out1~562_combout  & ((\main_reg|regFile[13][7]~q ))))) # (!\reg_read_addr1[0]~5_combout  & 
// (((\main_reg|rf_out1~562_combout ))))

	.dataa(\main_reg|regFile[15][7]~q ),
	.datab(\main_reg|regFile[13][7]~q ),
	.datac(\reg_read_addr1[0]~5_combout ),
	.datad(\main_reg|rf_out1~562_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~563_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~563 .lut_mask = 16'hAFC0;
defparam \main_reg|rf_out1~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N8
cycloneive_lcell_comb \main_reg|rf_out1~557 (
// Equation(s):
// \main_reg|rf_out1~557_combout  = (\reg_read_addr1[0]~5_combout  & (((\reg_read_addr1[1]~4_combout )))) # (!\reg_read_addr1[0]~5_combout  & ((\reg_read_addr1[1]~4_combout  & ((\main_reg|regFile[6][7]~q ))) # (!\reg_read_addr1[1]~4_combout  & 
// (\main_reg|regFile[4][7]~q ))))

	.dataa(\main_reg|regFile[4][7]~q ),
	.datab(\reg_read_addr1[0]~5_combout ),
	.datac(\main_reg|regFile[6][7]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~557_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~557 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out1~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N30
cycloneive_lcell_comb \main_reg|rf_out1~558 (
// Equation(s):
// \main_reg|rf_out1~558_combout  = (\main_reg|rf_out1~557_combout  & ((\main_reg|regFile[7][7]~q ) # ((!\reg_read_addr1[0]~5_combout )))) # (!\main_reg|rf_out1~557_combout  & (((\main_reg|regFile[5][7]~q  & \reg_read_addr1[0]~5_combout ))))

	.dataa(\main_reg|rf_out1~557_combout ),
	.datab(\main_reg|regFile[7][7]~q ),
	.datac(\main_reg|regFile[5][7]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~558_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~558 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out1~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N22
cycloneive_lcell_comb \main_reg|rf_out1~559 (
// Equation(s):
// \main_reg|rf_out1~559_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & ((\main_reg|regFile[1][7]~q ))) # (!\reg_read_addr1[0]~5_combout  & 
// (\main_reg|regFile[0][7]~q ))))

	.dataa(\main_reg|regFile[0][7]~q ),
	.datab(\reg_read_addr1[1]~4_combout ),
	.datac(\main_reg|regFile[1][7]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~559_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~559 .lut_mask = 16'hFC22;
defparam \main_reg|rf_out1~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y41_N16
cycloneive_lcell_comb \main_reg|rf_out1~560 (
// Equation(s):
// \main_reg|rf_out1~560_combout  = (\main_reg|rf_out1~559_combout  & ((\main_reg|regFile[3][7]~q ) # ((!\reg_read_addr1[1]~4_combout )))) # (!\main_reg|rf_out1~559_combout  & (((\main_reg|regFile[2][7]~q  & \reg_read_addr1[1]~4_combout ))))

	.dataa(\main_reg|rf_out1~559_combout ),
	.datab(\main_reg|regFile[3][7]~q ),
	.datac(\main_reg|regFile[2][7]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~560_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~560 .lut_mask = 16'hD8AA;
defparam \main_reg|rf_out1~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N26
cycloneive_lcell_comb \main_reg|rf_out1~561 (
// Equation(s):
// \main_reg|rf_out1~561_combout  = (\reg_read_addr1[2]~2_combout  & ((\main_reg|rf_out1~558_combout ) # ((\reg_read_addr1[3]~3_combout )))) # (!\reg_read_addr1[2]~2_combout  & (((!\reg_read_addr1[3]~3_combout  & \main_reg|rf_out1~560_combout ))))

	.dataa(\reg_read_addr1[2]~2_combout ),
	.datab(\main_reg|rf_out1~558_combout ),
	.datac(\reg_read_addr1[3]~3_combout ),
	.datad(\main_reg|rf_out1~560_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~561_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~561 .lut_mask = 16'hADA8;
defparam \main_reg|rf_out1~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N14
cycloneive_lcell_comb \main_reg|rf_out1~555 (
// Equation(s):
// \main_reg|rf_out1~555_combout  = (\reg_read_addr1[1]~4_combout  & (((\reg_read_addr1[0]~5_combout )))) # (!\reg_read_addr1[1]~4_combout  & ((\reg_read_addr1[0]~5_combout  & (\main_reg|regFile[9][7]~q )) # (!\reg_read_addr1[0]~5_combout  & 
// ((\main_reg|regFile[8][7]~q )))))

	.dataa(\reg_read_addr1[1]~4_combout ),
	.datab(\main_reg|regFile[9][7]~q ),
	.datac(\main_reg|regFile[8][7]~q ),
	.datad(\reg_read_addr1[0]~5_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~555_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~555 .lut_mask = 16'hEE50;
defparam \main_reg|rf_out1~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y41_N0
cycloneive_lcell_comb \main_reg|rf_out1~556 (
// Equation(s):
// \main_reg|rf_out1~556_combout  = (\main_reg|rf_out1~555_combout  & ((\main_reg|regFile[11][7]~q ) # ((!\reg_read_addr1[1]~4_combout )))) # (!\main_reg|rf_out1~555_combout  & (((\main_reg|regFile[10][7]~q  & \reg_read_addr1[1]~4_combout ))))

	.dataa(\main_reg|regFile[11][7]~q ),
	.datab(\main_reg|rf_out1~555_combout ),
	.datac(\main_reg|regFile[10][7]~q ),
	.datad(\reg_read_addr1[1]~4_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~556_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~556 .lut_mask = 16'hB8CC;
defparam \main_reg|rf_out1~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y42_N16
cycloneive_lcell_comb \main_reg|rf_out1~564 (
// Equation(s):
// \main_reg|rf_out1~564_combout  = (\reg_read_addr1[3]~3_combout  & ((\main_reg|rf_out1~561_combout  & (\main_reg|rf_out1~563_combout )) # (!\main_reg|rf_out1~561_combout  & ((\main_reg|rf_out1~556_combout ))))) # (!\reg_read_addr1[3]~3_combout  & 
// (((\main_reg|rf_out1~561_combout ))))

	.dataa(\main_reg|rf_out1~563_combout ),
	.datab(\reg_read_addr1[3]~3_combout ),
	.datac(\main_reg|rf_out1~561_combout ),
	.datad(\main_reg|rf_out1~556_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~564_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~564 .lut_mask = 16'hBCB0;
defparam \main_reg|rf_out1~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N30
cycloneive_lcell_comb \main_reg|rf_out1~729 (
// Equation(s):
// \main_reg|rf_out1~729_combout  = (\reg_read_addr1[4]~1_combout  & ((\my_program|altsyncram_component|auto_generated|q_a [19] & (\main_reg|rf_out1~554_combout )) # (!\my_program|altsyncram_component|auto_generated|q_a [19] & ((\main_reg|rf_out1~564_combout 
// ))))) # (!\reg_read_addr1[4]~1_combout  & (((\main_reg|rf_out1~564_combout ))))

	.dataa(\reg_read_addr1[4]~1_combout ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.datac(\main_reg|rf_out1~554_combout ),
	.datad(\main_reg|rf_out1~564_combout ),
	.cin(gnd),
	.combout(\main_reg|rf_out1~729_combout ),
	.cout());
// synopsys translate_off
defparam \main_reg|rf_out1~729 .lut_mask = 16'hF780;
defparam \main_reg|rf_out1~729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N31
dffeas \main_reg|rf_out1[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\main_reg|rf_out1~729_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\main_reg|rf_out1~84_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_reg|rf_out1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \main_reg|rf_out1[7] .is_wysiwyg = "true";
defparam \main_reg|rf_out1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N8
cycloneive_lcell_comb \Add5~0 (
// Equation(s):
// \Add5~0_combout  = (\instr[20]~10_combout  & (\main_reg|rf_out1 [0] $ (VCC))) # (!\instr[20]~10_combout  & (\main_reg|rf_out1 [0] & VCC))
// \Add5~1  = CARRY((\instr[20]~10_combout  & \main_reg|rf_out1 [0]))

	.dataa(\instr[20]~10_combout ),
	.datab(\main_reg|rf_out1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add5~0_combout ),
	.cout(\Add5~1 ));
// synopsys translate_off
defparam \Add5~0 .lut_mask = 16'h6688;
defparam \Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N10
cycloneive_lcell_comb \Add5~2 (
// Equation(s):
// \Add5~2_combout  = (\instr[21]~9_combout  & ((\main_reg|rf_out1 [1] & (\Add5~1  & VCC)) # (!\main_reg|rf_out1 [1] & (!\Add5~1 )))) # (!\instr[21]~9_combout  & ((\main_reg|rf_out1 [1] & (!\Add5~1 )) # (!\main_reg|rf_out1 [1] & ((\Add5~1 ) # (GND)))))
// \Add5~3  = CARRY((\instr[21]~9_combout  & (!\main_reg|rf_out1 [1] & !\Add5~1 )) # (!\instr[21]~9_combout  & ((!\Add5~1 ) # (!\main_reg|rf_out1 [1]))))

	.dataa(\instr[21]~9_combout ),
	.datab(\main_reg|rf_out1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~1 ),
	.combout(\Add5~2_combout ),
	.cout(\Add5~3 ));
// synopsys translate_off
defparam \Add5~2 .lut_mask = 16'h9617;
defparam \Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N12
cycloneive_lcell_comb \Add5~4 (
// Equation(s):
// \Add5~4_combout  = ((\main_reg|rf_out1 [2] $ (\instr[22]~8_combout  $ (!\Add5~3 )))) # (GND)
// \Add5~5  = CARRY((\main_reg|rf_out1 [2] & ((\instr[22]~8_combout ) # (!\Add5~3 ))) # (!\main_reg|rf_out1 [2] & (\instr[22]~8_combout  & !\Add5~3 )))

	.dataa(\main_reg|rf_out1 [2]),
	.datab(\instr[22]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~3 ),
	.combout(\Add5~4_combout ),
	.cout(\Add5~5 ));
// synopsys translate_off
defparam \Add5~4 .lut_mask = 16'h698E;
defparam \Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N14
cycloneive_lcell_comb \Add5~6 (
// Equation(s):
// \Add5~6_combout  = (\main_reg|rf_out1 [3] & ((\instr[23]~11_combout  & (\Add5~5  & VCC)) # (!\instr[23]~11_combout  & (!\Add5~5 )))) # (!\main_reg|rf_out1 [3] & ((\instr[23]~11_combout  & (!\Add5~5 )) # (!\instr[23]~11_combout  & ((\Add5~5 ) # (GND)))))
// \Add5~7  = CARRY((\main_reg|rf_out1 [3] & (!\instr[23]~11_combout  & !\Add5~5 )) # (!\main_reg|rf_out1 [3] & ((!\Add5~5 ) # (!\instr[23]~11_combout ))))

	.dataa(\main_reg|rf_out1 [3]),
	.datab(\instr[23]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~5 ),
	.combout(\Add5~6_combout ),
	.cout(\Add5~7 ));
// synopsys translate_off
defparam \Add5~6 .lut_mask = 16'h9617;
defparam \Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N16
cycloneive_lcell_comb \Add5~8 (
// Equation(s):
// \Add5~8_combout  = ((\main_reg|rf_out1 [4] $ (\instr[24]~7_combout  $ (!\Add5~7 )))) # (GND)
// \Add5~9  = CARRY((\main_reg|rf_out1 [4] & ((\instr[24]~7_combout ) # (!\Add5~7 ))) # (!\main_reg|rf_out1 [4] & (\instr[24]~7_combout  & !\Add5~7 )))

	.dataa(\main_reg|rf_out1 [4]),
	.datab(\instr[24]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~7 ),
	.combout(\Add5~8_combout ),
	.cout(\Add5~9 ));
// synopsys translate_off
defparam \Add5~8 .lut_mask = 16'h698E;
defparam \Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N18
cycloneive_lcell_comb \Add5~10 (
// Equation(s):
// \Add5~10_combout  = (\instr[25]~0_combout  & ((\main_reg|rf_out1 [5] & (\Add5~9  & VCC)) # (!\main_reg|rf_out1 [5] & (!\Add5~9 )))) # (!\instr[25]~0_combout  & ((\main_reg|rf_out1 [5] & (!\Add5~9 )) # (!\main_reg|rf_out1 [5] & ((\Add5~9 ) # (GND)))))
// \Add5~11  = CARRY((\instr[25]~0_combout  & (!\main_reg|rf_out1 [5] & !\Add5~9 )) # (!\instr[25]~0_combout  & ((!\Add5~9 ) # (!\main_reg|rf_out1 [5]))))

	.dataa(\instr[25]~0_combout ),
	.datab(\main_reg|rf_out1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~9 ),
	.combout(\Add5~10_combout ),
	.cout(\Add5~11 ));
// synopsys translate_off
defparam \Add5~10 .lut_mask = 16'h9617;
defparam \Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N20
cycloneive_lcell_comb \Add5~12 (
// Equation(s):
// \Add5~12_combout  = ((\instr[26]~6_combout  $ (\main_reg|rf_out1 [6] $ (!\Add5~11 )))) # (GND)
// \Add5~13  = CARRY((\instr[26]~6_combout  & ((\main_reg|rf_out1 [6]) # (!\Add5~11 ))) # (!\instr[26]~6_combout  & (\main_reg|rf_out1 [6] & !\Add5~11 )))

	.dataa(\instr[26]~6_combout ),
	.datab(\main_reg|rf_out1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add5~11 ),
	.combout(\Add5~12_combout ),
	.cout(\Add5~13 ));
// synopsys translate_off
defparam \Add5~12 .lut_mask = 16'h698E;
defparam \Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N22
cycloneive_lcell_comb \Add5~14 (
// Equation(s):
// \Add5~14_combout  = \main_reg|rf_out1 [7] $ (\Add5~13  $ (\instr[27]~5_combout ))

	.dataa(gnd),
	.datab(\main_reg|rf_out1 [7]),
	.datac(gnd),
	.datad(\instr[27]~5_combout ),
	.cin(\Add5~13 ),
	.combout(\Add5~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~14 .lut_mask = 16'hC33C;
defparam \Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N26
cycloneive_lcell_comb \PC~28 (
// Equation(s):
// \PC~28_combout  = (\PC[7]~3_combout  & (!\Add3~14_combout )) # (!\PC[7]~3_combout  & ((!\Add5~14_combout )))

	.dataa(gnd),
	.datab(\Add3~14_combout ),
	.datac(\PC[7]~3_combout ),
	.datad(\Add5~14_combout ),
	.cin(gnd),
	.combout(\PC~28_combout ),
	.cout());
// synopsys translate_off
defparam \PC~28 .lut_mask = 16'h303F;
defparam \PC~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N0
cycloneive_lcell_comb \Add4~0 (
// Equation(s):
// \Add4~0_combout  = (\my_program|altsyncram_component|auto_generated|q_a [12] & (\PC[0]~reg0_q  $ (VCC))) # (!\my_program|altsyncram_component|auto_generated|q_a [12] & (\PC[0]~reg0_q  & VCC))
// \Add4~1  = CARRY((\my_program|altsyncram_component|auto_generated|q_a [12] & \PC[0]~reg0_q ))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [12]),
	.datab(\PC[0]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add4~0_combout ),
	.cout(\Add4~1 ));
// synopsys translate_off
defparam \Add4~0 .lut_mask = 16'h6688;
defparam \Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N2
cycloneive_lcell_comb \Add4~2 (
// Equation(s):
// \Add4~2_combout  = (\PC[1]~reg0_q  & ((\my_program|altsyncram_component|auto_generated|q_a [13] & (\Add4~1  & VCC)) # (!\my_program|altsyncram_component|auto_generated|q_a [13] & (!\Add4~1 )))) # (!\PC[1]~reg0_q  & 
// ((\my_program|altsyncram_component|auto_generated|q_a [13] & (!\Add4~1 )) # (!\my_program|altsyncram_component|auto_generated|q_a [13] & ((\Add4~1 ) # (GND)))))
// \Add4~3  = CARRY((\PC[1]~reg0_q  & (!\my_program|altsyncram_component|auto_generated|q_a [13] & !\Add4~1 )) # (!\PC[1]~reg0_q  & ((!\Add4~1 ) # (!\my_program|altsyncram_component|auto_generated|q_a [13]))))

	.dataa(\PC[1]~reg0_q ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~1 ),
	.combout(\Add4~2_combout ),
	.cout(\Add4~3 ));
// synopsys translate_off
defparam \Add4~2 .lut_mask = 16'h9617;
defparam \Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N4
cycloneive_lcell_comb \Add4~4 (
// Equation(s):
// \Add4~4_combout  = ((\my_program|altsyncram_component|auto_generated|q_a [14] $ (\PC[2]~reg0_q  $ (!\Add4~3 )))) # (GND)
// \Add4~5  = CARRY((\my_program|altsyncram_component|auto_generated|q_a [14] & ((\PC[2]~reg0_q ) # (!\Add4~3 ))) # (!\my_program|altsyncram_component|auto_generated|q_a [14] & (\PC[2]~reg0_q  & !\Add4~3 )))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [14]),
	.datab(\PC[2]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~3 ),
	.combout(\Add4~4_combout ),
	.cout(\Add4~5 ));
// synopsys translate_off
defparam \Add4~4 .lut_mask = 16'h698E;
defparam \Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N6
cycloneive_lcell_comb \Add4~6 (
// Equation(s):
// \Add4~6_combout  = (\my_program|altsyncram_component|auto_generated|q_a [15] & ((\PC[3]~reg0_q  & (\Add4~5  & VCC)) # (!\PC[3]~reg0_q  & (!\Add4~5 )))) # (!\my_program|altsyncram_component|auto_generated|q_a [15] & ((\PC[3]~reg0_q  & (!\Add4~5 )) # 
// (!\PC[3]~reg0_q  & ((\Add4~5 ) # (GND)))))
// \Add4~7  = CARRY((\my_program|altsyncram_component|auto_generated|q_a [15] & (!\PC[3]~reg0_q  & !\Add4~5 )) # (!\my_program|altsyncram_component|auto_generated|q_a [15] & ((!\Add4~5 ) # (!\PC[3]~reg0_q ))))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [15]),
	.datab(\PC[3]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~5 ),
	.combout(\Add4~6_combout ),
	.cout(\Add4~7 ));
// synopsys translate_off
defparam \Add4~6 .lut_mask = 16'h9617;
defparam \Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N8
cycloneive_lcell_comb \Add4~8 (
// Equation(s):
// \Add4~8_combout  = ((\my_program|altsyncram_component|auto_generated|q_a [16] $ (\PC[4]~reg0_q  $ (!\Add4~7 )))) # (GND)
// \Add4~9  = CARRY((\my_program|altsyncram_component|auto_generated|q_a [16] & ((\PC[4]~reg0_q ) # (!\Add4~7 ))) # (!\my_program|altsyncram_component|auto_generated|q_a [16] & (\PC[4]~reg0_q  & !\Add4~7 )))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [16]),
	.datab(\PC[4]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~7 ),
	.combout(\Add4~8_combout ),
	.cout(\Add4~9 ));
// synopsys translate_off
defparam \Add4~8 .lut_mask = 16'h698E;
defparam \Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N10
cycloneive_lcell_comb \Add4~10 (
// Equation(s):
// \Add4~10_combout  = (\my_program|altsyncram_component|auto_generated|q_a [17] & ((\PC[5]~reg0_q  & (\Add4~9  & VCC)) # (!\PC[5]~reg0_q  & (!\Add4~9 )))) # (!\my_program|altsyncram_component|auto_generated|q_a [17] & ((\PC[5]~reg0_q  & (!\Add4~9 )) # 
// (!\PC[5]~reg0_q  & ((\Add4~9 ) # (GND)))))
// \Add4~11  = CARRY((\my_program|altsyncram_component|auto_generated|q_a [17] & (!\PC[5]~reg0_q  & !\Add4~9 )) # (!\my_program|altsyncram_component|auto_generated|q_a [17] & ((!\Add4~9 ) # (!\PC[5]~reg0_q ))))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [17]),
	.datab(\PC[5]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~9 ),
	.combout(\Add4~10_combout ),
	.cout(\Add4~11 ));
// synopsys translate_off
defparam \Add4~10 .lut_mask = 16'h9617;
defparam \Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N12
cycloneive_lcell_comb \Add4~12 (
// Equation(s):
// \Add4~12_combout  = ((\PC[6]~reg0_q  $ (\my_program|altsyncram_component|auto_generated|q_a [18] $ (!\Add4~11 )))) # (GND)
// \Add4~13  = CARRY((\PC[6]~reg0_q  & ((\my_program|altsyncram_component|auto_generated|q_a [18]) # (!\Add4~11 ))) # (!\PC[6]~reg0_q  & (\my_program|altsyncram_component|auto_generated|q_a [18] & !\Add4~11 )))

	.dataa(\PC[6]~reg0_q ),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~11 ),
	.combout(\Add4~12_combout ),
	.cout(\Add4~13 ));
// synopsys translate_off
defparam \Add4~12 .lut_mask = 16'h698E;
defparam \Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N14
cycloneive_lcell_comb \Add4~14 (
// Equation(s):
// \Add4~14_combout  = \my_program|altsyncram_component|auto_generated|q_a [19] $ (\Add4~13  $ (\PC[7]~reg0_q ))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC[7]~reg0_q ),
	.cin(\Add4~13 ),
	.combout(\Add4~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~14 .lut_mask = 16'hA55A;
defparam \Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N12
cycloneive_lcell_comb \PC~29 (
// Equation(s):
// \PC~29_combout  = (\PC[7]~3_combout  & (!\Add6~14_combout )) # (!\PC[7]~3_combout  & ((!\Add4~14_combout )))

	.dataa(gnd),
	.datab(\Add6~14_combout ),
	.datac(\PC[7]~3_combout ),
	.datad(\Add4~14_combout ),
	.cin(gnd),
	.combout(\PC~29_combout ),
	.cout());
// synopsys translate_off
defparam \PC~29 .lut_mask = 16'h303F;
defparam \PC~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N18
cycloneive_lcell_comb \Equal12~0 (
// Equation(s):
// \Equal12~0_combout  = (\my_program|altsyncram_component|auto_generated|q_a [5] & (\Equal7~0_combout  & (\my_program|altsyncram_component|auto_generated|q_a [6] & !\my_program|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datab(\Equal7~0_combout ),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal12~0 .lut_mask = 16'h0080;
defparam \Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N20
cycloneive_lcell_comb \Equal13~0 (
// Equation(s):
// \Equal13~0_combout  = (\my_program|altsyncram_component|auto_generated|q_a [3] & (!\my_program|altsyncram_component|auto_generated|q_a [4] & \Equal11~1_combout ))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [3]),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(\Equal11~1_combout ),
	.cin(gnd),
	.combout(\Equal13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal13~0 .lut_mask = 16'h2200;
defparam \Equal13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N16
cycloneive_lcell_comb \alu|Mux0~5 (
// Equation(s):
// \alu|Mux0~5_combout  = (\alu|always0~2_combout  & (((!\alu_ctrl~19_combout )) # (!\alu_ctrl~22_combout ))) # (!\alu|always0~2_combout  & (!\alu|Mux30~5_combout  & ((!\alu_ctrl~19_combout ) # (!\alu_ctrl~22_combout ))))

	.dataa(\alu|always0~2_combout ),
	.datab(\alu_ctrl~22_combout ),
	.datac(\alu|Mux30~5_combout ),
	.datad(\alu_ctrl~19_combout ),
	.cin(gnd),
	.combout(\alu|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux0~5 .lut_mask = 16'h23AF;
defparam \alu|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N30
cycloneive_lcell_comb \alu|Mux0~6 (
// Equation(s):
// \alu|Mux0~6_combout  = (\alu|Mux30~5_combout  & (\alu_ctrl~21_combout  $ (((\alu_in1[31]~6_combout ) # (!\alu_in2[31]~11_combout )))))

	.dataa(\alu_in2[31]~11_combout ),
	.datab(\alu_in1[31]~6_combout ),
	.datac(\alu|Mux30~5_combout ),
	.datad(\alu_ctrl~21_combout ),
	.cin(gnd),
	.combout(\alu|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux0~6 .lut_mask = 16'h20D0;
defparam \alu|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N4
cycloneive_lcell_comb \alu|Equal0~50 (
// Equation(s):
// \alu|Equal0~50_combout  = (!\alu|Equal0~59_combout  & (!\alu|Equal0~60_combout  & (!\alu|Equal0~61_combout  & !\alu|Equal0~49_combout )))

	.dataa(\alu|Equal0~59_combout ),
	.datab(\alu|Equal0~60_combout ),
	.datac(\alu|Equal0~61_combout ),
	.datad(\alu|Equal0~49_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~50_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~50 .lut_mask = 16'h0001;
defparam \alu|Equal0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N18
cycloneive_lcell_comb \alu|Equal0~36 (
// Equation(s):
// \alu|Equal0~36_combout  = (\alu_in1[31]~6_combout  & (\alu_in2[31]~11_combout  & (\alu_in2[0]~58_combout  $ (!\alu_in1[0]~37_combout )))) # (!\alu_in1[31]~6_combout  & (!\alu_in2[31]~11_combout  & (\alu_in2[0]~58_combout  $ (!\alu_in1[0]~37_combout ))))

	.dataa(\alu_in1[31]~6_combout ),
	.datab(\alu_in2[31]~11_combout ),
	.datac(\alu_in2[0]~58_combout ),
	.datad(\alu_in1[0]~37_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~36_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~36 .lut_mask = 16'h9009;
defparam \alu|Equal0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N28
cycloneive_lcell_comb \alu|Equal0~40 (
// Equation(s):
// \alu|Equal0~40_combout  = (!\alu|Equal0~58_combout  & (!\alu|Equal0~38_combout  & (!\alu|Equal0~39_combout  & !\alu|Equal0~37_combout )))

	.dataa(\alu|Equal0~58_combout ),
	.datab(\alu|Equal0~38_combout ),
	.datac(\alu|Equal0~39_combout ),
	.datad(\alu|Equal0~37_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~40_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~40 .lut_mask = 16'h0001;
defparam \alu|Equal0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N20
cycloneive_lcell_comb \alu|Equal0~43 (
// Equation(s):
// \alu|Equal0~43_combout  = (!\alu|Equal0~41_combout  & (\alu|Equal0~36_combout  & (!\alu|Equal0~42_combout  & \alu|Equal0~40_combout )))

	.dataa(\alu|Equal0~41_combout ),
	.datab(\alu|Equal0~36_combout ),
	.datac(\alu|Equal0~42_combout ),
	.datad(\alu|Equal0~40_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~43_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~43 .lut_mask = 16'h0400;
defparam \alu|Equal0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N12
cycloneive_lcell_comb \alu|Equal0~48 (
// Equation(s):
// \alu|Equal0~48_combout  = (!\alu|Equal0~46_combout  & (!\alu|Equal0~45_combout  & (!\alu|Equal0~44_combout  & !\alu|Equal0~47_combout )))

	.dataa(\alu|Equal0~46_combout ),
	.datab(\alu|Equal0~45_combout ),
	.datac(\alu|Equal0~44_combout ),
	.datad(\alu|Equal0~47_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~48_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~48 .lut_mask = 16'h0001;
defparam \alu|Equal0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N12
cycloneive_lcell_comb \alu|Equal0~52 (
// Equation(s):
// \alu|Equal0~52_combout  = (!\alu|Equal0~69_combout  & (!\alu|Equal0~66_combout  & (!\alu|Equal0~68_combout  & !\alu|Equal0~67_combout )))

	.dataa(\alu|Equal0~69_combout ),
	.datab(\alu|Equal0~66_combout ),
	.datac(\alu|Equal0~68_combout ),
	.datad(\alu|Equal0~67_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~52_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~52 .lut_mask = 16'h0001;
defparam \alu|Equal0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N10
cycloneive_lcell_comb \alu|Equal0~53 (
// Equation(s):
// \alu|Equal0~53_combout  = (!\alu|Equal0~73_combout  & (!\alu|Equal0~72_combout  & (!\alu|Equal0~71_combout  & !\alu|Equal0~70_combout )))

	.dataa(\alu|Equal0~73_combout ),
	.datab(\alu|Equal0~72_combout ),
	.datac(\alu|Equal0~71_combout ),
	.datad(\alu|Equal0~70_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~53_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~53 .lut_mask = 16'h0001;
defparam \alu|Equal0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N12
cycloneive_lcell_comb \alu|Equal0~56 (
// Equation(s):
// \alu|Equal0~56_combout  = (!\alu|Equal0~54_combout  & (!\alu|Equal0~74_combout  & (!\alu|Equal0~55_combout  & !\alu|Equal0~75_combout )))

	.dataa(\alu|Equal0~54_combout ),
	.datab(\alu|Equal0~74_combout ),
	.datac(\alu|Equal0~55_combout ),
	.datad(\alu|Equal0~75_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~56_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~56 .lut_mask = 16'h0001;
defparam \alu|Equal0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N24
cycloneive_lcell_comb \alu|Equal0~51 (
// Equation(s):
// \alu|Equal0~51_combout  = (!\alu|Equal0~65_combout  & (!\alu|Equal0~63_combout  & (!\alu|Equal0~64_combout  & !\alu|Equal0~62_combout )))

	.dataa(\alu|Equal0~65_combout ),
	.datab(\alu|Equal0~63_combout ),
	.datac(\alu|Equal0~64_combout ),
	.datad(\alu|Equal0~62_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~51_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~51 .lut_mask = 16'h0001;
defparam \alu|Equal0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N10
cycloneive_lcell_comb \alu|Equal0~57 (
// Equation(s):
// \alu|Equal0~57_combout  = (\alu|Equal0~52_combout  & (\alu|Equal0~53_combout  & (\alu|Equal0~56_combout  & \alu|Equal0~51_combout )))

	.dataa(\alu|Equal0~52_combout ),
	.datab(\alu|Equal0~53_combout ),
	.datac(\alu|Equal0~56_combout ),
	.datad(\alu|Equal0~51_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~57_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~57 .lut_mask = 16'h8000;
defparam \alu|Equal0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N28
cycloneive_lcell_comb \alu|Mux0~7 (
// Equation(s):
// \alu|Mux0~7_combout  = (\alu|Equal0~50_combout  & (\alu|Equal0~43_combout  & (\alu|Equal0~48_combout  & \alu|Equal0~57_combout )))

	.dataa(\alu|Equal0~50_combout ),
	.datab(\alu|Equal0~43_combout ),
	.datac(\alu|Equal0~48_combout ),
	.datad(\alu|Equal0~57_combout ),
	.cin(gnd),
	.combout(\alu|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux0~7 .lut_mask = 16'h8000;
defparam \alu|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N6
cycloneive_lcell_comb \alu|Mux0~8 (
// Equation(s):
// \alu|Mux0~8_combout  = (\alu_ctrl~19_combout  & (\alu_ctrl~21_combout )) # (!\alu_ctrl~19_combout  & ((\alu_ctrl~22_combout  & (\alu_ctrl~21_combout )) # (!\alu_ctrl~22_combout  & ((\alu|Mux0~7_combout )))))

	.dataa(\alu_ctrl~19_combout ),
	.datab(\alu_ctrl~21_combout ),
	.datac(\alu_ctrl~22_combout ),
	.datad(\alu|Mux0~7_combout ),
	.cin(gnd),
	.combout(\alu|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux0~8 .lut_mask = 16'hCDC8;
defparam \alu|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N0
cycloneive_lcell_comb \alu|Mux0~9 (
// Equation(s):
// \alu|Mux0~9_combout  = (\alu|Mux0~6_combout  & (!\alu_ctrl~21_combout  & (!\alu|always0~2_combout  & !\alu|Mux0~8_combout ))) # (!\alu|Mux0~6_combout  & (\alu_ctrl~21_combout  $ (((!\alu|Mux0~8_combout )))))

	.dataa(\alu|Mux0~6_combout ),
	.datab(\alu_ctrl~21_combout ),
	.datac(\alu|always0~2_combout ),
	.datad(\alu|Mux0~8_combout ),
	.cin(gnd),
	.combout(\alu|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux0~9 .lut_mask = 16'h4413;
defparam \alu|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N26
cycloneive_lcell_comb \alu|Mux0~10 (
// Equation(s):
// \alu|Mux0~10_combout  = (\alu|Mux0~9_combout  & ((\alu|Mux0~5_combout ) # (\alu|LessThan2~62_combout  $ (!\alu_ctrl~21_combout ))))

	.dataa(\alu|LessThan2~62_combout ),
	.datab(\alu|Mux0~5_combout ),
	.datac(\alu_ctrl~21_combout ),
	.datad(\alu|Mux0~9_combout ),
	.cin(gnd),
	.combout(\alu|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux0~10 .lut_mask = 16'hED00;
defparam \alu|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N12
cycloneive_lcell_comb \alu|Mux0~3 (
// Equation(s):
// \alu|Mux0~3_combout  = (\alu_in2[31]~11_combout  & (\alu|LessThan2~62_combout  & ((\alu_ctrl~21_combout ) # (\alu_in1[31]~6_combout )))) # (!\alu_in2[31]~11_combout  & ((\alu|LessThan2~62_combout ) # ((!\alu_ctrl~21_combout  & \alu_in1[31]~6_combout ))))

	.dataa(\alu_in2[31]~11_combout ),
	.datab(\alu_ctrl~21_combout ),
	.datac(\alu_in1[31]~6_combout ),
	.datad(\alu|LessThan2~62_combout ),
	.cin(gnd),
	.combout(\alu|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux0~3 .lut_mask = 16'hFD10;
defparam \alu|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N18
cycloneive_lcell_comb \alu|Mux0~4 (
// Equation(s):
// \alu|Mux0~4_combout  = (\alu_ctrl~18_combout  & (((!\alu|Mux0~3_combout ) # (!\alu|Mux30~4_combout )) # (!\alu_ctrl~19_combout )))

	.dataa(\alu_ctrl~19_combout ),
	.datab(\alu_ctrl~18_combout ),
	.datac(\alu|Mux30~4_combout ),
	.datad(\alu|Mux0~3_combout ),
	.cin(gnd),
	.combout(\alu|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux0~4 .lut_mask = 16'h4CCC;
defparam \alu|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N4
cycloneive_lcell_comb \alu|Mux0~11 (
// Equation(s):
// \alu|Mux0~11_combout  = (\alu|Mux0~4_combout ) # ((!\alu_ctrl~18_combout  & ((\alu|Mux0~10_combout ) # (!\alu_ctrl~20_combout ))))

	.dataa(\alu_ctrl~20_combout ),
	.datab(\alu_ctrl~18_combout ),
	.datac(\alu|Mux0~10_combout ),
	.datad(\alu|Mux0~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux0~11 .lut_mask = 16'hFF31;
defparam \alu|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N16
cycloneive_lcell_comb \PC~6 (
// Equation(s):
// \PC~6_combout  = (\Equal12~0_combout  & (((\alu|Mux0~11_combout )))) # (!\Equal12~0_combout  & ((\reg_data_in~2_combout ) # ((\Equal13~0_combout ))))

	.dataa(\Equal12~0_combout ),
	.datab(\reg_data_in~2_combout ),
	.datac(\Equal13~0_combout ),
	.datad(\alu|Mux0~11_combout ),
	.cin(gnd),
	.combout(\PC~6_combout ),
	.cout());
// synopsys translate_off
defparam \PC~6 .lut_mask = 16'hFE54;
defparam \PC~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N2
cycloneive_lcell_comb \PC~30 (
// Equation(s):
// \PC~30_combout  = ((\PC~6_combout  & ((!\PC~29_combout ))) # (!\PC~6_combout  & (!\PC~28_combout ))) # (!\PC~2_combout )

	.dataa(\PC~28_combout ),
	.datab(\PC~2_combout ),
	.datac(\PC~29_combout ),
	.datad(\PC~6_combout ),
	.cin(gnd),
	.combout(\PC~30_combout ),
	.cout());
// synopsys translate_off
defparam \PC~30 .lut_mask = 16'h3F77;
defparam \PC~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \p2~input (
	.i(p2),
	.ibar(gnd),
	.o(\p2~input_o ));
// synopsys translate_off
defparam \p2~input .bus_hold = "false";
defparam \p2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N4
cycloneive_lcell_comb \PC[0]~8 (
// Equation(s):
// \PC[0]~8_combout  = (\Equal10~10_combout  & ((\p2~input_o ) # (\PC~2_combout )))

	.dataa(gnd),
	.datab(\p2~input_o ),
	.datac(\Equal10~10_combout ),
	.datad(\PC~2_combout ),
	.cin(gnd),
	.combout(\PC[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \PC[0]~8 .lut_mask = 16'hF0C0;
defparam \PC[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N3
dffeas \PC[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC~30_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7]~reg0 .is_wysiwyg = "true";
defparam \PC[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N10
cycloneive_lcell_comb \instr[31]~2 (
// Equation(s):
// \instr[31]~2_combout  = (\custom_in~input_o  & (\SW[11]~input_o )) # (!\custom_in~input_o  & ((\my_program|altsyncram_component|auto_generated|q_a [31])))

	.dataa(\SW[11]~input_o ),
	.datab(gnd),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [31]),
	.datad(\custom_in~input_o ),
	.cin(gnd),
	.combout(\instr[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr[31]~2 .lut_mask = 16'hAAF0;
defparam \instr[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N0
cycloneive_lcell_comb \PC~26 (
// Equation(s):
// \PC~26_combout  = (\PC[7]~3_combout  & (\Add3~12_combout )) # (!\PC[7]~3_combout  & ((\Add5~12_combout )))

	.dataa(gnd),
	.datab(\PC[7]~3_combout ),
	.datac(\Add3~12_combout ),
	.datad(\Add5~12_combout ),
	.cin(gnd),
	.combout(\PC~26_combout ),
	.cout());
// synopsys translate_off
defparam \PC~26 .lut_mask = 16'hF3C0;
defparam \PC~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N6
cycloneive_lcell_comb \PC~25 (
// Equation(s):
// \PC~25_combout  = (\PC[7]~3_combout  & (\Add6~12_combout )) # (!\PC[7]~3_combout  & ((\Add4~12_combout )))

	.dataa(gnd),
	.datab(\Add6~12_combout ),
	.datac(\PC[7]~3_combout ),
	.datad(\Add4~12_combout ),
	.cin(gnd),
	.combout(\PC~25_combout ),
	.cout());
// synopsys translate_off
defparam \PC~25 .lut_mask = 16'hCFC0;
defparam \PC~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N12
cycloneive_lcell_comb \PC~27 (
// Equation(s):
// \PC~27_combout  = (\PC~2_combout  & ((\PC~6_combout  & ((\PC~25_combout ))) # (!\PC~6_combout  & (\PC~26_combout ))))

	.dataa(\PC~26_combout ),
	.datab(\PC~2_combout ),
	.datac(\PC~25_combout ),
	.datad(\PC~6_combout ),
	.cin(gnd),
	.combout(\PC~27_combout ),
	.cout());
// synopsys translate_off
defparam \PC~27 .lut_mask = 16'hC088;
defparam \PC~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N13
dffeas \PC[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC~27_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6]~reg0 .is_wysiwyg = "true";
defparam \PC[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N10
cycloneive_lcell_comb \instr[25]~0 (
// Equation(s):
// \instr[25]~0_combout  = (\custom_in~input_o  & (\SW[5]~input_o )) # (!\custom_in~input_o  & ((\my_program|altsyncram_component|auto_generated|q_a [25])))

	.dataa(\custom_in~input_o ),
	.datab(gnd),
	.datac(\SW[5]~input_o ),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\instr[25]~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr[25]~0 .lut_mask = 16'hF5A0;
defparam \instr[25]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N2
cycloneive_lcell_comb \PC~22 (
// Equation(s):
// \PC~22_combout  = (\PC[7]~3_combout  & ((\Add3~10_combout ))) # (!\PC[7]~3_combout  & (\Add5~10_combout ))

	.dataa(\Add5~10_combout ),
	.datab(\Add3~10_combout ),
	.datac(\PC[7]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PC~22_combout ),
	.cout());
// synopsys translate_off
defparam \PC~22 .lut_mask = 16'hCACA;
defparam \PC~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N28
cycloneive_lcell_comb \PC~23 (
// Equation(s):
// \PC~23_combout  = (\PC[7]~3_combout  & (\Add6~10_combout )) # (!\PC[7]~3_combout  & ((\Add4~10_combout )))

	.dataa(gnd),
	.datab(\PC[7]~3_combout ),
	.datac(\Add6~10_combout ),
	.datad(\Add4~10_combout ),
	.cin(gnd),
	.combout(\PC~23_combout ),
	.cout());
// synopsys translate_off
defparam \PC~23 .lut_mask = 16'hF3C0;
defparam \PC~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N18
cycloneive_lcell_comb \PC~24 (
// Equation(s):
// \PC~24_combout  = (\PC~2_combout  & ((\PC~6_combout  & ((\PC~23_combout ))) # (!\PC~6_combout  & (\PC~22_combout ))))

	.dataa(\PC~22_combout ),
	.datab(\PC~2_combout ),
	.datac(\PC~23_combout ),
	.datad(\PC~6_combout ),
	.cin(gnd),
	.combout(\PC~24_combout ),
	.cout());
// synopsys translate_off
defparam \PC~24 .lut_mask = 16'hC088;
defparam \PC~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N19
dffeas \PC[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC~24_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[5]~reg0 .is_wysiwyg = "true";
defparam \PC[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N30
cycloneive_lcell_comb \PC~19 (
// Equation(s):
// \PC~19_combout  = (\PC[7]~3_combout  & (\Add6~8_combout )) # (!\PC[7]~3_combout  & ((\Add4~8_combout )))

	.dataa(gnd),
	.datab(\Add6~8_combout ),
	.datac(\Add4~8_combout ),
	.datad(\PC[7]~3_combout ),
	.cin(gnd),
	.combout(\PC~19_combout ),
	.cout());
// synopsys translate_off
defparam \PC~19 .lut_mask = 16'hCCF0;
defparam \PC~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N4
cycloneive_lcell_comb \PC~20 (
// Equation(s):
// \PC~20_combout  = (\PC[7]~3_combout  & ((\Add3~8_combout ))) # (!\PC[7]~3_combout  & (\Add5~8_combout ))

	.dataa(gnd),
	.datab(\Add5~8_combout ),
	.datac(\PC[7]~3_combout ),
	.datad(\Add3~8_combout ),
	.cin(gnd),
	.combout(\PC~20_combout ),
	.cout());
// synopsys translate_off
defparam \PC~20 .lut_mask = 16'hFC0C;
defparam \PC~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N20
cycloneive_lcell_comb \PC[7]~18 (
// Equation(s):
// \PC[7]~18_combout  = (\Equal12~0_combout  & (((\alu|Mux0~11_combout )))) # (!\Equal12~0_combout  & ((\reg_data_in~2_combout ) # ((\Equal13~0_combout ))))

	.dataa(\Equal12~0_combout ),
	.datab(\reg_data_in~2_combout ),
	.datac(\Equal13~0_combout ),
	.datad(\alu|Mux0~11_combout ),
	.cin(gnd),
	.combout(\PC[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \PC[7]~18 .lut_mask = 16'hFE54;
defparam \PC[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N4
cycloneive_lcell_comb \PC~21 (
// Equation(s):
// \PC~21_combout  = (\PC~2_combout  & ((\PC[7]~18_combout  & (\PC~19_combout )) # (!\PC[7]~18_combout  & ((\PC~20_combout )))))

	.dataa(\PC~19_combout ),
	.datab(\PC~2_combout ),
	.datac(\PC~20_combout ),
	.datad(\PC[7]~18_combout ),
	.cin(gnd),
	.combout(\PC~21_combout ),
	.cout());
// synopsys translate_off
defparam \PC~21 .lut_mask = 16'h88C0;
defparam \PC~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N5
dffeas \PC[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC~21_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4]~reg0 .is_wysiwyg = "true";
defparam \PC[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N10
cycloneive_lcell_comb \PC~16 (
// Equation(s):
// \PC~16_combout  = (\PC[7]~3_combout  & ((\Add6~6_combout ))) # (!\PC[7]~3_combout  & (\Add4~6_combout ))

	.dataa(\Add4~6_combout ),
	.datab(\Add6~6_combout ),
	.datac(gnd),
	.datad(\PC[7]~3_combout ),
	.cin(gnd),
	.combout(\PC~16_combout ),
	.cout());
// synopsys translate_off
defparam \PC~16 .lut_mask = 16'hCCAA;
defparam \PC~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N30
cycloneive_lcell_comb \PC~15 (
// Equation(s):
// \PC~15_combout  = (\PC[7]~3_combout  & ((\Add3~6_combout ))) # (!\PC[7]~3_combout  & (\Add5~6_combout ))

	.dataa(gnd),
	.datab(\PC[7]~3_combout ),
	.datac(\Add5~6_combout ),
	.datad(\Add3~6_combout ),
	.cin(gnd),
	.combout(\PC~15_combout ),
	.cout());
// synopsys translate_off
defparam \PC~15 .lut_mask = 16'hFC30;
defparam \PC~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N6
cycloneive_lcell_comb \PC~17 (
// Equation(s):
// \PC~17_combout  = (\PC~2_combout  & ((\PC~6_combout  & (\PC~16_combout )) # (!\PC~6_combout  & ((\PC~15_combout )))))

	.dataa(\PC~16_combout ),
	.datab(\PC~15_combout ),
	.datac(\PC~2_combout ),
	.datad(\PC~6_combout ),
	.cin(gnd),
	.combout(\PC~17_combout ),
	.cout());
// synopsys translate_off
defparam \PC~17 .lut_mask = 16'hA0C0;
defparam \PC~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N7
dffeas \PC[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC~17_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[3]~reg0 .is_wysiwyg = "true";
defparam \PC[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N18
cycloneive_lcell_comb \Equal11~1 (
// Equation(s):
// \Equal11~1_combout  = (\my_program|altsyncram_component|auto_generated|q_a [6] & (\my_program|altsyncram_component|auto_generated|q_a [2] & (\my_program|altsyncram_component|auto_generated|q_a [5] & \Equal11~0_combout )))

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [2]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datad(\Equal11~0_combout ),
	.cin(gnd),
	.combout(\Equal11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal11~1 .lut_mask = 16'h8000;
defparam \Equal11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N0
cycloneive_lcell_comb \PC[7]~3 (
// Equation(s):
// \PC[7]~3_combout  = ((\my_program|altsyncram_component|auto_generated|q_a [4]) # (\Equal12~0_combout )) # (!\Equal11~1_combout )

	.dataa(\Equal11~1_combout ),
	.datab(gnd),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datad(\Equal12~0_combout ),
	.cin(gnd),
	.combout(\PC[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \PC[7]~3 .lut_mask = 16'hFFF5;
defparam \PC[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N8
cycloneive_lcell_comb \PC~13 (
// Equation(s):
// \PC~13_combout  = (\PC[7]~3_combout  & (\Add3~4_combout )) # (!\PC[7]~3_combout  & ((\Add5~4_combout )))

	.dataa(gnd),
	.datab(\PC[7]~3_combout ),
	.datac(\Add3~4_combout ),
	.datad(\Add5~4_combout ),
	.cin(gnd),
	.combout(\PC~13_combout ),
	.cout());
// synopsys translate_off
defparam \PC~13 .lut_mask = 16'hF3C0;
defparam \PC~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N8
cycloneive_lcell_comb \PC~12 (
// Equation(s):
// \PC~12_combout  = (\PC[7]~3_combout  & ((\Add6~4_combout ))) # (!\PC[7]~3_combout  & (\Add4~4_combout ))

	.dataa(gnd),
	.datab(\Add4~4_combout ),
	.datac(\Add6~4_combout ),
	.datad(\PC[7]~3_combout ),
	.cin(gnd),
	.combout(\PC~12_combout ),
	.cout());
// synopsys translate_off
defparam \PC~12 .lut_mask = 16'hF0CC;
defparam \PC~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N28
cycloneive_lcell_comb \PC~14 (
// Equation(s):
// \PC~14_combout  = (\PC~2_combout  & ((\PC~6_combout  & ((\PC~12_combout ))) # (!\PC~6_combout  & (\PC~13_combout ))))

	.dataa(\PC~13_combout ),
	.datab(\PC~2_combout ),
	.datac(\PC~12_combout ),
	.datad(\PC~6_combout ),
	.cin(gnd),
	.combout(\PC~14_combout ),
	.cout());
// synopsys translate_off
defparam \PC~14 .lut_mask = 16'hC088;
defparam \PC~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N29
dffeas \PC[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC~14_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2]~reg0 .is_wysiwyg = "true";
defparam \PC[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N30
cycloneive_lcell_comb \instr[26]~6 (
// Equation(s):
// \instr[26]~6_combout  = (\custom_in~input_o  & (\SW[6]~input_o )) # (!\custom_in~input_o  & ((\my_program|altsyncram_component|auto_generated|q_a [26])))

	.dataa(gnd),
	.datab(\custom_in~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\my_program|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\instr[26]~6_combout ),
	.cout());
// synopsys translate_off
defparam \instr[26]~6 .lut_mask = 16'hF3C0;
defparam \instr[26]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N22
cycloneive_lcell_comb \PC~9 (
// Equation(s):
// \PC~9_combout  = (\PC[7]~3_combout  & (\Add3~2_combout )) # (!\PC[7]~3_combout  & ((\Add5~2_combout )))

	.dataa(\Add3~2_combout ),
	.datab(gnd),
	.datac(\Add5~2_combout ),
	.datad(\PC[7]~3_combout ),
	.cin(gnd),
	.combout(\PC~9_combout ),
	.cout());
// synopsys translate_off
defparam \PC~9 .lut_mask = 16'hAAF0;
defparam \PC~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N18
cycloneive_lcell_comb \PC~10 (
// Equation(s):
// \PC~10_combout  = (\PC[7]~3_combout  & (\Add6~2_combout )) # (!\PC[7]~3_combout  & ((\Add4~2_combout )))

	.dataa(gnd),
	.datab(\Add6~2_combout ),
	.datac(\PC[7]~3_combout ),
	.datad(\Add4~2_combout ),
	.cin(gnd),
	.combout(\PC~10_combout ),
	.cout());
// synopsys translate_off
defparam \PC~10 .lut_mask = 16'hCFC0;
defparam \PC~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N14
cycloneive_lcell_comb \PC~11 (
// Equation(s):
// \PC~11_combout  = (\PC~2_combout  & ((\PC~6_combout  & ((\PC~10_combout ))) # (!\PC~6_combout  & (\PC~9_combout ))))

	.dataa(\PC~9_combout ),
	.datab(\PC~2_combout ),
	.datac(\PC~10_combout ),
	.datad(\PC~6_combout ),
	.cin(gnd),
	.combout(\PC~11_combout ),
	.cout());
// synopsys translate_off
defparam \PC~11 .lut_mask = 16'hC088;
defparam \PC~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N15
dffeas \PC[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC~11_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1]~reg0 .is_wysiwyg = "true";
defparam \PC[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N26
cycloneive_lcell_comb \PC~4 (
// Equation(s):
// \PC~4_combout  = (\PC[7]~3_combout  & (\Add6~0_combout )) # (!\PC[7]~3_combout  & ((\Add4~0_combout )))

	.dataa(\Add6~0_combout ),
	.datab(gnd),
	.datac(\Add4~0_combout ),
	.datad(\PC[7]~3_combout ),
	.cin(gnd),
	.combout(\PC~4_combout ),
	.cout());
// synopsys translate_off
defparam \PC~4 .lut_mask = 16'hAAF0;
defparam \PC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N28
cycloneive_lcell_comb \PC~5 (
// Equation(s):
// \PC~5_combout  = (\PC[7]~3_combout  & (\Add3~0_combout )) # (!\PC[7]~3_combout  & ((\Add5~0_combout )))

	.dataa(\Add3~0_combout ),
	.datab(gnd),
	.datac(\PC[7]~3_combout ),
	.datad(\Add5~0_combout ),
	.cin(gnd),
	.combout(\PC~5_combout ),
	.cout());
// synopsys translate_off
defparam \PC~5 .lut_mask = 16'hAFA0;
defparam \PC~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N24
cycloneive_lcell_comb \PC~7 (
// Equation(s):
// \PC~7_combout  = (\PC~2_combout  & ((\PC~6_combout  & (\PC~4_combout )) # (!\PC~6_combout  & ((\PC~5_combout )))))

	.dataa(\PC~4_combout ),
	.datab(\PC~5_combout ),
	.datac(\PC~2_combout ),
	.datad(\PC~6_combout ),
	.cin(gnd),
	.combout(\PC~7_combout ),
	.cout());
// synopsys translate_off
defparam \PC~7 .lut_mask = 16'hA0C0;
defparam \PC~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N25
dffeas \PC[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC~7_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\PC[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[0]~reg0 .is_wysiwyg = "true";
defparam \PC[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N18
cycloneive_lcell_comb \alu_in1[31]~5 (
// Equation(s):
// \alu_in1[31]~5_combout  = ((\my_program|altsyncram_component|auto_generated|q_a [6] & ((\my_program|altsyncram_component|auto_generated|q_a [4]) # (!\my_program|altsyncram_component|auto_generated|q_a [5])))) # (!\Equal7~0_combout )

	.dataa(\my_program|altsyncram_component|auto_generated|q_a [4]),
	.datab(\my_program|altsyncram_component|auto_generated|q_a [6]),
	.datac(\my_program|altsyncram_component|auto_generated|q_a [5]),
	.datad(\Equal7~0_combout ),
	.cin(gnd),
	.combout(\alu_in1[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1[31]~5 .lut_mask = 16'h8CFF;
defparam \alu_in1[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N2
cycloneive_lcell_comb \alu_in1[0]~37 (
// Equation(s):
// \alu_in1[0]~37_combout  = (!\alu_in1[31]~5_combout  & (\main_reg|rf_out1 [0] & (\alu_in1[31]~4_combout  & \reg_data_in~2_combout )))

	.dataa(\alu_in1[31]~5_combout ),
	.datab(\main_reg|rf_out1 [0]),
	.datac(\alu_in1[31]~4_combout ),
	.datad(\reg_data_in~2_combout ),
	.cin(gnd),
	.combout(\alu_in1[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1[0]~37 .lut_mask = 16'h4000;
defparam \alu_in1[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N10
cycloneive_lcell_comb \reg2desp[1]~1 (
// Equation(s):
// \reg2desp[1]~1_combout  = (\alu|Mux0~11_combout  & ((\alu|Mux31~7_combout ) # ((\alu|Mult0|auto_generated|w513w [1] & \alu|Mux31~8_combout ))))

	.dataa(\alu|Mult0|auto_generated|w513w [1]),
	.datab(\alu|Mux31~8_combout ),
	.datac(\alu|Mux31~7_combout ),
	.datad(\alu|Mux0~11_combout ),
	.cin(gnd),
	.combout(\reg2desp[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg2desp[1]~1 .lut_mask = 16'hF800;
defparam \reg2desp[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N24
cycloneive_lcell_comb \reg2desp[3]~3 (
// Equation(s):
// \reg2desp[3]~3_combout  = (\alu|Mux29~10_combout  & \alu|Mux0~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|Mux29~10_combout ),
	.datad(\alu|Mux0~11_combout ),
	.cin(gnd),
	.combout(\reg2desp[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg2desp[3]~3 .lut_mask = 16'hF000;
defparam \reg2desp[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N26
cycloneive_lcell_comb \reg2desp[2]~2 (
// Equation(s):
// \reg2desp[2]~2_combout  = (\alu|Mux0~11_combout  & \alu|Mux30~26_combout )

	.dataa(\alu|Mux0~11_combout ),
	.datab(gnd),
	.datac(\alu|Mux30~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg2desp[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg2desp[2]~2 .lut_mask = 16'hA0A0;
defparam \reg2desp[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N16
cycloneive_lcell_comb \reg2desp[0]~0 (
// Equation(s):
// \reg2desp[0]~0_combout  = (\alu|Mux32~10_combout ) # (!\alu|Mux0~11_combout )

	.dataa(\alu|Mux0~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu|Mux32~10_combout ),
	.cin(gnd),
	.combout(\reg2desp[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg2desp[0]~0 .lut_mask = 16'hFF55;
defparam \reg2desp[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N30
cycloneive_lcell_comb \result|WideOr6~0 (
// Equation(s):
// \result|WideOr6~0_combout  = (\reg2desp[1]~1_combout  & (\reg2desp[3]~3_combout  & (!\reg2desp[2]~2_combout  & \reg2desp[0]~0_combout ))) # (!\reg2desp[1]~1_combout  & (\reg2desp[2]~2_combout  $ (((!\reg2desp[3]~3_combout  & \reg2desp[0]~0_combout )))))

	.dataa(\reg2desp[1]~1_combout ),
	.datab(\reg2desp[3]~3_combout ),
	.datac(\reg2desp[2]~2_combout ),
	.datad(\reg2desp[0]~0_combout ),
	.cin(gnd),
	.combout(\result|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \result|WideOr6~0 .lut_mask = 16'h4950;
defparam \result|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N28
cycloneive_lcell_comb \result|WideOr5~0 (
// Equation(s):
// \result|WideOr5~0_combout  = (\reg2desp[2]~2_combout  & (\reg2desp[1]~1_combout  $ (\reg2desp[3]~3_combout  $ (\reg2desp[0]~0_combout )))) # (!\reg2desp[2]~2_combout  & (\reg2desp[1]~1_combout  & (\reg2desp[3]~3_combout  & \reg2desp[0]~0_combout )))

	.dataa(\reg2desp[1]~1_combout ),
	.datab(\reg2desp[3]~3_combout ),
	.datac(\reg2desp[2]~2_combout ),
	.datad(\reg2desp[0]~0_combout ),
	.cin(gnd),
	.combout(\result|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \result|WideOr5~0 .lut_mask = 16'h9860;
defparam \result|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N2
cycloneive_lcell_comb \result|WideOr4~0 (
// Equation(s):
// \result|WideOr4~0_combout  = (\reg2desp[3]~3_combout  & (\reg2desp[2]~2_combout  & ((\reg2desp[1]~1_combout ) # (!\reg2desp[0]~0_combout )))) # (!\reg2desp[3]~3_combout  & (\reg2desp[1]~1_combout  & (!\reg2desp[2]~2_combout  & !\reg2desp[0]~0_combout )))

	.dataa(\reg2desp[1]~1_combout ),
	.datab(\reg2desp[3]~3_combout ),
	.datac(\reg2desp[2]~2_combout ),
	.datad(\reg2desp[0]~0_combout ),
	.cin(gnd),
	.combout(\result|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \result|WideOr4~0 .lut_mask = 16'h80C2;
defparam \result|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N0
cycloneive_lcell_comb \result|WideOr3~0 (
// Equation(s):
// \result|WideOr3~0_combout  = (\reg2desp[0]~0_combout  & (\reg2desp[1]~1_combout  $ (((!\reg2desp[2]~2_combout ))))) # (!\reg2desp[0]~0_combout  & ((\reg2desp[1]~1_combout  & (\reg2desp[3]~3_combout  & !\reg2desp[2]~2_combout )) # (!\reg2desp[1]~1_combout  
// & (!\reg2desp[3]~3_combout  & \reg2desp[2]~2_combout ))))

	.dataa(\reg2desp[1]~1_combout ),
	.datab(\reg2desp[3]~3_combout ),
	.datac(\reg2desp[2]~2_combout ),
	.datad(\reg2desp[0]~0_combout ),
	.cin(gnd),
	.combout(\result|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \result|WideOr3~0 .lut_mask = 16'hA518;
defparam \result|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N18
cycloneive_lcell_comb \result|WideOr2~0 (
// Equation(s):
// \result|WideOr2~0_combout  = (\reg2desp[1]~1_combout  & (!\reg2desp[3]~3_combout  & ((\reg2desp[0]~0_combout )))) # (!\reg2desp[1]~1_combout  & ((\reg2desp[2]~2_combout  & (!\reg2desp[3]~3_combout )) # (!\reg2desp[2]~2_combout  & ((\reg2desp[0]~0_combout 
// )))))

	.dataa(\reg2desp[1]~1_combout ),
	.datab(\reg2desp[3]~3_combout ),
	.datac(\reg2desp[2]~2_combout ),
	.datad(\reg2desp[0]~0_combout ),
	.cin(gnd),
	.combout(\result|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \result|WideOr2~0 .lut_mask = 16'h3710;
defparam \result|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N12
cycloneive_lcell_comb \result|WideOr1~0 (
// Equation(s):
// \result|WideOr1~0_combout  = (\reg2desp[1]~1_combout  & (!\reg2desp[3]~3_combout  & ((\reg2desp[0]~0_combout ) # (!\reg2desp[2]~2_combout )))) # (!\reg2desp[1]~1_combout  & ((\reg2desp[3]~3_combout  & (\reg2desp[2]~2_combout )) # (!\reg2desp[3]~3_combout  
// & (!\reg2desp[2]~2_combout  & \reg2desp[0]~0_combout ))))

	.dataa(\reg2desp[1]~1_combout ),
	.datab(\reg2desp[3]~3_combout ),
	.datac(\reg2desp[2]~2_combout ),
	.datad(\reg2desp[0]~0_combout ),
	.cin(gnd),
	.combout(\result|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \result|WideOr1~0 .lut_mask = 16'h6342;
defparam \result|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N22
cycloneive_lcell_comb \result|WideOr0~0 (
// Equation(s):
// \result|WideOr0~0_combout  = (\reg2desp[3]~3_combout ) # ((\reg2desp[1]~1_combout  & ((!\reg2desp[0]~0_combout ) # (!\reg2desp[2]~2_combout ))) # (!\reg2desp[1]~1_combout  & (\reg2desp[2]~2_combout )))

	.dataa(\reg2desp[1]~1_combout ),
	.datab(\reg2desp[3]~3_combout ),
	.datac(\reg2desp[2]~2_combout ),
	.datad(\reg2desp[0]~0_combout ),
	.cin(gnd),
	.combout(\result|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \result|WideOr0~0 .lut_mask = 16'hDEFE;
defparam \result|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N14
cycloneive_lcell_comb \alu_in1_7seg|WideOr6~0 (
// Equation(s):
// \alu_in1_7seg|WideOr6~0_combout  = (\alu_in1[1]~36_combout  & (\alu_in1[3]~34_combout  & (!\alu_in1[2]~35_combout  & \alu_in1[0]~37_combout ))) # (!\alu_in1[1]~36_combout  & (\alu_in1[2]~35_combout  $ (((!\alu_in1[3]~34_combout  & \alu_in1[0]~37_combout 
// )))))

	.dataa(\alu_in1[3]~34_combout ),
	.datab(\alu_in1[1]~36_combout ),
	.datac(\alu_in1[2]~35_combout ),
	.datad(\alu_in1[0]~37_combout ),
	.cin(gnd),
	.combout(\alu_in1_7seg|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1_7seg|WideOr6~0 .lut_mask = 16'h2930;
defparam \alu_in1_7seg|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N8
cycloneive_lcell_comb \alu_in1_7seg|WideOr5~0 (
// Equation(s):
// \alu_in1_7seg|WideOr5~0_combout  = (\alu_in1[2]~35_combout  & (\alu_in1[3]~34_combout  $ (\alu_in1[1]~36_combout  $ (\alu_in1[0]~37_combout )))) # (!\alu_in1[2]~35_combout  & (\alu_in1[3]~34_combout  & (\alu_in1[1]~36_combout  & \alu_in1[0]~37_combout )))

	.dataa(\alu_in1[3]~34_combout ),
	.datab(\alu_in1[1]~36_combout ),
	.datac(\alu_in1[2]~35_combout ),
	.datad(\alu_in1[0]~37_combout ),
	.cin(gnd),
	.combout(\alu_in1_7seg|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1_7seg|WideOr5~0 .lut_mask = 16'h9860;
defparam \alu_in1_7seg|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N26
cycloneive_lcell_comb \alu_in1_7seg|WideOr4~0 (
// Equation(s):
// \alu_in1_7seg|WideOr4~0_combout  = (\alu_in1[3]~34_combout  & (\alu_in1[2]~35_combout  & ((\alu_in1[1]~36_combout ) # (!\alu_in1[0]~37_combout )))) # (!\alu_in1[3]~34_combout  & (\alu_in1[1]~36_combout  & (!\alu_in1[2]~35_combout  & 
// !\alu_in1[0]~37_combout )))

	.dataa(\alu_in1[3]~34_combout ),
	.datab(\alu_in1[1]~36_combout ),
	.datac(\alu_in1[2]~35_combout ),
	.datad(\alu_in1[0]~37_combout ),
	.cin(gnd),
	.combout(\alu_in1_7seg|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1_7seg|WideOr4~0 .lut_mask = 16'h80A4;
defparam \alu_in1_7seg|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N28
cycloneive_lcell_comb \alu_in1_7seg|WideOr3~0 (
// Equation(s):
// \alu_in1_7seg|WideOr3~0_combout  = (\alu_in1[0]~37_combout  & ((\alu_in1[1]~36_combout  $ (!\alu_in1[2]~35_combout )))) # (!\alu_in1[0]~37_combout  & ((\alu_in1[3]~34_combout  & (\alu_in1[1]~36_combout  & !\alu_in1[2]~35_combout )) # 
// (!\alu_in1[3]~34_combout  & (!\alu_in1[1]~36_combout  & \alu_in1[2]~35_combout ))))

	.dataa(\alu_in1[3]~34_combout ),
	.datab(\alu_in1[1]~36_combout ),
	.datac(\alu_in1[2]~35_combout ),
	.datad(\alu_in1[0]~37_combout ),
	.cin(gnd),
	.combout(\alu_in1_7seg|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1_7seg|WideOr3~0 .lut_mask = 16'hC318;
defparam \alu_in1_7seg|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N6
cycloneive_lcell_comb \alu_in1_7seg|WideOr2~0 (
// Equation(s):
// \alu_in1_7seg|WideOr2~0_combout  = (\alu_in1[1]~36_combout  & (!\alu_in1[3]~34_combout  & ((\alu_in1[0]~37_combout )))) # (!\alu_in1[1]~36_combout  & ((\alu_in1[2]~35_combout  & (!\alu_in1[3]~34_combout )) # (!\alu_in1[2]~35_combout  & 
// ((\alu_in1[0]~37_combout )))))

	.dataa(\alu_in1[3]~34_combout ),
	.datab(\alu_in1[1]~36_combout ),
	.datac(\alu_in1[2]~35_combout ),
	.datad(\alu_in1[0]~37_combout ),
	.cin(gnd),
	.combout(\alu_in1_7seg|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1_7seg|WideOr2~0 .lut_mask = 16'h5710;
defparam \alu_in1_7seg|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N0
cycloneive_lcell_comb \alu_in1_7seg|WideOr1~0 (
// Equation(s):
// \alu_in1_7seg|WideOr1~0_combout  = (\alu_in1[3]~34_combout  & (!\alu_in1[1]~36_combout  & (\alu_in1[2]~35_combout ))) # (!\alu_in1[3]~34_combout  & ((\alu_in1[1]~36_combout  & ((\alu_in1[0]~37_combout ) # (!\alu_in1[2]~35_combout ))) # 
// (!\alu_in1[1]~36_combout  & (!\alu_in1[2]~35_combout  & \alu_in1[0]~37_combout ))))

	.dataa(\alu_in1[3]~34_combout ),
	.datab(\alu_in1[1]~36_combout ),
	.datac(\alu_in1[2]~35_combout ),
	.datad(\alu_in1[0]~37_combout ),
	.cin(gnd),
	.combout(\alu_in1_7seg|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1_7seg|WideOr1~0 .lut_mask = 16'h6524;
defparam \alu_in1_7seg|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N30
cycloneive_lcell_comb \alu_in1_7seg|WideOr0~0 (
// Equation(s):
// \alu_in1_7seg|WideOr0~0_combout  = (\alu_in1[3]~34_combout ) # ((\alu_in1[1]~36_combout  & ((!\alu_in1[0]~37_combout ) # (!\alu_in1[2]~35_combout ))) # (!\alu_in1[1]~36_combout  & (\alu_in1[2]~35_combout )))

	.dataa(\alu_in1[3]~34_combout ),
	.datab(\alu_in1[1]~36_combout ),
	.datac(\alu_in1[2]~35_combout ),
	.datad(\alu_in1[0]~37_combout ),
	.cin(gnd),
	.combout(\alu_in1_7seg|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in1_7seg|WideOr0~0 .lut_mask = 16'hBEFE;
defparam \alu_in1_7seg|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N30
cycloneive_lcell_comb \alu_in2_7seg|WideOr6~0 (
// Equation(s):
// \alu_in2_7seg|WideOr6~0_combout  = (\alu_in2[1]~57_combout  & (\alu_in2[0]~58_combout  & (!\alu_in2[2]~56_combout  & \alu_in2[3]~55_combout ))) # (!\alu_in2[1]~57_combout  & (\alu_in2[2]~56_combout  $ (((\alu_in2[0]~58_combout  & !\alu_in2[3]~55_combout 
// )))))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\alu_in2[1]~57_combout ),
	.datac(\alu_in2[2]~56_combout ),
	.datad(\alu_in2[3]~55_combout ),
	.cin(gnd),
	.combout(\alu_in2_7seg|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2_7seg|WideOr6~0 .lut_mask = 16'h3812;
defparam \alu_in2_7seg|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N14
cycloneive_lcell_comb \alu_in2_7seg|WideOr5~0 (
// Equation(s):
// \alu_in2_7seg|WideOr5~0_combout  = (\alu_in2[2]~56_combout  & (\alu_in2[0]~58_combout  $ (\alu_in2[3]~55_combout  $ (\alu_in2[1]~57_combout )))) # (!\alu_in2[2]~56_combout  & (\alu_in2[0]~58_combout  & (\alu_in2[3]~55_combout  & \alu_in2[1]~57_combout )))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\alu_in2[3]~55_combout ),
	.datac(\alu_in2[1]~57_combout ),
	.datad(\alu_in2[2]~56_combout ),
	.cin(gnd),
	.combout(\alu_in2_7seg|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2_7seg|WideOr5~0 .lut_mask = 16'h9680;
defparam \alu_in2_7seg|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N26
cycloneive_lcell_comb \alu_in2_7seg|WideOr4~0 (
// Equation(s):
// \alu_in2_7seg|WideOr4~0_combout  = (\alu_in2[3]~55_combout  & (\alu_in2[2]~56_combout  & ((\alu_in2[1]~57_combout ) # (!\alu_in2[0]~58_combout )))) # (!\alu_in2[3]~55_combout  & (!\alu_in2[2]~56_combout  & (\alu_in2[1]~57_combout  & 
// !\alu_in2[0]~58_combout )))

	.dataa(\alu_in2[3]~55_combout ),
	.datab(\alu_in2[2]~56_combout ),
	.datac(\alu_in2[1]~57_combout ),
	.datad(\alu_in2[0]~58_combout ),
	.cin(gnd),
	.combout(\alu_in2_7seg|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2_7seg|WideOr4~0 .lut_mask = 16'h8098;
defparam \alu_in2_7seg|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N4
cycloneive_lcell_comb \alu_in2_7seg|WideOr3~0 (
// Equation(s):
// \alu_in2_7seg|WideOr3~0_combout  = (\alu_in2[0]~58_combout  & (\alu_in2[1]~57_combout  $ ((!\alu_in2[2]~56_combout )))) # (!\alu_in2[0]~58_combout  & ((\alu_in2[1]~57_combout  & (!\alu_in2[2]~56_combout  & \alu_in2[3]~55_combout )) # 
// (!\alu_in2[1]~57_combout  & (\alu_in2[2]~56_combout  & !\alu_in2[3]~55_combout ))))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\alu_in2[1]~57_combout ),
	.datac(\alu_in2[2]~56_combout ),
	.datad(\alu_in2[3]~55_combout ),
	.cin(gnd),
	.combout(\alu_in2_7seg|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2_7seg|WideOr3~0 .lut_mask = 16'h8692;
defparam \alu_in2_7seg|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N6
cycloneive_lcell_comb \alu_in2_7seg|WideOr2~0 (
// Equation(s):
// \alu_in2_7seg|WideOr2~0_combout  = (\alu_in2[1]~57_combout  & (\alu_in2[0]~58_combout  & ((!\alu_in2[3]~55_combout )))) # (!\alu_in2[1]~57_combout  & ((\alu_in2[2]~56_combout  & ((!\alu_in2[3]~55_combout ))) # (!\alu_in2[2]~56_combout  & 
// (\alu_in2[0]~58_combout ))))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\alu_in2[1]~57_combout ),
	.datac(\alu_in2[2]~56_combout ),
	.datad(\alu_in2[3]~55_combout ),
	.cin(gnd),
	.combout(\alu_in2_7seg|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2_7seg|WideOr2~0 .lut_mask = 16'h02BA;
defparam \alu_in2_7seg|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N0
cycloneive_lcell_comb \alu_in2_7seg|WideOr1~0 (
// Equation(s):
// \alu_in2_7seg|WideOr1~0_combout  = (\alu_in2[1]~57_combout  & (!\alu_in2[3]~55_combout  & ((\alu_in2[0]~58_combout ) # (!\alu_in2[2]~56_combout )))) # (!\alu_in2[1]~57_combout  & ((\alu_in2[2]~56_combout  & ((\alu_in2[3]~55_combout ))) # 
// (!\alu_in2[2]~56_combout  & (\alu_in2[0]~58_combout  & !\alu_in2[3]~55_combout ))))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\alu_in2[1]~57_combout ),
	.datac(\alu_in2[2]~56_combout ),
	.datad(\alu_in2[3]~55_combout ),
	.cin(gnd),
	.combout(\alu_in2_7seg|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2_7seg|WideOr1~0 .lut_mask = 16'h308E;
defparam \alu_in2_7seg|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N10
cycloneive_lcell_comb \alu_in2_7seg|WideOr0~0 (
// Equation(s):
// \alu_in2_7seg|WideOr0~0_combout  = (\alu_in2[3]~55_combout ) # ((\alu_in2[1]~57_combout  & ((!\alu_in2[2]~56_combout ) # (!\alu_in2[0]~58_combout ))) # (!\alu_in2[1]~57_combout  & ((\alu_in2[2]~56_combout ))))

	.dataa(\alu_in2[0]~58_combout ),
	.datab(\alu_in2[1]~57_combout ),
	.datac(\alu_in2[2]~56_combout ),
	.datad(\alu_in2[3]~55_combout ),
	.cin(gnd),
	.combout(\alu_in2_7seg|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in2_7seg|WideOr0~0 .lut_mask = 16'hFF7C;
defparam \alu_in2_7seg|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N28
cycloneive_lcell_comb \i_count_7seg|WideOr6~0 (
// Equation(s):
// \i_count_7seg|WideOr6~0_combout  = (i[1] & (!i[2] & (i[3] & i[0]))) # (!i[1] & (i[2] $ (((!i[3] & i[0])))))

	.dataa(i[1]),
	.datab(i[2]),
	.datac(i[3]),
	.datad(i[0]),
	.cin(gnd),
	.combout(\i_count_7seg|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_count_7seg|WideOr6~0 .lut_mask = 16'h6144;
defparam \i_count_7seg|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N6
cycloneive_lcell_comb \i_count_7seg|WideOr5~0 (
// Equation(s):
// \i_count_7seg|WideOr5~0_combout  = (i[2] & (i[1] $ (i[3] $ (i[0])))) # (!i[2] & (i[1] & (i[3] & i[0])))

	.dataa(i[1]),
	.datab(i[2]),
	.datac(i[3]),
	.datad(i[0]),
	.cin(gnd),
	.combout(\i_count_7seg|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_count_7seg|WideOr5~0 .lut_mask = 16'hA448;
defparam \i_count_7seg|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N4
cycloneive_lcell_comb \i_count_7seg|WideOr4~0 (
// Equation(s):
// \i_count_7seg|WideOr4~0_combout  = (i[2] & (i[3] & ((i[1]) # (!i[0])))) # (!i[2] & (i[1] & (!i[3] & !i[0])))

	.dataa(i[1]),
	.datab(i[2]),
	.datac(i[3]),
	.datad(i[0]),
	.cin(gnd),
	.combout(\i_count_7seg|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_count_7seg|WideOr4~0 .lut_mask = 16'h80C2;
defparam \i_count_7seg|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N14
cycloneive_lcell_comb \i_count_7seg|WideOr3~0 (
// Equation(s):
// \i_count_7seg|WideOr3~0_combout  = (i[0] & (i[1] $ ((!i[2])))) # (!i[0] & ((i[1] & (!i[2] & i[3])) # (!i[1] & (i[2] & !i[3]))))

	.dataa(i[1]),
	.datab(i[2]),
	.datac(i[3]),
	.datad(i[0]),
	.cin(gnd),
	.combout(\i_count_7seg|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_count_7seg|WideOr3~0 .lut_mask = 16'h9924;
defparam \i_count_7seg|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N20
cycloneive_lcell_comb \i_count_7seg|WideOr2~0 (
// Equation(s):
// \i_count_7seg|WideOr2~0_combout  = (i[1] & (((!i[3] & i[0])))) # (!i[1] & ((i[2] & (!i[3])) # (!i[2] & ((i[0])))))

	.dataa(i[1]),
	.datab(i[2]),
	.datac(i[3]),
	.datad(i[0]),
	.cin(gnd),
	.combout(\i_count_7seg|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_count_7seg|WideOr2~0 .lut_mask = 16'h1F04;
defparam \i_count_7seg|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N30
cycloneive_lcell_comb \i_count_7seg|WideOr1~0 (
// Equation(s):
// \i_count_7seg|WideOr1~0_combout  = (i[1] & (!i[3] & ((i[0]) # (!i[2])))) # (!i[1] & ((i[2] & (i[3])) # (!i[2] & (!i[3] & i[0]))))

	.dataa(i[1]),
	.datab(i[2]),
	.datac(i[3]),
	.datad(i[0]),
	.cin(gnd),
	.combout(\i_count_7seg|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_count_7seg|WideOr1~0 .lut_mask = 16'h4B42;
defparam \i_count_7seg|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N0
cycloneive_lcell_comb \i_count_7seg|WideOr0~0 (
// Equation(s):
// \i_count_7seg|WideOr0~0_combout  = (i[3]) # ((i[1] & ((!i[0]) # (!i[2]))) # (!i[1] & (i[2])))

	.dataa(i[1]),
	.datab(i[2]),
	.datac(i[3]),
	.datad(i[0]),
	.cin(gnd),
	.combout(\i_count_7seg|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_count_7seg|WideOr0~0 .lut_mask = 16'hF6FE;
defparam \i_count_7seg|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N28
cycloneive_lcell_comb \mem_out_7seg|WideOr6~0 (
// Equation(s):
// \mem_out_7seg|WideOr6~0_combout  = (\main_memory|altsyncram_component|auto_generated|q_a [2] & (!\main_memory|altsyncram_component|auto_generated|q_a [1] & ((\main_memory|altsyncram_component|auto_generated|q_a [3]) # 
// (!\main_memory|altsyncram_component|auto_generated|q_a [0])))) # (!\main_memory|altsyncram_component|auto_generated|q_a [2] & (\main_memory|altsyncram_component|auto_generated|q_a [0] & (\main_memory|altsyncram_component|auto_generated|q_a [1] $ 
// (!\main_memory|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [2]),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [0]),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [1]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\mem_out_7seg|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_out_7seg|WideOr6~0 .lut_mask = 16'h4A06;
defparam \mem_out_7seg|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N14
cycloneive_lcell_comb \mem_out_7seg|WideOr5~0 (
// Equation(s):
// \mem_out_7seg|WideOr5~0_combout  = (\main_memory|altsyncram_component|auto_generated|q_a [2] & (\main_memory|altsyncram_component|auto_generated|q_a [0] $ (\main_memory|altsyncram_component|auto_generated|q_a [1] $ 
// (\main_memory|altsyncram_component|auto_generated|q_a [3])))) # (!\main_memory|altsyncram_component|auto_generated|q_a [2] & (\main_memory|altsyncram_component|auto_generated|q_a [0] & (\main_memory|altsyncram_component|auto_generated|q_a [1] & 
// \main_memory|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [2]),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [0]),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [1]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\mem_out_7seg|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_out_7seg|WideOr5~0 .lut_mask = 16'hC228;
defparam \mem_out_7seg|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N0
cycloneive_lcell_comb \mem_out_7seg|WideOr4~0 (
// Equation(s):
// \mem_out_7seg|WideOr4~0_combout  = (\main_memory|altsyncram_component|auto_generated|q_a [2] & (\main_memory|altsyncram_component|auto_generated|q_a [3] & ((\main_memory|altsyncram_component|auto_generated|q_a [1]) # 
// (!\main_memory|altsyncram_component|auto_generated|q_a [0])))) # (!\main_memory|altsyncram_component|auto_generated|q_a [2] & (!\main_memory|altsyncram_component|auto_generated|q_a [0] & (\main_memory|altsyncram_component|auto_generated|q_a [1] & 
// !\main_memory|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [2]),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [0]),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [1]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\mem_out_7seg|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_out_7seg|WideOr4~0 .lut_mask = 16'hA210;
defparam \mem_out_7seg|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N30
cycloneive_lcell_comb \mem_out_7seg|WideOr3~0 (
// Equation(s):
// \mem_out_7seg|WideOr3~0_combout  = (\main_memory|altsyncram_component|auto_generated|q_a [0] & (\main_memory|altsyncram_component|auto_generated|q_a [2] $ ((!\main_memory|altsyncram_component|auto_generated|q_a [1])))) # 
// (!\main_memory|altsyncram_component|auto_generated|q_a [0] & ((\main_memory|altsyncram_component|auto_generated|q_a [2] & (!\main_memory|altsyncram_component|auto_generated|q_a [1] & !\main_memory|altsyncram_component|auto_generated|q_a [3])) # 
// (!\main_memory|altsyncram_component|auto_generated|q_a [2] & (\main_memory|altsyncram_component|auto_generated|q_a [1] & \main_memory|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [2]),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [0]),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [1]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\mem_out_7seg|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_out_7seg|WideOr3~0 .lut_mask = 16'h9486;
defparam \mem_out_7seg|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N4
cycloneive_lcell_comb \mem_out_7seg|WideOr2~0 (
// Equation(s):
// \mem_out_7seg|WideOr2~0_combout  = (\main_memory|altsyncram_component|auto_generated|q_a [1] & (((\main_memory|altsyncram_component|auto_generated|q_a [0] & !\main_memory|altsyncram_component|auto_generated|q_a [3])))) # 
// (!\main_memory|altsyncram_component|auto_generated|q_a [1] & ((\main_memory|altsyncram_component|auto_generated|q_a [2] & ((!\main_memory|altsyncram_component|auto_generated|q_a [3]))) # (!\main_memory|altsyncram_component|auto_generated|q_a [2] & 
// (\main_memory|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [2]),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [0]),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [1]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\mem_out_7seg|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_out_7seg|WideOr2~0 .lut_mask = 16'h04CE;
defparam \mem_out_7seg|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N26
cycloneive_lcell_comb \mem_out_7seg|WideOr1~0 (
// Equation(s):
// \mem_out_7seg|WideOr1~0_combout  = (\main_memory|altsyncram_component|auto_generated|q_a [2] & ((\main_memory|altsyncram_component|auto_generated|q_a [1] & (\main_memory|altsyncram_component|auto_generated|q_a [0] & 
// !\main_memory|altsyncram_component|auto_generated|q_a [3])) # (!\main_memory|altsyncram_component|auto_generated|q_a [1] & ((\main_memory|altsyncram_component|auto_generated|q_a [3]))))) # (!\main_memory|altsyncram_component|auto_generated|q_a [2] & 
// (!\main_memory|altsyncram_component|auto_generated|q_a [3] & ((\main_memory|altsyncram_component|auto_generated|q_a [0]) # (\main_memory|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [2]),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [0]),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [1]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\mem_out_7seg|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_out_7seg|WideOr1~0 .lut_mask = 16'h0AD4;
defparam \mem_out_7seg|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N8
cycloneive_lcell_comb \mem_out_7seg|WideOr0~0 (
// Equation(s):
// \mem_out_7seg|WideOr0~0_combout  = (\main_memory|altsyncram_component|auto_generated|q_a [3]) # ((\main_memory|altsyncram_component|auto_generated|q_a [2] & ((!\main_memory|altsyncram_component|auto_generated|q_a [1]) # 
// (!\main_memory|altsyncram_component|auto_generated|q_a [0]))) # (!\main_memory|altsyncram_component|auto_generated|q_a [2] & ((\main_memory|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\main_memory|altsyncram_component|auto_generated|q_a [2]),
	.datab(\main_memory|altsyncram_component|auto_generated|q_a [0]),
	.datac(\main_memory|altsyncram_component|auto_generated|q_a [1]),
	.datad(\main_memory|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\mem_out_7seg|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_out_7seg|WideOr0~0 .lut_mask = 16'hFF7A;
defparam \mem_out_7seg|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N6
cycloneive_lcell_comb \cl7_7seg|WideOr6~0 (
// Equation(s):
// \cl7_7seg|WideOr6~0_combout  = (\main_reg|rf_out1 [29] & (!\main_reg|rf_out1 [30] & (\main_reg|rf_out1 [28] & \main_reg|rf_out1 [31]))) # (!\main_reg|rf_out1 [29] & (\main_reg|rf_out1 [30] $ (((\main_reg|rf_out1 [28] & !\main_reg|rf_out1 [31])))))

	.dataa(\main_reg|rf_out1 [29]),
	.datab(\main_reg|rf_out1 [30]),
	.datac(\main_reg|rf_out1 [28]),
	.datad(\main_reg|rf_out1 [31]),
	.cin(gnd),
	.combout(\cl7_7seg|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cl7_7seg|WideOr6~0 .lut_mask = 16'h6414;
defparam \cl7_7seg|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N28
cycloneive_lcell_comb \cl7_7seg|WideOr5~0 (
// Equation(s):
// \cl7_7seg|WideOr5~0_combout  = (\main_reg|rf_out1 [30] & (\main_reg|rf_out1 [29] $ (\main_reg|rf_out1 [28] $ (\main_reg|rf_out1 [31])))) # (!\main_reg|rf_out1 [30] & (\main_reg|rf_out1 [29] & (\main_reg|rf_out1 [28] & \main_reg|rf_out1 [31])))

	.dataa(\main_reg|rf_out1 [29]),
	.datab(\main_reg|rf_out1 [30]),
	.datac(\main_reg|rf_out1 [28]),
	.datad(\main_reg|rf_out1 [31]),
	.cin(gnd),
	.combout(\cl7_7seg|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cl7_7seg|WideOr5~0 .lut_mask = 16'hA448;
defparam \cl7_7seg|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N4
cycloneive_lcell_comb \cl7_7seg|WideOr4~0 (
// Equation(s):
// \cl7_7seg|WideOr4~0_combout  = (\main_reg|rf_out1 [31] & (\main_reg|rf_out1 [30] & ((\main_reg|rf_out1 [29]) # (!\main_reg|rf_out1 [28])))) # (!\main_reg|rf_out1 [31] & (\main_reg|rf_out1 [29] & (!\main_reg|rf_out1 [28] & !\main_reg|rf_out1 [30])))

	.dataa(\main_reg|rf_out1 [29]),
	.datab(\main_reg|rf_out1 [31]),
	.datac(\main_reg|rf_out1 [28]),
	.datad(\main_reg|rf_out1 [30]),
	.cin(gnd),
	.combout(\cl7_7seg|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cl7_7seg|WideOr4~0 .lut_mask = 16'h8C02;
defparam \cl7_7seg|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N10
cycloneive_lcell_comb \cl7_7seg|WideOr3~0 (
// Equation(s):
// \cl7_7seg|WideOr3~0_combout  = (\main_reg|rf_out1 [28] & (\main_reg|rf_out1 [29] $ ((!\main_reg|rf_out1 [30])))) # (!\main_reg|rf_out1 [28] & ((\main_reg|rf_out1 [29] & (!\main_reg|rf_out1 [30] & \main_reg|rf_out1 [31])) # (!\main_reg|rf_out1 [29] & 
// (\main_reg|rf_out1 [30] & !\main_reg|rf_out1 [31]))))

	.dataa(\main_reg|rf_out1 [29]),
	.datab(\main_reg|rf_out1 [30]),
	.datac(\main_reg|rf_out1 [28]),
	.datad(\main_reg|rf_out1 [31]),
	.cin(gnd),
	.combout(\cl7_7seg|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cl7_7seg|WideOr3~0 .lut_mask = 16'h9294;
defparam \cl7_7seg|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N16
cycloneive_lcell_comb \cl7_7seg|WideOr2~0 (
// Equation(s):
// \cl7_7seg|WideOr2~0_combout  = (\main_reg|rf_out1 [29] & (((\main_reg|rf_out1 [28] & !\main_reg|rf_out1 [31])))) # (!\main_reg|rf_out1 [29] & ((\main_reg|rf_out1 [30] & ((!\main_reg|rf_out1 [31]))) # (!\main_reg|rf_out1 [30] & (\main_reg|rf_out1 [28]))))

	.dataa(\main_reg|rf_out1 [29]),
	.datab(\main_reg|rf_out1 [30]),
	.datac(\main_reg|rf_out1 [28]),
	.datad(\main_reg|rf_out1 [31]),
	.cin(gnd),
	.combout(\cl7_7seg|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cl7_7seg|WideOr2~0 .lut_mask = 16'h10F4;
defparam \cl7_7seg|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N30
cycloneive_lcell_comb \cl7_7seg|WideOr1~0 (
// Equation(s):
// \cl7_7seg|WideOr1~0_combout  = (\main_reg|rf_out1 [29] & (!\main_reg|rf_out1 [31] & ((\main_reg|rf_out1 [28]) # (!\main_reg|rf_out1 [30])))) # (!\main_reg|rf_out1 [29] & ((\main_reg|rf_out1 [30] & ((\main_reg|rf_out1 [31]))) # (!\main_reg|rf_out1 [30] & 
// (\main_reg|rf_out1 [28] & !\main_reg|rf_out1 [31]))))

	.dataa(\main_reg|rf_out1 [29]),
	.datab(\main_reg|rf_out1 [30]),
	.datac(\main_reg|rf_out1 [28]),
	.datad(\main_reg|rf_out1 [31]),
	.cin(gnd),
	.combout(\cl7_7seg|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cl7_7seg|WideOr1~0 .lut_mask = 16'h44B2;
defparam \cl7_7seg|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y21_N30
cycloneive_lcell_comb \cl7_7seg|WideOr0~0 (
// Equation(s):
// \cl7_7seg|WideOr0~0_combout  = (\main_reg|rf_out1 [31]) # ((\main_reg|rf_out1 [29] & ((!\main_reg|rf_out1 [30]) # (!\main_reg|rf_out1 [28]))) # (!\main_reg|rf_out1 [29] & ((\main_reg|rf_out1 [30]))))

	.dataa(\main_reg|rf_out1 [29]),
	.datab(\main_reg|rf_out1 [31]),
	.datac(\main_reg|rf_out1 [28]),
	.datad(\main_reg|rf_out1 [30]),
	.cin(gnd),
	.combout(\cl7_7seg|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cl7_7seg|WideOr0~0 .lut_mask = 16'hDFEE;
defparam \cl7_7seg|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N24
cycloneive_lcell_comb \data_in|WideOr6~0 (
// Equation(s):
// \data_in|WideOr6~0_combout  = (\reg_data_in[2]~11_combout  & (!reg_data_in[1] & ((\reg_data_in[3]~14_combout ) # (!\reg_data_in[0]~6_combout )))) # (!\reg_data_in[2]~11_combout  & (\reg_data_in[0]~6_combout  & (reg_data_in[1] $ 
// (!\reg_data_in[3]~14_combout ))))

	.dataa(\reg_data_in[0]~6_combout ),
	.datab(\reg_data_in[2]~11_combout ),
	.datac(reg_data_in[1]),
	.datad(\reg_data_in[3]~14_combout ),
	.cin(gnd),
	.combout(\data_in|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_in|WideOr6~0 .lut_mask = 16'h2C06;
defparam \data_in|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N22
cycloneive_lcell_comb \data_in|WideOr5~0 (
// Equation(s):
// \data_in|WideOr5~0_combout  = (\reg_data_in[2]~11_combout  & (\reg_data_in[0]~6_combout  $ (reg_data_in[1] $ (\reg_data_in[3]~14_combout )))) # (!\reg_data_in[2]~11_combout  & (\reg_data_in[0]~6_combout  & (reg_data_in[1] & \reg_data_in[3]~14_combout )))

	.dataa(\reg_data_in[0]~6_combout ),
	.datab(\reg_data_in[2]~11_combout ),
	.datac(reg_data_in[1]),
	.datad(\reg_data_in[3]~14_combout ),
	.cin(gnd),
	.combout(\data_in|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_in|WideOr5~0 .lut_mask = 16'hA448;
defparam \data_in|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N20
cycloneive_lcell_comb \data_in|WideOr4~0 (
// Equation(s):
// \data_in|WideOr4~0_combout  = (\reg_data_in[2]~11_combout  & (\reg_data_in[3]~14_combout  & ((reg_data_in[1]) # (!\reg_data_in[0]~6_combout )))) # (!\reg_data_in[2]~11_combout  & (!\reg_data_in[0]~6_combout  & (reg_data_in[1] & !\reg_data_in[3]~14_combout 
// )))

	.dataa(\reg_data_in[0]~6_combout ),
	.datab(\reg_data_in[2]~11_combout ),
	.datac(reg_data_in[1]),
	.datad(\reg_data_in[3]~14_combout ),
	.cin(gnd),
	.combout(\data_in|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_in|WideOr4~0 .lut_mask = 16'hC410;
defparam \data_in|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N6
cycloneive_lcell_comb \data_in|WideOr3~0 (
// Equation(s):
// \data_in|WideOr3~0_combout  = (\reg_data_in[0]~6_combout  & (\reg_data_in[2]~11_combout  $ ((!reg_data_in[1])))) # (!\reg_data_in[0]~6_combout  & ((\reg_data_in[2]~11_combout  & (!reg_data_in[1] & !\reg_data_in[3]~14_combout )) # 
// (!\reg_data_in[2]~11_combout  & (reg_data_in[1] & \reg_data_in[3]~14_combout ))))

	.dataa(\reg_data_in[0]~6_combout ),
	.datab(\reg_data_in[2]~11_combout ),
	.datac(reg_data_in[1]),
	.datad(\reg_data_in[3]~14_combout ),
	.cin(gnd),
	.combout(\data_in|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_in|WideOr3~0 .lut_mask = 16'h9286;
defparam \data_in|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N12
cycloneive_lcell_comb \data_in|WideOr2~0 (
// Equation(s):
// \data_in|WideOr2~0_combout  = (reg_data_in[1] & (\reg_data_in[0]~6_combout  & ((!\reg_data_in[3]~14_combout )))) # (!reg_data_in[1] & ((\reg_data_in[2]~11_combout  & ((!\reg_data_in[3]~14_combout ))) # (!\reg_data_in[2]~11_combout  & 
// (\reg_data_in[0]~6_combout ))))

	.dataa(\reg_data_in[0]~6_combout ),
	.datab(\reg_data_in[2]~11_combout ),
	.datac(reg_data_in[1]),
	.datad(\reg_data_in[3]~14_combout ),
	.cin(gnd),
	.combout(\data_in|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_in|WideOr2~0 .lut_mask = 16'h02AE;
defparam \data_in|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N10
cycloneive_lcell_comb \data_in|WideOr1~0 (
// Equation(s):
// \data_in|WideOr1~0_combout  = (\reg_data_in[2]~11_combout  & ((reg_data_in[1] & (\reg_data_in[0]~6_combout  & !\reg_data_in[3]~14_combout )) # (!reg_data_in[1] & ((\reg_data_in[3]~14_combout ))))) # (!\reg_data_in[2]~11_combout  & 
// (!\reg_data_in[3]~14_combout  & ((\reg_data_in[0]~6_combout ) # (reg_data_in[1]))))

	.dataa(\reg_data_in[0]~6_combout ),
	.datab(\reg_data_in[2]~11_combout ),
	.datac(reg_data_in[1]),
	.datad(\reg_data_in[3]~14_combout ),
	.cin(gnd),
	.combout(\data_in|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_in|WideOr1~0 .lut_mask = 16'h0CB2;
defparam \data_in|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N16
cycloneive_lcell_comb \data_in|WideOr0~0 (
// Equation(s):
// \data_in|WideOr0~0_combout  = (\reg_data_in[3]~14_combout ) # ((\reg_data_in[2]~11_combout  & ((!reg_data_in[1]) # (!\reg_data_in[0]~6_combout ))) # (!\reg_data_in[2]~11_combout  & ((reg_data_in[1]))))

	.dataa(\reg_data_in[0]~6_combout ),
	.datab(\reg_data_in[2]~11_combout ),
	.datac(reg_data_in[1]),
	.datad(\reg_data_in[3]~14_combout ),
	.cin(gnd),
	.combout(\data_in|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_in|WideOr0~0 .lut_mask = 16'hFF7C;
defparam \data_in|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign reg_in_disp[0] = \reg_in_disp[0]~output_o ;

assign reg_in_disp[1] = \reg_in_disp[1]~output_o ;

assign reg_in_disp[2] = \reg_in_disp[2]~output_o ;

assign reg_in_disp[3] = \reg_in_disp[3]~output_o ;

assign reg_in_disp[4] = \reg_in_disp[4]~output_o ;

assign reg_in_disp[5] = \reg_in_disp[5]~output_o ;

assign reg_in_disp[6] = \reg_in_disp[6]~output_o ;

assign alu_in1_disp[0] = \alu_in1_disp[0]~output_o ;

assign alu_in1_disp[1] = \alu_in1_disp[1]~output_o ;

assign alu_in1_disp[2] = \alu_in1_disp[2]~output_o ;

assign alu_in1_disp[3] = \alu_in1_disp[3]~output_o ;

assign alu_in1_disp[4] = \alu_in1_disp[4]~output_o ;

assign alu_in1_disp[5] = \alu_in1_disp[5]~output_o ;

assign alu_in1_disp[6] = \alu_in1_disp[6]~output_o ;

assign alu_in2_disp[0] = \alu_in2_disp[0]~output_o ;

assign alu_in2_disp[1] = \alu_in2_disp[1]~output_o ;

assign alu_in2_disp[2] = \alu_in2_disp[2]~output_o ;

assign alu_in2_disp[3] = \alu_in2_disp[3]~output_o ;

assign alu_in2_disp[4] = \alu_in2_disp[4]~output_o ;

assign alu_in2_disp[5] = \alu_in2_disp[5]~output_o ;

assign alu_in2_disp[6] = \alu_in2_disp[6]~output_o ;

assign PC[0] = \PC[0]~output_o ;

assign PC[1] = \PC[1]~output_o ;

assign PC[2] = \PC[2]~output_o ;

assign PC[3] = \PC[3]~output_o ;

assign PC[4] = \PC[4]~output_o ;

assign PC[5] = \PC[5]~output_o ;

assign PC[6] = \PC[6]~output_o ;

assign PC[7] = \PC[7]~output_o ;

assign i_disp[0] = \i_disp[0]~output_o ;

assign i_disp[1] = \i_disp[1]~output_o ;

assign i_disp[2] = \i_disp[2]~output_o ;

assign i_disp[3] = \i_disp[3]~output_o ;

assign i_disp[4] = \i_disp[4]~output_o ;

assign i_disp[5] = \i_disp[5]~output_o ;

assign i_disp[6] = \i_disp[6]~output_o ;

assign instr_disp[0] = \instr_disp[0]~output_o ;

assign instr_disp[1] = \instr_disp[1]~output_o ;

assign instr_disp[2] = \instr_disp[2]~output_o ;

assign instr_disp[3] = \instr_disp[3]~output_o ;

assign instr_disp[4] = \instr_disp[4]~output_o ;

assign instr_disp[5] = \instr_disp[5]~output_o ;

assign instr_disp[6] = \instr_disp[6]~output_o ;

assign mem_out_disp[0] = \mem_out_disp[0]~output_o ;

assign mem_out_disp[1] = \mem_out_disp[1]~output_o ;

assign mem_out_disp[2] = \mem_out_disp[2]~output_o ;

assign mem_out_disp[3] = \mem_out_disp[3]~output_o ;

assign mem_out_disp[4] = \mem_out_disp[4]~output_o ;

assign mem_out_disp[5] = \mem_out_disp[5]~output_o ;

assign mem_out_disp[6] = \mem_out_disp[6]~output_o ;

assign cl7_disp[0] = \cl7_disp[0]~output_o ;

assign cl7_disp[1] = \cl7_disp[1]~output_o ;

assign cl7_disp[2] = \cl7_disp[2]~output_o ;

assign cl7_disp[3] = \cl7_disp[3]~output_o ;

assign cl7_disp[4] = \cl7_disp[4]~output_o ;

assign cl7_disp[5] = \cl7_disp[5]~output_o ;

assign cl7_disp[6] = \cl7_disp[6]~output_o ;

assign data_in_disp[0] = \data_in_disp[0]~output_o ;

assign data_in_disp[1] = \data_in_disp[1]~output_o ;

assign data_in_disp[2] = \data_in_disp[2]~output_o ;

assign data_in_disp[3] = \data_in_disp[3]~output_o ;

assign data_in_disp[4] = \data_in_disp[4]~output_o ;

assign data_in_disp[5] = \data_in_disp[5]~output_o ;

assign data_in_disp[6] = \data_in_disp[6]~output_o ;

assign alu_ctrl[0] = \alu_ctrl[0]~output_o ;

assign alu_ctrl[1] = \alu_ctrl[1]~output_o ;

assign alu_ctrl[2] = \alu_ctrl[2]~output_o ;

assign alu_ctrl[3] = \alu_ctrl[3]~output_o ;

assign alu_ctrl[4] = \alu_ctrl[4]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
