 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Aug 26 23:41:23 2024
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          855
Number of nets:                          2867
Number of cells:                         1975
Number of combinational cells:           1522
Number of sequential cells:               409
Number of macros/black boxes:               0
Number of buf/inv:                        286
Number of references:                      26

Combinational area:              13996.846739
Buf/Inv area:                     1130.808723
Noncombinational area:           12280.041534
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 26276.888273
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  ---------------------------------------------------------------------
SYS_TOP                           26276.8883    100.0    127.0836      0.0000  0.0000  SYS_TOP
ALU                                5737.5893     21.8   1093.1543    560.1092  0.0000  ALU_OPERAND_WIDTH8_FUN_WIDTH4_test_1
ALU/add_30                          231.8099      0.9    231.8099      0.0000  0.0000  ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_add_0
ALU/div_48                         1434.3973      5.5   1434.3973      0.0000  0.0000  ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW_div_uns_0
ALU/mult_42                        2152.1843      8.2   1910.9608      0.0000  0.0000  ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW02_mult_0
ALU/mult_42/FS_1                    241.2235      0.9    241.2235      0.0000  0.0000  ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_add_1
ALU/sub_36                          265.9342      1.0    265.9342      0.0000  0.0000  ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_sub_0
CLK_DIV_1                           920.1794      3.5    483.6237    329.4760  0.0000  Clk_Div_WIDTH8_test_0
CLK_DIV_1/add_46                    107.0797      0.4    107.0797      0.0000  0.0000  Clk_Div_WIDTH8_0_DW01_inc_0
CLK_DIV_2                           920.1794      3.5    483.6237    329.4760  0.0000  Clk_Div_WIDTH8_test_1
CLK_DIV_2/add_46                    107.0797      0.4    107.0797      0.0000  0.0000  Clk_Div_WIDTH8_1_DW01_inc_0
CLK_DIV_MUX                          88.2525      0.3     88.2525      0.0000  0.0000  CLK_DIV_MUX
CLK_GATE                             40.0078      0.2      0.0000     40.0078  0.0000  CLK_GATE
DATA_SYNC                           516.5713      2.0     88.2525    428.3188  0.0000  DATA_SYNC_BUS_WIDTH8_test_1
FIFO                               4997.4450     19.0     14.1204      0.0000  0.0000  FIFO_DATA_WIDTH8_ADDRESS_WIDTH4_test_1
FIFO/DUT0                           267.1109      1.0      3.5301    263.5808  0.0000  DF_SYNC_ADDRESS_WIDTH4_test_0
FIFO/DUT1                           267.1109      1.0      3.5301    263.5808  0.0000  DF_SYNC_ADDRESS_WIDTH4_test_1
FIFO/DUT2                           744.8511      2.8    315.3556    429.4955  0.0000  FIFO_WR_DATA_WIDTH8_ADDRESS_WIDTH4_test_1
FIFO/DUT3                           742.4977      2.8    311.8255    430.6722  0.0000  FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4_test_1
FIFO/DUT4                          2961.7540     11.3   1229.6515   1732.1024  0.0000  FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4_test_1
PULSE_GEN                            71.7787      0.3      5.8835     65.8952  0.0000  PULSE_GEN_test_1
RST_SYNC_1                           98.8428      0.4      0.0000     98.8428  0.0000  RST_SYNC_NUM_STAGES2_test_0
RST_SYNC_2                           98.8428      0.4      0.0000     98.8428  0.0000  RST_SYNC_NUM_STAGES2_test_1
Reg_file                           7087.2644     27.0   2576.9731   4510.2913  0.0000  Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4_test_1
SYS_CTRL                           1589.7217      6.0    775.4453    814.2764  0.0000  SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16_test_1
U0_mux2X1                            15.2971      0.1     15.2971      0.0000  0.0000  mux2X1_1
U1_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_4
U2_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_3
U3_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_2
U4_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_0
U5_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_6
U6_mux2X1                            11.7670      0.0     11.7670      0.0000  0.0000  mux2X1_5
UART_RX                            2504.0177      9.5      7.0602      0.0000  0.0000  UART_RX_test_1
UART_RX/DUT0                        396.5479      1.5    296.5284    100.0195  0.0000  fsm_test_1
UART_RX/DUT1                        681.3093      2.6    384.7809    296.5284  0.0000  counter_test_1
UART_RX/DUT2                        520.1014      2.0    421.2586     98.8428  0.0000  data_sampling_test_1
UART_RX/DUT3                        176.5050      0.7    110.6098     65.8952  0.0000  parity_check_test_1
UART_RX/DUT4                         44.7146      0.2     11.7670     32.9476  0.0000  start_check_test_1
UART_RX/DUT5                         44.7146      0.2     11.7670     32.9476  0.0000  stop_check_test_1
UART_RX/DUT6                        633.0646      2.4    236.5167    396.5479  0.0000  deserializer_test_1
UART_TX                            1393.2128      5.3      7.0602      0.0000  0.0000  UART_TX_test_1
UART_TX/DUT0                        653.0685      2.5    218.8662    434.2023  0.0000  serializer_WIDTH8_test_1
UART_TX/DUT1                        183.5652      0.7     84.7224     98.8428  0.0000  FSM_test_1
UART_TX/DUT2                        504.8043      1.9    208.2759    296.5284  0.0000  parity_Calc_WIDTH8_test_1
UART_TX/DUT3                         44.7146      0.2     12.9437     31.7709  0.0000  MUX_test_1
--------------------------------  ----------  -------  ----------  ----------  ------  ---------------------------------------------------------------------
Total                                                  13996.8467  12280.0415  0.0000

1
