MEMORY 
{
   bram : ORIGIN = 0x00000000, LENGTH = 0x00020000
}

SECTIONS
{
   .all : /* code, initialized data, and small bss */
       {
          boot.o(.text)
          *(.text)
          _etext = ALIGN(4);
          *(.rodata)
          *(.data)
          *(.sdata)
          _edata = ALIGN(4);
          *(.sbss)
        } > bram

   .bss : /* blank static storage */
        {
          *(.bss)
          _end = ALIGN(4);
        } > bram

   /* TODO: find suitable address for stack, this one won't work */
      /*
    La pile se trouve en haut de la m√©moire
    SRAM_BASEADDR + SRAM_SIZE - 1
    0x20100000 + 0x00100000 - 0x1 = 0x201FFFFF
    */
_stack_top  = 0x10000;
}
