Release 14.6 - xst P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: Serializer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Serializer.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Serializer"
Output Format                      : NGC
Target Device                      : xc7vx485t-2-ffg1761

---- Source Options
Top Module Name                    : Serializer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/homes/mmahmood/Aaron/clk_div_gen.v" into library work
Parsing module <clock_divider>.
Analyzing Verilog file "/homes/mmahmood/Aaron/Serializer.v" into library work
Parsing module <Serializer>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Serializer>.

Elaborating module <IBUFDS(DIFF_TERM="FALSE",IBUF_LOW_PWR="TRUE",IOSTANDARD="DEFAULT")>.

Elaborating module <clock_divider>.
WARNING:HDLCompiler:413 - "/homes/mmahmood/Aaron/clk_div_gen.v" Line 29: Result of 12-bit expression is truncated to fit in 11-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Serializer>.
    Related source file is "/homes/mmahmood/Aaron/Serializer.v".
    Found 1-bit register for signal <done_transmit>.
    Found 1-bit register for signal <done_flag>.
    Found 1-bit register for signal <serial_data_out>.
    Found 3-bit register for signal <counter>.
    Found 3-bit adder for signal <counter[2]_GND_1_o_add_4_OUT> created at line 102.
    Found 1-bit 8-to-1 multiplexer for signal <counter[2]_data_in[7]_Mux_2_o> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Serializer> synthesized.

Synthesizing Unit <clock_divider>.
    Related source file is "/homes/mmahmood/Aaron/clk_div_gen.v".
        WIDTH = 11
        N = 2000
    Found 1-bit register for signal <clk_track>.
    Found 11-bit register for signal <r_reg>.
    Found 11-bit adder for signal <r_nxt> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
Unit <clock_divider> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 11-bit adder                                          : 1
 3-bit adder                                           : 1
# Registers                                            : 6
 1-bit register                                        : 4
 11-bit register                                       : 1
 3-bit register                                        : 1
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Serializer>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Serializer> synthesized (advanced).

Synthesizing (advanced) Unit <clock_divider>.
The following registers are absorbed into counter <r_reg>: 1 register on signal <r_reg>.
Unit <clock_divider> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 11-bit adder                                          : 1
# Counters                                             : 2
 11-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 4
 Flip-Flops                                            : 4
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Serializer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Serializer, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 18
 Flip-Flops                                            : 18

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Serializer.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 54
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 10
#      LUT2                        : 9
#      LUT3                        : 2
#      LUT5                        : 3
#      LUT6                        : 4
#      MUXCY                       : 10
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 11
# FlipFlops/Latches                : 18
#      FD                          : 8
#      FDR                         : 7
#      FDRE                        : 3
# IO Buffers                       : 13
#      IBUF                        : 10
#      IBUFDS                      : 1
#      OBUF                        : 2

Device utilization summary:
---------------------------

Selected Device : 7vx485tffg1761-2 


Slice Logic Utilization: 
 Number of Slice Registers:              18  out of  607200     0%  
 Number of Slice LUTs:                   30  out of  303600     0%  
    Number used as Logic:                30  out of  303600     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     30
   Number with an unused Flip Flop:      12  out of     30    40%  
   Number with an unused LUT:             0  out of     30     0%  
   Number of fully used LUT-FF pairs:    18  out of     30    60%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    700     2%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock_divider_inst/clk_track       | NONE(counter_0)        | 6     |
clkp                               | IBUFDS                 | 12    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 1.955ns (Maximum Frequency: 511.574MHz)
   Minimum input arrival time before clock: 1.300ns
   Maximum output required time after clock: 0.580ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_divider_inst/clk_track'
  Clock period: 1.491ns (frequency: 670.533MHz)
  Total number of paths / destination ports: 28 / 9
-------------------------------------------------------------------------
Delay:               1.491ns (Levels of Logic = 3)
  Source:            counter_1 (FF)
  Destination:       data_out (FF)
  Source Clock:      clock_divider_inst/clk_track rising
  Destination Clock: clock_divider_inst/clk_track rising

  Data Path: counter_1 to data_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.236   0.641  counter_1 (counter_1)
     LUT6:I0->O            1   0.043   0.000  Mmux_counter[2]_data_in[7]_Mux_2_o_3 (Mmux_counter[2]_data_in[7]_Mux_2_o_3)
     MUXF7:I1->O           1   0.178   0.350  Mmux_counter[2]_data_in[7]_Mux_2_o_2_f7 (counter[2]_data_in[7]_Mux_2_o)
     LUT5:I4->O            1   0.043   0.000  data_out_rstpot (data_out_rstpot)
     FD:D                     -0.000          data_out
    ----------------------------------------
    Total                      1.491ns (0.500ns logic, 0.991ns route)
                                       (33.5% logic, 66.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkp'
  Clock period: 1.955ns (frequency: 511.574MHz)
  Total number of paths / destination ports: 199 / 17
-------------------------------------------------------------------------
Delay:               1.955ns (Levels of Logic = 2)
  Source:            clock_divider_inst/r_reg_2 (FF)
  Destination:       clock_divider_inst/r_reg_6 (FF)
  Source Clock:      clkp rising
  Destination Clock: clkp rising

  Data Path: clock_divider_inst/r_reg_2 to clock_divider_inst/r_reg_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.236   0.618  clock_divider_inst/r_reg_2 (clock_divider_inst/r_reg_2)
     LUT6:I0->O            1   0.043   0.350  clock_divider_inst/GND_3_o_GND_3_o_equal_3_o<10>_SW0 (N01)
     LUT6:I5->O           12   0.043   0.400  clock_divider_inst/GND_3_o_GND_3_o_equal_3_o<10> (clock_divider_inst/GND_3_o_GND_3_o_equal_3_o)
     FDR:R                     0.264          clock_divider_inst/r_reg_6
    ----------------------------------------
    Total                      1.955ns (0.586ns logic, 1.369ns route)
                                       (30.0% logic, 70.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_divider_inst/clk_track'
  Total number of paths / destination ports: 25 / 11
-------------------------------------------------------------------------
Offset:              1.300ns (Levels of Logic = 2)
  Source:            start (PAD)
  Destination:       counter_0 (FF)
  Destination Clock: clock_divider_inst/clk_track rising

  Data Path: start to counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.000   0.642  start_IBUF (start_IBUF)
     LUT5:I0->O            3   0.043   0.351  Mcount_counter_val11 (Mcount_counter_val)
     FDRE:R                    0.264          counter_0
    ----------------------------------------
    Total                      1.300ns (0.307ns logic, 0.993ns route)
                                       (23.6% logic, 76.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_divider_inst/clk_track'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.580ns (Levels of Logic = 1)
  Source:            data_out (FF)
  Destination:       serial_data_out (PAD)
  Source Clock:      clock_divider_inst/clk_track rising

  Data Path: data_out to serial_data_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.236   0.344  data_out (data_out)
     OBUF:I->O                 0.000          serial_data_out_OBUF (serial_data_out)
    ----------------------------------------
    Total                      0.580ns (0.236ns logic, 0.344ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkp           |    1.955|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_divider_inst/clk_track
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
clock_divider_inst/clk_track|    1.491|         |         |         |
----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.36 secs
 
--> 


Total memory usage is 600700 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

