;redcode
;assert 1
	SPL 0, <-12
	CMP -207, <-126
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SLT 1, 5
	SLT 2, @5
	SUB -207, <-126
	SLT 2, @5
	CMP -207, <122
	SLT 20, @11
	SLT @-27, 100
	ADD 30, 9
	CMP -207, <122
	DAT #12, #1
	SUB @830, 50
	ADD 30, 9
	SLT @-27, 100
	SLT @-27, 100
	DAT #120, #18
	SUB 0, 861
	SPL 0, <-12
	DAT #-207, #122
	CMP -217, <122
	DAT <0, #-0
	DAT <0, <60
	ADD @-127, 100
	SPL @130, 9
	JMN 0, 1
	JMN 0, 1
	JMZ <-27, 100
	CMP 0, 19
	MOV -1, <-26
	ADD #130, 9
	SUB @127, 106
	SUB 0, -191
	DAT <210, #-20
	CMP -207, <-122
	CMP -207, <-122
	SPL 300, 91
	MOV 120, 18
	MOV -87, @-20
	MOV 120, 18
	DAT #830, #50
	CMP -207, <-126
	JMZ 2, #5
	JMN 0, <2
	SUB #270, <1
	DAT #830, #50
	DJN -1, @-20
	ADD 270, 60
