{
	"author": [
		"Naresh Maheshwari",
		"Sachin S. Sapatnekar"
	],
	"booktitle": "Proceedings of the Third Conference on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/1998",
	"dblpkey": "conf/date/MaheshwariS98",
	"doi": "10.1109/DATE.1998.655956",
	"ee": "http://doi.ieeecomputersociety.org/10.1109/DATE.1998.655956",
	"pages": "840-845",
	"publisher": "IEEE Computer Society",
	"publishershort": "IEEE CS",
	"stemmed": [
		"effici",
		"minarea",
		"retim",
		"of",
		"larg",
		"level",
		"clock",
		"circuit"
	],
	"tag": [
		"performance",
		"scalability"
	],
	"title": "Efficient Minarea Retiming of Large Level-Clocked Circuits",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 1998
}