Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun May 11 12:24:21 2025
| Host         : DESKTOP-31V1238 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file median_filter_control_sets_placed.rpt
| Design       : median_filter
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             558 |          109 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            4 |
| Yes          | No                    | No                     |              66 |           34 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              78 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------+-------------------------+------------------+----------------+--------------+
| Clock Signal |      Enable Signal      |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-------------------------+-------------------------+------------------+----------------+--------------+
|  clk         | ram_wr_addr[8]_i_1_n_0  |                         |                2 |              2 |         1.00 |
|  clk         |                         | fifo_en                 |                4 |              4 |         1.00 |
|  clk         | fifo_en_reg_n_0_[1]     | fifo_rst                |                2 |              8 |         4.00 |
|  clk         | fifo_we_reg_n_0_[1]     | fifo_rst                |                3 |              8 |         2.67 |
|  clk         | fifo_wr                 | fifo_rst                |                2 |              8 |         4.00 |
|  clk         | fifo_rd                 | fifo_rst                |                2 |              8 |         4.00 |
|  clk         | ram_dout_reg[7]_i_1_n_0 |                         |                8 |              8 |         1.00 |
|  clk         | ram_wr_addr[8]_i_1_n_0  | ram_wr_addr[15]_i_1_n_0 |                3 |             14 |         4.67 |
|  clk         | cnt_reg[0]_i_2_n_0      | cnt                     |                4 |             16 |         4.00 |
|  clk         | ram_rd_addr[15]_i_2_n_0 | ram_rd_addr[15]_i_1_n_0 |                4 |             16 |         4.00 |
|  clk         | FIFO[1].fifo_i/RAM/E[0] |                         |               24 |             56 |         2.33 |
|  clk         |                         |                         |              109 |            558 |         5.12 |
+--------------+-------------------------+-------------------------+------------------+----------------+--------------+


