{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712703005033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712703005037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 01:50:04 2024 " "Processing started: Wed Apr 10 01:50:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712703005037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703005037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703005037 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712703005512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1 " "Found entity 1: Lab1" {  } { { "Lab1.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703011784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703011784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/lab1_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/lab1_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios " "Found entity 1: Lab1_nios" {  } { { "Lab1_nios/synthesis/Lab1_nios.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/Lab1_nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703011786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703011786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Lab1_nios/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703011795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703011795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Lab1_nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703011802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703011802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_irq_mapper " "Found entity 1: Lab1_nios_irq_mapper" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_irq_mapper.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703011809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703011809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_mm_interconnect_0 " "Found entity 1: Lab1_nios_mm_interconnect_0" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703011820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703011820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Lab1_nios_mm_interconnect_0_avalon_st_adapter" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703011827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703011827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Lab1_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703011834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703011834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Lab1_nios_mm_interconnect_0_rsp_mux_001" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703011843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703011843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab1_nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Lab1_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703011850 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Lab1_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703011850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703011850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_mm_interconnect_0_rsp_mux " "Found entity 1: Lab1_nios_mm_interconnect_0_rsp_mux" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703011860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703011860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_mm_interconnect_0_rsp_demux " "Found entity 1: Lab1_nios_mm_interconnect_0_rsp_demux" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703011865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703011865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_mm_interconnect_0_cmd_mux_001 " "Found entity 1: Lab1_nios_mm_interconnect_0_cmd_mux_001" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703011872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703011872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_mm_interconnect_0_cmd_mux " "Found entity 1: Lab1_nios_mm_interconnect_0_cmd_mux" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703011879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703011879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Lab1_nios_mm_interconnect_0_cmd_demux_001" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703011887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703011887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_mm_interconnect_0_cmd_demux " "Found entity 1: Lab1_nios_mm_interconnect_0_cmd_demux" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703011894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703011894 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab1_nios_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Lab1_nios_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_003.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712703011901 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab1_nios_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Lab1_nios_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_003.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712703011901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_mm_interconnect_0_router_003_default_decode " "Found entity 1: Lab1_nios_mm_interconnect_0_router_003_default_decode" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_003.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703011902 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab1_nios_mm_interconnect_0_router_003 " "Found entity 2: Lab1_nios_mm_interconnect_0_router_003" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_003.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703011902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703011902 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab1_nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Lab1_nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712703011908 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab1_nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Lab1_nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712703011908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_mm_interconnect_0_router_002_default_decode " "Found entity 1: Lab1_nios_mm_interconnect_0_router_002_default_decode" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703011908 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab1_nios_mm_interconnect_0_router_002 " "Found entity 2: Lab1_nios_mm_interconnect_0_router_002" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703011908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703011908 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab1_nios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Lab1_nios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712703011916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab1_nios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Lab1_nios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712703011916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_mm_interconnect_0_router_001_default_decode " "Found entity 1: Lab1_nios_mm_interconnect_0_router_001_default_decode" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703011918 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab1_nios_mm_interconnect_0_router_001 " "Found entity 2: Lab1_nios_mm_interconnect_0_router_001" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703011918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703011918 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab1_nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Lab1_nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712703011925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab1_nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Lab1_nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712703011925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_mm_interconnect_0_router_default_decode " "Found entity 1: Lab1_nios_mm_interconnect_0_router_default_decode" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703011926 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab1_nios_mm_interconnect_0_router " "Found entity 2: Lab1_nios_mm_interconnect_0_router" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703011926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703011926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Lab1_nios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703011937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703011937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Lab1_nios/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703011943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703011943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Lab1_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703011950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703011950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Lab1_nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703011957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703011957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Lab1_nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703011966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703011966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Lab1_nios/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703011974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703011974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_pio_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_pio_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_pio_SW " "Found entity 1: Lab1_nios_pio_SW" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_pio_SW.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_pio_SW.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703011979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703011979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_pio_LED " "Found entity 1: Lab1_nios_pio_LED" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_pio_LED.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_pio_LED.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703011986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703011986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_onchip_mem " "Found entity 1: Lab1_nios_onchip_mem" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_onchip_mem.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703011994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703011994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_nios2_pd.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_nios2_pd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_nios2_PD " "Found entity 1: Lab1_nios_nios2_PD" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703011999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703011999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_nios2_pd_cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_nios2_pd_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_nios2_PD_cpu_register_bank_a_module " "Found entity 1: Lab1_nios_nios2_PD_cpu_register_bank_a_module" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703012010 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab1_nios_nios2_PD_cpu_register_bank_b_module " "Found entity 2: Lab1_nios_nios2_PD_cpu_register_bank_b_module" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703012010 ""} { "Info" "ISGN_ENTITY_NAME" "3 Lab1_nios_nios2_PD_cpu " "Found entity 3: Lab1_nios_nios2_PD_cpu" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703012010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703012010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_nios2_pd_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_nios2_pd_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_nios2_PD_cpu_test_bench " "Found entity 1: Lab1_nios_nios2_PD_cpu_test_bench" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu_test_bench.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703012018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703012018 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab1 " "Elaborating entity \"Lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712703012129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios Lab1_nios:u0 " "Elaborating entity \"Lab1_nios\" for hierarchy \"Lab1_nios:u0\"" {  } { { "Lab1.sv" "u0" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_nios2_PD Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd " "Elaborating entity \"Lab1_nios_nios2_PD\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\"" {  } { { "Lab1_nios/synthesis/Lab1_nios.v" "nios2_pd" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/Lab1_nios.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_nios2_PD_cpu Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\|Lab1_nios_nios2_PD_cpu:cpu " "Elaborating entity \"Lab1_nios_nios2_PD_cpu\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\|Lab1_nios_nios2_PD_cpu:cpu\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD.v" "cpu" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_nios2_PD_cpu_test_bench Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\|Lab1_nios_nios2_PD_cpu:cpu\|Lab1_nios_nios2_PD_cpu_test_bench:the_Lab1_nios_nios2_PD_cpu_test_bench " "Elaborating entity \"Lab1_nios_nios2_PD_cpu_test_bench\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\|Lab1_nios_nios2_PD_cpu:cpu\|Lab1_nios_nios2_PD_cpu_test_bench:the_Lab1_nios_nios2_PD_cpu_test_bench\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" "the_Lab1_nios_nios2_PD_cpu_test_bench" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_nios2_PD_cpu_register_bank_a_module Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\|Lab1_nios_nios2_PD_cpu:cpu\|Lab1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_nios_nios2_PD_cpu_register_bank_a " "Elaborating entity \"Lab1_nios_nios2_PD_cpu_register_bank_a_module\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\|Lab1_nios_nios2_PD_cpu:cpu\|Lab1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_nios_nios2_PD_cpu_register_bank_a\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" "Lab1_nios_nios2_PD_cpu_register_bank_a" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" 1323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\|Lab1_nios_nios2_PD_cpu:cpu\|Lab1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_nios_nios2_PD_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\|Lab1_nios_nios2_PD_cpu:cpu\|Lab1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_nios_nios2_PD_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" "the_altsyncram" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\|Lab1_nios_nios2_PD_cpu:cpu\|Lab1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_nios_nios2_PD_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\|Lab1_nios_nios2_PD_cpu:cpu\|Lab1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_nios_nios2_PD_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\|Lab1_nios_nios2_PD_cpu:cpu\|Lab1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_nios_nios2_PD_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\|Lab1_nios_nios2_PD_cpu:cpu\|Lab1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_nios_nios2_PD_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712703012348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712703012348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712703012348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712703012348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712703012348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712703012348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712703012348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712703012348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712703012348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712703012348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712703012348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712703012348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712703012348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712703012348 ""}  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712703012348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703012403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703012403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\|Lab1_nios_nios2_PD_cpu:cpu\|Lab1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_nios_nios2_PD_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\|Lab1_nios_nios2_PD_cpu:cpu\|Lab1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_nios_nios2_PD_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_nios2_PD_cpu_register_bank_b_module Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\|Lab1_nios_nios2_PD_cpu:cpu\|Lab1_nios_nios2_PD_cpu_register_bank_b_module:Lab1_nios_nios2_PD_cpu_register_bank_b " "Elaborating entity \"Lab1_nios_nios2_PD_cpu_register_bank_b_module\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\|Lab1_nios_nios2_PD_cpu:cpu\|Lab1_nios_nios2_PD_cpu_register_bank_b_module:Lab1_nios_nios2_PD_cpu_register_bank_b\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" "Lab1_nios_nios2_PD_cpu_register_bank_b" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" 1341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_onchip_mem Lab1_nios:u0\|Lab1_nios_onchip_mem:onchip_mem " "Elaborating entity \"Lab1_nios_onchip_mem\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_onchip_mem:onchip_mem\"" {  } { { "Lab1_nios/synthesis/Lab1_nios.v" "onchip_mem" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/Lab1_nios.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab1_nios:u0\|Lab1_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_onchip_mem.v" "the_altsyncram" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_onchip_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab1_nios:u0\|Lab1_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Lab1_nios:u0\|Lab1_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_onchip_mem.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_onchip_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab1_nios:u0\|Lab1_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"Lab1_nios:u0\|Lab1_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712703012468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file onchip_mem.hex " "Parameter \"init_file\" = \"onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712703012468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712703012468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712703012468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712703012468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712703012468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712703012468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712703012468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712703012468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712703012468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712703012468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712703012468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712703012468 ""}  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_onchip_mem.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_onchip_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712703012468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6qf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6qf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6qf1 " "Found entity 1: altsyncram_6qf1" {  } { { "db/altsyncram_6qf1.tdf" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/db/altsyncram_6qf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712703012498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703012498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6qf1 Lab1_nios:u0\|Lab1_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_6qf1:auto_generated " "Elaborating entity \"altsyncram_6qf1\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_6qf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_pio_LED Lab1_nios:u0\|Lab1_nios_pio_LED:pio_led " "Elaborating entity \"Lab1_nios_pio_LED\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_pio_LED:pio_led\"" {  } { { "Lab1_nios/synthesis/Lab1_nios.v" "pio_led" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/Lab1_nios.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_pio_SW Lab1_nios:u0\|Lab1_nios_pio_SW:pio_sw " "Elaborating entity \"Lab1_nios_pio_SW\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_pio_SW:pio_sw\"" {  } { { "Lab1_nios/synthesis/Lab1_nios.v" "pio_sw" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/Lab1_nios.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0 Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Lab1_nios_mm_interconnect_0\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Lab1_nios/synthesis/Lab1_nios.v" "mm_interconnect_0" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/Lab1_nios.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_pd_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_pd_data_master_translator\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "nios2_pd_data_master_translator" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_pd_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_pd_instruction_master_translator\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "nios2_pd_instruction_master_translator" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_led_s1_translator\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "pio_led_s1_translator" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_pd_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_pd_data_master_agent\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "nios2_pd_data_master_agent" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_pd_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_pd_instruction_master_agent\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "nios2_pd_instruction_master_agent" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_mem_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_mem_s1_agent\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "onchip_mem_s1_agent" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_mem_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_mem_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Lab1_nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "onchip_mem_s1_agent_rsp_fifo" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0_router Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_router:router " "Elaborating entity \"Lab1_nios_mm_interconnect_0_router\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_router:router\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "router" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0_router_default_decode Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_router:router\|Lab1_nios_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Lab1_nios_mm_interconnect_0_router_default_decode\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_router:router\|Lab1_nios_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0_router_001 Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Lab1_nios_mm_interconnect_0_router_001\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_router_001:router_001\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "router_001" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 1158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0_router_001_default_decode Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_router_001:router_001\|Lab1_nios_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Lab1_nios_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_router_001:router_001\|Lab1_nios_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_001.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0_router_002 Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Lab1_nios_mm_interconnect_0_router_002\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_router_002:router_002\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "router_002" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 1174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0_router_002_default_decode Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_router_002:router_002\|Lab1_nios_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Lab1_nios_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_router_002:router_002\|Lab1_nios_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0_router_003 Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Lab1_nios_mm_interconnect_0_router_003\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_router_003:router_003\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "router_003" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 1190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0_router_003_default_decode Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_router_003:router_003\|Lab1_nios_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Lab1_nios_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_router_003:router_003\|Lab1_nios_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0_cmd_demux Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Lab1_nios_mm_interconnect_0_cmd_demux\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "cmd_demux" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 1235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0_cmd_demux_001 Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Lab1_nios_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 1252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0_cmd_mux Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Lab1_nios_mm_interconnect_0_cmd_mux\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "cmd_mux" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 1275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Lab1_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0_cmd_mux_001 Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"Lab1_nios_mm_interconnect_0_cmd_mux_001\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 1292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0_rsp_demux Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Lab1_nios_mm_interconnect_0_rsp_demux\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "rsp_demux" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 1332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0_rsp_mux Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Lab1_nios_mm_interconnect_0_rsp_mux\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "rsp_mux" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 1395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Lab1_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0_rsp_mux_001 Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Lab1_nios_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 1412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0_avalon_st_adapter Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Lab1_nios_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 1441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Lab1_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Lab1_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Lab1_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_irq_mapper Lab1_nios:u0\|Lab1_nios_irq_mapper:irq_mapper " "Elaborating entity \"Lab1_nios_irq_mapper\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_irq_mapper:irq_mapper\"" {  } { { "Lab1_nios/synthesis/Lab1_nios.v" "irq_mapper" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/Lab1_nios.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Lab1_nios:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Lab1_nios:u0\|altera_reset_controller:rst_controller\"" {  } { { "Lab1_nios/synthesis/Lab1_nios.v" "rst_controller" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/Lab1_nios.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Lab1_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Lab1_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Lab1_nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Lab1_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Lab1_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Lab1_nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703012936 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Lab1_nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" 182 -1 0 } } { "Lab1_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" 1162 -1 0 } } { "Lab1_nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1712703013914 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1712703013914 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712703014163 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712703014643 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/output_files/Lab1.map.smsg " "Generated suppressed messages file D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/output_files/Lab1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703014758 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712703016112 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712703016112 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "911 " "Implemented 911 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712703016288 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712703016288 ""} { "Info" "ICUT_CUT_TM_LCELLS" "804 " "Implemented 804 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712703016288 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1712703016288 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712703016288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712703016309 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 01:50:16 2024 " "Processing ended: Wed Apr 10 01:50:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712703016309 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712703016309 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712703016309 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712703016309 ""}
