$date
	Tue Sep 14 16:56:23 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module taskk_tb $end
$var wire 1 ! op_xor $end
$var wire 1 " op_or $end
$var wire 1 # op_and $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module uut $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var reg 1 # op_and $end
$var reg 1 " op_or $end
$var reg 1 ! op_xor $end
$scope task bitwise_op $end
$var reg 1 & A $end
$var reg 1 ' B $end
$var reg 1 ( Op_and $end
$var reg 1 ) Op_or $end
$var reg 1 * Op_xor $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1"
1*
1)
1'
1%
#20
0'
1&
0%
1$
#30
0!
1#
0*
1(
1'
1%
