TimeQuest Timing Analyzer report for Lab8
Mon May 31 19:28:56 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clck'
 12. Slow Model Hold: 'clck'
 13. Slow Model Recovery: 'clck'
 14. Slow Model Removal: 'clck'
 15. Slow Model Minimum Pulse Width: 'clck'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'clck'
 26. Fast Model Hold: 'clck'
 27. Fast Model Recovery: 'clck'
 28. Fast Model Removal: 'clck'
 29. Fast Model Minimum Pulse Width: 'clck'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Setup Transfers
 40. Hold Transfers
 41. Recovery Transfers
 42. Removal Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Lab8                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F484C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; clck       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clck } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 213.17 MHz ; 200.0 MHz       ; clck       ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clck  ; -3.691 ; -117.178      ;
+-------+--------+---------------+


+--------------------------------+
; Slow Model Hold Summary        ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clck  ; -2.927 ; -34.424       ;
+-------+--------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clck  ; -1.205 ; -24.797       ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clck  ; 1.719 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clck  ; -2.000 ; -179.380              ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clck'                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.691 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[1]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[15] ; clck         ; clck        ; 1.000        ; 0.000      ; 4.727      ;
; -3.427 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[0]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[15] ; clck         ; clck        ; 1.000        ; 0.000      ; 4.463      ;
; -3.286 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[2]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[15] ; clck         ; clck        ; 1.000        ; 0.000      ; 4.322      ;
; -3.284 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[1]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[13] ; clck         ; clck        ; 1.000        ; 0.000      ; 4.320      ;
; -3.280 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[1]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[14] ; clck         ; clck        ; 1.000        ; 0.000      ; 4.316      ;
; -3.279 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[1]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[12] ; clck         ; clck        ; 1.000        ; 0.000      ; 4.315      ;
; -3.268 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg0 ; MultiplierP:b2v_inst2|Reg:R_A|F[0]          ; clck         ; clck        ; 1.000        ; -0.056     ; 4.248      ;
; -3.268 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg1 ; MultiplierP:b2v_inst2|Reg:R_A|F[0]          ; clck         ; clck        ; 1.000        ; -0.056     ; 4.248      ;
; -3.268 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg2 ; MultiplierP:b2v_inst2|Reg:R_A|F[0]          ; clck         ; clck        ; 1.000        ; -0.056     ; 4.248      ;
; -3.268 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg3 ; MultiplierP:b2v_inst2|Reg:R_A|F[0]          ; clck         ; clck        ; 1.000        ; -0.056     ; 4.248      ;
; -3.268 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg4 ; MultiplierP:b2v_inst2|Reg:R_A|F[0]          ; clck         ; clck        ; 1.000        ; -0.056     ; 4.248      ;
; -3.268 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg5 ; MultiplierP:b2v_inst2|Reg:R_A|F[0]          ; clck         ; clck        ; 1.000        ; -0.056     ; 4.248      ;
; -3.268 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg6 ; MultiplierP:b2v_inst2|Reg:R_A|F[0]          ; clck         ; clck        ; 1.000        ; -0.056     ; 4.248      ;
; -3.268 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg7 ; MultiplierP:b2v_inst2|Reg:R_A|F[0]          ; clck         ; clck        ; 1.000        ; -0.056     ; 4.248      ;
; -3.266 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg0 ; MultiplierP:b2v_inst2|Reg:R_A|F[3]          ; clck         ; clck        ; 1.000        ; -0.056     ; 4.246      ;
; -3.266 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg1 ; MultiplierP:b2v_inst2|Reg:R_A|F[3]          ; clck         ; clck        ; 1.000        ; -0.056     ; 4.246      ;
; -3.266 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg2 ; MultiplierP:b2v_inst2|Reg:R_A|F[3]          ; clck         ; clck        ; 1.000        ; -0.056     ; 4.246      ;
; -3.266 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg3 ; MultiplierP:b2v_inst2|Reg:R_A|F[3]          ; clck         ; clck        ; 1.000        ; -0.056     ; 4.246      ;
; -3.266 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg4 ; MultiplierP:b2v_inst2|Reg:R_A|F[3]          ; clck         ; clck        ; 1.000        ; -0.056     ; 4.246      ;
; -3.266 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg5 ; MultiplierP:b2v_inst2|Reg:R_A|F[3]          ; clck         ; clck        ; 1.000        ; -0.056     ; 4.246      ;
; -3.266 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg6 ; MultiplierP:b2v_inst2|Reg:R_A|F[3]          ; clck         ; clck        ; 1.000        ; -0.056     ; 4.246      ;
; -3.266 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg7 ; MultiplierP:b2v_inst2|Reg:R_A|F[3]          ; clck         ; clck        ; 1.000        ; -0.056     ; 4.246      ;
; -3.265 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg0 ; MultiplierP:b2v_inst2|Reg:R_A|F[1]          ; clck         ; clck        ; 1.000        ; -0.056     ; 4.245      ;
; -3.265 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg1 ; MultiplierP:b2v_inst2|Reg:R_A|F[1]          ; clck         ; clck        ; 1.000        ; -0.056     ; 4.245      ;
; -3.265 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg2 ; MultiplierP:b2v_inst2|Reg:R_A|F[1]          ; clck         ; clck        ; 1.000        ; -0.056     ; 4.245      ;
; -3.265 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg3 ; MultiplierP:b2v_inst2|Reg:R_A|F[1]          ; clck         ; clck        ; 1.000        ; -0.056     ; 4.245      ;
; -3.265 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg4 ; MultiplierP:b2v_inst2|Reg:R_A|F[1]          ; clck         ; clck        ; 1.000        ; -0.056     ; 4.245      ;
; -3.265 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg5 ; MultiplierP:b2v_inst2|Reg:R_A|F[1]          ; clck         ; clck        ; 1.000        ; -0.056     ; 4.245      ;
; -3.265 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg6 ; MultiplierP:b2v_inst2|Reg:R_A|F[1]          ; clck         ; clck        ; 1.000        ; -0.056     ; 4.245      ;
; -3.265 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg7 ; MultiplierP:b2v_inst2|Reg:R_A|F[1]          ; clck         ; clck        ; 1.000        ; -0.056     ; 4.245      ;
; -3.261 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg0 ; MultiplierP:b2v_inst2|Reg:R_A|F[2]          ; clck         ; clck        ; 1.000        ; -0.056     ; 4.241      ;
; -3.261 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg1 ; MultiplierP:b2v_inst2|Reg:R_A|F[2]          ; clck         ; clck        ; 1.000        ; -0.056     ; 4.241      ;
; -3.261 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg2 ; MultiplierP:b2v_inst2|Reg:R_A|F[2]          ; clck         ; clck        ; 1.000        ; -0.056     ; 4.241      ;
; -3.261 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg3 ; MultiplierP:b2v_inst2|Reg:R_A|F[2]          ; clck         ; clck        ; 1.000        ; -0.056     ; 4.241      ;
; -3.261 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg4 ; MultiplierP:b2v_inst2|Reg:R_A|F[2]          ; clck         ; clck        ; 1.000        ; -0.056     ; 4.241      ;
; -3.261 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg5 ; MultiplierP:b2v_inst2|Reg:R_A|F[2]          ; clck         ; clck        ; 1.000        ; -0.056     ; 4.241      ;
; -3.261 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg6 ; MultiplierP:b2v_inst2|Reg:R_A|F[2]          ; clck         ; clck        ; 1.000        ; -0.056     ; 4.241      ;
; -3.261 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg7 ; MultiplierP:b2v_inst2|Reg:R_A|F[2]          ; clck         ; clck        ; 1.000        ; -0.056     ; 4.241      ;
; -3.128 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg0 ; MultiplierP:b2v_inst2|Reg:R_B|F[1]          ; clck         ; clck        ; 1.000        ; -0.084     ; 4.080      ;
; -3.128 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg0 ; MultiplierP:b2v_inst2|Reg:R_B|F[0]          ; clck         ; clck        ; 1.000        ; -0.084     ; 4.080      ;
; -3.128 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg1 ; MultiplierP:b2v_inst2|Reg:R_B|F[1]          ; clck         ; clck        ; 1.000        ; -0.084     ; 4.080      ;
; -3.128 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg2 ; MultiplierP:b2v_inst2|Reg:R_B|F[1]          ; clck         ; clck        ; 1.000        ; -0.084     ; 4.080      ;
; -3.128 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg3 ; MultiplierP:b2v_inst2|Reg:R_B|F[1]          ; clck         ; clck        ; 1.000        ; -0.084     ; 4.080      ;
; -3.128 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg4 ; MultiplierP:b2v_inst2|Reg:R_B|F[1]          ; clck         ; clck        ; 1.000        ; -0.084     ; 4.080      ;
; -3.128 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg5 ; MultiplierP:b2v_inst2|Reg:R_B|F[1]          ; clck         ; clck        ; 1.000        ; -0.084     ; 4.080      ;
; -3.128 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg6 ; MultiplierP:b2v_inst2|Reg:R_B|F[1]          ; clck         ; clck        ; 1.000        ; -0.084     ; 4.080      ;
; -3.128 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg1 ; MultiplierP:b2v_inst2|Reg:R_B|F[0]          ; clck         ; clck        ; 1.000        ; -0.084     ; 4.080      ;
; -3.128 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg2 ; MultiplierP:b2v_inst2|Reg:R_B|F[0]          ; clck         ; clck        ; 1.000        ; -0.084     ; 4.080      ;
; -3.128 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg3 ; MultiplierP:b2v_inst2|Reg:R_B|F[0]          ; clck         ; clck        ; 1.000        ; -0.084     ; 4.080      ;
; -3.128 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg4 ; MultiplierP:b2v_inst2|Reg:R_B|F[0]          ; clck         ; clck        ; 1.000        ; -0.084     ; 4.080      ;
; -3.128 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg5 ; MultiplierP:b2v_inst2|Reg:R_B|F[0]          ; clck         ; clck        ; 1.000        ; -0.084     ; 4.080      ;
; -3.128 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg6 ; MultiplierP:b2v_inst2|Reg:R_B|F[0]          ; clck         ; clck        ; 1.000        ; -0.084     ; 4.080      ;
; -3.120 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg0 ; MultiplierP:b2v_inst2|Reg:R_B|F[3]          ; clck         ; clck        ; 1.000        ; -0.084     ; 4.072      ;
; -3.120 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg1 ; MultiplierP:b2v_inst2|Reg:R_B|F[3]          ; clck         ; clck        ; 1.000        ; -0.084     ; 4.072      ;
; -3.120 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg2 ; MultiplierP:b2v_inst2|Reg:R_B|F[3]          ; clck         ; clck        ; 1.000        ; -0.084     ; 4.072      ;
; -3.120 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg3 ; MultiplierP:b2v_inst2|Reg:R_B|F[3]          ; clck         ; clck        ; 1.000        ; -0.084     ; 4.072      ;
; -3.120 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg4 ; MultiplierP:b2v_inst2|Reg:R_B|F[3]          ; clck         ; clck        ; 1.000        ; -0.084     ; 4.072      ;
; -3.120 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg5 ; MultiplierP:b2v_inst2|Reg:R_B|F[3]          ; clck         ; clck        ; 1.000        ; -0.084     ; 4.072      ;
; -3.120 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg6 ; MultiplierP:b2v_inst2|Reg:R_B|F[3]          ; clck         ; clck        ; 1.000        ; -0.084     ; 4.072      ;
; -3.116 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg0 ; MultiplierP:b2v_inst2|Reg:R_B|F[2]          ; clck         ; clck        ; 1.000        ; -0.084     ; 4.068      ;
; -3.116 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg1 ; MultiplierP:b2v_inst2|Reg:R_B|F[2]          ; clck         ; clck        ; 1.000        ; -0.084     ; 4.068      ;
; -3.116 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg2 ; MultiplierP:b2v_inst2|Reg:R_B|F[2]          ; clck         ; clck        ; 1.000        ; -0.084     ; 4.068      ;
; -3.116 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg3 ; MultiplierP:b2v_inst2|Reg:R_B|F[2]          ; clck         ; clck        ; 1.000        ; -0.084     ; 4.068      ;
; -3.116 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg4 ; MultiplierP:b2v_inst2|Reg:R_B|F[2]          ; clck         ; clck        ; 1.000        ; -0.084     ; 4.068      ;
; -3.116 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg5 ; MultiplierP:b2v_inst2|Reg:R_B|F[2]          ; clck         ; clck        ; 1.000        ; -0.084     ; 4.068      ;
; -3.116 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg6 ; MultiplierP:b2v_inst2|Reg:R_B|F[2]          ; clck         ; clck        ; 1.000        ; -0.084     ; 4.068      ;
; -3.115 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[3]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[15] ; clck         ; clck        ; 1.000        ; -0.001     ; 4.150      ;
; -3.061 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[1]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[9]  ; clck         ; clck        ; 1.000        ; 0.000      ; 4.097      ;
; -3.058 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[1]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[10] ; clck         ; clck        ; 1.000        ; 0.000      ; 4.094      ;
; -3.058 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[1]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[11] ; clck         ; clck        ; 1.000        ; 0.000      ; 4.094      ;
; -3.020 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[0]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[13] ; clck         ; clck        ; 1.000        ; 0.000      ; 4.056      ;
; -3.016 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[0]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[14] ; clck         ; clck        ; 1.000        ; 0.000      ; 4.052      ;
; -3.015 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[0]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[12] ; clck         ; clck        ; 1.000        ; 0.000      ; 4.051      ;
; -2.920 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[1]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[8]  ; clck         ; clck        ; 1.000        ; 0.001      ; 3.957      ;
; -2.883 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[1]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[7]  ; clck         ; clck        ; 1.000        ; 0.001      ; 3.920      ;
; -2.879 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[2]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[13] ; clck         ; clck        ; 1.000        ; 0.000      ; 3.915      ;
; -2.875 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[2]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[14] ; clck         ; clck        ; 1.000        ; 0.000      ; 3.911      ;
; -2.874 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[2]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[12] ; clck         ; clck        ; 1.000        ; 0.000      ; 3.910      ;
; -2.797 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[0]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[9]  ; clck         ; clck        ; 1.000        ; 0.000      ; 3.833      ;
; -2.794 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[0]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[10] ; clck         ; clck        ; 1.000        ; 0.000      ; 3.830      ;
; -2.794 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[0]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[11] ; clck         ; clck        ; 1.000        ; 0.000      ; 3.830      ;
; -2.708 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[3]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[13] ; clck         ; clck        ; 1.000        ; -0.001     ; 3.743      ;
; -2.704 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[3]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[14] ; clck         ; clck        ; 1.000        ; -0.001     ; 3.739      ;
; -2.703 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[3]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[12] ; clck         ; clck        ; 1.000        ; -0.001     ; 3.738      ;
; -2.678 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[4]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[15] ; clck         ; clck        ; 1.000        ; -0.001     ; 3.713      ;
; -2.656 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[2]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[9]  ; clck         ; clck        ; 1.000        ; 0.000      ; 3.692      ;
; -2.656 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[0]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[8]  ; clck         ; clck        ; 1.000        ; 0.001      ; 3.693      ;
; -2.653 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[2]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[10] ; clck         ; clck        ; 1.000        ; 0.000      ; 3.689      ;
; -2.653 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[2]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[11] ; clck         ; clck        ; 1.000        ; 0.000      ; 3.689      ;
; -2.619 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[0]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[7]  ; clck         ; clck        ; 1.000        ; 0.001      ; 3.656      ;
; -2.515 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[2]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[8]  ; clck         ; clck        ; 1.000        ; 0.001      ; 3.552      ;
; -2.512 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[1]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[6]  ; clck         ; clck        ; 1.000        ; 0.001      ; 3.549      ;
; -2.499 ; MultiplierP:b2v_inst2|Reg:R_A|F[0]                                                                                     ; MultiplierP:b2v_inst2|Reg:R_C|F[0]          ; clck         ; clck        ; 1.000        ; 0.000      ; 3.535      ;
; -2.485 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[3]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[9]  ; clck         ; clck        ; 1.000        ; -0.001     ; 3.520      ;
; -2.482 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[3]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[10] ; clck         ; clck        ; 1.000        ; -0.001     ; 3.517      ;
; -2.482 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[3]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[11] ; clck         ; clck        ; 1.000        ; -0.001     ; 3.517      ;
; -2.478 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[2]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[7]  ; clck         ; clck        ; 1.000        ; 0.001      ; 3.515      ;
; -2.389 ; MultiplierP:b2v_inst2|Reg:R_B|F[0]                                                                                     ; MultiplierP:b2v_inst2|Reg:R_C|F[0]          ; clck         ; clck        ; 1.000        ; 0.000      ; 3.425      ;
; -2.344 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[3]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[8]  ; clck         ; clck        ; 1.000        ; 0.000      ; 3.380      ;
; -2.307 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[3]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[7]  ; clck         ; clck        ; 1.000        ; 0.000      ; 3.343      ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clck'                                                                                                                                                          ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.927 ; MultiplierP:b2v_inst2|Reg:R_L|F[1]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[2]      ; clck         ; clck        ; 0.000        ; 3.723      ; 1.062      ;
; -2.744 ; MultiplierP:b2v_inst2|Reg:R_H|F[0]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[4]      ; clck         ; clck        ; 0.000        ; 3.725      ; 1.247      ;
; -2.737 ; MultiplierP:b2v_inst2|Reg:R_L|F[2]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[2]      ; clck         ; clck        ; 0.000        ; 3.723      ; 1.252      ;
; -2.735 ; MultiplierP:b2v_inst2|Reg:R_L|F[2]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[3]      ; clck         ; clck        ; 0.000        ; 3.724      ; 1.255      ;
; -2.686 ; MultiplierP:b2v_inst2|Reg:R_L|F[1]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[1]      ; clck         ; clck        ; 0.000        ; 3.723      ; 1.303      ;
; -2.684 ; MultiplierP:b2v_inst2|Reg:R_L|F[0]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[0]      ; clck         ; clck        ; 0.000        ; 3.723      ; 1.305      ;
; -2.492 ; MultiplierP:b2v_inst2|Reg:R_L|F[3]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[3]      ; clck         ; clck        ; 0.000        ; 3.724      ; 1.498      ;
; -2.437 ; MultiplierP:b2v_inst2|Reg:R_H|F[0]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[5]      ; clck         ; clck        ; 0.000        ; 3.725      ; 1.554      ;
; -2.330 ; MultiplierP:b2v_inst2|Reg:R_L|F[1]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[3]      ; clck         ; clck        ; 0.000        ; 3.724      ; 1.660      ;
; -2.280 ; MultiplierP:b2v_inst2|Reg:R_L|F[0]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[2]      ; clck         ; clck        ; 0.000        ; 3.723      ; 1.709      ;
; -2.241 ; MultiplierP:b2v_inst2|Reg:R_H|F[3]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[7]      ; clck         ; clck        ; 0.000        ; 3.725      ; 1.750      ;
; -2.232 ; MultiplierP:b2v_inst2|Reg:R_L|F[3]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[5]      ; clck         ; clck        ; 0.000        ; 3.724      ; 1.758      ;
; -2.229 ; MultiplierP:b2v_inst2|Reg:R_L|F[3]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[4]      ; clck         ; clck        ; 0.000        ; 3.724      ; 1.761      ;
; -2.184 ; MultiplierP:b2v_inst2|Reg:R_L|F[0]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[1]      ; clck         ; clck        ; 0.000        ; 3.723      ; 1.805      ;
; -2.070 ; MultiplierP:b2v_inst2|Reg:R_H|F[1]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[5]      ; clck         ; clck        ; 0.000        ; 3.725      ; 1.921      ;
; -2.047 ; MultiplierP:b2v_inst2|Reg:R_H|F[2]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[6]      ; clck         ; clck        ; 0.000        ; 3.725      ; 1.944      ;
; -1.990 ; MultiplierP:b2v_inst2|Reg:R_H|F[3]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[8]      ; clck         ; clck        ; 0.000        ; 3.725      ; 2.001      ;
; -1.917 ; MultiplierP:b2v_inst2|Reg:R_H|F[1]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[6]      ; clck         ; clck        ; 0.000        ; 3.725      ; 2.074      ;
; -1.860 ; MultiplierP:b2v_inst2|Reg:R_H|F[3]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[10]     ; clck         ; clck        ; 0.000        ; 3.724      ; 2.130      ;
; -1.860 ; MultiplierP:b2v_inst2|Reg:R_H|F[3]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[11]     ; clck         ; clck        ; 0.000        ; 3.724      ; 2.130      ;
; -1.857 ; MultiplierP:b2v_inst2|Reg:R_H|F[3]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[9]      ; clck         ; clck        ; 0.000        ; 3.724      ; 2.133      ;
; -1.829 ; MultiplierP:b2v_inst2|Reg:R_L|F[2]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[5]      ; clck         ; clck        ; 0.000        ; 3.724      ; 2.161      ;
; -1.826 ; MultiplierP:b2v_inst2|Reg:R_L|F[2]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[4]      ; clck         ; clck        ; 0.000        ; 3.724      ; 2.164      ;
; -1.683 ; MultiplierP:b2v_inst2|Reg:R_L|F[0]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[3]      ; clck         ; clck        ; 0.000        ; 3.724      ; 2.307      ;
; -1.667 ; MultiplierP:b2v_inst2|Reg:R_L|F[3]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[6]      ; clck         ; clck        ; 0.000        ; 3.724      ; 2.323      ;
; -1.639 ; MultiplierP:b2v_inst2|Reg:R_H|F[3]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[12]     ; clck         ; clck        ; 0.000        ; 3.724      ; 2.351      ;
; -1.638 ; MultiplierP:b2v_inst2|Reg:R_H|F[3]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[14]     ; clck         ; clck        ; 0.000        ; 3.724      ; 2.352      ;
; -1.634 ; MultiplierP:b2v_inst2|Reg:R_H|F[3]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[13]     ; clck         ; clck        ; 0.000        ; 3.724      ; 2.356      ;
; -1.594 ; MultiplierP:b2v_inst2|Reg:R_H|F[2]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[7]      ; clck         ; clck        ; 0.000        ; 3.725      ; 2.397      ;
; -1.557 ; MultiplierP:b2v_inst2|Reg:R_H|F[2]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[8]      ; clck         ; clck        ; 0.000        ; 3.725      ; 2.434      ;
; -1.424 ; MultiplierP:b2v_inst2|Reg:R_L|F[1]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[5]      ; clck         ; clck        ; 0.000        ; 3.724      ; 2.566      ;
; -1.421 ; MultiplierP:b2v_inst2|Reg:R_L|F[1]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[4]      ; clck         ; clck        ; 0.000        ; 3.724      ; 2.569      ;
; -1.419 ; MultiplierP:b2v_inst2|Reg:R_H|F[2]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[10]     ; clck         ; clck        ; 0.000        ; 3.724      ; 2.571      ;
; -1.419 ; MultiplierP:b2v_inst2|Reg:R_H|F[2]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[11]     ; clck         ; clck        ; 0.000        ; 3.724      ; 2.571      ;
; -1.416 ; MultiplierP:b2v_inst2|Reg:R_H|F[2]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[9]      ; clck         ; clck        ; 0.000        ; 3.724      ; 2.574      ;
; -1.296 ; MultiplierP:b2v_inst2|Reg:R_L|F[3]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[7]      ; clck         ; clck        ; 0.000        ; 3.724      ; 2.694      ;
; -1.264 ; MultiplierP:b2v_inst2|Reg:R_L|F[2]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[6]      ; clck         ; clck        ; 0.000        ; 3.724      ; 2.726      ;
; -1.259 ; MultiplierP:b2v_inst2|Reg:R_L|F[3]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[8]      ; clck         ; clck        ; 0.000        ; 3.724      ; 2.731      ;
; -1.227 ; MultiplierP:b2v_inst2|Reg:R_H|F[3]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[15]     ; clck         ; clck        ; 0.000        ; 3.724      ; 2.763      ;
; -1.198 ; MultiplierP:b2v_inst2|Reg:R_H|F[2]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[12]     ; clck         ; clck        ; 0.000        ; 3.724      ; 2.792      ;
; -1.197 ; MultiplierP:b2v_inst2|Reg:R_H|F[2]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[14]     ; clck         ; clck        ; 0.000        ; 3.724      ; 2.793      ;
; -1.193 ; MultiplierP:b2v_inst2|Reg:R_H|F[2]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[13]     ; clck         ; clck        ; 0.000        ; 3.724      ; 2.797      ;
; -1.141 ; MultiplierP:b2v_inst2|Reg:R_H|F[1]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[7]      ; clck         ; clck        ; 0.000        ; 3.725      ; 2.850      ;
; -1.121 ; MultiplierP:b2v_inst2|Reg:R_L|F[3]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[10]     ; clck         ; clck        ; 0.000        ; 3.723      ; 2.868      ;
; -1.121 ; MultiplierP:b2v_inst2|Reg:R_L|F[3]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[11]     ; clck         ; clck        ; 0.000        ; 3.723      ; 2.868      ;
; -1.118 ; MultiplierP:b2v_inst2|Reg:R_L|F[3]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[9]      ; clck         ; clck        ; 0.000        ; 3.723      ; 2.871      ;
; -1.104 ; MultiplierP:b2v_inst2|Reg:R_H|F[1]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[8]      ; clck         ; clck        ; 0.000        ; 3.725      ; 2.887      ;
; -0.966 ; MultiplierP:b2v_inst2|Reg:R_H|F[1]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[10]     ; clck         ; clck        ; 0.000        ; 3.724      ; 3.024      ;
; -0.966 ; MultiplierP:b2v_inst2|Reg:R_H|F[1]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[11]     ; clck         ; clck        ; 0.000        ; 3.724      ; 3.024      ;
; -0.963 ; MultiplierP:b2v_inst2|Reg:R_H|F[1]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[9]      ; clck         ; clck        ; 0.000        ; 3.724      ; 3.027      ;
; -0.900 ; MultiplierP:b2v_inst2|Reg:R_L|F[3]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[12]     ; clck         ; clck        ; 0.000        ; 3.723      ; 3.089      ;
; -0.899 ; MultiplierP:b2v_inst2|Reg:R_L|F[3]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[14]     ; clck         ; clck        ; 0.000        ; 3.723      ; 3.090      ;
; -0.898 ; MultiplierP:b2v_inst2|Reg:R_H|F[0]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[6]      ; clck         ; clck        ; 0.000        ; 3.725      ; 3.093      ;
; -0.895 ; MultiplierP:b2v_inst2|Reg:R_L|F[3]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[13]     ; clck         ; clck        ; 0.000        ; 3.723      ; 3.094      ;
; -0.893 ; MultiplierP:b2v_inst2|Reg:R_L|F[2]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[7]      ; clck         ; clck        ; 0.000        ; 3.724      ; 3.097      ;
; -0.859 ; MultiplierP:b2v_inst2|Reg:R_L|F[1]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[6]      ; clck         ; clck        ; 0.000        ; 3.724      ; 3.131      ;
; -0.856 ; MultiplierP:b2v_inst2|Reg:R_L|F[2]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[8]      ; clck         ; clck        ; 0.000        ; 3.724      ; 3.134      ;
; -0.786 ; MultiplierP:b2v_inst2|Reg:R_H|F[2]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[15]     ; clck         ; clck        ; 0.000        ; 3.724      ; 3.204      ;
; -0.777 ; MultiplierP:b2v_inst2|Reg:R_L|F[0]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[5]      ; clck         ; clck        ; 0.000        ; 3.724      ; 3.213      ;
; -0.774 ; MultiplierP:b2v_inst2|Reg:R_L|F[0]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[4]      ; clck         ; clck        ; 0.000        ; 3.724      ; 3.216      ;
; -0.745 ; MultiplierP:b2v_inst2|Reg:R_H|F[1]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[12]     ; clck         ; clck        ; 0.000        ; 3.724      ; 3.245      ;
; -0.744 ; MultiplierP:b2v_inst2|Reg:R_H|F[1]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[14]     ; clck         ; clck        ; 0.000        ; 3.724      ; 3.246      ;
; -0.740 ; MultiplierP:b2v_inst2|Reg:R_H|F[1]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[13]     ; clck         ; clck        ; 0.000        ; 3.724      ; 3.250      ;
; -0.718 ; MultiplierP:b2v_inst2|Reg:R_L|F[2]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[10]     ; clck         ; clck        ; 0.000        ; 3.723      ; 3.271      ;
; -0.718 ; MultiplierP:b2v_inst2|Reg:R_L|F[2]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[11]     ; clck         ; clck        ; 0.000        ; 3.723      ; 3.271      ;
; -0.715 ; MultiplierP:b2v_inst2|Reg:R_L|F[2]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[9]      ; clck         ; clck        ; 0.000        ; 3.723      ; 3.274      ;
; -0.527 ; MultiplierP:b2v_inst2|Reg:R_H|F[0]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[7]      ; clck         ; clck        ; 0.000        ; 3.725      ; 3.464      ;
; -0.497 ; MultiplierP:b2v_inst2|Reg:R_L|F[2]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[12]     ; clck         ; clck        ; 0.000        ; 3.723      ; 3.492      ;
; -0.496 ; MultiplierP:b2v_inst2|Reg:R_L|F[2]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[14]     ; clck         ; clck        ; 0.000        ; 3.723      ; 3.493      ;
; -0.492 ; MultiplierP:b2v_inst2|Reg:R_L|F[2]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[13]     ; clck         ; clck        ; 0.000        ; 3.723      ; 3.497      ;
; -0.490 ; MultiplierP:b2v_inst2|Reg:R_H|F[0]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[8]      ; clck         ; clck        ; 0.000        ; 3.725      ; 3.501      ;
; -0.488 ; MultiplierP:b2v_inst2|Reg:R_L|F[1]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[7]      ; clck         ; clck        ; 0.000        ; 3.724      ; 3.502      ;
; -0.488 ; MultiplierP:b2v_inst2|Reg:R_L|F[3]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[15]     ; clck         ; clck        ; 0.000        ; 3.723      ; 3.501      ;
; -0.451 ; MultiplierP:b2v_inst2|Reg:R_L|F[1]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[8]      ; clck         ; clck        ; 0.000        ; 3.724      ; 3.539      ;
; -0.352 ; MultiplierP:b2v_inst2|Reg:R_H|F[0]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[10]     ; clck         ; clck        ; 0.000        ; 3.724      ; 3.638      ;
; -0.352 ; MultiplierP:b2v_inst2|Reg:R_H|F[0]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[11]     ; clck         ; clck        ; 0.000        ; 3.724      ; 3.638      ;
; -0.349 ; MultiplierP:b2v_inst2|Reg:R_H|F[0]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[9]      ; clck         ; clck        ; 0.000        ; 3.724      ; 3.641      ;
; -0.333 ; MultiplierP:b2v_inst2|Reg:R_H|F[1]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[15]     ; clck         ; clck        ; 0.000        ; 3.724      ; 3.657      ;
; -0.313 ; MultiplierP:b2v_inst2|Reg:R_L|F[1]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[10]     ; clck         ; clck        ; 0.000        ; 3.723      ; 3.676      ;
; -0.313 ; MultiplierP:b2v_inst2|Reg:R_L|F[1]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[11]     ; clck         ; clck        ; 0.000        ; 3.723      ; 3.676      ;
; -0.310 ; MultiplierP:b2v_inst2|Reg:R_L|F[1]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[9]      ; clck         ; clck        ; 0.000        ; 3.723      ; 3.679      ;
; -0.218 ; ControlUnit:b2v_inst3|counter[0]                ; ControlUnit:b2v_inst3|enaACC                    ; clck         ; clck        ; 0.000        ; 0.772      ; 0.820      ;
; -0.212 ; MultiplierP:b2v_inst2|Reg:R_L|F[0]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[6]      ; clck         ; clck        ; 0.000        ; 3.724      ; 3.778      ;
; -0.131 ; MultiplierP:b2v_inst2|Reg:R_H|F[0]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[12]     ; clck         ; clck        ; 0.000        ; 3.724      ; 3.859      ;
; -0.130 ; MultiplierP:b2v_inst2|Reg:R_H|F[0]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[14]     ; clck         ; clck        ; 0.000        ; 3.724      ; 3.860      ;
; -0.126 ; MultiplierP:b2v_inst2|Reg:R_H|F[0]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[13]     ; clck         ; clck        ; 0.000        ; 3.724      ; 3.864      ;
; -0.092 ; MultiplierP:b2v_inst2|Reg:R_L|F[1]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[12]     ; clck         ; clck        ; 0.000        ; 3.723      ; 3.897      ;
; -0.091 ; MultiplierP:b2v_inst2|Reg:R_L|F[1]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[14]     ; clck         ; clck        ; 0.000        ; 3.723      ; 3.898      ;
; -0.087 ; MultiplierP:b2v_inst2|Reg:R_L|F[1]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[13]     ; clck         ; clck        ; 0.000        ; 3.723      ; 3.902      ;
; -0.085 ; MultiplierP:b2v_inst2|Reg:R_L|F[2]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[15]     ; clck         ; clck        ; 0.000        ; 3.723      ; 3.904      ;
; 0.057  ; ControlUnit:b2v_inst3|counter[3]                ; ControlUnit:b2v_inst3|enaACC                    ; clck         ; clck        ; 0.000        ; 0.772      ; 1.095      ;
; 0.159  ; MultiplierP:b2v_inst2|Reg:R_L|F[0]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[7]      ; clck         ; clck        ; 0.000        ; 3.724      ; 4.149      ;
; 0.196  ; MultiplierP:b2v_inst2|Reg:R_L|F[0]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[8]      ; clck         ; clck        ; 0.000        ; 3.724      ; 4.186      ;
; 0.281  ; MultiplierP:b2v_inst2|Reg:R_H|F[0]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[15]     ; clck         ; clck        ; 0.000        ; 3.724      ; 4.271      ;
; 0.320  ; MultiplierP:b2v_inst2|Reg:R_L|F[1]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[15]     ; clck         ; clck        ; 0.000        ; 3.723      ; 4.309      ;
; 0.334  ; MultiplierP:b2v_inst2|Reg:R_L|F[0]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[10]     ; clck         ; clck        ; 0.000        ; 3.723      ; 4.323      ;
; 0.334  ; MultiplierP:b2v_inst2|Reg:R_L|F[0]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[11]     ; clck         ; clck        ; 0.000        ; 3.723      ; 4.323      ;
; 0.337  ; MultiplierP:b2v_inst2|Reg:R_L|F[0]              ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[9]      ; clck         ; clck        ; 0.000        ; 3.723      ; 4.326      ;
; 0.391  ; MultiplierP:b2v_inst2|CtrlLogicP:U_CTL|count[0] ; MultiplierP:b2v_inst2|CtrlLogicP:U_CTL|count[0] ; clck         ; clck        ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MultiplierP:b2v_inst2|Reg:R_C|F[0]              ; MultiplierP:b2v_inst2|Reg:R_C|F[0]              ; clck         ; clck        ; 0.000        ; 0.000      ; 0.657      ;
+--------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clck'                                                                                                                                      ;
+--------+------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.205 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_L|F[3]                 ; clck         ; clck        ; 0.500        ; 0.001      ; 1.742      ;
; -1.205 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_L|F[2]                 ; clck         ; clck        ; 0.500        ; 0.001      ; 1.742      ;
; -1.205 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_L|F[1]                 ; clck         ; clck        ; 0.500        ; 0.001      ; 1.742      ;
; -1.205 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_L|F[0]                 ; clck         ; clck        ; 0.500        ; 0.001      ; 1.742      ;
; -0.955 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_A|F[0]                 ; clck         ; clck        ; 0.500        ; 0.000      ; 1.491      ;
; -0.955 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_B|F[3]                 ; clck         ; clck        ; 0.500        ; 0.000      ; 1.491      ;
; -0.955 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_B|F[2]                 ; clck         ; clck        ; 0.500        ; 0.000      ; 1.491      ;
; -0.955 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_B|F[1]                 ; clck         ; clck        ; 0.500        ; 0.000      ; 1.491      ;
; -0.955 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_B|F[0]                 ; clck         ; clck        ; 0.500        ; 0.000      ; 1.491      ;
; -0.955 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_A|F[1]                 ; clck         ; clck        ; 0.500        ; 0.000      ; 1.491      ;
; -0.955 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_A|F[2]                 ; clck         ; clck        ; 0.500        ; 0.000      ; 1.491      ;
; -0.955 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_A|F[3]                 ; clck         ; clck        ; 0.500        ; 0.000      ; 1.491      ;
; -0.949 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|CtrlLogicP:U_CTL|count[0]    ; clck         ; clck        ; 0.500        ; 0.000      ; 1.485      ;
; -0.949 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|CtrlLogicP:U_CTL|count[1]    ; clck         ; clck        ; 0.500        ; 0.000      ; 1.485      ;
; -0.949 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|CtrlLogicP:U_CTL|count[2]    ; clck         ; clck        ; 0.500        ; 0.000      ; 1.485      ;
; -0.949 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|CtrlLogicP:U_CTL|count[3]    ; clck         ; clck        ; 0.500        ; 0.000      ; 1.485      ;
; -0.949 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|CtrlLogicP:U_CTL|count[4]    ; clck         ; clck        ; 0.500        ; 0.000      ; 1.485      ;
; -0.949 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|CtrlLogicP:U_CTL|state.LOAD  ; clck         ; clck        ; 0.500        ; 0.000      ; 1.485      ;
; -0.949 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|CtrlLogicP:U_CTL|state.ADD   ; clck         ; clck        ; 0.500        ; 0.000      ; 1.485      ;
; -0.949 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|CtrlLogicP:U_CTL|state.SHIFT ; clck         ; clck        ; 0.500        ; 0.000      ; 1.485      ;
; -0.949 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_C|F[0]                 ; clck         ; clck        ; 0.500        ; 0.000      ; 1.485      ;
; -0.949 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_H|F[3]                 ; clck         ; clck        ; 0.500        ; 0.000      ; 1.485      ;
; -0.949 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_H|F[2]                 ; clck         ; clck        ; 0.500        ; 0.000      ; 1.485      ;
; -0.949 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_H|F[1]                 ; clck         ; clck        ; 0.500        ; 0.000      ; 1.485      ;
; -0.949 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_H|F[0]                 ; clck         ; clck        ; 0.500        ; 0.000      ; 1.485      ;
+--------+------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clck'                                                                                                                                      ;
+-------+------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.719 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|CtrlLogicP:U_CTL|count[0]    ; clck         ; clck        ; -0.500       ; 0.000      ; 1.485      ;
; 1.719 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|CtrlLogicP:U_CTL|count[1]    ; clck         ; clck        ; -0.500       ; 0.000      ; 1.485      ;
; 1.719 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|CtrlLogicP:U_CTL|count[2]    ; clck         ; clck        ; -0.500       ; 0.000      ; 1.485      ;
; 1.719 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|CtrlLogicP:U_CTL|count[3]    ; clck         ; clck        ; -0.500       ; 0.000      ; 1.485      ;
; 1.719 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|CtrlLogicP:U_CTL|count[4]    ; clck         ; clck        ; -0.500       ; 0.000      ; 1.485      ;
; 1.719 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|CtrlLogicP:U_CTL|state.LOAD  ; clck         ; clck        ; -0.500       ; 0.000      ; 1.485      ;
; 1.719 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|CtrlLogicP:U_CTL|state.ADD   ; clck         ; clck        ; -0.500       ; 0.000      ; 1.485      ;
; 1.719 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|CtrlLogicP:U_CTL|state.SHIFT ; clck         ; clck        ; -0.500       ; 0.000      ; 1.485      ;
; 1.719 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_C|F[0]                 ; clck         ; clck        ; -0.500       ; 0.000      ; 1.485      ;
; 1.719 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_H|F[3]                 ; clck         ; clck        ; -0.500       ; 0.000      ; 1.485      ;
; 1.719 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_H|F[2]                 ; clck         ; clck        ; -0.500       ; 0.000      ; 1.485      ;
; 1.719 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_H|F[1]                 ; clck         ; clck        ; -0.500       ; 0.000      ; 1.485      ;
; 1.719 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_H|F[0]                 ; clck         ; clck        ; -0.500       ; 0.000      ; 1.485      ;
; 1.725 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_A|F[0]                 ; clck         ; clck        ; -0.500       ; 0.000      ; 1.491      ;
; 1.725 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_B|F[3]                 ; clck         ; clck        ; -0.500       ; 0.000      ; 1.491      ;
; 1.725 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_B|F[2]                 ; clck         ; clck        ; -0.500       ; 0.000      ; 1.491      ;
; 1.725 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_B|F[1]                 ; clck         ; clck        ; -0.500       ; 0.000      ; 1.491      ;
; 1.725 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_B|F[0]                 ; clck         ; clck        ; -0.500       ; 0.000      ; 1.491      ;
; 1.725 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_A|F[1]                 ; clck         ; clck        ; -0.500       ; 0.000      ; 1.491      ;
; 1.725 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_A|F[2]                 ; clck         ; clck        ; -0.500       ; 0.000      ; 1.491      ;
; 1.725 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_A|F[3]                 ; clck         ; clck        ; -0.500       ; 0.000      ; 1.491      ;
; 1.975 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_L|F[3]                 ; clck         ; clck        ; -0.500       ; 0.001      ; 1.742      ;
; 1.975 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_L|F[2]                 ; clck         ; clck        ; -0.500       ; 0.001      ; 1.742      ;
; 1.975 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_L|F[1]                 ; clck         ; clck        ; -0.500       ; 0.001      ; 1.742      ;
; 1.975 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_L|F[0]                 ; clck         ; clck        ; -0.500       ; 0.001      ; 1.742      ;
+-------+------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clck'                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clck  ; Rise       ; clck                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[0]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[0]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[10]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[10]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[11]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[11]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[12]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[12]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[13]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[13]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[14]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[14]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[15]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[15]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[1]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[1]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[2]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[2]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[3]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[3]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[4]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[4]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[5]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[5]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[6]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[6]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[7]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[7]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[8]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[8]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[9]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[9]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Fall       ; ControlUnit:b2v_inst3|addr[0]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Fall       ; ControlUnit:b2v_inst3|addr[0]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Fall       ; ControlUnit:b2v_inst3|addr[1]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Fall       ; ControlUnit:b2v_inst3|addr[1]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Fall       ; ControlUnit:b2v_inst3|addr[2]                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; gnd[*]    ; clck       ; 3.963 ; 3.963 ; Rise       ; clck            ;
;  gnd[0]   ; clck       ; 3.423 ; 3.423 ; Rise       ; clck            ;
;  gnd[1]   ; clck       ; 3.963 ; 3.963 ; Rise       ; clck            ;
;  gnd[2]   ; clck       ; 3.624 ; 3.624 ; Rise       ; clck            ;
;  gnd[3]   ; clck       ; 3.407 ; 3.407 ; Rise       ; clck            ;
; rest      ; clck       ; 2.324 ; 2.324 ; Fall       ; clck            ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; gnd[*]    ; clck       ; -3.126 ; -3.126 ; Rise       ; clck            ;
;  gnd[0]   ; clck       ; -3.142 ; -3.142 ; Rise       ; clck            ;
;  gnd[1]   ; clck       ; -3.682 ; -3.682 ; Rise       ; clck            ;
;  gnd[2]   ; clck       ; -3.343 ; -3.343 ; Rise       ; clck            ;
;  gnd[3]   ; clck       ; -3.126 ; -3.126 ; Rise       ; clck            ;
; rest      ; clck       ; -1.272 ; -1.272 ; Fall       ; clck            ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; A[*]        ; clck       ; 9.956  ; 9.956  ; Rise       ; clck            ;
;  A[0]       ; clck       ; 9.726  ; 9.726  ; Rise       ; clck            ;
;  A[1]       ; clck       ; 9.741  ; 9.741  ; Rise       ; clck            ;
;  A[2]       ; clck       ; 9.956  ; 9.956  ; Rise       ; clck            ;
;  A[3]       ; clck       ; 9.283  ; 9.283  ; Rise       ; clck            ;
; B[*]        ; clck       ; 10.032 ; 10.032 ; Rise       ; clck            ;
;  B[0]       ; clck       ; 10.032 ; 10.032 ; Rise       ; clck            ;
;  B[1]       ; clck       ; 10.028 ; 10.028 ; Rise       ; clck            ;
;  B[2]       ; clck       ; 10.018 ; 10.018 ; Rise       ; clck            ;
;  B[3]       ; clck       ; 9.554  ; 9.554  ; Rise       ; clck            ;
; OUTP[*]     ; clck       ; 7.559  ; 7.559  ; Rise       ; clck            ;
;  OUTP[0]    ; clck       ; 6.813  ; 6.813  ; Rise       ; clck            ;
;  OUTP[1]    ; clck       ; 6.559  ; 6.559  ; Rise       ; clck            ;
;  OUTP[2]    ; clck       ; 7.482  ; 7.482  ; Rise       ; clck            ;
;  OUTP[3]    ; clck       ; 7.559  ; 7.559  ; Rise       ; clck            ;
;  OUTP[4]    ; clck       ; 6.626  ; 6.626  ; Rise       ; clck            ;
;  OUTP[5]    ; clck       ; 6.623  ; 6.623  ; Rise       ; clck            ;
;  OUTP[6]    ; clck       ; 6.846  ; 6.846  ; Rise       ; clck            ;
;  OUTP[7]    ; clck       ; 6.582  ; 6.582  ; Rise       ; clck            ;
; Result[*]   ; clck       ; 11.156 ; 11.156 ; Rise       ; clck            ;
;  Result[0]  ; clck       ; 10.516 ; 10.516 ; Rise       ; clck            ;
;  Result[1]  ; clck       ; 11.156 ; 11.156 ; Rise       ; clck            ;
;  Result[2]  ; clck       ; 10.761 ; 10.761 ; Rise       ; clck            ;
;  Result[3]  ; clck       ; 10.332 ; 10.332 ; Rise       ; clck            ;
;  Result[4]  ; clck       ; 10.984 ; 10.984 ; Rise       ; clck            ;
;  Result[5]  ; clck       ; 10.996 ; 10.996 ; Rise       ; clck            ;
;  Result[6]  ; clck       ; 10.774 ; 10.774 ; Rise       ; clck            ;
;  Result[7]  ; clck       ; 10.773 ; 10.773 ; Rise       ; clck            ;
;  Result[8]  ; clck       ; 10.768 ; 10.768 ; Rise       ; clck            ;
;  Result[9]  ; clck       ; 10.517 ; 10.517 ; Rise       ; clck            ;
;  Result[10] ; clck       ; 10.074 ; 10.074 ; Rise       ; clck            ;
;  Result[11] ; clck       ; 10.278 ; 10.278 ; Rise       ; clck            ;
;  Result[12] ; clck       ; 10.281 ; 10.281 ; Rise       ; clck            ;
;  Result[13] ; clck       ; 11.090 ; 11.090 ; Rise       ; clck            ;
;  Result[14] ; clck       ; 10.802 ; 10.802 ; Rise       ; clck            ;
;  Result[15] ; clck       ; 11.029 ; 11.029 ; Rise       ; clck            ;
; addrA[*]    ; clck       ; 7.796  ; 7.796  ; Fall       ; clck            ;
;  addrA[0]   ; clck       ; 7.308  ; 7.308  ; Fall       ; clck            ;
;  addrA[1]   ; clck       ; 7.529  ; 7.529  ; Fall       ; clck            ;
;  addrA[2]   ; clck       ; 7.202  ; 7.202  ; Fall       ; clck            ;
;  addrA[3]   ; clck       ; 7.111  ; 7.111  ; Fall       ; clck            ;
;  addrA[4]   ; clck       ; 7.131  ; 7.131  ; Fall       ; clck            ;
;  addrA[5]   ; clck       ; 7.796  ; 7.796  ; Fall       ; clck            ;
;  addrA[6]   ; clck       ; 7.113  ; 7.113  ; Fall       ; clck            ;
; addrB[*]    ; clck       ; 7.786  ; 7.786  ; Fall       ; clck            ;
;  addrB[0]   ; clck       ; 7.298  ; 7.298  ; Fall       ; clck            ;
;  addrB[1]   ; clck       ; 7.519  ; 7.519  ; Fall       ; clck            ;
;  addrB[2]   ; clck       ; 7.192  ; 7.192  ; Fall       ; clck            ;
;  addrB[3]   ; clck       ; 7.111  ; 7.111  ; Fall       ; clck            ;
;  addrB[4]   ; clck       ; 7.131  ; 7.131  ; Fall       ; clck            ;
;  addrB[5]   ; clck       ; 7.786  ; 7.786  ; Fall       ; clck            ;
;  addrB[6]   ; clck       ; 7.103  ; 7.103  ; Fall       ; clck            ;
; enACC       ; clck       ; 7.417  ; 7.417  ; Fall       ; clck            ;
; rsMUL       ; clck       ; 6.358  ; 6.358  ; Fall       ; clck            ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; A[*]        ; clck       ; 9.283  ; 9.283  ; Rise       ; clck            ;
;  A[0]       ; clck       ; 9.726  ; 9.726  ; Rise       ; clck            ;
;  A[1]       ; clck       ; 9.741  ; 9.741  ; Rise       ; clck            ;
;  A[2]       ; clck       ; 9.956  ; 9.956  ; Rise       ; clck            ;
;  A[3]       ; clck       ; 9.283  ; 9.283  ; Rise       ; clck            ;
; B[*]        ; clck       ; 9.554  ; 9.554  ; Rise       ; clck            ;
;  B[0]       ; clck       ; 10.032 ; 10.032 ; Rise       ; clck            ;
;  B[1]       ; clck       ; 10.028 ; 10.028 ; Rise       ; clck            ;
;  B[2]       ; clck       ; 10.018 ; 10.018 ; Rise       ; clck            ;
;  B[3]       ; clck       ; 9.554  ; 9.554  ; Rise       ; clck            ;
; OUTP[*]     ; clck       ; 6.559  ; 6.559  ; Rise       ; clck            ;
;  OUTP[0]    ; clck       ; 6.813  ; 6.813  ; Rise       ; clck            ;
;  OUTP[1]    ; clck       ; 6.559  ; 6.559  ; Rise       ; clck            ;
;  OUTP[2]    ; clck       ; 7.482  ; 7.482  ; Rise       ; clck            ;
;  OUTP[3]    ; clck       ; 7.559  ; 7.559  ; Rise       ; clck            ;
;  OUTP[4]    ; clck       ; 6.626  ; 6.626  ; Rise       ; clck            ;
;  OUTP[5]    ; clck       ; 6.623  ; 6.623  ; Rise       ; clck            ;
;  OUTP[6]    ; clck       ; 6.846  ; 6.846  ; Rise       ; clck            ;
;  OUTP[7]    ; clck       ; 6.582  ; 6.582  ; Rise       ; clck            ;
; Result[*]   ; clck       ; 10.074 ; 10.074 ; Rise       ; clck            ;
;  Result[0]  ; clck       ; 10.516 ; 10.516 ; Rise       ; clck            ;
;  Result[1]  ; clck       ; 11.156 ; 11.156 ; Rise       ; clck            ;
;  Result[2]  ; clck       ; 10.761 ; 10.761 ; Rise       ; clck            ;
;  Result[3]  ; clck       ; 10.332 ; 10.332 ; Rise       ; clck            ;
;  Result[4]  ; clck       ; 10.984 ; 10.984 ; Rise       ; clck            ;
;  Result[5]  ; clck       ; 10.996 ; 10.996 ; Rise       ; clck            ;
;  Result[6]  ; clck       ; 10.774 ; 10.774 ; Rise       ; clck            ;
;  Result[7]  ; clck       ; 10.773 ; 10.773 ; Rise       ; clck            ;
;  Result[8]  ; clck       ; 10.768 ; 10.768 ; Rise       ; clck            ;
;  Result[9]  ; clck       ; 10.517 ; 10.517 ; Rise       ; clck            ;
;  Result[10] ; clck       ; 10.074 ; 10.074 ; Rise       ; clck            ;
;  Result[11] ; clck       ; 10.278 ; 10.278 ; Rise       ; clck            ;
;  Result[12] ; clck       ; 10.281 ; 10.281 ; Rise       ; clck            ;
;  Result[13] ; clck       ; 11.090 ; 11.090 ; Rise       ; clck            ;
;  Result[14] ; clck       ; 10.802 ; 10.802 ; Rise       ; clck            ;
;  Result[15] ; clck       ; 11.029 ; 11.029 ; Rise       ; clck            ;
; addrA[*]    ; clck       ; 7.111  ; 7.111  ; Fall       ; clck            ;
;  addrA[0]   ; clck       ; 7.308  ; 7.308  ; Fall       ; clck            ;
;  addrA[1]   ; clck       ; 7.529  ; 7.529  ; Fall       ; clck            ;
;  addrA[2]   ; clck       ; 7.202  ; 7.202  ; Fall       ; clck            ;
;  addrA[3]   ; clck       ; 7.111  ; 7.111  ; Fall       ; clck            ;
;  addrA[4]   ; clck       ; 7.131  ; 7.131  ; Fall       ; clck            ;
;  addrA[5]   ; clck       ; 7.796  ; 7.796  ; Fall       ; clck            ;
;  addrA[6]   ; clck       ; 7.113  ; 7.113  ; Fall       ; clck            ;
; addrB[*]    ; clck       ; 7.103  ; 7.103  ; Fall       ; clck            ;
;  addrB[0]   ; clck       ; 7.298  ; 7.298  ; Fall       ; clck            ;
;  addrB[1]   ; clck       ; 7.519  ; 7.519  ; Fall       ; clck            ;
;  addrB[2]   ; clck       ; 7.192  ; 7.192  ; Fall       ; clck            ;
;  addrB[3]   ; clck       ; 7.111  ; 7.111  ; Fall       ; clck            ;
;  addrB[4]   ; clck       ; 7.131  ; 7.131  ; Fall       ; clck            ;
;  addrB[5]   ; clck       ; 7.786  ; 7.786  ; Fall       ; clck            ;
;  addrB[6]   ; clck       ; 7.103  ; 7.103  ; Fall       ; clck            ;
; enACC       ; clck       ; 7.417  ; 7.417  ; Fall       ; clck            ;
; rsMUL       ; clck       ; 6.358  ; 6.358  ; Fall       ; clck            ;
+-------------+------------+--------+--------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clck  ; -1.568 ; -36.242       ;
+-------+--------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clck  ; -1.439 ; -17.925       ;
+-------+--------+---------------+


+--------------------------------+
; Fast Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clck  ; -0.397 ; -7.618        ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clck  ; 1.166 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clck  ; -2.000 ; -179.380              ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clck'                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.568 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg0 ; MultiplierP:b2v_inst2|Reg:R_A|F[0]                                                                                    ; clck         ; clck        ; 1.000        ; -0.061     ; 2.539      ;
; -1.568 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg0 ; MultiplierP:b2v_inst2|Reg:R_A|F[1]                                                                                    ; clck         ; clck        ; 1.000        ; -0.061     ; 2.539      ;
; -1.568 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg1 ; MultiplierP:b2v_inst2|Reg:R_A|F[0]                                                                                    ; clck         ; clck        ; 1.000        ; -0.061     ; 2.539      ;
; -1.568 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg2 ; MultiplierP:b2v_inst2|Reg:R_A|F[0]                                                                                    ; clck         ; clck        ; 1.000        ; -0.061     ; 2.539      ;
; -1.568 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg3 ; MultiplierP:b2v_inst2|Reg:R_A|F[0]                                                                                    ; clck         ; clck        ; 1.000        ; -0.061     ; 2.539      ;
; -1.568 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg4 ; MultiplierP:b2v_inst2|Reg:R_A|F[0]                                                                                    ; clck         ; clck        ; 1.000        ; -0.061     ; 2.539      ;
; -1.568 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg5 ; MultiplierP:b2v_inst2|Reg:R_A|F[0]                                                                                    ; clck         ; clck        ; 1.000        ; -0.061     ; 2.539      ;
; -1.568 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg6 ; MultiplierP:b2v_inst2|Reg:R_A|F[0]                                                                                    ; clck         ; clck        ; 1.000        ; -0.061     ; 2.539      ;
; -1.568 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg7 ; MultiplierP:b2v_inst2|Reg:R_A|F[0]                                                                                    ; clck         ; clck        ; 1.000        ; -0.061     ; 2.539      ;
; -1.568 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg1 ; MultiplierP:b2v_inst2|Reg:R_A|F[1]                                                                                    ; clck         ; clck        ; 1.000        ; -0.061     ; 2.539      ;
; -1.568 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg2 ; MultiplierP:b2v_inst2|Reg:R_A|F[1]                                                                                    ; clck         ; clck        ; 1.000        ; -0.061     ; 2.539      ;
; -1.568 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg3 ; MultiplierP:b2v_inst2|Reg:R_A|F[1]                                                                                    ; clck         ; clck        ; 1.000        ; -0.061     ; 2.539      ;
; -1.568 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg4 ; MultiplierP:b2v_inst2|Reg:R_A|F[1]                                                                                    ; clck         ; clck        ; 1.000        ; -0.061     ; 2.539      ;
; -1.568 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg5 ; MultiplierP:b2v_inst2|Reg:R_A|F[1]                                                                                    ; clck         ; clck        ; 1.000        ; -0.061     ; 2.539      ;
; -1.568 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg6 ; MultiplierP:b2v_inst2|Reg:R_A|F[1]                                                                                    ; clck         ; clck        ; 1.000        ; -0.061     ; 2.539      ;
; -1.568 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg7 ; MultiplierP:b2v_inst2|Reg:R_A|F[1]                                                                                    ; clck         ; clck        ; 1.000        ; -0.061     ; 2.539      ;
; -1.565 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg0 ; MultiplierP:b2v_inst2|Reg:R_A|F[3]                                                                                    ; clck         ; clck        ; 1.000        ; -0.061     ; 2.536      ;
; -1.565 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg1 ; MultiplierP:b2v_inst2|Reg:R_A|F[3]                                                                                    ; clck         ; clck        ; 1.000        ; -0.061     ; 2.536      ;
; -1.565 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg2 ; MultiplierP:b2v_inst2|Reg:R_A|F[3]                                                                                    ; clck         ; clck        ; 1.000        ; -0.061     ; 2.536      ;
; -1.565 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg3 ; MultiplierP:b2v_inst2|Reg:R_A|F[3]                                                                                    ; clck         ; clck        ; 1.000        ; -0.061     ; 2.536      ;
; -1.565 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg4 ; MultiplierP:b2v_inst2|Reg:R_A|F[3]                                                                                    ; clck         ; clck        ; 1.000        ; -0.061     ; 2.536      ;
; -1.565 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg5 ; MultiplierP:b2v_inst2|Reg:R_A|F[3]                                                                                    ; clck         ; clck        ; 1.000        ; -0.061     ; 2.536      ;
; -1.565 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg6 ; MultiplierP:b2v_inst2|Reg:R_A|F[3]                                                                                    ; clck         ; clck        ; 1.000        ; -0.061     ; 2.536      ;
; -1.565 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg7 ; MultiplierP:b2v_inst2|Reg:R_A|F[3]                                                                                    ; clck         ; clck        ; 1.000        ; -0.061     ; 2.536      ;
; -1.563 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg0 ; MultiplierP:b2v_inst2|Reg:R_A|F[2]                                                                                    ; clck         ; clck        ; 1.000        ; -0.061     ; 2.534      ;
; -1.563 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg1 ; MultiplierP:b2v_inst2|Reg:R_A|F[2]                                                                                    ; clck         ; clck        ; 1.000        ; -0.061     ; 2.534      ;
; -1.563 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg2 ; MultiplierP:b2v_inst2|Reg:R_A|F[2]                                                                                    ; clck         ; clck        ; 1.000        ; -0.061     ; 2.534      ;
; -1.563 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg3 ; MultiplierP:b2v_inst2|Reg:R_A|F[2]                                                                                    ; clck         ; clck        ; 1.000        ; -0.061     ; 2.534      ;
; -1.563 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg4 ; MultiplierP:b2v_inst2|Reg:R_A|F[2]                                                                                    ; clck         ; clck        ; 1.000        ; -0.061     ; 2.534      ;
; -1.563 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg5 ; MultiplierP:b2v_inst2|Reg:R_A|F[2]                                                                                    ; clck         ; clck        ; 1.000        ; -0.061     ; 2.534      ;
; -1.563 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg6 ; MultiplierP:b2v_inst2|Reg:R_A|F[2]                                                                                    ; clck         ; clck        ; 1.000        ; -0.061     ; 2.534      ;
; -1.563 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg7 ; MultiplierP:b2v_inst2|Reg:R_A|F[2]                                                                                    ; clck         ; clck        ; 1.000        ; -0.061     ; 2.534      ;
; -1.466 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg0 ; MultiplierP:b2v_inst2|Reg:R_B|F[1]                                                                                    ; clck         ; clck        ; 1.000        ; -0.065     ; 2.433      ;
; -1.466 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg1 ; MultiplierP:b2v_inst2|Reg:R_B|F[1]                                                                                    ; clck         ; clck        ; 1.000        ; -0.065     ; 2.433      ;
; -1.466 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg2 ; MultiplierP:b2v_inst2|Reg:R_B|F[1]                                                                                    ; clck         ; clck        ; 1.000        ; -0.065     ; 2.433      ;
; -1.466 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg3 ; MultiplierP:b2v_inst2|Reg:R_B|F[1]                                                                                    ; clck         ; clck        ; 1.000        ; -0.065     ; 2.433      ;
; -1.466 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg4 ; MultiplierP:b2v_inst2|Reg:R_B|F[1]                                                                                    ; clck         ; clck        ; 1.000        ; -0.065     ; 2.433      ;
; -1.466 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg5 ; MultiplierP:b2v_inst2|Reg:R_B|F[1]                                                                                    ; clck         ; clck        ; 1.000        ; -0.065     ; 2.433      ;
; -1.466 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg6 ; MultiplierP:b2v_inst2|Reg:R_B|F[1]                                                                                    ; clck         ; clck        ; 1.000        ; -0.065     ; 2.433      ;
; -1.465 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg0 ; MultiplierP:b2v_inst2|Reg:R_B|F[0]                                                                                    ; clck         ; clck        ; 1.000        ; -0.065     ; 2.432      ;
; -1.465 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg1 ; MultiplierP:b2v_inst2|Reg:R_B|F[0]                                                                                    ; clck         ; clck        ; 1.000        ; -0.065     ; 2.432      ;
; -1.465 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg2 ; MultiplierP:b2v_inst2|Reg:R_B|F[0]                                                                                    ; clck         ; clck        ; 1.000        ; -0.065     ; 2.432      ;
; -1.465 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg3 ; MultiplierP:b2v_inst2|Reg:R_B|F[0]                                                                                    ; clck         ; clck        ; 1.000        ; -0.065     ; 2.432      ;
; -1.465 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg4 ; MultiplierP:b2v_inst2|Reg:R_B|F[0]                                                                                    ; clck         ; clck        ; 1.000        ; -0.065     ; 2.432      ;
; -1.465 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg5 ; MultiplierP:b2v_inst2|Reg:R_B|F[0]                                                                                    ; clck         ; clck        ; 1.000        ; -0.065     ; 2.432      ;
; -1.465 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg6 ; MultiplierP:b2v_inst2|Reg:R_B|F[0]                                                                                    ; clck         ; clck        ; 1.000        ; -0.065     ; 2.432      ;
; -1.461 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg0 ; MultiplierP:b2v_inst2|Reg:R_B|F[3]                                                                                    ; clck         ; clck        ; 1.000        ; -0.065     ; 2.428      ;
; -1.461 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg1 ; MultiplierP:b2v_inst2|Reg:R_B|F[3]                                                                                    ; clck         ; clck        ; 1.000        ; -0.065     ; 2.428      ;
; -1.461 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg2 ; MultiplierP:b2v_inst2|Reg:R_B|F[3]                                                                                    ; clck         ; clck        ; 1.000        ; -0.065     ; 2.428      ;
; -1.461 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg3 ; MultiplierP:b2v_inst2|Reg:R_B|F[3]                                                                                    ; clck         ; clck        ; 1.000        ; -0.065     ; 2.428      ;
; -1.461 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg4 ; MultiplierP:b2v_inst2|Reg:R_B|F[3]                                                                                    ; clck         ; clck        ; 1.000        ; -0.065     ; 2.428      ;
; -1.461 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg5 ; MultiplierP:b2v_inst2|Reg:R_B|F[3]                                                                                    ; clck         ; clck        ; 1.000        ; -0.065     ; 2.428      ;
; -1.461 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg6 ; MultiplierP:b2v_inst2|Reg:R_B|F[3]                                                                                    ; clck         ; clck        ; 1.000        ; -0.065     ; 2.428      ;
; -1.460 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_datain_reg0  ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_memory_reg0 ; clck         ; clck        ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_datain_reg1  ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a1~porta_memory_reg0 ; clck         ; clck        ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_datain_reg2  ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a2~porta_memory_reg0 ; clck         ; clck        ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_datain_reg3  ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a3~porta_memory_reg0 ; clck         ; clck        ; 1.000        ; -0.017     ; 2.442      ;
; -1.458 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg0 ; MultiplierP:b2v_inst2|Reg:R_B|F[2]                                                                                    ; clck         ; clck        ; 1.000        ; -0.065     ; 2.425      ;
; -1.458 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg1 ; MultiplierP:b2v_inst2|Reg:R_B|F[2]                                                                                    ; clck         ; clck        ; 1.000        ; -0.065     ; 2.425      ;
; -1.458 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg2 ; MultiplierP:b2v_inst2|Reg:R_B|F[2]                                                                                    ; clck         ; clck        ; 1.000        ; -0.065     ; 2.425      ;
; -1.458 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg3 ; MultiplierP:b2v_inst2|Reg:R_B|F[2]                                                                                    ; clck         ; clck        ; 1.000        ; -0.065     ; 2.425      ;
; -1.458 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg4 ; MultiplierP:b2v_inst2|Reg:R_B|F[2]                                                                                    ; clck         ; clck        ; 1.000        ; -0.065     ; 2.425      ;
; -1.458 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg5 ; MultiplierP:b2v_inst2|Reg:R_B|F[2]                                                                                    ; clck         ; clck        ; 1.000        ; -0.065     ; 2.425      ;
; -1.458 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg6 ; MultiplierP:b2v_inst2|Reg:R_B|F[2]                                                                                    ; clck         ; clck        ; 1.000        ; -0.065     ; 2.425      ;
; -1.457 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_datain_reg0  ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_memory_reg0 ; clck         ; clck        ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_datain_reg1  ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a1~portb_memory_reg0 ; clck         ; clck        ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_datain_reg2  ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a2~portb_memory_reg0 ; clck         ; clck        ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_datain_reg3  ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a3~portb_memory_reg0 ; clck         ; clck        ; 1.000        ; -0.018     ; 2.438      ;
; -1.016 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[1]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[15]                                                                           ; clck         ; clck        ; 1.000        ; 0.000      ; 2.048      ;
; -0.901 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[0]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[15]                                                                           ; clck         ; clck        ; 1.000        ; 0.000      ; 1.933      ;
; -0.845 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[1]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[13]                                                                           ; clck         ; clck        ; 1.000        ; 0.000      ; 1.877      ;
; -0.842 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[1]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[14]                                                                           ; clck         ; clck        ; 1.000        ; 0.000      ; 1.874      ;
; -0.842 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[2]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[15]                                                                           ; clck         ; clck        ; 1.000        ; 0.000      ; 1.874      ;
; -0.840 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[1]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[12]                                                                           ; clck         ; clck        ; 1.000        ; 0.000      ; 1.872      ;
; -0.776 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[3]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[15]                                                                           ; clck         ; clck        ; 1.000        ; 0.000      ; 1.808      ;
; -0.754 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[1]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[9]                                                                            ; clck         ; clck        ; 1.000        ; -0.001     ; 1.785      ;
; -0.752 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[1]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[11]                                                                           ; clck         ; clck        ; 1.000        ; -0.001     ; 1.783      ;
; -0.751 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[1]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[10]                                                                           ; clck         ; clck        ; 1.000        ; -0.001     ; 1.782      ;
; -0.730 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[0]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[13]                                                                           ; clck         ; clck        ; 1.000        ; 0.000      ; 1.762      ;
; -0.727 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[0]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[14]                                                                           ; clck         ; clck        ; 1.000        ; 0.000      ; 1.759      ;
; -0.725 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[0]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[12]                                                                           ; clck         ; clck        ; 1.000        ; 0.000      ; 1.757      ;
; -0.696 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[1]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[8]                                                                            ; clck         ; clck        ; 1.000        ; 0.000      ; 1.728      ;
; -0.681 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[1]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[7]                                                                            ; clck         ; clck        ; 1.000        ; 0.000      ; 1.713      ;
; -0.671 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[2]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[13]                                                                           ; clck         ; clck        ; 1.000        ; 0.000      ; 1.703      ;
; -0.668 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[2]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[14]                                                                           ; clck         ; clck        ; 1.000        ; 0.000      ; 1.700      ;
; -0.666 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[2]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[12]                                                                           ; clck         ; clck        ; 1.000        ; 0.000      ; 1.698      ;
; -0.639 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[0]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[9]                                                                            ; clck         ; clck        ; 1.000        ; -0.001     ; 1.670      ;
; -0.637 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[0]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[11]                                                                           ; clck         ; clck        ; 1.000        ; -0.001     ; 1.668      ;
; -0.636 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[0]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[10]                                                                           ; clck         ; clck        ; 1.000        ; -0.001     ; 1.667      ;
; -0.605 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[3]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[13]                                                                           ; clck         ; clck        ; 1.000        ; 0.000      ; 1.637      ;
; -0.602 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[3]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[14]                                                                           ; clck         ; clck        ; 1.000        ; 0.000      ; 1.634      ;
; -0.601 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[4]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[15]                                                                           ; clck         ; clck        ; 1.000        ; 0.000      ; 1.633      ;
; -0.600 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[3]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[12]                                                                           ; clck         ; clck        ; 1.000        ; 0.000      ; 1.632      ;
; -0.581 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[0]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[8]                                                                            ; clck         ; clck        ; 1.000        ; 0.000      ; 1.613      ;
; -0.580 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[2]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[9]                                                                            ; clck         ; clck        ; 1.000        ; -0.001     ; 1.611      ;
; -0.578 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[2]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[11]                                                                           ; clck         ; clck        ; 1.000        ; -0.001     ; 1.609      ;
; -0.577 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[2]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[10]                                                                           ; clck         ; clck        ; 1.000        ; -0.001     ; 1.608      ;
; -0.566 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[0]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[7]                                                                            ; clck         ; clck        ; 1.000        ; 0.000      ; 1.598      ;
; -0.549 ; MultiplierP:b2v_inst2|Reg:R_A|F[0]                                                                                     ; MultiplierP:b2v_inst2|Reg:R_C|F[0]                                                                                    ; clck         ; clck        ; 1.000        ; 0.000      ; 1.581      ;
; -0.530 ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[1]                                                                             ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[6]                                                                            ; clck         ; clck        ; 1.000        ; 0.000      ; 1.562      ;
+--------+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clck'                                                                                                                                         ;
+--------+------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.439 ; MultiplierP:b2v_inst2|Reg:R_L|F[1] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[2]  ; clck         ; clck        ; 0.000        ; 1.825      ; 0.538      ;
; -1.380 ; MultiplierP:b2v_inst2|Reg:R_H|F[0] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[4]  ; clck         ; clck        ; 0.000        ; 1.827      ; 0.599      ;
; -1.380 ; MultiplierP:b2v_inst2|Reg:R_L|F[2] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[2]  ; clck         ; clck        ; 0.000        ; 1.825      ; 0.597      ;
; -1.361 ; MultiplierP:b2v_inst2|Reg:R_L|F[1] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[1]  ; clck         ; clck        ; 0.000        ; 1.825      ; 0.616      ;
; -1.358 ; MultiplierP:b2v_inst2|Reg:R_L|F[0] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[0]  ; clck         ; clck        ; 0.000        ; 1.825      ; 0.619      ;
; -1.357 ; MultiplierP:b2v_inst2|Reg:R_L|F[2] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[3]  ; clck         ; clck        ; 0.000        ; 1.825      ; 0.620      ;
; -1.260 ; MultiplierP:b2v_inst2|Reg:R_L|F[3] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[3]  ; clck         ; clck        ; 0.000        ; 1.825      ; 0.717      ;
; -1.252 ; MultiplierP:b2v_inst2|Reg:R_H|F[0] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[5]  ; clck         ; clck        ; 0.000        ; 1.827      ; 0.727      ;
; -1.186 ; MultiplierP:b2v_inst2|Reg:R_L|F[0] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[2]  ; clck         ; clck        ; 0.000        ; 1.825      ; 0.791      ;
; -1.186 ; MultiplierP:b2v_inst2|Reg:R_L|F[1] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[3]  ; clck         ; clck        ; 0.000        ; 1.825      ; 0.791      ;
; -1.167 ; MultiplierP:b2v_inst2|Reg:R_H|F[3] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[7]  ; clck         ; clck        ; 0.000        ; 1.827      ; 0.812      ;
; -1.136 ; MultiplierP:b2v_inst2|Reg:R_L|F[0] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[1]  ; clck         ; clck        ; 0.000        ; 1.825      ; 0.841      ;
; -1.135 ; MultiplierP:b2v_inst2|Reg:R_L|F[3] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[4]  ; clck         ; clck        ; 0.000        ; 1.825      ; 0.842      ;
; -1.135 ; MultiplierP:b2v_inst2|Reg:R_L|F[3] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[5]  ; clck         ; clck        ; 0.000        ; 1.825      ; 0.842      ;
; -1.109 ; MultiplierP:b2v_inst2|Reg:R_H|F[1] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[5]  ; clck         ; clck        ; 0.000        ; 1.827      ; 0.870      ;
; -1.069 ; MultiplierP:b2v_inst2|Reg:R_H|F[2] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[6]  ; clck         ; clck        ; 0.000        ; 1.827      ; 0.910      ;
; -1.057 ; MultiplierP:b2v_inst2|Reg:R_H|F[3] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[8]  ; clck         ; clck        ; 0.000        ; 1.827      ; 0.922      ;
; -1.008 ; MultiplierP:b2v_inst2|Reg:R_H|F[1] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[6]  ; clck         ; clck        ; 0.000        ; 1.827      ; 0.971      ;
; -1.004 ; MultiplierP:b2v_inst2|Reg:R_H|F[3] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[10] ; clck         ; clck        ; 0.000        ; 1.826      ; 0.974      ;
; -1.003 ; MultiplierP:b2v_inst2|Reg:R_H|F[3] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[11] ; clck         ; clck        ; 0.000        ; 1.826      ; 0.975      ;
; -1.001 ; MultiplierP:b2v_inst2|Reg:R_H|F[3] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[9]  ; clck         ; clck        ; 0.000        ; 1.826      ; 0.977      ;
; -0.968 ; MultiplierP:b2v_inst2|Reg:R_L|F[2] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[4]  ; clck         ; clck        ; 0.000        ; 1.825      ; 1.009      ;
; -0.968 ; MultiplierP:b2v_inst2|Reg:R_L|F[2] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[5]  ; clck         ; clck        ; 0.000        ; 1.825      ; 1.009      ;
; -0.933 ; MultiplierP:b2v_inst2|Reg:R_L|F[0] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[3]  ; clck         ; clck        ; 0.000        ; 1.825      ; 1.044      ;
; -0.915 ; MultiplierP:b2v_inst2|Reg:R_H|F[3] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[12] ; clck         ; clck        ; 0.000        ; 1.827      ; 1.064      ;
; -0.913 ; MultiplierP:b2v_inst2|Reg:R_H|F[3] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[14] ; clck         ; clck        ; 0.000        ; 1.827      ; 1.066      ;
; -0.910 ; MultiplierP:b2v_inst2|Reg:R_H|F[3] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[13] ; clck         ; clck        ; 0.000        ; 1.827      ; 1.069      ;
; -0.904 ; MultiplierP:b2v_inst2|Reg:R_L|F[3] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[6]  ; clck         ; clck        ; 0.000        ; 1.825      ; 1.073      ;
; -0.894 ; MultiplierP:b2v_inst2|Reg:R_H|F[2] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[7]  ; clck         ; clck        ; 0.000        ; 1.827      ; 1.085      ;
; -0.879 ; MultiplierP:b2v_inst2|Reg:R_H|F[2] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[8]  ; clck         ; clck        ; 0.000        ; 1.827      ; 1.100      ;
; -0.824 ; MultiplierP:b2v_inst2|Reg:R_H|F[2] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[10] ; clck         ; clck        ; 0.000        ; 1.826      ; 1.154      ;
; -0.823 ; MultiplierP:b2v_inst2|Reg:R_H|F[2] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[11] ; clck         ; clck        ; 0.000        ; 1.826      ; 1.155      ;
; -0.821 ; MultiplierP:b2v_inst2|Reg:R_H|F[2] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[9]  ; clck         ; clck        ; 0.000        ; 1.826      ; 1.157      ;
; -0.797 ; MultiplierP:b2v_inst2|Reg:R_L|F[1] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[4]  ; clck         ; clck        ; 0.000        ; 1.825      ; 1.180      ;
; -0.797 ; MultiplierP:b2v_inst2|Reg:R_L|F[1] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[5]  ; clck         ; clck        ; 0.000        ; 1.825      ; 1.180      ;
; -0.753 ; MultiplierP:b2v_inst2|Reg:R_L|F[3] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[7]  ; clck         ; clck        ; 0.000        ; 1.825      ; 1.224      ;
; -0.739 ; MultiplierP:b2v_inst2|Reg:R_H|F[3] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[15] ; clck         ; clck        ; 0.000        ; 1.827      ; 1.240      ;
; -0.738 ; MultiplierP:b2v_inst2|Reg:R_L|F[3] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[8]  ; clck         ; clck        ; 0.000        ; 1.825      ; 1.239      ;
; -0.737 ; MultiplierP:b2v_inst2|Reg:R_L|F[2] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[6]  ; clck         ; clck        ; 0.000        ; 1.825      ; 1.240      ;
; -0.735 ; MultiplierP:b2v_inst2|Reg:R_H|F[2] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[12] ; clck         ; clck        ; 0.000        ; 1.827      ; 1.244      ;
; -0.733 ; MultiplierP:b2v_inst2|Reg:R_H|F[2] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[14] ; clck         ; clck        ; 0.000        ; 1.827      ; 1.246      ;
; -0.730 ; MultiplierP:b2v_inst2|Reg:R_H|F[2] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[13] ; clck         ; clck        ; 0.000        ; 1.827      ; 1.249      ;
; -0.704 ; MultiplierP:b2v_inst2|Reg:R_H|F[1] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[7]  ; clck         ; clck        ; 0.000        ; 1.827      ; 1.275      ;
; -0.689 ; MultiplierP:b2v_inst2|Reg:R_H|F[1] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[8]  ; clck         ; clck        ; 0.000        ; 1.827      ; 1.290      ;
; -0.683 ; MultiplierP:b2v_inst2|Reg:R_L|F[3] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[10] ; clck         ; clck        ; 0.000        ; 1.824      ; 1.293      ;
; -0.682 ; MultiplierP:b2v_inst2|Reg:R_L|F[3] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[11] ; clck         ; clck        ; 0.000        ; 1.824      ; 1.294      ;
; -0.680 ; MultiplierP:b2v_inst2|Reg:R_L|F[3] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[9]  ; clck         ; clck        ; 0.000        ; 1.824      ; 1.296      ;
; -0.634 ; MultiplierP:b2v_inst2|Reg:R_H|F[1] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[10] ; clck         ; clck        ; 0.000        ; 1.826      ; 1.344      ;
; -0.633 ; MultiplierP:b2v_inst2|Reg:R_H|F[1] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[11] ; clck         ; clck        ; 0.000        ; 1.826      ; 1.345      ;
; -0.631 ; MultiplierP:b2v_inst2|Reg:R_H|F[1] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[9]  ; clck         ; clck        ; 0.000        ; 1.826      ; 1.347      ;
; -0.594 ; MultiplierP:b2v_inst2|Reg:R_L|F[3] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[12] ; clck         ; clck        ; 0.000        ; 1.825      ; 1.383      ;
; -0.592 ; MultiplierP:b2v_inst2|Reg:R_L|F[3] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[14] ; clck         ; clck        ; 0.000        ; 1.825      ; 1.385      ;
; -0.589 ; MultiplierP:b2v_inst2|Reg:R_L|F[3] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[13] ; clck         ; clck        ; 0.000        ; 1.825      ; 1.388      ;
; -0.586 ; MultiplierP:b2v_inst2|Reg:R_L|F[2] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[7]  ; clck         ; clck        ; 0.000        ; 1.825      ; 1.391      ;
; -0.584 ; MultiplierP:b2v_inst2|Reg:R_H|F[0] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[6]  ; clck         ; clck        ; 0.000        ; 1.827      ; 1.395      ;
; -0.571 ; MultiplierP:b2v_inst2|Reg:R_L|F[2] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[8]  ; clck         ; clck        ; 0.000        ; 1.825      ; 1.406      ;
; -0.566 ; MultiplierP:b2v_inst2|Reg:R_L|F[1] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[6]  ; clck         ; clck        ; 0.000        ; 1.825      ; 1.411      ;
; -0.559 ; MultiplierP:b2v_inst2|Reg:R_H|F[2] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[15] ; clck         ; clck        ; 0.000        ; 1.827      ; 1.420      ;
; -0.545 ; MultiplierP:b2v_inst2|Reg:R_H|F[1] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[12] ; clck         ; clck        ; 0.000        ; 1.827      ; 1.434      ;
; -0.544 ; MultiplierP:b2v_inst2|Reg:R_L|F[0] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[4]  ; clck         ; clck        ; 0.000        ; 1.825      ; 1.433      ;
; -0.544 ; MultiplierP:b2v_inst2|Reg:R_L|F[0] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[5]  ; clck         ; clck        ; 0.000        ; 1.825      ; 1.433      ;
; -0.543 ; MultiplierP:b2v_inst2|Reg:R_H|F[1] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[14] ; clck         ; clck        ; 0.000        ; 1.827      ; 1.436      ;
; -0.540 ; MultiplierP:b2v_inst2|Reg:R_H|F[1] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[13] ; clck         ; clck        ; 0.000        ; 1.827      ; 1.439      ;
; -0.516 ; MultiplierP:b2v_inst2|Reg:R_L|F[2] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[10] ; clck         ; clck        ; 0.000        ; 1.824      ; 1.460      ;
; -0.515 ; MultiplierP:b2v_inst2|Reg:R_L|F[2] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[11] ; clck         ; clck        ; 0.000        ; 1.824      ; 1.461      ;
; -0.513 ; MultiplierP:b2v_inst2|Reg:R_L|F[2] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[9]  ; clck         ; clck        ; 0.000        ; 1.824      ; 1.463      ;
; -0.433 ; MultiplierP:b2v_inst2|Reg:R_H|F[0] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[7]  ; clck         ; clck        ; 0.000        ; 1.827      ; 1.546      ;
; -0.427 ; MultiplierP:b2v_inst2|Reg:R_L|F[2] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[12] ; clck         ; clck        ; 0.000        ; 1.825      ; 1.550      ;
; -0.425 ; MultiplierP:b2v_inst2|Reg:R_L|F[2] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[14] ; clck         ; clck        ; 0.000        ; 1.825      ; 1.552      ;
; -0.422 ; MultiplierP:b2v_inst2|Reg:R_L|F[2] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[13] ; clck         ; clck        ; 0.000        ; 1.825      ; 1.555      ;
; -0.418 ; MultiplierP:b2v_inst2|Reg:R_H|F[0] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[8]  ; clck         ; clck        ; 0.000        ; 1.827      ; 1.561      ;
; -0.418 ; MultiplierP:b2v_inst2|Reg:R_L|F[3] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[15] ; clck         ; clck        ; 0.000        ; 1.825      ; 1.559      ;
; -0.415 ; MultiplierP:b2v_inst2|Reg:R_L|F[1] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[7]  ; clck         ; clck        ; 0.000        ; 1.825      ; 1.562      ;
; -0.400 ; MultiplierP:b2v_inst2|Reg:R_L|F[1] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[8]  ; clck         ; clck        ; 0.000        ; 1.825      ; 1.577      ;
; -0.369 ; MultiplierP:b2v_inst2|Reg:R_H|F[1] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[15] ; clck         ; clck        ; 0.000        ; 1.827      ; 1.610      ;
; -0.363 ; MultiplierP:b2v_inst2|Reg:R_H|F[0] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[10] ; clck         ; clck        ; 0.000        ; 1.826      ; 1.615      ;
; -0.362 ; MultiplierP:b2v_inst2|Reg:R_H|F[0] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[11] ; clck         ; clck        ; 0.000        ; 1.826      ; 1.616      ;
; -0.360 ; MultiplierP:b2v_inst2|Reg:R_H|F[0] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[9]  ; clck         ; clck        ; 0.000        ; 1.826      ; 1.618      ;
; -0.345 ; MultiplierP:b2v_inst2|Reg:R_L|F[1] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[10] ; clck         ; clck        ; 0.000        ; 1.824      ; 1.631      ;
; -0.344 ; MultiplierP:b2v_inst2|Reg:R_L|F[1] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[11] ; clck         ; clck        ; 0.000        ; 1.824      ; 1.632      ;
; -0.342 ; MultiplierP:b2v_inst2|Reg:R_L|F[1] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[9]  ; clck         ; clck        ; 0.000        ; 1.824      ; 1.634      ;
; -0.313 ; MultiplierP:b2v_inst2|Reg:R_L|F[0] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[6]  ; clck         ; clck        ; 0.000        ; 1.825      ; 1.664      ;
; -0.274 ; MultiplierP:b2v_inst2|Reg:R_H|F[0] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[12] ; clck         ; clck        ; 0.000        ; 1.827      ; 1.705      ;
; -0.272 ; MultiplierP:b2v_inst2|Reg:R_H|F[0] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[14] ; clck         ; clck        ; 0.000        ; 1.827      ; 1.707      ;
; -0.269 ; MultiplierP:b2v_inst2|Reg:R_H|F[0] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[13] ; clck         ; clck        ; 0.000        ; 1.827      ; 1.710      ;
; -0.256 ; MultiplierP:b2v_inst2|Reg:R_L|F[1] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[12] ; clck         ; clck        ; 0.000        ; 1.825      ; 1.721      ;
; -0.254 ; MultiplierP:b2v_inst2|Reg:R_L|F[1] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[14] ; clck         ; clck        ; 0.000        ; 1.825      ; 1.723      ;
; -0.251 ; MultiplierP:b2v_inst2|Reg:R_L|F[1] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[13] ; clck         ; clck        ; 0.000        ; 1.825      ; 1.726      ;
; -0.251 ; MultiplierP:b2v_inst2|Reg:R_L|F[2] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[15] ; clck         ; clck        ; 0.000        ; 1.825      ; 1.726      ;
; -0.162 ; MultiplierP:b2v_inst2|Reg:R_L|F[0] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[7]  ; clck         ; clck        ; 0.000        ; 1.825      ; 1.815      ;
; -0.147 ; MultiplierP:b2v_inst2|Reg:R_L|F[0] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[8]  ; clck         ; clck        ; 0.000        ; 1.825      ; 1.830      ;
; -0.098 ; MultiplierP:b2v_inst2|Reg:R_H|F[0] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[15] ; clck         ; clck        ; 0.000        ; 1.827      ; 1.881      ;
; -0.092 ; MultiplierP:b2v_inst2|Reg:R_L|F[0] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[10] ; clck         ; clck        ; 0.000        ; 1.824      ; 1.884      ;
; -0.091 ; MultiplierP:b2v_inst2|Reg:R_L|F[0] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[11] ; clck         ; clck        ; 0.000        ; 1.824      ; 1.885      ;
; -0.089 ; MultiplierP:b2v_inst2|Reg:R_L|F[0] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[9]  ; clck         ; clck        ; 0.000        ; 1.824      ; 1.887      ;
; -0.080 ; MultiplierP:b2v_inst2|Reg:R_L|F[1] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[15] ; clck         ; clck        ; 0.000        ; 1.825      ; 1.897      ;
; -0.003 ; MultiplierP:b2v_inst2|Reg:R_L|F[0] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[12] ; clck         ; clck        ; 0.000        ; 1.825      ; 1.974      ;
; -0.001 ; MultiplierP:b2v_inst2|Reg:R_L|F[0] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[14] ; clck         ; clck        ; 0.000        ; 1.825      ; 1.976      ;
; 0.002  ; MultiplierP:b2v_inst2|Reg:R_L|F[0] ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[13] ; clck         ; clck        ; 0.000        ; 1.825      ; 1.979      ;
; 0.040  ; ControlUnit:b2v_inst3|counter[0]   ; ControlUnit:b2v_inst3|enaACC                ; clck         ; clck        ; 0.000        ; 0.219      ; 0.411      ;
+--------+------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clck'                                                                                                                                      ;
+--------+------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.397 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_L|F[3]                 ; clck         ; clck        ; 0.500        ; 0.002      ; 0.931      ;
; -0.397 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_L|F[2]                 ; clck         ; clck        ; 0.500        ; 0.002      ; 0.931      ;
; -0.397 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_L|F[1]                 ; clck         ; clck        ; 0.500        ; 0.002      ; 0.931      ;
; -0.397 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_L|F[0]                 ; clck         ; clck        ; 0.500        ; 0.002      ; 0.931      ;
; -0.289 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_A|F[0]                 ; clck         ; clck        ; 0.500        ; 0.000      ; 0.821      ;
; -0.289 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_B|F[3]                 ; clck         ; clck        ; 0.500        ; 0.000      ; 0.821      ;
; -0.289 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_B|F[2]                 ; clck         ; clck        ; 0.500        ; 0.000      ; 0.821      ;
; -0.289 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_B|F[1]                 ; clck         ; clck        ; 0.500        ; 0.000      ; 0.821      ;
; -0.289 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_B|F[0]                 ; clck         ; clck        ; 0.500        ; 0.000      ; 0.821      ;
; -0.289 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_A|F[1]                 ; clck         ; clck        ; 0.500        ; 0.000      ; 0.821      ;
; -0.289 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_A|F[2]                 ; clck         ; clck        ; 0.500        ; 0.000      ; 0.821      ;
; -0.289 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_A|F[3]                 ; clck         ; clck        ; 0.500        ; 0.000      ; 0.821      ;
; -0.286 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|CtrlLogicP:U_CTL|count[0]    ; clck         ; clck        ; 0.500        ; 0.000      ; 0.818      ;
; -0.286 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|CtrlLogicP:U_CTL|count[1]    ; clck         ; clck        ; 0.500        ; 0.000      ; 0.818      ;
; -0.286 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|CtrlLogicP:U_CTL|count[2]    ; clck         ; clck        ; 0.500        ; 0.000      ; 0.818      ;
; -0.286 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|CtrlLogicP:U_CTL|count[3]    ; clck         ; clck        ; 0.500        ; 0.000      ; 0.818      ;
; -0.286 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|CtrlLogicP:U_CTL|count[4]    ; clck         ; clck        ; 0.500        ; 0.000      ; 0.818      ;
; -0.286 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|CtrlLogicP:U_CTL|state.LOAD  ; clck         ; clck        ; 0.500        ; 0.000      ; 0.818      ;
; -0.286 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|CtrlLogicP:U_CTL|state.ADD   ; clck         ; clck        ; 0.500        ; 0.000      ; 0.818      ;
; -0.286 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|CtrlLogicP:U_CTL|state.SHIFT ; clck         ; clck        ; 0.500        ; 0.000      ; 0.818      ;
; -0.286 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_C|F[0]                 ; clck         ; clck        ; 0.500        ; 0.000      ; 0.818      ;
; -0.286 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_H|F[3]                 ; clck         ; clck        ; 0.500        ; 0.000      ; 0.818      ;
; -0.286 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_H|F[2]                 ; clck         ; clck        ; 0.500        ; 0.000      ; 0.818      ;
; -0.286 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_H|F[1]                 ; clck         ; clck        ; 0.500        ; 0.000      ; 0.818      ;
; -0.286 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_H|F[0]                 ; clck         ; clck        ; 0.500        ; 0.000      ; 0.818      ;
+--------+------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clck'                                                                                                                                      ;
+-------+------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.166 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|CtrlLogicP:U_CTL|count[0]    ; clck         ; clck        ; -0.500       ; 0.000      ; 0.818      ;
; 1.166 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|CtrlLogicP:U_CTL|count[1]    ; clck         ; clck        ; -0.500       ; 0.000      ; 0.818      ;
; 1.166 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|CtrlLogicP:U_CTL|count[2]    ; clck         ; clck        ; -0.500       ; 0.000      ; 0.818      ;
; 1.166 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|CtrlLogicP:U_CTL|count[3]    ; clck         ; clck        ; -0.500       ; 0.000      ; 0.818      ;
; 1.166 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|CtrlLogicP:U_CTL|count[4]    ; clck         ; clck        ; -0.500       ; 0.000      ; 0.818      ;
; 1.166 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|CtrlLogicP:U_CTL|state.LOAD  ; clck         ; clck        ; -0.500       ; 0.000      ; 0.818      ;
; 1.166 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|CtrlLogicP:U_CTL|state.ADD   ; clck         ; clck        ; -0.500       ; 0.000      ; 0.818      ;
; 1.166 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|CtrlLogicP:U_CTL|state.SHIFT ; clck         ; clck        ; -0.500       ; 0.000      ; 0.818      ;
; 1.166 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_C|F[0]                 ; clck         ; clck        ; -0.500       ; 0.000      ; 0.818      ;
; 1.166 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_H|F[3]                 ; clck         ; clck        ; -0.500       ; 0.000      ; 0.818      ;
; 1.166 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_H|F[2]                 ; clck         ; clck        ; -0.500       ; 0.000      ; 0.818      ;
; 1.166 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_H|F[1]                 ; clck         ; clck        ; -0.500       ; 0.000      ; 0.818      ;
; 1.166 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_H|F[0]                 ; clck         ; clck        ; -0.500       ; 0.000      ; 0.818      ;
; 1.169 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_A|F[0]                 ; clck         ; clck        ; -0.500       ; 0.000      ; 0.821      ;
; 1.169 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_B|F[3]                 ; clck         ; clck        ; -0.500       ; 0.000      ; 0.821      ;
; 1.169 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_B|F[2]                 ; clck         ; clck        ; -0.500       ; 0.000      ; 0.821      ;
; 1.169 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_B|F[1]                 ; clck         ; clck        ; -0.500       ; 0.000      ; 0.821      ;
; 1.169 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_B|F[0]                 ; clck         ; clck        ; -0.500       ; 0.000      ; 0.821      ;
; 1.169 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_A|F[1]                 ; clck         ; clck        ; -0.500       ; 0.000      ; 0.821      ;
; 1.169 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_A|F[2]                 ; clck         ; clck        ; -0.500       ; 0.000      ; 0.821      ;
; 1.169 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_A|F[3]                 ; clck         ; clck        ; -0.500       ; 0.000      ; 0.821      ;
; 1.277 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_L|F[3]                 ; clck         ; clck        ; -0.500       ; 0.002      ; 0.931      ;
; 1.277 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_L|F[2]                 ; clck         ; clck        ; -0.500       ; 0.002      ; 0.931      ;
; 1.277 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_L|F[1]                 ; clck         ; clck        ; -0.500       ; 0.002      ; 0.931      ;
; 1.277 ; ControlUnit:b2v_inst3|rstMUL ; MultiplierP:b2v_inst2|Reg:R_L|F[0]                 ; clck         ; clck        ; -0.500       ; 0.002      ; 0.931      ;
+-------+------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clck'                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a0~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a1~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a2~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clck  ; Rise       ; ram2ports4x256:b2v_inst|altsyncram:altsyncram_component|altsyncram_dg92:auto_generated|ram_block1a3~portb_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clck  ; Rise       ; clck                                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[0]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[0]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[10]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[10]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[11]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[11]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[12]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[12]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[13]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[13]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[14]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[14]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[15]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[15]                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[1]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[1]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[2]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[2]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[3]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[3]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[4]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[4]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[5]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[5]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[6]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[6]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[7]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[7]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[8]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[8]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[9]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Rise       ; Accumulator:b2v_inst1|lpm_ff:inst1|dffs[9]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Fall       ; ControlUnit:b2v_inst3|addr[0]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Fall       ; ControlUnit:b2v_inst3|addr[0]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Fall       ; ControlUnit:b2v_inst3|addr[1]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clck  ; Fall       ; ControlUnit:b2v_inst3|addr[1]                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clck  ; Fall       ; ControlUnit:b2v_inst3|addr[2]                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; gnd[*]    ; clck       ; 2.086 ; 2.086 ; Rise       ; clck            ;
;  gnd[0]   ; clck       ; 1.809 ; 1.809 ; Rise       ; clck            ;
;  gnd[1]   ; clck       ; 2.086 ; 2.086 ; Rise       ; clck            ;
;  gnd[2]   ; clck       ; 1.888 ; 1.888 ; Rise       ; clck            ;
;  gnd[3]   ; clck       ; 1.796 ; 1.796 ; Rise       ; clck            ;
; rest      ; clck       ; 0.872 ; 0.872 ; Fall       ; clck            ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; gnd[*]    ; clck       ; -1.654 ; -1.654 ; Rise       ; clck            ;
;  gnd[0]   ; clck       ; -1.667 ; -1.667 ; Rise       ; clck            ;
;  gnd[1]   ; clck       ; -1.944 ; -1.944 ; Rise       ; clck            ;
;  gnd[2]   ; clck       ; -1.746 ; -1.746 ; Rise       ; clck            ;
;  gnd[3]   ; clck       ; -1.654 ; -1.654 ; Rise       ; clck            ;
; rest      ; clck       ; -0.308 ; -0.308 ; Fall       ; clck            ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; A[*]        ; clck       ; 5.839 ; 5.839 ; Rise       ; clck            ;
;  A[0]       ; clck       ; 5.736 ; 5.736 ; Rise       ; clck            ;
;  A[1]       ; clck       ; 5.750 ; 5.750 ; Rise       ; clck            ;
;  A[2]       ; clck       ; 5.839 ; 5.839 ; Rise       ; clck            ;
;  A[3]       ; clck       ; 5.539 ; 5.539 ; Rise       ; clck            ;
; B[*]        ; clck       ; 5.880 ; 5.880 ; Rise       ; clck            ;
;  B[0]       ; clck       ; 5.879 ; 5.879 ; Rise       ; clck            ;
;  B[1]       ; clck       ; 5.880 ; 5.880 ; Rise       ; clck            ;
;  B[2]       ; clck       ; 5.873 ; 5.873 ; Rise       ; clck            ;
;  B[3]       ; clck       ; 5.658 ; 5.658 ; Rise       ; clck            ;
; OUTP[*]     ; clck       ; 4.179 ; 4.179 ; Rise       ; clck            ;
;  OUTP[0]    ; clck       ; 3.835 ; 3.835 ; Rise       ; clck            ;
;  OUTP[1]    ; clck       ; 3.720 ; 3.720 ; Rise       ; clck            ;
;  OUTP[2]    ; clck       ; 4.135 ; 4.135 ; Rise       ; clck            ;
;  OUTP[3]    ; clck       ; 4.179 ; 4.179 ; Rise       ; clck            ;
;  OUTP[4]    ; clck       ; 3.763 ; 3.763 ; Rise       ; clck            ;
;  OUTP[5]    ; clck       ; 3.755 ; 3.755 ; Rise       ; clck            ;
;  OUTP[6]    ; clck       ; 3.853 ; 3.853 ; Rise       ; clck            ;
;  OUTP[7]    ; clck       ; 3.720 ; 3.720 ; Rise       ; clck            ;
; Result[*]   ; clck       ; 5.965 ; 5.965 ; Rise       ; clck            ;
;  Result[0]  ; clck       ; 5.644 ; 5.644 ; Rise       ; clck            ;
;  Result[1]  ; clck       ; 5.965 ; 5.965 ; Rise       ; clck            ;
;  Result[2]  ; clck       ; 5.764 ; 5.764 ; Rise       ; clck            ;
;  Result[3]  ; clck       ; 5.577 ; 5.577 ; Rise       ; clck            ;
;  Result[4]  ; clck       ; 5.849 ; 5.849 ; Rise       ; clck            ;
;  Result[5]  ; clck       ; 5.861 ; 5.861 ; Rise       ; clck            ;
;  Result[6]  ; clck       ; 5.765 ; 5.765 ; Rise       ; clck            ;
;  Result[7]  ; clck       ; 5.763 ; 5.763 ; Rise       ; clck            ;
;  Result[8]  ; clck       ; 5.760 ; 5.760 ; Rise       ; clck            ;
;  Result[9]  ; clck       ; 5.644 ; 5.644 ; Rise       ; clck            ;
;  Result[10] ; clck       ; 5.451 ; 5.451 ; Rise       ; clck            ;
;  Result[11] ; clck       ; 5.540 ; 5.540 ; Rise       ; clck            ;
;  Result[12] ; clck       ; 5.543 ; 5.543 ; Rise       ; clck            ;
;  Result[13] ; clck       ; 5.927 ; 5.927 ; Rise       ; clck            ;
;  Result[14] ; clck       ; 5.791 ; 5.791 ; Rise       ; clck            ;
;  Result[15] ; clck       ; 5.894 ; 5.894 ; Rise       ; clck            ;
; addrA[*]    ; clck       ; 4.293 ; 4.293 ; Fall       ; clck            ;
;  addrA[0]   ; clck       ; 4.096 ; 4.096 ; Fall       ; clck            ;
;  addrA[1]   ; clck       ; 4.192 ; 4.192 ; Fall       ; clck            ;
;  addrA[2]   ; clck       ; 4.062 ; 4.062 ; Fall       ; clck            ;
;  addrA[3]   ; clck       ; 4.015 ; 4.015 ; Fall       ; clck            ;
;  addrA[4]   ; clck       ; 3.989 ; 3.989 ; Fall       ; clck            ;
;  addrA[5]   ; clck       ; 4.293 ; 4.293 ; Fall       ; clck            ;
;  addrA[6]   ; clck       ; 4.023 ; 4.023 ; Fall       ; clck            ;
; addrB[*]    ; clck       ; 4.283 ; 4.283 ; Fall       ; clck            ;
;  addrB[0]   ; clck       ; 4.086 ; 4.086 ; Fall       ; clck            ;
;  addrB[1]   ; clck       ; 4.182 ; 4.182 ; Fall       ; clck            ;
;  addrB[2]   ; clck       ; 4.052 ; 4.052 ; Fall       ; clck            ;
;  addrB[3]   ; clck       ; 4.015 ; 4.015 ; Fall       ; clck            ;
;  addrB[4]   ; clck       ; 3.989 ; 3.989 ; Fall       ; clck            ;
;  addrB[5]   ; clck       ; 4.283 ; 4.283 ; Fall       ; clck            ;
;  addrB[6]   ; clck       ; 4.013 ; 4.013 ; Fall       ; clck            ;
; enACC       ; clck       ; 3.984 ; 3.984 ; Fall       ; clck            ;
; rsMUL       ; clck       ; 3.626 ; 3.626 ; Fall       ; clck            ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; A[*]        ; clck       ; 5.539 ; 5.539 ; Rise       ; clck            ;
;  A[0]       ; clck       ; 5.736 ; 5.736 ; Rise       ; clck            ;
;  A[1]       ; clck       ; 5.750 ; 5.750 ; Rise       ; clck            ;
;  A[2]       ; clck       ; 5.839 ; 5.839 ; Rise       ; clck            ;
;  A[3]       ; clck       ; 5.539 ; 5.539 ; Rise       ; clck            ;
; B[*]        ; clck       ; 5.658 ; 5.658 ; Rise       ; clck            ;
;  B[0]       ; clck       ; 5.879 ; 5.879 ; Rise       ; clck            ;
;  B[1]       ; clck       ; 5.880 ; 5.880 ; Rise       ; clck            ;
;  B[2]       ; clck       ; 5.873 ; 5.873 ; Rise       ; clck            ;
;  B[3]       ; clck       ; 5.658 ; 5.658 ; Rise       ; clck            ;
; OUTP[*]     ; clck       ; 3.720 ; 3.720 ; Rise       ; clck            ;
;  OUTP[0]    ; clck       ; 3.835 ; 3.835 ; Rise       ; clck            ;
;  OUTP[1]    ; clck       ; 3.720 ; 3.720 ; Rise       ; clck            ;
;  OUTP[2]    ; clck       ; 4.135 ; 4.135 ; Rise       ; clck            ;
;  OUTP[3]    ; clck       ; 4.179 ; 4.179 ; Rise       ; clck            ;
;  OUTP[4]    ; clck       ; 3.763 ; 3.763 ; Rise       ; clck            ;
;  OUTP[5]    ; clck       ; 3.755 ; 3.755 ; Rise       ; clck            ;
;  OUTP[6]    ; clck       ; 3.853 ; 3.853 ; Rise       ; clck            ;
;  OUTP[7]    ; clck       ; 3.720 ; 3.720 ; Rise       ; clck            ;
; Result[*]   ; clck       ; 5.451 ; 5.451 ; Rise       ; clck            ;
;  Result[0]  ; clck       ; 5.644 ; 5.644 ; Rise       ; clck            ;
;  Result[1]  ; clck       ; 5.965 ; 5.965 ; Rise       ; clck            ;
;  Result[2]  ; clck       ; 5.764 ; 5.764 ; Rise       ; clck            ;
;  Result[3]  ; clck       ; 5.577 ; 5.577 ; Rise       ; clck            ;
;  Result[4]  ; clck       ; 5.849 ; 5.849 ; Rise       ; clck            ;
;  Result[5]  ; clck       ; 5.861 ; 5.861 ; Rise       ; clck            ;
;  Result[6]  ; clck       ; 5.765 ; 5.765 ; Rise       ; clck            ;
;  Result[7]  ; clck       ; 5.763 ; 5.763 ; Rise       ; clck            ;
;  Result[8]  ; clck       ; 5.760 ; 5.760 ; Rise       ; clck            ;
;  Result[9]  ; clck       ; 5.644 ; 5.644 ; Rise       ; clck            ;
;  Result[10] ; clck       ; 5.451 ; 5.451 ; Rise       ; clck            ;
;  Result[11] ; clck       ; 5.540 ; 5.540 ; Rise       ; clck            ;
;  Result[12] ; clck       ; 5.543 ; 5.543 ; Rise       ; clck            ;
;  Result[13] ; clck       ; 5.927 ; 5.927 ; Rise       ; clck            ;
;  Result[14] ; clck       ; 5.791 ; 5.791 ; Rise       ; clck            ;
;  Result[15] ; clck       ; 5.894 ; 5.894 ; Rise       ; clck            ;
; addrA[*]    ; clck       ; 3.989 ; 3.989 ; Fall       ; clck            ;
;  addrA[0]   ; clck       ; 4.096 ; 4.096 ; Fall       ; clck            ;
;  addrA[1]   ; clck       ; 4.192 ; 4.192 ; Fall       ; clck            ;
;  addrA[2]   ; clck       ; 4.062 ; 4.062 ; Fall       ; clck            ;
;  addrA[3]   ; clck       ; 4.015 ; 4.015 ; Fall       ; clck            ;
;  addrA[4]   ; clck       ; 3.989 ; 3.989 ; Fall       ; clck            ;
;  addrA[5]   ; clck       ; 4.293 ; 4.293 ; Fall       ; clck            ;
;  addrA[6]   ; clck       ; 4.023 ; 4.023 ; Fall       ; clck            ;
; addrB[*]    ; clck       ; 3.989 ; 3.989 ; Fall       ; clck            ;
;  addrB[0]   ; clck       ; 4.086 ; 4.086 ; Fall       ; clck            ;
;  addrB[1]   ; clck       ; 4.182 ; 4.182 ; Fall       ; clck            ;
;  addrB[2]   ; clck       ; 4.052 ; 4.052 ; Fall       ; clck            ;
;  addrB[3]   ; clck       ; 4.015 ; 4.015 ; Fall       ; clck            ;
;  addrB[4]   ; clck       ; 3.989 ; 3.989 ; Fall       ; clck            ;
;  addrB[5]   ; clck       ; 4.283 ; 4.283 ; Fall       ; clck            ;
;  addrB[6]   ; clck       ; 4.013 ; 4.013 ; Fall       ; clck            ;
; enACC       ; clck       ; 3.984 ; 3.984 ; Fall       ; clck            ;
; rsMUL       ; clck       ; 3.626 ; 3.626 ; Fall       ; clck            ;
+-------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+----------+---------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack ; -3.691   ; -2.927  ; -1.205   ; 1.166   ; -2.000              ;
;  clck            ; -3.691   ; -2.927  ; -1.205   ; 1.166   ; -2.000              ;
; Design-wide TNS  ; -117.178 ; -34.424 ; -24.797  ; 0.0     ; -179.38             ;
;  clck            ; -117.178 ; -34.424 ; -24.797  ; 0.000   ; -179.380            ;
+------------------+----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; gnd[*]    ; clck       ; 3.963 ; 3.963 ; Rise       ; clck            ;
;  gnd[0]   ; clck       ; 3.423 ; 3.423 ; Rise       ; clck            ;
;  gnd[1]   ; clck       ; 3.963 ; 3.963 ; Rise       ; clck            ;
;  gnd[2]   ; clck       ; 3.624 ; 3.624 ; Rise       ; clck            ;
;  gnd[3]   ; clck       ; 3.407 ; 3.407 ; Rise       ; clck            ;
; rest      ; clck       ; 2.324 ; 2.324 ; Fall       ; clck            ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; gnd[*]    ; clck       ; -1.654 ; -1.654 ; Rise       ; clck            ;
;  gnd[0]   ; clck       ; -1.667 ; -1.667 ; Rise       ; clck            ;
;  gnd[1]   ; clck       ; -1.944 ; -1.944 ; Rise       ; clck            ;
;  gnd[2]   ; clck       ; -1.746 ; -1.746 ; Rise       ; clck            ;
;  gnd[3]   ; clck       ; -1.654 ; -1.654 ; Rise       ; clck            ;
; rest      ; clck       ; -0.308 ; -0.308 ; Fall       ; clck            ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; A[*]        ; clck       ; 9.956  ; 9.956  ; Rise       ; clck            ;
;  A[0]       ; clck       ; 9.726  ; 9.726  ; Rise       ; clck            ;
;  A[1]       ; clck       ; 9.741  ; 9.741  ; Rise       ; clck            ;
;  A[2]       ; clck       ; 9.956  ; 9.956  ; Rise       ; clck            ;
;  A[3]       ; clck       ; 9.283  ; 9.283  ; Rise       ; clck            ;
; B[*]        ; clck       ; 10.032 ; 10.032 ; Rise       ; clck            ;
;  B[0]       ; clck       ; 10.032 ; 10.032 ; Rise       ; clck            ;
;  B[1]       ; clck       ; 10.028 ; 10.028 ; Rise       ; clck            ;
;  B[2]       ; clck       ; 10.018 ; 10.018 ; Rise       ; clck            ;
;  B[3]       ; clck       ; 9.554  ; 9.554  ; Rise       ; clck            ;
; OUTP[*]     ; clck       ; 7.559  ; 7.559  ; Rise       ; clck            ;
;  OUTP[0]    ; clck       ; 6.813  ; 6.813  ; Rise       ; clck            ;
;  OUTP[1]    ; clck       ; 6.559  ; 6.559  ; Rise       ; clck            ;
;  OUTP[2]    ; clck       ; 7.482  ; 7.482  ; Rise       ; clck            ;
;  OUTP[3]    ; clck       ; 7.559  ; 7.559  ; Rise       ; clck            ;
;  OUTP[4]    ; clck       ; 6.626  ; 6.626  ; Rise       ; clck            ;
;  OUTP[5]    ; clck       ; 6.623  ; 6.623  ; Rise       ; clck            ;
;  OUTP[6]    ; clck       ; 6.846  ; 6.846  ; Rise       ; clck            ;
;  OUTP[7]    ; clck       ; 6.582  ; 6.582  ; Rise       ; clck            ;
; Result[*]   ; clck       ; 11.156 ; 11.156 ; Rise       ; clck            ;
;  Result[0]  ; clck       ; 10.516 ; 10.516 ; Rise       ; clck            ;
;  Result[1]  ; clck       ; 11.156 ; 11.156 ; Rise       ; clck            ;
;  Result[2]  ; clck       ; 10.761 ; 10.761 ; Rise       ; clck            ;
;  Result[3]  ; clck       ; 10.332 ; 10.332 ; Rise       ; clck            ;
;  Result[4]  ; clck       ; 10.984 ; 10.984 ; Rise       ; clck            ;
;  Result[5]  ; clck       ; 10.996 ; 10.996 ; Rise       ; clck            ;
;  Result[6]  ; clck       ; 10.774 ; 10.774 ; Rise       ; clck            ;
;  Result[7]  ; clck       ; 10.773 ; 10.773 ; Rise       ; clck            ;
;  Result[8]  ; clck       ; 10.768 ; 10.768 ; Rise       ; clck            ;
;  Result[9]  ; clck       ; 10.517 ; 10.517 ; Rise       ; clck            ;
;  Result[10] ; clck       ; 10.074 ; 10.074 ; Rise       ; clck            ;
;  Result[11] ; clck       ; 10.278 ; 10.278 ; Rise       ; clck            ;
;  Result[12] ; clck       ; 10.281 ; 10.281 ; Rise       ; clck            ;
;  Result[13] ; clck       ; 11.090 ; 11.090 ; Rise       ; clck            ;
;  Result[14] ; clck       ; 10.802 ; 10.802 ; Rise       ; clck            ;
;  Result[15] ; clck       ; 11.029 ; 11.029 ; Rise       ; clck            ;
; addrA[*]    ; clck       ; 7.796  ; 7.796  ; Fall       ; clck            ;
;  addrA[0]   ; clck       ; 7.308  ; 7.308  ; Fall       ; clck            ;
;  addrA[1]   ; clck       ; 7.529  ; 7.529  ; Fall       ; clck            ;
;  addrA[2]   ; clck       ; 7.202  ; 7.202  ; Fall       ; clck            ;
;  addrA[3]   ; clck       ; 7.111  ; 7.111  ; Fall       ; clck            ;
;  addrA[4]   ; clck       ; 7.131  ; 7.131  ; Fall       ; clck            ;
;  addrA[5]   ; clck       ; 7.796  ; 7.796  ; Fall       ; clck            ;
;  addrA[6]   ; clck       ; 7.113  ; 7.113  ; Fall       ; clck            ;
; addrB[*]    ; clck       ; 7.786  ; 7.786  ; Fall       ; clck            ;
;  addrB[0]   ; clck       ; 7.298  ; 7.298  ; Fall       ; clck            ;
;  addrB[1]   ; clck       ; 7.519  ; 7.519  ; Fall       ; clck            ;
;  addrB[2]   ; clck       ; 7.192  ; 7.192  ; Fall       ; clck            ;
;  addrB[3]   ; clck       ; 7.111  ; 7.111  ; Fall       ; clck            ;
;  addrB[4]   ; clck       ; 7.131  ; 7.131  ; Fall       ; clck            ;
;  addrB[5]   ; clck       ; 7.786  ; 7.786  ; Fall       ; clck            ;
;  addrB[6]   ; clck       ; 7.103  ; 7.103  ; Fall       ; clck            ;
; enACC       ; clck       ; 7.417  ; 7.417  ; Fall       ; clck            ;
; rsMUL       ; clck       ; 6.358  ; 6.358  ; Fall       ; clck            ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; A[*]        ; clck       ; 5.539 ; 5.539 ; Rise       ; clck            ;
;  A[0]       ; clck       ; 5.736 ; 5.736 ; Rise       ; clck            ;
;  A[1]       ; clck       ; 5.750 ; 5.750 ; Rise       ; clck            ;
;  A[2]       ; clck       ; 5.839 ; 5.839 ; Rise       ; clck            ;
;  A[3]       ; clck       ; 5.539 ; 5.539 ; Rise       ; clck            ;
; B[*]        ; clck       ; 5.658 ; 5.658 ; Rise       ; clck            ;
;  B[0]       ; clck       ; 5.879 ; 5.879 ; Rise       ; clck            ;
;  B[1]       ; clck       ; 5.880 ; 5.880 ; Rise       ; clck            ;
;  B[2]       ; clck       ; 5.873 ; 5.873 ; Rise       ; clck            ;
;  B[3]       ; clck       ; 5.658 ; 5.658 ; Rise       ; clck            ;
; OUTP[*]     ; clck       ; 3.720 ; 3.720 ; Rise       ; clck            ;
;  OUTP[0]    ; clck       ; 3.835 ; 3.835 ; Rise       ; clck            ;
;  OUTP[1]    ; clck       ; 3.720 ; 3.720 ; Rise       ; clck            ;
;  OUTP[2]    ; clck       ; 4.135 ; 4.135 ; Rise       ; clck            ;
;  OUTP[3]    ; clck       ; 4.179 ; 4.179 ; Rise       ; clck            ;
;  OUTP[4]    ; clck       ; 3.763 ; 3.763 ; Rise       ; clck            ;
;  OUTP[5]    ; clck       ; 3.755 ; 3.755 ; Rise       ; clck            ;
;  OUTP[6]    ; clck       ; 3.853 ; 3.853 ; Rise       ; clck            ;
;  OUTP[7]    ; clck       ; 3.720 ; 3.720 ; Rise       ; clck            ;
; Result[*]   ; clck       ; 5.451 ; 5.451 ; Rise       ; clck            ;
;  Result[0]  ; clck       ; 5.644 ; 5.644 ; Rise       ; clck            ;
;  Result[1]  ; clck       ; 5.965 ; 5.965 ; Rise       ; clck            ;
;  Result[2]  ; clck       ; 5.764 ; 5.764 ; Rise       ; clck            ;
;  Result[3]  ; clck       ; 5.577 ; 5.577 ; Rise       ; clck            ;
;  Result[4]  ; clck       ; 5.849 ; 5.849 ; Rise       ; clck            ;
;  Result[5]  ; clck       ; 5.861 ; 5.861 ; Rise       ; clck            ;
;  Result[6]  ; clck       ; 5.765 ; 5.765 ; Rise       ; clck            ;
;  Result[7]  ; clck       ; 5.763 ; 5.763 ; Rise       ; clck            ;
;  Result[8]  ; clck       ; 5.760 ; 5.760 ; Rise       ; clck            ;
;  Result[9]  ; clck       ; 5.644 ; 5.644 ; Rise       ; clck            ;
;  Result[10] ; clck       ; 5.451 ; 5.451 ; Rise       ; clck            ;
;  Result[11] ; clck       ; 5.540 ; 5.540 ; Rise       ; clck            ;
;  Result[12] ; clck       ; 5.543 ; 5.543 ; Rise       ; clck            ;
;  Result[13] ; clck       ; 5.927 ; 5.927 ; Rise       ; clck            ;
;  Result[14] ; clck       ; 5.791 ; 5.791 ; Rise       ; clck            ;
;  Result[15] ; clck       ; 5.894 ; 5.894 ; Rise       ; clck            ;
; addrA[*]    ; clck       ; 3.989 ; 3.989 ; Fall       ; clck            ;
;  addrA[0]   ; clck       ; 4.096 ; 4.096 ; Fall       ; clck            ;
;  addrA[1]   ; clck       ; 4.192 ; 4.192 ; Fall       ; clck            ;
;  addrA[2]   ; clck       ; 4.062 ; 4.062 ; Fall       ; clck            ;
;  addrA[3]   ; clck       ; 4.015 ; 4.015 ; Fall       ; clck            ;
;  addrA[4]   ; clck       ; 3.989 ; 3.989 ; Fall       ; clck            ;
;  addrA[5]   ; clck       ; 4.293 ; 4.293 ; Fall       ; clck            ;
;  addrA[6]   ; clck       ; 4.023 ; 4.023 ; Fall       ; clck            ;
; addrB[*]    ; clck       ; 3.989 ; 3.989 ; Fall       ; clck            ;
;  addrB[0]   ; clck       ; 4.086 ; 4.086 ; Fall       ; clck            ;
;  addrB[1]   ; clck       ; 4.182 ; 4.182 ; Fall       ; clck            ;
;  addrB[2]   ; clck       ; 4.052 ; 4.052 ; Fall       ; clck            ;
;  addrB[3]   ; clck       ; 4.015 ; 4.015 ; Fall       ; clck            ;
;  addrB[4]   ; clck       ; 3.989 ; 3.989 ; Fall       ; clck            ;
;  addrB[5]   ; clck       ; 4.283 ; 4.283 ; Fall       ; clck            ;
;  addrB[6]   ; clck       ; 4.013 ; 4.013 ; Fall       ; clck            ;
; enACC       ; clck       ; 3.984 ; 3.984 ; Fall       ; clck            ;
; rsMUL       ; clck       ; 3.626 ; 3.626 ; Fall       ; clck            ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clck       ; clck     ; 435      ; 14       ; 0        ; 187      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clck       ; clck     ; 435      ; 14       ; 0        ; 187      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clck       ; clck     ; 0        ; 25       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clck       ; clck     ; 0        ; 25       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 37    ; 37   ;
; Unconstrained Output Ports      ; 48    ; 48   ;
; Unconstrained Output Port Paths ; 100   ; 100  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon May 31 19:28:56 2021
Info: Command: quartus_sta Lab8 -c Lab8
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Lab8.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clck clck
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.691
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.691      -117.178 clck 
Info (332146): Worst-case hold slack is -2.927
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.927       -34.424 clck 
Info (332146): Worst-case recovery slack is -1.205
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.205       -24.797 clck 
Info (332146): Worst-case removal slack is 1.719
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.719         0.000 clck 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -179.380 clck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.568
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.568       -36.242 clck 
Info (332146): Worst-case hold slack is -1.439
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.439       -17.925 clck 
Info (332146): Worst-case recovery slack is -0.397
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.397        -7.618 clck 
Info (332146): Worst-case removal slack is 1.166
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.166         0.000 clck 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -179.380 clck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4550 megabytes
    Info: Processing ended: Mon May 31 19:28:56 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


