#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b0be30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ae4160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1afce90 .functor NOT 1, L_0x1b43240, C4<0>, C4<0>, C4<0>;
L_0x1b42920 .functor XOR 5, L_0x1b42e70, L_0x1b42fa0, C4<00000>, C4<00000>;
L_0x1b43130 .functor XOR 5, L_0x1b42920, L_0x1b43090, C4<00000>, C4<00000>;
v0x1b2f2e0_0 .net *"_ivl_10", 4 0, L_0x1b43090;  1 drivers
v0x1b2f3e0_0 .net *"_ivl_12", 4 0, L_0x1b43130;  1 drivers
v0x1b2f4c0_0 .net *"_ivl_2", 4 0, L_0x1b42dd0;  1 drivers
v0x1b2f580_0 .net *"_ivl_4", 4 0, L_0x1b42e70;  1 drivers
v0x1b2f660_0 .net *"_ivl_6", 4 0, L_0x1b42fa0;  1 drivers
v0x1b2f790_0 .net *"_ivl_8", 4 0, L_0x1b42920;  1 drivers
v0x1b2f870_0 .var "clk", 0 0;
v0x1b2f910_0 .var/2u "stats1", 159 0;
v0x1b2f9d0_0 .var/2u "strobe", 0 0;
v0x1b2fb20_0 .net "sum_dut", 4 0, L_0x1b42a30;  1 drivers
v0x1b2fbe0_0 .net "sum_ref", 4 0, L_0x1b302f0;  1 drivers
v0x1b2fc80_0 .net "tb_match", 0 0, L_0x1b43240;  1 drivers
v0x1b2fd20_0 .net "tb_mismatch", 0 0, L_0x1afce90;  1 drivers
v0x1b2fde0_0 .net "x", 3 0, v0x1b2b7b0_0;  1 drivers
v0x1b2fea0_0 .net "y", 3 0, v0x1b2b870_0;  1 drivers
L_0x1b42dd0 .concat [ 5 0 0 0], L_0x1b302f0;
L_0x1b42e70 .concat [ 5 0 0 0], L_0x1b302f0;
L_0x1b42fa0 .concat [ 5 0 0 0], L_0x1b42a30;
L_0x1b43090 .concat [ 5 0 0 0], L_0x1b302f0;
L_0x1b43240 .cmp/eeq 5, L_0x1b42dd0, L_0x1b43130;
S_0x1b09e10 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1ae4160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1af0180_0 .net *"_ivl_0", 4 0, L_0x1b2ffe0;  1 drivers
L_0x7f82811a7018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1b07590_0 .net *"_ivl_3", 0 0, L_0x7f82811a7018;  1 drivers
v0x1af34a0_0 .net *"_ivl_4", 4 0, L_0x1b30170;  1 drivers
L_0x7f82811a7060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1af0520_0 .net *"_ivl_7", 0 0, L_0x7f82811a7060;  1 drivers
v0x1b2b140_0 .net "sum", 4 0, L_0x1b302f0;  alias, 1 drivers
v0x1b2b270_0 .net "x", 3 0, v0x1b2b7b0_0;  alias, 1 drivers
v0x1b2b350_0 .net "y", 3 0, v0x1b2b870_0;  alias, 1 drivers
L_0x1b2ffe0 .concat [ 4 1 0 0], v0x1b2b7b0_0, L_0x7f82811a7018;
L_0x1b30170 .concat [ 4 1 0 0], v0x1b2b870_0, L_0x7f82811a7060;
L_0x1b302f0 .arith/sum 5, L_0x1b2ffe0, L_0x1b30170;
S_0x1b2b4b0 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1ae4160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1b2b6d0_0 .net "clk", 0 0, v0x1b2f870_0;  1 drivers
v0x1b2b7b0_0 .var "x", 3 0;
v0x1b2b870_0 .var "y", 3 0;
E_0x1af7e90/0 .event negedge, v0x1b2b6d0_0;
E_0x1af7e90/1 .event posedge, v0x1b2b6d0_0;
E_0x1af7e90 .event/or E_0x1af7e90/0, E_0x1af7e90/1;
S_0x1b2b950 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1ae4160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
L_0x7f82811a70a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b2eac0_0 .net/2s *"_ivl_4", 31 0, L_0x7f82811a70a8;  1 drivers
v0x1b2ebc0_0 .net *"_ivl_47", 0 0, L_0x1b42ce0;  1 drivers
v0x1b2eca0_0 .net "carry", 3 0, L_0x1b42990;  1 drivers
v0x1b2ed60_0 .net "sum", 4 0, L_0x1b42a30;  alias, 1 drivers
v0x1b2ee40_0 .net "x", 3 0, v0x1b2b7b0_0;  alias, 1 drivers
v0x1b2ef50_0 .net "y", 3 0, v0x1b2b870_0;  alias, 1 drivers
L_0x1b309f0 .part v0x1b2b7b0_0, 0, 1;
L_0x1b30b20 .part v0x1b2b870_0, 0, 1;
L_0x1b40c60 .part L_0x7f82811a70a8, 0, 1;
L_0x1b41340 .part v0x1b2b7b0_0, 1, 1;
L_0x1b414a0 .part v0x1b2b870_0, 1, 1;
L_0x1b415d0 .part L_0x1b42990, 0, 1;
L_0x1b41c40 .part v0x1b2b7b0_0, 2, 1;
L_0x1b41d70 .part v0x1b2b870_0, 2, 1;
L_0x1b41ef0 .part L_0x1b42990, 1, 1;
L_0x1b42540 .part v0x1b2b7b0_0, 3, 1;
L_0x1b426d0 .part v0x1b2b870_0, 3, 1;
L_0x1b42880 .part L_0x1b42990, 2, 1;
L_0x1b42990 .concat8 [ 1 1 1 1], L_0x1b307e0, L_0x1b41130, L_0x1b41a30, L_0x1b42330;
LS_0x1b42a30_0_0 .concat8 [ 1 1 1 1], L_0x1b30930, L_0x1b41280, L_0x1b41b80, L_0x1b42480;
LS_0x1b42a30_0_4 .concat8 [ 1 0 0 0], L_0x1b42ce0;
L_0x1b42a30 .concat8 [ 4 1 0 0], LS_0x1b42a30_0_0, LS_0x1b42a30_0_4;
L_0x1b42ce0 .part L_0x1b42990, 3, 1;
S_0x1b2bb30 .scope module, "fa0" "full_adder" 4 10, 4 46 0, S_0x1b2b950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1b0d7a0 .functor XOR 1, L_0x1b309f0, L_0x1b30b20, C4<0>, C4<0>;
L_0x1b30430 .functor XOR 1, L_0x1b0d7a0, L_0x1b40c60, C4<0>, C4<0>;
L_0x1b304f0 .functor AND 1, L_0x1b309f0, L_0x1b30b20, C4<1>, C4<1>;
L_0x1b30630 .functor XOR 1, L_0x1b309f0, L_0x1b30b20, C4<0>, C4<0>;
L_0x1b306d0 .functor AND 1, L_0x1b40c60, L_0x1b30630, C4<1>, C4<1>;
L_0x1b307e0 .functor OR 1, L_0x1b304f0, L_0x1b306d0, C4<0>, C4<0>;
L_0x1b30930 .functor BUFZ 1, L_0x1b30430, C4<0>, C4<0>, C4<0>;
v0x1b2bdc0_0 .net *"_ivl_0", 0 0, L_0x1b0d7a0;  1 drivers
v0x1b2bec0_0 .net *"_ivl_4", 0 0, L_0x1b304f0;  1 drivers
v0x1b2bfa0_0 .net *"_ivl_6", 0 0, L_0x1b30630;  1 drivers
v0x1b2c090_0 .net *"_ivl_8", 0 0, L_0x1b306d0;  1 drivers
v0x1b2c170_0 .net "cin", 0 0, L_0x1b40c60;  1 drivers
v0x1b2c280_0 .net "cout", 0 0, L_0x1b307e0;  1 drivers
v0x1b2c340_0 .net "s", 0 0, L_0x1b30430;  1 drivers
v0x1b2c400_0 .net "sum", 0 0, L_0x1b30930;  1 drivers
v0x1b2c4c0_0 .net "x", 0 0, L_0x1b309f0;  1 drivers
v0x1b2c580_0 .net "y", 0 0, L_0x1b30b20;  1 drivers
S_0x1b2c6e0 .scope module, "fa1" "full_adder" 4 18, 4 46 0, S_0x1b2b950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1b40d00 .functor XOR 1, L_0x1b41340, L_0x1b414a0, C4<0>, C4<0>;
L_0x1b40da0 .functor XOR 1, L_0x1b40d00, L_0x1b415d0, C4<0>, C4<0>;
L_0x1b40e40 .functor AND 1, L_0x1b41340, L_0x1b414a0, C4<1>, C4<1>;
L_0x1b40f80 .functor XOR 1, L_0x1b41340, L_0x1b414a0, C4<0>, C4<0>;
L_0x1b41020 .functor AND 1, L_0x1b415d0, L_0x1b40f80, C4<1>, C4<1>;
L_0x1b41130 .functor OR 1, L_0x1b40e40, L_0x1b41020, C4<0>, C4<0>;
L_0x1b41280 .functor BUFZ 1, L_0x1b40da0, C4<0>, C4<0>, C4<0>;
v0x1b2c940_0 .net *"_ivl_0", 0 0, L_0x1b40d00;  1 drivers
v0x1b2ca20_0 .net *"_ivl_4", 0 0, L_0x1b40e40;  1 drivers
v0x1b2cb00_0 .net *"_ivl_6", 0 0, L_0x1b40f80;  1 drivers
v0x1b2cbf0_0 .net *"_ivl_8", 0 0, L_0x1b41020;  1 drivers
v0x1b2ccd0_0 .net "cin", 0 0, L_0x1b415d0;  1 drivers
v0x1b2cde0_0 .net "cout", 0 0, L_0x1b41130;  1 drivers
v0x1b2cea0_0 .net "s", 0 0, L_0x1b40da0;  1 drivers
v0x1b2cf60_0 .net "sum", 0 0, L_0x1b41280;  1 drivers
v0x1b2d020_0 .net "x", 0 0, L_0x1b41340;  1 drivers
v0x1b2d170_0 .net "y", 0 0, L_0x1b414a0;  1 drivers
S_0x1b2d2d0 .scope module, "fa2" "full_adder" 4 26, 4 46 0, S_0x1b2b950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1b416b0 .functor XOR 1, L_0x1b41c40, L_0x1b41d70, C4<0>, C4<0>;
L_0x1b41720 .functor XOR 1, L_0x1b416b0, L_0x1b41ef0, C4<0>, C4<0>;
L_0x1b41790 .functor AND 1, L_0x1b41c40, L_0x1b41d70, C4<1>, C4<1>;
L_0x1b41880 .functor XOR 1, L_0x1b41c40, L_0x1b41d70, C4<0>, C4<0>;
L_0x1b41920 .functor AND 1, L_0x1b41ef0, L_0x1b41880, C4<1>, C4<1>;
L_0x1b41a30 .functor OR 1, L_0x1b41790, L_0x1b41920, C4<0>, C4<0>;
L_0x1b41b80 .functor BUFZ 1, L_0x1b41720, C4<0>, C4<0>, C4<0>;
v0x1b2d540_0 .net *"_ivl_0", 0 0, L_0x1b416b0;  1 drivers
v0x1b2d620_0 .net *"_ivl_4", 0 0, L_0x1b41790;  1 drivers
v0x1b2d700_0 .net *"_ivl_6", 0 0, L_0x1b41880;  1 drivers
v0x1b2d7f0_0 .net *"_ivl_8", 0 0, L_0x1b41920;  1 drivers
v0x1b2d8d0_0 .net "cin", 0 0, L_0x1b41ef0;  1 drivers
v0x1b2d9e0_0 .net "cout", 0 0, L_0x1b41a30;  1 drivers
v0x1b2daa0_0 .net "s", 0 0, L_0x1b41720;  1 drivers
v0x1b2db60_0 .net "sum", 0 0, L_0x1b41b80;  1 drivers
v0x1b2dc20_0 .net "x", 0 0, L_0x1b41c40;  1 drivers
v0x1b2dd70_0 .net "y", 0 0, L_0x1b41d70;  1 drivers
S_0x1b2ded0 .scope module, "fa3" "full_adder" 4 34, 4 46 0, S_0x1b2b950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1b41f90 .functor XOR 1, L_0x1b42540, L_0x1b426d0, C4<0>, C4<0>;
L_0x1b42000 .functor XOR 1, L_0x1b41f90, L_0x1b42880, C4<0>, C4<0>;
L_0x1b42070 .functor AND 1, L_0x1b42540, L_0x1b426d0, C4<1>, C4<1>;
L_0x1b42180 .functor XOR 1, L_0x1b42540, L_0x1b426d0, C4<0>, C4<0>;
L_0x1b42220 .functor AND 1, L_0x1b42880, L_0x1b42180, C4<1>, C4<1>;
L_0x1b42330 .functor OR 1, L_0x1b42070, L_0x1b42220, C4<0>, C4<0>;
L_0x1b42480 .functor BUFZ 1, L_0x1b42000, C4<0>, C4<0>, C4<0>;
v0x1b2e110_0 .net *"_ivl_0", 0 0, L_0x1b41f90;  1 drivers
v0x1b2e210_0 .net *"_ivl_4", 0 0, L_0x1b42070;  1 drivers
v0x1b2e2f0_0 .net *"_ivl_6", 0 0, L_0x1b42180;  1 drivers
v0x1b2e3e0_0 .net *"_ivl_8", 0 0, L_0x1b42220;  1 drivers
v0x1b2e4c0_0 .net "cin", 0 0, L_0x1b42880;  1 drivers
v0x1b2e5d0_0 .net "cout", 0 0, L_0x1b42330;  1 drivers
v0x1b2e690_0 .net "s", 0 0, L_0x1b42000;  1 drivers
v0x1b2e750_0 .net "sum", 0 0, L_0x1b42480;  1 drivers
v0x1b2e810_0 .net "x", 0 0, L_0x1b42540;  1 drivers
v0x1b2e960_0 .net "y", 0 0, L_0x1b426d0;  1 drivers
S_0x1b2f0e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1ae4160;
 .timescale -12 -12;
E_0x1af7770 .event anyedge, v0x1b2f9d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b2f9d0_0;
    %nor/r;
    %assign/vec4 v0x1b2f9d0_0, 0;
    %wait E_0x1af7770;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b2b4b0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1af7e90;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1b2b870_0, 0;
    %assign/vec4 v0x1b2b7b0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1ae4160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b2f870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b2f9d0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1ae4160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b2f870_0;
    %inv;
    %store/vec4 v0x1b2f870_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1ae4160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b2b6d0_0, v0x1b2fd20_0, v0x1b2fde0_0, v0x1b2fea0_0, v0x1b2fbe0_0, v0x1b2fb20_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1ae4160;
T_5 ;
    %load/vec4 v0x1b2f910_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1b2f910_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b2f910_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1b2f910_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b2f910_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b2f910_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b2f910_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1ae4160;
T_6 ;
    %wait E_0x1af7e90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b2f910_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b2f910_0, 4, 32;
    %load/vec4 v0x1b2fc80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1b2f910_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b2f910_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b2f910_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b2f910_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1b2fbe0_0;
    %load/vec4 v0x1b2fbe0_0;
    %load/vec4 v0x1b2fb20_0;
    %xor;
    %load/vec4 v0x1b2fbe0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1b2f910_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b2f910_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1b2f910_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b2f910_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can10_depth0/human/m2014_q4j/iter0/response2/top_module.sv";
