<html>
<head><title>Neon Light State Machine</title>
 <style type="text/css">
  table {font-size: x-small;}
  tr.even {background-color: #c0c0ff}
  tr.odd {background-color: #ffc0c0}
 </style></head><body>
<!-- NLI_HTML_BODY -->|<a href="fib.0.raw.html" target="fr">fib.0.raw.html</a>|<wbr>|<a href="fib.1.expanded.html" target="fr">fib.1.expanded.html</a>|<wbr>|<a href="fib.2.opt_pure_temp_variable_elimination.html" target="fr">fib.2.opt_pure_temp_variable_elimination.html</a>|<wbr>|<a href="fib.3.opt_basic_block_shrink.html" target="fr">fib.3.opt_basic_block_shrink.html</a>|<wbr>|<a href="fib.4.opt_ssa.html" target="fr">fib.4.opt_ssa.html</a>|<wbr>|<a href="fib.5.opt_ssa_assorted.html" target="fr">fib.5.opt_ssa_assorted.html</a>|<wbr>|<a href="fib.6.opt_ssa_cleanup.html" target="fr">fib.6.opt_ssa_cleanup.html</a>|<wbr>|<a href="fib.7.opt_register_share.html" target="fr">fib.7.opt_register_share.html</a>|<wbr>|<a href="fib.8.opt_basic_block_shrink.html" target="fr">fib.8.opt_basic_block_shrink.html</a>|<wbr>|<a href="fib.9.opt_resource_alloc.html" target="fr">fib.9.opt_resource_alloc.html</a>|<wbr>|<a href="fib.10.optimized.html" target="fr">fib.10.optimized.html</a>|<wbr>|<a href="fib.11.ll.html" target="fr">fib.11.ll.html</a>|<wbr>
<br>pre_wire_insn<hr>
Summary:<br>Basic blocks<br>
* id -> next | reachable<br>
0-> 2| 0 1 2 3<br>
1-> 0| 0 1 2 3<br>
2-> 1 3| 0 1 2 3<br>
3-> 2| 0 1 2 3<br>
<br>
Data flow analysys<br>
Defs<br>
bb0<br>-&gt var:r4_main_v13 (insn2 st8 bb0)<br>-&gt var:reg_t1_v4 (insn48 st3 bb0)<br>-&gt var:reg_t2_v6 (insn51 st3 bb0)<br>-&gt var:reg_t3_v8 (insn54 st3 bb0)<br>-&gt var:reg_t7 (insn84 st3 bb0)<br>-&gt var:reg_t4 (insn87 st3 bb0)<br>-&gt var:reg_t9 (insn90 st3 bb0)<br>
bb1<br>
bb2<br>-&gt var:reg_t4 (insn56 st52 bb2)<br>-&gt var:reg_t6 (insn86 st40 bb2)<br>-&gt var:reg_t2_v2 (insn89 st40 bb2)<br>-&gt var:r4_main (insn92 st40 bb2)<br>
bb3<br>-&gt var:reg_t1_v5 (insn61 st43 bb3)<br>-&gt var:reg_t1_v4 (insn63 st43 bb3)<br>-&gt var:reg_t1 (insn65 st44 bb3)<br>-&gt var:reg_t3_v9 (insn67 st43 bb3)<br>-&gt var:reg_t7 (insn85 st43 bb3)<br>-&gt var:reg_t4 (insn88 st45 bb3)<br>-&gt var:reg_t9 (insn91 st43 bb3)<br>

Kills<br>bb0<br>-&gt var:reg_t7 (insn85 st43 bb3)<br>-&gt var:reg_t9 (insn91 st43 bb3)<br>-&gt var:reg_t4 (insn56 st52 bb2)<br>-&gt var:reg_t1_v4 (insn63 st43 bb3)<br>-&gt var:reg_t4 (insn88 st45 bb3)<br>bb1<br>bb2<br>-&gt var:reg_t4 (insn87 st3 bb0)<br>-&gt var:reg_t4 (insn88 st45 bb3)<br>bb3<br>-&gt var:reg_t4 (insn56 st52 bb2)<br>-&gt var:reg_t1_v4 (insn48 st3 bb0)<br>-&gt var:reg_t7 (insn84 st3 bb0)<br>-&gt var:reg_t4 (insn87 st3 bb0)<br>-&gt var:reg_t9 (insn90 st3 bb0)<br>Reaches<br>bb0<br>-&gt var:reg_t1_v5 (insn61 st43 bb3)<br>-&gt var:reg_t7 (insn85 st43 bb3)<br>-&gt var:reg_t9 (insn91 st43 bb3)<br>-&gt var:reg_t1 (insn65 st44 bb3)<br>-&gt var:r4_main (insn92 st40 bb2)<br>-&gt var:reg_t4 (insn56 st52 bb2)<br>-&gt var:reg_t6 (insn86 st40 bb2)<br>-&gt var:reg_t2_v2 (insn89 st40 bb2)<br>-&gt var:reg_t3_v9 (insn67 st43 bb3)<br>-&gt var:reg_t1_v4 (insn63 st43 bb3)<br>-&gt var:reg_t1_v4 (insn48 st3 bb0)<br>-&gt var:reg_t2_v6 (insn51 st3 bb0)<br>-&gt var:reg_t3_v8 (insn54 st3 bb0)<br>-&gt var:reg_t7 (insn84 st3 bb0)<br>-&gt var:reg_t9 (insn90 st3 bb0)<br>-&gt var:r4_main_v13 (insn2 st8 bb0)<br>bb1<br>-&gt var:reg_t1_v5 (insn61 st43 bb3)<br>-&gt var:reg_t7 (insn85 st43 bb3)<br>-&gt var:reg_t9 (insn91 st43 bb3)<br>-&gt var:reg_t1 (insn65 st44 bb3)<br>-&gt var:r4_main (insn92 st40 bb2)<br>-&gt var:reg_t4 (insn56 st52 bb2)<br>-&gt var:reg_t6 (insn86 st40 bb2)<br>-&gt var:reg_t2_v2 (insn89 st40 bb2)<br>-&gt var:reg_t3_v9 (insn67 st43 bb3)<br>-&gt var:reg_t1_v4 (insn63 st43 bb3)<br>-&gt var:reg_t1_v4 (insn48 st3 bb0)<br>-&gt var:reg_t2_v6 (insn51 st3 bb0)<br>-&gt var:reg_t3_v8 (insn54 st3 bb0)<br>-&gt var:reg_t7 (insn84 st3 bb0)<br>-&gt var:reg_t9 (insn90 st3 bb0)<br>-&gt var:r4_main_v13 (insn2 st8 bb0)<br>bb2<br>-&gt var:reg_t1_v5 (insn61 st43 bb3)<br>-&gt var:reg_t7 (insn85 st43 bb3)<br>-&gt var:reg_t9 (insn91 st43 bb3)<br>-&gt var:reg_t1 (insn65 st44 bb3)<br>-&gt var:r4_main (insn92 st40 bb2)<br>-&gt var:reg_t6 (insn86 st40 bb2)<br>-&gt var:reg_t2_v2 (insn89 st40 bb2)<br>-&gt var:reg_t3_v9 (insn67 st43 bb3)<br>-&gt var:reg_t1_v4 (insn63 st43 bb3)<br>-&gt var:reg_t1_v4 (insn48 st3 bb0)<br>-&gt var:reg_t2_v6 (insn51 st3 bb0)<br>-&gt var:reg_t3_v8 (insn54 st3 bb0)<br>-&gt var:reg_t7 (insn84 st3 bb0)<br>-&gt var:reg_t4 (insn87 st3 bb0)<br>-&gt var:reg_t9 (insn90 st3 bb0)<br>-&gt var:r4_main_v13 (insn2 st8 bb0)<br>-&gt var:reg_t4 (insn88 st45 bb3)<br>bb3<br>-&gt var:reg_t1_v5 (insn61 st43 bb3)<br>-&gt var:reg_t7 (insn85 st43 bb3)<br>-&gt var:reg_t9 (insn91 st43 bb3)<br>-&gt var:reg_t1 (insn65 st44 bb3)<br>-&gt var:r4_main (insn92 st40 bb2)<br>-&gt var:reg_t4 (insn56 st52 bb2)<br>-&gt var:reg_t6 (insn86 st40 bb2)<br>-&gt var:reg_t2_v2 (insn89 st40 bb2)<br>-&gt var:reg_t3_v9 (insn67 st43 bb3)<br>-&gt var:reg_t1_v4 (insn63 st43 bb3)<br>-&gt var:reg_t1_v4 (insn48 st3 bb0)<br>-&gt var:reg_t2_v6 (insn51 st3 bb0)<br>-&gt var:reg_t3_v8 (insn54 st3 bb0)<br>-&gt var:reg_t7 (insn84 st3 bb0)<br>-&gt var:reg_t9 (insn90 st3 bb0)<br>-&gt var:r4_main_v13 (insn2 st8 bb0)<br><br><br>Registers:<table border=1>
<tr><th>alloc type</th><th>name</th><th>data type</th><th>annotation</th></tr>
 <tr>  <td>const</td><td>0</td><td>int:32</td><td></td> </tr>
 <tr>  <td>const</td><td>const:1</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>r4_main</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t1</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t4</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t6</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t2_v2</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t1_v4</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t1_v5</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t2_v6</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v8</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v9</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r4_main_v13</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t7</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>const</td><td>const:0</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t9</td><td>enum:2</td><td></td> </tr>
</table>State Machine: 9states<br><table border=1>
 <tr><th></th>
<th>branch:1</th><th>read_channel:3<br>(param)<br>outputs:<br>int:32</th><th>write_channel:5<br>(result)<br>inputs:<br>int:64</th><th>assign:6<br>shared</th><th>gt:7<br>inputs:<br>int:32<br>int:32<br>outputs:<br>enum:2</th><th>add:8<br>inputs:<br>int:64<br>int:64<br>outputs:<br>int:64</th><th>add:9<br>inputs:<br>int:32<br>int:32<br>outputs:<br>int:32</th><th>selector:12<br>shared</th><th>memory:13</th><th>sram_if:14</th> <th>annotation</th> </tr>
 <tr class=even>
  <th>s3(initial)(1,1:0,)  </th><td>next:<br>8<br>id:8<br></td><td></td><td></td><td>inputs:<br>const:0<br>outputs:<br>var:reg_t1_v4<br>id:48<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t2_v6<br>id:51<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t3_v8<br>id:54<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t7<br>id:84<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t4<br>id:87<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t9<br>id:90<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=0(0)</td> </tr>
 <tr class=odd>
  <th>s8(1,1:0,)  </th><td>next:<br>40<br>id:12<br></td><td>outputs:<br>var:r4_main_v13<br>id:2<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=0(1)</td> </tr>
 <tr class=even>
  <th>s12(1,1:1,)  </th><td>next:<br>3<br>id:16<br></td><td></td><td>inputs:<br>var:reg_t6<br>id:4<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=1(0)</td> </tr>
 <tr class=odd>
  <th>s40(2,1:2,)  </th><td>next:<br>52<br>id:57<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td>inputs:<br>var:reg_t1_v4<br>var:reg_t1_v5<br>var:reg_t7<br>outputs:<br>var:reg_t6<br>id:86<br><hr>inputs:<br>var:reg_t2_v6<br>var:reg_t1<br>var:reg_t4<br>outputs:<br>var:reg_t2_v2<br>id:89<br><hr>inputs:<br>var:reg_t3_v8<br>var:reg_t3_v9<br>var:reg_t9<br>outputs:<br>var:r4_main<br>id:92<br></td><td></td><td></td><td>,bb_id=2(0)</td> </tr>
 <tr class=even>
  <th>s52(1,1:2,)  </th><td>next:<br>41<br>id:77<br></td><td></td><td></td><td></td><td>inputs:<br>var:r4_main_v13<br>var:r4_main<br>outputs:<br>var:reg_t4<br>id:56<br></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=2(1)</td> </tr>
 <tr class=odd>
  <th>s41(1,2:2,)  </th><td>inputs:<br>var:reg_t4<br>next:<br>43<br>12<br>id:58<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=2(2)</td> </tr>
 <tr class=even>
  <th>s43(1,1:3,)  </th><td>next:<br>44<br>id:62<br></td><td></td><td></td><td>inputs:<br>var:reg_t2_v2<br>outputs:<br>var:reg_t1_v5<br>id:61<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t7<br>id:85<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t9<br>id:91<br></td><td></td><td>inputs:<br>var:reg_t2_v2<br>var:reg_t6<br>outputs:<br>var:reg_t1_v4<br>id:63<br></td><td>inputs:<br>var:r4_main<br>const:1<br>outputs:<br>var:reg_t3_v9<br>id:67<br></td><td></td><td></td><td></td><td>,bb_id=3(0)</td> </tr>
 <tr class=odd>
  <th>s44(1,1:3,)  </th><td>next:<br>45<br>id:64<br></td><td></td><td></td><td>inputs:<br>var:reg_t1_v4<br>outputs:<br>var:reg_t1<br>id:65<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=3(1)</td> </tr>
 <tr class=even>
  <th>s45(1,1:3,)  </th><td>next:<br>40<br>id:66<br></td><td></td><td></td><td>inputs:<br>const:1<br>outputs:<br>var:reg_t4<br>id:88<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=3(2)</td> </tr>
</table><br>wire_insn<hr>
Summary:<br>Basic blocks<br>
* id -> next | reachable<br>
0-> 2| 0 1 2 3<br>
1-> 0| 0 1 2 3<br>
2-> 1 3| 0 1 2 3<br>
3-> 2| 0 1 2 3<br>
<br>
Data flow analysys<br>
Defs<br>
bb0<br>-&gt var:r4_main_v13 (insn2 st8 bb0)<br>-&gt var:reg_t1_v4 (insn48 st3 bb0)<br>-&gt var:reg_t2_v6 (insn51 st3 bb0)<br>-&gt var:reg_t3_v8 (insn54 st3 bb0)<br>-&gt var:reg_t7 (insn84 st3 bb0)<br>-&gt var:reg_t4 (insn87 st3 bb0)<br>-&gt var:reg_t9 (insn90 st3 bb0)<br>
bb1<br>
bb2<br>-&gt var:reg_t4 (insn56 st52 bb2)<br>-&gt var:reg_t6 (insn86 st40 bb2)<br>-&gt var:reg_t2_v2 (insn89 st40 bb2)<br>-&gt var:r4_main (insn92 st40 bb2)<br>
bb3<br>-&gt var:reg_t1_v5 (insn61 st43 bb3)<br>-&gt var:reg_t1_v4 (insn63 st43 bb3)<br>-&gt var:reg_t1 (insn65 st44 bb3)<br>-&gt var:reg_t3_v9 (insn67 st43 bb3)<br>-&gt var:reg_t7 (insn85 st43 bb3)<br>-&gt var:reg_t4 (insn88 st45 bb3)<br>-&gt var:reg_t9 (insn91 st43 bb3)<br>

Kills<br>bb0<br>-&gt var:reg_t7 (insn85 st43 bb3)<br>-&gt var:reg_t9 (insn91 st43 bb3)<br>-&gt var:reg_t4 (insn56 st52 bb2)<br>-&gt var:reg_t1_v4 (insn63 st43 bb3)<br>-&gt var:reg_t4 (insn88 st45 bb3)<br>bb1<br>bb2<br>-&gt var:reg_t4 (insn87 st3 bb0)<br>-&gt var:reg_t4 (insn88 st45 bb3)<br>bb3<br>-&gt var:reg_t4 (insn56 st52 bb2)<br>-&gt var:reg_t1_v4 (insn48 st3 bb0)<br>-&gt var:reg_t7 (insn84 st3 bb0)<br>-&gt var:reg_t4 (insn87 st3 bb0)<br>-&gt var:reg_t9 (insn90 st3 bb0)<br>Reaches<br>bb0<br>-&gt var:reg_t1_v5 (insn61 st43 bb3)<br>-&gt var:reg_t7 (insn85 st43 bb3)<br>-&gt var:reg_t9 (insn91 st43 bb3)<br>-&gt var:reg_t1 (insn65 st44 bb3)<br>-&gt var:r4_main (insn92 st40 bb2)<br>-&gt var:reg_t4 (insn56 st52 bb2)<br>-&gt var:reg_t6 (insn86 st40 bb2)<br>-&gt var:reg_t2_v2 (insn89 st40 bb2)<br>-&gt var:reg_t3_v9 (insn67 st43 bb3)<br>-&gt var:reg_t1_v4 (insn63 st43 bb3)<br>-&gt var:reg_t1_v4 (insn48 st3 bb0)<br>-&gt var:reg_t2_v6 (insn51 st3 bb0)<br>-&gt var:reg_t3_v8 (insn54 st3 bb0)<br>-&gt var:reg_t7 (insn84 st3 bb0)<br>-&gt var:reg_t9 (insn90 st3 bb0)<br>-&gt var:r4_main_v13 (insn2 st8 bb0)<br>bb1<br>-&gt var:reg_t1_v5 (insn61 st43 bb3)<br>-&gt var:reg_t7 (insn85 st43 bb3)<br>-&gt var:reg_t9 (insn91 st43 bb3)<br>-&gt var:reg_t1 (insn65 st44 bb3)<br>-&gt var:r4_main (insn92 st40 bb2)<br>-&gt var:reg_t4 (insn56 st52 bb2)<br>-&gt var:reg_t6 (insn86 st40 bb2)<br>-&gt var:reg_t2_v2 (insn89 st40 bb2)<br>-&gt var:reg_t3_v9 (insn67 st43 bb3)<br>-&gt var:reg_t1_v4 (insn63 st43 bb3)<br>-&gt var:reg_t1_v4 (insn48 st3 bb0)<br>-&gt var:reg_t2_v6 (insn51 st3 bb0)<br>-&gt var:reg_t3_v8 (insn54 st3 bb0)<br>-&gt var:reg_t7 (insn84 st3 bb0)<br>-&gt var:reg_t9 (insn90 st3 bb0)<br>-&gt var:r4_main_v13 (insn2 st8 bb0)<br>bb2<br>-&gt var:reg_t1_v5 (insn61 st43 bb3)<br>-&gt var:reg_t7 (insn85 st43 bb3)<br>-&gt var:reg_t9 (insn91 st43 bb3)<br>-&gt var:reg_t1 (insn65 st44 bb3)<br>-&gt var:r4_main (insn92 st40 bb2)<br>-&gt var:reg_t6 (insn86 st40 bb2)<br>-&gt var:reg_t2_v2 (insn89 st40 bb2)<br>-&gt var:reg_t3_v9 (insn67 st43 bb3)<br>-&gt var:reg_t1_v4 (insn63 st43 bb3)<br>-&gt var:reg_t1_v4 (insn48 st3 bb0)<br>-&gt var:reg_t2_v6 (insn51 st3 bb0)<br>-&gt var:reg_t3_v8 (insn54 st3 bb0)<br>-&gt var:reg_t7 (insn84 st3 bb0)<br>-&gt var:reg_t4 (insn87 st3 bb0)<br>-&gt var:reg_t9 (insn90 st3 bb0)<br>-&gt var:r4_main_v13 (insn2 st8 bb0)<br>-&gt var:reg_t4 (insn88 st45 bb3)<br>bb3<br>-&gt var:reg_t1_v5 (insn61 st43 bb3)<br>-&gt var:reg_t7 (insn85 st43 bb3)<br>-&gt var:reg_t9 (insn91 st43 bb3)<br>-&gt var:reg_t1 (insn65 st44 bb3)<br>-&gt var:r4_main (insn92 st40 bb2)<br>-&gt var:reg_t4 (insn56 st52 bb2)<br>-&gt var:reg_t6 (insn86 st40 bb2)<br>-&gt var:reg_t2_v2 (insn89 st40 bb2)<br>-&gt var:reg_t3_v9 (insn67 st43 bb3)<br>-&gt var:reg_t1_v4 (insn63 st43 bb3)<br>-&gt var:reg_t1_v4 (insn48 st3 bb0)<br>-&gt var:reg_t2_v6 (insn51 st3 bb0)<br>-&gt var:reg_t3_v8 (insn54 st3 bb0)<br>-&gt var:reg_t7 (insn84 st3 bb0)<br>-&gt var:reg_t9 (insn90 st3 bb0)<br>-&gt var:r4_main_v13 (insn2 st8 bb0)<br><br><br>Registers:<table border=1>
<tr><th>alloc type</th><th>name</th><th>data type</th><th>annotation</th></tr>
 <tr>  <td>const</td><td>0</td><td>int:32</td><td></td> </tr>
 <tr>  <td>const</td><td>const:1</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>r4_main</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t1</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t4</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t6</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t2_v2</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t1_v4</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t1_v5</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t2_v6</td><td>int:64</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v8</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t3_v9</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>r4_main_v13</td><td>int:32</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t7</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>const</td><td>const:0</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>normal</td><td>reg_t9</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>wire</td><td>wire_t10</td><td>int:64</td><td></td> </tr>
 <tr>  <td>wire</td><td>wire_t11</td><td>int:64</td><td></td> </tr>
 <tr>  <td>wire</td><td>wire_t12</td><td>int:32</td><td></td> </tr>
 <tr>  <td>wire</td><td>wire_t13</td><td>enum:2</td><td></td> </tr>
 <tr>  <td>wire</td><td>wire_t14</td><td>int:32</td><td></td> </tr>
 <tr>  <td>wire</td><td>wire_t15</td><td>int:64</td><td></td> </tr>
</table>State Machine: 7states<br><table border=1>
 <tr><th></th>
<th>branch:1</th><th>read_channel:3<br>(param)<br>outputs:<br>int:32</th><th>write_channel:5<br>(result)<br>inputs:<br>int:64</th><th>assign:6<br>shared</th><th>gt:7<br>inputs:<br>int:32<br>int:32<br>outputs:<br>enum:2</th><th>add:8<br>inputs:<br>int:64<br>int:64<br>outputs:<br>int:64</th><th>add:9<br>inputs:<br>int:32<br>int:32<br>outputs:<br>int:32</th><th>selector:12<br>shared</th><th>memory:13</th><th>sram_if:14</th> <th>annotation</th> </tr>
 <tr class=even>
  <th>s3(initial)  </th><td>next:<br>8<br>id:8<br></td><td></td><td></td><td>inputs:<br>const:0<br>outputs:<br>var:reg_t1_v4<br>id:48<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t2_v6<br>id:51<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t3_v8<br>id:54<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t7<br>id:84<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t4<br>id:87<br><hr>inputs:<br>const:0<br>outputs:<br>var:reg_t9<br>id:90<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=0(0)</td> </tr>
 <tr class=odd>
  <th>s8  </th><td>next:<br>40<br>id:12<br></td><td>outputs:<br>var:r4_main_v13<br>id:2<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=0(1)</td> </tr>
 <tr class=even>
  <th>s12  </th><td>next:<br>3<br>id:16<br></td><td></td><td>inputs:<br>var:reg_t6<br>id:4<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=1(0)</td> </tr>
 <tr class=odd>
  <th>s40  </th><td>inputs:<br>wire:wire_t13<br>next:<br>43<br>12<br>id:57<br></td><td></td><td></td><td>inputs:<br>wire:wire_t10<br>outputs:<br>var:reg_t6<br>id:93<br><hr>inputs:<br>wire:wire_t11<br>outputs:<br>var:reg_t2_v2<br>id:94<br><hr>inputs:<br>wire:wire_t12<br>outputs:<br>var:r4_main<br>id:95<br><hr>inputs:<br>wire:wire_t13<br>outputs:<br>var:reg_t4<br>id:96<br></td><td>inputs:<br>var:r4_main_v13<br>wire:wire_t12<br>outputs:<br>wire:wire_t13<br>id:56<br></td><td></td><td></td><td>inputs:<br>var:reg_t1_v4<br>var:reg_t1_v5<br>var:reg_t7<br>outputs:<br>wire:wire_t10<br>id:86<br><hr>inputs:<br>var:reg_t2_v6<br>var:reg_t1<br>var:reg_t4<br>outputs:<br>wire:wire_t11<br>id:89<br><hr>inputs:<br>var:reg_t3_v8<br>var:reg_t3_v9<br>var:reg_t9<br>outputs:<br>wire:wire_t12<br>id:92<br></td><td></td><td></td><td>,bb_id=2(0)</td> </tr>
 <tr class=even>
  <th>s43  </th><td>next:<br>44<br>id:62<br></td><td></td><td></td><td>inputs:<br>var:reg_t2_v2<br>outputs:<br>var:reg_t1_v5<br>id:61<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t7<br>id:85<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t9<br>id:91<br><hr>inputs:<br>wire:wire_t15<br>outputs:<br>var:reg_t1<br>id:65<br><hr>inputs:<br>const:1<br>outputs:<br>var:reg_t4<br>id:88<br><hr>inputs:<br>wire:wire_t14<br>outputs:<br>var:reg_t3_v9<br>id:97<br><hr>inputs:<br>wire:wire_t15<br>outputs:<br>var:reg_t1_v4<br>id:98<br></td><td></td><td>inputs:<br>var:reg_t2_v2<br>var:reg_t6<br>outputs:<br>wire:wire_t15<br>id:63<br></td><td>inputs:<br>var:r4_main<br>const:1<br>outputs:<br>wire:wire_t14<br>id:67<br></td><td></td><td></td><td></td><td>,bb_id=3(0)</td> </tr>
 <tr class=odd>
  <th>s44  </th><td>next:<br>45<br>id:64<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=3(1)</td> </tr>
 <tr class=even>
  <th>s45  </th><td>next:<br>40<br>id:66<br></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>,bb_id=3(2)</td> </tr>
</table></body></html>
