(declare-fun temp612_1 () (_ BitVec 64))
(declare-fun var75937 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIM () (_ BitVec 64))
(declare-fun temp612_2 () (_ BitVec 64))
(declare-fun var141643 () (_ BitVec 64))
(declare-fun ARGNAME_offset_NAMEEND () (_ BitVec 64))
(declare-fun temp612_3 () (_ BitVec 64))
(declare-fun var71509 () (_ BitVec 64))
(declare-fun temp612_4 () (_ BitVec 64))
(declare-fun temp612_5 () (_ BitVec 64))
(declare-fun temp612_6 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIMSIZE
             ()
             (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp612_7 () (_ BitVec 64))
(declare-fun temp612_8 () (_ BitVec 64))
(declare-fun temp612_9 () (_ BitVec 64))
(declare-fun temp612_10 () (_ BitVec 64))
(declare-fun temp612_11 () (_ BitVec 64))
(declare-fun temp612_12 () (_ BitVec 64))
(declare-fun temp612_13 () (_ BitVec 64))
(declare-fun temp612_14 () (_ BitVec 64))
(declare-fun temp612_15 () (_ BitVec 64))
(declare-fun temp612_16 () (_ BitVec 64))
(declare-fun temp612_17 () (_ BitVec 64))
(declare-fun temp612_18 () (_ BitVec 64))
(declare-fun temp612_19 () (_ BitVec 64))
(declare-fun temp612_20 () (_ BitVec 64))
(declare-fun temp612_21 () (_ BitVec 64))
(declare-fun temp612_22 () (_ BitVec 64))
(declare-fun temp612_23 () (_ BitVec 64))
(declare-fun temp612_24 () (_ BitVec 64))
(declare-fun var75972 () (_ BitVec 64))
(declare-fun temp612_25 () (_ BitVec 64))
(declare-fun var4003261 () (_ BitVec 64))
(declare-fun var4003273 () (_ BitVec 64))
(assert (= temp612_1 #x0000000000000001))
(assert (= var75937 (bvadd ARGNAME_input_NAMEEND_DIM temp612_1)))
(assert (= temp612_2 #x0000000000000000))
(assert (= var141643
   (ite (bvslt ARGNAME_offset_NAMEEND temp612_2)
        #x0000000000000001
        #x0000000000000000)))
(assert (= temp612_3 #xffffffffffffffff))
(assert (= var71509 temp612_3))
(assert (= temp612_4 #x0000000000000000))
(assert (= temp612_5 temp612_4))
(assert (= temp612_6 (select ARGNAME_input_NAMEEND_DIMSIZE temp612_5)))
(assert (= temp612_7 #x0000000000000001))
(assert (= temp612_8 temp612_7))
(assert (= temp612_9 (select ARGNAME_input_NAMEEND_DIMSIZE temp612_8)))
(assert (= temp612_10 #x0000000000000002))
(assert (= temp612_11 temp612_10))
(assert (= temp612_12 (select ARGNAME_input_NAMEEND_DIMSIZE temp612_11)))
(assert (= temp612_13 #x0000000000000003))
(assert (= temp612_14 temp612_13))
(assert (= temp612_15 (select ARGNAME_input_NAMEEND_DIMSIZE temp612_14)))
(assert (= temp612_16 #x0000000000000004))
(assert (= temp612_17 temp612_16))
(assert (= temp612_18 (select ARGNAME_input_NAMEEND_DIMSIZE temp612_17)))
(assert (= temp612_19 #x0000000000000005))
(assert (= temp612_20 temp612_19))
(assert (= temp612_21 (select ARGNAME_input_NAMEEND_DIMSIZE temp612_20)))
(assert (= temp612_22 #x0000000000000000))
(assert (= temp612_23
   (ite (bvslt var71509 temp612_22)
        (bvadd ARGNAME_input_NAMEEND_DIM var71509)
        var71509)))
(assert (= temp612_24 (select ARGNAME_input_NAMEEND_DIMSIZE temp612_23)))
(assert (= var75972 temp612_24))
(assert (bvslt (ite (bvslt var71509 temp612_22)
            (bvadd ARGNAME_input_NAMEEND_DIM var71509)
            var71509)
       ARGNAME_input_NAMEEND_DIM))
(assert (= temp612_25 #x0000000000000001))
(assert (= var4003261 temp612_25))
(assert (= var4003273 var4003261))
(model-add temp612_1 () (_ BitVec 64) #x0000000000000001)
(model-add var75937
           ()
           (_ BitVec 64)
           (bvadd #x0000000000000001 ARGNAME_input_NAMEEND_DIM))
(model-add temp612_2 () (_ BitVec 64) #x0000000000000000)
(model-add var141643
           ()
           (_ BitVec 64)
           (ite (bvsle #x0000000000000000 ARGNAME_offset_NAMEEND)
                #x0000000000000000
                #x0000000000000001))
(model-add temp612_3 () (_ BitVec 64) #xffffffffffffffff)
(model-add var71509 () (_ BitVec 64) #xffffffffffffffff)
(model-add temp612_4 () (_ BitVec 64) #x0000000000000000)
(model-add temp612_5 () (_ BitVec 64) #x0000000000000000)
(model-add temp612_6
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000000))
(model-add temp612_7 () (_ BitVec 64) #x0000000000000001)
(model-add temp612_8 () (_ BitVec 64) #x0000000000000001)
(model-add temp612_9
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp612_10 () (_ BitVec 64) #x0000000000000002)
(model-add temp612_11 () (_ BitVec 64) #x0000000000000002)
(model-add temp612_12
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000002))
(model-add temp612_13 () (_ BitVec 64) #x0000000000000003)
(model-add temp612_14 () (_ BitVec 64) #x0000000000000003)
(model-add temp612_15
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000003))
(model-add temp612_16 () (_ BitVec 64) #x0000000000000004)
(model-add temp612_17 () (_ BitVec 64) #x0000000000000004)
(model-add temp612_18
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000004))
(model-add temp612_19 () (_ BitVec 64) #x0000000000000005)
(model-add temp612_20 () (_ BitVec 64) #x0000000000000005)
(model-add temp612_21
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000005))
(model-add temp612_22 () (_ BitVec 64) #x0000000000000000)
(model-add temp612_23
           ()
           (_ BitVec 64)
           (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM))
(model-add temp612_24
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add var75972
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add temp612_25 () (_ BitVec 64) #x0000000000000001)
(model-add var4003261 () (_ BitVec 64) #x0000000000000001)
(model-add var4003273 () (_ BitVec 64) #x0000000000000001)






