
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/Juan/Desktop/JUEVES 15 FPGA/MIPS 2018/pa.fromHdl.tcl}
# create_project -name monociclo -dir "C:/Users/Juan/Desktop/JUEVES 15 FPGA/MIPS 2018/planAhead_run_3" -part xc3s100ecp132-5
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "mips.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Juan/Desktop/JUEVES 15 FPGA/MIPS 2018/mips.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {suma3.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {hex2led.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {display_mux.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {BIN2CDU_BCD.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {anti_rebote.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {signExtend.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ROM.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {registros.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {RAM.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {program_counter.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {mux_3_1_32bits.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {mux_2_1_4bits.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {mux_2_1_32bits.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {mainDecoder.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {controladorio.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {aluPlus4.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {aluDecoder.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {alu.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {unidadControl.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Datapath.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {mips.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top mips $srcset
# add_files [list {mips.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s100ecp132-5
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Users/Juan/Desktop/JUEVES 15 FPGA/MIPS 2018/suma3.vhd" into library work
Parsing VHDL file "C:/Users/Juan/Desktop/JUEVES 15 FPGA/MIPS 2018/hex2led.vhd" into library work
Parsing VHDL file "C:/Users/Juan/Desktop/JUEVES 15 FPGA/MIPS 2018/display_mux.vhd" into library work
Parsing VHDL file "C:/Users/Juan/Desktop/JUEVES 15 FPGA/MIPS 2018/BIN2CDU_BCD.vhd" into library work
Parsing VHDL file "C:/Users/Juan/Desktop/JUEVES 15 FPGA/MIPS 2018/anti_rebote.vhd" into library work
Parsing VHDL file "C:/Users/Juan/Desktop/JUEVES 15 FPGA/MIPS 2018/signExtend.vhd" into library work
Parsing VHDL file "C:/Users/Juan/Desktop/JUEVES 15 FPGA/MIPS 2018/ROM.vhd" into library work
Parsing VHDL file "C:/Users/Juan/Desktop/JUEVES 15 FPGA/MIPS 2018/registros.vhd" into library work
Parsing VHDL file "C:/Users/Juan/Desktop/JUEVES 15 FPGA/MIPS 2018/RAM.vhd" into library work
Parsing VHDL file "C:/Users/Juan/Desktop/JUEVES 15 FPGA/MIPS 2018/program_counter.vhd" into library work
Parsing VHDL file "C:/Users/Juan/Desktop/JUEVES 15 FPGA/MIPS 2018/mux_3_1_32bits.vhd" into library work
Parsing VHDL file "C:/Users/Juan/Desktop/JUEVES 15 FPGA/MIPS 2018/mux_2_1_4bits.vhd" into library work
Parsing VHDL file "C:/Users/Juan/Desktop/JUEVES 15 FPGA/MIPS 2018/mux_2_1_32bits.vhd" into library work
Parsing VHDL file "C:/Users/Juan/Desktop/JUEVES 15 FPGA/MIPS 2018/mainDecoder.vhd" into library work
Parsing VHDL file "C:/Users/Juan/Desktop/JUEVES 15 FPGA/MIPS 2018/controladorio.vhd" into library work
Parsing VHDL file "C:/Users/Juan/Desktop/JUEVES 15 FPGA/MIPS 2018/aluPlus4.vhd" into library work
Parsing VHDL file "C:/Users/Juan/Desktop/JUEVES 15 FPGA/MIPS 2018/aluDecoder.vhd" into library work
Parsing VHDL file "C:/Users/Juan/Desktop/JUEVES 15 FPGA/MIPS 2018/alu.vhd" into library work
Parsing VHDL file "C:/Users/Juan/Desktop/JUEVES 15 FPGA/MIPS 2018/unidadControl.vhd" into library work
Parsing VHDL file "C:/Users/Juan/Desktop/JUEVES 15 FPGA/MIPS 2018/Datapath.vhd" into library work
Parsing VHDL file "C:/Users/Juan/Desktop/JUEVES 15 FPGA/MIPS 2018/mips.vhd" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
Parsing UCF File [C:/Users/Juan/Desktop/JUEVES 15 FPGA/MIPS 2018/mips.ucf]
Finished Parsing UCF File [C:/Users/Juan/Desktop/JUEVES 15 FPGA/MIPS 2018/mips.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 399fc9fd
open_rtl_design: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 552.086 ; gain = 143.332
update_compile_order -fileset sim_1
startgroup
set_property package_pin H12 [get_ports {sieteSeg[5]}]
endgroup
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Dec 19 00:51:48 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
