Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\brian\231_masters\lab6\nios_system.qsys --block-symbol-file --output-directory=C:\Users\brian\231_masters\lab6\nios_system --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading lab6/nios_system.qsys
Progress: Reading input file
Progress: Adding HEXA [altera_avalon_pio 15.1]
Progress: Parameterizing module HEXA
Progress: Adding HEXB [altera_avalon_pio 15.1]
Progress: Parameterizing module HEXB
Progress: Adding LEDs [altera_avalon_pio 15.1]
Progress: Parameterizing module LEDs
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_processor [altera_nios2_gen2 15.1]
Progress: Parameterizing module nios2_processor
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory
Progress: Adding switches [altera_avalon_pio 15.1]
Progress: Parameterizing module switches
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\brian\231_masters\lab6\nios_system.qsys --synthesis=VERILOG --output-directory=C:\Users\brian\231_masters\lab6\nios_system\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading lab6/nios_system.qsys
Progress: Reading input file
Progress: Adding HEXA [altera_avalon_pio 15.1]
Progress: Parameterizing module HEXA
Progress: Adding HEXB [altera_avalon_pio 15.1]
Progress: Parameterizing module HEXB
Progress: Adding LEDs [altera_avalon_pio 15.1]
Progress: Parameterizing module LEDs
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_processor [altera_nios2_gen2 15.1]
Progress: Parameterizing module nios2_processor
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory
Progress: Adding switches [altera_avalon_pio 15.1]
Progress: Parameterizing module switches
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: HEXA: Starting RTL generation for module 'nios_system_HEXA'
Info: HEXA:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_HEXA --dir=C:/Users/brian/AppData/Local/Temp/alt6913_1718862953792880447.dir/0001_HEXA_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/brian/AppData/Local/Temp/alt6913_1718862953792880447.dir/0001_HEXA_gen//nios_system_HEXA_component_configuration.pl  --do_build_sim=0  ]
Info: HEXA: Done RTL generation for module 'nios_system_HEXA'
Info: HEXA: "nios_system" instantiated altera_avalon_pio "HEXA"
Info: jtag_uart: Starting RTL generation for module 'nios_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart --dir=C:/Users/brian/AppData/Local/Temp/alt6913_1718862953792880447.dir/0002_jtag_uart_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/brian/AppData/Local/Temp/alt6913_1718862953792880447.dir/0002_jtag_uart_gen//nios_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'nios_system_jtag_uart'
Info: jtag_uart: "nios_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: nios2_processor: "nios_system" instantiated altera_nios2_gen2 "nios2_processor"
Info: onchip_memory: Starting RTL generation for module 'nios_system_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory --dir=C:/Users/brian/AppData/Local/Temp/alt6913_1718862953792880447.dir/0003_onchip_memory_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/brian/AppData/Local/Temp/alt6913_1718862953792880447.dir/0003_onchip_memory_gen//nios_system_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'nios_system_onchip_memory'
Info: onchip_memory: "nios_system" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: switches: Starting RTL generation for module 'nios_system_switches'
Info: switches:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera_lite/15.1/quartus/bin64/perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_switches --dir=C:/Users/brian/AppData/Local/Temp/alt6913_1718862953792880447.dir/0004_switches_gen/ --quartus_dir=C:/altera_lite/15.1/quartus --verilog --config=C:/Users/brian/AppData/Local/Temp/alt6913_1718862953792880447.dir/0004_switches_gen//nios_system_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'nios_system_switches'
Info: switches: "nios_system" instantiated altera_avalon_pio "switches"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_system_nios2_processor_cpu'
Info: cpu:   Generation command is [exec C:/altera_lite/15.1/quartus/bin64//eperlcmd.exe -I C:/altera_lite/15.1/quartus/bin64//perl/lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin/europa -I C:/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera_lite/15.1/quartus/sopc_builder/bin -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_nios2_processor_cpu --dir=C:/Users/brian/AppData/Local/Temp/alt6913_1718862953792880447.dir/0007_cpu_gen/ --quartus_bindir=C:/altera_lite/15.1/quartus/bin64/ --verilog --config=C:/Users/brian/AppData/Local/Temp/alt6913_1718862953792880447.dir/0007_cpu_gen//nios_system_nios2_processor_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2016.04.22 13:34:44 (*) Starting Nios II generation
Info: cpu: # 2016.04.22 13:34:44 (*)   Checking for plaintext license.
Info: cpu: # 2016.04.22 13:34:47 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/15.1/quartus/bin64/
Info: cpu: # 2016.04.22 13:34:47 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2016.04.22 13:34:47 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2016.04.22 13:34:47 (*)   Plaintext license not found.
Info: cpu: # 2016.04.22 13:34:47 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2016.04.22 13:34:50 (*)   Couldn't query license setup in Quartus directory C:/altera_lite/15.1/quartus/bin64/
Info: cpu: # 2016.04.22 13:34:50 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2016.04.22 13:34:50 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2016.04.22 13:34:50 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2016.04.22 13:34:50 (*)   Elaborating CPU configuration settings
Info: cpu: # 2016.04.22 13:34:50 (*)   Creating all objects for CPU
Info: cpu: # 2016.04.22 13:34:50 (*)     Testbench
Info: cpu: # 2016.04.22 13:34:51 (*)     Instruction decoding
Info: cpu: # 2016.04.22 13:34:51 (*)       Instruction fields
Info: cpu: # 2016.04.22 13:34:51 (*)       Instruction decodes
Info: cpu: # 2016.04.22 13:34:51 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2016.04.22 13:34:51 (*)       Instruction controls
Info: cpu: # 2016.04.22 13:34:51 (*)     Pipeline frontend
Info: cpu: # 2016.04.22 13:34:51 (*)     Pipeline backend
Info: cpu: # 2016.04.22 13:34:53 (*)   Generating RTL from CPU objects
Info: cpu: # 2016.04.22 13:34:55 (*)   Creating encrypted RTL
Info: cpu: # 2016.04.22 13:34:55 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_system_nios2_processor_cpu'
Info: cpu: "nios2_processor" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_processor_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_processor_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_processor_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_processor_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: nios2_processor_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_processor_data_master_limiter"
Info: Reusing file C:/Users/brian/231_masters/lab6/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/brian/231_masters/lab6/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/brian/231_masters/lab6/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/brian/231_masters/lab6/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios_system: Done "nios_system" with 30 modules, 50 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
