# Day 44 â€“ PWM Generator

ğŸ“… Verilog 50-Day HDL Challenge  
ğŸ“‚ Folder: Day-44_PWM_Generator

---

## ğŸ•’ Project Description

This Verilog HDL project implements a **PWM (Pulse Width Modulation) Generator** that produces an adjustable-duty-cycle waveform based on user input. PWM is widely used in applications such as LED dimming, motor control, and signal generation.

---

## ğŸ”§ Features

- User-configurable **duty cycle** (8-bit input: 0 to 255)
- Constant-frequency PWM output
- Simulates different duty cycles (e.g., 12%, 50%, 78%)
- Easily adaptable for real-time FPGA output

---

## âš™ï¸ Files

- `pwm_generator.v` â€“ Core module to generate PWM output
- `pwm_generator_tb.v` â€“ Testbench with waveform-based verification
- `pwm_generator.vcd` â€“ Output waveform dump (for GTKWave)

---

## ğŸ“ˆ Simulation Output

The testbench shows pulse width varying with duty cycle:
- 12% â†’ narrow pulse  
- 50% â†’ square wave  
- 78% â†’ wide pulse

> ğŸ”— [GitHub Repo](https://github.com/dedeep-vlsi-fe-engg/verilog-50day-challenge.git)
