Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Reading design: myVGA.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "myVGA.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "myVGA"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : myVGA
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\ladyo\Documents\Xilinx\myVGA_\ipcore_dir\myClockManager.vhd" into library work
Parsing entity <myClockManager>.
Parsing architecture <xilinx> of entity <myclockmanager>.
Parsing VHDL file "C:\Users\ladyo\Documents\Xilinx\myVGA_\myVGA_.vhd" into library work
Parsing entity <myVGA>.
Parsing architecture <timing> of entity <myvga>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <myVGA> (architecture <timing>) from library <work>.

Elaborating entity <myClockManager> (architecture <xilinx>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <myVGA>.
    Related source file is "C:\Users\ladyo\Documents\Xilinx\myVGA_\myVGA_.vhd".
    Register <eno> equivalent to <wr_l> has been removed
    Found 10-bit register for signal <hCount>.
    Found 1-bit register for signal <hs>.
    Found 1-bit register for signal <vs>.
    Found 3-bit register for signal <r>.
    Found 3-bit register for signal <g>.
    Found 3-bit register for signal <b>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <dInternal>.
    Found 1-bit register for signal <oe_l>.
    Found 1-bit register for signal <rd_l>.
    Found 1-bit register for signal <wr_l>.
    Found 10-bit register for signal <vCount>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | dcmClk (rising_edge)                           |
    | Reset              | reset_l_INV_4_o (positive)                     |
    | Reset type         | synchronous                                    |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <vCount[9]_GND_5_o_add_2_OUT> created at line 80.
    Found 10-bit adder for signal <hCount[9]_GND_5_o_add_9_OUT> created at line 105.
    Found 1-bit tristate buffer for signal <d<7>> created at line 239
    Found 1-bit tristate buffer for signal <d<6>> created at line 239
    Found 1-bit tristate buffer for signal <d<5>> created at line 239
    Found 1-bit tristate buffer for signal <d<4>> created at line 239
    Found 1-bit tristate buffer for signal <d<3>> created at line 239
    Found 1-bit tristate buffer for signal <d<2>> created at line 239
    Found 1-bit tristate buffer for signal <d<1>> created at line 239
    Found 1-bit tristate buffer for signal <d<0>> created at line 239
    Found 10-bit comparator lessequal for signal <n0005> created at line 89
    Found 10-bit comparator lessequal for signal <n0007> created at line 89
    Found 10-bit comparator lessequal for signal <n0014> created at line 113
    Found 10-bit comparator lessequal for signal <n0016> created at line 113
    Found 10-bit comparator greater for signal <hCount[9]_INV_2_o> created at line 126
    Found 10-bit comparator greater for signal <vCount[9]_INV_3_o> created at line 131
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   8 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <myVGA> synthesized.

Synthesizing Unit <myClockManager>.
    Related source file is "C:\Users\ladyo\Documents\Xilinx\myVGA_\ipcore_dir\myClockManager.vhd".
    Summary:
	no macro.
Unit <myClockManager> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 10-bit adder                                          : 2
# Registers                                            : 11
 1-bit register                                        : 5
 10-bit register                                       : 2
 3-bit register                                        : 3
 8-bit register                                        : 1
# Comparators                                          : 6
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 4
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <myVGA>.
The following registers are absorbed into counter <hCount>: 1 register on signal <hCount>.
The following registers are absorbed into counter <vCount>: 1 register on signal <vCount>.
Unit <myVGA> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 22
 Flip-Flops                                            : 22
# Comparators                                          : 6
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 init  | 000000001
 s0    | 000000010
 s1    | 000000100
 s2    | 000001000
 s3    | 000010000
 s4    | 000100000
 s5    | 001000000
 s6    | 010000000
 s7    | 100000000
--------------------

Optimizing unit <myVGA> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block myVGA, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 51
 Flip-Flops                                            : 51

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : myVGA.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 91
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 18
#      LUT2                        : 1
#      LUT3                        : 4
#      LUT4                        : 13
#      LUT5                        : 2
#      LUT6                        : 7
#      MUXCY                       : 18
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 51
#      FD                          : 17
#      FDE                         : 17
#      FDR                         : 16
#      FDS                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 27
#      IBUF                        : 3
#      IBUFG                       : 1
#      IOBUF                       : 8
#      OBUF                        : 15
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              43  out of  11440     0%  
 Number of Slice LUTs:                   51  out of   5720     0%  
    Number used as Logic:                51  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     64
   Number with an unused Flip Flop:      21  out of     64    32%  
   Number with an unused LUT:            13  out of     64    20%  
   Number of fully used LUT-FF pairs:    30  out of     64    46%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of    102    26%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | DCM_SP:CLKFX           | 31    |
clk                                | DCM_SP:CLK0            | 20    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.065ns (Maximum Frequency: 484.349MHz)
   Minimum input arrival time before clock: 3.281ns
   Maximum output required time after clock: 4.419ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.065ns (frequency: 484.349MHz)
  Total number of paths / destination ports: 854 / 69
-------------------------------------------------------------------------
Delay:               4.955ns (Levels of Logic = 4)
  Source:            hCount_2 (FF)
  Destination:       vCount_0 (FF)
  Source Clock:      clk rising 0.4X
  Destination Clock: clk rising 0.4X

  Data Path: hCount_2 to vCount_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.898  hCount_2 (hCount_2)
     LUT4:I0->O            2   0.203   0.721  GND_5_o_GND_5_o_equal_9_o<9>11 (GND_5_o_GND_5_o_equal_9_o<9>1)
     LUT5:I3->O           21   0.203   1.114  GND_5_o_GND_5_o_equal_9_o<9>1 (GND_5_o_GND_5_o_equal_9_o)
     LUT6:I5->O           10   0.205   0.857  _n01051 (_n0105)
     LUT4:I3->O            1   0.205   0.000  vCount_0_rstpot (vCount_0_rstpot)
     FD:D                      0.102          vCount_0
    ----------------------------------------
    Total                      4.955ns (1.365ns logic, 3.590ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 21 / 19
-------------------------------------------------------------------------
Offset:              3.281ns (Levels of Logic = 2)
  Source:            reset_l (PAD)
  Destination:       state_FSM_FFd8 (FF)
  Destination Clock: clk rising

  Data Path: reset_l to state_FSM_FFd8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.650  reset_l_IBUF (reset_l_IBUF)
     INV:I->O              7   0.206   0.773  reset_l_INV_4_o1_INV_0 (reset_l_INV_4_o)
     FDR:R                     0.430          state_FSM_FFd8
    ----------------------------------------
    Total                      3.281ns (1.858ns logic, 1.423ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 31 / 23
-------------------------------------------------------------------------
Offset:              4.419ns (Levels of Logic = 2)
  Source:            state_FSM_FFd1 (FF)
  Destination:       siwua (PAD)
  Source Clock:      clk rising

  Data Path: state_FSM_FFd1 to siwua
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.616  state_FSM_FFd1 (state_FSM_FFd1)
     INV:I->O              1   0.206   0.579  siwua1_INV_0 (siwua_OBUF)
     OBUF:I->O                 2.571          siwua_OBUF (siwua)
    ----------------------------------------
    Total                      4.419ns (3.224ns logic, 1.195ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.955|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 31.00 secs
Total CPU time to Xst completion: 31.38 secs
 
--> 

Total memory usage is 326108 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

