| Test Case        |   Verilog Clock Cycles |   Python Yield Iterations |
|:-----------------|-----------------------:|--------------------------:|
| circle_lines     |                    165 |                       112 |
| defaults         |                      6 |                         4 |
| happy_face       |                   1721 |                       682 |
| rectangle_filled |                    603 |                       180 |
| rectangle_lines  |                    113 |                        54 |
