#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Sep 27 10:17:06 2023
# Process ID: 10680
# Current directory: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11072 D:\work\shangjian\vivado2021\RCI_Yu_0913_add_inter\vivado_prj\rf_datacapture\rf_datacapture.xpr
# Log file: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/vivado.log
# Journal file: D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/design_0.bd}
file mkdir D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.srcs/sources_1/new
add_files -norecurse {D:/work/shangjian/axi/example_shangjian/gen_if/jb_mmw_ctrl_if.sv D:/work/shangjian/axi/example_shangjian/gen_rtl/jb_mmw_regs.sv}
close [ open D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.srcs/sources_1/new/mmw_regmap.sv w ]
add_files D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.srcs/sources_1/new/mmw_regmap.sv
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/work/shangjian/axi/example_shangjian/gen_rtl/jb_mmw_regs.sv] -no_script -reset -force -quiet
remove_files  D:/work/shangjian/axi/example_shangjian/gen_rtl/jb_mmw_regs.sv
add_files -norecurse {D:/work/shangjian/mmw_regs.sv D:/work/shangjian/mmw_axi_slave.sv D:/work/shangjian/mmw_axi4_lite_if.sv D:/work/shangjian/mmw_ctrl_if.sv}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/work/shangjian/mmw_regs.sv] -no_script -reset -force -quiet
remove_files  D:/work/shangjian/mmw_regs.sv
export_ip_user_files -of_objects  [get_files D:/work/shangjian/mmw_axi_slave.sv] -no_script -reset -force -quiet
remove_files  D:/work/shangjian/mmw_axi_slave.sv
add_files -norecurse {D:/work/shangjian/mmw_regs.sv D:/work/shangjian/mmw_axi_slave.sv D:/work/shangjian/mmw_axi4_lite_if.sv D:/work/shangjian/mmw_ctrl_if.sv}
update_compile_order -fileset sources_1
add_files -norecurse D:/work/shangjian/mmw_axi_regs_if.sv
update_compile_order -fileset sources_1
close_bd_design [get_bd_designs design_0]
export_ip_user_files -of_objects  [get_files D:/work/shangjian/axi/example_shangjian/gen_if/jb_mmw_ctrl_if.sv] -no_script -reset -force -quiet
remove_files  D:/work/shangjian/axi/example_shangjian/gen_if/jb_mmw_ctrl_if.sv
open_bd_design {D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/design_0.bd}
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_intf_nets BRAM_PORTB_0_1] [get_bd_cells blk_mem_gen_0]
delete_bd_objs [get_bd_intf_nets ps8_0_axi_periph_M05_AXI] [get_bd_cells axi_bram_ctrl_0]
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M05_AXI
set_property -dict [list CONFIG.FREQ_HZ [get_property CONFIG.FREQ_HZ [get_bd_intf_pins ps8_0_axi_periph/m05_couplers/auto_ds/M_AXI]] CONFIG.ADDR_WIDTH [get_property CONFIG.ADDR_WIDTH [get_bd_intf_pins ps8_0_axi_periph/m05_couplers/auto_ds/M_AXI]] CONFIG.HAS_REGION [get_property CONFIG.HAS_REGION [get_bd_intf_pins ps8_0_axi_periph/m05_couplers/auto_ds/M_AXI]] CONFIG.NUM_READ_OUTSTANDING [get_property CONFIG.NUM_READ_OUTSTANDING [get_bd_intf_pins ps8_0_axi_periph/m05_couplers/auto_ds/M_AXI]] CONFIG.NUM_WRITE_OUTSTANDING [get_property CONFIG.NUM_WRITE_OUTSTANDING [get_bd_intf_pins ps8_0_axi_periph/m05_couplers/auto_ds/M_AXI]]] [get_bd_intf_ports M05_AXI]
connect_bd_intf_net [get_bd_intf_pins ps8_0_axi_periph/M05_AXI] [get_bd_intf_ports M05_AXI]
endgroup
save_bd_design
generate_target all [get_files  D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/design_0.bd]
catch { config_ip_cache -export [get_ips -all design_0_smartconnect_0_0] }
catch { config_ip_cache -export [get_ips -all design_0_v_demosaic_0_0] }
catch { config_ip_cache -export [get_ips -all design_0_xbar_1] }
catch { config_ip_cache -export [get_ips -all design_0_xbar_2] }
catch { config_ip_cache -export [get_ips -all design_0_auto_us_0] }
catch { config_ip_cache -export [get_ips -all design_0_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all design_0_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_0_auto_ds_1] }
catch { config_ip_cache -export [get_ips -all design_0_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_0_auto_ds_2] }
catch { config_ip_cache -export [get_ips -all design_0_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all design_0_auto_ds_3] }
catch { config_ip_cache -export [get_ips -all design_0_auto_pc_3] }
catch { config_ip_cache -export [get_ips -all design_0_auto_ds_4] }
catch { config_ip_cache -export [get_ips -all design_0_auto_pc_4] }
catch { config_ip_cache -export [get_ips -all design_0_auto_ds_5] }
catch { config_ip_cache -export [get_ips -all design_0_auto_ds_6] }
catch { config_ip_cache -export [get_ips -all design_0_auto_pc_5] }
catch { config_ip_cache -export [get_ips -all design_0_auto_ds_7] }
catch { config_ip_cache -export [get_ips -all design_0_auto_pc_6] }
catch { config_ip_cache -export [get_ips -all design_0_auto_ds_8] }
catch { config_ip_cache -export [get_ips -all design_0_auto_pc_7] }
catch { config_ip_cache -export [get_ips -all design_0_auto_ds_9] }
catch { config_ip_cache -export [get_ips -all design_0_auto_ds_10] }
catch { config_ip_cache -export [get_ips -all design_0_auto_pc_8] }
catch { config_ip_cache -export [get_ips -all design_0_auto_cc_0] }
catch { config_ip_cache -export [get_ips -all design_0_auto_ds_11] }
catch { config_ip_cache -export [get_ips -all design_0_auto_pc_9] }
catch { config_ip_cache -export [get_ips -all design_0_s00_mmu_0] }
export_ip_user_files -of_objects [get_files D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/design_0.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/design_0.bd]
launch_runs design_0_xbar_1_synth_1 design_0_xbar_2_synth_1 design_0_v_demosaic_0_0_synth_1 design_0_s00_mmu_0_synth_1 -jobs 8
wait_on_run design_0_xbar_1_synth_1
wait_on_run design_0_xbar_2_synth_1
wait_on_run design_0_v_demosaic_0_0_synth_1
wait_on_run design_0_s00_mmu_0_synth_1
export_simulation -of_objects [get_files D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/design_0.bd] -directory D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.ip_user_files/sim_scripts -ip_user_files_dir D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.ip_user_files -ipstatic_source_dir D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.cache/compile_simlib/modelsim} {questa=D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.cache/compile_simlib/questa} {riviera=D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.cache/compile_simlib/riviera} {activehdl=D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/design_0.bd]
catch { config_ip_cache -export [get_ips -all design_0_v_demosaic_0_0] }
catch { config_ip_cache -export [get_ips -all design_0_xbar_1] }
catch { config_ip_cache -export [get_ips -all design_0_xbar_2] }
catch { config_ip_cache -export [get_ips -all design_0_s00_mmu_0] }
export_ip_user_files -of_objects [get_files D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/design_0.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/design_0.bd]
launch_runs design_0_xbar_1_synth_1 design_0_xbar_2_synth_1 design_0_v_demosaic_0_0_synth_1 design_0_s00_mmu_0_synth_1 -jobs 16
wait_on_run design_0_xbar_1_synth_1
wait_on_run design_0_xbar_2_synth_1
wait_on_run design_0_v_demosaic_0_0_synth_1
wait_on_run design_0_s00_mmu_0_synth_1
export_simulation -of_objects [get_files D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/design_0.bd] -directory D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.ip_user_files/sim_scripts -ip_user_files_dir D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.ip_user_files -ipstatic_source_dir D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.cache/compile_simlib/modelsim} {questa=D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.cache/compile_simlib/questa} {riviera=D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.cache/compile_simlib/riviera} {activehdl=D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/vivado_prj/rf_datacapture/rf_datacapture.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/design_0.bd] -top
import_files -force -norecurse D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/hdl/design_0_wrapper.v
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/work/shangjian/vivado2021/RCI_Yu_0913_add_inter/design/bd/design_0/design_0.bd] -top
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run design_0_xbar_1_synth_1
launch_runs design_0_xbar_1_synth_1
wait_on_run design_0_xbar_1_synth_1
reset_run design_0_xbar_2_synth_1
launch_runs design_0_xbar_2_synth_1
wait_on_run design_0_xbar_2_synth_1
wait_on_run design_0_v_demosaic_0_0_synth_1
reset_run design_0_xbar_1_synth_1
launch_runs design_0_xbar_1_synth_1
wait_on_run design_0_xbar_1_synth_1
reset_run design_0_xbar_2_synth_1
launch_runs design_0_xbar_2_synth_1
wait_on_run design_0_xbar_2_synth_1
wait_on_run design_0_v_demosaic_0_0_synth_1
reset_run design_0_xbar_1_synth_1
reset_run design_0_xbar_2_synth_1
reset_run design_0_s00_mmu_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run design_0_v_demosaic_0_0_synth_1
