<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/amdgpu</a> - gfx_v9_0.c<span style="font-size: 80%;"> (source / <a href="gfx_v9_0.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">2753</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-12-09 01:23:36</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">161</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2016 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  */</a>
<a name="23"><span class="lineNum">      23 </span>            : </a>
<a name="24"><span class="lineNum">      24 </span>            : #include &lt;linux/delay.h&gt;</a>
<a name="25"><span class="lineNum">      25 </span>            : #include &lt;linux/kernel.h&gt;</a>
<a name="26"><span class="lineNum">      26 </span>            : #include &lt;linux/firmware.h&gt;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &lt;linux/module.h&gt;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &lt;linux/pci.h&gt;</a>
<a name="29"><span class="lineNum">      29 </span>            : </a>
<a name="30"><span class="lineNum">      30 </span>            : #include &quot;amdgpu.h&quot;</a>
<a name="31"><span class="lineNum">      31 </span>            : #include &quot;amdgpu_gfx.h&quot;</a>
<a name="32"><span class="lineNum">      32 </span>            : #include &quot;soc15.h&quot;</a>
<a name="33"><span class="lineNum">      33 </span>            : #include &quot;soc15d.h&quot;</a>
<a name="34"><span class="lineNum">      34 </span>            : #include &quot;amdgpu_atomfirmware.h&quot;</a>
<a name="35"><span class="lineNum">      35 </span>            : #include &quot;amdgpu_pm.h&quot;</a>
<a name="36"><span class="lineNum">      36 </span>            : </a>
<a name="37"><span class="lineNum">      37 </span>            : #include &quot;gc/gc_9_0_offset.h&quot;</a>
<a name="38"><span class="lineNum">      38 </span>            : #include &quot;gc/gc_9_0_sh_mask.h&quot;</a>
<a name="39"><span class="lineNum">      39 </span>            : </a>
<a name="40"><span class="lineNum">      40 </span>            : #include &quot;vega10_enum.h&quot;</a>
<a name="41"><span class="lineNum">      41 </span>            : </a>
<a name="42"><span class="lineNum">      42 </span>            : #include &quot;soc15_common.h&quot;</a>
<a name="43"><span class="lineNum">      43 </span>            : #include &quot;clearstate_gfx9.h&quot;</a>
<a name="44"><span class="lineNum">      44 </span>            : #include &quot;v9_structs.h&quot;</a>
<a name="45"><span class="lineNum">      45 </span>            : </a>
<a name="46"><span class="lineNum">      46 </span>            : #include &quot;ivsrcid/gfx/irqsrcs_gfx_9_0.h&quot;</a>
<a name="47"><span class="lineNum">      47 </span>            : </a>
<a name="48"><span class="lineNum">      48 </span>            : #include &quot;amdgpu_ras.h&quot;</a>
<a name="49"><span class="lineNum">      49 </span>            : </a>
<a name="50"><span class="lineNum">      50 </span>            : #include &quot;gfx_v9_4.h&quot;</a>
<a name="51"><span class="lineNum">      51 </span>            : #include &quot;gfx_v9_0.h&quot;</a>
<a name="52"><span class="lineNum">      52 </span>            : #include &quot;gfx_v9_4_2.h&quot;</a>
<a name="53"><span class="lineNum">      53 </span>            : </a>
<a name="54"><span class="lineNum">      54 </span>            : #include &quot;asic_reg/pwr/pwr_10_0_offset.h&quot;</a>
<a name="55"><span class="lineNum">      55 </span>            : #include &quot;asic_reg/pwr/pwr_10_0_sh_mask.h&quot;</a>
<a name="56"><span class="lineNum">      56 </span>            : #include &quot;asic_reg/gc/gc_9_0_default.h&quot;</a>
<a name="57"><span class="lineNum">      57 </span>            : </a>
<a name="58"><span class="lineNum">      58 </span>            : #define GFX9_NUM_GFX_RINGS     1</a>
<a name="59"><span class="lineNum">      59 </span>            : #define GFX9_MEC_HPD_SIZE 4096</a>
<a name="60"><span class="lineNum">      60 </span>            : #define RLCG_UCODE_LOADING_START_ADDRESS 0x00002000L</a>
<a name="61"><span class="lineNum">      61 </span>            : #define RLC_SAVE_RESTORE_ADDR_STARTING_OFFSET 0x00000000L</a>
<a name="62"><span class="lineNum">      62 </span>            : </a>
<a name="63"><span class="lineNum">      63 </span>            : #define mmGCEA_PROBE_MAP                        0x070c</a>
<a name="64"><span class="lineNum">      64 </span>            : #define mmGCEA_PROBE_MAP_BASE_IDX               0</a>
<a name="65"><span class="lineNum">      65 </span>            : </a>
<a name="66"><span class="lineNum">      66 </span>            : MODULE_FIRMWARE(&quot;amdgpu/vega10_ce.bin&quot;);</a>
<a name="67"><span class="lineNum">      67 </span>            : MODULE_FIRMWARE(&quot;amdgpu/vega10_pfp.bin&quot;);</a>
<a name="68"><span class="lineNum">      68 </span>            : MODULE_FIRMWARE(&quot;amdgpu/vega10_me.bin&quot;);</a>
<a name="69"><span class="lineNum">      69 </span>            : MODULE_FIRMWARE(&quot;amdgpu/vega10_mec.bin&quot;);</a>
<a name="70"><span class="lineNum">      70 </span>            : MODULE_FIRMWARE(&quot;amdgpu/vega10_mec2.bin&quot;);</a>
<a name="71"><span class="lineNum">      71 </span>            : MODULE_FIRMWARE(&quot;amdgpu/vega10_rlc.bin&quot;);</a>
<a name="72"><span class="lineNum">      72 </span>            : </a>
<a name="73"><span class="lineNum">      73 </span>            : MODULE_FIRMWARE(&quot;amdgpu/vega12_ce.bin&quot;);</a>
<a name="74"><span class="lineNum">      74 </span>            : MODULE_FIRMWARE(&quot;amdgpu/vega12_pfp.bin&quot;);</a>
<a name="75"><span class="lineNum">      75 </span>            : MODULE_FIRMWARE(&quot;amdgpu/vega12_me.bin&quot;);</a>
<a name="76"><span class="lineNum">      76 </span>            : MODULE_FIRMWARE(&quot;amdgpu/vega12_mec.bin&quot;);</a>
<a name="77"><span class="lineNum">      77 </span>            : MODULE_FIRMWARE(&quot;amdgpu/vega12_mec2.bin&quot;);</a>
<a name="78"><span class="lineNum">      78 </span>            : MODULE_FIRMWARE(&quot;amdgpu/vega12_rlc.bin&quot;);</a>
<a name="79"><span class="lineNum">      79 </span>            : </a>
<a name="80"><span class="lineNum">      80 </span>            : MODULE_FIRMWARE(&quot;amdgpu/vega20_ce.bin&quot;);</a>
<a name="81"><span class="lineNum">      81 </span>            : MODULE_FIRMWARE(&quot;amdgpu/vega20_pfp.bin&quot;);</a>
<a name="82"><span class="lineNum">      82 </span>            : MODULE_FIRMWARE(&quot;amdgpu/vega20_me.bin&quot;);</a>
<a name="83"><span class="lineNum">      83 </span>            : MODULE_FIRMWARE(&quot;amdgpu/vega20_mec.bin&quot;);</a>
<a name="84"><span class="lineNum">      84 </span>            : MODULE_FIRMWARE(&quot;amdgpu/vega20_mec2.bin&quot;);</a>
<a name="85"><span class="lineNum">      85 </span>            : MODULE_FIRMWARE(&quot;amdgpu/vega20_rlc.bin&quot;);</a>
<a name="86"><span class="lineNum">      86 </span>            : </a>
<a name="87"><span class="lineNum">      87 </span>            : MODULE_FIRMWARE(&quot;amdgpu/raven_ce.bin&quot;);</a>
<a name="88"><span class="lineNum">      88 </span>            : MODULE_FIRMWARE(&quot;amdgpu/raven_pfp.bin&quot;);</a>
<a name="89"><span class="lineNum">      89 </span>            : MODULE_FIRMWARE(&quot;amdgpu/raven_me.bin&quot;);</a>
<a name="90"><span class="lineNum">      90 </span>            : MODULE_FIRMWARE(&quot;amdgpu/raven_mec.bin&quot;);</a>
<a name="91"><span class="lineNum">      91 </span>            : MODULE_FIRMWARE(&quot;amdgpu/raven_mec2.bin&quot;);</a>
<a name="92"><span class="lineNum">      92 </span>            : MODULE_FIRMWARE(&quot;amdgpu/raven_rlc.bin&quot;);</a>
<a name="93"><span class="lineNum">      93 </span>            : </a>
<a name="94"><span class="lineNum">      94 </span>            : MODULE_FIRMWARE(&quot;amdgpu/picasso_ce.bin&quot;);</a>
<a name="95"><span class="lineNum">      95 </span>            : MODULE_FIRMWARE(&quot;amdgpu/picasso_pfp.bin&quot;);</a>
<a name="96"><span class="lineNum">      96 </span>            : MODULE_FIRMWARE(&quot;amdgpu/picasso_me.bin&quot;);</a>
<a name="97"><span class="lineNum">      97 </span>            : MODULE_FIRMWARE(&quot;amdgpu/picasso_mec.bin&quot;);</a>
<a name="98"><span class="lineNum">      98 </span>            : MODULE_FIRMWARE(&quot;amdgpu/picasso_mec2.bin&quot;);</a>
<a name="99"><span class="lineNum">      99 </span>            : MODULE_FIRMWARE(&quot;amdgpu/picasso_rlc.bin&quot;);</a>
<a name="100"><span class="lineNum">     100 </span>            : MODULE_FIRMWARE(&quot;amdgpu/picasso_rlc_am4.bin&quot;);</a>
<a name="101"><span class="lineNum">     101 </span>            : </a>
<a name="102"><span class="lineNum">     102 </span>            : MODULE_FIRMWARE(&quot;amdgpu/raven2_ce.bin&quot;);</a>
<a name="103"><span class="lineNum">     103 </span>            : MODULE_FIRMWARE(&quot;amdgpu/raven2_pfp.bin&quot;);</a>
<a name="104"><span class="lineNum">     104 </span>            : MODULE_FIRMWARE(&quot;amdgpu/raven2_me.bin&quot;);</a>
<a name="105"><span class="lineNum">     105 </span>            : MODULE_FIRMWARE(&quot;amdgpu/raven2_mec.bin&quot;);</a>
<a name="106"><span class="lineNum">     106 </span>            : MODULE_FIRMWARE(&quot;amdgpu/raven2_mec2.bin&quot;);</a>
<a name="107"><span class="lineNum">     107 </span>            : MODULE_FIRMWARE(&quot;amdgpu/raven2_rlc.bin&quot;);</a>
<a name="108"><span class="lineNum">     108 </span>            : MODULE_FIRMWARE(&quot;amdgpu/raven_kicker_rlc.bin&quot;);</a>
<a name="109"><span class="lineNum">     109 </span>            : </a>
<a name="110"><span class="lineNum">     110 </span>            : MODULE_FIRMWARE(&quot;amdgpu/arcturus_mec.bin&quot;);</a>
<a name="111"><span class="lineNum">     111 </span>            : MODULE_FIRMWARE(&quot;amdgpu/arcturus_rlc.bin&quot;);</a>
<a name="112"><span class="lineNum">     112 </span>            : </a>
<a name="113"><span class="lineNum">     113 </span>            : MODULE_FIRMWARE(&quot;amdgpu/renoir_ce.bin&quot;);</a>
<a name="114"><span class="lineNum">     114 </span>            : MODULE_FIRMWARE(&quot;amdgpu/renoir_pfp.bin&quot;);</a>
<a name="115"><span class="lineNum">     115 </span>            : MODULE_FIRMWARE(&quot;amdgpu/renoir_me.bin&quot;);</a>
<a name="116"><span class="lineNum">     116 </span>            : MODULE_FIRMWARE(&quot;amdgpu/renoir_mec.bin&quot;);</a>
<a name="117"><span class="lineNum">     117 </span>            : MODULE_FIRMWARE(&quot;amdgpu/renoir_rlc.bin&quot;);</a>
<a name="118"><span class="lineNum">     118 </span>            : </a>
<a name="119"><span class="lineNum">     119 </span>            : MODULE_FIRMWARE(&quot;amdgpu/green_sardine_ce.bin&quot;);</a>
<a name="120"><span class="lineNum">     120 </span>            : MODULE_FIRMWARE(&quot;amdgpu/green_sardine_pfp.bin&quot;);</a>
<a name="121"><span class="lineNum">     121 </span>            : MODULE_FIRMWARE(&quot;amdgpu/green_sardine_me.bin&quot;);</a>
<a name="122"><span class="lineNum">     122 </span>            : MODULE_FIRMWARE(&quot;amdgpu/green_sardine_mec.bin&quot;);</a>
<a name="123"><span class="lineNum">     123 </span>            : MODULE_FIRMWARE(&quot;amdgpu/green_sardine_mec2.bin&quot;);</a>
<a name="124"><span class="lineNum">     124 </span>            : MODULE_FIRMWARE(&quot;amdgpu/green_sardine_rlc.bin&quot;);</a>
<a name="125"><span class="lineNum">     125 </span>            : </a>
<a name="126"><span class="lineNum">     126 </span>            : MODULE_FIRMWARE(&quot;amdgpu/aldebaran_mec.bin&quot;);</a>
<a name="127"><span class="lineNum">     127 </span>            : MODULE_FIRMWARE(&quot;amdgpu/aldebaran_mec2.bin&quot;);</a>
<a name="128"><span class="lineNum">     128 </span>            : MODULE_FIRMWARE(&quot;amdgpu/aldebaran_rlc.bin&quot;);</a>
<a name="129"><span class="lineNum">     129 </span>            : MODULE_FIRMWARE(&quot;amdgpu/aldebaran_sjt_mec.bin&quot;);</a>
<a name="130"><span class="lineNum">     130 </span>            : MODULE_FIRMWARE(&quot;amdgpu/aldebaran_sjt_mec2.bin&quot;);</a>
<a name="131"><span class="lineNum">     131 </span>            : </a>
<a name="132"><span class="lineNum">     132 </span>            : #define mmTCP_CHAN_STEER_0_ARCT                                                         0x0b03</a>
<a name="133"><span class="lineNum">     133 </span>            : #define mmTCP_CHAN_STEER_0_ARCT_BASE_IDX                                                        0</a>
<a name="134"><span class="lineNum">     134 </span>            : #define mmTCP_CHAN_STEER_1_ARCT                                                         0x0b04</a>
<a name="135"><span class="lineNum">     135 </span>            : #define mmTCP_CHAN_STEER_1_ARCT_BASE_IDX                                                        0</a>
<a name="136"><span class="lineNum">     136 </span>            : #define mmTCP_CHAN_STEER_2_ARCT                                                         0x0b09</a>
<a name="137"><span class="lineNum">     137 </span>            : #define mmTCP_CHAN_STEER_2_ARCT_BASE_IDX                                                        0</a>
<a name="138"><span class="lineNum">     138 </span>            : #define mmTCP_CHAN_STEER_3_ARCT                                                         0x0b0a</a>
<a name="139"><span class="lineNum">     139 </span>            : #define mmTCP_CHAN_STEER_3_ARCT_BASE_IDX                                                        0</a>
<a name="140"><span class="lineNum">     140 </span>            : #define mmTCP_CHAN_STEER_4_ARCT                                                         0x0b0b</a>
<a name="141"><span class="lineNum">     141 </span>            : #define mmTCP_CHAN_STEER_4_ARCT_BASE_IDX                                                        0</a>
<a name="142"><span class="lineNum">     142 </span>            : #define mmTCP_CHAN_STEER_5_ARCT                                                         0x0b0c</a>
<a name="143"><span class="lineNum">     143 </span>            : #define mmTCP_CHAN_STEER_5_ARCT_BASE_IDX                                                        0</a>
<a name="144"><span class="lineNum">     144 </span>            : </a>
<a name="145"><span class="lineNum">     145 </span>            : #define mmGOLDEN_TSC_COUNT_UPPER_Renoir                0x0025</a>
<a name="146"><span class="lineNum">     146 </span>            : #define mmGOLDEN_TSC_COUNT_UPPER_Renoir_BASE_IDX       1</a>
<a name="147"><span class="lineNum">     147 </span>            : #define mmGOLDEN_TSC_COUNT_LOWER_Renoir                0x0026</a>
<a name="148"><span class="lineNum">     148 </span>            : #define mmGOLDEN_TSC_COUNT_LOWER_Renoir_BASE_IDX       1</a>
<a name="149"><span class="lineNum">     149 </span>            : </a>
<a name="150"><span class="lineNum">     150 </span>            : enum ta_ras_gfx_subblock {</a>
<a name="151"><span class="lineNum">     151 </span>            :         /*CPC*/</a>
<a name="152"><span class="lineNum">     152 </span>            :         TA_RAS_BLOCK__GFX_CPC_INDEX_START = 0,</a>
<a name="153"><span class="lineNum">     153 </span>            :         TA_RAS_BLOCK__GFX_CPC_SCRATCH = TA_RAS_BLOCK__GFX_CPC_INDEX_START,</a>
<a name="154"><span class="lineNum">     154 </span>            :         TA_RAS_BLOCK__GFX_CPC_UCODE,</a>
<a name="155"><span class="lineNum">     155 </span>            :         TA_RAS_BLOCK__GFX_DC_STATE_ME1,</a>
<a name="156"><span class="lineNum">     156 </span>            :         TA_RAS_BLOCK__GFX_DC_CSINVOC_ME1,</a>
<a name="157"><span class="lineNum">     157 </span>            :         TA_RAS_BLOCK__GFX_DC_RESTORE_ME1,</a>
<a name="158"><span class="lineNum">     158 </span>            :         TA_RAS_BLOCK__GFX_DC_STATE_ME2,</a>
<a name="159"><span class="lineNum">     159 </span>            :         TA_RAS_BLOCK__GFX_DC_CSINVOC_ME2,</a>
<a name="160"><span class="lineNum">     160 </span>            :         TA_RAS_BLOCK__GFX_DC_RESTORE_ME2,</a>
<a name="161"><span class="lineNum">     161 </span>            :         TA_RAS_BLOCK__GFX_CPC_INDEX_END = TA_RAS_BLOCK__GFX_DC_RESTORE_ME2,</a>
<a name="162"><span class="lineNum">     162 </span>            :         /* CPF*/</a>
<a name="163"><span class="lineNum">     163 </span>            :         TA_RAS_BLOCK__GFX_CPF_INDEX_START,</a>
<a name="164"><span class="lineNum">     164 </span>            :         TA_RAS_BLOCK__GFX_CPF_ROQ_ME2 = TA_RAS_BLOCK__GFX_CPF_INDEX_START,</a>
<a name="165"><span class="lineNum">     165 </span>            :         TA_RAS_BLOCK__GFX_CPF_ROQ_ME1,</a>
<a name="166"><span class="lineNum">     166 </span>            :         TA_RAS_BLOCK__GFX_CPF_TAG,</a>
<a name="167"><span class="lineNum">     167 </span>            :         TA_RAS_BLOCK__GFX_CPF_INDEX_END = TA_RAS_BLOCK__GFX_CPF_TAG,</a>
<a name="168"><span class="lineNum">     168 </span>            :         /* CPG*/</a>
<a name="169"><span class="lineNum">     169 </span>            :         TA_RAS_BLOCK__GFX_CPG_INDEX_START,</a>
<a name="170"><span class="lineNum">     170 </span>            :         TA_RAS_BLOCK__GFX_CPG_DMA_ROQ = TA_RAS_BLOCK__GFX_CPG_INDEX_START,</a>
<a name="171"><span class="lineNum">     171 </span>            :         TA_RAS_BLOCK__GFX_CPG_DMA_TAG,</a>
<a name="172"><span class="lineNum">     172 </span>            :         TA_RAS_BLOCK__GFX_CPG_TAG,</a>
<a name="173"><span class="lineNum">     173 </span>            :         TA_RAS_BLOCK__GFX_CPG_INDEX_END = TA_RAS_BLOCK__GFX_CPG_TAG,</a>
<a name="174"><span class="lineNum">     174 </span>            :         /* GDS*/</a>
<a name="175"><span class="lineNum">     175 </span>            :         TA_RAS_BLOCK__GFX_GDS_INDEX_START,</a>
<a name="176"><span class="lineNum">     176 </span>            :         TA_RAS_BLOCK__GFX_GDS_MEM = TA_RAS_BLOCK__GFX_GDS_INDEX_START,</a>
<a name="177"><span class="lineNum">     177 </span>            :         TA_RAS_BLOCK__GFX_GDS_INPUT_QUEUE,</a>
<a name="178"><span class="lineNum">     178 </span>            :         TA_RAS_BLOCK__GFX_GDS_OA_PHY_CMD_RAM_MEM,</a>
<a name="179"><span class="lineNum">     179 </span>            :         TA_RAS_BLOCK__GFX_GDS_OA_PHY_DATA_RAM_MEM,</a>
<a name="180"><span class="lineNum">     180 </span>            :         TA_RAS_BLOCK__GFX_GDS_OA_PIPE_MEM,</a>
<a name="181"><span class="lineNum">     181 </span>            :         TA_RAS_BLOCK__GFX_GDS_INDEX_END = TA_RAS_BLOCK__GFX_GDS_OA_PIPE_MEM,</a>
<a name="182"><span class="lineNum">     182 </span>            :         /* SPI*/</a>
<a name="183"><span class="lineNum">     183 </span>            :         TA_RAS_BLOCK__GFX_SPI_SR_MEM,</a>
<a name="184"><span class="lineNum">     184 </span>            :         /* SQ*/</a>
<a name="185"><span class="lineNum">     185 </span>            :         TA_RAS_BLOCK__GFX_SQ_INDEX_START,</a>
<a name="186"><span class="lineNum">     186 </span>            :         TA_RAS_BLOCK__GFX_SQ_SGPR = TA_RAS_BLOCK__GFX_SQ_INDEX_START,</a>
<a name="187"><span class="lineNum">     187 </span>            :         TA_RAS_BLOCK__GFX_SQ_LDS_D,</a>
<a name="188"><span class="lineNum">     188 </span>            :         TA_RAS_BLOCK__GFX_SQ_LDS_I,</a>
<a name="189"><span class="lineNum">     189 </span>            :         TA_RAS_BLOCK__GFX_SQ_VGPR, /* VGPR = SP*/</a>
<a name="190"><span class="lineNum">     190 </span>            :         TA_RAS_BLOCK__GFX_SQ_INDEX_END = TA_RAS_BLOCK__GFX_SQ_VGPR,</a>
<a name="191"><span class="lineNum">     191 </span>            :         /* SQC (3 ranges)*/</a>
<a name="192"><span class="lineNum">     192 </span>            :         TA_RAS_BLOCK__GFX_SQC_INDEX_START,</a>
<a name="193"><span class="lineNum">     193 </span>            :         /* SQC range 0*/</a>
<a name="194"><span class="lineNum">     194 </span>            :         TA_RAS_BLOCK__GFX_SQC_INDEX0_START = TA_RAS_BLOCK__GFX_SQC_INDEX_START,</a>
<a name="195"><span class="lineNum">     195 </span>            :         TA_RAS_BLOCK__GFX_SQC_INST_UTCL1_LFIFO =</a>
<a name="196"><span class="lineNum">     196 </span>            :                 TA_RAS_BLOCK__GFX_SQC_INDEX0_START,</a>
<a name="197"><span class="lineNum">     197 </span>            :         TA_RAS_BLOCK__GFX_SQC_DATA_CU0_WRITE_DATA_BUF,</a>
<a name="198"><span class="lineNum">     198 </span>            :         TA_RAS_BLOCK__GFX_SQC_DATA_CU0_UTCL1_LFIFO,</a>
<a name="199"><span class="lineNum">     199 </span>            :         TA_RAS_BLOCK__GFX_SQC_DATA_CU1_WRITE_DATA_BUF,</a>
<a name="200"><span class="lineNum">     200 </span>            :         TA_RAS_BLOCK__GFX_SQC_DATA_CU1_UTCL1_LFIFO,</a>
<a name="201"><span class="lineNum">     201 </span>            :         TA_RAS_BLOCK__GFX_SQC_DATA_CU2_WRITE_DATA_BUF,</a>
<a name="202"><span class="lineNum">     202 </span>            :         TA_RAS_BLOCK__GFX_SQC_DATA_CU2_UTCL1_LFIFO,</a>
<a name="203"><span class="lineNum">     203 </span>            :         TA_RAS_BLOCK__GFX_SQC_INDEX0_END =</a>
<a name="204"><span class="lineNum">     204 </span>            :                 TA_RAS_BLOCK__GFX_SQC_DATA_CU2_UTCL1_LFIFO,</a>
<a name="205"><span class="lineNum">     205 </span>            :         /* SQC range 1*/</a>
<a name="206"><span class="lineNum">     206 </span>            :         TA_RAS_BLOCK__GFX_SQC_INDEX1_START,</a>
<a name="207"><span class="lineNum">     207 </span>            :         TA_RAS_BLOCK__GFX_SQC_INST_BANKA_TAG_RAM =</a>
<a name="208"><span class="lineNum">     208 </span>            :                 TA_RAS_BLOCK__GFX_SQC_INDEX1_START,</a>
<a name="209"><span class="lineNum">     209 </span>            :         TA_RAS_BLOCK__GFX_SQC_INST_BANKA_UTCL1_MISS_FIFO,</a>
<a name="210"><span class="lineNum">     210 </span>            :         TA_RAS_BLOCK__GFX_SQC_INST_BANKA_MISS_FIFO,</a>
<a name="211"><span class="lineNum">     211 </span>            :         TA_RAS_BLOCK__GFX_SQC_INST_BANKA_BANK_RAM,</a>
<a name="212"><span class="lineNum">     212 </span>            :         TA_RAS_BLOCK__GFX_SQC_DATA_BANKA_TAG_RAM,</a>
<a name="213"><span class="lineNum">     213 </span>            :         TA_RAS_BLOCK__GFX_SQC_DATA_BANKA_HIT_FIFO,</a>
<a name="214"><span class="lineNum">     214 </span>            :         TA_RAS_BLOCK__GFX_SQC_DATA_BANKA_MISS_FIFO,</a>
<a name="215"><span class="lineNum">     215 </span>            :         TA_RAS_BLOCK__GFX_SQC_DATA_BANKA_DIRTY_BIT_RAM,</a>
<a name="216"><span class="lineNum">     216 </span>            :         TA_RAS_BLOCK__GFX_SQC_DATA_BANKA_BANK_RAM,</a>
<a name="217"><span class="lineNum">     217 </span>            :         TA_RAS_BLOCK__GFX_SQC_INDEX1_END =</a>
<a name="218"><span class="lineNum">     218 </span>            :                 TA_RAS_BLOCK__GFX_SQC_DATA_BANKA_BANK_RAM,</a>
<a name="219"><span class="lineNum">     219 </span>            :         /* SQC range 2*/</a>
<a name="220"><span class="lineNum">     220 </span>            :         TA_RAS_BLOCK__GFX_SQC_INDEX2_START,</a>
<a name="221"><span class="lineNum">     221 </span>            :         TA_RAS_BLOCK__GFX_SQC_INST_BANKB_TAG_RAM =</a>
<a name="222"><span class="lineNum">     222 </span>            :                 TA_RAS_BLOCK__GFX_SQC_INDEX2_START,</a>
<a name="223"><span class="lineNum">     223 </span>            :         TA_RAS_BLOCK__GFX_SQC_INST_BANKB_UTCL1_MISS_FIFO,</a>
<a name="224"><span class="lineNum">     224 </span>            :         TA_RAS_BLOCK__GFX_SQC_INST_BANKB_MISS_FIFO,</a>
<a name="225"><span class="lineNum">     225 </span>            :         TA_RAS_BLOCK__GFX_SQC_INST_BANKB_BANK_RAM,</a>
<a name="226"><span class="lineNum">     226 </span>            :         TA_RAS_BLOCK__GFX_SQC_DATA_BANKB_TAG_RAM,</a>
<a name="227"><span class="lineNum">     227 </span>            :         TA_RAS_BLOCK__GFX_SQC_DATA_BANKB_HIT_FIFO,</a>
<a name="228"><span class="lineNum">     228 </span>            :         TA_RAS_BLOCK__GFX_SQC_DATA_BANKB_MISS_FIFO,</a>
<a name="229"><span class="lineNum">     229 </span>            :         TA_RAS_BLOCK__GFX_SQC_DATA_BANKB_DIRTY_BIT_RAM,</a>
<a name="230"><span class="lineNum">     230 </span>            :         TA_RAS_BLOCK__GFX_SQC_DATA_BANKB_BANK_RAM,</a>
<a name="231"><span class="lineNum">     231 </span>            :         TA_RAS_BLOCK__GFX_SQC_INDEX2_END =</a>
<a name="232"><span class="lineNum">     232 </span>            :                 TA_RAS_BLOCK__GFX_SQC_DATA_BANKB_BANK_RAM,</a>
<a name="233"><span class="lineNum">     233 </span>            :         TA_RAS_BLOCK__GFX_SQC_INDEX_END = TA_RAS_BLOCK__GFX_SQC_INDEX2_END,</a>
<a name="234"><span class="lineNum">     234 </span>            :         /* TA*/</a>
<a name="235"><span class="lineNum">     235 </span>            :         TA_RAS_BLOCK__GFX_TA_INDEX_START,</a>
<a name="236"><span class="lineNum">     236 </span>            :         TA_RAS_BLOCK__GFX_TA_FS_DFIFO = TA_RAS_BLOCK__GFX_TA_INDEX_START,</a>
<a name="237"><span class="lineNum">     237 </span>            :         TA_RAS_BLOCK__GFX_TA_FS_AFIFO,</a>
<a name="238"><span class="lineNum">     238 </span>            :         TA_RAS_BLOCK__GFX_TA_FL_LFIFO,</a>
<a name="239"><span class="lineNum">     239 </span>            :         TA_RAS_BLOCK__GFX_TA_FX_LFIFO,</a>
<a name="240"><span class="lineNum">     240 </span>            :         TA_RAS_BLOCK__GFX_TA_FS_CFIFO,</a>
<a name="241"><span class="lineNum">     241 </span>            :         TA_RAS_BLOCK__GFX_TA_INDEX_END = TA_RAS_BLOCK__GFX_TA_FS_CFIFO,</a>
<a name="242"><span class="lineNum">     242 </span>            :         /* TCA*/</a>
<a name="243"><span class="lineNum">     243 </span>            :         TA_RAS_BLOCK__GFX_TCA_INDEX_START,</a>
<a name="244"><span class="lineNum">     244 </span>            :         TA_RAS_BLOCK__GFX_TCA_HOLE_FIFO = TA_RAS_BLOCK__GFX_TCA_INDEX_START,</a>
<a name="245"><span class="lineNum">     245 </span>            :         TA_RAS_BLOCK__GFX_TCA_REQ_FIFO,</a>
<a name="246"><span class="lineNum">     246 </span>            :         TA_RAS_BLOCK__GFX_TCA_INDEX_END = TA_RAS_BLOCK__GFX_TCA_REQ_FIFO,</a>
<a name="247"><span class="lineNum">     247 </span>            :         /* TCC (5 sub-ranges)*/</a>
<a name="248"><span class="lineNum">     248 </span>            :         TA_RAS_BLOCK__GFX_TCC_INDEX_START,</a>
<a name="249"><span class="lineNum">     249 </span>            :         /* TCC range 0*/</a>
<a name="250"><span class="lineNum">     250 </span>            :         TA_RAS_BLOCK__GFX_TCC_INDEX0_START = TA_RAS_BLOCK__GFX_TCC_INDEX_START,</a>
<a name="251"><span class="lineNum">     251 </span>            :         TA_RAS_BLOCK__GFX_TCC_CACHE_DATA = TA_RAS_BLOCK__GFX_TCC_INDEX0_START,</a>
<a name="252"><span class="lineNum">     252 </span>            :         TA_RAS_BLOCK__GFX_TCC_CACHE_DATA_BANK_0_1,</a>
<a name="253"><span class="lineNum">     253 </span>            :         TA_RAS_BLOCK__GFX_TCC_CACHE_DATA_BANK_1_0,</a>
<a name="254"><span class="lineNum">     254 </span>            :         TA_RAS_BLOCK__GFX_TCC_CACHE_DATA_BANK_1_1,</a>
<a name="255"><span class="lineNum">     255 </span>            :         TA_RAS_BLOCK__GFX_TCC_CACHE_DIRTY_BANK_0,</a>
<a name="256"><span class="lineNum">     256 </span>            :         TA_RAS_BLOCK__GFX_TCC_CACHE_DIRTY_BANK_1,</a>
<a name="257"><span class="lineNum">     257 </span>            :         TA_RAS_BLOCK__GFX_TCC_HIGH_RATE_TAG,</a>
<a name="258"><span class="lineNum">     258 </span>            :         TA_RAS_BLOCK__GFX_TCC_LOW_RATE_TAG,</a>
<a name="259"><span class="lineNum">     259 </span>            :         TA_RAS_BLOCK__GFX_TCC_INDEX0_END = TA_RAS_BLOCK__GFX_TCC_LOW_RATE_TAG,</a>
<a name="260"><span class="lineNum">     260 </span>            :         /* TCC range 1*/</a>
<a name="261"><span class="lineNum">     261 </span>            :         TA_RAS_BLOCK__GFX_TCC_INDEX1_START,</a>
<a name="262"><span class="lineNum">     262 </span>            :         TA_RAS_BLOCK__GFX_TCC_IN_USE_DEC = TA_RAS_BLOCK__GFX_TCC_INDEX1_START,</a>
<a name="263"><span class="lineNum">     263 </span>            :         TA_RAS_BLOCK__GFX_TCC_IN_USE_TRANSFER,</a>
<a name="264"><span class="lineNum">     264 </span>            :         TA_RAS_BLOCK__GFX_TCC_INDEX1_END =</a>
<a name="265"><span class="lineNum">     265 </span>            :                 TA_RAS_BLOCK__GFX_TCC_IN_USE_TRANSFER,</a>
<a name="266"><span class="lineNum">     266 </span>            :         /* TCC range 2*/</a>
<a name="267"><span class="lineNum">     267 </span>            :         TA_RAS_BLOCK__GFX_TCC_INDEX2_START,</a>
<a name="268"><span class="lineNum">     268 </span>            :         TA_RAS_BLOCK__GFX_TCC_RETURN_DATA = TA_RAS_BLOCK__GFX_TCC_INDEX2_START,</a>
<a name="269"><span class="lineNum">     269 </span>            :         TA_RAS_BLOCK__GFX_TCC_RETURN_CONTROL,</a>
<a name="270"><span class="lineNum">     270 </span>            :         TA_RAS_BLOCK__GFX_TCC_UC_ATOMIC_FIFO,</a>
<a name="271"><span class="lineNum">     271 </span>            :         TA_RAS_BLOCK__GFX_TCC_WRITE_RETURN,</a>
<a name="272"><span class="lineNum">     272 </span>            :         TA_RAS_BLOCK__GFX_TCC_WRITE_CACHE_READ,</a>
<a name="273"><span class="lineNum">     273 </span>            :         TA_RAS_BLOCK__GFX_TCC_SRC_FIFO,</a>
<a name="274"><span class="lineNum">     274 </span>            :         TA_RAS_BLOCK__GFX_TCC_SRC_FIFO_NEXT_RAM,</a>
<a name="275"><span class="lineNum">     275 </span>            :         TA_RAS_BLOCK__GFX_TCC_CACHE_TAG_PROBE_FIFO,</a>
<a name="276"><span class="lineNum">     276 </span>            :         TA_RAS_BLOCK__GFX_TCC_INDEX2_END =</a>
<a name="277"><span class="lineNum">     277 </span>            :                 TA_RAS_BLOCK__GFX_TCC_CACHE_TAG_PROBE_FIFO,</a>
<a name="278"><span class="lineNum">     278 </span>            :         /* TCC range 3*/</a>
<a name="279"><span class="lineNum">     279 </span>            :         TA_RAS_BLOCK__GFX_TCC_INDEX3_START,</a>
<a name="280"><span class="lineNum">     280 </span>            :         TA_RAS_BLOCK__GFX_TCC_LATENCY_FIFO = TA_RAS_BLOCK__GFX_TCC_INDEX3_START,</a>
<a name="281"><span class="lineNum">     281 </span>            :         TA_RAS_BLOCK__GFX_TCC_LATENCY_FIFO_NEXT_RAM,</a>
<a name="282"><span class="lineNum">     282 </span>            :         TA_RAS_BLOCK__GFX_TCC_INDEX3_END =</a>
<a name="283"><span class="lineNum">     283 </span>            :                 TA_RAS_BLOCK__GFX_TCC_LATENCY_FIFO_NEXT_RAM,</a>
<a name="284"><span class="lineNum">     284 </span>            :         /* TCC range 4*/</a>
<a name="285"><span class="lineNum">     285 </span>            :         TA_RAS_BLOCK__GFX_TCC_INDEX4_START,</a>
<a name="286"><span class="lineNum">     286 </span>            :         TA_RAS_BLOCK__GFX_TCC_WRRET_TAG_WRITE_RETURN =</a>
<a name="287"><span class="lineNum">     287 </span>            :                 TA_RAS_BLOCK__GFX_TCC_INDEX4_START,</a>
<a name="288"><span class="lineNum">     288 </span>            :         TA_RAS_BLOCK__GFX_TCC_ATOMIC_RETURN_BUFFER,</a>
<a name="289"><span class="lineNum">     289 </span>            :         TA_RAS_BLOCK__GFX_TCC_INDEX4_END =</a>
<a name="290"><span class="lineNum">     290 </span>            :                 TA_RAS_BLOCK__GFX_TCC_ATOMIC_RETURN_BUFFER,</a>
<a name="291"><span class="lineNum">     291 </span>            :         TA_RAS_BLOCK__GFX_TCC_INDEX_END = TA_RAS_BLOCK__GFX_TCC_INDEX4_END,</a>
<a name="292"><span class="lineNum">     292 </span>            :         /* TCI*/</a>
<a name="293"><span class="lineNum">     293 </span>            :         TA_RAS_BLOCK__GFX_TCI_WRITE_RAM,</a>
<a name="294"><span class="lineNum">     294 </span>            :         /* TCP*/</a>
<a name="295"><span class="lineNum">     295 </span>            :         TA_RAS_BLOCK__GFX_TCP_INDEX_START,</a>
<a name="296"><span class="lineNum">     296 </span>            :         TA_RAS_BLOCK__GFX_TCP_CACHE_RAM = TA_RAS_BLOCK__GFX_TCP_INDEX_START,</a>
<a name="297"><span class="lineNum">     297 </span>            :         TA_RAS_BLOCK__GFX_TCP_LFIFO_RAM,</a>
<a name="298"><span class="lineNum">     298 </span>            :         TA_RAS_BLOCK__GFX_TCP_CMD_FIFO,</a>
<a name="299"><span class="lineNum">     299 </span>            :         TA_RAS_BLOCK__GFX_TCP_VM_FIFO,</a>
<a name="300"><span class="lineNum">     300 </span>            :         TA_RAS_BLOCK__GFX_TCP_DB_RAM,</a>
<a name="301"><span class="lineNum">     301 </span>            :         TA_RAS_BLOCK__GFX_TCP_UTCL1_LFIFO0,</a>
<a name="302"><span class="lineNum">     302 </span>            :         TA_RAS_BLOCK__GFX_TCP_UTCL1_LFIFO1,</a>
<a name="303"><span class="lineNum">     303 </span>            :         TA_RAS_BLOCK__GFX_TCP_INDEX_END = TA_RAS_BLOCK__GFX_TCP_UTCL1_LFIFO1,</a>
<a name="304"><span class="lineNum">     304 </span>            :         /* TD*/</a>
<a name="305"><span class="lineNum">     305 </span>            :         TA_RAS_BLOCK__GFX_TD_INDEX_START,</a>
<a name="306"><span class="lineNum">     306 </span>            :         TA_RAS_BLOCK__GFX_TD_SS_FIFO_LO = TA_RAS_BLOCK__GFX_TD_INDEX_START,</a>
<a name="307"><span class="lineNum">     307 </span>            :         TA_RAS_BLOCK__GFX_TD_SS_FIFO_HI,</a>
<a name="308"><span class="lineNum">     308 </span>            :         TA_RAS_BLOCK__GFX_TD_CS_FIFO,</a>
<a name="309"><span class="lineNum">     309 </span>            :         TA_RAS_BLOCK__GFX_TD_INDEX_END = TA_RAS_BLOCK__GFX_TD_CS_FIFO,</a>
<a name="310"><span class="lineNum">     310 </span>            :         /* EA (3 sub-ranges)*/</a>
<a name="311"><span class="lineNum">     311 </span>            :         TA_RAS_BLOCK__GFX_EA_INDEX_START,</a>
<a name="312"><span class="lineNum">     312 </span>            :         /* EA range 0*/</a>
<a name="313"><span class="lineNum">     313 </span>            :         TA_RAS_BLOCK__GFX_EA_INDEX0_START = TA_RAS_BLOCK__GFX_EA_INDEX_START,</a>
<a name="314"><span class="lineNum">     314 </span>            :         TA_RAS_BLOCK__GFX_EA_DRAMRD_CMDMEM = TA_RAS_BLOCK__GFX_EA_INDEX0_START,</a>
<a name="315"><span class="lineNum">     315 </span>            :         TA_RAS_BLOCK__GFX_EA_DRAMWR_CMDMEM,</a>
<a name="316"><span class="lineNum">     316 </span>            :         TA_RAS_BLOCK__GFX_EA_DRAMWR_DATAMEM,</a>
<a name="317"><span class="lineNum">     317 </span>            :         TA_RAS_BLOCK__GFX_EA_RRET_TAGMEM,</a>
<a name="318"><span class="lineNum">     318 </span>            :         TA_RAS_BLOCK__GFX_EA_WRET_TAGMEM,</a>
<a name="319"><span class="lineNum">     319 </span>            :         TA_RAS_BLOCK__GFX_EA_GMIRD_CMDMEM,</a>
<a name="320"><span class="lineNum">     320 </span>            :         TA_RAS_BLOCK__GFX_EA_GMIWR_CMDMEM,</a>
<a name="321"><span class="lineNum">     321 </span>            :         TA_RAS_BLOCK__GFX_EA_GMIWR_DATAMEM,</a>
<a name="322"><span class="lineNum">     322 </span>            :         TA_RAS_BLOCK__GFX_EA_INDEX0_END = TA_RAS_BLOCK__GFX_EA_GMIWR_DATAMEM,</a>
<a name="323"><span class="lineNum">     323 </span>            :         /* EA range 1*/</a>
<a name="324"><span class="lineNum">     324 </span>            :         TA_RAS_BLOCK__GFX_EA_INDEX1_START,</a>
<a name="325"><span class="lineNum">     325 </span>            :         TA_RAS_BLOCK__GFX_EA_DRAMRD_PAGEMEM = TA_RAS_BLOCK__GFX_EA_INDEX1_START,</a>
<a name="326"><span class="lineNum">     326 </span>            :         TA_RAS_BLOCK__GFX_EA_DRAMWR_PAGEMEM,</a>
<a name="327"><span class="lineNum">     327 </span>            :         TA_RAS_BLOCK__GFX_EA_IORD_CMDMEM,</a>
<a name="328"><span class="lineNum">     328 </span>            :         TA_RAS_BLOCK__GFX_EA_IOWR_CMDMEM,</a>
<a name="329"><span class="lineNum">     329 </span>            :         TA_RAS_BLOCK__GFX_EA_IOWR_DATAMEM,</a>
<a name="330"><span class="lineNum">     330 </span>            :         TA_RAS_BLOCK__GFX_EA_GMIRD_PAGEMEM,</a>
<a name="331"><span class="lineNum">     331 </span>            :         TA_RAS_BLOCK__GFX_EA_GMIWR_PAGEMEM,</a>
<a name="332"><span class="lineNum">     332 </span>            :         TA_RAS_BLOCK__GFX_EA_INDEX1_END = TA_RAS_BLOCK__GFX_EA_GMIWR_PAGEMEM,</a>
<a name="333"><span class="lineNum">     333 </span>            :         /* EA range 2*/</a>
<a name="334"><span class="lineNum">     334 </span>            :         TA_RAS_BLOCK__GFX_EA_INDEX2_START,</a>
<a name="335"><span class="lineNum">     335 </span>            :         TA_RAS_BLOCK__GFX_EA_MAM_D0MEM = TA_RAS_BLOCK__GFX_EA_INDEX2_START,</a>
<a name="336"><span class="lineNum">     336 </span>            :         TA_RAS_BLOCK__GFX_EA_MAM_D1MEM,</a>
<a name="337"><span class="lineNum">     337 </span>            :         TA_RAS_BLOCK__GFX_EA_MAM_D2MEM,</a>
<a name="338"><span class="lineNum">     338 </span>            :         TA_RAS_BLOCK__GFX_EA_MAM_D3MEM,</a>
<a name="339"><span class="lineNum">     339 </span>            :         TA_RAS_BLOCK__GFX_EA_INDEX2_END = TA_RAS_BLOCK__GFX_EA_MAM_D3MEM,</a>
<a name="340"><span class="lineNum">     340 </span>            :         TA_RAS_BLOCK__GFX_EA_INDEX_END = TA_RAS_BLOCK__GFX_EA_INDEX2_END,</a>
<a name="341"><span class="lineNum">     341 </span>            :         /* UTC VM L2 bank*/</a>
<a name="342"><span class="lineNum">     342 </span>            :         TA_RAS_BLOCK__UTC_VML2_BANK_CACHE,</a>
<a name="343"><span class="lineNum">     343 </span>            :         /* UTC VM walker*/</a>
<a name="344"><span class="lineNum">     344 </span>            :         TA_RAS_BLOCK__UTC_VML2_WALKER,</a>
<a name="345"><span class="lineNum">     345 </span>            :         /* UTC ATC L2 2MB cache*/</a>
<a name="346"><span class="lineNum">     346 </span>            :         TA_RAS_BLOCK__UTC_ATCL2_CACHE_2M_BANK,</a>
<a name="347"><span class="lineNum">     347 </span>            :         /* UTC ATC L2 4KB cache*/</a>
<a name="348"><span class="lineNum">     348 </span>            :         TA_RAS_BLOCK__UTC_ATCL2_CACHE_4K_BANK,</a>
<a name="349"><span class="lineNum">     349 </span>            :         TA_RAS_BLOCK__GFX_MAX</a>
<a name="350"><span class="lineNum">     350 </span>            : };</a>
<a name="351"><span class="lineNum">     351 </span>            : </a>
<a name="352"><span class="lineNum">     352 </span>            : struct ras_gfx_subblock {</a>
<a name="353"><span class="lineNum">     353 </span>            :         unsigned char *name;</a>
<a name="354"><span class="lineNum">     354 </span>            :         int ta_subblock;</a>
<a name="355"><span class="lineNum">     355 </span>            :         int hw_supported_error_type;</a>
<a name="356"><span class="lineNum">     356 </span>            :         int sw_supported_error_type;</a>
<a name="357"><span class="lineNum">     357 </span>            : };</a>
<a name="358"><span class="lineNum">     358 </span>            : </a>
<a name="359"><span class="lineNum">     359 </span>            : #define AMDGPU_RAS_SUB_BLOCK(subblock, a, b, c, d, e, f, g, h)                             \</a>
<a name="360"><span class="lineNum">     360 </span>            :         [AMDGPU_RAS_BLOCK__##subblock] = {                                     \</a>
<a name="361"><span class="lineNum">     361 </span>            :                 #subblock,                                                     \</a>
<a name="362"><span class="lineNum">     362 </span>            :                 TA_RAS_BLOCK__##subblock,                                      \</a>
<a name="363"><span class="lineNum">     363 </span>            :                 ((a) | ((b) &lt;&lt; 1) | ((c) &lt;&lt; 2) | ((d) &lt;&lt; 3)),                  \</a>
<a name="364"><span class="lineNum">     364 </span>            :                 (((e) &lt;&lt; 1) | ((f) &lt;&lt; 3) | (g) | ((h) &lt;&lt; 2)),                  \</a>
<a name="365"><span class="lineNum">     365 </span>            :         }</a>
<a name="366"><span class="lineNum">     366 </span>            : </a>
<a name="367"><span class="lineNum">     367 </span>            : static const struct ras_gfx_subblock ras_gfx_subblocks[] = {</a>
<a name="368"><span class="lineNum">     368 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_CPC_SCRATCH, 0, 1, 1, 1, 1, 0, 0, 1),</a>
<a name="369"><span class="lineNum">     369 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_CPC_UCODE, 0, 1, 1, 1, 1, 0, 0, 1),</a>
<a name="370"><span class="lineNum">     370 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_DC_STATE_ME1, 1, 0, 0, 1, 0, 0, 1, 0),</a>
<a name="371"><span class="lineNum">     371 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_DC_CSINVOC_ME1, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="372"><span class="lineNum">     372 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_DC_RESTORE_ME1, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="373"><span class="lineNum">     373 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_DC_STATE_ME2, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="374"><span class="lineNum">     374 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_DC_CSINVOC_ME2, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="375"><span class="lineNum">     375 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_DC_RESTORE_ME2, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="376"><span class="lineNum">     376 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_CPF_ROQ_ME2, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="377"><span class="lineNum">     377 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_CPF_ROQ_ME1, 1, 0, 0, 1, 0, 0, 1, 0),</a>
<a name="378"><span class="lineNum">     378 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_CPF_TAG, 0, 1, 1, 1, 1, 0, 0, 1),</a>
<a name="379"><span class="lineNum">     379 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_CPG_DMA_ROQ, 1, 0, 0, 1, 0, 0, 1, 0),</a>
<a name="380"><span class="lineNum">     380 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_CPG_DMA_TAG, 0, 1, 1, 1, 0, 1, 0, 1),</a>
<a name="381"><span class="lineNum">     381 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_CPG_TAG, 0, 1, 1, 1, 1, 1, 0, 1),</a>
<a name="382"><span class="lineNum">     382 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_GDS_MEM, 0, 1, 1, 1, 0, 0, 0, 0),</a>
<a name="383"><span class="lineNum">     383 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_GDS_INPUT_QUEUE, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="384"><span class="lineNum">     384 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_GDS_OA_PHY_CMD_RAM_MEM, 0, 1, 1, 1, 0, 0, 0,</a>
<a name="385"><span class="lineNum">     385 </span>            :                              0),</a>
<a name="386"><span class="lineNum">     386 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_GDS_OA_PHY_DATA_RAM_MEM, 1, 0, 0, 1, 0, 0, 0,</a>
<a name="387"><span class="lineNum">     387 </span>            :                              0),</a>
<a name="388"><span class="lineNum">     388 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_GDS_OA_PIPE_MEM, 0, 1, 1, 1, 0, 0, 0, 0),</a>
<a name="389"><span class="lineNum">     389 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_SPI_SR_MEM, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="390"><span class="lineNum">     390 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_SQ_SGPR, 0, 1, 1, 1, 0, 0, 0, 0),</a>
<a name="391"><span class="lineNum">     391 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_SQ_LDS_D, 0, 1, 1, 1, 1, 0, 0, 1),</a>
<a name="392"><span class="lineNum">     392 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_SQ_LDS_I, 0, 1, 1, 1, 0, 0, 0, 0),</a>
<a name="393"><span class="lineNum">     393 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_SQ_VGPR, 0, 1, 1, 1, 0, 0, 0, 0),</a>
<a name="394"><span class="lineNum">     394 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_SQC_INST_UTCL1_LFIFO, 0, 1, 1, 1, 0, 0, 0, 1),</a>
<a name="395"><span class="lineNum">     395 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_SQC_DATA_CU0_WRITE_DATA_BUF, 0, 1, 1, 1, 0, 0,</a>
<a name="396"><span class="lineNum">     396 </span>            :                              0, 0),</a>
<a name="397"><span class="lineNum">     397 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_SQC_DATA_CU0_UTCL1_LFIFO, 0, 1, 1, 1, 0, 0, 0,</a>
<a name="398"><span class="lineNum">     398 </span>            :                              0),</a>
<a name="399"><span class="lineNum">     399 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_SQC_DATA_CU1_WRITE_DATA_BUF, 0, 1, 1, 1, 0, 0,</a>
<a name="400"><span class="lineNum">     400 </span>            :                              0, 0),</a>
<a name="401"><span class="lineNum">     401 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_SQC_DATA_CU1_UTCL1_LFIFO, 0, 1, 1, 1, 1, 0, 0,</a>
<a name="402"><span class="lineNum">     402 </span>            :                              0),</a>
<a name="403"><span class="lineNum">     403 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_SQC_DATA_CU2_WRITE_DATA_BUF, 0, 1, 1, 1, 0, 0,</a>
<a name="404"><span class="lineNum">     404 </span>            :                              0, 0),</a>
<a name="405"><span class="lineNum">     405 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_SQC_DATA_CU2_UTCL1_LFIFO, 0, 1, 1, 1, 0, 0, 0,</a>
<a name="406"><span class="lineNum">     406 </span>            :                              0),</a>
<a name="407"><span class="lineNum">     407 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_SQC_INST_BANKA_TAG_RAM, 0, 1, 1, 1, 1, 0, 0,</a>
<a name="408"><span class="lineNum">     408 </span>            :                              1),</a>
<a name="409"><span class="lineNum">     409 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_SQC_INST_BANKA_UTCL1_MISS_FIFO, 1, 0, 0, 1, 0,</a>
<a name="410"><span class="lineNum">     410 </span>            :                              0, 0, 0),</a>
<a name="411"><span class="lineNum">     411 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_SQC_INST_BANKA_MISS_FIFO, 1, 0, 0, 1, 0, 0, 0,</a>
<a name="412"><span class="lineNum">     412 </span>            :                              0),</a>
<a name="413"><span class="lineNum">     413 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_SQC_INST_BANKA_BANK_RAM, 0, 1, 1, 1, 0, 0, 0,</a>
<a name="414"><span class="lineNum">     414 </span>            :                              0),</a>
<a name="415"><span class="lineNum">     415 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_SQC_DATA_BANKA_TAG_RAM, 0, 1, 1, 1, 0, 0, 0,</a>
<a name="416"><span class="lineNum">     416 </span>            :                              0),</a>
<a name="417"><span class="lineNum">     417 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_SQC_DATA_BANKA_HIT_FIFO, 1, 0, 0, 1, 0, 0, 0,</a>
<a name="418"><span class="lineNum">     418 </span>            :                              0),</a>
<a name="419"><span class="lineNum">     419 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_SQC_DATA_BANKA_MISS_FIFO, 1, 0, 0, 1, 0, 0, 0,</a>
<a name="420"><span class="lineNum">     420 </span>            :                              0),</a>
<a name="421"><span class="lineNum">     421 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_SQC_DATA_BANKA_DIRTY_BIT_RAM, 1, 0, 0, 1, 0, 0,</a>
<a name="422"><span class="lineNum">     422 </span>            :                              0, 0),</a>
<a name="423"><span class="lineNum">     423 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_SQC_DATA_BANKA_BANK_RAM, 0, 1, 1, 1, 0, 0, 0,</a>
<a name="424"><span class="lineNum">     424 </span>            :                              0),</a>
<a name="425"><span class="lineNum">     425 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_SQC_INST_BANKB_TAG_RAM, 0, 1, 1, 1, 1, 0, 0,</a>
<a name="426"><span class="lineNum">     426 </span>            :                              0),</a>
<a name="427"><span class="lineNum">     427 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_SQC_INST_BANKB_UTCL1_MISS_FIFO, 1, 0, 0, 1, 0,</a>
<a name="428"><span class="lineNum">     428 </span>            :                              0, 0, 0),</a>
<a name="429"><span class="lineNum">     429 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_SQC_INST_BANKB_MISS_FIFO, 1, 0, 0, 1, 0, 0, 0,</a>
<a name="430"><span class="lineNum">     430 </span>            :                              0),</a>
<a name="431"><span class="lineNum">     431 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_SQC_INST_BANKB_BANK_RAM, 0, 1, 1, 1, 0, 0, 0,</a>
<a name="432"><span class="lineNum">     432 </span>            :                              0),</a>
<a name="433"><span class="lineNum">     433 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_SQC_DATA_BANKB_TAG_RAM, 0, 1, 1, 1, 0, 0, 0,</a>
<a name="434"><span class="lineNum">     434 </span>            :                              0),</a>
<a name="435"><span class="lineNum">     435 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_SQC_DATA_BANKB_HIT_FIFO, 1, 0, 0, 1, 0, 0, 0,</a>
<a name="436"><span class="lineNum">     436 </span>            :                              0),</a>
<a name="437"><span class="lineNum">     437 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_SQC_DATA_BANKB_MISS_FIFO, 1, 0, 0, 1, 0, 0, 0,</a>
<a name="438"><span class="lineNum">     438 </span>            :                              0),</a>
<a name="439"><span class="lineNum">     439 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_SQC_DATA_BANKB_DIRTY_BIT_RAM, 1, 0, 0, 1, 0, 0,</a>
<a name="440"><span class="lineNum">     440 </span>            :                              0, 0),</a>
<a name="441"><span class="lineNum">     441 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_SQC_DATA_BANKB_BANK_RAM, 0, 1, 1, 1, 0, 0, 0,</a>
<a name="442"><span class="lineNum">     442 </span>            :                              0),</a>
<a name="443"><span class="lineNum">     443 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TA_FS_DFIFO, 0, 1, 1, 1, 1, 0, 0, 1),</a>
<a name="444"><span class="lineNum">     444 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TA_FS_AFIFO, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="445"><span class="lineNum">     445 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TA_FL_LFIFO, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="446"><span class="lineNum">     446 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TA_FX_LFIFO, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="447"><span class="lineNum">     447 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TA_FS_CFIFO, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="448"><span class="lineNum">     448 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TCA_HOLE_FIFO, 1, 0, 0, 1, 0, 1, 1, 0),</a>
<a name="449"><span class="lineNum">     449 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TCA_REQ_FIFO, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="450"><span class="lineNum">     450 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TCC_CACHE_DATA, 0, 1, 1, 1, 1, 0, 0, 1),</a>
<a name="451"><span class="lineNum">     451 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TCC_CACHE_DATA_BANK_0_1, 0, 1, 1, 1, 1, 0, 0,</a>
<a name="452"><span class="lineNum">     452 </span>            :                              1),</a>
<a name="453"><span class="lineNum">     453 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TCC_CACHE_DATA_BANK_1_0, 0, 1, 1, 1, 1, 0, 0,</a>
<a name="454"><span class="lineNum">     454 </span>            :                              1),</a>
<a name="455"><span class="lineNum">     455 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TCC_CACHE_DATA_BANK_1_1, 0, 1, 1, 1, 1, 0, 0,</a>
<a name="456"><span class="lineNum">     456 </span>            :                              1),</a>
<a name="457"><span class="lineNum">     457 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TCC_CACHE_DIRTY_BANK_0, 0, 1, 1, 1, 0, 0, 0,</a>
<a name="458"><span class="lineNum">     458 </span>            :                              0),</a>
<a name="459"><span class="lineNum">     459 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TCC_CACHE_DIRTY_BANK_1, 0, 1, 1, 1, 0, 0, 0,</a>
<a name="460"><span class="lineNum">     460 </span>            :                              0),</a>
<a name="461"><span class="lineNum">     461 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TCC_HIGH_RATE_TAG, 0, 1, 1, 1, 0, 0, 0, 0),</a>
<a name="462"><span class="lineNum">     462 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TCC_LOW_RATE_TAG, 0, 1, 1, 1, 0, 0, 0, 0),</a>
<a name="463"><span class="lineNum">     463 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TCC_IN_USE_DEC, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="464"><span class="lineNum">     464 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TCC_IN_USE_TRANSFER, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="465"><span class="lineNum">     465 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TCC_RETURN_DATA, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="466"><span class="lineNum">     466 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TCC_RETURN_CONTROL, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="467"><span class="lineNum">     467 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TCC_UC_ATOMIC_FIFO, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="468"><span class="lineNum">     468 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TCC_WRITE_RETURN, 1, 0, 0, 1, 0, 1, 1, 0),</a>
<a name="469"><span class="lineNum">     469 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TCC_WRITE_CACHE_READ, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="470"><span class="lineNum">     470 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TCC_SRC_FIFO, 0, 1, 1, 1, 0, 0, 0, 0),</a>
<a name="471"><span class="lineNum">     471 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TCC_SRC_FIFO_NEXT_RAM, 1, 0, 0, 1, 0, 0, 1, 0),</a>
<a name="472"><span class="lineNum">     472 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TCC_CACHE_TAG_PROBE_FIFO, 1, 0, 0, 1, 0, 0, 0,</a>
<a name="473"><span class="lineNum">     473 </span>            :                              0),</a>
<a name="474"><span class="lineNum">     474 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TCC_LATENCY_FIFO, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="475"><span class="lineNum">     475 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TCC_LATENCY_FIFO_NEXT_RAM, 1, 0, 0, 1, 0, 0, 0,</a>
<a name="476"><span class="lineNum">     476 </span>            :                              0),</a>
<a name="477"><span class="lineNum">     477 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TCC_WRRET_TAG_WRITE_RETURN, 1, 0, 0, 1, 0, 0,</a>
<a name="478"><span class="lineNum">     478 </span>            :                              0, 0),</a>
<a name="479"><span class="lineNum">     479 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TCC_ATOMIC_RETURN_BUFFER, 1, 0, 0, 1, 0, 0, 0,</a>
<a name="480"><span class="lineNum">     480 </span>            :                              0),</a>
<a name="481"><span class="lineNum">     481 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TCI_WRITE_RAM, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="482"><span class="lineNum">     482 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TCP_CACHE_RAM, 0, 1, 1, 1, 1, 0, 0, 1),</a>
<a name="483"><span class="lineNum">     483 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TCP_LFIFO_RAM, 0, 1, 1, 1, 0, 0, 0, 0),</a>
<a name="484"><span class="lineNum">     484 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TCP_CMD_FIFO, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="485"><span class="lineNum">     485 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TCP_VM_FIFO, 0, 1, 1, 1, 0, 0, 0, 0),</a>
<a name="486"><span class="lineNum">     486 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TCP_DB_RAM, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="487"><span class="lineNum">     487 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TCP_UTCL1_LFIFO0, 0, 1, 1, 1, 0, 0, 0, 0),</a>
<a name="488"><span class="lineNum">     488 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TCP_UTCL1_LFIFO1, 0, 1, 1, 1, 0, 0, 0, 0),</a>
<a name="489"><span class="lineNum">     489 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TD_SS_FIFO_LO, 0, 1, 1, 1, 1, 0, 0, 1),</a>
<a name="490"><span class="lineNum">     490 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TD_SS_FIFO_HI, 0, 1, 1, 1, 0, 0, 0, 0),</a>
<a name="491"><span class="lineNum">     491 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_TD_CS_FIFO, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="492"><span class="lineNum">     492 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_EA_DRAMRD_CMDMEM, 0, 1, 1, 1, 1, 0, 0, 1),</a>
<a name="493"><span class="lineNum">     493 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_EA_DRAMWR_CMDMEM, 0, 1, 1, 1, 0, 0, 0, 0),</a>
<a name="494"><span class="lineNum">     494 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_EA_DRAMWR_DATAMEM, 0, 1, 1, 1, 0, 0, 0, 0),</a>
<a name="495"><span class="lineNum">     495 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_EA_RRET_TAGMEM, 0, 1, 1, 1, 0, 0, 0, 0),</a>
<a name="496"><span class="lineNum">     496 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_EA_WRET_TAGMEM, 0, 1, 1, 1, 0, 0, 0, 0),</a>
<a name="497"><span class="lineNum">     497 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_EA_GMIRD_CMDMEM, 0, 1, 1, 1, 0, 0, 0, 0),</a>
<a name="498"><span class="lineNum">     498 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_EA_GMIWR_CMDMEM, 0, 1, 1, 1, 0, 0, 0, 0),</a>
<a name="499"><span class="lineNum">     499 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_EA_GMIWR_DATAMEM, 0, 1, 1, 1, 0, 0, 0, 0),</a>
<a name="500"><span class="lineNum">     500 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_EA_DRAMRD_PAGEMEM, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="501"><span class="lineNum">     501 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_EA_DRAMWR_PAGEMEM, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="502"><span class="lineNum">     502 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_EA_IORD_CMDMEM, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="503"><span class="lineNum">     503 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_EA_IOWR_CMDMEM, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="504"><span class="lineNum">     504 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_EA_IOWR_DATAMEM, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="505"><span class="lineNum">     505 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_EA_GMIRD_PAGEMEM, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="506"><span class="lineNum">     506 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_EA_GMIWR_PAGEMEM, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="507"><span class="lineNum">     507 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_EA_MAM_D0MEM, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="508"><span class="lineNum">     508 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_EA_MAM_D1MEM, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="509"><span class="lineNum">     509 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_EA_MAM_D2MEM, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="510"><span class="lineNum">     510 </span>            :         AMDGPU_RAS_SUB_BLOCK(GFX_EA_MAM_D3MEM, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="511"><span class="lineNum">     511 </span>            :         AMDGPU_RAS_SUB_BLOCK(UTC_VML2_BANK_CACHE, 0, 1, 1, 1, 0, 0, 0, 0),</a>
<a name="512"><span class="lineNum">     512 </span>            :         AMDGPU_RAS_SUB_BLOCK(UTC_VML2_WALKER, 0, 1, 1, 1, 0, 0, 0, 0),</a>
<a name="513"><span class="lineNum">     513 </span>            :         AMDGPU_RAS_SUB_BLOCK(UTC_ATCL2_CACHE_2M_BANK, 1, 0, 0, 1, 0, 0, 0, 0),</a>
<a name="514"><span class="lineNum">     514 </span>            :         AMDGPU_RAS_SUB_BLOCK(UTC_ATCL2_CACHE_4K_BANK, 0, 1, 1, 1, 0, 0, 0, 0),</a>
<a name="515"><span class="lineNum">     515 </span>            : };</a>
<a name="516"><span class="lineNum">     516 </span>            : </a>
<a name="517"><span class="lineNum">     517 </span>            : static const struct soc15_reg_golden golden_settings_gc_9_0[] =</a>
<a name="518"><span class="lineNum">     518 </span>            : {</a>
<a name="519"><span class="lineNum">     519 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmDB_DEBUG2, 0xf00fffff, 0x00000400),</a>
<a name="520"><span class="lineNum">     520 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmDB_DEBUG3, 0x80000000, 0x80000000),</a>
<a name="521"><span class="lineNum">     521 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmGB_GPU_ID, 0x0000000f, 0x00000000),</a>
<a name="522"><span class="lineNum">     522 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmPA_SC_BINNER_EVENT_CNTL_3, 0x00000003, 0x82400024),</a>
<a name="523"><span class="lineNum">     523 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmPA_SC_ENHANCE, 0x3fffffff, 0x00000001),</a>
<a name="524"><span class="lineNum">     524 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmPA_SC_LINE_STIPPLE_STATE, 0x0000ff0f, 0x00000000),</a>
<a name="525"><span class="lineNum">     525 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmSH_MEM_CONFIG, 0x00001000, 0x00001000),</a>
<a name="526"><span class="lineNum">     526 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmSPI_RESOURCE_RESERVE_CU_0, 0x0007ffff, 0x00000800),</a>
<a name="527"><span class="lineNum">     527 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmSPI_RESOURCE_RESERVE_CU_1, 0x0007ffff, 0x00000800),</a>
<a name="528"><span class="lineNum">     528 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmSPI_RESOURCE_RESERVE_EN_CU_0, 0x01ffffff, 0x00ffff87),</a>
<a name="529"><span class="lineNum">     529 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmSPI_RESOURCE_RESERVE_EN_CU_1, 0x01ffffff, 0x00ffff8f),</a>
<a name="530"><span class="lineNum">     530 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmSQC_CONFIG, 0x03000000, 0x020a2000),</a>
<a name="531"><span class="lineNum">     531 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmTA_CNTL_AUX, 0xfffffeef, 0x010b0000),</a>
<a name="532"><span class="lineNum">     532 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmTCP_CHAN_STEER_HI, 0xffffffff, 0x4a2c0e68),</a>
<a name="533"><span class="lineNum">     533 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmTCP_CHAN_STEER_LO, 0xffffffff, 0xb5d3f197),</a>
<a name="534"><span class="lineNum">     534 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmVGT_CACHE_INVALIDATION, 0x3fff3af3, 0x19200000),</a>
<a name="535"><span class="lineNum">     535 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmVGT_GS_MAX_WAVE_ID, 0x00000fff, 0x000003ff),</a>
<a name="536"><span class="lineNum">     536 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmCP_MEC1_F32_INT_DIS, 0x00000800, 0x00000800),</a>
<a name="537"><span class="lineNum">     537 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmCP_MEC2_F32_INT_DIS, 0x00000800, 0x00000800),</a>
<a name="538"><span class="lineNum">     538 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmCP_DEBUG, 0x00008000, 0x00008000)</a>
<a name="539"><span class="lineNum">     539 </span>            : };</a>
<a name="540"><span class="lineNum">     540 </span>            : </a>
<a name="541"><span class="lineNum">     541 </span>            : static const struct soc15_reg_golden golden_settings_gc_9_0_vg10[] =</a>
<a name="542"><span class="lineNum">     542 </span>            : {</a>
<a name="543"><span class="lineNum">     543 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmCB_HW_CONTROL, 0x0000f000, 0x00012107),</a>
<a name="544"><span class="lineNum">     544 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmCB_HW_CONTROL_3, 0x30000000, 0x10000000),</a>
<a name="545"><span class="lineNum">     545 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmCPC_UTCL1_CNTL, 0x08000000, 0x08000080),</a>
<a name="546"><span class="lineNum">     546 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmCPF_UTCL1_CNTL, 0x08000000, 0x08000080),</a>
<a name="547"><span class="lineNum">     547 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmCPG_UTCL1_CNTL, 0x08000000, 0x08000080),</a>
<a name="548"><span class="lineNum">     548 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmGB_ADDR_CONFIG, 0xffff77ff, 0x2a114042),</a>
<a name="549"><span class="lineNum">     549 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmGB_ADDR_CONFIG_READ, 0xffff77ff, 0x2a114042),</a>
<a name="550"><span class="lineNum">     550 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmIA_UTCL1_CNTL, 0x08000000, 0x08000080),</a>
<a name="551"><span class="lineNum">     551 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmPA_SC_ENHANCE_1, 0x00008000, 0x00048000),</a>
<a name="552"><span class="lineNum">     552 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmRLC_GPM_UTCL1_CNTL_0, 0x08000000, 0x08000080),</a>
<a name="553"><span class="lineNum">     553 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmRLC_GPM_UTCL1_CNTL_1, 0x08000000, 0x08000080),</a>
<a name="554"><span class="lineNum">     554 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmRLC_GPM_UTCL1_CNTL_2, 0x08000000, 0x08000080),</a>
<a name="555"><span class="lineNum">     555 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmRLC_PREWALKER_UTCL1_CNTL, 0x08000000, 0x08000080),</a>
<a name="556"><span class="lineNum">     556 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmRLC_SPM_UTCL1_CNTL, 0x08000000, 0x08000080),</a>
<a name="557"><span class="lineNum">     557 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmRMI_UTCL1_CNTL2, 0x00030000, 0x00020000),</a>
<a name="558"><span class="lineNum">     558 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmSPI_CONFIG_CNTL_1, 0x0000000f, 0x01000107),</a>
<a name="559"><span class="lineNum">     559 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmTD_CNTL, 0x00001800, 0x00000800),</a>
<a name="560"><span class="lineNum">     560 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmWD_UTCL1_CNTL, 0x08000000, 0x08000080)</a>
<a name="561"><span class="lineNum">     561 </span>            : };</a>
<a name="562"><span class="lineNum">     562 </span>            : </a>
<a name="563"><span class="lineNum">     563 </span>            : static const struct soc15_reg_golden golden_settings_gc_9_0_vg20[] =</a>
<a name="564"><span class="lineNum">     564 </span>            : {</a>
<a name="565"><span class="lineNum">     565 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmCB_DCC_CONFIG, 0x0f000080, 0x04000080),</a>
<a name="566"><span class="lineNum">     566 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmCB_HW_CONTROL_2, 0x0f000000, 0x0a000000),</a>
<a name="567"><span class="lineNum">     567 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmCB_HW_CONTROL_3, 0x30000000, 0x10000000),</a>
<a name="568"><span class="lineNum">     568 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmGB_ADDR_CONFIG, 0xf3e777ff, 0x22014042),</a>
<a name="569"><span class="lineNum">     569 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmGB_ADDR_CONFIG_READ, 0xf3e777ff, 0x22014042),</a>
<a name="570"><span class="lineNum">     570 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmDB_DEBUG2, 0x00003e00, 0x00000400),</a>
<a name="571"><span class="lineNum">     571 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmPA_SC_ENHANCE_1, 0xff840000, 0x04040000),</a>
<a name="572"><span class="lineNum">     572 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmRMI_UTCL1_CNTL2, 0x00030000, 0x00030000),</a>
<a name="573"><span class="lineNum">     573 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmSPI_CONFIG_CNTL_1, 0xffff010f, 0x01000107),</a>
<a name="574"><span class="lineNum">     574 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmTA_CNTL_AUX, 0x000b0000, 0x000b0000),</a>
<a name="575"><span class="lineNum">     575 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmTD_CNTL, 0x01000000, 0x01000000)</a>
<a name="576"><span class="lineNum">     576 </span>            : };</a>
<a name="577"><span class="lineNum">     577 </span>            : </a>
<a name="578"><span class="lineNum">     578 </span>            : static const struct soc15_reg_golden golden_settings_gc_9_1[] =</a>
<a name="579"><span class="lineNum">     579 </span>            : {</a>
<a name="580"><span class="lineNum">     580 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmCB_HW_CONTROL, 0xfffdf3cf, 0x00014104),</a>
<a name="581"><span class="lineNum">     581 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmCPC_UTCL1_CNTL, 0x08000000, 0x08000080),</a>
<a name="582"><span class="lineNum">     582 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmCPF_UTCL1_CNTL, 0x08000000, 0x08000080),</a>
<a name="583"><span class="lineNum">     583 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmCPG_UTCL1_CNTL, 0x08000000, 0x08000080),</a>
<a name="584"><span class="lineNum">     584 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmDB_DEBUG2, 0xf00fffff, 0x00000420),</a>
<a name="585"><span class="lineNum">     585 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmGB_GPU_ID, 0x0000000f, 0x00000000),</a>
<a name="586"><span class="lineNum">     586 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmIA_UTCL1_CNTL, 0x08000000, 0x08000080),</a>
<a name="587"><span class="lineNum">     587 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmPA_SC_BINNER_EVENT_CNTL_3, 0x00000003, 0x82400024),</a>
<a name="588"><span class="lineNum">     588 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmPA_SC_ENHANCE, 0x3fffffff, 0x00000001),</a>
<a name="589"><span class="lineNum">     589 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmPA_SC_LINE_STIPPLE_STATE, 0x0000ff0f, 0x00000000),</a>
<a name="590"><span class="lineNum">     590 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmRLC_GPM_UTCL1_CNTL_0, 0x08000000, 0x08000080),</a>
<a name="591"><span class="lineNum">     591 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmRLC_GPM_UTCL1_CNTL_1, 0x08000000, 0x08000080),</a>
<a name="592"><span class="lineNum">     592 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmRLC_GPM_UTCL1_CNTL_2, 0x08000000, 0x08000080),</a>
<a name="593"><span class="lineNum">     593 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmRLC_PREWALKER_UTCL1_CNTL, 0x08000000, 0x08000080),</a>
<a name="594"><span class="lineNum">     594 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmRLC_SPM_UTCL1_CNTL, 0x08000000, 0x08000080),</a>
<a name="595"><span class="lineNum">     595 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmTA_CNTL_AUX, 0xfffffeef, 0x010b0000),</a>
<a name="596"><span class="lineNum">     596 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmTCP_CHAN_STEER_HI, 0xffffffff, 0x00000000),</a>
<a name="597"><span class="lineNum">     597 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmTCP_CHAN_STEER_LO, 0xffffffff, 0x00003120),</a>
<a name="598"><span class="lineNum">     598 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmVGT_CACHE_INVALIDATION, 0x3fff3af3, 0x19200000),</a>
<a name="599"><span class="lineNum">     599 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmVGT_GS_MAX_WAVE_ID, 0x00000fff, 0x000000ff),</a>
<a name="600"><span class="lineNum">     600 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmWD_UTCL1_CNTL, 0x08000000, 0x08000080),</a>
<a name="601"><span class="lineNum">     601 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmCP_MEC1_F32_INT_DIS, 0x00000800, 0x00000800),</a>
<a name="602"><span class="lineNum">     602 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmCP_MEC2_F32_INT_DIS, 0x00000800, 0x00000800),</a>
<a name="603"><span class="lineNum">     603 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmCP_DEBUG, 0x00008000, 0x00008000)</a>
<a name="604"><span class="lineNum">     604 </span>            : };</a>
<a name="605"><span class="lineNum">     605 </span>            : </a>
<a name="606"><span class="lineNum">     606 </span>            : static const struct soc15_reg_golden golden_settings_gc_9_1_rv1[] =</a>
<a name="607"><span class="lineNum">     607 </span>            : {</a>
<a name="608"><span class="lineNum">     608 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmCB_HW_CONTROL_3, 0x30000000, 0x10000000),</a>
<a name="609"><span class="lineNum">     609 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmGB_ADDR_CONFIG, 0xffff77ff, 0x24000042),</a>
<a name="610"><span class="lineNum">     610 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmGB_ADDR_CONFIG_READ, 0xffff77ff, 0x24000042),</a>
<a name="611"><span class="lineNum">     611 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmPA_SC_ENHANCE_1, 0xffffffff, 0x04048000),</a>
<a name="612"><span class="lineNum">     612 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmPA_SC_MODE_CNTL_1, 0x06000000, 0x06000000),</a>
<a name="613"><span class="lineNum">     613 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmRMI_UTCL1_CNTL2, 0x00030000, 0x00020000),</a>
<a name="614"><span class="lineNum">     614 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmTD_CNTL, 0x01bd9f33, 0x00000800)</a>
<a name="615"><span class="lineNum">     615 </span>            : };</a>
<a name="616"><span class="lineNum">     616 </span>            : </a>
<a name="617"><span class="lineNum">     617 </span>            : static const struct soc15_reg_golden golden_settings_gc_9_1_rv2[] =</a>
<a name="618"><span class="lineNum">     618 </span>            : {</a>
<a name="619"><span class="lineNum">     619 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmCB_DCC_CONFIG, 0xff7fffff, 0x04000000),</a>
<a name="620"><span class="lineNum">     620 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmCB_HW_CONTROL, 0xfffdf3cf, 0x00014104),</a>
<a name="621"><span class="lineNum">     621 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmCB_HW_CONTROL_2, 0xff7fffff, 0x0a000000),</a>
<a name="622"><span class="lineNum">     622 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmCPC_UTCL1_CNTL, 0x7f0fffff, 0x08000080),</a>
<a name="623"><span class="lineNum">     623 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmCPF_UTCL1_CNTL, 0xff8fffff, 0x08000080),</a>
<a name="624"><span class="lineNum">     624 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmCPG_UTCL1_CNTL, 0x7f8fffff, 0x08000080),</a>
<a name="625"><span class="lineNum">     625 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmGB_ADDR_CONFIG, 0xffff77ff, 0x26013041),</a>
<a name="626"><span class="lineNum">     626 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmGB_ADDR_CONFIG_READ, 0xffff77ff, 0x26013041),</a>
<a name="627"><span class="lineNum">     627 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmIA_UTCL1_CNTL, 0x3f8fffff, 0x08000080),</a>
<a name="628"><span class="lineNum">     628 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmPA_SC_ENHANCE_1, 0xffffffff, 0x04040000),</a>
<a name="629"><span class="lineNum">     629 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmRLC_GPM_UTCL1_CNTL_0, 0xff0fffff, 0x08000080),</a>
<a name="630"><span class="lineNum">     630 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmRLC_GPM_UTCL1_CNTL_1, 0xff0fffff, 0x08000080),</a>
<a name="631"><span class="lineNum">     631 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmRLC_GPM_UTCL1_CNTL_2, 0xff0fffff, 0x08000080),</a>
<a name="632"><span class="lineNum">     632 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmRLC_PREWALKER_UTCL1_CNTL, 0xff0fffff, 0x08000080),</a>
<a name="633"><span class="lineNum">     633 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmRLC_SPM_UTCL1_CNTL, 0xff0fffff, 0x08000080),</a>
<a name="634"><span class="lineNum">     634 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmTCP_CHAN_STEER_HI, 0xffffffff, 0x00000000),</a>
<a name="635"><span class="lineNum">     635 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmTCP_CHAN_STEER_LO, 0xffffffff, 0x00000010),</a>
<a name="636"><span class="lineNum">     636 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmTD_CNTL, 0x01bd9f33, 0x01000000),</a>
<a name="637"><span class="lineNum">     637 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmWD_UTCL1_CNTL, 0x3f8fffff, 0x08000080),</a>
<a name="638"><span class="lineNum">     638 </span>            : };</a>
<a name="639"><span class="lineNum">     639 </span>            : </a>
<a name="640"><span class="lineNum">     640 </span>            : static const struct soc15_reg_golden golden_settings_gc_9_1_rn[] =</a>
<a name="641"><span class="lineNum">     641 </span>            : {</a>
<a name="642"><span class="lineNum">     642 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmCB_HW_CONTROL, 0xfffdf3cf, 0x00014104),</a>
<a name="643"><span class="lineNum">     643 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmCB_HW_CONTROL_2, 0xff7fffff, 0x0a000000),</a>
<a name="644"><span class="lineNum">     644 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmDB_DEBUG2, 0xf00fffff, 0x00000400),</a>
<a name="645"><span class="lineNum">     645 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmGB_ADDR_CONFIG, 0xf3e777ff, 0x24000042),</a>
<a name="646"><span class="lineNum">     646 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmGB_ADDR_CONFIG_READ, 0xf3e777ff, 0x24000042),</a>
<a name="647"><span class="lineNum">     647 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmPA_SC_ENHANCE, 0x3fffffff, 0x00000001),</a>
<a name="648"><span class="lineNum">     648 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmPA_SC_ENHANCE_1, 0xffffffff, 0x04040000),</a>
<a name="649"><span class="lineNum">     649 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmPA_SC_LINE_STIPPLE_STATE, 0x0000ff0f, 0x00000000),</a>
<a name="650"><span class="lineNum">     650 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmTA_CNTL_AUX, 0xfffffeef, 0x010b0000),</a>
<a name="651"><span class="lineNum">     651 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmTCP_CHAN_STEER_HI, 0xffffffff, 0x00000000),</a>
<a name="652"><span class="lineNum">     652 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmTCP_CHAN_STEER_LO, 0xffffffff, 0x00003120),</a>
<a name="653"><span class="lineNum">     653 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmGCEA_PROBE_MAP, 0xffffffff, 0x0000cccc),</a>
<a name="654"><span class="lineNum">     654 </span>            : };</a>
<a name="655"><span class="lineNum">     655 </span>            : </a>
<a name="656"><span class="lineNum">     656 </span>            : static const struct soc15_reg_golden golden_settings_gc_9_x_common[] =</a>
<a name="657"><span class="lineNum">     657 </span>            : {</a>
<a name="658"><span class="lineNum">     658 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmCP_SD_CNTL, 0xffffffff, 0x000001ff),</a>
<a name="659"><span class="lineNum">     659 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmGRBM_CAM_INDEX, 0xffffffff, 0x00000000),</a>
<a name="660"><span class="lineNum">     660 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmGRBM_CAM_DATA, 0xffffffff, 0x2544c382)</a>
<a name="661"><span class="lineNum">     661 </span>            : };</a>
<a name="662"><span class="lineNum">     662 </span>            : </a>
<a name="663"><span class="lineNum">     663 </span>            : static const struct soc15_reg_golden golden_settings_gc_9_2_1[] =</a>
<a name="664"><span class="lineNum">     664 </span>            : {</a>
<a name="665"><span class="lineNum">     665 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmDB_DEBUG2, 0xf00fffff, 0x00000420),</a>
<a name="666"><span class="lineNum">     666 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmGB_GPU_ID, 0x0000000f, 0x00000000),</a>
<a name="667"><span class="lineNum">     667 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmPA_SC_BINNER_EVENT_CNTL_3, 0x00000003, 0x82400024),</a>
<a name="668"><span class="lineNum">     668 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmPA_SC_ENHANCE, 0x3fffffff, 0x00000001),</a>
<a name="669"><span class="lineNum">     669 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmPA_SC_LINE_STIPPLE_STATE, 0x0000ff0f, 0x00000000),</a>
<a name="670"><span class="lineNum">     670 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmSH_MEM_CONFIG, 0x00001000, 0x00001000),</a>
<a name="671"><span class="lineNum">     671 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmSPI_RESOURCE_RESERVE_CU_0, 0x0007ffff, 0x00000800),</a>
<a name="672"><span class="lineNum">     672 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmSPI_RESOURCE_RESERVE_CU_1, 0x0007ffff, 0x00000800),</a>
<a name="673"><span class="lineNum">     673 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmSPI_RESOURCE_RESERVE_EN_CU_0, 0x01ffffff, 0x0000ff87),</a>
<a name="674"><span class="lineNum">     674 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmSPI_RESOURCE_RESERVE_EN_CU_1, 0x01ffffff, 0x0000ff8f),</a>
<a name="675"><span class="lineNum">     675 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmSQC_CONFIG, 0x03000000, 0x020a2000),</a>
<a name="676"><span class="lineNum">     676 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmTA_CNTL_AUX, 0xfffffeef, 0x010b0000),</a>
<a name="677"><span class="lineNum">     677 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmTCP_CHAN_STEER_HI, 0xffffffff, 0x4a2c0e68),</a>
<a name="678"><span class="lineNum">     678 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmTCP_CHAN_STEER_LO, 0xffffffff, 0xb5d3f197),</a>
<a name="679"><span class="lineNum">     679 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmVGT_CACHE_INVALIDATION, 0x3fff3af3, 0x19200000),</a>
<a name="680"><span class="lineNum">     680 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmVGT_GS_MAX_WAVE_ID, 0x00000fff, 0x000003ff)</a>
<a name="681"><span class="lineNum">     681 </span>            : };</a>
<a name="682"><span class="lineNum">     682 </span>            : </a>
<a name="683"><span class="lineNum">     683 </span>            : static const struct soc15_reg_golden golden_settings_gc_9_2_1_vg12[] =</a>
<a name="684"><span class="lineNum">     684 </span>            : {</a>
<a name="685"><span class="lineNum">     685 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmCB_DCC_CONFIG, 0x00000080, 0x04000080),</a>
<a name="686"><span class="lineNum">     686 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmCB_HW_CONTROL, 0xfffdf3cf, 0x00014104),</a>
<a name="687"><span class="lineNum">     687 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmCB_HW_CONTROL_2, 0x0f000000, 0x0a000000),</a>
<a name="688"><span class="lineNum">     688 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmGB_ADDR_CONFIG, 0xffff77ff, 0x24104041),</a>
<a name="689"><span class="lineNum">     689 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmGB_ADDR_CONFIG_READ, 0xffff77ff, 0x24104041),</a>
<a name="690"><span class="lineNum">     690 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmPA_SC_ENHANCE_1, 0xffffffff, 0x04040000),</a>
<a name="691"><span class="lineNum">     691 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmSPI_CONFIG_CNTL_1, 0xffff03ff, 0x01000107),</a>
<a name="692"><span class="lineNum">     692 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmTCP_CHAN_STEER_HI, 0xffffffff, 0x00000000),</a>
<a name="693"><span class="lineNum">     693 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmTCP_CHAN_STEER_LO, 0xffffffff, 0x76325410),</a>
<a name="694"><span class="lineNum">     694 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmTD_CNTL, 0x01bd9f33, 0x01000000),</a>
<a name="695"><span class="lineNum">     695 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmCP_MEC1_F32_INT_DIS, 0x00000800, 0x00000800),</a>
<a name="696"><span class="lineNum">     696 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmCP_MEC2_F32_INT_DIS, 0x00000800, 0x00000800),</a>
<a name="697"><span class="lineNum">     697 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmCP_DEBUG, 0x00008000, 0x00008000)</a>
<a name="698"><span class="lineNum">     698 </span>            : };</a>
<a name="699"><span class="lineNum">     699 </span>            : </a>
<a name="700"><span class="lineNum">     700 </span>            : static const struct soc15_reg_golden golden_settings_gc_9_4_1_arct[] =</a>
<a name="701"><span class="lineNum">     701 </span>            : {</a>
<a name="702"><span class="lineNum">     702 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmGB_ADDR_CONFIG, 0xffff77ff, 0x2a114042),</a>
<a name="703"><span class="lineNum">     703 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmTA_CNTL_AUX, 0xfffffeef, 0x10b0000),</a>
<a name="704"><span class="lineNum">     704 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmTCP_CHAN_STEER_0_ARCT, 0x3fffffff, 0x346f0a4e),</a>
<a name="705"><span class="lineNum">     705 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmTCP_CHAN_STEER_1_ARCT, 0x3fffffff, 0x1c642ca),</a>
<a name="706"><span class="lineNum">     706 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmTCP_CHAN_STEER_2_ARCT, 0x3fffffff, 0x26f45098),</a>
<a name="707"><span class="lineNum">     707 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmTCP_CHAN_STEER_3_ARCT, 0x3fffffff, 0x2ebd9fe3),</a>
<a name="708"><span class="lineNum">     708 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmTCP_CHAN_STEER_4_ARCT, 0x3fffffff, 0xb90f5b1),</a>
<a name="709"><span class="lineNum">     709 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmTCP_CHAN_STEER_5_ARCT, 0x3ff, 0x135),</a>
<a name="710"><span class="lineNum">     710 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmSQ_CONFIG, 0xffffffff, 0x011A0000),</a>
<a name="711"><span class="lineNum">     711 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmSQ_FIFO_SIZES, 0xffffffff, 0x00000f00),</a>
<a name="712"><span class="lineNum">     712 </span>            :         SOC15_REG_GOLDEN_VALUE(GC, 0, mmTCP_UTCL1_CNTL1, 0x30000000, 0x30000000)</a>
<a name="713"><span class="lineNum">     713 </span>            : };</a>
<a name="714"><span class="lineNum">     714 </span>            : </a>
<a name="715"><span class="lineNum">     715 </span>            : static const struct soc15_reg_rlcg rlcg_access_gc_9_0[] = {</a>
<a name="716"><span class="lineNum">     716 </span>            :         {SOC15_REG_ENTRY(GC, 0, mmGRBM_GFX_INDEX)},</a>
<a name="717"><span class="lineNum">     717 </span>            :         {SOC15_REG_ENTRY(GC, 0, mmSQ_IND_INDEX)},</a>
<a name="718"><span class="lineNum">     718 </span>            : };</a>
<a name="719"><span class="lineNum">     719 </span>            : </a>
<a name="720"><span class="lineNum">     720 </span>            : static const u32 GFX_RLC_SRM_INDEX_CNTL_ADDR_OFFSETS[] =</a>
<a name="721"><span class="lineNum">     721 </span>            : {</a>
<a name="722"><span class="lineNum">     722 </span>            :         mmRLC_SRM_INDEX_CNTL_ADDR_0 - mmRLC_SRM_INDEX_CNTL_ADDR_0,</a>
<a name="723"><span class="lineNum">     723 </span>            :         mmRLC_SRM_INDEX_CNTL_ADDR_1 - mmRLC_SRM_INDEX_CNTL_ADDR_0,</a>
<a name="724"><span class="lineNum">     724 </span>            :         mmRLC_SRM_INDEX_CNTL_ADDR_2 - mmRLC_SRM_INDEX_CNTL_ADDR_0,</a>
<a name="725"><span class="lineNum">     725 </span>            :         mmRLC_SRM_INDEX_CNTL_ADDR_3 - mmRLC_SRM_INDEX_CNTL_ADDR_0,</a>
<a name="726"><span class="lineNum">     726 </span>            :         mmRLC_SRM_INDEX_CNTL_ADDR_4 - mmRLC_SRM_INDEX_CNTL_ADDR_0,</a>
<a name="727"><span class="lineNum">     727 </span>            :         mmRLC_SRM_INDEX_CNTL_ADDR_5 - mmRLC_SRM_INDEX_CNTL_ADDR_0,</a>
<a name="728"><span class="lineNum">     728 </span>            :         mmRLC_SRM_INDEX_CNTL_ADDR_6 - mmRLC_SRM_INDEX_CNTL_ADDR_0,</a>
<a name="729"><span class="lineNum">     729 </span>            :         mmRLC_SRM_INDEX_CNTL_ADDR_7 - mmRLC_SRM_INDEX_CNTL_ADDR_0,</a>
<a name="730"><span class="lineNum">     730 </span>            : };</a>
<a name="731"><span class="lineNum">     731 </span>            : </a>
<a name="732"><span class="lineNum">     732 </span>            : static const u32 GFX_RLC_SRM_INDEX_CNTL_DATA_OFFSETS[] =</a>
<a name="733"><span class="lineNum">     733 </span>            : {</a>
<a name="734"><span class="lineNum">     734 </span>            :         mmRLC_SRM_INDEX_CNTL_DATA_0 - mmRLC_SRM_INDEX_CNTL_DATA_0,</a>
<a name="735"><span class="lineNum">     735 </span>            :         mmRLC_SRM_INDEX_CNTL_DATA_1 - mmRLC_SRM_INDEX_CNTL_DATA_0,</a>
<a name="736"><span class="lineNum">     736 </span>            :         mmRLC_SRM_INDEX_CNTL_DATA_2 - mmRLC_SRM_INDEX_CNTL_DATA_0,</a>
<a name="737"><span class="lineNum">     737 </span>            :         mmRLC_SRM_INDEX_CNTL_DATA_3 - mmRLC_SRM_INDEX_CNTL_DATA_0,</a>
<a name="738"><span class="lineNum">     738 </span>            :         mmRLC_SRM_INDEX_CNTL_DATA_4 - mmRLC_SRM_INDEX_CNTL_DATA_0,</a>
<a name="739"><span class="lineNum">     739 </span>            :         mmRLC_SRM_INDEX_CNTL_DATA_5 - mmRLC_SRM_INDEX_CNTL_DATA_0,</a>
<a name="740"><span class="lineNum">     740 </span>            :         mmRLC_SRM_INDEX_CNTL_DATA_6 - mmRLC_SRM_INDEX_CNTL_DATA_0,</a>
<a name="741"><span class="lineNum">     741 </span>            :         mmRLC_SRM_INDEX_CNTL_DATA_7 - mmRLC_SRM_INDEX_CNTL_DATA_0,</a>
<a name="742"><span class="lineNum">     742 </span>            : };</a>
<a name="743"><span class="lineNum">     743 </span>            : </a>
<a name="744"><span class="lineNum">     744 </span>            : #define VEGA10_GB_ADDR_CONFIG_GOLDEN 0x2a114042</a>
<a name="745"><span class="lineNum">     745 </span>            : #define VEGA12_GB_ADDR_CONFIG_GOLDEN 0x24104041</a>
<a name="746"><span class="lineNum">     746 </span>            : #define RAVEN_GB_ADDR_CONFIG_GOLDEN 0x24000042</a>
<a name="747"><span class="lineNum">     747 </span>            : #define RAVEN2_GB_ADDR_CONFIG_GOLDEN 0x26013041</a>
<a name="748"><span class="lineNum">     748 </span>            : </a>
<a name="749"><span class="lineNum">     749 </span>            : static void gfx_v9_0_set_ring_funcs(struct amdgpu_device *adev);</a>
<a name="750"><span class="lineNum">     750 </span>            : static void gfx_v9_0_set_irq_funcs(struct amdgpu_device *adev);</a>
<a name="751"><span class="lineNum">     751 </span>            : static void gfx_v9_0_set_gds_init(struct amdgpu_device *adev);</a>
<a name="752"><span class="lineNum">     752 </span>            : static void gfx_v9_0_set_rlc_funcs(struct amdgpu_device *adev);</a>
<a name="753"><span class="lineNum">     753 </span>            : static int gfx_v9_0_get_cu_info(struct amdgpu_device *adev,</a>
<a name="754"><span class="lineNum">     754 </span>            :                                 struct amdgpu_cu_info *cu_info);</a>
<a name="755"><span class="lineNum">     755 </span>            : static uint64_t gfx_v9_0_get_gpu_clock_counter(struct amdgpu_device *adev);</a>
<a name="756"><span class="lineNum">     756 </span>            : static void gfx_v9_0_ring_emit_de_meta(struct amdgpu_ring *ring);</a>
<a name="757"><span class="lineNum">     757 </span>            : static u64 gfx_v9_0_ring_get_rptr_compute(struct amdgpu_ring *ring);</a>
<a name="758"><span class="lineNum">     758 </span>            : static void gfx_v9_0_query_ras_error_count(struct amdgpu_device *adev,</a>
<a name="759"><span class="lineNum">     759 </span>            :                                           void *ras_error_status);</a>
<a name="760"><span class="lineNum">     760 </span>            : static int gfx_v9_0_ras_error_inject(struct amdgpu_device *adev,</a>
<a name="761"><span class="lineNum">     761 </span>            :                                      void *inject_if);</a>
<a name="762"><span class="lineNum">     762 </span>            : static void gfx_v9_0_reset_ras_error_count(struct amdgpu_device *adev);</a>
<a name="763"><span class="lineNum">     763 </span>            : </a>
<a name="764"><span class="lineNum">     764 </span><span class="lineNoCov">          0 : static void gfx_v9_0_kiq_set_resources(struct amdgpu_ring *kiq_ring,</span></a>
<a name="765"><span class="lineNum">     765 </span>            :                                 uint64_t queue_mask)</a>
<a name="766"><span class="lineNum">     766 </span>            : {</a>
<a name="767"><span class="lineNum">     767 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(kiq_ring, PACKET3(PACKET3_SET_RESOURCES, 6));</span></a>
<a name="768"><span class="lineNum">     768 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(kiq_ring,</span></a>
<a name="769"><span class="lineNum">     769 </span>            :                 PACKET3_SET_RESOURCES_VMID_MASK(0) |</a>
<a name="770"><span class="lineNum">     770 </span>            :                 /* vmid_mask:0* queue_type:0 (KIQ) */</a>
<a name="771"><span class="lineNum">     771 </span>            :                 PACKET3_SET_RESOURCES_QUEUE_TYPE(0));</a>
<a name="772"><span class="lineNum">     772 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(kiq_ring,</span></a>
<a name="773"><span class="lineNum">     773 </span>            :                         lower_32_bits(queue_mask));     /* queue mask lo */</a>
<a name="774"><span class="lineNum">     774 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(kiq_ring,</span></a>
<a name="775"><span class="lineNum">     775 </span><span class="lineNoCov">          0 :                         upper_32_bits(queue_mask));     /* queue mask hi */</span></a>
<a name="776"><span class="lineNum">     776 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(kiq_ring, 0); /* gws mask lo */</span></a>
<a name="777"><span class="lineNum">     777 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(kiq_ring, 0); /* gws mask hi */</span></a>
<a name="778"><span class="lineNum">     778 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(kiq_ring, 0); /* oac mask */</span></a>
<a name="779"><span class="lineNum">     779 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(kiq_ring, 0); /* gds heap base:0, gds heap size:0 */</span></a>
<a name="780"><span class="lineNum">     780 </span><span class="lineNoCov">          0 : }</span></a>
<a name="781"><span class="lineNum">     781 </span>            : </a>
<a name="782"><span class="lineNum">     782 </span><span class="lineNoCov">          0 : static void gfx_v9_0_kiq_map_queues(struct amdgpu_ring *kiq_ring,</span></a>
<a name="783"><span class="lineNum">     783 </span>            :                                  struct amdgpu_ring *ring)</a>
<a name="784"><span class="lineNum">     784 </span>            : {</a>
<a name="785"><span class="lineNum">     785 </span><span class="lineNoCov">          0 :         uint64_t mqd_addr = amdgpu_bo_gpu_offset(ring-&gt;mqd_obj);</span></a>
<a name="786"><span class="lineNum">     786 </span><span class="lineNoCov">          0 :         uint64_t wptr_addr = ring-&gt;wptr_gpu_addr;</span></a>
<a name="787"><span class="lineNum">     787 </span><span class="lineNoCov">          0 :         uint32_t eng_sel = ring-&gt;funcs-&gt;type == AMDGPU_RING_TYPE_GFX ? 4 : 0;</span></a>
<a name="788"><span class="lineNum">     788 </span>            : </a>
<a name="789"><span class="lineNum">     789 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(kiq_ring, PACKET3(PACKET3_MAP_QUEUES, 5));</span></a>
<a name="790"><span class="lineNum">     790 </span>            :         /* Q_sel:0, vmid:0, vidmem: 1, engine:0, num_Q:1*/</a>
<a name="791"><span class="lineNum">     791 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(kiq_ring, /* Q_sel: 0, vmid: 0, engine: 0, num_Q: 1 */</span></a>
<a name="792"><span class="lineNum">     792 </span>            :                          PACKET3_MAP_QUEUES_QUEUE_SEL(0) | /* Queue_Sel */</a>
<a name="793"><span class="lineNum">     793 </span><span class="lineNoCov">          0 :                          PACKET3_MAP_QUEUES_VMID(0) | /* VMID */</span></a>
<a name="794"><span class="lineNum">     794 </span><span class="lineNoCov">          0 :                          PACKET3_MAP_QUEUES_QUEUE(ring-&gt;queue) |</span></a>
<a name="795"><span class="lineNum">     795 </span><span class="lineNoCov">          0 :                          PACKET3_MAP_QUEUES_PIPE(ring-&gt;pipe) |</span></a>
<a name="796"><span class="lineNum">     796 </span><span class="lineNoCov">          0 :                          PACKET3_MAP_QUEUES_ME((ring-&gt;me == 1 ? 0 : 1)) |</span></a>
<a name="797"><span class="lineNum">     797 </span>            :                          /*queue_type: normal compute queue */</a>
<a name="798"><span class="lineNum">     798 </span><span class="lineNoCov">          0 :                          PACKET3_MAP_QUEUES_QUEUE_TYPE(0) |</span></a>
<a name="799"><span class="lineNum">     799 </span>            :                          /* alloc format: all_on_one_pipe */</a>
<a name="800"><span class="lineNum">     800 </span><span class="lineNoCov">          0 :                          PACKET3_MAP_QUEUES_ALLOC_FORMAT(0) |</span></a>
<a name="801"><span class="lineNum">     801 </span><span class="lineNoCov">          0 :                          PACKET3_MAP_QUEUES_ENGINE_SEL(eng_sel) |</span></a>
<a name="802"><span class="lineNum">     802 </span>            :                          /* num_queues: must be 1 */</a>
<a name="803"><span class="lineNum">     803 </span>            :                          PACKET3_MAP_QUEUES_NUM_QUEUES(1));</a>
<a name="804"><span class="lineNum">     804 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(kiq_ring,</span></a>
<a name="805"><span class="lineNum">     805 </span><span class="lineNoCov">          0 :                         PACKET3_MAP_QUEUES_DOORBELL_OFFSET(ring-&gt;doorbell_index));</span></a>
<a name="806"><span class="lineNum">     806 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(kiq_ring, lower_32_bits(mqd_addr));</span></a>
<a name="807"><span class="lineNum">     807 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(kiq_ring, upper_32_bits(mqd_addr));</span></a>
<a name="808"><span class="lineNum">     808 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(kiq_ring, lower_32_bits(wptr_addr));</span></a>
<a name="809"><span class="lineNum">     809 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(kiq_ring, upper_32_bits(wptr_addr));</span></a>
<a name="810"><span class="lineNum">     810 </span><span class="lineNoCov">          0 : }</span></a>
<a name="811"><span class="lineNum">     811 </span>            : </a>
<a name="812"><span class="lineNum">     812 </span><span class="lineNoCov">          0 : static void gfx_v9_0_kiq_unmap_queues(struct amdgpu_ring *kiq_ring,</span></a>
<a name="813"><span class="lineNum">     813 </span>            :                                    struct amdgpu_ring *ring,</a>
<a name="814"><span class="lineNum">     814 </span>            :                                    enum amdgpu_unmap_queues_action action,</a>
<a name="815"><span class="lineNum">     815 </span>            :                                    u64 gpu_addr, u64 seq)</a>
<a name="816"><span class="lineNum">     816 </span>            : {</a>
<a name="817"><span class="lineNum">     817 </span><span class="lineNoCov">          0 :         uint32_t eng_sel = ring-&gt;funcs-&gt;type == AMDGPU_RING_TYPE_GFX ? 4 : 0;</span></a>
<a name="818"><span class="lineNum">     818 </span>            : </a>
<a name="819"><span class="lineNum">     819 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(kiq_ring, PACKET3(PACKET3_UNMAP_QUEUES, 4));</span></a>
<a name="820"><span class="lineNum">     820 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(kiq_ring, /* Q_sel: 0, vmid: 0, engine: 0, num_Q: 1 */</span></a>
<a name="821"><span class="lineNum">     821 </span>            :                           PACKET3_UNMAP_QUEUES_ACTION(action) |</a>
<a name="822"><span class="lineNum">     822 </span><span class="lineNoCov">          0 :                           PACKET3_UNMAP_QUEUES_QUEUE_SEL(0) |</span></a>
<a name="823"><span class="lineNum">     823 </span><span class="lineNoCov">          0 :                           PACKET3_UNMAP_QUEUES_ENGINE_SEL(eng_sel) |</span></a>
<a name="824"><span class="lineNum">     824 </span>            :                           PACKET3_UNMAP_QUEUES_NUM_QUEUES(1));</a>
<a name="825"><span class="lineNum">     825 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(kiq_ring,</span></a>
<a name="826"><span class="lineNum">     826 </span><span class="lineNoCov">          0 :                         PACKET3_UNMAP_QUEUES_DOORBELL_OFFSET0(ring-&gt;doorbell_index));</span></a>
<a name="827"><span class="lineNum">     827 </span>            : </a>
<a name="828"><span class="lineNum">     828 </span><span class="lineNoCov">          0 :         if (action == PREEMPT_QUEUES_NO_UNMAP) {</span></a>
<a name="829"><span class="lineNum">     829 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(kiq_ring, lower_32_bits(gpu_addr));</span></a>
<a name="830"><span class="lineNum">     830 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(kiq_ring, upper_32_bits(gpu_addr));</span></a>
<a name="831"><span class="lineNum">     831 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(kiq_ring, seq);</span></a>
<a name="832"><span class="lineNum">     832 </span>            :         } else {</a>
<a name="833"><span class="lineNum">     833 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(kiq_ring, 0);</span></a>
<a name="834"><span class="lineNum">     834 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(kiq_ring, 0);</span></a>
<a name="835"><span class="lineNum">     835 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(kiq_ring, 0);</span></a>
<a name="836"><span class="lineNum">     836 </span>            :         }</a>
<a name="837"><span class="lineNum">     837 </span><span class="lineNoCov">          0 : }</span></a>
<a name="838"><span class="lineNum">     838 </span>            : </a>
<a name="839"><span class="lineNum">     839 </span><span class="lineNoCov">          0 : static void gfx_v9_0_kiq_query_status(struct amdgpu_ring *kiq_ring,</span></a>
<a name="840"><span class="lineNum">     840 </span>            :                                    struct amdgpu_ring *ring,</a>
<a name="841"><span class="lineNum">     841 </span>            :                                    u64 addr,</a>
<a name="842"><span class="lineNum">     842 </span>            :                                    u64 seq)</a>
<a name="843"><span class="lineNum">     843 </span>            : {</a>
<a name="844"><span class="lineNum">     844 </span><span class="lineNoCov">          0 :         uint32_t eng_sel = ring-&gt;funcs-&gt;type == AMDGPU_RING_TYPE_GFX ? 4 : 0;</span></a>
<a name="845"><span class="lineNum">     845 </span>            : </a>
<a name="846"><span class="lineNum">     846 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(kiq_ring, PACKET3(PACKET3_QUERY_STATUS, 5));</span></a>
<a name="847"><span class="lineNum">     847 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(kiq_ring,</span></a>
<a name="848"><span class="lineNum">     848 </span>            :                           PACKET3_QUERY_STATUS_CONTEXT_ID(0) |</a>
<a name="849"><span class="lineNum">     849 </span>            :                           PACKET3_QUERY_STATUS_INTERRUPT_SEL(0) |</a>
<a name="850"><span class="lineNum">     850 </span>            :                           PACKET3_QUERY_STATUS_COMMAND(2));</a>
<a name="851"><span class="lineNum">     851 </span>            :         /* Q_sel: 0, vmid: 0, engine: 0, num_Q: 1 */</a>
<a name="852"><span class="lineNum">     852 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(kiq_ring,</span></a>
<a name="853"><span class="lineNum">     853 </span><span class="lineNoCov">          0 :                         PACKET3_QUERY_STATUS_DOORBELL_OFFSET(ring-&gt;doorbell_index) |</span></a>
<a name="854"><span class="lineNum">     854 </span><span class="lineNoCov">          0 :                         PACKET3_QUERY_STATUS_ENG_SEL(eng_sel));</span></a>
<a name="855"><span class="lineNum">     855 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(kiq_ring, lower_32_bits(addr));</span></a>
<a name="856"><span class="lineNum">     856 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(kiq_ring, upper_32_bits(addr));</span></a>
<a name="857"><span class="lineNum">     857 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(kiq_ring, lower_32_bits(seq));</span></a>
<a name="858"><span class="lineNum">     858 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(kiq_ring, upper_32_bits(seq));</span></a>
<a name="859"><span class="lineNum">     859 </span><span class="lineNoCov">          0 : }</span></a>
<a name="860"><span class="lineNum">     860 </span>            : </a>
<a name="861"><span class="lineNum">     861 </span><span class="lineNoCov">          0 : static void gfx_v9_0_kiq_invalidate_tlbs(struct amdgpu_ring *kiq_ring,</span></a>
<a name="862"><span class="lineNum">     862 </span>            :                                 uint16_t pasid, uint32_t flush_type,</a>
<a name="863"><span class="lineNum">     863 </span>            :                                 bool all_hub)</a>
<a name="864"><span class="lineNum">     864 </span>            : {</a>
<a name="865"><span class="lineNum">     865 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(kiq_ring, PACKET3(PACKET3_INVALIDATE_TLBS, 0));</span></a>
<a name="866"><span class="lineNum">     866 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(kiq_ring,</span></a>
<a name="867"><span class="lineNum">     867 </span><span class="lineNoCov">          0 :                         PACKET3_INVALIDATE_TLBS_DST_SEL(1) |</span></a>
<a name="868"><span class="lineNum">     868 </span><span class="lineNoCov">          0 :                         PACKET3_INVALIDATE_TLBS_ALL_HUB(all_hub) |</span></a>
<a name="869"><span class="lineNum">     869 </span><span class="lineNoCov">          0 :                         PACKET3_INVALIDATE_TLBS_PASID(pasid) |</span></a>
<a name="870"><span class="lineNum">     870 </span><span class="lineNoCov">          0 :                         PACKET3_INVALIDATE_TLBS_FLUSH_TYPE(flush_type));</span></a>
<a name="871"><span class="lineNum">     871 </span><span class="lineNoCov">          0 : }</span></a>
<a name="872"><span class="lineNum">     872 </span>            : </a>
<a name="873"><span class="lineNum">     873 </span>            : static const struct kiq_pm4_funcs gfx_v9_0_kiq_pm4_funcs = {</a>
<a name="874"><span class="lineNum">     874 </span>            :         .kiq_set_resources = gfx_v9_0_kiq_set_resources,</a>
<a name="875"><span class="lineNum">     875 </span>            :         .kiq_map_queues = gfx_v9_0_kiq_map_queues,</a>
<a name="876"><span class="lineNum">     876 </span>            :         .kiq_unmap_queues = gfx_v9_0_kiq_unmap_queues,</a>
<a name="877"><span class="lineNum">     877 </span>            :         .kiq_query_status = gfx_v9_0_kiq_query_status,</a>
<a name="878"><span class="lineNum">     878 </span>            :         .kiq_invalidate_tlbs = gfx_v9_0_kiq_invalidate_tlbs,</a>
<a name="879"><span class="lineNum">     879 </span>            :         .set_resources_size = 8,</a>
<a name="880"><span class="lineNum">     880 </span>            :         .map_queues_size = 7,</a>
<a name="881"><span class="lineNum">     881 </span>            :         .unmap_queues_size = 6,</a>
<a name="882"><span class="lineNum">     882 </span>            :         .query_status_size = 7,</a>
<a name="883"><span class="lineNum">     883 </span>            :         .invalidate_tlbs_size = 2,</a>
<a name="884"><span class="lineNum">     884 </span>            : };</a>
<a name="885"><span class="lineNum">     885 </span>            : </a>
<a name="886"><span class="lineNum">     886 </span>            : static void gfx_v9_0_set_kiq_pm4_funcs(struct amdgpu_device *adev)</a>
<a name="887"><span class="lineNum">     887 </span>            : {</a>
<a name="888"><span class="lineNum">     888 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.kiq.pmf = &amp;gfx_v9_0_kiq_pm4_funcs;</span></a>
<a name="889"><span class="lineNum">     889 </span>            : }</a>
<a name="890"><span class="lineNum">     890 </span>            : </a>
<a name="891"><span class="lineNum">     891 </span><span class="lineNoCov">          0 : static void gfx_v9_0_init_golden_registers(struct amdgpu_device *adev)</span></a>
<a name="892"><span class="lineNum">     892 </span>            : {</a>
<a name="893"><span class="lineNum">     893 </span><span class="lineNoCov">          0 :         switch (adev-&gt;ip_versions[GC_HWIP][0]) {</span></a>
<a name="894"><span class="lineNum">     894 </span>            :         case IP_VERSION(9, 0, 1):</a>
<a name="895"><span class="lineNum">     895 </span><span class="lineNoCov">          0 :                 soc15_program_register_sequence(adev,</span></a>
<a name="896"><span class="lineNum">     896 </span>            :                                                 golden_settings_gc_9_0,</a>
<a name="897"><span class="lineNum">     897 </span>            :                                                 ARRAY_SIZE(golden_settings_gc_9_0));</a>
<a name="898"><span class="lineNum">     898 </span><span class="lineNoCov">          0 :                 soc15_program_register_sequence(adev,</span></a>
<a name="899"><span class="lineNum">     899 </span>            :                                                 golden_settings_gc_9_0_vg10,</a>
<a name="900"><span class="lineNum">     900 </span>            :                                                 ARRAY_SIZE(golden_settings_gc_9_0_vg10));</a>
<a name="901"><span class="lineNum">     901 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="902"><span class="lineNum">     902 </span>            :         case IP_VERSION(9, 2, 1):</a>
<a name="903"><span class="lineNum">     903 </span><span class="lineNoCov">          0 :                 soc15_program_register_sequence(adev,</span></a>
<a name="904"><span class="lineNum">     904 </span>            :                                                 golden_settings_gc_9_2_1,</a>
<a name="905"><span class="lineNum">     905 </span>            :                                                 ARRAY_SIZE(golden_settings_gc_9_2_1));</a>
<a name="906"><span class="lineNum">     906 </span><span class="lineNoCov">          0 :                 soc15_program_register_sequence(adev,</span></a>
<a name="907"><span class="lineNum">     907 </span>            :                                                 golden_settings_gc_9_2_1_vg12,</a>
<a name="908"><span class="lineNum">     908 </span>            :                                                 ARRAY_SIZE(golden_settings_gc_9_2_1_vg12));</a>
<a name="909"><span class="lineNum">     909 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="910"><span class="lineNum">     910 </span>            :         case IP_VERSION(9, 4, 0):</a>
<a name="911"><span class="lineNum">     911 </span><span class="lineNoCov">          0 :                 soc15_program_register_sequence(adev,</span></a>
<a name="912"><span class="lineNum">     912 </span>            :                                                 golden_settings_gc_9_0,</a>
<a name="913"><span class="lineNum">     913 </span>            :                                                 ARRAY_SIZE(golden_settings_gc_9_0));</a>
<a name="914"><span class="lineNum">     914 </span><span class="lineNoCov">          0 :                 soc15_program_register_sequence(adev,</span></a>
<a name="915"><span class="lineNum">     915 </span>            :                                                 golden_settings_gc_9_0_vg20,</a>
<a name="916"><span class="lineNum">     916 </span>            :                                                 ARRAY_SIZE(golden_settings_gc_9_0_vg20));</a>
<a name="917"><span class="lineNum">     917 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="918"><span class="lineNum">     918 </span>            :         case IP_VERSION(9, 4, 1):</a>
<a name="919"><span class="lineNum">     919 </span><span class="lineNoCov">          0 :                 soc15_program_register_sequence(adev,</span></a>
<a name="920"><span class="lineNum">     920 </span>            :                                                 golden_settings_gc_9_4_1_arct,</a>
<a name="921"><span class="lineNum">     921 </span>            :                                                 ARRAY_SIZE(golden_settings_gc_9_4_1_arct));</a>
<a name="922"><span class="lineNum">     922 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="923"><span class="lineNum">     923 </span>            :         case IP_VERSION(9, 2, 2):</a>
<a name="924"><span class="lineNum">     924 </span>            :         case IP_VERSION(9, 1, 0):</a>
<a name="925"><span class="lineNum">     925 </span><span class="lineNoCov">          0 :                 soc15_program_register_sequence(adev, golden_settings_gc_9_1,</span></a>
<a name="926"><span class="lineNum">     926 </span>            :                                                 ARRAY_SIZE(golden_settings_gc_9_1));</a>
<a name="927"><span class="lineNum">     927 </span><span class="lineNoCov">          0 :                 if (adev-&gt;apu_flags &amp; AMD_APU_IS_RAVEN2)</span></a>
<a name="928"><span class="lineNum">     928 </span><span class="lineNoCov">          0 :                         soc15_program_register_sequence(adev,</span></a>
<a name="929"><span class="lineNum">     929 </span>            :                                                         golden_settings_gc_9_1_rv2,</a>
<a name="930"><span class="lineNum">     930 </span>            :                                                         ARRAY_SIZE(golden_settings_gc_9_1_rv2));</a>
<a name="931"><span class="lineNum">     931 </span>            :                 else</a>
<a name="932"><span class="lineNum">     932 </span><span class="lineNoCov">          0 :                         soc15_program_register_sequence(adev,</span></a>
<a name="933"><span class="lineNum">     933 </span>            :                                                         golden_settings_gc_9_1_rv1,</a>
<a name="934"><span class="lineNum">     934 </span>            :                                                         ARRAY_SIZE(golden_settings_gc_9_1_rv1));</a>
<a name="935"><span class="lineNum">     935 </span>            :                 break;</a>
<a name="936"><span class="lineNum">     936 </span>            :          case IP_VERSION(9, 3, 0):</a>
<a name="937"><span class="lineNum">     937 </span><span class="lineNoCov">          0 :                 soc15_program_register_sequence(adev,</span></a>
<a name="938"><span class="lineNum">     938 </span>            :                                                 golden_settings_gc_9_1_rn,</a>
<a name="939"><span class="lineNum">     939 </span>            :                                                 ARRAY_SIZE(golden_settings_gc_9_1_rn));</a>
<a name="940"><span class="lineNum">     940 </span><span class="lineNoCov">          0 :                 return; /* for renoir, don't need common goldensetting */</span></a>
<a name="941"><span class="lineNum">     941 </span>            :         case IP_VERSION(9, 4, 2):</a>
<a name="942"><span class="lineNum">     942 </span><span class="lineNoCov">          0 :                 gfx_v9_4_2_init_golden_registers(adev,</span></a>
<a name="943"><span class="lineNum">     943 </span><span class="lineNoCov">          0 :                                                  adev-&gt;smuio.funcs-&gt;get_die_id(adev));</span></a>
<a name="944"><span class="lineNum">     944 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="945"><span class="lineNum">     945 </span>            :         default:</a>
<a name="946"><span class="lineNum">     946 </span>            :                 break;</a>
<a name="947"><span class="lineNum">     947 </span>            :         }</a>
<a name="948"><span class="lineNum">     948 </span>            : </a>
<a name="949"><span class="lineNum">     949 </span><span class="lineNoCov">          0 :         if ((adev-&gt;ip_versions[GC_HWIP][0] != IP_VERSION(9, 4, 1)) &amp;&amp;</span></a>
<a name="950"><span class="lineNum">     950 </span>            :             (adev-&gt;ip_versions[GC_HWIP][0] != IP_VERSION(9, 4, 2)))</a>
<a name="951"><span class="lineNum">     951 </span><span class="lineNoCov">          0 :                 soc15_program_register_sequence(adev, golden_settings_gc_9_x_common,</span></a>
<a name="952"><span class="lineNum">     952 </span>            :                                                 (const u32)ARRAY_SIZE(golden_settings_gc_9_x_common));</a>
<a name="953"><span class="lineNum">     953 </span>            : }</a>
<a name="954"><span class="lineNum">     954 </span>            : </a>
<a name="955"><span class="lineNum">     955 </span><span class="lineNoCov">          0 : static void gfx_v9_0_write_data_to_reg(struct amdgpu_ring *ring, int eng_sel,</span></a>
<a name="956"><span class="lineNum">     956 </span>            :                                        bool wc, uint32_t reg, uint32_t val)</a>
<a name="957"><span class="lineNum">     957 </span>            : {</a>
<a name="958"><span class="lineNum">     958 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKET3(PACKET3_WRITE_DATA, 3));</span></a>
<a name="959"><span class="lineNum">     959 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, WRITE_DATA_ENGINE_SEL(eng_sel) |</span></a>
<a name="960"><span class="lineNum">     960 </span><span class="lineNoCov">          0 :                                 WRITE_DATA_DST_SEL(0) |</span></a>
<a name="961"><span class="lineNum">     961 </span><span class="lineNoCov">          0 :                                 (wc ? WR_CONFIRM : 0));</span></a>
<a name="962"><span class="lineNum">     962 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, reg);</span></a>
<a name="963"><span class="lineNum">     963 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0);</span></a>
<a name="964"><span class="lineNum">     964 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, val);</span></a>
<a name="965"><span class="lineNum">     965 </span><span class="lineNoCov">          0 : }</span></a>
<a name="966"><span class="lineNum">     966 </span>            : </a>
<a name="967"><span class="lineNum">     967 </span><span class="lineNoCov">          0 : static void gfx_v9_0_wait_reg_mem(struct amdgpu_ring *ring, int eng_sel,</span></a>
<a name="968"><span class="lineNum">     968 </span>            :                                   int mem_space, int opt, uint32_t addr0,</a>
<a name="969"><span class="lineNum">     969 </span>            :                                   uint32_t addr1, uint32_t ref, uint32_t mask,</a>
<a name="970"><span class="lineNum">     970 </span>            :                                   uint32_t inv)</a>
<a name="971"><span class="lineNum">     971 </span>            : {</a>
<a name="972"><span class="lineNum">     972 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKET3(PACKET3_WAIT_REG_MEM, 5));</span></a>
<a name="973"><span class="lineNum">     973 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring,</span></a>
<a name="974"><span class="lineNum">     974 </span>            :                                  /* memory (1) or register (0) */</a>
<a name="975"><span class="lineNum">     975 </span><span class="lineNoCov">          0 :                                  (WAIT_REG_MEM_MEM_SPACE(mem_space) |</span></a>
<a name="976"><span class="lineNum">     976 </span><span class="lineNoCov">          0 :                                  WAIT_REG_MEM_OPERATION(opt) | /* wait */</span></a>
<a name="977"><span class="lineNum">     977 </span><span class="lineNoCov">          0 :                                  WAIT_REG_MEM_FUNCTION(3) |  /* equal */</span></a>
<a name="978"><span class="lineNum">     978 </span><span class="lineNoCov">          0 :                                  WAIT_REG_MEM_ENGINE(eng_sel)));</span></a>
<a name="979"><span class="lineNum">     979 </span>            : </a>
<a name="980"><span class="lineNum">     980 </span><span class="lineNoCov">          0 :         if (mem_space)</span></a>
<a name="981"><span class="lineNum">     981 </span><span class="lineNoCov">          0 :                 BUG_ON(addr0 &amp; 0x3); /* Dword align */</span></a>
<a name="982"><span class="lineNum">     982 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, addr0);</span></a>
<a name="983"><span class="lineNum">     983 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, addr1);</span></a>
<a name="984"><span class="lineNum">     984 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, ref);</span></a>
<a name="985"><span class="lineNum">     985 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, mask);</span></a>
<a name="986"><span class="lineNum">     986 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, inv); /* poll interval */</span></a>
<a name="987"><span class="lineNum">     987 </span><span class="lineNoCov">          0 : }</span></a>
<a name="988"><span class="lineNum">     988 </span>            : </a>
<a name="989"><span class="lineNum">     989 </span><span class="lineNoCov">          0 : static int gfx_v9_0_ring_test_ring(struct amdgpu_ring *ring)</span></a>
<a name="990"><span class="lineNum">     990 </span>            : {</a>
<a name="991"><span class="lineNum">     991 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="992"><span class="lineNum">     992 </span><span class="lineNoCov">          0 :         uint32_t scratch = SOC15_REG_OFFSET(GC, 0, mmSCRATCH_REG0);</span></a>
<a name="993"><span class="lineNum">     993 </span><span class="lineNoCov">          0 :         uint32_t tmp = 0;</span></a>
<a name="994"><span class="lineNum">     994 </span>            :         unsigned i;</a>
<a name="995"><span class="lineNum">     995 </span>            :         int r;</a>
<a name="996"><span class="lineNum">     996 </span>            : </a>
<a name="997"><span class="lineNum">     997 </span><span class="lineNoCov">          0 :         WREG32(scratch, 0xCAFEDEAD);</span></a>
<a name="998"><span class="lineNum">     998 </span><span class="lineNoCov">          0 :         r = amdgpu_ring_alloc(ring, 3);</span></a>
<a name="999"><span class="lineNum">     999 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="1000"><span class="lineNum">    1000 </span>            :                 return r;</a>
<a name="1001"><span class="lineNum">    1001 </span>            : </a>
<a name="1002"><span class="lineNum">    1002 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKET3(PACKET3_SET_UCONFIG_REG, 1));</span></a>
<a name="1003"><span class="lineNum">    1003 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, scratch - PACKET3_SET_UCONFIG_REG_START);</span></a>
<a name="1004"><span class="lineNum">    1004 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0xDEADBEEF);</span></a>
<a name="1005"><span class="lineNum">    1005 </span><span class="lineNoCov">          0 :         amdgpu_ring_commit(ring);</span></a>
<a name="1006"><span class="lineNum">    1006 </span>            : </a>
<a name="1007"><span class="lineNum">    1007 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;usec_timeout; i++) {</span></a>
<a name="1008"><span class="lineNum">    1008 </span><span class="lineNoCov">          0 :                 tmp = RREG32(scratch);</span></a>
<a name="1009"><span class="lineNum">    1009 </span><span class="lineNoCov">          0 :                 if (tmp == 0xDEADBEEF)</span></a>
<a name="1010"><span class="lineNum">    1010 </span>            :                         break;</a>
<a name="1011"><span class="lineNum">    1011 </span><span class="lineNoCov">          0 :                 udelay(1);</span></a>
<a name="1012"><span class="lineNum">    1012 </span>            :         }</a>
<a name="1013"><span class="lineNum">    1013 </span>            : </a>
<a name="1014"><span class="lineNum">    1014 </span><span class="lineNoCov">          0 :         if (i &gt;= adev-&gt;usec_timeout)</span></a>
<a name="1015"><span class="lineNum">    1015 </span><span class="lineNoCov">          0 :                 r = -ETIMEDOUT;</span></a>
<a name="1016"><span class="lineNum">    1016 </span>            :         return r;</a>
<a name="1017"><span class="lineNum">    1017 </span>            : }</a>
<a name="1018"><span class="lineNum">    1018 </span>            : </a>
<a name="1019"><span class="lineNum">    1019 </span><span class="lineNoCov">          0 : static int gfx_v9_0_ring_test_ib(struct amdgpu_ring *ring, long timeout)</span></a>
<a name="1020"><span class="lineNum">    1020 </span>            : {</a>
<a name="1021"><span class="lineNum">    1021 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="1022"><span class="lineNum">    1022 </span>            :         struct amdgpu_ib ib;</a>
<a name="1023"><span class="lineNum">    1023 </span><span class="lineNoCov">          0 :         struct dma_fence *f = NULL;</span></a>
<a name="1024"><span class="lineNum">    1024 </span>            : </a>
<a name="1025"><span class="lineNum">    1025 </span>            :         unsigned index;</a>
<a name="1026"><span class="lineNum">    1026 </span>            :         uint64_t gpu_addr;</a>
<a name="1027"><span class="lineNum">    1027 </span>            :         uint32_t tmp;</a>
<a name="1028"><span class="lineNum">    1028 </span>            :         long r;</a>
<a name="1029"><span class="lineNum">    1029 </span>            : </a>
<a name="1030"><span class="lineNum">    1030 </span><span class="lineNoCov">          0 :         r = amdgpu_device_wb_get(adev, &amp;index);</span></a>
<a name="1031"><span class="lineNum">    1031 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="1032"><span class="lineNum">    1032 </span>            :                 return r;</a>
<a name="1033"><span class="lineNum">    1033 </span>            : </a>
<a name="1034"><span class="lineNum">    1034 </span><span class="lineNoCov">          0 :         gpu_addr = adev-&gt;wb.gpu_addr + (index * 4);</span></a>
<a name="1035"><span class="lineNum">    1035 </span><span class="lineNoCov">          0 :         adev-&gt;wb.wb[index] = cpu_to_le32(0xCAFEDEAD);</span></a>
<a name="1036"><span class="lineNum">    1036 </span><span class="lineNoCov">          0 :         memset(&amp;ib, 0, sizeof(ib));</span></a>
<a name="1037"><span class="lineNum">    1037 </span><span class="lineNoCov">          0 :         r = amdgpu_ib_get(adev, NULL, 16,</span></a>
<a name="1038"><span class="lineNum">    1038 </span>            :                                         AMDGPU_IB_POOL_DIRECT, &amp;ib);</a>
<a name="1039"><span class="lineNum">    1039 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="1040"><span class="lineNum">    1040 </span>            :                 goto err1;</a>
<a name="1041"><span class="lineNum">    1041 </span>            : </a>
<a name="1042"><span class="lineNum">    1042 </span><span class="lineNoCov">          0 :         ib.ptr[0] = PACKET3(PACKET3_WRITE_DATA, 3);</span></a>
<a name="1043"><span class="lineNum">    1043 </span><span class="lineNoCov">          0 :         ib.ptr[1] = WRITE_DATA_DST_SEL(5) | WR_CONFIRM;</span></a>
<a name="1044"><span class="lineNum">    1044 </span><span class="lineNoCov">          0 :         ib.ptr[2] = lower_32_bits(gpu_addr);</span></a>
<a name="1045"><span class="lineNum">    1045 </span><span class="lineNoCov">          0 :         ib.ptr[3] = upper_32_bits(gpu_addr);</span></a>
<a name="1046"><span class="lineNum">    1046 </span><span class="lineNoCov">          0 :         ib.ptr[4] = 0xDEADBEEF;</span></a>
<a name="1047"><span class="lineNum">    1047 </span><span class="lineNoCov">          0 :         ib.length_dw = 5;</span></a>
<a name="1048"><span class="lineNum">    1048 </span>            : </a>
<a name="1049"><span class="lineNum">    1049 </span><span class="lineNoCov">          0 :         r = amdgpu_ib_schedule(ring, 1, &amp;ib, NULL, &amp;f);</span></a>
<a name="1050"><span class="lineNum">    1050 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="1051"><span class="lineNum">    1051 </span>            :                 goto err2;</a>
<a name="1052"><span class="lineNum">    1052 </span>            : </a>
<a name="1053"><span class="lineNum">    1053 </span><span class="lineNoCov">          0 :         r = dma_fence_wait_timeout(f, false, timeout);</span></a>
<a name="1054"><span class="lineNum">    1054 </span><span class="lineNoCov">          0 :         if (r == 0) {</span></a>
<a name="1055"><span class="lineNum">    1055 </span>            :                 r = -ETIMEDOUT;</a>
<a name="1056"><span class="lineNum">    1056 </span>            :                 goto err2;</a>
<a name="1057"><span class="lineNum">    1057 </span><span class="lineNoCov">          0 :         } else if (r &lt; 0) {</span></a>
<a name="1058"><span class="lineNum">    1058 </span>            :                 goto err2;</a>
<a name="1059"><span class="lineNum">    1059 </span>            :         }</a>
<a name="1060"><span class="lineNum">    1060 </span>            : </a>
<a name="1061"><span class="lineNum">    1061 </span><span class="lineNoCov">          0 :         tmp = adev-&gt;wb.wb[index];</span></a>
<a name="1062"><span class="lineNum">    1062 </span><span class="lineNoCov">          0 :         if (tmp == 0xDEADBEEF)</span></a>
<a name="1063"><span class="lineNum">    1063 </span>            :                 r = 0;</a>
<a name="1064"><span class="lineNum">    1064 </span>            :         else</a>
<a name="1065"><span class="lineNum">    1065 </span><span class="lineNoCov">          0 :                 r = -EINVAL;</span></a>
<a name="1066"><span class="lineNum">    1066 </span>            : </a>
<a name="1067"><span class="lineNum">    1067 </span>            : err2:</a>
<a name="1068"><span class="lineNum">    1068 </span><span class="lineNoCov">          0 :         amdgpu_ib_free(adev, &amp;ib, NULL);</span></a>
<a name="1069"><span class="lineNum">    1069 </span><span class="lineNoCov">          0 :         dma_fence_put(f);</span></a>
<a name="1070"><span class="lineNum">    1070 </span>            : err1:</a>
<a name="1071"><span class="lineNum">    1071 </span><span class="lineNoCov">          0 :         amdgpu_device_wb_free(adev, index);</span></a>
<a name="1072"><span class="lineNum">    1072 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="1073"><span class="lineNum">    1073 </span>            : }</a>
<a name="1074"><span class="lineNum">    1074 </span>            : </a>
<a name="1075"><span class="lineNum">    1075 </span>            : </a>
<a name="1076"><span class="lineNum">    1076 </span><span class="lineNoCov">          0 : static void gfx_v9_0_free_microcode(struct amdgpu_device *adev)</span></a>
<a name="1077"><span class="lineNum">    1077 </span>            : {</a>
<a name="1078"><span class="lineNum">    1078 </span><span class="lineNoCov">          0 :         release_firmware(adev-&gt;gfx.pfp_fw);</span></a>
<a name="1079"><span class="lineNum">    1079 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.pfp_fw = NULL;</span></a>
<a name="1080"><span class="lineNum">    1080 </span><span class="lineNoCov">          0 :         release_firmware(adev-&gt;gfx.me_fw);</span></a>
<a name="1081"><span class="lineNum">    1081 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.me_fw = NULL;</span></a>
<a name="1082"><span class="lineNum">    1082 </span><span class="lineNoCov">          0 :         release_firmware(adev-&gt;gfx.ce_fw);</span></a>
<a name="1083"><span class="lineNum">    1083 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.ce_fw = NULL;</span></a>
<a name="1084"><span class="lineNum">    1084 </span><span class="lineNoCov">          0 :         release_firmware(adev-&gt;gfx.rlc_fw);</span></a>
<a name="1085"><span class="lineNum">    1085 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.rlc_fw = NULL;</span></a>
<a name="1086"><span class="lineNum">    1086 </span><span class="lineNoCov">          0 :         release_firmware(adev-&gt;gfx.mec_fw);</span></a>
<a name="1087"><span class="lineNum">    1087 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.mec_fw = NULL;</span></a>
<a name="1088"><span class="lineNum">    1088 </span><span class="lineNoCov">          0 :         release_firmware(adev-&gt;gfx.mec2_fw);</span></a>
<a name="1089"><span class="lineNum">    1089 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.mec2_fw = NULL;</span></a>
<a name="1090"><span class="lineNum">    1090 </span>            : </a>
<a name="1091"><span class="lineNum">    1091 </span><span class="lineNoCov">          0 :         kfree(adev-&gt;gfx.rlc.register_list_format);</span></a>
<a name="1092"><span class="lineNum">    1092 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1093"><span class="lineNum">    1093 </span>            : </a>
<a name="1094"><span class="lineNum">    1094 </span><span class="lineNoCov">          0 : static void gfx_v9_0_init_rlc_ext_microcode(struct amdgpu_device *adev)</span></a>
<a name="1095"><span class="lineNum">    1095 </span>            : {</a>
<a name="1096"><span class="lineNum">    1096 </span>            :         const struct rlc_firmware_header_v2_1 *rlc_hdr;</a>
<a name="1097"><span class="lineNum">    1097 </span>            : </a>
<a name="1098"><span class="lineNum">    1098 </span><span class="lineNoCov">          0 :         rlc_hdr = (const struct rlc_firmware_header_v2_1 *)adev-&gt;gfx.rlc_fw-&gt;data;</span></a>
<a name="1099"><span class="lineNum">    1099 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.rlc_srlc_fw_version = le32_to_cpu(rlc_hdr-&gt;save_restore_list_cntl_ucode_ver);</span></a>
<a name="1100"><span class="lineNum">    1100 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.rlc_srlc_feature_version = le32_to_cpu(rlc_hdr-&gt;save_restore_list_cntl_feature_ver);</span></a>
<a name="1101"><span class="lineNum">    1101 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.rlc.save_restore_list_cntl_size_bytes = le32_to_cpu(rlc_hdr-&gt;save_restore_list_cntl_size_bytes);</span></a>
<a name="1102"><span class="lineNum">    1102 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.rlc.save_restore_list_cntl = (u8 *)rlc_hdr + le32_to_cpu(rlc_hdr-&gt;save_restore_list_cntl_offset_bytes);</span></a>
<a name="1103"><span class="lineNum">    1103 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.rlc_srlg_fw_version = le32_to_cpu(rlc_hdr-&gt;save_restore_list_gpm_ucode_ver);</span></a>
<a name="1104"><span class="lineNum">    1104 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.rlc_srlg_feature_version = le32_to_cpu(rlc_hdr-&gt;save_restore_list_gpm_feature_ver);</span></a>
<a name="1105"><span class="lineNum">    1105 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.rlc.save_restore_list_gpm_size_bytes = le32_to_cpu(rlc_hdr-&gt;save_restore_list_gpm_size_bytes);</span></a>
<a name="1106"><span class="lineNum">    1106 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.rlc.save_restore_list_gpm = (u8 *)rlc_hdr + le32_to_cpu(rlc_hdr-&gt;save_restore_list_gpm_offset_bytes);</span></a>
<a name="1107"><span class="lineNum">    1107 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.rlc_srls_fw_version = le32_to_cpu(rlc_hdr-&gt;save_restore_list_srm_ucode_ver);</span></a>
<a name="1108"><span class="lineNum">    1108 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.rlc_srls_feature_version = le32_to_cpu(rlc_hdr-&gt;save_restore_list_srm_feature_ver);</span></a>
<a name="1109"><span class="lineNum">    1109 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.rlc.save_restore_list_srm_size_bytes = le32_to_cpu(rlc_hdr-&gt;save_restore_list_srm_size_bytes);</span></a>
<a name="1110"><span class="lineNum">    1110 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.rlc.save_restore_list_srm = (u8 *)rlc_hdr + le32_to_cpu(rlc_hdr-&gt;save_restore_list_srm_offset_bytes);</span></a>
<a name="1111"><span class="lineNum">    1111 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.rlc.reg_list_format_direct_reg_list_length =</span></a>
<a name="1112"><span class="lineNum">    1112 </span><span class="lineNoCov">          0 :                         le32_to_cpu(rlc_hdr-&gt;reg_list_format_direct_reg_list_length);</span></a>
<a name="1113"><span class="lineNum">    1113 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1114"><span class="lineNum">    1114 </span>            : </a>
<a name="1115"><span class="lineNum">    1115 </span><span class="lineNoCov">          0 : static void gfx_v9_0_check_fw_write_wait(struct amdgpu_device *adev)</span></a>
<a name="1116"><span class="lineNum">    1116 </span>            : {</a>
<a name="1117"><span class="lineNum">    1117 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.me_fw_write_wait = false;</span></a>
<a name="1118"><span class="lineNum">    1118 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.mec_fw_write_wait = false;</span></a>
<a name="1119"><span class="lineNum">    1119 </span>            : </a>
<a name="1120"><span class="lineNum">    1120 </span><span class="lineNoCov">          0 :         if ((adev-&gt;ip_versions[GC_HWIP][0] != IP_VERSION(9, 4, 1)) &amp;&amp;</span></a>
<a name="1121"><span class="lineNum">    1121 </span><span class="lineNoCov">          0 :             ((adev-&gt;gfx.mec_fw_version &lt; 0x000001a5) ||</span></a>
<a name="1122"><span class="lineNum">    1122 </span><span class="lineNoCov">          0 :             (adev-&gt;gfx.mec_feature_version &lt; 46) ||</span></a>
<a name="1123"><span class="lineNum">    1123 </span><span class="lineNoCov">          0 :             (adev-&gt;gfx.pfp_fw_version &lt; 0x000000b7) ||</span></a>
<a name="1124"><span class="lineNum">    1124 </span><span class="lineNoCov">          0 :             (adev-&gt;gfx.pfp_feature_version &lt; 46)))</span></a>
<a name="1125"><span class="lineNum">    1125 </span><span class="lineNoCov">          0 :                 DRM_WARN_ONCE(&quot;CP firmware version too old, please update!&quot;);</span></a>
<a name="1126"><span class="lineNum">    1126 </span>            : </a>
<a name="1127"><span class="lineNum">    1127 </span><span class="lineNoCov">          0 :         switch (adev-&gt;ip_versions[GC_HWIP][0]) {</span></a>
<a name="1128"><span class="lineNum">    1128 </span>            :         case IP_VERSION(9, 0, 1):</a>
<a name="1129"><span class="lineNum">    1129 </span><span class="lineNoCov">          0 :                 if ((adev-&gt;gfx.me_fw_version &gt;= 0x0000009c) &amp;&amp;</span></a>
<a name="1130"><span class="lineNum">    1130 </span><span class="lineNoCov">          0 :                     (adev-&gt;gfx.me_feature_version &gt;= 42) &amp;&amp;</span></a>
<a name="1131"><span class="lineNum">    1131 </span><span class="lineNoCov">          0 :                     (adev-&gt;gfx.pfp_fw_version &gt;=  0x000000b1) &amp;&amp;</span></a>
<a name="1132"><span class="lineNum">    1132 </span><span class="lineNoCov">          0 :                     (adev-&gt;gfx.pfp_feature_version &gt;= 42))</span></a>
<a name="1133"><span class="lineNum">    1133 </span><span class="lineNoCov">          0 :                         adev-&gt;gfx.me_fw_write_wait = true;</span></a>
<a name="1134"><span class="lineNum">    1134 </span>            : </a>
<a name="1135"><span class="lineNum">    1135 </span><span class="lineNoCov">          0 :                 if ((adev-&gt;gfx.mec_fw_version &gt;=  0x00000193) &amp;&amp;</span></a>
<a name="1136"><span class="lineNum">    1136 </span><span class="lineNoCov">          0 :                     (adev-&gt;gfx.mec_feature_version &gt;= 42))</span></a>
<a name="1137"><span class="lineNum">    1137 </span><span class="lineNoCov">          0 :                         adev-&gt;gfx.mec_fw_write_wait = true;</span></a>
<a name="1138"><span class="lineNum">    1138 </span>            :                 break;</a>
<a name="1139"><span class="lineNum">    1139 </span>            :         case IP_VERSION(9, 2, 1):</a>
<a name="1140"><span class="lineNum">    1140 </span><span class="lineNoCov">          0 :                 if ((adev-&gt;gfx.me_fw_version &gt;= 0x0000009c) &amp;&amp;</span></a>
<a name="1141"><span class="lineNum">    1141 </span><span class="lineNoCov">          0 :                     (adev-&gt;gfx.me_feature_version &gt;= 44) &amp;&amp;</span></a>
<a name="1142"><span class="lineNum">    1142 </span><span class="lineNoCov">          0 :                     (adev-&gt;gfx.pfp_fw_version &gt;=  0x000000b2) &amp;&amp;</span></a>
<a name="1143"><span class="lineNum">    1143 </span><span class="lineNoCov">          0 :                     (adev-&gt;gfx.pfp_feature_version &gt;= 44))</span></a>
<a name="1144"><span class="lineNum">    1144 </span><span class="lineNoCov">          0 :                         adev-&gt;gfx.me_fw_write_wait = true;</span></a>
<a name="1145"><span class="lineNum">    1145 </span>            : </a>
<a name="1146"><span class="lineNum">    1146 </span><span class="lineNoCov">          0 :                 if ((adev-&gt;gfx.mec_fw_version &gt;=  0x00000196) &amp;&amp;</span></a>
<a name="1147"><span class="lineNum">    1147 </span><span class="lineNoCov">          0 :                     (adev-&gt;gfx.mec_feature_version &gt;= 44))</span></a>
<a name="1148"><span class="lineNum">    1148 </span><span class="lineNoCov">          0 :                         adev-&gt;gfx.mec_fw_write_wait = true;</span></a>
<a name="1149"><span class="lineNum">    1149 </span>            :                 break;</a>
<a name="1150"><span class="lineNum">    1150 </span>            :         case IP_VERSION(9, 4, 0):</a>
<a name="1151"><span class="lineNum">    1151 </span><span class="lineNoCov">          0 :                 if ((adev-&gt;gfx.me_fw_version &gt;= 0x0000009c) &amp;&amp;</span></a>
<a name="1152"><span class="lineNum">    1152 </span><span class="lineNoCov">          0 :                     (adev-&gt;gfx.me_feature_version &gt;= 44) &amp;&amp;</span></a>
<a name="1153"><span class="lineNum">    1153 </span><span class="lineNoCov">          0 :                     (adev-&gt;gfx.pfp_fw_version &gt;=  0x000000b2) &amp;&amp;</span></a>
<a name="1154"><span class="lineNum">    1154 </span><span class="lineNoCov">          0 :                     (adev-&gt;gfx.pfp_feature_version &gt;= 44))</span></a>
<a name="1155"><span class="lineNum">    1155 </span><span class="lineNoCov">          0 :                         adev-&gt;gfx.me_fw_write_wait = true;</span></a>
<a name="1156"><span class="lineNum">    1156 </span>            : </a>
<a name="1157"><span class="lineNum">    1157 </span><span class="lineNoCov">          0 :                 if ((adev-&gt;gfx.mec_fw_version &gt;=  0x00000197) &amp;&amp;</span></a>
<a name="1158"><span class="lineNum">    1158 </span><span class="lineNoCov">          0 :                     (adev-&gt;gfx.mec_feature_version &gt;= 44))</span></a>
<a name="1159"><span class="lineNum">    1159 </span><span class="lineNoCov">          0 :                         adev-&gt;gfx.mec_fw_write_wait = true;</span></a>
<a name="1160"><span class="lineNum">    1160 </span>            :                 break;</a>
<a name="1161"><span class="lineNum">    1161 </span>            :         case IP_VERSION(9, 1, 0):</a>
<a name="1162"><span class="lineNum">    1162 </span>            :         case IP_VERSION(9, 2, 2):</a>
<a name="1163"><span class="lineNum">    1163 </span><span class="lineNoCov">          0 :                 if ((adev-&gt;gfx.me_fw_version &gt;= 0x0000009c) &amp;&amp;</span></a>
<a name="1164"><span class="lineNum">    1164 </span><span class="lineNoCov">          0 :                     (adev-&gt;gfx.me_feature_version &gt;= 42) &amp;&amp;</span></a>
<a name="1165"><span class="lineNum">    1165 </span><span class="lineNoCov">          0 :                     (adev-&gt;gfx.pfp_fw_version &gt;=  0x000000b1) &amp;&amp;</span></a>
<a name="1166"><span class="lineNum">    1166 </span><span class="lineNoCov">          0 :                     (adev-&gt;gfx.pfp_feature_version &gt;= 42))</span></a>
<a name="1167"><span class="lineNum">    1167 </span><span class="lineNoCov">          0 :                         adev-&gt;gfx.me_fw_write_wait = true;</span></a>
<a name="1168"><span class="lineNum">    1168 </span>            : </a>
<a name="1169"><span class="lineNum">    1169 </span><span class="lineNoCov">          0 :                 if ((adev-&gt;gfx.mec_fw_version &gt;=  0x00000192) &amp;&amp;</span></a>
<a name="1170"><span class="lineNum">    1170 </span><span class="lineNoCov">          0 :                     (adev-&gt;gfx.mec_feature_version &gt;= 42))</span></a>
<a name="1171"><span class="lineNum">    1171 </span><span class="lineNoCov">          0 :                         adev-&gt;gfx.mec_fw_write_wait = true;</span></a>
<a name="1172"><span class="lineNum">    1172 </span>            :                 break;</a>
<a name="1173"><span class="lineNum">    1173 </span>            :         default:</a>
<a name="1174"><span class="lineNum">    1174 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.me_fw_write_wait = true;</span></a>
<a name="1175"><span class="lineNum">    1175 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.mec_fw_write_wait = true;</span></a>
<a name="1176"><span class="lineNum">    1176 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1177"><span class="lineNum">    1177 </span>            :         }</a>
<a name="1178"><span class="lineNum">    1178 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1179"><span class="lineNum">    1179 </span>            : </a>
<a name="1180"><span class="lineNum">    1180 </span>            : struct amdgpu_gfxoff_quirk {</a>
<a name="1181"><span class="lineNum">    1181 </span>            :         u16 chip_vendor;</a>
<a name="1182"><span class="lineNum">    1182 </span>            :         u16 chip_device;</a>
<a name="1183"><span class="lineNum">    1183 </span>            :         u16 subsys_vendor;</a>
<a name="1184"><span class="lineNum">    1184 </span>            :         u16 subsys_device;</a>
<a name="1185"><span class="lineNum">    1185 </span>            :         u8 revision;</a>
<a name="1186"><span class="lineNum">    1186 </span>            : };</a>
<a name="1187"><span class="lineNum">    1187 </span>            : </a>
<a name="1188"><span class="lineNum">    1188 </span>            : static const struct amdgpu_gfxoff_quirk amdgpu_gfxoff_quirk_list[] = {</a>
<a name="1189"><span class="lineNum">    1189 </span>            :         /* https://bugzilla.kernel.org/show_bug.cgi?id=204689 */</a>
<a name="1190"><span class="lineNum">    1190 </span>            :         { 0x1002, 0x15dd, 0x1002, 0x15dd, 0xc8 },</a>
<a name="1191"><span class="lineNum">    1191 </span>            :         /* https://bugzilla.kernel.org/show_bug.cgi?id=207171 */</a>
<a name="1192"><span class="lineNum">    1192 </span>            :         { 0x1002, 0x15dd, 0x103c, 0x83e7, 0xd3 },</a>
<a name="1193"><span class="lineNum">    1193 </span>            :         /* GFXOFF is unstable on C6 parts with a VBIOS 113-RAVEN-114 */</a>
<a name="1194"><span class="lineNum">    1194 </span>            :         { 0x1002, 0x15dd, 0x1002, 0x15dd, 0xc6 },</a>
<a name="1195"><span class="lineNum">    1195 </span>            :         /* Apple MacBook Pro (15-inch, 2019) Radeon Pro Vega 20 4 GB */</a>
<a name="1196"><span class="lineNum">    1196 </span>            :         { 0x1002, 0x69af, 0x106b, 0x019a, 0xc0 },</a>
<a name="1197"><span class="lineNum">    1197 </span>            :         { 0, 0, 0, 0, 0 },</a>
<a name="1198"><span class="lineNum">    1198 </span>            : };</a>
<a name="1199"><span class="lineNum">    1199 </span>            : </a>
<a name="1200"><span class="lineNum">    1200 </span><span class="lineNoCov">          0 : static bool gfx_v9_0_should_disable_gfxoff(struct pci_dev *pdev)</span></a>
<a name="1201"><span class="lineNum">    1201 </span>            : {</a>
<a name="1202"><span class="lineNum">    1202 </span><span class="lineNoCov">          0 :         const struct amdgpu_gfxoff_quirk *p = amdgpu_gfxoff_quirk_list;</span></a>
<a name="1203"><span class="lineNum">    1203 </span>            : </a>
<a name="1204"><span class="lineNum">    1204 </span><span class="lineNoCov">          0 :         while (p &amp;&amp; p-&gt;chip_device != 0) {</span></a>
<a name="1205"><span class="lineNum">    1205 </span><span class="lineNoCov">          0 :                 if (pdev-&gt;vendor == p-&gt;chip_vendor &amp;&amp;</span></a>
<a name="1206"><span class="lineNum">    1206 </span><span class="lineNoCov">          0 :                     pdev-&gt;device == p-&gt;chip_device &amp;&amp;</span></a>
<a name="1207"><span class="lineNum">    1207 </span><span class="lineNoCov">          0 :                     pdev-&gt;subsystem_vendor == p-&gt;subsys_vendor &amp;&amp;</span></a>
<a name="1208"><span class="lineNum">    1208 </span><span class="lineNoCov">          0 :                     pdev-&gt;subsystem_device == p-&gt;subsys_device &amp;&amp;</span></a>
<a name="1209"><span class="lineNum">    1209 </span><span class="lineNoCov">          0 :                     pdev-&gt;revision == p-&gt;revision) {</span></a>
<a name="1210"><span class="lineNum">    1210 </span>            :                         return true;</a>
<a name="1211"><span class="lineNum">    1211 </span>            :                 }</a>
<a name="1212"><span class="lineNum">    1212 </span><span class="lineNoCov">          0 :                 ++p;</span></a>
<a name="1213"><span class="lineNum">    1213 </span>            :         }</a>
<a name="1214"><span class="lineNum">    1214 </span>            :         return false;</a>
<a name="1215"><span class="lineNum">    1215 </span>            : }</a>
<a name="1216"><span class="lineNum">    1216 </span>            : </a>
<a name="1217"><span class="lineNum">    1217 </span>            : static bool is_raven_kicker(struct amdgpu_device *adev)</a>
<a name="1218"><span class="lineNum">    1218 </span>            : {</a>
<a name="1219"><span class="lineNum">    1219 </span><span class="lineNoCov">          0 :         if (adev-&gt;pm.fw_version &gt;= 0x41e2b)</span></a>
<a name="1220"><span class="lineNum">    1220 </span>            :                 return true;</a>
<a name="1221"><span class="lineNum">    1221 </span>            :         else</a>
<a name="1222"><span class="lineNum">    1222 </span>            :                 return false;</a>
<a name="1223"><span class="lineNum">    1223 </span>            : }</a>
<a name="1224"><span class="lineNum">    1224 </span>            : </a>
<a name="1225"><span class="lineNum">    1225 </span>            : static bool check_if_enlarge_doorbell_range(struct amdgpu_device *adev)</a>
<a name="1226"><span class="lineNum">    1226 </span>            : {</a>
<a name="1227"><span class="lineNum">    1227 </span><span class="lineNoCov">          0 :         if ((adev-&gt;ip_versions[GC_HWIP][0] == IP_VERSION(9, 3, 0)) &amp;&amp;</span></a>
<a name="1228"><span class="lineNum">    1228 </span><span class="lineNoCov">          0 :             (adev-&gt;gfx.me_fw_version &gt;= 0x000000a5) &amp;&amp;</span></a>
<a name="1229"><span class="lineNum">    1229 </span>            :             (adev-&gt;gfx.me_feature_version &gt;= 52))</a>
<a name="1230"><span class="lineNum">    1230 </span>            :                 return true;</a>
<a name="1231"><span class="lineNum">    1231 </span>            :         else</a>
<a name="1232"><span class="lineNum">    1232 </span>            :                 return false;</a>
<a name="1233"><span class="lineNum">    1233 </span>            : }</a>
<a name="1234"><span class="lineNum">    1234 </span>            : </a>
<a name="1235"><span class="lineNum">    1235 </span><span class="lineNoCov">          0 : static void gfx_v9_0_check_if_need_gfxoff(struct amdgpu_device *adev)</span></a>
<a name="1236"><span class="lineNum">    1236 </span>            : {</a>
<a name="1237"><span class="lineNum">    1237 </span><span class="lineNoCov">          0 :         if (gfx_v9_0_should_disable_gfxoff(adev-&gt;pdev))</span></a>
<a name="1238"><span class="lineNum">    1238 </span><span class="lineNoCov">          0 :                 adev-&gt;pm.pp_feature &amp;= ~PP_GFXOFF_MASK;</span></a>
<a name="1239"><span class="lineNum">    1239 </span>            : </a>
<a name="1240"><span class="lineNum">    1240 </span><span class="lineNoCov">          0 :         switch (adev-&gt;ip_versions[GC_HWIP][0]) {</span></a>
<a name="1241"><span class="lineNum">    1241 </span>            :         case IP_VERSION(9, 0, 1):</a>
<a name="1242"><span class="lineNum">    1242 </span>            :         case IP_VERSION(9, 2, 1):</a>
<a name="1243"><span class="lineNum">    1243 </span>            :         case IP_VERSION(9, 4, 0):</a>
<a name="1244"><span class="lineNum">    1244 </span>            :                 break;</a>
<a name="1245"><span class="lineNum">    1245 </span>            :         case IP_VERSION(9, 2, 2):</a>
<a name="1246"><span class="lineNum">    1246 </span>            :         case IP_VERSION(9, 1, 0):</a>
<a name="1247"><span class="lineNum">    1247 </span><span class="lineNoCov">          0 :                 if (!((adev-&gt;apu_flags &amp; AMD_APU_IS_RAVEN2) ||</span></a>
<a name="1248"><span class="lineNum">    1248 </span><span class="lineNoCov">          0 :                       (adev-&gt;apu_flags &amp; AMD_APU_IS_PICASSO)) &amp;&amp;</span></a>
<a name="1249"><span class="lineNum">    1249 </span><span class="lineNoCov">          0 :                     ((!is_raven_kicker(adev) &amp;&amp;</span></a>
<a name="1250"><span class="lineNum">    1250 </span><span class="lineNoCov">          0 :                       adev-&gt;gfx.rlc_fw_version &lt; 531) ||</span></a>
<a name="1251"><span class="lineNum">    1251 </span><span class="lineNoCov">          0 :                      (adev-&gt;gfx.rlc_feature_version &lt; 1) ||</span></a>
<a name="1252"><span class="lineNum">    1252 </span><span class="lineNoCov">          0 :                      !adev-&gt;gfx.rlc.is_rlc_v2_1))</span></a>
<a name="1253"><span class="lineNum">    1253 </span><span class="lineNoCov">          0 :                         adev-&gt;pm.pp_feature &amp;= ~PP_GFXOFF_MASK;</span></a>
<a name="1254"><span class="lineNum">    1254 </span>            : </a>
<a name="1255"><span class="lineNum">    1255 </span><span class="lineNoCov">          0 :                 if (adev-&gt;pm.pp_feature &amp; PP_GFXOFF_MASK)</span></a>
<a name="1256"><span class="lineNum">    1256 </span><span class="lineNoCov">          0 :                         adev-&gt;pg_flags |= AMD_PG_SUPPORT_GFX_PG |</span></a>
<a name="1257"><span class="lineNum">    1257 </span>            :                                 AMD_PG_SUPPORT_CP |</a>
<a name="1258"><span class="lineNum">    1258 </span>            :                                 AMD_PG_SUPPORT_RLC_SMU_HS;</a>
<a name="1259"><span class="lineNum">    1259 </span>            :                 break;</a>
<a name="1260"><span class="lineNum">    1260 </span>            :         case IP_VERSION(9, 3, 0):</a>
<a name="1261"><span class="lineNum">    1261 </span><span class="lineNoCov">          0 :                 if (adev-&gt;pm.pp_feature &amp; PP_GFXOFF_MASK)</span></a>
<a name="1262"><span class="lineNum">    1262 </span><span class="lineNoCov">          0 :                         adev-&gt;pg_flags |= AMD_PG_SUPPORT_GFX_PG |</span></a>
<a name="1263"><span class="lineNum">    1263 </span>            :                                 AMD_PG_SUPPORT_CP |</a>
<a name="1264"><span class="lineNum">    1264 </span>            :                                 AMD_PG_SUPPORT_RLC_SMU_HS;</a>
<a name="1265"><span class="lineNum">    1265 </span>            :                 break;</a>
<a name="1266"><span class="lineNum">    1266 </span>            :         default:</a>
<a name="1267"><span class="lineNum">    1267 </span>            :                 break;</a>
<a name="1268"><span class="lineNum">    1268 </span>            :         }</a>
<a name="1269"><span class="lineNum">    1269 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1270"><span class="lineNum">    1270 </span>            : </a>
<a name="1271"><span class="lineNum">    1271 </span><span class="lineNoCov">          0 : static int gfx_v9_0_init_cp_gfx_microcode(struct amdgpu_device *adev,</span></a>
<a name="1272"><span class="lineNum">    1272 </span>            :                                           const char *chip_name)</a>
<a name="1273"><span class="lineNum">    1273 </span>            : {</a>
<a name="1274"><span class="lineNum">    1274 </span>            :         char fw_name[30];</a>
<a name="1275"><span class="lineNum">    1275 </span>            :         int err;</a>
<a name="1276"><span class="lineNum">    1276 </span><span class="lineNoCov">          0 :         struct amdgpu_firmware_info *info = NULL;</span></a>
<a name="1277"><span class="lineNum">    1277 </span><span class="lineNoCov">          0 :         const struct common_firmware_header *header = NULL;</span></a>
<a name="1278"><span class="lineNum">    1278 </span>            :         const struct gfx_firmware_header_v1_0 *cp_hdr;</a>
<a name="1279"><span class="lineNum">    1279 </span>            : </a>
<a name="1280"><span class="lineNum">    1280 </span><span class="lineNoCov">          0 :         snprintf(fw_name, sizeof(fw_name), &quot;amdgpu/%s_pfp.bin&quot;, chip_name);</span></a>
<a name="1281"><span class="lineNum">    1281 </span><span class="lineNoCov">          0 :         err = request_firmware(&amp;adev-&gt;gfx.pfp_fw, fw_name, adev-&gt;dev);</span></a>
<a name="1282"><span class="lineNum">    1282 </span><span class="lineNoCov">          0 :         if (err)</span></a>
<a name="1283"><span class="lineNum">    1283 </span>            :                 goto out;</a>
<a name="1284"><span class="lineNum">    1284 </span><span class="lineNoCov">          0 :         err = amdgpu_ucode_validate(adev-&gt;gfx.pfp_fw);</span></a>
<a name="1285"><span class="lineNum">    1285 </span><span class="lineNoCov">          0 :         if (err)</span></a>
<a name="1286"><span class="lineNum">    1286 </span>            :                 goto out;</a>
<a name="1287"><span class="lineNum">    1287 </span><span class="lineNoCov">          0 :         cp_hdr = (const struct gfx_firmware_header_v1_0 *)adev-&gt;gfx.pfp_fw-&gt;data;</span></a>
<a name="1288"><span class="lineNum">    1288 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.pfp_fw_version = le32_to_cpu(cp_hdr-&gt;header.ucode_version);</span></a>
<a name="1289"><span class="lineNum">    1289 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.pfp_feature_version = le32_to_cpu(cp_hdr-&gt;ucode_feature_version);</span></a>
<a name="1290"><span class="lineNum">    1290 </span>            : </a>
<a name="1291"><span class="lineNum">    1291 </span><span class="lineNoCov">          0 :         snprintf(fw_name, sizeof(fw_name), &quot;amdgpu/%s_me.bin&quot;, chip_name);</span></a>
<a name="1292"><span class="lineNum">    1292 </span><span class="lineNoCov">          0 :         err = request_firmware(&amp;adev-&gt;gfx.me_fw, fw_name, adev-&gt;dev);</span></a>
<a name="1293"><span class="lineNum">    1293 </span><span class="lineNoCov">          0 :         if (err)</span></a>
<a name="1294"><span class="lineNum">    1294 </span>            :                 goto out;</a>
<a name="1295"><span class="lineNum">    1295 </span><span class="lineNoCov">          0 :         err = amdgpu_ucode_validate(adev-&gt;gfx.me_fw);</span></a>
<a name="1296"><span class="lineNum">    1296 </span><span class="lineNoCov">          0 :         if (err)</span></a>
<a name="1297"><span class="lineNum">    1297 </span>            :                 goto out;</a>
<a name="1298"><span class="lineNum">    1298 </span><span class="lineNoCov">          0 :         cp_hdr = (const struct gfx_firmware_header_v1_0 *)adev-&gt;gfx.me_fw-&gt;data;</span></a>
<a name="1299"><span class="lineNum">    1299 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.me_fw_version = le32_to_cpu(cp_hdr-&gt;header.ucode_version);</span></a>
<a name="1300"><span class="lineNum">    1300 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.me_feature_version = le32_to_cpu(cp_hdr-&gt;ucode_feature_version);</span></a>
<a name="1301"><span class="lineNum">    1301 </span>            : </a>
<a name="1302"><span class="lineNum">    1302 </span><span class="lineNoCov">          0 :         snprintf(fw_name, sizeof(fw_name), &quot;amdgpu/%s_ce.bin&quot;, chip_name);</span></a>
<a name="1303"><span class="lineNum">    1303 </span><span class="lineNoCov">          0 :         err = request_firmware(&amp;adev-&gt;gfx.ce_fw, fw_name, adev-&gt;dev);</span></a>
<a name="1304"><span class="lineNum">    1304 </span><span class="lineNoCov">          0 :         if (err)</span></a>
<a name="1305"><span class="lineNum">    1305 </span>            :                 goto out;</a>
<a name="1306"><span class="lineNum">    1306 </span><span class="lineNoCov">          0 :         err = amdgpu_ucode_validate(adev-&gt;gfx.ce_fw);</span></a>
<a name="1307"><span class="lineNum">    1307 </span><span class="lineNoCov">          0 :         if (err)</span></a>
<a name="1308"><span class="lineNum">    1308 </span>            :                 goto out;</a>
<a name="1309"><span class="lineNum">    1309 </span><span class="lineNoCov">          0 :         cp_hdr = (const struct gfx_firmware_header_v1_0 *)adev-&gt;gfx.ce_fw-&gt;data;</span></a>
<a name="1310"><span class="lineNum">    1310 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.ce_fw_version = le32_to_cpu(cp_hdr-&gt;header.ucode_version);</span></a>
<a name="1311"><span class="lineNum">    1311 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.ce_feature_version = le32_to_cpu(cp_hdr-&gt;ucode_feature_version);</span></a>
<a name="1312"><span class="lineNum">    1312 </span>            : </a>
<a name="1313"><span class="lineNum">    1313 </span><span class="lineNoCov">          0 :         if (adev-&gt;firmware.load_type == AMDGPU_FW_LOAD_PSP) {</span></a>
<a name="1314"><span class="lineNum">    1314 </span><span class="lineNoCov">          0 :                 info = &amp;adev-&gt;firmware.ucode[AMDGPU_UCODE_ID_CP_PFP];</span></a>
<a name="1315"><span class="lineNum">    1315 </span><span class="lineNoCov">          0 :                 info-&gt;ucode_id = AMDGPU_UCODE_ID_CP_PFP;</span></a>
<a name="1316"><span class="lineNum">    1316 </span><span class="lineNoCov">          0 :                 info-&gt;fw = adev-&gt;gfx.pfp_fw;</span></a>
<a name="1317"><span class="lineNum">    1317 </span><span class="lineNoCov">          0 :                 header = (const struct common_firmware_header *)info-&gt;fw-&gt;data;</span></a>
<a name="1318"><span class="lineNum">    1318 </span><span class="lineNoCov">          0 :                 adev-&gt;firmware.fw_size +=</span></a>
<a name="1319"><span class="lineNum">    1319 </span><span class="lineNoCov">          0 :                         ALIGN(le32_to_cpu(header-&gt;ucode_size_bytes), PAGE_SIZE);</span></a>
<a name="1320"><span class="lineNum">    1320 </span>            : </a>
<a name="1321"><span class="lineNum">    1321 </span><span class="lineNoCov">          0 :                 info = &amp;adev-&gt;firmware.ucode[AMDGPU_UCODE_ID_CP_ME];</span></a>
<a name="1322"><span class="lineNum">    1322 </span><span class="lineNoCov">          0 :                 info-&gt;ucode_id = AMDGPU_UCODE_ID_CP_ME;</span></a>
<a name="1323"><span class="lineNum">    1323 </span><span class="lineNoCov">          0 :                 info-&gt;fw = adev-&gt;gfx.me_fw;</span></a>
<a name="1324"><span class="lineNum">    1324 </span><span class="lineNoCov">          0 :                 header = (const struct common_firmware_header *)info-&gt;fw-&gt;data;</span></a>
<a name="1325"><span class="lineNum">    1325 </span><span class="lineNoCov">          0 :                 adev-&gt;firmware.fw_size +=</span></a>
<a name="1326"><span class="lineNum">    1326 </span><span class="lineNoCov">          0 :                         ALIGN(le32_to_cpu(header-&gt;ucode_size_bytes), PAGE_SIZE);</span></a>
<a name="1327"><span class="lineNum">    1327 </span>            : </a>
<a name="1328"><span class="lineNum">    1328 </span><span class="lineNoCov">          0 :                 info = &amp;adev-&gt;firmware.ucode[AMDGPU_UCODE_ID_CP_CE];</span></a>
<a name="1329"><span class="lineNum">    1329 </span><span class="lineNoCov">          0 :                 info-&gt;ucode_id = AMDGPU_UCODE_ID_CP_CE;</span></a>
<a name="1330"><span class="lineNum">    1330 </span><span class="lineNoCov">          0 :                 info-&gt;fw = adev-&gt;gfx.ce_fw;</span></a>
<a name="1331"><span class="lineNum">    1331 </span><span class="lineNoCov">          0 :                 header = (const struct common_firmware_header *)info-&gt;fw-&gt;data;</span></a>
<a name="1332"><span class="lineNum">    1332 </span><span class="lineNoCov">          0 :                 adev-&gt;firmware.fw_size +=</span></a>
<a name="1333"><span class="lineNum">    1333 </span><span class="lineNoCov">          0 :                         ALIGN(le32_to_cpu(header-&gt;ucode_size_bytes), PAGE_SIZE);</span></a>
<a name="1334"><span class="lineNum">    1334 </span>            :         }</a>
<a name="1335"><span class="lineNum">    1335 </span>            : </a>
<a name="1336"><span class="lineNum">    1336 </span>            : out:</a>
<a name="1337"><span class="lineNum">    1337 </span><span class="lineNoCov">          0 :         if (err) {</span></a>
<a name="1338"><span class="lineNum">    1338 </span><span class="lineNoCov">          0 :                 dev_err(adev-&gt;dev,</span></a>
<a name="1339"><span class="lineNum">    1339 </span>            :                         &quot;gfx9: Failed to load firmware \&quot;%s\&quot;\n&quot;,</a>
<a name="1340"><span class="lineNum">    1340 </span>            :                         fw_name);</a>
<a name="1341"><span class="lineNum">    1341 </span><span class="lineNoCov">          0 :                 release_firmware(adev-&gt;gfx.pfp_fw);</span></a>
<a name="1342"><span class="lineNum">    1342 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.pfp_fw = NULL;</span></a>
<a name="1343"><span class="lineNum">    1343 </span><span class="lineNoCov">          0 :                 release_firmware(adev-&gt;gfx.me_fw);</span></a>
<a name="1344"><span class="lineNum">    1344 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.me_fw = NULL;</span></a>
<a name="1345"><span class="lineNum">    1345 </span><span class="lineNoCov">          0 :                 release_firmware(adev-&gt;gfx.ce_fw);</span></a>
<a name="1346"><span class="lineNum">    1346 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.ce_fw = NULL;</span></a>
<a name="1347"><span class="lineNum">    1347 </span>            :         }</a>
<a name="1348"><span class="lineNum">    1348 </span><span class="lineNoCov">          0 :         return err;</span></a>
<a name="1349"><span class="lineNum">    1349 </span>            : }</a>
<a name="1350"><span class="lineNum">    1350 </span>            : </a>
<a name="1351"><span class="lineNum">    1351 </span><span class="lineNoCov">          0 : static int gfx_v9_0_init_rlc_microcode(struct amdgpu_device *adev,</span></a>
<a name="1352"><span class="lineNum">    1352 </span>            :                                           const char *chip_name)</a>
<a name="1353"><span class="lineNum">    1353 </span>            : {</a>
<a name="1354"><span class="lineNum">    1354 </span>            :         char fw_name[30];</a>
<a name="1355"><span class="lineNum">    1355 </span>            :         int err;</a>
<a name="1356"><span class="lineNum">    1356 </span><span class="lineNoCov">          0 :         struct amdgpu_firmware_info *info = NULL;</span></a>
<a name="1357"><span class="lineNum">    1357 </span><span class="lineNoCov">          0 :         const struct common_firmware_header *header = NULL;</span></a>
<a name="1358"><span class="lineNum">    1358 </span>            :         const struct rlc_firmware_header_v2_0 *rlc_hdr;</a>
<a name="1359"><span class="lineNum">    1359 </span><span class="lineNoCov">          0 :         unsigned int *tmp = NULL;</span></a>
<a name="1360"><span class="lineNum">    1360 </span><span class="lineNoCov">          0 :         unsigned int i = 0;</span></a>
<a name="1361"><span class="lineNum">    1361 </span>            :         uint16_t version_major;</a>
<a name="1362"><span class="lineNum">    1362 </span>            :         uint16_t version_minor;</a>
<a name="1363"><span class="lineNum">    1363 </span>            :         uint32_t smu_version;</a>
<a name="1364"><span class="lineNum">    1364 </span>            : </a>
<a name="1365"><span class="lineNum">    1365 </span>            :         /*</a>
<a name="1366"><span class="lineNum">    1366 </span>            :          * For Picasso &amp;&amp; AM4 SOCKET board, we use picasso_rlc_am4.bin</a>
<a name="1367"><span class="lineNum">    1367 </span>            :          * instead of picasso_rlc.bin.</a>
<a name="1368"><span class="lineNum">    1368 </span>            :          * Judgment method:</a>
<a name="1369"><span class="lineNum">    1369 </span>            :          * PCO AM4: revision &gt;= 0xC8 &amp;&amp; revision &lt;= 0xCF</a>
<a name="1370"><span class="lineNum">    1370 </span>            :          *          or revision &gt;= 0xD8 &amp;&amp; revision &lt;= 0xDF</a>
<a name="1371"><span class="lineNum">    1371 </span>            :          * otherwise is PCO FP5</a>
<a name="1372"><span class="lineNum">    1372 </span>            :          */</a>
<a name="1373"><span class="lineNum">    1373 </span><span class="lineNoCov">          0 :         if (!strcmp(chip_name, &quot;picasso&quot;) &amp;&amp;</span></a>
<a name="1374"><span class="lineNum">    1374 </span><span class="lineNoCov">          0 :                 (((adev-&gt;pdev-&gt;revision &gt;= 0xC8) &amp;&amp; (adev-&gt;pdev-&gt;revision &lt;= 0xCF)) ||</span></a>
<a name="1375"><span class="lineNum">    1375 </span>            :                 ((adev-&gt;pdev-&gt;revision &gt;= 0xD8) &amp;&amp; (adev-&gt;pdev-&gt;revision &lt;= 0xDF))))</a>
<a name="1376"><span class="lineNum">    1376 </span><span class="lineNoCov">          0 :                 snprintf(fw_name, sizeof(fw_name), &quot;amdgpu/%s_rlc_am4.bin&quot;, chip_name);</span></a>
<a name="1377"><span class="lineNum">    1377 </span><span class="lineNoCov">          0 :         else if (!strcmp(chip_name, &quot;raven&quot;) &amp;&amp; (amdgpu_pm_load_smu_firmware(adev, &amp;smu_version) == 0) &amp;&amp;</span></a>
<a name="1378"><span class="lineNum">    1378 </span><span class="lineNoCov">          0 :                 (smu_version &gt;= 0x41e2b))</span></a>
<a name="1379"><span class="lineNum">    1379 </span>            :                 /**</a>
<a name="1380"><span class="lineNum">    1380 </span>            :                 *SMC is loaded by SBIOS on APU and it's able to get the SMU version directly.</a>
<a name="1381"><span class="lineNum">    1381 </span>            :                 */</a>
<a name="1382"><span class="lineNum">    1382 </span><span class="lineNoCov">          0 :                 snprintf(fw_name, sizeof(fw_name), &quot;amdgpu/%s_kicker_rlc.bin&quot;, chip_name);</span></a>
<a name="1383"><span class="lineNum">    1383 </span>            :         else</a>
<a name="1384"><span class="lineNum">    1384 </span><span class="lineNoCov">          0 :                 snprintf(fw_name, sizeof(fw_name), &quot;amdgpu/%s_rlc.bin&quot;, chip_name);</span></a>
<a name="1385"><span class="lineNum">    1385 </span><span class="lineNoCov">          0 :         err = request_firmware(&amp;adev-&gt;gfx.rlc_fw, fw_name, adev-&gt;dev);</span></a>
<a name="1386"><span class="lineNum">    1386 </span><span class="lineNoCov">          0 :         if (err)</span></a>
<a name="1387"><span class="lineNum">    1387 </span>            :                 goto out;</a>
<a name="1388"><span class="lineNum">    1388 </span><span class="lineNoCov">          0 :         err = amdgpu_ucode_validate(adev-&gt;gfx.rlc_fw);</span></a>
<a name="1389"><span class="lineNum">    1389 </span><span class="lineNoCov">          0 :         rlc_hdr = (const struct rlc_firmware_header_v2_0 *)adev-&gt;gfx.rlc_fw-&gt;data;</span></a>
<a name="1390"><span class="lineNum">    1390 </span>            : </a>
<a name="1391"><span class="lineNum">    1391 </span><span class="lineNoCov">          0 :         version_major = le16_to_cpu(rlc_hdr-&gt;header.header_version_major);</span></a>
<a name="1392"><span class="lineNum">    1392 </span><span class="lineNoCov">          0 :         version_minor = le16_to_cpu(rlc_hdr-&gt;header.header_version_minor);</span></a>
<a name="1393"><span class="lineNum">    1393 </span><span class="lineNoCov">          0 :         if (version_major == 2 &amp;&amp; version_minor == 1)</span></a>
<a name="1394"><span class="lineNum">    1394 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.rlc.is_rlc_v2_1 = true;</span></a>
<a name="1395"><span class="lineNum">    1395 </span>            : </a>
<a name="1396"><span class="lineNum">    1396 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.rlc_fw_version = le32_to_cpu(rlc_hdr-&gt;header.ucode_version);</span></a>
<a name="1397"><span class="lineNum">    1397 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.rlc_feature_version = le32_to_cpu(rlc_hdr-&gt;ucode_feature_version);</span></a>
<a name="1398"><span class="lineNum">    1398 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.rlc.save_and_restore_offset =</span></a>
<a name="1399"><span class="lineNum">    1399 </span><span class="lineNoCov">          0 :                         le32_to_cpu(rlc_hdr-&gt;save_and_restore_offset);</span></a>
<a name="1400"><span class="lineNum">    1400 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.rlc.clear_state_descriptor_offset =</span></a>
<a name="1401"><span class="lineNum">    1401 </span><span class="lineNoCov">          0 :                         le32_to_cpu(rlc_hdr-&gt;clear_state_descriptor_offset);</span></a>
<a name="1402"><span class="lineNum">    1402 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.rlc.avail_scratch_ram_locations =</span></a>
<a name="1403"><span class="lineNum">    1403 </span><span class="lineNoCov">          0 :                         le32_to_cpu(rlc_hdr-&gt;avail_scratch_ram_locations);</span></a>
<a name="1404"><span class="lineNum">    1404 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.rlc.reg_restore_list_size =</span></a>
<a name="1405"><span class="lineNum">    1405 </span><span class="lineNoCov">          0 :                         le32_to_cpu(rlc_hdr-&gt;reg_restore_list_size);</span></a>
<a name="1406"><span class="lineNum">    1406 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.rlc.reg_list_format_start =</span></a>
<a name="1407"><span class="lineNum">    1407 </span><span class="lineNoCov">          0 :                         le32_to_cpu(rlc_hdr-&gt;reg_list_format_start);</span></a>
<a name="1408"><span class="lineNum">    1408 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.rlc.reg_list_format_separate_start =</span></a>
<a name="1409"><span class="lineNum">    1409 </span><span class="lineNoCov">          0 :                         le32_to_cpu(rlc_hdr-&gt;reg_list_format_separate_start);</span></a>
<a name="1410"><span class="lineNum">    1410 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.rlc.starting_offsets_start =</span></a>
<a name="1411"><span class="lineNum">    1411 </span><span class="lineNoCov">          0 :                         le32_to_cpu(rlc_hdr-&gt;starting_offsets_start);</span></a>
<a name="1412"><span class="lineNum">    1412 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.rlc.reg_list_format_size_bytes =</span></a>
<a name="1413"><span class="lineNum">    1413 </span><span class="lineNoCov">          0 :                         le32_to_cpu(rlc_hdr-&gt;reg_list_format_size_bytes);</span></a>
<a name="1414"><span class="lineNum">    1414 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.rlc.reg_list_size_bytes =</span></a>
<a name="1415"><span class="lineNum">    1415 </span><span class="lineNoCov">          0 :                         le32_to_cpu(rlc_hdr-&gt;reg_list_size_bytes);</span></a>
<a name="1416"><span class="lineNum">    1416 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.rlc.register_list_format =</span></a>
<a name="1417"><span class="lineNum">    1417 </span><span class="lineNoCov">          0 :                         kmalloc(adev-&gt;gfx.rlc.reg_list_format_size_bytes +</span></a>
<a name="1418"><span class="lineNum">    1418 </span>            :                                 adev-&gt;gfx.rlc.reg_list_size_bytes, GFP_KERNEL);</a>
<a name="1419"><span class="lineNum">    1419 </span><span class="lineNoCov">          0 :         if (!adev-&gt;gfx.rlc.register_list_format) {</span></a>
<a name="1420"><span class="lineNum">    1420 </span>            :                 err = -ENOMEM;</a>
<a name="1421"><span class="lineNum">    1421 </span>            :                 goto out;</a>
<a name="1422"><span class="lineNum">    1422 </span>            :         }</a>
<a name="1423"><span class="lineNum">    1423 </span>            : </a>
<a name="1424"><span class="lineNum">    1424 </span><span class="lineNoCov">          0 :         tmp = (unsigned int *)((uintptr_t)rlc_hdr +</span></a>
<a name="1425"><span class="lineNum">    1425 </span><span class="lineNoCov">          0 :                         le32_to_cpu(rlc_hdr-&gt;reg_list_format_array_offset_bytes));</span></a>
<a name="1426"><span class="lineNum">    1426 </span><span class="lineNoCov">          0 :         for (i = 0 ; i &lt; (adev-&gt;gfx.rlc.reg_list_format_size_bytes &gt;&gt; 2); i++)</span></a>
<a name="1427"><span class="lineNum">    1427 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.rlc.register_list_format[i] =      le32_to_cpu(tmp[i]);</span></a>
<a name="1428"><span class="lineNum">    1428 </span>            : </a>
<a name="1429"><span class="lineNum">    1429 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.rlc.register_restore = adev-&gt;gfx.rlc.register_list_format + i;</span></a>
<a name="1430"><span class="lineNum">    1430 </span>            : </a>
<a name="1431"><span class="lineNum">    1431 </span><span class="lineNoCov">          0 :         tmp = (unsigned int *)((uintptr_t)rlc_hdr +</span></a>
<a name="1432"><span class="lineNum">    1432 </span><span class="lineNoCov">          0 :                         le32_to_cpu(rlc_hdr-&gt;reg_list_array_offset_bytes));</span></a>
<a name="1433"><span class="lineNum">    1433 </span><span class="lineNoCov">          0 :         for (i = 0 ; i &lt; (adev-&gt;gfx.rlc.reg_list_size_bytes &gt;&gt; 2); i++)</span></a>
<a name="1434"><span class="lineNum">    1434 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.rlc.register_restore[i] = le32_to_cpu(tmp[i]);</span></a>
<a name="1435"><span class="lineNum">    1435 </span>            : </a>
<a name="1436"><span class="lineNum">    1436 </span><span class="lineNoCov">          0 :         if (adev-&gt;gfx.rlc.is_rlc_v2_1)</span></a>
<a name="1437"><span class="lineNum">    1437 </span><span class="lineNoCov">          0 :                 gfx_v9_0_init_rlc_ext_microcode(adev);</span></a>
<a name="1438"><span class="lineNum">    1438 </span>            : </a>
<a name="1439"><span class="lineNum">    1439 </span><span class="lineNoCov">          0 :         if (adev-&gt;firmware.load_type == AMDGPU_FW_LOAD_PSP) {</span></a>
<a name="1440"><span class="lineNum">    1440 </span><span class="lineNoCov">          0 :                 info = &amp;adev-&gt;firmware.ucode[AMDGPU_UCODE_ID_RLC_G];</span></a>
<a name="1441"><span class="lineNum">    1441 </span><span class="lineNoCov">          0 :                 info-&gt;ucode_id = AMDGPU_UCODE_ID_RLC_G;</span></a>
<a name="1442"><span class="lineNum">    1442 </span><span class="lineNoCov">          0 :                 info-&gt;fw = adev-&gt;gfx.rlc_fw;</span></a>
<a name="1443"><span class="lineNum">    1443 </span><span class="lineNoCov">          0 :                 header = (const struct common_firmware_header *)info-&gt;fw-&gt;data;</span></a>
<a name="1444"><span class="lineNum">    1444 </span><span class="lineNoCov">          0 :                 adev-&gt;firmware.fw_size +=</span></a>
<a name="1445"><span class="lineNum">    1445 </span><span class="lineNoCov">          0 :                         ALIGN(le32_to_cpu(header-&gt;ucode_size_bytes), PAGE_SIZE);</span></a>
<a name="1446"><span class="lineNum">    1446 </span>            : </a>
<a name="1447"><span class="lineNum">    1447 </span><span class="lineNoCov">          0 :                 if (adev-&gt;gfx.rlc.is_rlc_v2_1 &amp;&amp;</span></a>
<a name="1448"><span class="lineNum">    1448 </span><span class="lineNoCov">          0 :                     adev-&gt;gfx.rlc.save_restore_list_cntl_size_bytes &amp;&amp;</span></a>
<a name="1449"><span class="lineNum">    1449 </span><span class="lineNoCov">          0 :                     adev-&gt;gfx.rlc.save_restore_list_gpm_size_bytes &amp;&amp;</span></a>
<a name="1450"><span class="lineNum">    1450 </span><span class="lineNoCov">          0 :                     adev-&gt;gfx.rlc.save_restore_list_srm_size_bytes) {</span></a>
<a name="1451"><span class="lineNum">    1451 </span><span class="lineNoCov">          0 :                         info = &amp;adev-&gt;firmware.ucode[AMDGPU_UCODE_ID_RLC_RESTORE_LIST_CNTL];</span></a>
<a name="1452"><span class="lineNum">    1452 </span><span class="lineNoCov">          0 :                         info-&gt;ucode_id = AMDGPU_UCODE_ID_RLC_RESTORE_LIST_CNTL;</span></a>
<a name="1453"><span class="lineNum">    1453 </span><span class="lineNoCov">          0 :                         info-&gt;fw = adev-&gt;gfx.rlc_fw;</span></a>
<a name="1454"><span class="lineNum">    1454 </span><span class="lineNoCov">          0 :                         adev-&gt;firmware.fw_size +=</span></a>
<a name="1455"><span class="lineNum">    1455 </span><span class="lineNoCov">          0 :                                 ALIGN(adev-&gt;gfx.rlc.save_restore_list_cntl_size_bytes, PAGE_SIZE);</span></a>
<a name="1456"><span class="lineNum">    1456 </span>            : </a>
<a name="1457"><span class="lineNum">    1457 </span><span class="lineNoCov">          0 :                         info = &amp;adev-&gt;firmware.ucode[AMDGPU_UCODE_ID_RLC_RESTORE_LIST_GPM_MEM];</span></a>
<a name="1458"><span class="lineNum">    1458 </span><span class="lineNoCov">          0 :                         info-&gt;ucode_id = AMDGPU_UCODE_ID_RLC_RESTORE_LIST_GPM_MEM;</span></a>
<a name="1459"><span class="lineNum">    1459 </span><span class="lineNoCov">          0 :                         info-&gt;fw = adev-&gt;gfx.rlc_fw;</span></a>
<a name="1460"><span class="lineNum">    1460 </span><span class="lineNoCov">          0 :                         adev-&gt;firmware.fw_size +=</span></a>
<a name="1461"><span class="lineNum">    1461 </span><span class="lineNoCov">          0 :                                 ALIGN(adev-&gt;gfx.rlc.save_restore_list_gpm_size_bytes, PAGE_SIZE);</span></a>
<a name="1462"><span class="lineNum">    1462 </span>            : </a>
<a name="1463"><span class="lineNum">    1463 </span><span class="lineNoCov">          0 :                         info = &amp;adev-&gt;firmware.ucode[AMDGPU_UCODE_ID_RLC_RESTORE_LIST_SRM_MEM];</span></a>
<a name="1464"><span class="lineNum">    1464 </span><span class="lineNoCov">          0 :                         info-&gt;ucode_id = AMDGPU_UCODE_ID_RLC_RESTORE_LIST_SRM_MEM;</span></a>
<a name="1465"><span class="lineNum">    1465 </span><span class="lineNoCov">          0 :                         info-&gt;fw = adev-&gt;gfx.rlc_fw;</span></a>
<a name="1466"><span class="lineNum">    1466 </span><span class="lineNoCov">          0 :                         adev-&gt;firmware.fw_size +=</span></a>
<a name="1467"><span class="lineNum">    1467 </span><span class="lineNoCov">          0 :                                 ALIGN(adev-&gt;gfx.rlc.save_restore_list_srm_size_bytes, PAGE_SIZE);</span></a>
<a name="1468"><span class="lineNum">    1468 </span>            :                 }</a>
<a name="1469"><span class="lineNum">    1469 </span>            :         }</a>
<a name="1470"><span class="lineNum">    1470 </span>            : </a>
<a name="1471"><span class="lineNum">    1471 </span>            : out:</a>
<a name="1472"><span class="lineNum">    1472 </span><span class="lineNoCov">          0 :         if (err) {</span></a>
<a name="1473"><span class="lineNum">    1473 </span><span class="lineNoCov">          0 :                 dev_err(adev-&gt;dev,</span></a>
<a name="1474"><span class="lineNum">    1474 </span>            :                         &quot;gfx9: Failed to load firmware \&quot;%s\&quot;\n&quot;,</a>
<a name="1475"><span class="lineNum">    1475 </span>            :                         fw_name);</a>
<a name="1476"><span class="lineNum">    1476 </span><span class="lineNoCov">          0 :                 release_firmware(adev-&gt;gfx.rlc_fw);</span></a>
<a name="1477"><span class="lineNum">    1477 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.rlc_fw = NULL;</span></a>
<a name="1478"><span class="lineNum">    1478 </span>            :         }</a>
<a name="1479"><span class="lineNum">    1479 </span><span class="lineNoCov">          0 :         return err;</span></a>
<a name="1480"><span class="lineNum">    1480 </span>            : }</a>
<a name="1481"><span class="lineNum">    1481 </span>            : </a>
<a name="1482"><span class="lineNum">    1482 </span>            : static bool gfx_v9_0_load_mec2_fw_bin_support(struct amdgpu_device *adev)</a>
<a name="1483"><span class="lineNum">    1483 </span>            : {</a>
<a name="1484"><span class="lineNum">    1484 </span><span class="lineNoCov">          0 :         if (adev-&gt;ip_versions[GC_HWIP][0] == IP_VERSION(9, 4, 2) ||</span></a>
<a name="1485"><span class="lineNum">    1485 </span><span class="lineNoCov">          0 :             adev-&gt;ip_versions[GC_HWIP][0] == IP_VERSION(9, 4, 1) ||</span></a>
<a name="1486"><span class="lineNum">    1486 </span>            :             adev-&gt;ip_versions[GC_HWIP][0] == IP_VERSION(9, 3, 0))</a>
<a name="1487"><span class="lineNum">    1487 </span>            :                 return false;</a>
<a name="1488"><span class="lineNum">    1488 </span>            : </a>
<a name="1489"><span class="lineNum">    1489 </span>            :         return true;</a>
<a name="1490"><span class="lineNum">    1490 </span>            : }</a>
<a name="1491"><span class="lineNum">    1491 </span>            : </a>
<a name="1492"><span class="lineNum">    1492 </span><span class="lineNoCov">          0 : static int gfx_v9_0_init_cp_compute_microcode(struct amdgpu_device *adev,</span></a>
<a name="1493"><span class="lineNum">    1493 </span>            :                                           const char *chip_name)</a>
<a name="1494"><span class="lineNum">    1494 </span>            : {</a>
<a name="1495"><span class="lineNum">    1495 </span>            :         char fw_name[30];</a>
<a name="1496"><span class="lineNum">    1496 </span>            :         int err;</a>
<a name="1497"><span class="lineNum">    1497 </span><span class="lineNoCov">          0 :         struct amdgpu_firmware_info *info = NULL;</span></a>
<a name="1498"><span class="lineNum">    1498 </span><span class="lineNoCov">          0 :         const struct common_firmware_header *header = NULL;</span></a>
<a name="1499"><span class="lineNum">    1499 </span>            :         const struct gfx_firmware_header_v1_0 *cp_hdr;</a>
<a name="1500"><span class="lineNum">    1500 </span>            : </a>
<a name="1501"><span class="lineNum">    1501 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev) &amp;&amp; (adev-&gt;asic_type == CHIP_ALDEBARAN))</span></a>
<a name="1502"><span class="lineNum">    1502 </span><span class="lineNoCov">          0 :                 snprintf(fw_name, sizeof(fw_name), &quot;amdgpu/%s_sjt_mec.bin&quot;, chip_name);</span></a>
<a name="1503"><span class="lineNum">    1503 </span>            :         else</a>
<a name="1504"><span class="lineNum">    1504 </span><span class="lineNoCov">          0 :                 snprintf(fw_name, sizeof(fw_name), &quot;amdgpu/%s_mec.bin&quot;, chip_name);</span></a>
<a name="1505"><span class="lineNum">    1505 </span>            : </a>
<a name="1506"><span class="lineNum">    1506 </span><span class="lineNoCov">          0 :         err = request_firmware(&amp;adev-&gt;gfx.mec_fw, fw_name, adev-&gt;dev);</span></a>
<a name="1507"><span class="lineNum">    1507 </span><span class="lineNoCov">          0 :         if (err)</span></a>
<a name="1508"><span class="lineNum">    1508 </span>            :                 goto out;</a>
<a name="1509"><span class="lineNum">    1509 </span><span class="lineNoCov">          0 :         err = amdgpu_ucode_validate(adev-&gt;gfx.mec_fw);</span></a>
<a name="1510"><span class="lineNum">    1510 </span><span class="lineNoCov">          0 :         if (err)</span></a>
<a name="1511"><span class="lineNum">    1511 </span>            :                 goto out;</a>
<a name="1512"><span class="lineNum">    1512 </span><span class="lineNoCov">          0 :         cp_hdr = (const struct gfx_firmware_header_v1_0 *)adev-&gt;gfx.mec_fw-&gt;data;</span></a>
<a name="1513"><span class="lineNum">    1513 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.mec_fw_version = le32_to_cpu(cp_hdr-&gt;header.ucode_version);</span></a>
<a name="1514"><span class="lineNum">    1514 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.mec_feature_version = le32_to_cpu(cp_hdr-&gt;ucode_feature_version);</span></a>
<a name="1515"><span class="lineNum">    1515 </span>            : </a>
<a name="1516"><span class="lineNum">    1516 </span>            : </a>
<a name="1517"><span class="lineNum">    1517 </span><span class="lineNoCov">          0 :         if (gfx_v9_0_load_mec2_fw_bin_support(adev)) {</span></a>
<a name="1518"><span class="lineNum">    1518 </span><span class="lineNoCov">          0 :                 if (amdgpu_sriov_vf(adev) &amp;&amp; (adev-&gt;asic_type == CHIP_ALDEBARAN))</span></a>
<a name="1519"><span class="lineNum">    1519 </span><span class="lineNoCov">          0 :                         snprintf(fw_name, sizeof(fw_name), &quot;amdgpu/%s_sjt_mec2.bin&quot;, chip_name);</span></a>
<a name="1520"><span class="lineNum">    1520 </span>            :                 else</a>
<a name="1521"><span class="lineNum">    1521 </span><span class="lineNoCov">          0 :                         snprintf(fw_name, sizeof(fw_name), &quot;amdgpu/%s_mec2.bin&quot;, chip_name);</span></a>
<a name="1522"><span class="lineNum">    1522 </span>            : </a>
<a name="1523"><span class="lineNum">    1523 </span><span class="lineNoCov">          0 :                 err = request_firmware(&amp;adev-&gt;gfx.mec2_fw, fw_name, adev-&gt;dev);</span></a>
<a name="1524"><span class="lineNum">    1524 </span><span class="lineNoCov">          0 :                 if (!err) {</span></a>
<a name="1525"><span class="lineNum">    1525 </span><span class="lineNoCov">          0 :                         err = amdgpu_ucode_validate(adev-&gt;gfx.mec2_fw);</span></a>
<a name="1526"><span class="lineNum">    1526 </span><span class="lineNoCov">          0 :                         if (err)</span></a>
<a name="1527"><span class="lineNum">    1527 </span>            :                                 goto out;</a>
<a name="1528"><span class="lineNum">    1528 </span><span class="lineNoCov">          0 :                         cp_hdr = (const struct gfx_firmware_header_v1_0 *)</span></a>
<a name="1529"><span class="lineNum">    1529 </span><span class="lineNoCov">          0 :                         adev-&gt;gfx.mec2_fw-&gt;data;</span></a>
<a name="1530"><span class="lineNum">    1530 </span><span class="lineNoCov">          0 :                         adev-&gt;gfx.mec2_fw_version =</span></a>
<a name="1531"><span class="lineNum">    1531 </span><span class="lineNoCov">          0 :                         le32_to_cpu(cp_hdr-&gt;header.ucode_version);</span></a>
<a name="1532"><span class="lineNum">    1532 </span><span class="lineNoCov">          0 :                         adev-&gt;gfx.mec2_feature_version =</span></a>
<a name="1533"><span class="lineNum">    1533 </span><span class="lineNoCov">          0 :                         le32_to_cpu(cp_hdr-&gt;ucode_feature_version);</span></a>
<a name="1534"><span class="lineNum">    1534 </span>            :                 } else {</a>
<a name="1535"><span class="lineNum">    1535 </span><span class="lineNoCov">          0 :                         err = 0;</span></a>
<a name="1536"><span class="lineNum">    1536 </span><span class="lineNoCov">          0 :                         adev-&gt;gfx.mec2_fw = NULL;</span></a>
<a name="1537"><span class="lineNum">    1537 </span>            :                 }</a>
<a name="1538"><span class="lineNum">    1538 </span>            :         } else {</a>
<a name="1539"><span class="lineNum">    1539 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.mec2_fw_version = adev-&gt;gfx.mec_fw_version;</span></a>
<a name="1540"><span class="lineNum">    1540 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.mec2_feature_version = adev-&gt;gfx.mec_feature_version;</span></a>
<a name="1541"><span class="lineNum">    1541 </span>            :         }</a>
<a name="1542"><span class="lineNum">    1542 </span>            : </a>
<a name="1543"><span class="lineNum">    1543 </span><span class="lineNoCov">          0 :         if (adev-&gt;firmware.load_type == AMDGPU_FW_LOAD_PSP) {</span></a>
<a name="1544"><span class="lineNum">    1544 </span><span class="lineNoCov">          0 :                 info = &amp;adev-&gt;firmware.ucode[AMDGPU_UCODE_ID_CP_MEC1];</span></a>
<a name="1545"><span class="lineNum">    1545 </span><span class="lineNoCov">          0 :                 info-&gt;ucode_id = AMDGPU_UCODE_ID_CP_MEC1;</span></a>
<a name="1546"><span class="lineNum">    1546 </span><span class="lineNoCov">          0 :                 info-&gt;fw = adev-&gt;gfx.mec_fw;</span></a>
<a name="1547"><span class="lineNum">    1547 </span><span class="lineNoCov">          0 :                 header = (const struct common_firmware_header *)info-&gt;fw-&gt;data;</span></a>
<a name="1548"><span class="lineNum">    1548 </span><span class="lineNoCov">          0 :                 cp_hdr = (const struct gfx_firmware_header_v1_0 *)info-&gt;fw-&gt;data;</span></a>
<a name="1549"><span class="lineNum">    1549 </span><span class="lineNoCov">          0 :                 adev-&gt;firmware.fw_size +=</span></a>
<a name="1550"><span class="lineNum">    1550 </span><span class="lineNoCov">          0 :                         ALIGN(le32_to_cpu(header-&gt;ucode_size_bytes) - le32_to_cpu(cp_hdr-&gt;jt_size) * 4, PAGE_SIZE);</span></a>
<a name="1551"><span class="lineNum">    1551 </span>            : </a>
<a name="1552"><span class="lineNum">    1552 </span><span class="lineNoCov">          0 :                 info = &amp;adev-&gt;firmware.ucode[AMDGPU_UCODE_ID_CP_MEC1_JT];</span></a>
<a name="1553"><span class="lineNum">    1553 </span><span class="lineNoCov">          0 :                 info-&gt;ucode_id = AMDGPU_UCODE_ID_CP_MEC1_JT;</span></a>
<a name="1554"><span class="lineNum">    1554 </span><span class="lineNoCov">          0 :                 info-&gt;fw = adev-&gt;gfx.mec_fw;</span></a>
<a name="1555"><span class="lineNum">    1555 </span><span class="lineNoCov">          0 :                 adev-&gt;firmware.fw_size +=</span></a>
<a name="1556"><span class="lineNum">    1556 </span><span class="lineNoCov">          0 :                         ALIGN(le32_to_cpu(cp_hdr-&gt;jt_size) * 4, PAGE_SIZE);</span></a>
<a name="1557"><span class="lineNum">    1557 </span>            : </a>
<a name="1558"><span class="lineNum">    1558 </span><span class="lineNoCov">          0 :                 if (adev-&gt;gfx.mec2_fw) {</span></a>
<a name="1559"><span class="lineNum">    1559 </span><span class="lineNoCov">          0 :                         info = &amp;adev-&gt;firmware.ucode[AMDGPU_UCODE_ID_CP_MEC2];</span></a>
<a name="1560"><span class="lineNum">    1560 </span><span class="lineNoCov">          0 :                         info-&gt;ucode_id = AMDGPU_UCODE_ID_CP_MEC2;</span></a>
<a name="1561"><span class="lineNum">    1561 </span><span class="lineNoCov">          0 :                         info-&gt;fw = adev-&gt;gfx.mec2_fw;</span></a>
<a name="1562"><span class="lineNum">    1562 </span><span class="lineNoCov">          0 :                         header = (const struct common_firmware_header *)info-&gt;fw-&gt;data;</span></a>
<a name="1563"><span class="lineNum">    1563 </span><span class="lineNoCov">          0 :                         cp_hdr = (const struct gfx_firmware_header_v1_0 *)info-&gt;fw-&gt;data;</span></a>
<a name="1564"><span class="lineNum">    1564 </span><span class="lineNoCov">          0 :                         adev-&gt;firmware.fw_size +=</span></a>
<a name="1565"><span class="lineNum">    1565 </span><span class="lineNoCov">          0 :                                 ALIGN(le32_to_cpu(header-&gt;ucode_size_bytes) - le32_to_cpu(cp_hdr-&gt;jt_size) * 4, PAGE_SIZE);</span></a>
<a name="1566"><span class="lineNum">    1566 </span>            : </a>
<a name="1567"><span class="lineNum">    1567 </span>            :                         /* TODO: Determine if MEC2 JT FW loading can be removed</a>
<a name="1568"><span class="lineNum">    1568 </span>            :                                  for all GFX V9 asic and above */</a>
<a name="1569"><span class="lineNum">    1569 </span><span class="lineNoCov">          0 :                         if (gfx_v9_0_load_mec2_fw_bin_support(adev)) {</span></a>
<a name="1570"><span class="lineNum">    1570 </span><span class="lineNoCov">          0 :                                 info = &amp;adev-&gt;firmware.ucode[AMDGPU_UCODE_ID_CP_MEC2_JT];</span></a>
<a name="1571"><span class="lineNum">    1571 </span><span class="lineNoCov">          0 :                                 info-&gt;ucode_id = AMDGPU_UCODE_ID_CP_MEC2_JT;</span></a>
<a name="1572"><span class="lineNum">    1572 </span><span class="lineNoCov">          0 :                                 info-&gt;fw = adev-&gt;gfx.mec2_fw;</span></a>
<a name="1573"><span class="lineNum">    1573 </span><span class="lineNoCov">          0 :                                 adev-&gt;firmware.fw_size +=</span></a>
<a name="1574"><span class="lineNum">    1574 </span><span class="lineNoCov">          0 :                                         ALIGN(le32_to_cpu(cp_hdr-&gt;jt_size) * 4,</span></a>
<a name="1575"><span class="lineNum">    1575 </span>            :                                         PAGE_SIZE);</a>
<a name="1576"><span class="lineNum">    1576 </span>            :                         }</a>
<a name="1577"><span class="lineNum">    1577 </span>            :                 }</a>
<a name="1578"><span class="lineNum">    1578 </span>            :         }</a>
<a name="1579"><span class="lineNum">    1579 </span>            : </a>
<a name="1580"><span class="lineNum">    1580 </span>            : out:</a>
<a name="1581"><span class="lineNum">    1581 </span><span class="lineNoCov">          0 :         gfx_v9_0_check_if_need_gfxoff(adev);</span></a>
<a name="1582"><span class="lineNum">    1582 </span><span class="lineNoCov">          0 :         gfx_v9_0_check_fw_write_wait(adev);</span></a>
<a name="1583"><span class="lineNum">    1583 </span><span class="lineNoCov">          0 :         if (err) {</span></a>
<a name="1584"><span class="lineNum">    1584 </span><span class="lineNoCov">          0 :                 dev_err(adev-&gt;dev,</span></a>
<a name="1585"><span class="lineNum">    1585 </span>            :                         &quot;gfx9: Failed to load firmware \&quot;%s\&quot;\n&quot;,</a>
<a name="1586"><span class="lineNum">    1586 </span>            :                         fw_name);</a>
<a name="1587"><span class="lineNum">    1587 </span><span class="lineNoCov">          0 :                 release_firmware(adev-&gt;gfx.mec_fw);</span></a>
<a name="1588"><span class="lineNum">    1588 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.mec_fw = NULL;</span></a>
<a name="1589"><span class="lineNum">    1589 </span><span class="lineNoCov">          0 :                 release_firmware(adev-&gt;gfx.mec2_fw);</span></a>
<a name="1590"><span class="lineNum">    1590 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.mec2_fw = NULL;</span></a>
<a name="1591"><span class="lineNum">    1591 </span>            :         }</a>
<a name="1592"><span class="lineNum">    1592 </span><span class="lineNoCov">          0 :         return err;</span></a>
<a name="1593"><span class="lineNum">    1593 </span>            : }</a>
<a name="1594"><span class="lineNum">    1594 </span>            : </a>
<a name="1595"><span class="lineNum">    1595 </span><span class="lineNoCov">          0 : static int gfx_v9_0_init_microcode(struct amdgpu_device *adev)</span></a>
<a name="1596"><span class="lineNum">    1596 </span>            : {</a>
<a name="1597"><span class="lineNum">    1597 </span>            :         const char *chip_name;</a>
<a name="1598"><span class="lineNum">    1598 </span>            :         int r;</a>
<a name="1599"><span class="lineNum">    1599 </span>            : </a>
<a name="1600"><span class="lineNum">    1600 </span><span class="lineNoCov">          0 :         DRM_DEBUG(&quot;\n&quot;);</span></a>
<a name="1601"><span class="lineNum">    1601 </span>            : </a>
<a name="1602"><span class="lineNum">    1602 </span><span class="lineNoCov">          0 :         switch (adev-&gt;ip_versions[GC_HWIP][0]) {</span></a>
<a name="1603"><span class="lineNum">    1603 </span>            :         case IP_VERSION(9, 0, 1):</a>
<a name="1604"><span class="lineNum">    1604 </span>            :                 chip_name = &quot;vega10&quot;;</a>
<a name="1605"><span class="lineNum">    1605 </span>            :                 break;</a>
<a name="1606"><span class="lineNum">    1606 </span>            :         case IP_VERSION(9, 2, 1):</a>
<a name="1607"><span class="lineNum">    1607 </span><span class="lineNoCov">          0 :                 chip_name = &quot;vega12&quot;;</span></a>
<a name="1608"><span class="lineNum">    1608 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1609"><span class="lineNum">    1609 </span>            :         case IP_VERSION(9, 4, 0):</a>
<a name="1610"><span class="lineNum">    1610 </span><span class="lineNoCov">          0 :                 chip_name = &quot;vega20&quot;;</span></a>
<a name="1611"><span class="lineNum">    1611 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1612"><span class="lineNum">    1612 </span>            :         case IP_VERSION(9, 2, 2):</a>
<a name="1613"><span class="lineNum">    1613 </span>            :         case IP_VERSION(9, 1, 0):</a>
<a name="1614"><span class="lineNum">    1614 </span><span class="lineNoCov">          0 :                 if (adev-&gt;apu_flags &amp; AMD_APU_IS_RAVEN2)</span></a>
<a name="1615"><span class="lineNum">    1615 </span>            :                         chip_name = &quot;raven2&quot;;</a>
<a name="1616"><span class="lineNum">    1616 </span><span class="lineNoCov">          0 :                 else if (adev-&gt;apu_flags &amp; AMD_APU_IS_PICASSO)</span></a>
<a name="1617"><span class="lineNum">    1617 </span>            :                         chip_name = &quot;picasso&quot;;</a>
<a name="1618"><span class="lineNum">    1618 </span>            :                 else</a>
<a name="1619"><span class="lineNum">    1619 </span><span class="lineNoCov">          0 :                         chip_name = &quot;raven&quot;;</span></a>
<a name="1620"><span class="lineNum">    1620 </span>            :                 break;</a>
<a name="1621"><span class="lineNum">    1621 </span>            :         case IP_VERSION(9, 4, 1):</a>
<a name="1622"><span class="lineNum">    1622 </span><span class="lineNoCov">          0 :                 chip_name = &quot;arcturus&quot;;</span></a>
<a name="1623"><span class="lineNum">    1623 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1624"><span class="lineNum">    1624 </span>            :         case IP_VERSION(9, 3, 0):</a>
<a name="1625"><span class="lineNum">    1625 </span><span class="lineNoCov">          0 :                 if (adev-&gt;apu_flags &amp; AMD_APU_IS_RENOIR)</span></a>
<a name="1626"><span class="lineNum">    1626 </span>            :                         chip_name = &quot;renoir&quot;;</a>
<a name="1627"><span class="lineNum">    1627 </span>            :                 else</a>
<a name="1628"><span class="lineNum">    1628 </span><span class="lineNoCov">          0 :                         chip_name = &quot;green_sardine&quot;;</span></a>
<a name="1629"><span class="lineNum">    1629 </span>            :                 break;</a>
<a name="1630"><span class="lineNum">    1630 </span>            :         case IP_VERSION(9, 4, 2):</a>
<a name="1631"><span class="lineNum">    1631 </span><span class="lineNoCov">          0 :                 chip_name = &quot;aldebaran&quot;;</span></a>
<a name="1632"><span class="lineNum">    1632 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1633"><span class="lineNum">    1633 </span>            :         default:</a>
<a name="1634"><span class="lineNum">    1634 </span><span class="lineNoCov">          0 :                 BUG();</span></a>
<a name="1635"><span class="lineNum">    1635 </span>            :         }</a>
<a name="1636"><span class="lineNum">    1636 </span>            : </a>
<a name="1637"><span class="lineNum">    1637 </span>            :         /* No CPG in Arcturus */</a>
<a name="1638"><span class="lineNum">    1638 </span><span class="lineNoCov">          0 :         if (adev-&gt;gfx.num_gfx_rings) {</span></a>
<a name="1639"><span class="lineNum">    1639 </span><span class="lineNoCov">          0 :                 r = gfx_v9_0_init_cp_gfx_microcode(adev, chip_name);</span></a>
<a name="1640"><span class="lineNum">    1640 </span><span class="lineNoCov">          0 :                 if (r)</span></a>
<a name="1641"><span class="lineNum">    1641 </span>            :                         return r;</a>
<a name="1642"><span class="lineNum">    1642 </span>            :         }</a>
<a name="1643"><span class="lineNum">    1643 </span>            : </a>
<a name="1644"><span class="lineNum">    1644 </span><span class="lineNoCov">          0 :         r = gfx_v9_0_init_rlc_microcode(adev, chip_name);</span></a>
<a name="1645"><span class="lineNum">    1645 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="1646"><span class="lineNum">    1646 </span>            :                 return r;</a>
<a name="1647"><span class="lineNum">    1647 </span>            : </a>
<a name="1648"><span class="lineNum">    1648 </span><span class="lineNoCov">          0 :         r = gfx_v9_0_init_cp_compute_microcode(adev, chip_name);</span></a>
<a name="1649"><span class="lineNum">    1649 </span>            :         if (r)</a>
<a name="1650"><span class="lineNum">    1650 </span>            :                 return r;</a>
<a name="1651"><span class="lineNum">    1651 </span>            : </a>
<a name="1652"><span class="lineNum">    1652 </span>            :         return r;</a>
<a name="1653"><span class="lineNum">    1653 </span>            : }</a>
<a name="1654"><span class="lineNum">    1654 </span>            : </a>
<a name="1655"><span class="lineNum">    1655 </span><span class="lineNoCov">          0 : static u32 gfx_v9_0_get_csb_size(struct amdgpu_device *adev)</span></a>
<a name="1656"><span class="lineNum">    1656 </span>            : {</a>
<a name="1657"><span class="lineNum">    1657 </span><span class="lineNoCov">          0 :         u32 count = 0;</span></a>
<a name="1658"><span class="lineNum">    1658 </span><span class="lineNoCov">          0 :         const struct cs_section_def *sect = NULL;</span></a>
<a name="1659"><span class="lineNum">    1659 </span><span class="lineNoCov">          0 :         const struct cs_extent_def *ext = NULL;</span></a>
<a name="1660"><span class="lineNum">    1660 </span>            : </a>
<a name="1661"><span class="lineNum">    1661 </span>            :         /* begin clear state */</a>
<a name="1662"><span class="lineNum">    1662 </span><span class="lineNoCov">          0 :         count += 2;</span></a>
<a name="1663"><span class="lineNum">    1663 </span>            :         /* context control state */</a>
<a name="1664"><span class="lineNum">    1664 </span><span class="lineNoCov">          0 :         count += 3;</span></a>
<a name="1665"><span class="lineNum">    1665 </span>            : </a>
<a name="1666"><span class="lineNum">    1666 </span><span class="lineNoCov">          0 :         for (sect = gfx9_cs_data; sect-&gt;section != NULL; ++sect) {</span></a>
<a name="1667"><span class="lineNum">    1667 </span><span class="lineNoCov">          0 :                 for (ext = sect-&gt;section; ext-&gt;extent != NULL; ++ext) {</span></a>
<a name="1668"><span class="lineNum">    1668 </span><span class="lineNoCov">          0 :                         if (sect-&gt;id == SECT_CONTEXT)</span></a>
<a name="1669"><span class="lineNum">    1669 </span><span class="lineNoCov">          0 :                                 count += 2 + ext-&gt;reg_count;</span></a>
<a name="1670"><span class="lineNum">    1670 </span>            :                         else</a>
<a name="1671"><span class="lineNum">    1671 </span>            :                                 return 0;</a>
<a name="1672"><span class="lineNum">    1672 </span>            :                 }</a>
<a name="1673"><span class="lineNum">    1673 </span>            :         }</a>
<a name="1674"><span class="lineNum">    1674 </span>            : </a>
<a name="1675"><span class="lineNum">    1675 </span>            :         /* end clear state */</a>
<a name="1676"><span class="lineNum">    1676 </span><span class="lineNoCov">          0 :         count += 2;</span></a>
<a name="1677"><span class="lineNum">    1677 </span>            :         /* clear state */</a>
<a name="1678"><span class="lineNum">    1678 </span><span class="lineNoCov">          0 :         count += 2;</span></a>
<a name="1679"><span class="lineNum">    1679 </span>            : </a>
<a name="1680"><span class="lineNum">    1680 </span><span class="lineNoCov">          0 :         return count;</span></a>
<a name="1681"><span class="lineNum">    1681 </span>            : }</a>
<a name="1682"><span class="lineNum">    1682 </span>            : </a>
<a name="1683"><span class="lineNum">    1683 </span><span class="lineNoCov">          0 : static void gfx_v9_0_get_csb_buffer(struct amdgpu_device *adev,</span></a>
<a name="1684"><span class="lineNum">    1684 </span>            :                                     volatile u32 *buffer)</a>
<a name="1685"><span class="lineNum">    1685 </span>            : {</a>
<a name="1686"><span class="lineNum">    1686 </span><span class="lineNoCov">          0 :         u32 count = 0, i;</span></a>
<a name="1687"><span class="lineNum">    1687 </span><span class="lineNoCov">          0 :         const struct cs_section_def *sect = NULL;</span></a>
<a name="1688"><span class="lineNum">    1688 </span><span class="lineNoCov">          0 :         const struct cs_extent_def *ext = NULL;</span></a>
<a name="1689"><span class="lineNum">    1689 </span>            : </a>
<a name="1690"><span class="lineNum">    1690 </span><span class="lineNoCov">          0 :         if (adev-&gt;gfx.rlc.cs_data == NULL)</span></a>
<a name="1691"><span class="lineNum">    1691 </span>            :                 return;</a>
<a name="1692"><span class="lineNum">    1692 </span><span class="lineNoCov">          0 :         if (buffer == NULL)</span></a>
<a name="1693"><span class="lineNum">    1693 </span>            :                 return;</a>
<a name="1694"><span class="lineNum">    1694 </span>            : </a>
<a name="1695"><span class="lineNum">    1695 </span><span class="lineNoCov">          0 :         buffer[count++] = cpu_to_le32(PACKET3(PACKET3_PREAMBLE_CNTL, 0));</span></a>
<a name="1696"><span class="lineNum">    1696 </span><span class="lineNoCov">          0 :         buffer[count++] = cpu_to_le32(PACKET3_PREAMBLE_BEGIN_CLEAR_STATE);</span></a>
<a name="1697"><span class="lineNum">    1697 </span>            : </a>
<a name="1698"><span class="lineNum">    1698 </span><span class="lineNoCov">          0 :         buffer[count++] = cpu_to_le32(PACKET3(PACKET3_CONTEXT_CONTROL, 1));</span></a>
<a name="1699"><span class="lineNum">    1699 </span><span class="lineNoCov">          0 :         buffer[count++] = cpu_to_le32(0x80000000);</span></a>
<a name="1700"><span class="lineNum">    1700 </span><span class="lineNoCov">          0 :         buffer[count++] = cpu_to_le32(0x80000000);</span></a>
<a name="1701"><span class="lineNum">    1701 </span>            : </a>
<a name="1702"><span class="lineNum">    1702 </span><span class="lineNoCov">          0 :         for (sect = adev-&gt;gfx.rlc.cs_data; sect-&gt;section != NULL; ++sect) {</span></a>
<a name="1703"><span class="lineNum">    1703 </span><span class="lineNoCov">          0 :                 for (ext = sect-&gt;section; ext-&gt;extent != NULL; ++ext) {</span></a>
<a name="1704"><span class="lineNum">    1704 </span><span class="lineNoCov">          0 :                         if (sect-&gt;id == SECT_CONTEXT) {</span></a>
<a name="1705"><span class="lineNum">    1705 </span><span class="lineNoCov">          0 :                                 buffer[count++] =</span></a>
<a name="1706"><span class="lineNum">    1706 </span><span class="lineNoCov">          0 :                                         cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, ext-&gt;reg_count));</span></a>
<a name="1707"><span class="lineNum">    1707 </span><span class="lineNoCov">          0 :                                 buffer[count++] = cpu_to_le32(ext-&gt;reg_index -</span></a>
<a name="1708"><span class="lineNum">    1708 </span>            :                                                 PACKET3_SET_CONTEXT_REG_START);</a>
<a name="1709"><span class="lineNum">    1709 </span><span class="lineNoCov">          0 :                                 for (i = 0; i &lt; ext-&gt;reg_count; i++)</span></a>
<a name="1710"><span class="lineNum">    1710 </span><span class="lineNoCov">          0 :                                         buffer[count++] = cpu_to_le32(ext-&gt;extent[i]);</span></a>
<a name="1711"><span class="lineNum">    1711 </span>            :                         } else {</a>
<a name="1712"><span class="lineNum">    1712 </span>            :                                 return;</a>
<a name="1713"><span class="lineNum">    1713 </span>            :                         }</a>
<a name="1714"><span class="lineNum">    1714 </span>            :                 }</a>
<a name="1715"><span class="lineNum">    1715 </span>            :         }</a>
<a name="1716"><span class="lineNum">    1716 </span>            : </a>
<a name="1717"><span class="lineNum">    1717 </span><span class="lineNoCov">          0 :         buffer[count++] = cpu_to_le32(PACKET3(PACKET3_PREAMBLE_CNTL, 0));</span></a>
<a name="1718"><span class="lineNum">    1718 </span><span class="lineNoCov">          0 :         buffer[count++] = cpu_to_le32(PACKET3_PREAMBLE_END_CLEAR_STATE);</span></a>
<a name="1719"><span class="lineNum">    1719 </span>            : </a>
<a name="1720"><span class="lineNum">    1720 </span><span class="lineNoCov">          0 :         buffer[count++] = cpu_to_le32(PACKET3(PACKET3_CLEAR_STATE, 0));</span></a>
<a name="1721"><span class="lineNum">    1721 </span><span class="lineNoCov">          0 :         buffer[count++] = cpu_to_le32(0);</span></a>
<a name="1722"><span class="lineNum">    1722 </span>            : }</a>
<a name="1723"><span class="lineNum">    1723 </span>            : </a>
<a name="1724"><span class="lineNum">    1724 </span><span class="lineNoCov">          0 : static void gfx_v9_0_init_always_on_cu_mask(struct amdgpu_device *adev)</span></a>
<a name="1725"><span class="lineNum">    1725 </span>            : {</a>
<a name="1726"><span class="lineNum">    1726 </span><span class="lineNoCov">          0 :         struct amdgpu_cu_info *cu_info = &amp;adev-&gt;gfx.cu_info;</span></a>
<a name="1727"><span class="lineNum">    1727 </span><span class="lineNoCov">          0 :         uint32_t pg_always_on_cu_num = 2;</span></a>
<a name="1728"><span class="lineNum">    1728 </span>            :         uint32_t always_on_cu_num;</a>
<a name="1729"><span class="lineNum">    1729 </span>            :         uint32_t i, j, k;</a>
<a name="1730"><span class="lineNum">    1730 </span>            :         uint32_t mask, cu_bitmap, counter;</a>
<a name="1731"><span class="lineNum">    1731 </span>            : </a>
<a name="1732"><span class="lineNum">    1732 </span><span class="lineNoCov">          0 :         if (adev-&gt;flags &amp; AMD_IS_APU)</span></a>
<a name="1733"><span class="lineNum">    1733 </span>            :                 always_on_cu_num = 4;</a>
<a name="1734"><span class="lineNum">    1734 </span><span class="lineNoCov">          0 :         else if (adev-&gt;ip_versions[GC_HWIP][0] == IP_VERSION(9, 2, 1))</span></a>
<a name="1735"><span class="lineNum">    1735 </span>            :                 always_on_cu_num = 8;</a>
<a name="1736"><span class="lineNum">    1736 </span>            :         else</a>
<a name="1737"><span class="lineNum">    1737 </span><span class="lineNoCov">          0 :                 always_on_cu_num = 12;</span></a>
<a name="1738"><span class="lineNum">    1738 </span>            : </a>
<a name="1739"><span class="lineNum">    1739 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;adev-&gt;grbm_idx_mutex);</span></a>
<a name="1740"><span class="lineNum">    1740 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;gfx.config.max_shader_engines; i++) {</span></a>
<a name="1741"><span class="lineNum">    1741 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; adev-&gt;gfx.config.max_sh_per_se; j++) {</span></a>
<a name="1742"><span class="lineNum">    1742 </span><span class="lineNoCov">          0 :                         mask = 1;</span></a>
<a name="1743"><span class="lineNum">    1743 </span><span class="lineNoCov">          0 :                         cu_bitmap = 0;</span></a>
<a name="1744"><span class="lineNum">    1744 </span><span class="lineNoCov">          0 :                         counter = 0;</span></a>
<a name="1745"><span class="lineNum">    1745 </span><span class="lineNoCov">          0 :                         gfx_v9_0_select_se_sh(adev, i, j, 0xffffffff);</span></a>
<a name="1746"><span class="lineNum">    1746 </span>            : </a>
<a name="1747"><span class="lineNum">    1747 </span><span class="lineNoCov">          0 :                         for (k = 0; k &lt; adev-&gt;gfx.config.max_cu_per_sh; k ++) {</span></a>
<a name="1748"><span class="lineNum">    1748 </span><span class="lineNoCov">          0 :                                 if (cu_info-&gt;bitmap[i][j] &amp; mask) {</span></a>
<a name="1749"><span class="lineNum">    1749 </span><span class="lineNoCov">          0 :                                         if (counter == pg_always_on_cu_num)</span></a>
<a name="1750"><span class="lineNum">    1750 </span><span class="lineNoCov">          0 :                                                 WREG32_SOC15(GC, 0, mmRLC_PG_ALWAYS_ON_CU_MASK, cu_bitmap);</span></a>
<a name="1751"><span class="lineNum">    1751 </span><span class="lineNoCov">          0 :                                         if (counter &lt; always_on_cu_num)</span></a>
<a name="1752"><span class="lineNum">    1752 </span><span class="lineNoCov">          0 :                                                 cu_bitmap |= mask;</span></a>
<a name="1753"><span class="lineNum">    1753 </span>            :                                         else</a>
<a name="1754"><span class="lineNum">    1754 </span>            :                                                 break;</a>
<a name="1755"><span class="lineNum">    1755 </span><span class="lineNoCov">          0 :                                         counter++;</span></a>
<a name="1756"><span class="lineNum">    1756 </span>            :                                 }</a>
<a name="1757"><span class="lineNum">    1757 </span><span class="lineNoCov">          0 :                                 mask &lt;&lt;= 1;</span></a>
<a name="1758"><span class="lineNum">    1758 </span>            :                         }</a>
<a name="1759"><span class="lineNum">    1759 </span>            : </a>
<a name="1760"><span class="lineNum">    1760 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(GC, 0, mmRLC_LB_ALWAYS_ACTIVE_CU_MASK, cu_bitmap);</span></a>
<a name="1761"><span class="lineNum">    1761 </span><span class="lineNoCov">          0 :                         cu_info-&gt;ao_cu_bitmap[i][j] = cu_bitmap;</span></a>
<a name="1762"><span class="lineNum">    1762 </span>            :                 }</a>
<a name="1763"><span class="lineNum">    1763 </span>            :         }</a>
<a name="1764"><span class="lineNum">    1764 </span><span class="lineNoCov">          0 :         gfx_v9_0_select_se_sh(adev, 0xffffffff, 0xffffffff, 0xffffffff);</span></a>
<a name="1765"><span class="lineNum">    1765 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;adev-&gt;grbm_idx_mutex);</span></a>
<a name="1766"><span class="lineNum">    1766 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1767"><span class="lineNum">    1767 </span>            : </a>
<a name="1768"><span class="lineNum">    1768 </span><span class="lineNoCov">          0 : static void gfx_v9_0_init_lbpw(struct amdgpu_device *adev)</span></a>
<a name="1769"><span class="lineNum">    1769 </span>            : {</a>
<a name="1770"><span class="lineNum">    1770 </span>            :         uint32_t data;</a>
<a name="1771"><span class="lineNum">    1771 </span>            : </a>
<a name="1772"><span class="lineNum">    1772 </span>            :         /* set mmRLC_LB_THR_CONFIG_1/2/3/4 */</a>
<a name="1773"><span class="lineNum">    1773 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmRLC_LB_THR_CONFIG_1, 0x0000007F);</span></a>
<a name="1774"><span class="lineNum">    1774 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmRLC_LB_THR_CONFIG_2, 0x0333A5A7);</span></a>
<a name="1775"><span class="lineNum">    1775 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmRLC_LB_THR_CONFIG_3, 0x00000077);</span></a>
<a name="1776"><span class="lineNum">    1776 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmRLC_LB_THR_CONFIG_4, (0x30 | 0x40 &lt;&lt; 8 | 0x02FA &lt;&lt; 16));</span></a>
<a name="1777"><span class="lineNum">    1777 </span>            : </a>
<a name="1778"><span class="lineNum">    1778 </span>            :         /* set mmRLC_LB_CNTR_INIT = 0x0000_0000 */</a>
<a name="1779"><span class="lineNum">    1779 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmRLC_LB_CNTR_INIT, 0x00000000);</span></a>
<a name="1780"><span class="lineNum">    1780 </span>            : </a>
<a name="1781"><span class="lineNum">    1781 </span>            :         /* set mmRLC_LB_CNTR_MAX = 0x0000_0500 */</a>
<a name="1782"><span class="lineNum">    1782 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmRLC_LB_CNTR_MAX, 0x00000500);</span></a>
<a name="1783"><span class="lineNum">    1783 </span>            : </a>
<a name="1784"><span class="lineNum">    1784 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;adev-&gt;grbm_idx_mutex);</span></a>
<a name="1785"><span class="lineNum">    1785 </span>            :         /* set mmRLC_LB_INIT_CU_MASK thru broadcast mode to enable all SE/SH*/</a>
<a name="1786"><span class="lineNum">    1786 </span><span class="lineNoCov">          0 :         gfx_v9_0_select_se_sh(adev, 0xffffffff, 0xffffffff, 0xffffffff);</span></a>
<a name="1787"><span class="lineNum">    1787 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmRLC_LB_INIT_CU_MASK, 0xffffffff);</span></a>
<a name="1788"><span class="lineNum">    1788 </span>            : </a>
<a name="1789"><span class="lineNum">    1789 </span>            :         /* set mmRLC_LB_PARAMS = 0x003F_1006 */</a>
<a name="1790"><span class="lineNum">    1790 </span><span class="lineNoCov">          0 :         data = REG_SET_FIELD(0, RLC_LB_PARAMS, FIFO_SAMPLES, 0x0003);</span></a>
<a name="1791"><span class="lineNum">    1791 </span><span class="lineNoCov">          0 :         data |= REG_SET_FIELD(data, RLC_LB_PARAMS, PG_IDLE_SAMPLES, 0x0010);</span></a>
<a name="1792"><span class="lineNum">    1792 </span><span class="lineNoCov">          0 :         data |= REG_SET_FIELD(data, RLC_LB_PARAMS, PG_IDLE_SAMPLE_INTERVAL, 0x033F);</span></a>
<a name="1793"><span class="lineNum">    1793 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmRLC_LB_PARAMS, data);</span></a>
<a name="1794"><span class="lineNum">    1794 </span>            : </a>
<a name="1795"><span class="lineNum">    1795 </span>            :         /* set mmRLC_GPM_GENERAL_7[31-16] = 0x00C0 */</a>
<a name="1796"><span class="lineNum">    1796 </span><span class="lineNoCov">          0 :         data = RREG32_SOC15(GC, 0, mmRLC_GPM_GENERAL_7);</span></a>
<a name="1797"><span class="lineNum">    1797 </span><span class="lineNoCov">          0 :         data &amp;= 0x0000FFFF;</span></a>
<a name="1798"><span class="lineNum">    1798 </span><span class="lineNoCov">          0 :         data |= 0x00C00000;</span></a>
<a name="1799"><span class="lineNum">    1799 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmRLC_GPM_GENERAL_7, data);</span></a>
<a name="1800"><span class="lineNum">    1800 </span>            : </a>
<a name="1801"><span class="lineNum">    1801 </span>            :         /*</a>
<a name="1802"><span class="lineNum">    1802 </span>            :          * RLC_LB_ALWAYS_ACTIVE_CU_MASK = 0xF (4 CUs AON for Raven),</a>
<a name="1803"><span class="lineNum">    1803 </span>            :          * programmed in gfx_v9_0_init_always_on_cu_mask()</a>
<a name="1804"><span class="lineNum">    1804 </span>            :          */</a>
<a name="1805"><span class="lineNum">    1805 </span>            : </a>
<a name="1806"><span class="lineNum">    1806 </span>            :         /* set RLC_LB_CNTL = 0x8000_0095, 31 bit is reserved,</a>
<a name="1807"><span class="lineNum">    1807 </span>            :          * but used for RLC_LB_CNTL configuration */</a>
<a name="1808"><span class="lineNum">    1808 </span><span class="lineNoCov">          0 :         data = RLC_LB_CNTL__LB_CNT_SPIM_ACTIVE_MASK;</span></a>
<a name="1809"><span class="lineNum">    1809 </span><span class="lineNoCov">          0 :         data |= REG_SET_FIELD(data, RLC_LB_CNTL, CU_MASK_USED_OFF_HYST, 0x09);</span></a>
<a name="1810"><span class="lineNum">    1810 </span><span class="lineNoCov">          0 :         data |= REG_SET_FIELD(data, RLC_LB_CNTL, RESERVED, 0x80000);</span></a>
<a name="1811"><span class="lineNum">    1811 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmRLC_LB_CNTL, data);</span></a>
<a name="1812"><span class="lineNum">    1812 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;adev-&gt;grbm_idx_mutex);</span></a>
<a name="1813"><span class="lineNum">    1813 </span>            : </a>
<a name="1814"><span class="lineNum">    1814 </span><span class="lineNoCov">          0 :         gfx_v9_0_init_always_on_cu_mask(adev);</span></a>
<a name="1815"><span class="lineNum">    1815 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1816"><span class="lineNum">    1816 </span>            : </a>
<a name="1817"><span class="lineNum">    1817 </span><span class="lineNoCov">          0 : static void gfx_v9_4_init_lbpw(struct amdgpu_device *adev)</span></a>
<a name="1818"><span class="lineNum">    1818 </span>            : {</a>
<a name="1819"><span class="lineNum">    1819 </span>            :         uint32_t data;</a>
<a name="1820"><span class="lineNum">    1820 </span>            : </a>
<a name="1821"><span class="lineNum">    1821 </span>            :         /* set mmRLC_LB_THR_CONFIG_1/2/3/4 */</a>
<a name="1822"><span class="lineNum">    1822 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmRLC_LB_THR_CONFIG_1, 0x0000007F);</span></a>
<a name="1823"><span class="lineNum">    1823 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmRLC_LB_THR_CONFIG_2, 0x033388F8);</span></a>
<a name="1824"><span class="lineNum">    1824 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmRLC_LB_THR_CONFIG_3, 0x00000077);</span></a>
<a name="1825"><span class="lineNum">    1825 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmRLC_LB_THR_CONFIG_4, (0x10 | 0x27 &lt;&lt; 8 | 0x02FA &lt;&lt; 16));</span></a>
<a name="1826"><span class="lineNum">    1826 </span>            : </a>
<a name="1827"><span class="lineNum">    1827 </span>            :         /* set mmRLC_LB_CNTR_INIT = 0x0000_0000 */</a>
<a name="1828"><span class="lineNum">    1828 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmRLC_LB_CNTR_INIT, 0x00000000);</span></a>
<a name="1829"><span class="lineNum">    1829 </span>            : </a>
<a name="1830"><span class="lineNum">    1830 </span>            :         /* set mmRLC_LB_CNTR_MAX = 0x0000_0500 */</a>
<a name="1831"><span class="lineNum">    1831 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmRLC_LB_CNTR_MAX, 0x00000800);</span></a>
<a name="1832"><span class="lineNum">    1832 </span>            : </a>
<a name="1833"><span class="lineNum">    1833 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;adev-&gt;grbm_idx_mutex);</span></a>
<a name="1834"><span class="lineNum">    1834 </span>            :         /* set mmRLC_LB_INIT_CU_MASK thru broadcast mode to enable all SE/SH*/</a>
<a name="1835"><span class="lineNum">    1835 </span><span class="lineNoCov">          0 :         gfx_v9_0_select_se_sh(adev, 0xffffffff, 0xffffffff, 0xffffffff);</span></a>
<a name="1836"><span class="lineNum">    1836 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmRLC_LB_INIT_CU_MASK, 0xffffffff);</span></a>
<a name="1837"><span class="lineNum">    1837 </span>            : </a>
<a name="1838"><span class="lineNum">    1838 </span>            :         /* set mmRLC_LB_PARAMS = 0x003F_1006 */</a>
<a name="1839"><span class="lineNum">    1839 </span><span class="lineNoCov">          0 :         data = REG_SET_FIELD(0, RLC_LB_PARAMS, FIFO_SAMPLES, 0x0003);</span></a>
<a name="1840"><span class="lineNum">    1840 </span><span class="lineNoCov">          0 :         data |= REG_SET_FIELD(data, RLC_LB_PARAMS, PG_IDLE_SAMPLES, 0x0010);</span></a>
<a name="1841"><span class="lineNum">    1841 </span><span class="lineNoCov">          0 :         data |= REG_SET_FIELD(data, RLC_LB_PARAMS, PG_IDLE_SAMPLE_INTERVAL, 0x033F);</span></a>
<a name="1842"><span class="lineNum">    1842 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmRLC_LB_PARAMS, data);</span></a>
<a name="1843"><span class="lineNum">    1843 </span>            : </a>
<a name="1844"><span class="lineNum">    1844 </span>            :         /* set mmRLC_GPM_GENERAL_7[31-16] = 0x00C0 */</a>
<a name="1845"><span class="lineNum">    1845 </span><span class="lineNoCov">          0 :         data = RREG32_SOC15(GC, 0, mmRLC_GPM_GENERAL_7);</span></a>
<a name="1846"><span class="lineNum">    1846 </span><span class="lineNoCov">          0 :         data &amp;= 0x0000FFFF;</span></a>
<a name="1847"><span class="lineNum">    1847 </span><span class="lineNoCov">          0 :         data |= 0x00C00000;</span></a>
<a name="1848"><span class="lineNum">    1848 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmRLC_GPM_GENERAL_7, data);</span></a>
<a name="1849"><span class="lineNum">    1849 </span>            : </a>
<a name="1850"><span class="lineNum">    1850 </span>            :         /*</a>
<a name="1851"><span class="lineNum">    1851 </span>            :          * RLC_LB_ALWAYS_ACTIVE_CU_MASK = 0xFFF (12 CUs AON),</a>
<a name="1852"><span class="lineNum">    1852 </span>            :          * programmed in gfx_v9_0_init_always_on_cu_mask()</a>
<a name="1853"><span class="lineNum">    1853 </span>            :          */</a>
<a name="1854"><span class="lineNum">    1854 </span>            : </a>
<a name="1855"><span class="lineNum">    1855 </span>            :         /* set RLC_LB_CNTL = 0x8000_0095, 31 bit is reserved,</a>
<a name="1856"><span class="lineNum">    1856 </span>            :          * but used for RLC_LB_CNTL configuration */</a>
<a name="1857"><span class="lineNum">    1857 </span><span class="lineNoCov">          0 :         data = RLC_LB_CNTL__LB_CNT_SPIM_ACTIVE_MASK;</span></a>
<a name="1858"><span class="lineNum">    1858 </span><span class="lineNoCov">          0 :         data |= REG_SET_FIELD(data, RLC_LB_CNTL, CU_MASK_USED_OFF_HYST, 0x09);</span></a>
<a name="1859"><span class="lineNum">    1859 </span><span class="lineNoCov">          0 :         data |= REG_SET_FIELD(data, RLC_LB_CNTL, RESERVED, 0x80000);</span></a>
<a name="1860"><span class="lineNum">    1860 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmRLC_LB_CNTL, data);</span></a>
<a name="1861"><span class="lineNum">    1861 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;adev-&gt;grbm_idx_mutex);</span></a>
<a name="1862"><span class="lineNum">    1862 </span>            : </a>
<a name="1863"><span class="lineNum">    1863 </span><span class="lineNoCov">          0 :         gfx_v9_0_init_always_on_cu_mask(adev);</span></a>
<a name="1864"><span class="lineNum">    1864 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1865"><span class="lineNum">    1865 </span>            : </a>
<a name="1866"><span class="lineNum">    1866 </span><span class="lineNoCov">          0 : static void gfx_v9_0_enable_lbpw(struct amdgpu_device *adev, bool enable)</span></a>
<a name="1867"><span class="lineNum">    1867 </span>            : {</a>
<a name="1868"><span class="lineNum">    1868 </span><span class="lineNoCov">          0 :         WREG32_FIELD15(GC, 0, RLC_LB_CNTL, LOAD_BALANCE_ENABLE, enable ? 1 : 0);</span></a>
<a name="1869"><span class="lineNum">    1869 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1870"><span class="lineNum">    1870 </span>            : </a>
<a name="1871"><span class="lineNum">    1871 </span><span class="lineNoCov">          0 : static int gfx_v9_0_cp_jump_table_num(struct amdgpu_device *adev)</span></a>
<a name="1872"><span class="lineNum">    1872 </span>            : {</a>
<a name="1873"><span class="lineNum">    1873 </span><span class="lineNoCov">          0 :         if (gfx_v9_0_load_mec2_fw_bin_support(adev))</span></a>
<a name="1874"><span class="lineNum">    1874 </span>            :                 return 5;</a>
<a name="1875"><span class="lineNum">    1875 </span>            :         else</a>
<a name="1876"><span class="lineNum">    1876 </span><span class="lineNoCov">          0 :                 return 4;</span></a>
<a name="1877"><span class="lineNum">    1877 </span>            : }</a>
<a name="1878"><span class="lineNum">    1878 </span>            : </a>
<a name="1879"><span class="lineNum">    1879 </span><span class="lineNoCov">          0 : static void gfx_v9_0_init_rlcg_reg_access_ctrl(struct amdgpu_device *adev)</span></a>
<a name="1880"><span class="lineNum">    1880 </span>            : {</a>
<a name="1881"><span class="lineNum">    1881 </span>            :         struct amdgpu_rlcg_reg_access_ctrl *reg_access_ctrl;</a>
<a name="1882"><span class="lineNum">    1882 </span>            : </a>
<a name="1883"><span class="lineNum">    1883 </span><span class="lineNoCov">          0 :         reg_access_ctrl = &amp;adev-&gt;gfx.rlc.reg_access_ctrl;</span></a>
<a name="1884"><span class="lineNum">    1884 </span><span class="lineNoCov">          0 :         reg_access_ctrl-&gt;scratch_reg0 = SOC15_REG_OFFSET(GC, 0, mmSCRATCH_REG0);</span></a>
<a name="1885"><span class="lineNum">    1885 </span><span class="lineNoCov">          0 :         reg_access_ctrl-&gt;scratch_reg1 = SOC15_REG_OFFSET(GC, 0, mmSCRATCH_REG1);</span></a>
<a name="1886"><span class="lineNum">    1886 </span><span class="lineNoCov">          0 :         reg_access_ctrl-&gt;scratch_reg2 = SOC15_REG_OFFSET(GC, 0, mmSCRATCH_REG2);</span></a>
<a name="1887"><span class="lineNum">    1887 </span><span class="lineNoCov">          0 :         reg_access_ctrl-&gt;scratch_reg3 = SOC15_REG_OFFSET(GC, 0, mmSCRATCH_REG3);</span></a>
<a name="1888"><span class="lineNum">    1888 </span><span class="lineNoCov">          0 :         reg_access_ctrl-&gt;grbm_cntl = SOC15_REG_OFFSET(GC, 0, mmGRBM_GFX_CNTL);</span></a>
<a name="1889"><span class="lineNum">    1889 </span><span class="lineNoCov">          0 :         reg_access_ctrl-&gt;grbm_idx = SOC15_REG_OFFSET(GC, 0, mmGRBM_GFX_INDEX);</span></a>
<a name="1890"><span class="lineNum">    1890 </span><span class="lineNoCov">          0 :         reg_access_ctrl-&gt;spare_int = SOC15_REG_OFFSET(GC, 0, mmRLC_SPARE_INT);</span></a>
<a name="1891"><span class="lineNum">    1891 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.rlc.rlcg_reg_access_supported = true;</span></a>
<a name="1892"><span class="lineNum">    1892 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1893"><span class="lineNum">    1893 </span>            : </a>
<a name="1894"><span class="lineNum">    1894 </span><span class="lineNoCov">          0 : static int gfx_v9_0_rlc_init(struct amdgpu_device *adev)</span></a>
<a name="1895"><span class="lineNum">    1895 </span>            : {</a>
<a name="1896"><span class="lineNum">    1896 </span>            :         const struct cs_section_def *cs_data;</a>
<a name="1897"><span class="lineNum">    1897 </span>            :         int r;</a>
<a name="1898"><span class="lineNum">    1898 </span>            : </a>
<a name="1899"><span class="lineNum">    1899 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.rlc.cs_data = gfx9_cs_data;</span></a>
<a name="1900"><span class="lineNum">    1900 </span>            : </a>
<a name="1901"><span class="lineNum">    1901 </span><span class="lineNoCov">          0 :         cs_data = adev-&gt;gfx.rlc.cs_data;</span></a>
<a name="1902"><span class="lineNum">    1902 </span>            : </a>
<a name="1903"><span class="lineNum">    1903 </span>            :         if (cs_data) {</a>
<a name="1904"><span class="lineNum">    1904 </span>            :                 /* init clear state block */</a>
<a name="1905"><span class="lineNum">    1905 </span><span class="lineNoCov">          0 :                 r = amdgpu_gfx_rlc_init_csb(adev);</span></a>
<a name="1906"><span class="lineNum">    1906 </span><span class="lineNoCov">          0 :                 if (r)</span></a>
<a name="1907"><span class="lineNum">    1907 </span>            :                         return r;</a>
<a name="1908"><span class="lineNum">    1908 </span>            :         }</a>
<a name="1909"><span class="lineNum">    1909 </span>            : </a>
<a name="1910"><span class="lineNum">    1910 </span><span class="lineNoCov">          0 :         if (adev-&gt;flags &amp; AMD_IS_APU) {</span></a>
<a name="1911"><span class="lineNum">    1911 </span>            :                 /* TODO: double check the cp_table_size for RV */</a>
<a name="1912"><span class="lineNum">    1912 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.rlc.cp_table_size = ALIGN(96 * 5 * 4, 2048) + (64 * 1024); /* JT + GDS */</span></a>
<a name="1913"><span class="lineNum">    1913 </span><span class="lineNoCov">          0 :                 r = amdgpu_gfx_rlc_init_cpt(adev);</span></a>
<a name="1914"><span class="lineNum">    1914 </span><span class="lineNoCov">          0 :                 if (r)</span></a>
<a name="1915"><span class="lineNum">    1915 </span>            :                         return r;</a>
<a name="1916"><span class="lineNum">    1916 </span>            :         }</a>
<a name="1917"><span class="lineNum">    1917 </span>            : </a>
<a name="1918"><span class="lineNum">    1918 </span><span class="lineNoCov">          0 :         switch (adev-&gt;ip_versions[GC_HWIP][0]) {</span></a>
<a name="1919"><span class="lineNum">    1919 </span>            :         case IP_VERSION(9, 2, 2):</a>
<a name="1920"><span class="lineNum">    1920 </span>            :         case IP_VERSION(9, 1, 0):</a>
<a name="1921"><span class="lineNum">    1921 </span><span class="lineNoCov">          0 :                 gfx_v9_0_init_lbpw(adev);</span></a>
<a name="1922"><span class="lineNum">    1922 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1923"><span class="lineNum">    1923 </span>            :         case IP_VERSION(9, 4, 0):</a>
<a name="1924"><span class="lineNum">    1924 </span><span class="lineNoCov">          0 :                 gfx_v9_4_init_lbpw(adev);</span></a>
<a name="1925"><span class="lineNum">    1925 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1926"><span class="lineNum">    1926 </span>            :         default:</a>
<a name="1927"><span class="lineNum">    1927 </span>            :                 break;</a>
<a name="1928"><span class="lineNum">    1928 </span>            :         }</a>
<a name="1929"><span class="lineNum">    1929 </span>            : </a>
<a name="1930"><span class="lineNum">    1930 </span>            :         /* init spm vmid with 0xf */</a>
<a name="1931"><span class="lineNum">    1931 </span><span class="lineNoCov">          0 :         if (adev-&gt;gfx.rlc.funcs-&gt;update_spm_vmid)</span></a>
<a name="1932"><span class="lineNum">    1932 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.rlc.funcs-&gt;update_spm_vmid(adev, 0xf);</span></a>
<a name="1933"><span class="lineNum">    1933 </span>            : </a>
<a name="1934"><span class="lineNum">    1934 </span>            :         return 0;</a>
<a name="1935"><span class="lineNum">    1935 </span>            : }</a>
<a name="1936"><span class="lineNum">    1936 </span>            : </a>
<a name="1937"><span class="lineNum">    1937 </span><span class="lineNoCov">          0 : static void gfx_v9_0_mec_fini(struct amdgpu_device *adev)</span></a>
<a name="1938"><span class="lineNum">    1938 </span>            : {</a>
<a name="1939"><span class="lineNum">    1939 </span><span class="lineNoCov">          0 :         amdgpu_bo_free_kernel(&amp;adev-&gt;gfx.mec.hpd_eop_obj, NULL, NULL);</span></a>
<a name="1940"><span class="lineNum">    1940 </span><span class="lineNoCov">          0 :         amdgpu_bo_free_kernel(&amp;adev-&gt;gfx.mec.mec_fw_obj, NULL, NULL);</span></a>
<a name="1941"><span class="lineNum">    1941 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1942"><span class="lineNum">    1942 </span>            : </a>
<a name="1943"><span class="lineNum">    1943 </span><span class="lineNoCov">          0 : static int gfx_v9_0_mec_init(struct amdgpu_device *adev)</span></a>
<a name="1944"><span class="lineNum">    1944 </span>            : {</a>
<a name="1945"><span class="lineNum">    1945 </span>            :         int r;</a>
<a name="1946"><span class="lineNum">    1946 </span>            :         u32 *hpd;</a>
<a name="1947"><span class="lineNum">    1947 </span>            :         const __le32 *fw_data;</a>
<a name="1948"><span class="lineNum">    1948 </span>            :         unsigned fw_size;</a>
<a name="1949"><span class="lineNum">    1949 </span>            :         u32 *fw;</a>
<a name="1950"><span class="lineNum">    1950 </span>            :         size_t mec_hpd_size;</a>
<a name="1951"><span class="lineNum">    1951 </span>            : </a>
<a name="1952"><span class="lineNum">    1952 </span>            :         const struct gfx_firmware_header_v1_0 *mec_hdr;</a>
<a name="1953"><span class="lineNum">    1953 </span>            : </a>
<a name="1954"><span class="lineNum">    1954 </span><span class="lineNoCov">          0 :         bitmap_zero(adev-&gt;gfx.mec.queue_bitmap, AMDGPU_MAX_COMPUTE_QUEUES);</span></a>
<a name="1955"><span class="lineNum">    1955 </span>            : </a>
<a name="1956"><span class="lineNum">    1956 </span>            :         /* take ownership of the relevant compute queues */</a>
<a name="1957"><span class="lineNum">    1957 </span><span class="lineNoCov">          0 :         amdgpu_gfx_compute_queue_acquire(adev);</span></a>
<a name="1958"><span class="lineNum">    1958 </span><span class="lineNoCov">          0 :         mec_hpd_size = adev-&gt;gfx.num_compute_rings * GFX9_MEC_HPD_SIZE;</span></a>
<a name="1959"><span class="lineNum">    1959 </span><span class="lineNoCov">          0 :         if (mec_hpd_size) {</span></a>
<a name="1960"><span class="lineNum">    1960 </span><span class="lineNoCov">          0 :                 r = amdgpu_bo_create_reserved(adev, mec_hpd_size, PAGE_SIZE,</span></a>
<a name="1961"><span class="lineNum">    1961 </span>            :                                               AMDGPU_GEM_DOMAIN_VRAM,</a>
<a name="1962"><span class="lineNum">    1962 </span>            :                                               &amp;adev-&gt;gfx.mec.hpd_eop_obj,</a>
<a name="1963"><span class="lineNum">    1963 </span>            :                                               &amp;adev-&gt;gfx.mec.hpd_eop_gpu_addr,</a>
<a name="1964"><span class="lineNum">    1964 </span>            :                                               (void **)&amp;hpd);</a>
<a name="1965"><span class="lineNum">    1965 </span><span class="lineNoCov">          0 :                 if (r) {</span></a>
<a name="1966"><span class="lineNum">    1966 </span><span class="lineNoCov">          0 :                         dev_warn(adev-&gt;dev, &quot;(%d) create HDP EOP bo failed\n&quot;, r);</span></a>
<a name="1967"><span class="lineNum">    1967 </span><span class="lineNoCov">          0 :                         gfx_v9_0_mec_fini(adev);</span></a>
<a name="1968"><span class="lineNum">    1968 </span><span class="lineNoCov">          0 :                         return r;</span></a>
<a name="1969"><span class="lineNum">    1969 </span>            :                 }</a>
<a name="1970"><span class="lineNum">    1970 </span>            : </a>
<a name="1971"><span class="lineNum">    1971 </span><span class="lineNoCov">          0 :                 memset(hpd, 0, mec_hpd_size);</span></a>
<a name="1972"><span class="lineNum">    1972 </span>            : </a>
<a name="1973"><span class="lineNum">    1973 </span><span class="lineNoCov">          0 :                 amdgpu_bo_kunmap(adev-&gt;gfx.mec.hpd_eop_obj);</span></a>
<a name="1974"><span class="lineNum">    1974 </span><span class="lineNoCov">          0 :                 amdgpu_bo_unreserve(adev-&gt;gfx.mec.hpd_eop_obj);</span></a>
<a name="1975"><span class="lineNum">    1975 </span>            :         }</a>
<a name="1976"><span class="lineNum">    1976 </span>            : </a>
<a name="1977"><span class="lineNum">    1977 </span><span class="lineNoCov">          0 :         mec_hdr = (const struct gfx_firmware_header_v1_0 *)adev-&gt;gfx.mec_fw-&gt;data;</span></a>
<a name="1978"><span class="lineNum">    1978 </span>            : </a>
<a name="1979"><span class="lineNum">    1979 </span><span class="lineNoCov">          0 :         fw_data = (const __le32 *)</span></a>
<a name="1980"><span class="lineNum">    1980 </span>            :                 (adev-&gt;gfx.mec_fw-&gt;data +</a>
<a name="1981"><span class="lineNum">    1981 </span><span class="lineNoCov">          0 :                  le32_to_cpu(mec_hdr-&gt;header.ucode_array_offset_bytes));</span></a>
<a name="1982"><span class="lineNum">    1982 </span><span class="lineNoCov">          0 :         fw_size = le32_to_cpu(mec_hdr-&gt;header.ucode_size_bytes);</span></a>
<a name="1983"><span class="lineNum">    1983 </span>            : </a>
<a name="1984"><span class="lineNum">    1984 </span><span class="lineNoCov">          0 :         r = amdgpu_bo_create_reserved(adev, mec_hdr-&gt;header.ucode_size_bytes,</span></a>
<a name="1985"><span class="lineNum">    1985 </span>            :                                       PAGE_SIZE, AMDGPU_GEM_DOMAIN_GTT,</a>
<a name="1986"><span class="lineNum">    1986 </span>            :                                       &amp;adev-&gt;gfx.mec.mec_fw_obj,</a>
<a name="1987"><span class="lineNum">    1987 </span>            :                                       &amp;adev-&gt;gfx.mec.mec_fw_gpu_addr,</a>
<a name="1988"><span class="lineNum">    1988 </span>            :                                       (void **)&amp;fw);</a>
<a name="1989"><span class="lineNum">    1989 </span><span class="lineNoCov">          0 :         if (r) {</span></a>
<a name="1990"><span class="lineNum">    1990 </span><span class="lineNoCov">          0 :                 dev_warn(adev-&gt;dev, &quot;(%d) create mec firmware bo failed\n&quot;, r);</span></a>
<a name="1991"><span class="lineNum">    1991 </span><span class="lineNoCov">          0 :                 gfx_v9_0_mec_fini(adev);</span></a>
<a name="1992"><span class="lineNum">    1992 </span><span class="lineNoCov">          0 :                 return r;</span></a>
<a name="1993"><span class="lineNum">    1993 </span>            :         }</a>
<a name="1994"><span class="lineNum">    1994 </span>            : </a>
<a name="1995"><span class="lineNum">    1995 </span><span class="lineNoCov">          0 :         memcpy(fw, fw_data, fw_size);</span></a>
<a name="1996"><span class="lineNum">    1996 </span>            : </a>
<a name="1997"><span class="lineNum">    1997 </span><span class="lineNoCov">          0 :         amdgpu_bo_kunmap(adev-&gt;gfx.mec.mec_fw_obj);</span></a>
<a name="1998"><span class="lineNum">    1998 </span><span class="lineNoCov">          0 :         amdgpu_bo_unreserve(adev-&gt;gfx.mec.mec_fw_obj);</span></a>
<a name="1999"><span class="lineNum">    1999 </span>            : </a>
<a name="2000"><span class="lineNum">    2000 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2001"><span class="lineNum">    2001 </span>            : }</a>
<a name="2002"><span class="lineNum">    2002 </span>            : </a>
<a name="2003"><span class="lineNum">    2003 </span><span class="lineNoCov">          0 : static uint32_t wave_read_ind(struct amdgpu_device *adev, uint32_t simd, uint32_t wave, uint32_t address)</span></a>
<a name="2004"><span class="lineNum">    2004 </span>            : {</a>
<a name="2005"><span class="lineNum">    2005 </span><span class="lineNoCov">          0 :         WREG32_SOC15_RLC(GC, 0, mmSQ_IND_INDEX,</span></a>
<a name="2006"><span class="lineNum">    2006 </span>            :                 (wave &lt;&lt; SQ_IND_INDEX__WAVE_ID__SHIFT) |</a>
<a name="2007"><span class="lineNum">    2007 </span>            :                 (simd &lt;&lt; SQ_IND_INDEX__SIMD_ID__SHIFT) |</a>
<a name="2008"><span class="lineNum">    2008 </span>            :                 (address &lt;&lt; SQ_IND_INDEX__INDEX__SHIFT) |</a>
<a name="2009"><span class="lineNum">    2009 </span>            :                 (SQ_IND_INDEX__FORCE_READ_MASK));</a>
<a name="2010"><span class="lineNum">    2010 </span><span class="lineNoCov">          0 :         return RREG32_SOC15(GC, 0, mmSQ_IND_DATA);</span></a>
<a name="2011"><span class="lineNum">    2011 </span>            : }</a>
<a name="2012"><span class="lineNum">    2012 </span>            : </a>
<a name="2013"><span class="lineNum">    2013 </span><span class="lineNoCov">          0 : static void wave_read_regs(struct amdgpu_device *adev, uint32_t simd,</span></a>
<a name="2014"><span class="lineNum">    2014 </span>            :                            uint32_t wave, uint32_t thread,</a>
<a name="2015"><span class="lineNum">    2015 </span>            :                            uint32_t regno, uint32_t num, uint32_t *out)</a>
<a name="2016"><span class="lineNum">    2016 </span>            : {</a>
<a name="2017"><span class="lineNum">    2017 </span><span class="lineNoCov">          0 :         WREG32_SOC15_RLC(GC, 0, mmSQ_IND_INDEX,</span></a>
<a name="2018"><span class="lineNum">    2018 </span>            :                 (wave &lt;&lt; SQ_IND_INDEX__WAVE_ID__SHIFT) |</a>
<a name="2019"><span class="lineNum">    2019 </span>            :                 (simd &lt;&lt; SQ_IND_INDEX__SIMD_ID__SHIFT) |</a>
<a name="2020"><span class="lineNum">    2020 </span>            :                 (regno &lt;&lt; SQ_IND_INDEX__INDEX__SHIFT) |</a>
<a name="2021"><span class="lineNum">    2021 </span>            :                 (thread &lt;&lt; SQ_IND_INDEX__THREAD_ID__SHIFT) |</a>
<a name="2022"><span class="lineNum">    2022 </span>            :                 (SQ_IND_INDEX__FORCE_READ_MASK) |</a>
<a name="2023"><span class="lineNum">    2023 </span>            :                 (SQ_IND_INDEX__AUTO_INCR_MASK));</a>
<a name="2024"><span class="lineNum">    2024 </span><span class="lineNoCov">          0 :         while (num--)</span></a>
<a name="2025"><span class="lineNum">    2025 </span><span class="lineNoCov">          0 :                 *(out++) = RREG32_SOC15(GC, 0, mmSQ_IND_DATA);</span></a>
<a name="2026"><span class="lineNum">    2026 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2027"><span class="lineNum">    2027 </span>            : </a>
<a name="2028"><span class="lineNum">    2028 </span><span class="lineNoCov">          0 : static void gfx_v9_0_read_wave_data(struct amdgpu_device *adev, uint32_t simd, uint32_t wave, uint32_t *dst, int *no_fields)</span></a>
<a name="2029"><span class="lineNum">    2029 </span>            : {</a>
<a name="2030"><span class="lineNum">    2030 </span>            :         /* type 1 wave data */</a>
<a name="2031"><span class="lineNum">    2031 </span><span class="lineNoCov">          0 :         dst[(*no_fields)++] = 1;</span></a>
<a name="2032"><span class="lineNum">    2032 </span><span class="lineNoCov">          0 :         dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_STATUS);</span></a>
<a name="2033"><span class="lineNum">    2033 </span><span class="lineNoCov">          0 :         dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_PC_LO);</span></a>
<a name="2034"><span class="lineNum">    2034 </span><span class="lineNoCov">          0 :         dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_PC_HI);</span></a>
<a name="2035"><span class="lineNum">    2035 </span><span class="lineNoCov">          0 :         dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_EXEC_LO);</span></a>
<a name="2036"><span class="lineNum">    2036 </span><span class="lineNoCov">          0 :         dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_EXEC_HI);</span></a>
<a name="2037"><span class="lineNum">    2037 </span><span class="lineNoCov">          0 :         dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_HW_ID);</span></a>
<a name="2038"><span class="lineNum">    2038 </span><span class="lineNoCov">          0 :         dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_INST_DW0);</span></a>
<a name="2039"><span class="lineNum">    2039 </span><span class="lineNoCov">          0 :         dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_INST_DW1);</span></a>
<a name="2040"><span class="lineNum">    2040 </span><span class="lineNoCov">          0 :         dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_GPR_ALLOC);</span></a>
<a name="2041"><span class="lineNum">    2041 </span><span class="lineNoCov">          0 :         dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_LDS_ALLOC);</span></a>
<a name="2042"><span class="lineNum">    2042 </span><span class="lineNoCov">          0 :         dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_TRAPSTS);</span></a>
<a name="2043"><span class="lineNum">    2043 </span><span class="lineNoCov">          0 :         dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_IB_STS);</span></a>
<a name="2044"><span class="lineNum">    2044 </span><span class="lineNoCov">          0 :         dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_IB_DBG0);</span></a>
<a name="2045"><span class="lineNum">    2045 </span><span class="lineNoCov">          0 :         dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_M0);</span></a>
<a name="2046"><span class="lineNum">    2046 </span><span class="lineNoCov">          0 :         dst[(*no_fields)++] = wave_read_ind(adev, simd, wave, ixSQ_WAVE_MODE);</span></a>
<a name="2047"><span class="lineNum">    2047 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2048"><span class="lineNum">    2048 </span>            : </a>
<a name="2049"><span class="lineNum">    2049 </span><span class="lineNoCov">          0 : static void gfx_v9_0_read_wave_sgprs(struct amdgpu_device *adev, uint32_t simd,</span></a>
<a name="2050"><span class="lineNum">    2050 </span>            :                                      uint32_t wave, uint32_t start,</a>
<a name="2051"><span class="lineNum">    2051 </span>            :                                      uint32_t size, uint32_t *dst)</a>
<a name="2052"><span class="lineNum">    2052 </span>            : {</a>
<a name="2053"><span class="lineNum">    2053 </span><span class="lineNoCov">          0 :         wave_read_regs(</span></a>
<a name="2054"><span class="lineNum">    2054 </span>            :                 adev, simd, wave, 0,</a>
<a name="2055"><span class="lineNum">    2055 </span>            :                 start + SQIND_WAVE_SGPRS_OFFSET, size, dst);</a>
<a name="2056"><span class="lineNum">    2056 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2057"><span class="lineNum">    2057 </span>            : </a>
<a name="2058"><span class="lineNum">    2058 </span><span class="lineNoCov">          0 : static void gfx_v9_0_read_wave_vgprs(struct amdgpu_device *adev, uint32_t simd,</span></a>
<a name="2059"><span class="lineNum">    2059 </span>            :                                      uint32_t wave, uint32_t thread,</a>
<a name="2060"><span class="lineNum">    2060 </span>            :                                      uint32_t start, uint32_t size,</a>
<a name="2061"><span class="lineNum">    2061 </span>            :                                      uint32_t *dst)</a>
<a name="2062"><span class="lineNum">    2062 </span>            : {</a>
<a name="2063"><span class="lineNum">    2063 </span><span class="lineNoCov">          0 :         wave_read_regs(</span></a>
<a name="2064"><span class="lineNum">    2064 </span>            :                 adev, simd, wave, thread,</a>
<a name="2065"><span class="lineNum">    2065 </span>            :                 start + SQIND_WAVE_VGPRS_OFFSET, size, dst);</a>
<a name="2066"><span class="lineNum">    2066 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2067"><span class="lineNum">    2067 </span>            : </a>
<a name="2068"><span class="lineNum">    2068 </span><span class="lineNoCov">          0 : static void gfx_v9_0_select_me_pipe_q(struct amdgpu_device *adev,</span></a>
<a name="2069"><span class="lineNum">    2069 </span>            :                                   u32 me, u32 pipe, u32 q, u32 vm)</a>
<a name="2070"><span class="lineNum">    2070 </span>            : {</a>
<a name="2071"><span class="lineNum">    2071 </span><span class="lineNoCov">          0 :         soc15_grbm_select(adev, me, pipe, q, vm);</span></a>
<a name="2072"><span class="lineNum">    2072 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2073"><span class="lineNum">    2073 </span>            : </a>
<a name="2074"><span class="lineNum">    2074 </span>            : static const struct amdgpu_gfx_funcs gfx_v9_0_gfx_funcs = {</a>
<a name="2075"><span class="lineNum">    2075 </span>            :         .get_gpu_clock_counter = &amp;gfx_v9_0_get_gpu_clock_counter,</a>
<a name="2076"><span class="lineNum">    2076 </span>            :         .select_se_sh = &amp;gfx_v9_0_select_se_sh,</a>
<a name="2077"><span class="lineNum">    2077 </span>            :         .read_wave_data = &amp;gfx_v9_0_read_wave_data,</a>
<a name="2078"><span class="lineNum">    2078 </span>            :         .read_wave_sgprs = &amp;gfx_v9_0_read_wave_sgprs,</a>
<a name="2079"><span class="lineNum">    2079 </span>            :         .read_wave_vgprs = &amp;gfx_v9_0_read_wave_vgprs,</a>
<a name="2080"><span class="lineNum">    2080 </span>            :         .select_me_pipe_q = &amp;gfx_v9_0_select_me_pipe_q,</a>
<a name="2081"><span class="lineNum">    2081 </span>            : };</a>
<a name="2082"><span class="lineNum">    2082 </span>            : </a>
<a name="2083"><span class="lineNum">    2083 </span>            : const struct amdgpu_ras_block_hw_ops  gfx_v9_0_ras_ops = {</a>
<a name="2084"><span class="lineNum">    2084 </span>            :                 .ras_error_inject = &amp;gfx_v9_0_ras_error_inject,</a>
<a name="2085"><span class="lineNum">    2085 </span>            :                 .query_ras_error_count = &amp;gfx_v9_0_query_ras_error_count,</a>
<a name="2086"><span class="lineNum">    2086 </span>            :                 .reset_ras_error_count = &amp;gfx_v9_0_reset_ras_error_count,</a>
<a name="2087"><span class="lineNum">    2087 </span>            : };</a>
<a name="2088"><span class="lineNum">    2088 </span>            : </a>
<a name="2089"><span class="lineNum">    2089 </span>            : static struct amdgpu_gfx_ras gfx_v9_0_ras = {</a>
<a name="2090"><span class="lineNum">    2090 </span>            :         .ras_block = {</a>
<a name="2091"><span class="lineNum">    2091 </span>            :                 .hw_ops = &amp;gfx_v9_0_ras_ops,</a>
<a name="2092"><span class="lineNum">    2092 </span>            :         },</a>
<a name="2093"><span class="lineNum">    2093 </span>            : };</a>
<a name="2094"><span class="lineNum">    2094 </span>            : </a>
<a name="2095"><span class="lineNum">    2095 </span><span class="lineNoCov">          0 : static int gfx_v9_0_gpu_early_init(struct amdgpu_device *adev)</span></a>
<a name="2096"><span class="lineNum">    2096 </span>            : {</a>
<a name="2097"><span class="lineNum">    2097 </span>            :         u32 gb_addr_config;</a>
<a name="2098"><span class="lineNum">    2098 </span>            :         int err;</a>
<a name="2099"><span class="lineNum">    2099 </span>            : </a>
<a name="2100"><span class="lineNum">    2100 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.funcs = &amp;gfx_v9_0_gfx_funcs;</span></a>
<a name="2101"><span class="lineNum">    2101 </span>            : </a>
<a name="2102"><span class="lineNum">    2102 </span><span class="lineNoCov">          0 :         switch (adev-&gt;ip_versions[GC_HWIP][0]) {</span></a>
<a name="2103"><span class="lineNum">    2103 </span>            :         case IP_VERSION(9, 0, 1):</a>
<a name="2104"><span class="lineNum">    2104 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.max_hw_contexts = 8;</span></a>
<a name="2105"><span class="lineNum">    2105 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.sc_prim_fifo_size_frontend = 0x20;</span></a>
<a name="2106"><span class="lineNum">    2106 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.sc_prim_fifo_size_backend = 0x100;</span></a>
<a name="2107"><span class="lineNum">    2107 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.sc_hiz_tile_fifo_size = 0x30;</span></a>
<a name="2108"><span class="lineNum">    2108 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.sc_earlyz_tile_fifo_size = 0x4C0;</span></a>
<a name="2109"><span class="lineNum">    2109 </span><span class="lineNoCov">          0 :                 gb_addr_config = VEGA10_GB_ADDR_CONFIG_GOLDEN;</span></a>
<a name="2110"><span class="lineNum">    2110 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2111"><span class="lineNum">    2111 </span>            :         case IP_VERSION(9, 2, 1):</a>
<a name="2112"><span class="lineNum">    2112 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.max_hw_contexts = 8;</span></a>
<a name="2113"><span class="lineNum">    2113 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.sc_prim_fifo_size_frontend = 0x20;</span></a>
<a name="2114"><span class="lineNum">    2114 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.sc_prim_fifo_size_backend = 0x100;</span></a>
<a name="2115"><span class="lineNum">    2115 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.sc_hiz_tile_fifo_size = 0x30;</span></a>
<a name="2116"><span class="lineNum">    2116 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.sc_earlyz_tile_fifo_size = 0x4C0;</span></a>
<a name="2117"><span class="lineNum">    2117 </span><span class="lineNoCov">          0 :                 gb_addr_config = VEGA12_GB_ADDR_CONFIG_GOLDEN;</span></a>
<a name="2118"><span class="lineNum">    2118 </span><span class="lineNoCov">          0 :                 DRM_INFO(&quot;fix gfx.config for vega12\n&quot;);</span></a>
<a name="2119"><span class="lineNum">    2119 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2120"><span class="lineNum">    2120 </span>            :         case IP_VERSION(9, 4, 0):</a>
<a name="2121"><span class="lineNum">    2121 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.ras = &amp;gfx_v9_0_ras;</span></a>
<a name="2122"><span class="lineNum">    2122 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.max_hw_contexts = 8;</span></a>
<a name="2123"><span class="lineNum">    2123 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.sc_prim_fifo_size_frontend = 0x20;</span></a>
<a name="2124"><span class="lineNum">    2124 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.sc_prim_fifo_size_backend = 0x100;</span></a>
<a name="2125"><span class="lineNum">    2125 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.sc_hiz_tile_fifo_size = 0x30;</span></a>
<a name="2126"><span class="lineNum">    2126 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.sc_earlyz_tile_fifo_size = 0x4C0;</span></a>
<a name="2127"><span class="lineNum">    2127 </span><span class="lineNoCov">          0 :                 gb_addr_config = RREG32_SOC15(GC, 0, mmGB_ADDR_CONFIG);</span></a>
<a name="2128"><span class="lineNum">    2128 </span><span class="lineNoCov">          0 :                 gb_addr_config &amp;= ~0xf3e777ff;</span></a>
<a name="2129"><span class="lineNum">    2129 </span><span class="lineNoCov">          0 :                 gb_addr_config |= 0x22014042;</span></a>
<a name="2130"><span class="lineNum">    2130 </span>            :                 /* check vbios table if gpu info is not available */</a>
<a name="2131"><span class="lineNum">    2131 </span><span class="lineNoCov">          0 :                 err = amdgpu_atomfirmware_get_gfx_info(adev);</span></a>
<a name="2132"><span class="lineNum">    2132 </span><span class="lineNoCov">          0 :                 if (err)</span></a>
<a name="2133"><span class="lineNum">    2133 </span>            :                         return err;</a>
<a name="2134"><span class="lineNum">    2134 </span>            :                 break;</a>
<a name="2135"><span class="lineNum">    2135 </span>            :         case IP_VERSION(9, 2, 2):</a>
<a name="2136"><span class="lineNum">    2136 </span>            :         case IP_VERSION(9, 1, 0):</a>
<a name="2137"><span class="lineNum">    2137 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.max_hw_contexts = 8;</span></a>
<a name="2138"><span class="lineNum">    2138 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.sc_prim_fifo_size_frontend = 0x20;</span></a>
<a name="2139"><span class="lineNum">    2139 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.sc_prim_fifo_size_backend = 0x100;</span></a>
<a name="2140"><span class="lineNum">    2140 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.sc_hiz_tile_fifo_size = 0x30;</span></a>
<a name="2141"><span class="lineNum">    2141 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.sc_earlyz_tile_fifo_size = 0x4C0;</span></a>
<a name="2142"><span class="lineNum">    2142 </span><span class="lineNoCov">          0 :                 if (adev-&gt;apu_flags &amp; AMD_APU_IS_RAVEN2)</span></a>
<a name="2143"><span class="lineNum">    2143 </span>            :                         gb_addr_config = RAVEN2_GB_ADDR_CONFIG_GOLDEN;</a>
<a name="2144"><span class="lineNum">    2144 </span>            :                 else</a>
<a name="2145"><span class="lineNum">    2145 </span><span class="lineNoCov">          0 :                         gb_addr_config = RAVEN_GB_ADDR_CONFIG_GOLDEN;</span></a>
<a name="2146"><span class="lineNum">    2146 </span>            :                 break;</a>
<a name="2147"><span class="lineNum">    2147 </span>            :         case IP_VERSION(9, 4, 1):</a>
<a name="2148"><span class="lineNum">    2148 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.ras = &amp;gfx_v9_4_ras;</span></a>
<a name="2149"><span class="lineNum">    2149 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.max_hw_contexts = 8;</span></a>
<a name="2150"><span class="lineNum">    2150 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.sc_prim_fifo_size_frontend = 0x20;</span></a>
<a name="2151"><span class="lineNum">    2151 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.sc_prim_fifo_size_backend = 0x100;</span></a>
<a name="2152"><span class="lineNum">    2152 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.sc_hiz_tile_fifo_size = 0x30;</span></a>
<a name="2153"><span class="lineNum">    2153 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.sc_earlyz_tile_fifo_size = 0x4C0;</span></a>
<a name="2154"><span class="lineNum">    2154 </span><span class="lineNoCov">          0 :                 gb_addr_config = RREG32_SOC15(GC, 0, mmGB_ADDR_CONFIG);</span></a>
<a name="2155"><span class="lineNum">    2155 </span><span class="lineNoCov">          0 :                 gb_addr_config &amp;= ~0xf3e777ff;</span></a>
<a name="2156"><span class="lineNum">    2156 </span><span class="lineNoCov">          0 :                 gb_addr_config |= 0x22014042;</span></a>
<a name="2157"><span class="lineNum">    2157 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2158"><span class="lineNum">    2158 </span>            :         case IP_VERSION(9, 3, 0):</a>
<a name="2159"><span class="lineNum">    2159 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.max_hw_contexts = 8;</span></a>
<a name="2160"><span class="lineNum">    2160 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.sc_prim_fifo_size_frontend = 0x20;</span></a>
<a name="2161"><span class="lineNum">    2161 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.sc_prim_fifo_size_backend = 0x100;</span></a>
<a name="2162"><span class="lineNum">    2162 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.sc_hiz_tile_fifo_size = 0x80;</span></a>
<a name="2163"><span class="lineNum">    2163 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.sc_earlyz_tile_fifo_size = 0x4C0;</span></a>
<a name="2164"><span class="lineNum">    2164 </span><span class="lineNoCov">          0 :                 gb_addr_config = RREG32_SOC15(GC, 0, mmGB_ADDR_CONFIG);</span></a>
<a name="2165"><span class="lineNum">    2165 </span><span class="lineNoCov">          0 :                 gb_addr_config &amp;= ~0xf3e777ff;</span></a>
<a name="2166"><span class="lineNum">    2166 </span><span class="lineNoCov">          0 :                 gb_addr_config |= 0x22010042;</span></a>
<a name="2167"><span class="lineNum">    2167 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2168"><span class="lineNum">    2168 </span>            :         case IP_VERSION(9, 4, 2):</a>
<a name="2169"><span class="lineNum">    2169 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.ras = &amp;gfx_v9_4_2_ras;</span></a>
<a name="2170"><span class="lineNum">    2170 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.max_hw_contexts = 8;</span></a>
<a name="2171"><span class="lineNum">    2171 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.sc_prim_fifo_size_frontend = 0x20;</span></a>
<a name="2172"><span class="lineNum">    2172 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.sc_prim_fifo_size_backend = 0x100;</span></a>
<a name="2173"><span class="lineNum">    2173 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.sc_hiz_tile_fifo_size = 0x30;</span></a>
<a name="2174"><span class="lineNum">    2174 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.sc_earlyz_tile_fifo_size = 0x4C0;</span></a>
<a name="2175"><span class="lineNum">    2175 </span><span class="lineNoCov">          0 :                 gb_addr_config = RREG32_SOC15(GC, 0, mmGB_ADDR_CONFIG);</span></a>
<a name="2176"><span class="lineNum">    2176 </span><span class="lineNoCov">          0 :                 gb_addr_config &amp;= ~0xf3e777ff;</span></a>
<a name="2177"><span class="lineNum">    2177 </span><span class="lineNoCov">          0 :                 gb_addr_config |= 0x22014042;</span></a>
<a name="2178"><span class="lineNum">    2178 </span>            :                 /* check vbios table if gpu info is not available */</a>
<a name="2179"><span class="lineNum">    2179 </span><span class="lineNoCov">          0 :                 err = amdgpu_atomfirmware_get_gfx_info(adev);</span></a>
<a name="2180"><span class="lineNum">    2180 </span><span class="lineNoCov">          0 :                 if (err)</span></a>
<a name="2181"><span class="lineNum">    2181 </span>            :                         return err;</a>
<a name="2182"><span class="lineNum">    2182 </span>            :                 break;</a>
<a name="2183"><span class="lineNum">    2183 </span>            :         default:</a>
<a name="2184"><span class="lineNum">    2184 </span><span class="lineNoCov">          0 :                 BUG();</span></a>
<a name="2185"><span class="lineNum">    2185 </span>            :                 break;</a>
<a name="2186"><span class="lineNum">    2186 </span>            :         }</a>
<a name="2187"><span class="lineNum">    2187 </span>            : </a>
<a name="2188"><span class="lineNum">    2188 </span><span class="lineNoCov">          0 :         if (adev-&gt;gfx.ras) {</span></a>
<a name="2189"><span class="lineNum">    2189 </span><span class="lineNoCov">          0 :                 err = amdgpu_ras_register_ras_block(adev, &amp;adev-&gt;gfx.ras-&gt;ras_block);</span></a>
<a name="2190"><span class="lineNum">    2190 </span><span class="lineNoCov">          0 :                 if (err) {</span></a>
<a name="2191"><span class="lineNum">    2191 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Failed to register gfx ras block!\n&quot;);</span></a>
<a name="2192"><span class="lineNum">    2192 </span><span class="lineNoCov">          0 :                         return err;</span></a>
<a name="2193"><span class="lineNum">    2193 </span>            :                 }</a>
<a name="2194"><span class="lineNum">    2194 </span>            : </a>
<a name="2195"><span class="lineNum">    2195 </span><span class="lineNoCov">          0 :                 strcpy(adev-&gt;gfx.ras-&gt;ras_block.ras_comm.name, &quot;gfx&quot;);</span></a>
<a name="2196"><span class="lineNum">    2196 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.ras-&gt;ras_block.ras_comm.block = AMDGPU_RAS_BLOCK__GFX;</span></a>
<a name="2197"><span class="lineNum">    2197 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.ras-&gt;ras_block.ras_comm.type = AMDGPU_RAS_ERROR__MULTI_UNCORRECTABLE;</span></a>
<a name="2198"><span class="lineNum">    2198 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.ras_if = &amp;adev-&gt;gfx.ras-&gt;ras_block.ras_comm;</span></a>
<a name="2199"><span class="lineNum">    2199 </span>            : </a>
<a name="2200"><span class="lineNum">    2200 </span>            :                 /* If not define special ras_late_init function, use gfx default ras_late_init */</a>
<a name="2201"><span class="lineNum">    2201 </span><span class="lineNoCov">          0 :                 if (!adev-&gt;gfx.ras-&gt;ras_block.ras_late_init)</span></a>
<a name="2202"><span class="lineNum">    2202 </span><span class="lineNoCov">          0 :                         adev-&gt;gfx.ras-&gt;ras_block.ras_late_init = amdgpu_gfx_ras_late_init;</span></a>
<a name="2203"><span class="lineNum">    2203 </span>            : </a>
<a name="2204"><span class="lineNum">    2204 </span>            :                 /* If not defined special ras_cb function, use default ras_cb */</a>
<a name="2205"><span class="lineNum">    2205 </span><span class="lineNoCov">          0 :                 if (!adev-&gt;gfx.ras-&gt;ras_block.ras_cb)</span></a>
<a name="2206"><span class="lineNum">    2206 </span><span class="lineNoCov">          0 :                         adev-&gt;gfx.ras-&gt;ras_block.ras_cb = amdgpu_gfx_process_ras_data_cb;</span></a>
<a name="2207"><span class="lineNum">    2207 </span>            :         }</a>
<a name="2208"><span class="lineNum">    2208 </span>            : </a>
<a name="2209"><span class="lineNum">    2209 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.config.gb_addr_config = gb_addr_config;</span></a>
<a name="2210"><span class="lineNum">    2210 </span>            : </a>
<a name="2211"><span class="lineNum">    2211 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.config.gb_addr_config_fields.num_pipes = 1 &lt;&lt;</span></a>
<a name="2212"><span class="lineNum">    2212 </span><span class="lineNoCov">          0 :                         REG_GET_FIELD(</span></a>
<a name="2213"><span class="lineNum">    2213 </span>            :                                         adev-&gt;gfx.config.gb_addr_config,</a>
<a name="2214"><span class="lineNum">    2214 </span>            :                                         GB_ADDR_CONFIG,</a>
<a name="2215"><span class="lineNum">    2215 </span>            :                                         NUM_PIPES);</a>
<a name="2216"><span class="lineNum">    2216 </span>            : </a>
<a name="2217"><span class="lineNum">    2217 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.config.max_tile_pipes =</span></a>
<a name="2218"><span class="lineNum">    2218 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.gb_addr_config_fields.num_pipes;</span></a>
<a name="2219"><span class="lineNum">    2219 </span>            : </a>
<a name="2220"><span class="lineNum">    2220 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.config.gb_addr_config_fields.num_banks = 1 &lt;&lt;</span></a>
<a name="2221"><span class="lineNum">    2221 </span><span class="lineNoCov">          0 :                         REG_GET_FIELD(</span></a>
<a name="2222"><span class="lineNum">    2222 </span>            :                                         adev-&gt;gfx.config.gb_addr_config,</a>
<a name="2223"><span class="lineNum">    2223 </span>            :                                         GB_ADDR_CONFIG,</a>
<a name="2224"><span class="lineNum">    2224 </span>            :                                         NUM_BANKS);</a>
<a name="2225"><span class="lineNum">    2225 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.config.gb_addr_config_fields.max_compress_frags = 1 &lt;&lt;</span></a>
<a name="2226"><span class="lineNum">    2226 </span><span class="lineNoCov">          0 :                         REG_GET_FIELD(</span></a>
<a name="2227"><span class="lineNum">    2227 </span>            :                                         adev-&gt;gfx.config.gb_addr_config,</a>
<a name="2228"><span class="lineNum">    2228 </span>            :                                         GB_ADDR_CONFIG,</a>
<a name="2229"><span class="lineNum">    2229 </span>            :                                         MAX_COMPRESSED_FRAGS);</a>
<a name="2230"><span class="lineNum">    2230 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.config.gb_addr_config_fields.num_rb_per_se = 1 &lt;&lt;</span></a>
<a name="2231"><span class="lineNum">    2231 </span><span class="lineNoCov">          0 :                         REG_GET_FIELD(</span></a>
<a name="2232"><span class="lineNum">    2232 </span>            :                                         adev-&gt;gfx.config.gb_addr_config,</a>
<a name="2233"><span class="lineNum">    2233 </span>            :                                         GB_ADDR_CONFIG,</a>
<a name="2234"><span class="lineNum">    2234 </span>            :                                         NUM_RB_PER_SE);</a>
<a name="2235"><span class="lineNum">    2235 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.config.gb_addr_config_fields.num_se = 1 &lt;&lt;</span></a>
<a name="2236"><span class="lineNum">    2236 </span><span class="lineNoCov">          0 :                         REG_GET_FIELD(</span></a>
<a name="2237"><span class="lineNum">    2237 </span>            :                                         adev-&gt;gfx.config.gb_addr_config,</a>
<a name="2238"><span class="lineNum">    2238 </span>            :                                         GB_ADDR_CONFIG,</a>
<a name="2239"><span class="lineNum">    2239 </span>            :                                         NUM_SHADER_ENGINES);</a>
<a name="2240"><span class="lineNum">    2240 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.config.gb_addr_config_fields.pipe_interleave_size = 1 &lt;&lt; (8 +</span></a>
<a name="2241"><span class="lineNum">    2241 </span><span class="lineNoCov">          0 :                         REG_GET_FIELD(</span></a>
<a name="2242"><span class="lineNum">    2242 </span>            :                                         adev-&gt;gfx.config.gb_addr_config,</a>
<a name="2243"><span class="lineNum">    2243 </span>            :                                         GB_ADDR_CONFIG,</a>
<a name="2244"><span class="lineNum">    2244 </span>            :                                         PIPE_INTERLEAVE_SIZE));</a>
<a name="2245"><span class="lineNum">    2245 </span>            : </a>
<a name="2246"><span class="lineNum">    2246 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2247"><span class="lineNum">    2247 </span>            : }</a>
<a name="2248"><span class="lineNum">    2248 </span>            : </a>
<a name="2249"><span class="lineNum">    2249 </span><span class="lineNoCov">          0 : static int gfx_v9_0_compute_ring_init(struct amdgpu_device *adev, int ring_id,</span></a>
<a name="2250"><span class="lineNum">    2250 </span>            :                                       int mec, int pipe, int queue)</a>
<a name="2251"><span class="lineNum">    2251 </span>            : {</a>
<a name="2252"><span class="lineNum">    2252 </span>            :         unsigned irq_type;</a>
<a name="2253"><span class="lineNum">    2253 </span><span class="lineNoCov">          0 :         struct amdgpu_ring *ring = &amp;adev-&gt;gfx.compute_ring[ring_id];</span></a>
<a name="2254"><span class="lineNum">    2254 </span>            :         unsigned int hw_prio;</a>
<a name="2255"><span class="lineNum">    2255 </span>            : </a>
<a name="2256"><span class="lineNum">    2256 </span><span class="lineNoCov">          0 :         ring = &amp;adev-&gt;gfx.compute_ring[ring_id];</span></a>
<a name="2257"><span class="lineNum">    2257 </span>            : </a>
<a name="2258"><span class="lineNum">    2258 </span>            :         /* mec0 is me1 */</a>
<a name="2259"><span class="lineNum">    2259 </span><span class="lineNoCov">          0 :         ring-&gt;me = mec + 1;</span></a>
<a name="2260"><span class="lineNum">    2260 </span><span class="lineNoCov">          0 :         ring-&gt;pipe = pipe;</span></a>
<a name="2261"><span class="lineNum">    2261 </span><span class="lineNoCov">          0 :         ring-&gt;queue = queue;</span></a>
<a name="2262"><span class="lineNum">    2262 </span>            : </a>
<a name="2263"><span class="lineNum">    2263 </span><span class="lineNoCov">          0 :         ring-&gt;ring_obj = NULL;</span></a>
<a name="2264"><span class="lineNum">    2264 </span><span class="lineNoCov">          0 :         ring-&gt;use_doorbell = true;</span></a>
<a name="2265"><span class="lineNum">    2265 </span><span class="lineNoCov">          0 :         ring-&gt;doorbell_index = (adev-&gt;doorbell_index.mec_ring0 + ring_id) &lt;&lt; 1;</span></a>
<a name="2266"><span class="lineNum">    2266 </span><span class="lineNoCov">          0 :         ring-&gt;eop_gpu_addr = adev-&gt;gfx.mec.hpd_eop_gpu_addr</span></a>
<a name="2267"><span class="lineNum">    2267 </span><span class="lineNoCov">          0 :                                 + (ring_id * GFX9_MEC_HPD_SIZE);</span></a>
<a name="2268"><span class="lineNum">    2268 </span><span class="lineNoCov">          0 :         sprintf(ring-&gt;name, &quot;comp_%d.%d.%d&quot;, ring-&gt;me, ring-&gt;pipe, ring-&gt;queue);</span></a>
<a name="2269"><span class="lineNum">    2269 </span>            : </a>
<a name="2270"><span class="lineNum">    2270 </span><span class="lineNoCov">          0 :         irq_type = AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE0_EOP</span></a>
<a name="2271"><span class="lineNum">    2271 </span><span class="lineNoCov">          0 :                 + ((ring-&gt;me - 1) * adev-&gt;gfx.mec.num_pipe_per_mec)</span></a>
<a name="2272"><span class="lineNum">    2272 </span><span class="lineNoCov">          0 :                 + ring-&gt;pipe;</span></a>
<a name="2273"><span class="lineNum">    2273 </span><span class="lineNoCov">          0 :         hw_prio = amdgpu_gfx_is_high_priority_compute_queue(adev, ring) ?</span></a>
<a name="2274"><span class="lineNum">    2274 </span><span class="lineNoCov">          0 :                         AMDGPU_RING_PRIO_2 : AMDGPU_RING_PRIO_DEFAULT;</span></a>
<a name="2275"><span class="lineNum">    2275 </span>            :         /* type-2 packets are deprecated on MEC, use type-3 instead */</a>
<a name="2276"><span class="lineNum">    2276 </span><span class="lineNoCov">          0 :         return amdgpu_ring_init(adev, ring, 1024, &amp;adev-&gt;gfx.eop_irq, irq_type,</span></a>
<a name="2277"><span class="lineNum">    2277 </span>            :                                 hw_prio, NULL);</a>
<a name="2278"><span class="lineNum">    2278 </span>            : }</a>
<a name="2279"><span class="lineNum">    2279 </span>            : </a>
<a name="2280"><span class="lineNum">    2280 </span><span class="lineNoCov">          0 : static int gfx_v9_0_sw_init(void *handle)</span></a>
<a name="2281"><span class="lineNum">    2281 </span>            : {</a>
<a name="2282"><span class="lineNum">    2282 </span>            :         int i, j, k, r, ring_id;</a>
<a name="2283"><span class="lineNum">    2283 </span>            :         struct amdgpu_ring *ring;</a>
<a name="2284"><span class="lineNum">    2284 </span>            :         struct amdgpu_kiq *kiq;</a>
<a name="2285"><span class="lineNum">    2285 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="2286"><span class="lineNum">    2286 </span>            : </a>
<a name="2287"><span class="lineNum">    2287 </span><span class="lineNoCov">          0 :         switch (adev-&gt;ip_versions[GC_HWIP][0]) {</span></a>
<a name="2288"><span class="lineNum">    2288 </span>            :         case IP_VERSION(9, 0, 1):</a>
<a name="2289"><span class="lineNum">    2289 </span>            :         case IP_VERSION(9, 2, 1):</a>
<a name="2290"><span class="lineNum">    2290 </span>            :         case IP_VERSION(9, 4, 0):</a>
<a name="2291"><span class="lineNum">    2291 </span>            :         case IP_VERSION(9, 2, 2):</a>
<a name="2292"><span class="lineNum">    2292 </span>            :         case IP_VERSION(9, 1, 0):</a>
<a name="2293"><span class="lineNum">    2293 </span>            :         case IP_VERSION(9, 4, 1):</a>
<a name="2294"><span class="lineNum">    2294 </span>            :         case IP_VERSION(9, 3, 0):</a>
<a name="2295"><span class="lineNum">    2295 </span>            :         case IP_VERSION(9, 4, 2):</a>
<a name="2296"><span class="lineNum">    2296 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.mec.num_mec = 2;</span></a>
<a name="2297"><span class="lineNum">    2297 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2298"><span class="lineNum">    2298 </span>            :         default:</a>
<a name="2299"><span class="lineNum">    2299 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.mec.num_mec = 1;</span></a>
<a name="2300"><span class="lineNum">    2300 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2301"><span class="lineNum">    2301 </span>            :         }</a>
<a name="2302"><span class="lineNum">    2302 </span>            : </a>
<a name="2303"><span class="lineNum">    2303 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.mec.num_pipe_per_mec = 4;</span></a>
<a name="2304"><span class="lineNum">    2304 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.mec.num_queue_per_pipe = 8;</span></a>
<a name="2305"><span class="lineNum">    2305 </span>            : </a>
<a name="2306"><span class="lineNum">    2306 </span>            :         /* EOP Event */</a>
<a name="2307"><span class="lineNum">    2307 </span><span class="lineNoCov">          0 :         r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_GRBM_CP, GFX_9_0__SRCID__CP_EOP_INTERRUPT, &amp;adev-&gt;gfx.eop_irq);</span></a>
<a name="2308"><span class="lineNum">    2308 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="2309"><span class="lineNum">    2309 </span>            :                 return r;</a>
<a name="2310"><span class="lineNum">    2310 </span>            : </a>
<a name="2311"><span class="lineNum">    2311 </span>            :         /* Privileged reg */</a>
<a name="2312"><span class="lineNum">    2312 </span><span class="lineNoCov">          0 :         r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_GRBM_CP, GFX_9_0__SRCID__CP_PRIV_REG_FAULT,</span></a>
<a name="2313"><span class="lineNum">    2313 </span>            :                               &amp;adev-&gt;gfx.priv_reg_irq);</a>
<a name="2314"><span class="lineNum">    2314 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="2315"><span class="lineNum">    2315 </span>            :                 return r;</a>
<a name="2316"><span class="lineNum">    2316 </span>            : </a>
<a name="2317"><span class="lineNum">    2317 </span>            :         /* Privileged inst */</a>
<a name="2318"><span class="lineNum">    2318 </span><span class="lineNoCov">          0 :         r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_GRBM_CP, GFX_9_0__SRCID__CP_PRIV_INSTR_FAULT,</span></a>
<a name="2319"><span class="lineNum">    2319 </span>            :                               &amp;adev-&gt;gfx.priv_inst_irq);</a>
<a name="2320"><span class="lineNum">    2320 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="2321"><span class="lineNum">    2321 </span>            :                 return r;</a>
<a name="2322"><span class="lineNum">    2322 </span>            : </a>
<a name="2323"><span class="lineNum">    2323 </span>            :         /* ECC error */</a>
<a name="2324"><span class="lineNum">    2324 </span><span class="lineNoCov">          0 :         r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_GRBM_CP, GFX_9_0__SRCID__CP_ECC_ERROR,</span></a>
<a name="2325"><span class="lineNum">    2325 </span>            :                               &amp;adev-&gt;gfx.cp_ecc_error_irq);</a>
<a name="2326"><span class="lineNum">    2326 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="2327"><span class="lineNum">    2327 </span>            :                 return r;</a>
<a name="2328"><span class="lineNum">    2328 </span>            : </a>
<a name="2329"><span class="lineNum">    2329 </span>            :         /* FUE error */</a>
<a name="2330"><span class="lineNum">    2330 </span><span class="lineNoCov">          0 :         r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_GRBM_CP, GFX_9_0__SRCID__CP_FUE_ERROR,</span></a>
<a name="2331"><span class="lineNum">    2331 </span>            :                               &amp;adev-&gt;gfx.cp_ecc_error_irq);</a>
<a name="2332"><span class="lineNum">    2332 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="2333"><span class="lineNum">    2333 </span>            :                 return r;</a>
<a name="2334"><span class="lineNum">    2334 </span>            : </a>
<a name="2335"><span class="lineNum">    2335 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.gfx_current_status = AMDGPU_GFX_NORMAL_MODE;</span></a>
<a name="2336"><span class="lineNum">    2336 </span>            : </a>
<a name="2337"><span class="lineNum">    2337 </span><span class="lineNoCov">          0 :         r = gfx_v9_0_init_microcode(adev);</span></a>
<a name="2338"><span class="lineNum">    2338 </span><span class="lineNoCov">          0 :         if (r) {</span></a>
<a name="2339"><span class="lineNum">    2339 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Failed to load gfx firmware!\n&quot;);</span></a>
<a name="2340"><span class="lineNum">    2340 </span><span class="lineNoCov">          0 :                 return r;</span></a>
<a name="2341"><span class="lineNum">    2341 </span>            :         }</a>
<a name="2342"><span class="lineNum">    2342 </span>            : </a>
<a name="2343"><span class="lineNum">    2343 </span><span class="lineNoCov">          0 :         if (adev-&gt;gfx.rlc.funcs) {</span></a>
<a name="2344"><span class="lineNum">    2344 </span><span class="lineNoCov">          0 :                 if (adev-&gt;gfx.rlc.funcs-&gt;init) {</span></a>
<a name="2345"><span class="lineNum">    2345 </span><span class="lineNoCov">          0 :                         r = adev-&gt;gfx.rlc.funcs-&gt;init(adev);</span></a>
<a name="2346"><span class="lineNum">    2346 </span><span class="lineNoCov">          0 :                         if (r) {</span></a>
<a name="2347"><span class="lineNum">    2347 </span><span class="lineNoCov">          0 :                                 dev_err(adev-&gt;dev, &quot;Failed to init rlc BOs!\n&quot;);</span></a>
<a name="2348"><span class="lineNum">    2348 </span><span class="lineNoCov">          0 :                                 return r;</span></a>
<a name="2349"><span class="lineNum">    2349 </span>            :                         }</a>
<a name="2350"><span class="lineNum">    2350 </span>            :                 }</a>
<a name="2351"><span class="lineNum">    2351 </span>            :         }</a>
<a name="2352"><span class="lineNum">    2352 </span>            : </a>
<a name="2353"><span class="lineNum">    2353 </span><span class="lineNoCov">          0 :         r = gfx_v9_0_mec_init(adev);</span></a>
<a name="2354"><span class="lineNum">    2354 </span><span class="lineNoCov">          0 :         if (r) {</span></a>
<a name="2355"><span class="lineNum">    2355 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Failed to init MEC BOs!\n&quot;);</span></a>
<a name="2356"><span class="lineNum">    2356 </span><span class="lineNoCov">          0 :                 return r;</span></a>
<a name="2357"><span class="lineNum">    2357 </span>            :         }</a>
<a name="2358"><span class="lineNum">    2358 </span>            : </a>
<a name="2359"><span class="lineNum">    2359 </span>            :         /* set up the gfx ring */</a>
<a name="2360"><span class="lineNum">    2360 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;gfx.num_gfx_rings; i++) {</span></a>
<a name="2361"><span class="lineNum">    2361 </span><span class="lineNoCov">          0 :                 ring = &amp;adev-&gt;gfx.gfx_ring[i];</span></a>
<a name="2362"><span class="lineNum">    2362 </span><span class="lineNoCov">          0 :                 ring-&gt;ring_obj = NULL;</span></a>
<a name="2363"><span class="lineNum">    2363 </span><span class="lineNoCov">          0 :                 if (!i)</span></a>
<a name="2364"><span class="lineNum">    2364 </span><span class="lineNoCov">          0 :                         sprintf(ring-&gt;name, &quot;gfx&quot;);</span></a>
<a name="2365"><span class="lineNum">    2365 </span>            :                 else</a>
<a name="2366"><span class="lineNum">    2366 </span><span class="lineNoCov">          0 :                         sprintf(ring-&gt;name, &quot;gfx_%d&quot;, i);</span></a>
<a name="2367"><span class="lineNum">    2367 </span><span class="lineNoCov">          0 :                 ring-&gt;use_doorbell = true;</span></a>
<a name="2368"><span class="lineNum">    2368 </span><span class="lineNoCov">          0 :                 ring-&gt;doorbell_index = adev-&gt;doorbell_index.gfx_ring0 &lt;&lt; 1;</span></a>
<a name="2369"><span class="lineNum">    2369 </span><span class="lineNoCov">          0 :                 r = amdgpu_ring_init(adev, ring, 1024, &amp;adev-&gt;gfx.eop_irq,</span></a>
<a name="2370"><span class="lineNum">    2370 </span>            :                                      AMDGPU_CP_IRQ_GFX_ME0_PIPE0_EOP,</a>
<a name="2371"><span class="lineNum">    2371 </span>            :                                      AMDGPU_RING_PRIO_DEFAULT, NULL);</a>
<a name="2372"><span class="lineNum">    2372 </span><span class="lineNoCov">          0 :                 if (r)</span></a>
<a name="2373"><span class="lineNum">    2373 </span>            :                         return r;</a>
<a name="2374"><span class="lineNum">    2374 </span>            :         }</a>
<a name="2375"><span class="lineNum">    2375 </span>            : </a>
<a name="2376"><span class="lineNum">    2376 </span>            :         /* set up the compute queues - allocate horizontally across pipes */</a>
<a name="2377"><span class="lineNum">    2377 </span>            :         ring_id = 0;</a>
<a name="2378"><span class="lineNum">    2378 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;gfx.mec.num_mec; ++i) {</span></a>
<a name="2379"><span class="lineNum">    2379 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; adev-&gt;gfx.mec.num_queue_per_pipe; j++) {</span></a>
<a name="2380"><span class="lineNum">    2380 </span><span class="lineNoCov">          0 :                         for (k = 0; k &lt; adev-&gt;gfx.mec.num_pipe_per_mec; k++) {</span></a>
<a name="2381"><span class="lineNum">    2381 </span><span class="lineNoCov">          0 :                                 if (!amdgpu_gfx_is_mec_queue_enabled(adev, i, k, j))</span></a>
<a name="2382"><span class="lineNum">    2382 </span><span class="lineNoCov">          0 :                                         continue;</span></a>
<a name="2383"><span class="lineNum">    2383 </span>            : </a>
<a name="2384"><span class="lineNum">    2384 </span><span class="lineNoCov">          0 :                                 r = gfx_v9_0_compute_ring_init(adev,</span></a>
<a name="2385"><span class="lineNum">    2385 </span>            :                                                                ring_id,</a>
<a name="2386"><span class="lineNum">    2386 </span>            :                                                                i, k, j);</a>
<a name="2387"><span class="lineNum">    2387 </span><span class="lineNoCov">          0 :                                 if (r)</span></a>
<a name="2388"><span class="lineNum">    2388 </span>            :                                         return r;</a>
<a name="2389"><span class="lineNum">    2389 </span>            : </a>
<a name="2390"><span class="lineNum">    2390 </span><span class="lineNoCov">          0 :                                 ring_id++;</span></a>
<a name="2391"><span class="lineNum">    2391 </span>            :                         }</a>
<a name="2392"><span class="lineNum">    2392 </span>            :                 }</a>
<a name="2393"><span class="lineNum">    2393 </span>            :         }</a>
<a name="2394"><span class="lineNum">    2394 </span>            : </a>
<a name="2395"><span class="lineNum">    2395 </span><span class="lineNoCov">          0 :         r = amdgpu_gfx_kiq_init(adev, GFX9_MEC_HPD_SIZE);</span></a>
<a name="2396"><span class="lineNum">    2396 </span><span class="lineNoCov">          0 :         if (r) {</span></a>
<a name="2397"><span class="lineNum">    2397 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Failed to init KIQ BOs!\n&quot;);</span></a>
<a name="2398"><span class="lineNum">    2398 </span><span class="lineNoCov">          0 :                 return r;</span></a>
<a name="2399"><span class="lineNum">    2399 </span>            :         }</a>
<a name="2400"><span class="lineNum">    2400 </span>            : </a>
<a name="2401"><span class="lineNum">    2401 </span><span class="lineNoCov">          0 :         kiq = &amp;adev-&gt;gfx.kiq;</span></a>
<a name="2402"><span class="lineNum">    2402 </span><span class="lineNoCov">          0 :         r = amdgpu_gfx_kiq_init_ring(adev, &amp;kiq-&gt;ring, &amp;kiq-&gt;irq);</span></a>
<a name="2403"><span class="lineNum">    2403 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="2404"><span class="lineNum">    2404 </span>            :                 return r;</a>
<a name="2405"><span class="lineNum">    2405 </span>            : </a>
<a name="2406"><span class="lineNum">    2406 </span>            :         /* create MQD for all compute queues as wel as KIQ for SRIOV case */</a>
<a name="2407"><span class="lineNum">    2407 </span><span class="lineNoCov">          0 :         r = amdgpu_gfx_mqd_sw_init(adev, sizeof(struct v9_mqd_allocation));</span></a>
<a name="2408"><span class="lineNum">    2408 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="2409"><span class="lineNum">    2409 </span>            :                 return r;</a>
<a name="2410"><span class="lineNum">    2410 </span>            : </a>
<a name="2411"><span class="lineNum">    2411 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.ce_ram_size = 0x8000;</span></a>
<a name="2412"><span class="lineNum">    2412 </span>            : </a>
<a name="2413"><span class="lineNum">    2413 </span><span class="lineNoCov">          0 :         r = gfx_v9_0_gpu_early_init(adev);</span></a>
<a name="2414"><span class="lineNum">    2414 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="2415"><span class="lineNum">    2415 </span>            :                 return r;</a>
<a name="2416"><span class="lineNum">    2416 </span>            : </a>
<a name="2417"><span class="lineNum">    2417 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2418"><span class="lineNum">    2418 </span>            : }</a>
<a name="2419"><span class="lineNum">    2419 </span>            : </a>
<a name="2420"><span class="lineNum">    2420 </span>            : </a>
<a name="2421"><span class="lineNum">    2421 </span><span class="lineNoCov">          0 : static int gfx_v9_0_sw_fini(void *handle)</span></a>
<a name="2422"><span class="lineNum">    2422 </span>            : {</a>
<a name="2423"><span class="lineNum">    2423 </span>            :         int i;</a>
<a name="2424"><span class="lineNum">    2424 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="2425"><span class="lineNum">    2425 </span>            : </a>
<a name="2426"><span class="lineNum">    2426 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;gfx.num_gfx_rings; i++)</span></a>
<a name="2427"><span class="lineNum">    2427 </span><span class="lineNoCov">          0 :                 amdgpu_ring_fini(&amp;adev-&gt;gfx.gfx_ring[i]);</span></a>
<a name="2428"><span class="lineNum">    2428 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;gfx.num_compute_rings; i++)</span></a>
<a name="2429"><span class="lineNum">    2429 </span><span class="lineNoCov">          0 :                 amdgpu_ring_fini(&amp;adev-&gt;gfx.compute_ring[i]);</span></a>
<a name="2430"><span class="lineNum">    2430 </span>            : </a>
<a name="2431"><span class="lineNum">    2431 </span><span class="lineNoCov">          0 :         amdgpu_gfx_mqd_sw_fini(adev);</span></a>
<a name="2432"><span class="lineNum">    2432 </span><span class="lineNoCov">          0 :         amdgpu_gfx_kiq_free_ring(&amp;adev-&gt;gfx.kiq.ring);</span></a>
<a name="2433"><span class="lineNum">    2433 </span><span class="lineNoCov">          0 :         amdgpu_gfx_kiq_fini(adev);</span></a>
<a name="2434"><span class="lineNum">    2434 </span>            : </a>
<a name="2435"><span class="lineNum">    2435 </span><span class="lineNoCov">          0 :         gfx_v9_0_mec_fini(adev);</span></a>
<a name="2436"><span class="lineNum">    2436 </span><span class="lineNoCov">          0 :         amdgpu_bo_free_kernel(&amp;adev-&gt;gfx.rlc.clear_state_obj,</span></a>
<a name="2437"><span class="lineNum">    2437 </span><span class="lineNoCov">          0 :                                 &amp;adev-&gt;gfx.rlc.clear_state_gpu_addr,</span></a>
<a name="2438"><span class="lineNum">    2438 </span><span class="lineNoCov">          0 :                                 (void **)&amp;adev-&gt;gfx.rlc.cs_ptr);</span></a>
<a name="2439"><span class="lineNum">    2439 </span><span class="lineNoCov">          0 :         if (adev-&gt;flags &amp; AMD_IS_APU) {</span></a>
<a name="2440"><span class="lineNum">    2440 </span><span class="lineNoCov">          0 :                 amdgpu_bo_free_kernel(&amp;adev-&gt;gfx.rlc.cp_table_obj,</span></a>
<a name="2441"><span class="lineNum">    2441 </span><span class="lineNoCov">          0 :                                 &amp;adev-&gt;gfx.rlc.cp_table_gpu_addr,</span></a>
<a name="2442"><span class="lineNum">    2442 </span><span class="lineNoCov">          0 :                                 (void **)&amp;adev-&gt;gfx.rlc.cp_table_ptr);</span></a>
<a name="2443"><span class="lineNum">    2443 </span>            :         }</a>
<a name="2444"><span class="lineNum">    2444 </span><span class="lineNoCov">          0 :         gfx_v9_0_free_microcode(adev);</span></a>
<a name="2445"><span class="lineNum">    2445 </span>            : </a>
<a name="2446"><span class="lineNum">    2446 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2447"><span class="lineNum">    2447 </span>            : }</a>
<a name="2448"><span class="lineNum">    2448 </span>            : </a>
<a name="2449"><span class="lineNum">    2449 </span>            : </a>
<a name="2450"><span class="lineNum">    2450 </span>            : static void gfx_v9_0_tiling_mode_table_init(struct amdgpu_device *adev)</a>
<a name="2451"><span class="lineNum">    2451 </span>            : {</a>
<a name="2452"><span class="lineNum">    2452 </span>            :         /* TODO */</a>
<a name="2453"><span class="lineNum">    2453 </span>            : }</a>
<a name="2454"><span class="lineNum">    2454 </span>            : </a>
<a name="2455"><span class="lineNum">    2455 </span><span class="lineNoCov">          0 : void gfx_v9_0_select_se_sh(struct amdgpu_device *adev, u32 se_num, u32 sh_num,</span></a>
<a name="2456"><span class="lineNum">    2456 </span>            :                            u32 instance)</a>
<a name="2457"><span class="lineNum">    2457 </span>            : {</a>
<a name="2458"><span class="lineNum">    2458 </span>            :         u32 data;</a>
<a name="2459"><span class="lineNum">    2459 </span>            : </a>
<a name="2460"><span class="lineNum">    2460 </span><span class="lineNoCov">          0 :         if (instance == 0xffffffff)</span></a>
<a name="2461"><span class="lineNum">    2461 </span>            :                 data = REG_SET_FIELD(0, GRBM_GFX_INDEX, INSTANCE_BROADCAST_WRITES, 1);</a>
<a name="2462"><span class="lineNum">    2462 </span>            :         else</a>
<a name="2463"><span class="lineNum">    2463 </span><span class="lineNoCov">          0 :                 data = REG_SET_FIELD(0, GRBM_GFX_INDEX, INSTANCE_INDEX, instance);</span></a>
<a name="2464"><span class="lineNum">    2464 </span>            : </a>
<a name="2465"><span class="lineNum">    2465 </span><span class="lineNoCov">          0 :         if (se_num == 0xffffffff)</span></a>
<a name="2466"><span class="lineNum">    2466 </span><span class="lineNoCov">          0 :                 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SE_BROADCAST_WRITES, 1);</span></a>
<a name="2467"><span class="lineNum">    2467 </span>            :         else</a>
<a name="2468"><span class="lineNum">    2468 </span><span class="lineNoCov">          0 :                 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SE_INDEX, se_num);</span></a>
<a name="2469"><span class="lineNum">    2469 </span>            : </a>
<a name="2470"><span class="lineNum">    2470 </span><span class="lineNoCov">          0 :         if (sh_num == 0xffffffff)</span></a>
<a name="2471"><span class="lineNum">    2471 </span><span class="lineNoCov">          0 :                 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SH_BROADCAST_WRITES, 1);</span></a>
<a name="2472"><span class="lineNum">    2472 </span>            :         else</a>
<a name="2473"><span class="lineNum">    2473 </span><span class="lineNoCov">          0 :                 data = REG_SET_FIELD(data, GRBM_GFX_INDEX, SH_INDEX, sh_num);</span></a>
<a name="2474"><span class="lineNum">    2474 </span>            : </a>
<a name="2475"><span class="lineNum">    2475 </span><span class="lineNoCov">          0 :         WREG32_SOC15_RLC_SHADOW(GC, 0, mmGRBM_GFX_INDEX, data);</span></a>
<a name="2476"><span class="lineNum">    2476 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2477"><span class="lineNum">    2477 </span>            : </a>
<a name="2478"><span class="lineNum">    2478 </span><span class="lineNoCov">          0 : static u32 gfx_v9_0_get_rb_active_bitmap(struct amdgpu_device *adev)</span></a>
<a name="2479"><span class="lineNum">    2479 </span>            : {</a>
<a name="2480"><span class="lineNum">    2480 </span>            :         u32 data, mask;</a>
<a name="2481"><span class="lineNum">    2481 </span>            : </a>
<a name="2482"><span class="lineNum">    2482 </span><span class="lineNoCov">          0 :         data = RREG32_SOC15(GC, 0, mmCC_RB_BACKEND_DISABLE);</span></a>
<a name="2483"><span class="lineNum">    2483 </span><span class="lineNoCov">          0 :         data |= RREG32_SOC15(GC, 0, mmGC_USER_RB_BACKEND_DISABLE);</span></a>
<a name="2484"><span class="lineNum">    2484 </span>            : </a>
<a name="2485"><span class="lineNum">    2485 </span><span class="lineNoCov">          0 :         data &amp;= CC_RB_BACKEND_DISABLE__BACKEND_DISABLE_MASK;</span></a>
<a name="2486"><span class="lineNum">    2486 </span><span class="lineNoCov">          0 :         data &gt;&gt;= GC_USER_RB_BACKEND_DISABLE__BACKEND_DISABLE__SHIFT;</span></a>
<a name="2487"><span class="lineNum">    2487 </span>            : </a>
<a name="2488"><span class="lineNum">    2488 </span><span class="lineNoCov">          0 :         mask = amdgpu_gfx_create_bitmask(adev-&gt;gfx.config.max_backends_per_se /</span></a>
<a name="2489"><span class="lineNum">    2489 </span><span class="lineNoCov">          0 :                                          adev-&gt;gfx.config.max_sh_per_se);</span></a>
<a name="2490"><span class="lineNum">    2490 </span>            : </a>
<a name="2491"><span class="lineNum">    2491 </span><span class="lineNoCov">          0 :         return (~data) &amp; mask;</span></a>
<a name="2492"><span class="lineNum">    2492 </span>            : }</a>
<a name="2493"><span class="lineNum">    2493 </span>            : </a>
<a name="2494"><span class="lineNum">    2494 </span><span class="lineNoCov">          0 : static void gfx_v9_0_setup_rb(struct amdgpu_device *adev)</span></a>
<a name="2495"><span class="lineNum">    2495 </span>            : {</a>
<a name="2496"><span class="lineNum">    2496 </span>            :         int i, j;</a>
<a name="2497"><span class="lineNum">    2497 </span>            :         u32 data;</a>
<a name="2498"><span class="lineNum">    2498 </span><span class="lineNoCov">          0 :         u32 active_rbs = 0;</span></a>
<a name="2499"><span class="lineNum">    2499 </span><span class="lineNoCov">          0 :         u32 rb_bitmap_width_per_sh = adev-&gt;gfx.config.max_backends_per_se /</span></a>
<a name="2500"><span class="lineNum">    2500 </span><span class="lineNoCov">          0 :                                         adev-&gt;gfx.config.max_sh_per_se;</span></a>
<a name="2501"><span class="lineNum">    2501 </span>            : </a>
<a name="2502"><span class="lineNum">    2502 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;adev-&gt;grbm_idx_mutex);</span></a>
<a name="2503"><span class="lineNum">    2503 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;gfx.config.max_shader_engines; i++) {</span></a>
<a name="2504"><span class="lineNum">    2504 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; adev-&gt;gfx.config.max_sh_per_se; j++) {</span></a>
<a name="2505"><span class="lineNum">    2505 </span><span class="lineNoCov">          0 :                         gfx_v9_0_select_se_sh(adev, i, j, 0xffffffff);</span></a>
<a name="2506"><span class="lineNum">    2506 </span><span class="lineNoCov">          0 :                         data = gfx_v9_0_get_rb_active_bitmap(adev);</span></a>
<a name="2507"><span class="lineNum">    2507 </span><span class="lineNoCov">          0 :                         active_rbs |= data &lt;&lt; ((i * adev-&gt;gfx.config.max_sh_per_se + j) *</span></a>
<a name="2508"><span class="lineNum">    2508 </span>            :                                                rb_bitmap_width_per_sh);</a>
<a name="2509"><span class="lineNum">    2509 </span>            :                 }</a>
<a name="2510"><span class="lineNum">    2510 </span>            :         }</a>
<a name="2511"><span class="lineNum">    2511 </span><span class="lineNoCov">          0 :         gfx_v9_0_select_se_sh(adev, 0xffffffff, 0xffffffff, 0xffffffff);</span></a>
<a name="2512"><span class="lineNum">    2512 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;adev-&gt;grbm_idx_mutex);</span></a>
<a name="2513"><span class="lineNum">    2513 </span>            : </a>
<a name="2514"><span class="lineNum">    2514 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.config.backend_enable_mask = active_rbs;</span></a>
<a name="2515"><span class="lineNum">    2515 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.config.num_rbs = hweight32(active_rbs);</span></a>
<a name="2516"><span class="lineNum">    2516 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2517"><span class="lineNum">    2517 </span>            : </a>
<a name="2518"><span class="lineNum">    2518 </span>            : #define DEFAULT_SH_MEM_BASES    (0x6000)</a>
<a name="2519"><span class="lineNum">    2519 </span><span class="lineNoCov">          0 : static void gfx_v9_0_init_compute_vmid(struct amdgpu_device *adev)</span></a>
<a name="2520"><span class="lineNum">    2520 </span>            : {</a>
<a name="2521"><span class="lineNum">    2521 </span>            :         int i;</a>
<a name="2522"><span class="lineNum">    2522 </span>            :         uint32_t sh_mem_config;</a>
<a name="2523"><span class="lineNum">    2523 </span>            :         uint32_t sh_mem_bases;</a>
<a name="2524"><span class="lineNum">    2524 </span>            : </a>
<a name="2525"><span class="lineNum">    2525 </span>            :         /*</a>
<a name="2526"><span class="lineNum">    2526 </span>            :          * Configure apertures:</a>
<a name="2527"><span class="lineNum">    2527 </span>            :          * LDS:         0x60000000'00000000 - 0x60000001'00000000 (4GB)</a>
<a name="2528"><span class="lineNum">    2528 </span>            :          * Scratch:     0x60000001'00000000 - 0x60000002'00000000 (4GB)</a>
<a name="2529"><span class="lineNum">    2529 </span>            :          * GPUVM:       0x60010000'00000000 - 0x60020000'00000000 (1TB)</a>
<a name="2530"><span class="lineNum">    2530 </span>            :          */</a>
<a name="2531"><span class="lineNum">    2531 </span><span class="lineNoCov">          0 :         sh_mem_bases = DEFAULT_SH_MEM_BASES | (DEFAULT_SH_MEM_BASES &lt;&lt; 16);</span></a>
<a name="2532"><span class="lineNum">    2532 </span>            : </a>
<a name="2533"><span class="lineNum">    2533 </span><span class="lineNoCov">          0 :         sh_mem_config = SH_MEM_ADDRESS_MODE_64 |</span></a>
<a name="2534"><span class="lineNum">    2534 </span>            :                         SH_MEM_ALIGNMENT_MODE_UNALIGNED &lt;&lt;</a>
<a name="2535"><span class="lineNum">    2535 </span>            :                         SH_MEM_CONFIG__ALIGNMENT_MODE__SHIFT;</a>
<a name="2536"><span class="lineNum">    2536 </span>            : </a>
<a name="2537"><span class="lineNum">    2537 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;adev-&gt;srbm_mutex);</span></a>
<a name="2538"><span class="lineNum">    2538 </span><span class="lineNoCov">          0 :         for (i = adev-&gt;vm_manager.first_kfd_vmid; i &lt; AMDGPU_NUM_VMID; i++) {</span></a>
<a name="2539"><span class="lineNum">    2539 </span><span class="lineNoCov">          0 :                 soc15_grbm_select(adev, 0, 0, 0, i);</span></a>
<a name="2540"><span class="lineNum">    2540 </span>            :                 /* CP and shaders */</a>
<a name="2541"><span class="lineNum">    2541 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_RLC(GC, 0, mmSH_MEM_CONFIG, sh_mem_config);</span></a>
<a name="2542"><span class="lineNum">    2542 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_RLC(GC, 0, mmSH_MEM_BASES, sh_mem_bases);</span></a>
<a name="2543"><span class="lineNum">    2543 </span>            :         }</a>
<a name="2544"><span class="lineNum">    2544 </span><span class="lineNoCov">          0 :         soc15_grbm_select(adev, 0, 0, 0, 0);</span></a>
<a name="2545"><span class="lineNum">    2545 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;adev-&gt;srbm_mutex);</span></a>
<a name="2546"><span class="lineNum">    2546 </span>            : </a>
<a name="2547"><span class="lineNum">    2547 </span>            :         /* Initialize all compute VMIDs to have no GDS, GWS, or OA</a>
<a name="2548"><span class="lineNum">    2548 </span>            :            access. These should be enabled by FW for target VMIDs. */</a>
<a name="2549"><span class="lineNum">    2549 </span><span class="lineNoCov">          0 :         for (i = adev-&gt;vm_manager.first_kfd_vmid; i &lt; AMDGPU_NUM_VMID; i++) {</span></a>
<a name="2550"><span class="lineNum">    2550 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_OFFSET(GC, 0, mmGDS_VMID0_BASE, 2 * i, 0);</span></a>
<a name="2551"><span class="lineNum">    2551 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_OFFSET(GC, 0, mmGDS_VMID0_SIZE, 2 * i, 0);</span></a>
<a name="2552"><span class="lineNum">    2552 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_OFFSET(GC, 0, mmGDS_GWS_VMID0, i, 0);</span></a>
<a name="2553"><span class="lineNum">    2553 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_OFFSET(GC, 0, mmGDS_OA_VMID0, i, 0);</span></a>
<a name="2554"><span class="lineNum">    2554 </span>            :         }</a>
<a name="2555"><span class="lineNum">    2555 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2556"><span class="lineNum">    2556 </span>            : </a>
<a name="2557"><span class="lineNum">    2557 </span><span class="lineNoCov">          0 : static void gfx_v9_0_init_gds_vmid(struct amdgpu_device *adev)</span></a>
<a name="2558"><span class="lineNum">    2558 </span>            : {</a>
<a name="2559"><span class="lineNum">    2559 </span>            :         int vmid;</a>
<a name="2560"><span class="lineNum">    2560 </span>            : </a>
<a name="2561"><span class="lineNum">    2561 </span>            :         /*</a>
<a name="2562"><span class="lineNum">    2562 </span>            :          * Initialize all compute and user-gfx VMIDs to have no GDS, GWS, or OA</a>
<a name="2563"><span class="lineNum">    2563 </span>            :          * access. Compute VMIDs should be enabled by FW for target VMIDs,</a>
<a name="2564"><span class="lineNum">    2564 </span>            :          * the driver can enable them for graphics. VMID0 should maintain</a>
<a name="2565"><span class="lineNum">    2565 </span>            :          * access so that HWS firmware can save/restore entries.</a>
<a name="2566"><span class="lineNum">    2566 </span>            :          */</a>
<a name="2567"><span class="lineNum">    2567 </span><span class="lineNoCov">          0 :         for (vmid = 1; vmid &lt; AMDGPU_NUM_VMID; vmid++) {</span></a>
<a name="2568"><span class="lineNum">    2568 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_OFFSET(GC, 0, mmGDS_VMID0_BASE, 2 * vmid, 0);</span></a>
<a name="2569"><span class="lineNum">    2569 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_OFFSET(GC, 0, mmGDS_VMID0_SIZE, 2 * vmid, 0);</span></a>
<a name="2570"><span class="lineNum">    2570 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_OFFSET(GC, 0, mmGDS_GWS_VMID0, vmid, 0);</span></a>
<a name="2571"><span class="lineNum">    2571 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_OFFSET(GC, 0, mmGDS_OA_VMID0, vmid, 0);</span></a>
<a name="2572"><span class="lineNum">    2572 </span>            :         }</a>
<a name="2573"><span class="lineNum">    2573 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2574"><span class="lineNum">    2574 </span>            : </a>
<a name="2575"><span class="lineNum">    2575 </span><span class="lineNoCov">          0 : static void gfx_v9_0_init_sq_config(struct amdgpu_device *adev)</span></a>
<a name="2576"><span class="lineNum">    2576 </span>            : {</a>
<a name="2577"><span class="lineNum">    2577 </span>            :         uint32_t tmp;</a>
<a name="2578"><span class="lineNum">    2578 </span>            : </a>
<a name="2579"><span class="lineNum">    2579 </span><span class="lineNoCov">          0 :         switch (adev-&gt;ip_versions[GC_HWIP][0]) {</span></a>
<a name="2580"><span class="lineNum">    2580 </span>            :         case IP_VERSION(9, 4, 1):</a>
<a name="2581"><span class="lineNum">    2581 </span><span class="lineNoCov">          0 :                 tmp = RREG32_SOC15(GC, 0, mmSQ_CONFIG);</span></a>
<a name="2582"><span class="lineNum">    2582 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, SQ_CONFIG,</span></a>
<a name="2583"><span class="lineNum">    2583 </span>            :                                         DISABLE_BARRIER_WAITCNT, 1);</a>
<a name="2584"><span class="lineNum">    2584 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(GC, 0, mmSQ_CONFIG, tmp);</span></a>
<a name="2585"><span class="lineNum">    2585 </span>            :                 break;</a>
<a name="2586"><span class="lineNum">    2586 </span>            :         default:</a>
<a name="2587"><span class="lineNum">    2587 </span>            :                 break;</a>
<a name="2588"><span class="lineNum">    2588 </span>            :         }</a>
<a name="2589"><span class="lineNum">    2589 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2590"><span class="lineNum">    2590 </span>            : </a>
<a name="2591"><span class="lineNum">    2591 </span><span class="lineNoCov">          0 : static void gfx_v9_0_constants_init(struct amdgpu_device *adev)</span></a>
<a name="2592"><span class="lineNum">    2592 </span>            : {</a>
<a name="2593"><span class="lineNum">    2593 </span>            :         u32 tmp;</a>
<a name="2594"><span class="lineNum">    2594 </span>            :         int i;</a>
<a name="2595"><span class="lineNum">    2595 </span>            : </a>
<a name="2596"><span class="lineNum">    2596 </span><span class="lineNoCov">          0 :         WREG32_FIELD15_RLC(GC, 0, GRBM_CNTL, READ_TIMEOUT, 0xff);</span></a>
<a name="2597"><span class="lineNum">    2597 </span>            : </a>
<a name="2598"><span class="lineNum">    2598 </span><span class="lineNoCov">          0 :         gfx_v9_0_tiling_mode_table_init(adev);</span></a>
<a name="2599"><span class="lineNum">    2599 </span>            : </a>
<a name="2600"><span class="lineNum">    2600 </span><span class="lineNoCov">          0 :         if (adev-&gt;gfx.num_gfx_rings)</span></a>
<a name="2601"><span class="lineNum">    2601 </span><span class="lineNoCov">          0 :                 gfx_v9_0_setup_rb(adev);</span></a>
<a name="2602"><span class="lineNum">    2602 </span><span class="lineNoCov">          0 :         gfx_v9_0_get_cu_info(adev, &amp;adev-&gt;gfx.cu_info);</span></a>
<a name="2603"><span class="lineNum">    2603 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.config.db_debug2 = RREG32_SOC15(GC, 0, mmDB_DEBUG2);</span></a>
<a name="2604"><span class="lineNum">    2604 </span>            : </a>
<a name="2605"><span class="lineNum">    2605 </span>            :         /* XXX SH_MEM regs */</a>
<a name="2606"><span class="lineNum">    2606 </span>            :         /* where to put LDS, scratch, GPUVM in FSA64 space */</a>
<a name="2607"><span class="lineNum">    2607 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;adev-&gt;srbm_mutex);</span></a>
<a name="2608"><span class="lineNum">    2608 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;vm_manager.id_mgr[AMDGPU_GFXHUB_0].num_ids; i++) {</span></a>
<a name="2609"><span class="lineNum">    2609 </span><span class="lineNoCov">          0 :                 soc15_grbm_select(adev, 0, 0, 0, i);</span></a>
<a name="2610"><span class="lineNum">    2610 </span>            :                 /* CP and shaders */</a>
<a name="2611"><span class="lineNum">    2611 </span><span class="lineNoCov">          0 :                 if (i == 0) {</span></a>
<a name="2612"><span class="lineNum">    2612 </span><span class="lineNoCov">          0 :                         tmp = REG_SET_FIELD(0, SH_MEM_CONFIG, ALIGNMENT_MODE,</span></a>
<a name="2613"><span class="lineNum">    2613 </span>            :                                             SH_MEM_ALIGNMENT_MODE_UNALIGNED);</a>
<a name="2614"><span class="lineNum">    2614 </span><span class="lineNoCov">          0 :                         tmp = REG_SET_FIELD(tmp, SH_MEM_CONFIG, RETRY_DISABLE,</span></a>
<a name="2615"><span class="lineNum">    2615 </span>            :                                             !!adev-&gt;gmc.noretry);</a>
<a name="2616"><span class="lineNum">    2616 </span><span class="lineNoCov">          0 :                         WREG32_SOC15_RLC(GC, 0, mmSH_MEM_CONFIG, tmp);</span></a>
<a name="2617"><span class="lineNum">    2617 </span><span class="lineNoCov">          0 :                         WREG32_SOC15_RLC(GC, 0, mmSH_MEM_BASES, 0);</span></a>
<a name="2618"><span class="lineNum">    2618 </span>            :                 } else {</a>
<a name="2619"><span class="lineNum">    2619 </span><span class="lineNoCov">          0 :                         tmp = REG_SET_FIELD(0, SH_MEM_CONFIG, ALIGNMENT_MODE,</span></a>
<a name="2620"><span class="lineNum">    2620 </span>            :                                             SH_MEM_ALIGNMENT_MODE_UNALIGNED);</a>
<a name="2621"><span class="lineNum">    2621 </span><span class="lineNoCov">          0 :                         tmp = REG_SET_FIELD(tmp, SH_MEM_CONFIG, RETRY_DISABLE,</span></a>
<a name="2622"><span class="lineNum">    2622 </span>            :                                             !!adev-&gt;gmc.noretry);</a>
<a name="2623"><span class="lineNum">    2623 </span><span class="lineNoCov">          0 :                         WREG32_SOC15_RLC(GC, 0, mmSH_MEM_CONFIG, tmp);</span></a>
<a name="2624"><span class="lineNum">    2624 </span><span class="lineNoCov">          0 :                         tmp = REG_SET_FIELD(0, SH_MEM_BASES, PRIVATE_BASE,</span></a>
<a name="2625"><span class="lineNum">    2625 </span>            :                                 (adev-&gt;gmc.private_aperture_start &gt;&gt; 48));</a>
<a name="2626"><span class="lineNum">    2626 </span><span class="lineNoCov">          0 :                         tmp = REG_SET_FIELD(tmp, SH_MEM_BASES, SHARED_BASE,</span></a>
<a name="2627"><span class="lineNum">    2627 </span>            :                                 (adev-&gt;gmc.shared_aperture_start &gt;&gt; 48));</a>
<a name="2628"><span class="lineNum">    2628 </span><span class="lineNoCov">          0 :                         WREG32_SOC15_RLC(GC, 0, mmSH_MEM_BASES, tmp);</span></a>
<a name="2629"><span class="lineNum">    2629 </span>            :                 }</a>
<a name="2630"><span class="lineNum">    2630 </span>            :         }</a>
<a name="2631"><span class="lineNum">    2631 </span><span class="lineNoCov">          0 :         soc15_grbm_select(adev, 0, 0, 0, 0);</span></a>
<a name="2632"><span class="lineNum">    2632 </span>            : </a>
<a name="2633"><span class="lineNum">    2633 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;adev-&gt;srbm_mutex);</span></a>
<a name="2634"><span class="lineNum">    2634 </span>            : </a>
<a name="2635"><span class="lineNum">    2635 </span><span class="lineNoCov">          0 :         gfx_v9_0_init_compute_vmid(adev);</span></a>
<a name="2636"><span class="lineNum">    2636 </span><span class="lineNoCov">          0 :         gfx_v9_0_init_gds_vmid(adev);</span></a>
<a name="2637"><span class="lineNum">    2637 </span><span class="lineNoCov">          0 :         gfx_v9_0_init_sq_config(adev);</span></a>
<a name="2638"><span class="lineNum">    2638 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2639"><span class="lineNum">    2639 </span>            : </a>
<a name="2640"><span class="lineNum">    2640 </span><span class="lineNoCov">          0 : static void gfx_v9_0_wait_for_rlc_serdes(struct amdgpu_device *adev)</span></a>
<a name="2641"><span class="lineNum">    2641 </span>            : {</a>
<a name="2642"><span class="lineNum">    2642 </span>            :         u32 i, j, k;</a>
<a name="2643"><span class="lineNum">    2643 </span>            :         u32 mask;</a>
<a name="2644"><span class="lineNum">    2644 </span>            : </a>
<a name="2645"><span class="lineNum">    2645 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;adev-&gt;grbm_idx_mutex);</span></a>
<a name="2646"><span class="lineNum">    2646 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;gfx.config.max_shader_engines; i++) {</span></a>
<a name="2647"><span class="lineNum">    2647 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; adev-&gt;gfx.config.max_sh_per_se; j++) {</span></a>
<a name="2648"><span class="lineNum">    2648 </span><span class="lineNoCov">          0 :                         gfx_v9_0_select_se_sh(adev, i, j, 0xffffffff);</span></a>
<a name="2649"><span class="lineNum">    2649 </span><span class="lineNoCov">          0 :                         for (k = 0; k &lt; adev-&gt;usec_timeout; k++) {</span></a>
<a name="2650"><span class="lineNum">    2650 </span><span class="lineNoCov">          0 :                                 if (RREG32_SOC15(GC, 0, mmRLC_SERDES_CU_MASTER_BUSY) == 0)</span></a>
<a name="2651"><span class="lineNum">    2651 </span>            :                                         break;</a>
<a name="2652"><span class="lineNum">    2652 </span><span class="lineNoCov">          0 :                                 udelay(1);</span></a>
<a name="2653"><span class="lineNum">    2653 </span>            :                         }</a>
<a name="2654"><span class="lineNum">    2654 </span><span class="lineNoCov">          0 :                         if (k == adev-&gt;usec_timeout) {</span></a>
<a name="2655"><span class="lineNum">    2655 </span><span class="lineNoCov">          0 :                                 gfx_v9_0_select_se_sh(adev, 0xffffffff,</span></a>
<a name="2656"><span class="lineNum">    2656 </span>            :                                                       0xffffffff, 0xffffffff);</a>
<a name="2657"><span class="lineNum">    2657 </span><span class="lineNoCov">          0 :                                 mutex_unlock(&amp;adev-&gt;grbm_idx_mutex);</span></a>
<a name="2658"><span class="lineNum">    2658 </span><span class="lineNoCov">          0 :                                 DRM_INFO(&quot;Timeout wait for RLC serdes %u,%u\n&quot;,</span></a>
<a name="2659"><span class="lineNum">    2659 </span>            :                                          i, j);</a>
<a name="2660"><span class="lineNum">    2660 </span><span class="lineNoCov">          0 :                                 return;</span></a>
<a name="2661"><span class="lineNum">    2661 </span>            :                         }</a>
<a name="2662"><span class="lineNum">    2662 </span>            :                 }</a>
<a name="2663"><span class="lineNum">    2663 </span>            :         }</a>
<a name="2664"><span class="lineNum">    2664 </span><span class="lineNoCov">          0 :         gfx_v9_0_select_se_sh(adev, 0xffffffff, 0xffffffff, 0xffffffff);</span></a>
<a name="2665"><span class="lineNum">    2665 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;adev-&gt;grbm_idx_mutex);</span></a>
<a name="2666"><span class="lineNum">    2666 </span>            : </a>
<a name="2667"><span class="lineNum">    2667 </span><span class="lineNoCov">          0 :         mask = RLC_SERDES_NONCU_MASTER_BUSY__SE_MASTER_BUSY_MASK |</span></a>
<a name="2668"><span class="lineNum">    2668 </span>            :                 RLC_SERDES_NONCU_MASTER_BUSY__GC_MASTER_BUSY_MASK |</a>
<a name="2669"><span class="lineNum">    2669 </span>            :                 RLC_SERDES_NONCU_MASTER_BUSY__TC0_MASTER_BUSY_MASK |</a>
<a name="2670"><span class="lineNum">    2670 </span>            :                 RLC_SERDES_NONCU_MASTER_BUSY__TC1_MASTER_BUSY_MASK;</a>
<a name="2671"><span class="lineNum">    2671 </span><span class="lineNoCov">          0 :         for (k = 0; k &lt; adev-&gt;usec_timeout; k++) {</span></a>
<a name="2672"><span class="lineNum">    2672 </span><span class="lineNoCov">          0 :                 if ((RREG32_SOC15(GC, 0, mmRLC_SERDES_NONCU_MASTER_BUSY) &amp; mask) == 0)</span></a>
<a name="2673"><span class="lineNum">    2673 </span>            :                         break;</a>
<a name="2674"><span class="lineNum">    2674 </span><span class="lineNoCov">          0 :                 udelay(1);</span></a>
<a name="2675"><span class="lineNum">    2675 </span>            :         }</a>
<a name="2676"><span class="lineNum">    2676 </span>            : }</a>
<a name="2677"><span class="lineNum">    2677 </span>            : </a>
<a name="2678"><span class="lineNum">    2678 </span><span class="lineNoCov">          0 : static void gfx_v9_0_enable_gui_idle_interrupt(struct amdgpu_device *adev,</span></a>
<a name="2679"><span class="lineNum">    2679 </span>            :                                                bool enable)</a>
<a name="2680"><span class="lineNum">    2680 </span>            : {</a>
<a name="2681"><span class="lineNum">    2681 </span>            :         u32 tmp;</a>
<a name="2682"><span class="lineNum">    2682 </span>            : </a>
<a name="2683"><span class="lineNum">    2683 </span>            :         /* These interrupts should be enabled to drive DS clock */</a>
<a name="2684"><span class="lineNum">    2684 </span>            : </a>
<a name="2685"><span class="lineNum">    2685 </span><span class="lineNoCov">          0 :         tmp= RREG32_SOC15(GC, 0, mmCP_INT_CNTL_RING0);</span></a>
<a name="2686"><span class="lineNum">    2686 </span>            : </a>
<a name="2687"><span class="lineNum">    2687 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, CP_INT_CNTL_RING0, CNTX_BUSY_INT_ENABLE, enable ? 1 : 0);</span></a>
<a name="2688"><span class="lineNum">    2688 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, CP_INT_CNTL_RING0, CNTX_EMPTY_INT_ENABLE, enable ? 1 : 0);</span></a>
<a name="2689"><span class="lineNum">    2689 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, CP_INT_CNTL_RING0, CMP_BUSY_INT_ENABLE, enable ? 1 : 0);</span></a>
<a name="2690"><span class="lineNum">    2690 </span><span class="lineNoCov">          0 :         if(adev-&gt;gfx.num_gfx_rings)</span></a>
<a name="2691"><span class="lineNum">    2691 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, CP_INT_CNTL_RING0, GFX_IDLE_INT_ENABLE, enable ? 1 : 0);</span></a>
<a name="2692"><span class="lineNum">    2692 </span>            : </a>
<a name="2693"><span class="lineNum">    2693 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmCP_INT_CNTL_RING0, tmp);</span></a>
<a name="2694"><span class="lineNum">    2694 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2695"><span class="lineNum">    2695 </span>            : </a>
<a name="2696"><span class="lineNum">    2696 </span><span class="lineNoCov">          0 : static void gfx_v9_0_init_csb(struct amdgpu_device *adev)</span></a>
<a name="2697"><span class="lineNum">    2697 </span>            : {</a>
<a name="2698"><span class="lineNum">    2698 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.rlc.funcs-&gt;get_csb_buffer(adev, adev-&gt;gfx.rlc.cs_ptr);</span></a>
<a name="2699"><span class="lineNum">    2699 </span>            :         /* csib */</a>
<a name="2700"><span class="lineNum">    2700 </span><span class="lineNoCov">          0 :         WREG32_RLC(SOC15_REG_OFFSET(GC, 0, mmRLC_CSIB_ADDR_HI),</span></a>
<a name="2701"><span class="lineNum">    2701 </span>            :                         adev-&gt;gfx.rlc.clear_state_gpu_addr &gt;&gt; 32);</a>
<a name="2702"><span class="lineNum">    2702 </span><span class="lineNoCov">          0 :         WREG32_RLC(SOC15_REG_OFFSET(GC, 0, mmRLC_CSIB_ADDR_LO),</span></a>
<a name="2703"><span class="lineNum">    2703 </span>            :                         adev-&gt;gfx.rlc.clear_state_gpu_addr &amp; 0xfffffffc);</a>
<a name="2704"><span class="lineNum">    2704 </span><span class="lineNoCov">          0 :         WREG32_RLC(SOC15_REG_OFFSET(GC, 0, mmRLC_CSIB_LENGTH),</span></a>
<a name="2705"><span class="lineNum">    2705 </span>            :                         adev-&gt;gfx.rlc.clear_state_size);</a>
<a name="2706"><span class="lineNum">    2706 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2707"><span class="lineNum">    2707 </span>            : </a>
<a name="2708"><span class="lineNum">    2708 </span><span class="lineNoCov">          0 : static void gfx_v9_1_parse_ind_reg_list(int *register_list_format,</span></a>
<a name="2709"><span class="lineNum">    2709 </span>            :                                 int indirect_offset,</a>
<a name="2710"><span class="lineNum">    2710 </span>            :                                 int list_size,</a>
<a name="2711"><span class="lineNum">    2711 </span>            :                                 int *unique_indirect_regs,</a>
<a name="2712"><span class="lineNum">    2712 </span>            :                                 int unique_indirect_reg_count,</a>
<a name="2713"><span class="lineNum">    2713 </span>            :                                 int *indirect_start_offsets,</a>
<a name="2714"><span class="lineNum">    2714 </span>            :                                 int *indirect_start_offsets_count,</a>
<a name="2715"><span class="lineNum">    2715 </span>            :                                 int max_start_offsets_count)</a>
<a name="2716"><span class="lineNum">    2716 </span>            : {</a>
<a name="2717"><span class="lineNum">    2717 </span>            :         int idx;</a>
<a name="2718"><span class="lineNum">    2718 </span>            : </a>
<a name="2719"><span class="lineNum">    2719 </span><span class="lineNoCov">          0 :         for (; indirect_offset &lt; list_size; indirect_offset++) {</span></a>
<a name="2720"><span class="lineNum">    2720 </span><span class="lineNoCov">          0 :                 WARN_ON(*indirect_start_offsets_count &gt;= max_start_offsets_count);</span></a>
<a name="2721"><span class="lineNum">    2721 </span><span class="lineNoCov">          0 :                 indirect_start_offsets[*indirect_start_offsets_count] = indirect_offset;</span></a>
<a name="2722"><span class="lineNum">    2722 </span><span class="lineNoCov">          0 :                 *indirect_start_offsets_count = *indirect_start_offsets_count + 1;</span></a>
<a name="2723"><span class="lineNum">    2723 </span>            : </a>
<a name="2724"><span class="lineNum">    2724 </span><span class="lineNoCov">          0 :                 while (register_list_format[indirect_offset] != 0xFFFFFFFF) {</span></a>
<a name="2725"><span class="lineNum">    2725 </span><span class="lineNoCov">          0 :                         indirect_offset += 2;</span></a>
<a name="2726"><span class="lineNum">    2726 </span>            : </a>
<a name="2727"><span class="lineNum">    2727 </span>            :                         /* look for the matching indice */</a>
<a name="2728"><span class="lineNum">    2728 </span><span class="lineNoCov">          0 :                         for (idx = 0; idx &lt; unique_indirect_reg_count; idx++) {</span></a>
<a name="2729"><span class="lineNum">    2729 </span><span class="lineNoCov">          0 :                                 if (unique_indirect_regs[idx] ==</span></a>
<a name="2730"><span class="lineNum">    2730 </span><span class="lineNoCov">          0 :                                         register_list_format[indirect_offset] ||</span></a>
<a name="2731"><span class="lineNum">    2731 </span>            :                                         !unique_indirect_regs[idx])</a>
<a name="2732"><span class="lineNum">    2732 </span>            :                                         break;</a>
<a name="2733"><span class="lineNum">    2733 </span>            :                         }</a>
<a name="2734"><span class="lineNum">    2734 </span>            : </a>
<a name="2735"><span class="lineNum">    2735 </span><span class="lineNoCov">          0 :                         BUG_ON(idx &gt;= unique_indirect_reg_count);</span></a>
<a name="2736"><span class="lineNum">    2736 </span>            : </a>
<a name="2737"><span class="lineNum">    2737 </span><span class="lineNoCov">          0 :                         if (!unique_indirect_regs[idx])</span></a>
<a name="2738"><span class="lineNum">    2738 </span><span class="lineNoCov">          0 :                                 unique_indirect_regs[idx] = register_list_format[indirect_offset];</span></a>
<a name="2739"><span class="lineNum">    2739 </span>            : </a>
<a name="2740"><span class="lineNum">    2740 </span><span class="lineNoCov">          0 :                         indirect_offset++;</span></a>
<a name="2741"><span class="lineNum">    2741 </span>            :                 }</a>
<a name="2742"><span class="lineNum">    2742 </span>            :         }</a>
<a name="2743"><span class="lineNum">    2743 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2744"><span class="lineNum">    2744 </span>            : </a>
<a name="2745"><span class="lineNum">    2745 </span><span class="lineNoCov">          0 : static int gfx_v9_1_init_rlc_save_restore_list(struct amdgpu_device *adev)</span></a>
<a name="2746"><span class="lineNum">    2746 </span>            : {</a>
<a name="2747"><span class="lineNum">    2747 </span><span class="lineNoCov">          0 :         int unique_indirect_regs[] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};</span></a>
<a name="2748"><span class="lineNum">    2748 </span><span class="lineNoCov">          0 :         int unique_indirect_reg_count = 0;</span></a>
<a name="2749"><span class="lineNum">    2749 </span>            : </a>
<a name="2750"><span class="lineNum">    2750 </span><span class="lineNoCov">          0 :         int indirect_start_offsets[] = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0};</span></a>
<a name="2751"><span class="lineNum">    2751 </span><span class="lineNoCov">          0 :         int indirect_start_offsets_count = 0;</span></a>
<a name="2752"><span class="lineNum">    2752 </span>            : </a>
<a name="2753"><span class="lineNum">    2753 </span><span class="lineNoCov">          0 :         int list_size = 0;</span></a>
<a name="2754"><span class="lineNum">    2754 </span><span class="lineNoCov">          0 :         int i = 0, j = 0;</span></a>
<a name="2755"><span class="lineNum">    2755 </span><span class="lineNoCov">          0 :         u32 tmp = 0;</span></a>
<a name="2756"><span class="lineNum">    2756 </span>            : </a>
<a name="2757"><span class="lineNum">    2757 </span><span class="lineNoCov">          0 :         u32 *register_list_format =</span></a>
<a name="2758"><span class="lineNum">    2758 </span><span class="lineNoCov">          0 :                 kmemdup(adev-&gt;gfx.rlc.register_list_format,</span></a>
<a name="2759"><span class="lineNum">    2759 </span><span class="lineNoCov">          0 :                         adev-&gt;gfx.rlc.reg_list_format_size_bytes, GFP_KERNEL);</span></a>
<a name="2760"><span class="lineNum">    2760 </span><span class="lineNoCov">          0 :         if (!register_list_format)</span></a>
<a name="2761"><span class="lineNum">    2761 </span>            :                 return -ENOMEM;</a>
<a name="2762"><span class="lineNum">    2762 </span>            : </a>
<a name="2763"><span class="lineNum">    2763 </span>            :         /* setup unique_indirect_regs array and indirect_start_offsets array */</a>
<a name="2764"><span class="lineNum">    2764 </span><span class="lineNoCov">          0 :         unique_indirect_reg_count = ARRAY_SIZE(unique_indirect_regs);</span></a>
<a name="2765"><span class="lineNum">    2765 </span><span class="lineNoCov">          0 :         gfx_v9_1_parse_ind_reg_list(register_list_format,</span></a>
<a name="2766"><span class="lineNum">    2766 </span><span class="lineNoCov">          0 :                                     adev-&gt;gfx.rlc.reg_list_format_direct_reg_list_length,</span></a>
<a name="2767"><span class="lineNum">    2767 </span><span class="lineNoCov">          0 :                                     adev-&gt;gfx.rlc.reg_list_format_size_bytes &gt;&gt; 2,</span></a>
<a name="2768"><span class="lineNum">    2768 </span>            :                                     unique_indirect_regs,</a>
<a name="2769"><span class="lineNum">    2769 </span>            :                                     unique_indirect_reg_count,</a>
<a name="2770"><span class="lineNum">    2770 </span>            :                                     indirect_start_offsets,</a>
<a name="2771"><span class="lineNum">    2771 </span>            :                                     &amp;indirect_start_offsets_count,</a>
<a name="2772"><span class="lineNum">    2772 </span>            :                                     ARRAY_SIZE(indirect_start_offsets));</a>
<a name="2773"><span class="lineNum">    2773 </span>            : </a>
<a name="2774"><span class="lineNum">    2774 </span>            :         /* enable auto inc in case it is disabled */</a>
<a name="2775"><span class="lineNum">    2775 </span><span class="lineNoCov">          0 :         tmp = RREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_SRM_CNTL));</span></a>
<a name="2776"><span class="lineNum">    2776 </span><span class="lineNoCov">          0 :         tmp |= RLC_SRM_CNTL__AUTO_INCR_ADDR_MASK;</span></a>
<a name="2777"><span class="lineNum">    2777 </span><span class="lineNoCov">          0 :         WREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_SRM_CNTL), tmp);</span></a>
<a name="2778"><span class="lineNum">    2778 </span>            : </a>
<a name="2779"><span class="lineNum">    2779 </span>            :         /* write register_restore table to offset 0x0 using RLC_SRM_ARAM_ADDR/DATA */</a>
<a name="2780"><span class="lineNum">    2780 </span><span class="lineNoCov">          0 :         WREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_SRM_ARAM_ADDR),</span></a>
<a name="2781"><span class="lineNum">    2781 </span>            :                 RLC_SAVE_RESTORE_ADDR_STARTING_OFFSET);</a>
<a name="2782"><span class="lineNum">    2782 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;gfx.rlc.reg_list_size_bytes &gt;&gt; 2; i++)</span></a>
<a name="2783"><span class="lineNum">    2783 </span><span class="lineNoCov">          0 :                 WREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_SRM_ARAM_DATA),</span></a>
<a name="2784"><span class="lineNum">    2784 </span>            :                         adev-&gt;gfx.rlc.register_restore[i]);</a>
<a name="2785"><span class="lineNum">    2785 </span>            : </a>
<a name="2786"><span class="lineNum">    2786 </span>            :         /* load indirect register */</a>
<a name="2787"><span class="lineNum">    2787 </span><span class="lineNoCov">          0 :         WREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_GPM_SCRATCH_ADDR),</span></a>
<a name="2788"><span class="lineNum">    2788 </span>            :                 adev-&gt;gfx.rlc.reg_list_format_start);</a>
<a name="2789"><span class="lineNum">    2789 </span>            : </a>
<a name="2790"><span class="lineNum">    2790 </span>            :         /* direct register portion */</a>
<a name="2791"><span class="lineNum">    2791 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;gfx.rlc.reg_list_format_direct_reg_list_length; i++)</span></a>
<a name="2792"><span class="lineNum">    2792 </span><span class="lineNoCov">          0 :                 WREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_GPM_SCRATCH_DATA),</span></a>
<a name="2793"><span class="lineNum">    2793 </span>            :                         register_list_format[i]);</a>
<a name="2794"><span class="lineNum">    2794 </span>            : </a>
<a name="2795"><span class="lineNum">    2795 </span>            :         /* indirect register portion */</a>
<a name="2796"><span class="lineNum">    2796 </span><span class="lineNoCov">          0 :         while (i &lt; (adev-&gt;gfx.rlc.reg_list_format_size_bytes &gt;&gt; 2)) {</span></a>
<a name="2797"><span class="lineNum">    2797 </span><span class="lineNoCov">          0 :                 if (register_list_format[i] == 0xFFFFFFFF) {</span></a>
<a name="2798"><span class="lineNum">    2798 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(GC, 0, mmRLC_GPM_SCRATCH_DATA, register_list_format[i++]);</span></a>
<a name="2799"><span class="lineNum">    2799 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="2800"><span class="lineNum">    2800 </span>            :                 }</a>
<a name="2801"><span class="lineNum">    2801 </span>            : </a>
<a name="2802"><span class="lineNum">    2802 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(GC, 0, mmRLC_GPM_SCRATCH_DATA, register_list_format[i++]);</span></a>
<a name="2803"><span class="lineNum">    2803 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(GC, 0, mmRLC_GPM_SCRATCH_DATA, register_list_format[i++]);</span></a>
<a name="2804"><span class="lineNum">    2804 </span>            : </a>
<a name="2805"><span class="lineNum">    2805 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; unique_indirect_reg_count; j++) {</span></a>
<a name="2806"><span class="lineNum">    2806 </span><span class="lineNoCov">          0 :                         if (register_list_format[i] == unique_indirect_regs[j]) {</span></a>
<a name="2807"><span class="lineNum">    2807 </span><span class="lineNoCov">          0 :                                 WREG32_SOC15(GC, 0, mmRLC_GPM_SCRATCH_DATA, j);</span></a>
<a name="2808"><span class="lineNum">    2808 </span>            :                                 break;</a>
<a name="2809"><span class="lineNum">    2809 </span>            :                         }</a>
<a name="2810"><span class="lineNum">    2810 </span>            :                 }</a>
<a name="2811"><span class="lineNum">    2811 </span>            : </a>
<a name="2812"><span class="lineNum">    2812 </span><span class="lineNoCov">          0 :                 BUG_ON(j &gt;= unique_indirect_reg_count);</span></a>
<a name="2813"><span class="lineNum">    2813 </span>            : </a>
<a name="2814"><span class="lineNum">    2814 </span><span class="lineNoCov">          0 :                 i++;</span></a>
<a name="2815"><span class="lineNum">    2815 </span>            :         }</a>
<a name="2816"><span class="lineNum">    2816 </span>            : </a>
<a name="2817"><span class="lineNum">    2817 </span>            :         /* set save/restore list size */</a>
<a name="2818"><span class="lineNum">    2818 </span><span class="lineNoCov">          0 :         list_size = adev-&gt;gfx.rlc.reg_list_size_bytes &gt;&gt; 2;</span></a>
<a name="2819"><span class="lineNum">    2819 </span><span class="lineNoCov">          0 :         list_size = list_size &gt;&gt; 1;</span></a>
<a name="2820"><span class="lineNum">    2820 </span><span class="lineNoCov">          0 :         WREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_GPM_SCRATCH_ADDR),</span></a>
<a name="2821"><span class="lineNum">    2821 </span>            :                 adev-&gt;gfx.rlc.reg_restore_list_size);</a>
<a name="2822"><span class="lineNum">    2822 </span><span class="lineNoCov">          0 :         WREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_GPM_SCRATCH_DATA), list_size);</span></a>
<a name="2823"><span class="lineNum">    2823 </span>            : </a>
<a name="2824"><span class="lineNum">    2824 </span>            :         /* write the starting offsets to RLC scratch ram */</a>
<a name="2825"><span class="lineNum">    2825 </span><span class="lineNoCov">          0 :         WREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_GPM_SCRATCH_ADDR),</span></a>
<a name="2826"><span class="lineNum">    2826 </span>            :                 adev-&gt;gfx.rlc.starting_offsets_start);</a>
<a name="2827"><span class="lineNum">    2827 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(indirect_start_offsets); i++)</span></a>
<a name="2828"><span class="lineNum">    2828 </span><span class="lineNoCov">          0 :                 WREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_GPM_SCRATCH_DATA),</span></a>
<a name="2829"><span class="lineNum">    2829 </span>            :                        indirect_start_offsets[i]);</a>
<a name="2830"><span class="lineNum">    2830 </span>            : </a>
<a name="2831"><span class="lineNum">    2831 </span>            :         /* load unique indirect regs*/</a>
<a name="2832"><span class="lineNum">    2832 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(unique_indirect_regs); i++) {</span></a>
<a name="2833"><span class="lineNum">    2833 </span><span class="lineNoCov">          0 :                 if (unique_indirect_regs[i] != 0) {</span></a>
<a name="2834"><span class="lineNum">    2834 </span><span class="lineNoCov">          0 :                         WREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_SRM_INDEX_CNTL_ADDR_0)</span></a>
<a name="2835"><span class="lineNum">    2835 </span>            :                                + GFX_RLC_SRM_INDEX_CNTL_ADDR_OFFSETS[i],</a>
<a name="2836"><span class="lineNum">    2836 </span>            :                                unique_indirect_regs[i] &amp; 0x3FFFF);</a>
<a name="2837"><span class="lineNum">    2837 </span>            : </a>
<a name="2838"><span class="lineNum">    2838 </span><span class="lineNoCov">          0 :                         WREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_SRM_INDEX_CNTL_DATA_0)</span></a>
<a name="2839"><span class="lineNum">    2839 </span>            :                                + GFX_RLC_SRM_INDEX_CNTL_DATA_OFFSETS[i],</a>
<a name="2840"><span class="lineNum">    2840 </span>            :                                unique_indirect_regs[i] &gt;&gt; 20);</a>
<a name="2841"><span class="lineNum">    2841 </span>            :                 }</a>
<a name="2842"><span class="lineNum">    2842 </span>            :         }</a>
<a name="2843"><span class="lineNum">    2843 </span>            : </a>
<a name="2844"><span class="lineNum">    2844 </span><span class="lineNoCov">          0 :         kfree(register_list_format);</span></a>
<a name="2845"><span class="lineNum">    2845 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2846"><span class="lineNum">    2846 </span>            : }</a>
<a name="2847"><span class="lineNum">    2847 </span>            : </a>
<a name="2848"><span class="lineNum">    2848 </span><span class="lineNoCov">          0 : static void gfx_v9_0_enable_save_restore_machine(struct amdgpu_device *adev)</span></a>
<a name="2849"><span class="lineNum">    2849 </span>            : {</a>
<a name="2850"><span class="lineNum">    2850 </span><span class="lineNoCov">          0 :         WREG32_FIELD15(GC, 0, RLC_SRM_CNTL, SRM_ENABLE, 1);</span></a>
<a name="2851"><span class="lineNum">    2851 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2852"><span class="lineNum">    2852 </span>            : </a>
<a name="2853"><span class="lineNum">    2853 </span><span class="lineNoCov">          0 : static void pwr_10_0_gfxip_control_over_cgpg(struct amdgpu_device *adev,</span></a>
<a name="2854"><span class="lineNum">    2854 </span>            :                                              bool enable)</a>
<a name="2855"><span class="lineNum">    2855 </span>            : {</a>
<a name="2856"><span class="lineNum">    2856 </span><span class="lineNoCov">          0 :         uint32_t data = 0;</span></a>
<a name="2857"><span class="lineNum">    2857 </span><span class="lineNoCov">          0 :         uint32_t default_data = 0;</span></a>
<a name="2858"><span class="lineNum">    2858 </span>            : </a>
<a name="2859"><span class="lineNum">    2859 </span><span class="lineNoCov">          0 :         default_data = data = RREG32(SOC15_REG_OFFSET(PWR, 0, mmPWR_MISC_CNTL_STATUS));</span></a>
<a name="2860"><span class="lineNum">    2860 </span><span class="lineNoCov">          0 :         if (enable) {</span></a>
<a name="2861"><span class="lineNum">    2861 </span>            :                 /* enable GFXIP control over CGPG */</a>
<a name="2862"><span class="lineNum">    2862 </span><span class="lineNoCov">          0 :                 data |= PWR_MISC_CNTL_STATUS__PWR_GFX_RLC_CGPG_EN_MASK;</span></a>
<a name="2863"><span class="lineNum">    2863 </span><span class="lineNoCov">          0 :                 if(default_data != data)</span></a>
<a name="2864"><span class="lineNum">    2864 </span><span class="lineNoCov">          0 :                         WREG32(SOC15_REG_OFFSET(PWR, 0, mmPWR_MISC_CNTL_STATUS), data);</span></a>
<a name="2865"><span class="lineNum">    2865 </span>            : </a>
<a name="2866"><span class="lineNum">    2866 </span>            :                 /* update status */</a>
<a name="2867"><span class="lineNum">    2867 </span><span class="lineNoCov">          0 :                 data &amp;= ~PWR_MISC_CNTL_STATUS__PWR_GFXOFF_STATUS_MASK;</span></a>
<a name="2868"><span class="lineNum">    2868 </span><span class="lineNoCov">          0 :                 data |= (2 &lt;&lt; PWR_MISC_CNTL_STATUS__PWR_GFXOFF_STATUS__SHIFT);</span></a>
<a name="2869"><span class="lineNum">    2869 </span><span class="lineNoCov">          0 :                 if(default_data != data)</span></a>
<a name="2870"><span class="lineNum">    2870 </span><span class="lineNoCov">          0 :                         WREG32(SOC15_REG_OFFSET(PWR, 0, mmPWR_MISC_CNTL_STATUS), data);</span></a>
<a name="2871"><span class="lineNum">    2871 </span>            :         } else {</a>
<a name="2872"><span class="lineNum">    2872 </span>            :                 /* restore GFXIP control over GCPG */</a>
<a name="2873"><span class="lineNum">    2873 </span><span class="lineNoCov">          0 :                 data &amp;= ~PWR_MISC_CNTL_STATUS__PWR_GFX_RLC_CGPG_EN_MASK;</span></a>
<a name="2874"><span class="lineNum">    2874 </span><span class="lineNoCov">          0 :                 if(default_data != data)</span></a>
<a name="2875"><span class="lineNum">    2875 </span><span class="lineNoCov">          0 :                         WREG32(SOC15_REG_OFFSET(PWR, 0, mmPWR_MISC_CNTL_STATUS), data);</span></a>
<a name="2876"><span class="lineNum">    2876 </span>            :         }</a>
<a name="2877"><span class="lineNum">    2877 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2878"><span class="lineNum">    2878 </span>            : </a>
<a name="2879"><span class="lineNum">    2879 </span><span class="lineNoCov">          0 : static void gfx_v9_0_init_gfx_power_gating(struct amdgpu_device *adev)</span></a>
<a name="2880"><span class="lineNum">    2880 </span>            : {</a>
<a name="2881"><span class="lineNum">    2881 </span><span class="lineNoCov">          0 :         uint32_t data = 0;</span></a>
<a name="2882"><span class="lineNum">    2882 </span>            : </a>
<a name="2883"><span class="lineNum">    2883 </span><span class="lineNoCov">          0 :         if (adev-&gt;pg_flags &amp; (AMD_PG_SUPPORT_GFX_PG |</span></a>
<a name="2884"><span class="lineNum">    2884 </span>            :                               AMD_PG_SUPPORT_GFX_SMG |</a>
<a name="2885"><span class="lineNum">    2885 </span>            :                               AMD_PG_SUPPORT_GFX_DMG)) {</a>
<a name="2886"><span class="lineNum">    2886 </span>            :                 /* init IDLE_POLL_COUNT = 60 */</a>
<a name="2887"><span class="lineNum">    2887 </span><span class="lineNoCov">          0 :                 data = RREG32(SOC15_REG_OFFSET(GC, 0, mmCP_RB_WPTR_POLL_CNTL));</span></a>
<a name="2888"><span class="lineNum">    2888 </span><span class="lineNoCov">          0 :                 data &amp;= ~CP_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT_MASK;</span></a>
<a name="2889"><span class="lineNum">    2889 </span><span class="lineNoCov">          0 :                 data |= (0x60 &lt;&lt; CP_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT);</span></a>
<a name="2890"><span class="lineNum">    2890 </span><span class="lineNoCov">          0 :                 WREG32(SOC15_REG_OFFSET(GC, 0, mmCP_RB_WPTR_POLL_CNTL), data);</span></a>
<a name="2891"><span class="lineNum">    2891 </span>            : </a>
<a name="2892"><span class="lineNum">    2892 </span>            :                 /* init RLC PG Delay */</a>
<a name="2893"><span class="lineNum">    2893 </span><span class="lineNoCov">          0 :                 data = 0;</span></a>
<a name="2894"><span class="lineNum">    2894 </span><span class="lineNoCov">          0 :                 data |= (0x10 &lt;&lt; RLC_PG_DELAY__POWER_UP_DELAY__SHIFT);</span></a>
<a name="2895"><span class="lineNum">    2895 </span><span class="lineNoCov">          0 :                 data |= (0x10 &lt;&lt; RLC_PG_DELAY__POWER_DOWN_DELAY__SHIFT);</span></a>
<a name="2896"><span class="lineNum">    2896 </span><span class="lineNoCov">          0 :                 data |= (0x10 &lt;&lt; RLC_PG_DELAY__CMD_PROPAGATE_DELAY__SHIFT);</span></a>
<a name="2897"><span class="lineNum">    2897 </span><span class="lineNoCov">          0 :                 data |= (0x40 &lt;&lt; RLC_PG_DELAY__MEM_SLEEP_DELAY__SHIFT);</span></a>
<a name="2898"><span class="lineNum">    2898 </span><span class="lineNoCov">          0 :                 WREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_PG_DELAY), data);</span></a>
<a name="2899"><span class="lineNum">    2899 </span>            : </a>
<a name="2900"><span class="lineNum">    2900 </span><span class="lineNoCov">          0 :                 data = RREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_PG_DELAY_2));</span></a>
<a name="2901"><span class="lineNum">    2901 </span><span class="lineNoCov">          0 :                 data &amp;= ~RLC_PG_DELAY_2__SERDES_CMD_DELAY_MASK;</span></a>
<a name="2902"><span class="lineNum">    2902 </span><span class="lineNoCov">          0 :                 data |= (0x4 &lt;&lt; RLC_PG_DELAY_2__SERDES_CMD_DELAY__SHIFT);</span></a>
<a name="2903"><span class="lineNum">    2903 </span><span class="lineNoCov">          0 :                 WREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_PG_DELAY_2), data);</span></a>
<a name="2904"><span class="lineNum">    2904 </span>            : </a>
<a name="2905"><span class="lineNum">    2905 </span><span class="lineNoCov">          0 :                 data = RREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_PG_DELAY_3));</span></a>
<a name="2906"><span class="lineNum">    2906 </span><span class="lineNoCov">          0 :                 data &amp;= ~RLC_PG_DELAY_3__CGCG_ACTIVE_BEFORE_CGPG_MASK;</span></a>
<a name="2907"><span class="lineNum">    2907 </span><span class="lineNoCov">          0 :                 data |= (0xff &lt;&lt; RLC_PG_DELAY_3__CGCG_ACTIVE_BEFORE_CGPG__SHIFT);</span></a>
<a name="2908"><span class="lineNum">    2908 </span><span class="lineNoCov">          0 :                 WREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_PG_DELAY_3), data);</span></a>
<a name="2909"><span class="lineNum">    2909 </span>            : </a>
<a name="2910"><span class="lineNum">    2910 </span><span class="lineNoCov">          0 :                 data = RREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_AUTO_PG_CTRL));</span></a>
<a name="2911"><span class="lineNum">    2911 </span><span class="lineNoCov">          0 :                 data &amp;= ~RLC_AUTO_PG_CTRL__GRBM_REG_SAVE_GFX_IDLE_THRESHOLD_MASK;</span></a>
<a name="2912"><span class="lineNum">    2912 </span>            : </a>
<a name="2913"><span class="lineNum">    2913 </span>            :                 /* program GRBM_REG_SAVE_GFX_IDLE_THRESHOLD to 0x55f0 */</a>
<a name="2914"><span class="lineNum">    2914 </span><span class="lineNoCov">          0 :                 data |= (0x55f0 &lt;&lt; RLC_AUTO_PG_CTRL__GRBM_REG_SAVE_GFX_IDLE_THRESHOLD__SHIFT);</span></a>
<a name="2915"><span class="lineNum">    2915 </span><span class="lineNoCov">          0 :                 WREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_AUTO_PG_CTRL), data);</span></a>
<a name="2916"><span class="lineNum">    2916 </span><span class="lineNoCov">          0 :                 if (adev-&gt;ip_versions[GC_HWIP][0] != IP_VERSION(9, 3, 0))</span></a>
<a name="2917"><span class="lineNum">    2917 </span><span class="lineNoCov">          0 :                         pwr_10_0_gfxip_control_over_cgpg(adev, true);</span></a>
<a name="2918"><span class="lineNum">    2918 </span>            :         }</a>
<a name="2919"><span class="lineNum">    2919 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2920"><span class="lineNum">    2920 </span>            : </a>
<a name="2921"><span class="lineNum">    2921 </span><span class="lineNoCov">          0 : static void gfx_v9_0_enable_sck_slow_down_on_power_up(struct amdgpu_device *adev,</span></a>
<a name="2922"><span class="lineNum">    2922 </span>            :                                                 bool enable)</a>
<a name="2923"><span class="lineNum">    2923 </span>            : {</a>
<a name="2924"><span class="lineNum">    2924 </span><span class="lineNoCov">          0 :         uint32_t data = 0;</span></a>
<a name="2925"><span class="lineNum">    2925 </span><span class="lineNoCov">          0 :         uint32_t default_data = 0;</span></a>
<a name="2926"><span class="lineNum">    2926 </span>            : </a>
<a name="2927"><span class="lineNum">    2927 </span><span class="lineNoCov">          0 :         default_data = data = RREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_PG_CNTL));</span></a>
<a name="2928"><span class="lineNum">    2928 </span><span class="lineNoCov">          0 :         data = REG_SET_FIELD(data, RLC_PG_CNTL,</span></a>
<a name="2929"><span class="lineNum">    2929 </span>            :                              SMU_CLK_SLOWDOWN_ON_PU_ENABLE,</a>
<a name="2930"><span class="lineNum">    2930 </span>            :                              enable ? 1 : 0);</a>
<a name="2931"><span class="lineNum">    2931 </span><span class="lineNoCov">          0 :         if (default_data != data)</span></a>
<a name="2932"><span class="lineNum">    2932 </span><span class="lineNoCov">          0 :                 WREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_PG_CNTL), data);</span></a>
<a name="2933"><span class="lineNum">    2933 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2934"><span class="lineNum">    2934 </span>            : </a>
<a name="2935"><span class="lineNum">    2935 </span><span class="lineNoCov">          0 : static void gfx_v9_0_enable_sck_slow_down_on_power_down(struct amdgpu_device *adev,</span></a>
<a name="2936"><span class="lineNum">    2936 </span>            :                                                 bool enable)</a>
<a name="2937"><span class="lineNum">    2937 </span>            : {</a>
<a name="2938"><span class="lineNum">    2938 </span><span class="lineNoCov">          0 :         uint32_t data = 0;</span></a>
<a name="2939"><span class="lineNum">    2939 </span><span class="lineNoCov">          0 :         uint32_t default_data = 0;</span></a>
<a name="2940"><span class="lineNum">    2940 </span>            : </a>
<a name="2941"><span class="lineNum">    2941 </span><span class="lineNoCov">          0 :         default_data = data = RREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_PG_CNTL));</span></a>
<a name="2942"><span class="lineNum">    2942 </span><span class="lineNoCov">          0 :         data = REG_SET_FIELD(data, RLC_PG_CNTL,</span></a>
<a name="2943"><span class="lineNum">    2943 </span>            :                              SMU_CLK_SLOWDOWN_ON_PD_ENABLE,</a>
<a name="2944"><span class="lineNum">    2944 </span>            :                              enable ? 1 : 0);</a>
<a name="2945"><span class="lineNum">    2945 </span><span class="lineNoCov">          0 :         if(default_data != data)</span></a>
<a name="2946"><span class="lineNum">    2946 </span><span class="lineNoCov">          0 :                 WREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_PG_CNTL), data);</span></a>
<a name="2947"><span class="lineNum">    2947 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2948"><span class="lineNum">    2948 </span>            : </a>
<a name="2949"><span class="lineNum">    2949 </span><span class="lineNoCov">          0 : static void gfx_v9_0_enable_cp_power_gating(struct amdgpu_device *adev,</span></a>
<a name="2950"><span class="lineNum">    2950 </span>            :                                         bool enable)</a>
<a name="2951"><span class="lineNum">    2951 </span>            : {</a>
<a name="2952"><span class="lineNum">    2952 </span><span class="lineNoCov">          0 :         uint32_t data = 0;</span></a>
<a name="2953"><span class="lineNum">    2953 </span><span class="lineNoCov">          0 :         uint32_t default_data = 0;</span></a>
<a name="2954"><span class="lineNum">    2954 </span>            : </a>
<a name="2955"><span class="lineNum">    2955 </span><span class="lineNoCov">          0 :         default_data = data = RREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_PG_CNTL));</span></a>
<a name="2956"><span class="lineNum">    2956 </span><span class="lineNoCov">          0 :         data = REG_SET_FIELD(data, RLC_PG_CNTL,</span></a>
<a name="2957"><span class="lineNum">    2957 </span>            :                              CP_PG_DISABLE,</a>
<a name="2958"><span class="lineNum">    2958 </span>            :                              enable ? 0 : 1);</a>
<a name="2959"><span class="lineNum">    2959 </span><span class="lineNoCov">          0 :         if(default_data != data)</span></a>
<a name="2960"><span class="lineNum">    2960 </span><span class="lineNoCov">          0 :                 WREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_PG_CNTL), data);</span></a>
<a name="2961"><span class="lineNum">    2961 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2962"><span class="lineNum">    2962 </span>            : </a>
<a name="2963"><span class="lineNum">    2963 </span><span class="lineNoCov">          0 : static void gfx_v9_0_enable_gfx_cg_power_gating(struct amdgpu_device *adev,</span></a>
<a name="2964"><span class="lineNum">    2964 </span>            :                                                 bool enable)</a>
<a name="2965"><span class="lineNum">    2965 </span>            : {</a>
<a name="2966"><span class="lineNum">    2966 </span>            :         uint32_t data, default_data;</a>
<a name="2967"><span class="lineNum">    2967 </span>            : </a>
<a name="2968"><span class="lineNum">    2968 </span><span class="lineNoCov">          0 :         default_data = data = RREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_PG_CNTL));</span></a>
<a name="2969"><span class="lineNum">    2969 </span><span class="lineNoCov">          0 :         data = REG_SET_FIELD(data, RLC_PG_CNTL,</span></a>
<a name="2970"><span class="lineNum">    2970 </span>            :                              GFX_POWER_GATING_ENABLE,</a>
<a name="2971"><span class="lineNum">    2971 </span>            :                              enable ? 1 : 0);</a>
<a name="2972"><span class="lineNum">    2972 </span><span class="lineNoCov">          0 :         if(default_data != data)</span></a>
<a name="2973"><span class="lineNum">    2973 </span><span class="lineNoCov">          0 :                 WREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_PG_CNTL), data);</span></a>
<a name="2974"><span class="lineNum">    2974 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2975"><span class="lineNum">    2975 </span>            : </a>
<a name="2976"><span class="lineNum">    2976 </span><span class="lineNoCov">          0 : static void gfx_v9_0_enable_gfx_pipeline_powergating(struct amdgpu_device *adev,</span></a>
<a name="2977"><span class="lineNum">    2977 </span>            :                                                 bool enable)</a>
<a name="2978"><span class="lineNum">    2978 </span>            : {</a>
<a name="2979"><span class="lineNum">    2979 </span>            :         uint32_t data, default_data;</a>
<a name="2980"><span class="lineNum">    2980 </span>            : </a>
<a name="2981"><span class="lineNum">    2981 </span><span class="lineNoCov">          0 :         default_data = data = RREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_PG_CNTL));</span></a>
<a name="2982"><span class="lineNum">    2982 </span><span class="lineNoCov">          0 :         data = REG_SET_FIELD(data, RLC_PG_CNTL,</span></a>
<a name="2983"><span class="lineNum">    2983 </span>            :                              GFX_PIPELINE_PG_ENABLE,</a>
<a name="2984"><span class="lineNum">    2984 </span>            :                              enable ? 1 : 0);</a>
<a name="2985"><span class="lineNum">    2985 </span><span class="lineNoCov">          0 :         if(default_data != data)</span></a>
<a name="2986"><span class="lineNum">    2986 </span><span class="lineNoCov">          0 :                 WREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_PG_CNTL), data);</span></a>
<a name="2987"><span class="lineNum">    2987 </span>            : </a>
<a name="2988"><span class="lineNum">    2988 </span><span class="lineNoCov">          0 :         if (!enable)</span></a>
<a name="2989"><span class="lineNum">    2989 </span>            :                 /* read any GFX register to wake up GFX */</a>
<a name="2990"><span class="lineNum">    2990 </span><span class="lineNoCov">          0 :                 data = RREG32(SOC15_REG_OFFSET(GC, 0, mmDB_RENDER_CONTROL));</span></a>
<a name="2991"><span class="lineNum">    2991 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2992"><span class="lineNum">    2992 </span>            : </a>
<a name="2993"><span class="lineNum">    2993 </span><span class="lineNoCov">          0 : static void gfx_v9_0_enable_gfx_static_mg_power_gating(struct amdgpu_device *adev,</span></a>
<a name="2994"><span class="lineNum">    2994 </span>            :                                                        bool enable)</a>
<a name="2995"><span class="lineNum">    2995 </span>            : {</a>
<a name="2996"><span class="lineNum">    2996 </span>            :         uint32_t data, default_data;</a>
<a name="2997"><span class="lineNum">    2997 </span>            : </a>
<a name="2998"><span class="lineNum">    2998 </span><span class="lineNoCov">          0 :         default_data = data = RREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_PG_CNTL));</span></a>
<a name="2999"><span class="lineNum">    2999 </span><span class="lineNoCov">          0 :         data = REG_SET_FIELD(data, RLC_PG_CNTL,</span></a>
<a name="3000"><span class="lineNum">    3000 </span>            :                              STATIC_PER_CU_PG_ENABLE,</a>
<a name="3001"><span class="lineNum">    3001 </span>            :                              enable ? 1 : 0);</a>
<a name="3002"><span class="lineNum">    3002 </span><span class="lineNoCov">          0 :         if(default_data != data)</span></a>
<a name="3003"><span class="lineNum">    3003 </span><span class="lineNoCov">          0 :                 WREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_PG_CNTL), data);</span></a>
<a name="3004"><span class="lineNum">    3004 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3005"><span class="lineNum">    3005 </span>            : </a>
<a name="3006"><span class="lineNum">    3006 </span><span class="lineNoCov">          0 : static void gfx_v9_0_enable_gfx_dynamic_mg_power_gating(struct amdgpu_device *adev,</span></a>
<a name="3007"><span class="lineNum">    3007 </span>            :                                                 bool enable)</a>
<a name="3008"><span class="lineNum">    3008 </span>            : {</a>
<a name="3009"><span class="lineNum">    3009 </span>            :         uint32_t data, default_data;</a>
<a name="3010"><span class="lineNum">    3010 </span>            : </a>
<a name="3011"><span class="lineNum">    3011 </span><span class="lineNoCov">          0 :         default_data = data = RREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_PG_CNTL));</span></a>
<a name="3012"><span class="lineNum">    3012 </span><span class="lineNoCov">          0 :         data = REG_SET_FIELD(data, RLC_PG_CNTL,</span></a>
<a name="3013"><span class="lineNum">    3013 </span>            :                              DYN_PER_CU_PG_ENABLE,</a>
<a name="3014"><span class="lineNum">    3014 </span>            :                              enable ? 1 : 0);</a>
<a name="3015"><span class="lineNum">    3015 </span><span class="lineNoCov">          0 :         if(default_data != data)</span></a>
<a name="3016"><span class="lineNum">    3016 </span><span class="lineNoCov">          0 :                 WREG32(SOC15_REG_OFFSET(GC, 0, mmRLC_PG_CNTL), data);</span></a>
<a name="3017"><span class="lineNum">    3017 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3018"><span class="lineNum">    3018 </span>            : </a>
<a name="3019"><span class="lineNum">    3019 </span><span class="lineNoCov">          0 : static void gfx_v9_0_init_pg(struct amdgpu_device *adev)</span></a>
<a name="3020"><span class="lineNum">    3020 </span>            : {</a>
<a name="3021"><span class="lineNum">    3021 </span><span class="lineNoCov">          0 :         gfx_v9_0_init_csb(adev);</span></a>
<a name="3022"><span class="lineNum">    3022 </span>            : </a>
<a name="3023"><span class="lineNum">    3023 </span>            :         /*</a>
<a name="3024"><span class="lineNum">    3024 </span>            :          * Rlc save restore list is workable since v2_1.</a>
<a name="3025"><span class="lineNum">    3025 </span>            :          * And it's needed by gfxoff feature.</a>
<a name="3026"><span class="lineNum">    3026 </span>            :          */</a>
<a name="3027"><span class="lineNum">    3027 </span><span class="lineNoCov">          0 :         if (adev-&gt;gfx.rlc.is_rlc_v2_1) {</span></a>
<a name="3028"><span class="lineNum">    3028 </span><span class="lineNoCov">          0 :                 if (adev-&gt;ip_versions[GC_HWIP][0] == IP_VERSION(9, 2, 1) ||</span></a>
<a name="3029"><span class="lineNum">    3029 </span><span class="lineNoCov">          0 :                     (adev-&gt;apu_flags &amp; AMD_APU_IS_RAVEN2))</span></a>
<a name="3030"><span class="lineNum">    3030 </span><span class="lineNoCov">          0 :                         gfx_v9_1_init_rlc_save_restore_list(adev);</span></a>
<a name="3031"><span class="lineNum">    3031 </span><span class="lineNoCov">          0 :                 gfx_v9_0_enable_save_restore_machine(adev);</span></a>
<a name="3032"><span class="lineNum">    3032 </span>            :         }</a>
<a name="3033"><span class="lineNum">    3033 </span>            : </a>
<a name="3034"><span class="lineNum">    3034 </span><span class="lineNoCov">          0 :         if (adev-&gt;pg_flags &amp; (AMD_PG_SUPPORT_GFX_PG |</span></a>
<a name="3035"><span class="lineNum">    3035 </span>            :                               AMD_PG_SUPPORT_GFX_SMG |</a>
<a name="3036"><span class="lineNum">    3036 </span>            :                               AMD_PG_SUPPORT_GFX_DMG |</a>
<a name="3037"><span class="lineNum">    3037 </span>            :                               AMD_PG_SUPPORT_CP |</a>
<a name="3038"><span class="lineNum">    3038 </span>            :                               AMD_PG_SUPPORT_GDS |</a>
<a name="3039"><span class="lineNum">    3039 </span>            :                               AMD_PG_SUPPORT_RLC_SMU_HS)) {</a>
<a name="3040"><span class="lineNum">    3040 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(GC, 0, mmRLC_JUMP_TABLE_RESTORE,</span></a>
<a name="3041"><span class="lineNum">    3041 </span>            :                              adev-&gt;gfx.rlc.cp_table_gpu_addr &gt;&gt; 8);</a>
<a name="3042"><span class="lineNum">    3042 </span><span class="lineNoCov">          0 :                 gfx_v9_0_init_gfx_power_gating(adev);</span></a>
<a name="3043"><span class="lineNum">    3043 </span>            :         }</a>
<a name="3044"><span class="lineNum">    3044 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3045"><span class="lineNum">    3045 </span>            : </a>
<a name="3046"><span class="lineNum">    3046 </span><span class="lineNoCov">          0 : static void gfx_v9_0_rlc_stop(struct amdgpu_device *adev)</span></a>
<a name="3047"><span class="lineNum">    3047 </span>            : {</a>
<a name="3048"><span class="lineNum">    3048 </span><span class="lineNoCov">          0 :         WREG32_FIELD15(GC, 0, RLC_CNTL, RLC_ENABLE_F32, 0);</span></a>
<a name="3049"><span class="lineNum">    3049 </span><span class="lineNoCov">          0 :         gfx_v9_0_enable_gui_idle_interrupt(adev, false);</span></a>
<a name="3050"><span class="lineNum">    3050 </span><span class="lineNoCov">          0 :         gfx_v9_0_wait_for_rlc_serdes(adev);</span></a>
<a name="3051"><span class="lineNum">    3051 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3052"><span class="lineNum">    3052 </span>            : </a>
<a name="3053"><span class="lineNum">    3053 </span><span class="lineNoCov">          0 : static void gfx_v9_0_rlc_reset(struct amdgpu_device *adev)</span></a>
<a name="3054"><span class="lineNum">    3054 </span>            : {</a>
<a name="3055"><span class="lineNum">    3055 </span><span class="lineNoCov">          0 :         WREG32_FIELD15(GC, 0, GRBM_SOFT_RESET, SOFT_RESET_RLC, 1);</span></a>
<a name="3056"><span class="lineNum">    3056 </span><span class="lineNoCov">          0 :         udelay(50);</span></a>
<a name="3057"><span class="lineNum">    3057 </span><span class="lineNoCov">          0 :         WREG32_FIELD15(GC, 0, GRBM_SOFT_RESET, SOFT_RESET_RLC, 0);</span></a>
<a name="3058"><span class="lineNum">    3058 </span><span class="lineNoCov">          0 :         udelay(50);</span></a>
<a name="3059"><span class="lineNum">    3059 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3060"><span class="lineNum">    3060 </span>            : </a>
<a name="3061"><span class="lineNum">    3061 </span><span class="lineNoCov">          0 : static void gfx_v9_0_rlc_start(struct amdgpu_device *adev)</span></a>
<a name="3062"><span class="lineNum">    3062 </span>            : {</a>
<a name="3063"><span class="lineNum">    3063 </span>            : #ifdef AMDGPU_RLC_DEBUG_RETRY</a>
<a name="3064"><span class="lineNum">    3064 </span>            :         u32 rlc_ucode_ver;</a>
<a name="3065"><span class="lineNum">    3065 </span>            : #endif</a>
<a name="3066"><span class="lineNum">    3066 </span>            : </a>
<a name="3067"><span class="lineNum">    3067 </span><span class="lineNoCov">          0 :         WREG32_FIELD15(GC, 0, RLC_CNTL, RLC_ENABLE_F32, 1);</span></a>
<a name="3068"><span class="lineNum">    3068 </span><span class="lineNoCov">          0 :         udelay(50);</span></a>
<a name="3069"><span class="lineNum">    3069 </span>            : </a>
<a name="3070"><span class="lineNum">    3070 </span>            :         /* carrizo do enable cp interrupt after cp inited */</a>
<a name="3071"><span class="lineNum">    3071 </span><span class="lineNoCov">          0 :         if (!(adev-&gt;flags &amp; AMD_IS_APU)) {</span></a>
<a name="3072"><span class="lineNum">    3072 </span><span class="lineNoCov">          0 :                 gfx_v9_0_enable_gui_idle_interrupt(adev, true);</span></a>
<a name="3073"><span class="lineNum">    3073 </span>            :                 udelay(50);</a>
<a name="3074"><span class="lineNum">    3074 </span>            :         }</a>
<a name="3075"><span class="lineNum">    3075 </span>            : </a>
<a name="3076"><span class="lineNum">    3076 </span>            : #ifdef AMDGPU_RLC_DEBUG_RETRY</a>
<a name="3077"><span class="lineNum">    3077 </span>            :         /* RLC_GPM_GENERAL_6 : RLC Ucode version */</a>
<a name="3078"><span class="lineNum">    3078 </span>            :         rlc_ucode_ver = RREG32_SOC15(GC, 0, mmRLC_GPM_GENERAL_6);</a>
<a name="3079"><span class="lineNum">    3079 </span>            :         if(rlc_ucode_ver == 0x108) {</a>
<a name="3080"><span class="lineNum">    3080 </span>            :                 DRM_INFO(&quot;Using rlc debug ucode. mmRLC_GPM_GENERAL_6 ==0x08%x / fw_ver == %i \n&quot;,</a>
<a name="3081"><span class="lineNum">    3081 </span>            :                                 rlc_ucode_ver, adev-&gt;gfx.rlc_fw_version);</a>
<a name="3082"><span class="lineNum">    3082 </span>            :                 /* RLC_GPM_TIMER_INT_3 : Timer interval in RefCLK cycles,</a>
<a name="3083"><span class="lineNum">    3083 </span>            :                  * default is 0x9C4 to create a 100us interval */</a>
<a name="3084"><span class="lineNum">    3084 </span>            :                 WREG32_SOC15(GC, 0, mmRLC_GPM_TIMER_INT_3, 0x9C4);</a>
<a name="3085"><span class="lineNum">    3085 </span>            :                 /* RLC_GPM_GENERAL_12 : Minimum gap between wptr and rptr</a>
<a name="3086"><span class="lineNum">    3086 </span>            :                  * to disable the page fault retry interrupts, default is</a>
<a name="3087"><span class="lineNum">    3087 </span>            :                  * 0x100 (256) */</a>
<a name="3088"><span class="lineNum">    3088 </span>            :                 WREG32_SOC15(GC, 0, mmRLC_GPM_GENERAL_12, 0x100);</a>
<a name="3089"><span class="lineNum">    3089 </span>            :         }</a>
<a name="3090"><span class="lineNum">    3090 </span>            : #endif</a>
<a name="3091"><span class="lineNum">    3091 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3092"><span class="lineNum">    3092 </span>            : </a>
<a name="3093"><span class="lineNum">    3093 </span><span class="lineNoCov">          0 : static int gfx_v9_0_rlc_load_microcode(struct amdgpu_device *adev)</span></a>
<a name="3094"><span class="lineNum">    3094 </span>            : {</a>
<a name="3095"><span class="lineNum">    3095 </span>            :         const struct rlc_firmware_header_v2_0 *hdr;</a>
<a name="3096"><span class="lineNum">    3096 </span>            :         const __le32 *fw_data;</a>
<a name="3097"><span class="lineNum">    3097 </span>            :         unsigned i, fw_size;</a>
<a name="3098"><span class="lineNum">    3098 </span>            : </a>
<a name="3099"><span class="lineNum">    3099 </span><span class="lineNoCov">          0 :         if (!adev-&gt;gfx.rlc_fw)</span></a>
<a name="3100"><span class="lineNum">    3100 </span>            :                 return -EINVAL;</a>
<a name="3101"><span class="lineNum">    3101 </span>            : </a>
<a name="3102"><span class="lineNum">    3102 </span><span class="lineNoCov">          0 :         hdr = (const struct rlc_firmware_header_v2_0 *)adev-&gt;gfx.rlc_fw-&gt;data;</span></a>
<a name="3103"><span class="lineNum">    3103 </span><span class="lineNoCov">          0 :         amdgpu_ucode_print_rlc_hdr(&amp;hdr-&gt;header);</span></a>
<a name="3104"><span class="lineNum">    3104 </span>            : </a>
<a name="3105"><span class="lineNum">    3105 </span><span class="lineNoCov">          0 :         fw_data = (const __le32 *)(adev-&gt;gfx.rlc_fw-&gt;data +</span></a>
<a name="3106"><span class="lineNum">    3106 </span><span class="lineNoCov">          0 :                            le32_to_cpu(hdr-&gt;header.ucode_array_offset_bytes));</span></a>
<a name="3107"><span class="lineNum">    3107 </span><span class="lineNoCov">          0 :         fw_size = le32_to_cpu(hdr-&gt;header.ucode_size_bytes) / 4;</span></a>
<a name="3108"><span class="lineNum">    3108 </span>            : </a>
<a name="3109"><span class="lineNum">    3109 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmRLC_GPM_UCODE_ADDR,</span></a>
<a name="3110"><span class="lineNum">    3110 </span>            :                         RLCG_UCODE_LOADING_START_ADDRESS);</a>
<a name="3111"><span class="lineNum">    3111 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; fw_size; i++)</span></a>
<a name="3112"><span class="lineNum">    3112 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(GC, 0, mmRLC_GPM_UCODE_DATA, le32_to_cpup(fw_data++));</span></a>
<a name="3113"><span class="lineNum">    3113 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmRLC_GPM_UCODE_ADDR, adev-&gt;gfx.rlc_fw_version);</span></a>
<a name="3114"><span class="lineNum">    3114 </span>            : </a>
<a name="3115"><span class="lineNum">    3115 </span>            :         return 0;</a>
<a name="3116"><span class="lineNum">    3116 </span>            : }</a>
<a name="3117"><span class="lineNum">    3117 </span>            : </a>
<a name="3118"><span class="lineNum">    3118 </span><span class="lineNoCov">          0 : static int gfx_v9_0_rlc_resume(struct amdgpu_device *adev)</span></a>
<a name="3119"><span class="lineNum">    3119 </span>            : {</a>
<a name="3120"><span class="lineNum">    3120 </span>            :         int r;</a>
<a name="3121"><span class="lineNum">    3121 </span>            : </a>
<a name="3122"><span class="lineNum">    3122 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev)) {</span></a>
<a name="3123"><span class="lineNum">    3123 </span><span class="lineNoCov">          0 :                 gfx_v9_0_init_csb(adev);</span></a>
<a name="3124"><span class="lineNum">    3124 </span><span class="lineNoCov">          0 :                 return 0;</span></a>
<a name="3125"><span class="lineNum">    3125 </span>            :         }</a>
<a name="3126"><span class="lineNum">    3126 </span>            : </a>
<a name="3127"><span class="lineNum">    3127 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.rlc.funcs-&gt;stop(adev);</span></a>
<a name="3128"><span class="lineNum">    3128 </span>            : </a>
<a name="3129"><span class="lineNum">    3129 </span>            :         /* disable CG */</a>
<a name="3130"><span class="lineNum">    3130 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL, 0);</span></a>
<a name="3131"><span class="lineNum">    3131 </span>            : </a>
<a name="3132"><span class="lineNum">    3132 </span><span class="lineNoCov">          0 :         gfx_v9_0_init_pg(adev);</span></a>
<a name="3133"><span class="lineNum">    3133 </span>            : </a>
<a name="3134"><span class="lineNum">    3134 </span><span class="lineNoCov">          0 :         if (adev-&gt;firmware.load_type != AMDGPU_FW_LOAD_PSP) {</span></a>
<a name="3135"><span class="lineNum">    3135 </span>            :                 /* legacy rlc firmware loading */</a>
<a name="3136"><span class="lineNum">    3136 </span><span class="lineNoCov">          0 :                 r = gfx_v9_0_rlc_load_microcode(adev);</span></a>
<a name="3137"><span class="lineNum">    3137 </span><span class="lineNoCov">          0 :                 if (r)</span></a>
<a name="3138"><span class="lineNum">    3138 </span>            :                         return r;</a>
<a name="3139"><span class="lineNum">    3139 </span>            :         }</a>
<a name="3140"><span class="lineNum">    3140 </span>            : </a>
<a name="3141"><span class="lineNum">    3141 </span><span class="lineNoCov">          0 :         switch (adev-&gt;ip_versions[GC_HWIP][0]) {</span></a>
<a name="3142"><span class="lineNum">    3142 </span>            :         case IP_VERSION(9, 2, 2):</a>
<a name="3143"><span class="lineNum">    3143 </span>            :         case IP_VERSION(9, 1, 0):</a>
<a name="3144"><span class="lineNum">    3144 </span><span class="lineNoCov">          0 :                 if (amdgpu_lbpw == 0)</span></a>
<a name="3145"><span class="lineNum">    3145 </span><span class="lineNoCov">          0 :                         gfx_v9_0_enable_lbpw(adev, false);</span></a>
<a name="3146"><span class="lineNum">    3146 </span>            :                 else</a>
<a name="3147"><span class="lineNum">    3147 </span><span class="lineNoCov">          0 :                         gfx_v9_0_enable_lbpw(adev, true);</span></a>
<a name="3148"><span class="lineNum">    3148 </span>            :                 break;</a>
<a name="3149"><span class="lineNum">    3149 </span>            :         case IP_VERSION(9, 4, 0):</a>
<a name="3150"><span class="lineNum">    3150 </span><span class="lineNoCov">          0 :                 if (amdgpu_lbpw &gt; 0)</span></a>
<a name="3151"><span class="lineNum">    3151 </span><span class="lineNoCov">          0 :                         gfx_v9_0_enable_lbpw(adev, true);</span></a>
<a name="3152"><span class="lineNum">    3152 </span>            :                 else</a>
<a name="3153"><span class="lineNum">    3153 </span><span class="lineNoCov">          0 :                         gfx_v9_0_enable_lbpw(adev, false);</span></a>
<a name="3154"><span class="lineNum">    3154 </span>            :                 break;</a>
<a name="3155"><span class="lineNum">    3155 </span>            :         default:</a>
<a name="3156"><span class="lineNum">    3156 </span>            :                 break;</a>
<a name="3157"><span class="lineNum">    3157 </span>            :         }</a>
<a name="3158"><span class="lineNum">    3158 </span>            : </a>
<a name="3159"><span class="lineNum">    3159 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.rlc.funcs-&gt;start(adev);</span></a>
<a name="3160"><span class="lineNum">    3160 </span>            : </a>
<a name="3161"><span class="lineNum">    3161 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3162"><span class="lineNum">    3162 </span>            : }</a>
<a name="3163"><span class="lineNum">    3163 </span>            : </a>
<a name="3164"><span class="lineNum">    3164 </span><span class="lineNoCov">          0 : static void gfx_v9_0_cp_gfx_enable(struct amdgpu_device *adev, bool enable)</span></a>
<a name="3165"><span class="lineNum">    3165 </span>            : {</a>
<a name="3166"><span class="lineNum">    3166 </span><span class="lineNoCov">          0 :         u32 tmp = RREG32_SOC15(GC, 0, mmCP_ME_CNTL);</span></a>
<a name="3167"><span class="lineNum">    3167 </span>            : </a>
<a name="3168"><span class="lineNum">    3168 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, CP_ME_CNTL, ME_HALT, enable ? 0 : 1);</span></a>
<a name="3169"><span class="lineNum">    3169 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, CP_ME_CNTL, PFP_HALT, enable ? 0 : 1);</span></a>
<a name="3170"><span class="lineNum">    3170 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, CP_ME_CNTL, CE_HALT, enable ? 0 : 1);</span></a>
<a name="3171"><span class="lineNum">    3171 </span><span class="lineNoCov">          0 :         WREG32_SOC15_RLC(GC, 0, mmCP_ME_CNTL, tmp);</span></a>
<a name="3172"><span class="lineNum">    3172 </span><span class="lineNoCov">          0 :         udelay(50);</span></a>
<a name="3173"><span class="lineNum">    3173 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3174"><span class="lineNum">    3174 </span>            : </a>
<a name="3175"><span class="lineNum">    3175 </span><span class="lineNoCov">          0 : static int gfx_v9_0_cp_gfx_load_microcode(struct amdgpu_device *adev)</span></a>
<a name="3176"><span class="lineNum">    3176 </span>            : {</a>
<a name="3177"><span class="lineNum">    3177 </span>            :         const struct gfx_firmware_header_v1_0 *pfp_hdr;</a>
<a name="3178"><span class="lineNum">    3178 </span>            :         const struct gfx_firmware_header_v1_0 *ce_hdr;</a>
<a name="3179"><span class="lineNum">    3179 </span>            :         const struct gfx_firmware_header_v1_0 *me_hdr;</a>
<a name="3180"><span class="lineNum">    3180 </span>            :         const __le32 *fw_data;</a>
<a name="3181"><span class="lineNum">    3181 </span>            :         unsigned i, fw_size;</a>
<a name="3182"><span class="lineNum">    3182 </span>            : </a>
<a name="3183"><span class="lineNum">    3183 </span><span class="lineNoCov">          0 :         if (!adev-&gt;gfx.me_fw || !adev-&gt;gfx.pfp_fw || !adev-&gt;gfx.ce_fw)</span></a>
<a name="3184"><span class="lineNum">    3184 </span>            :                 return -EINVAL;</a>
<a name="3185"><span class="lineNum">    3185 </span>            : </a>
<a name="3186"><span class="lineNum">    3186 </span><span class="lineNoCov">          0 :         pfp_hdr = (const struct gfx_firmware_header_v1_0 *)</span></a>
<a name="3187"><span class="lineNum">    3187 </span>            :                 adev-&gt;gfx.pfp_fw-&gt;data;</a>
<a name="3188"><span class="lineNum">    3188 </span><span class="lineNoCov">          0 :         ce_hdr = (const struct gfx_firmware_header_v1_0 *)</span></a>
<a name="3189"><span class="lineNum">    3189 </span>            :                 adev-&gt;gfx.ce_fw-&gt;data;</a>
<a name="3190"><span class="lineNum">    3190 </span><span class="lineNoCov">          0 :         me_hdr = (const struct gfx_firmware_header_v1_0 *)</span></a>
<a name="3191"><span class="lineNum">    3191 </span>            :                 adev-&gt;gfx.me_fw-&gt;data;</a>
<a name="3192"><span class="lineNum">    3192 </span>            : </a>
<a name="3193"><span class="lineNum">    3193 </span><span class="lineNoCov">          0 :         amdgpu_ucode_print_gfx_hdr(&amp;pfp_hdr-&gt;header);</span></a>
<a name="3194"><span class="lineNum">    3194 </span><span class="lineNoCov">          0 :         amdgpu_ucode_print_gfx_hdr(&amp;ce_hdr-&gt;header);</span></a>
<a name="3195"><span class="lineNum">    3195 </span><span class="lineNoCov">          0 :         amdgpu_ucode_print_gfx_hdr(&amp;me_hdr-&gt;header);</span></a>
<a name="3196"><span class="lineNum">    3196 </span>            : </a>
<a name="3197"><span class="lineNum">    3197 </span><span class="lineNoCov">          0 :         gfx_v9_0_cp_gfx_enable(adev, false);</span></a>
<a name="3198"><span class="lineNum">    3198 </span>            : </a>
<a name="3199"><span class="lineNum">    3199 </span>            :         /* PFP */</a>
<a name="3200"><span class="lineNum">    3200 </span><span class="lineNoCov">          0 :         fw_data = (const __le32 *)</span></a>
<a name="3201"><span class="lineNum">    3201 </span><span class="lineNoCov">          0 :                 (adev-&gt;gfx.pfp_fw-&gt;data +</span></a>
<a name="3202"><span class="lineNum">    3202 </span><span class="lineNoCov">          0 :                  le32_to_cpu(pfp_hdr-&gt;header.ucode_array_offset_bytes));</span></a>
<a name="3203"><span class="lineNum">    3203 </span><span class="lineNoCov">          0 :         fw_size = le32_to_cpu(pfp_hdr-&gt;header.ucode_size_bytes) / 4;</span></a>
<a name="3204"><span class="lineNum">    3204 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmCP_PFP_UCODE_ADDR, 0);</span></a>
<a name="3205"><span class="lineNum">    3205 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; fw_size; i++)</span></a>
<a name="3206"><span class="lineNum">    3206 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(GC, 0, mmCP_PFP_UCODE_DATA, le32_to_cpup(fw_data++));</span></a>
<a name="3207"><span class="lineNum">    3207 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmCP_PFP_UCODE_ADDR, adev-&gt;gfx.pfp_fw_version);</span></a>
<a name="3208"><span class="lineNum">    3208 </span>            : </a>
<a name="3209"><span class="lineNum">    3209 </span>            :         /* CE */</a>
<a name="3210"><span class="lineNum">    3210 </span><span class="lineNoCov">          0 :         fw_data = (const __le32 *)</span></a>
<a name="3211"><span class="lineNum">    3211 </span><span class="lineNoCov">          0 :                 (adev-&gt;gfx.ce_fw-&gt;data +</span></a>
<a name="3212"><span class="lineNum">    3212 </span><span class="lineNoCov">          0 :                  le32_to_cpu(ce_hdr-&gt;header.ucode_array_offset_bytes));</span></a>
<a name="3213"><span class="lineNum">    3213 </span><span class="lineNoCov">          0 :         fw_size = le32_to_cpu(ce_hdr-&gt;header.ucode_size_bytes) / 4;</span></a>
<a name="3214"><span class="lineNum">    3214 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmCP_CE_UCODE_ADDR, 0);</span></a>
<a name="3215"><span class="lineNum">    3215 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; fw_size; i++)</span></a>
<a name="3216"><span class="lineNum">    3216 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(GC, 0, mmCP_CE_UCODE_DATA, le32_to_cpup(fw_data++));</span></a>
<a name="3217"><span class="lineNum">    3217 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmCP_CE_UCODE_ADDR, adev-&gt;gfx.ce_fw_version);</span></a>
<a name="3218"><span class="lineNum">    3218 </span>            : </a>
<a name="3219"><span class="lineNum">    3219 </span>            :         /* ME */</a>
<a name="3220"><span class="lineNum">    3220 </span><span class="lineNoCov">          0 :         fw_data = (const __le32 *)</span></a>
<a name="3221"><span class="lineNum">    3221 </span><span class="lineNoCov">          0 :                 (adev-&gt;gfx.me_fw-&gt;data +</span></a>
<a name="3222"><span class="lineNum">    3222 </span><span class="lineNoCov">          0 :                  le32_to_cpu(me_hdr-&gt;header.ucode_array_offset_bytes));</span></a>
<a name="3223"><span class="lineNum">    3223 </span><span class="lineNoCov">          0 :         fw_size = le32_to_cpu(me_hdr-&gt;header.ucode_size_bytes) / 4;</span></a>
<a name="3224"><span class="lineNum">    3224 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmCP_ME_RAM_WADDR, 0);</span></a>
<a name="3225"><span class="lineNum">    3225 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; fw_size; i++)</span></a>
<a name="3226"><span class="lineNum">    3226 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(GC, 0, mmCP_ME_RAM_DATA, le32_to_cpup(fw_data++));</span></a>
<a name="3227"><span class="lineNum">    3227 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmCP_ME_RAM_WADDR, adev-&gt;gfx.me_fw_version);</span></a>
<a name="3228"><span class="lineNum">    3228 </span>            : </a>
<a name="3229"><span class="lineNum">    3229 </span>            :         return 0;</a>
<a name="3230"><span class="lineNum">    3230 </span>            : }</a>
<a name="3231"><span class="lineNum">    3231 </span>            : </a>
<a name="3232"><span class="lineNum">    3232 </span><span class="lineNoCov">          0 : static int gfx_v9_0_cp_gfx_start(struct amdgpu_device *adev)</span></a>
<a name="3233"><span class="lineNum">    3233 </span>            : {</a>
<a name="3234"><span class="lineNum">    3234 </span><span class="lineNoCov">          0 :         struct amdgpu_ring *ring = &amp;adev-&gt;gfx.gfx_ring[0];</span></a>
<a name="3235"><span class="lineNum">    3235 </span><span class="lineNoCov">          0 :         const struct cs_section_def *sect = NULL;</span></a>
<a name="3236"><span class="lineNum">    3236 </span><span class="lineNoCov">          0 :         const struct cs_extent_def *ext = NULL;</span></a>
<a name="3237"><span class="lineNum">    3237 </span>            :         int r, i, tmp;</a>
<a name="3238"><span class="lineNum">    3238 </span>            : </a>
<a name="3239"><span class="lineNum">    3239 </span>            :         /* init the CP */</a>
<a name="3240"><span class="lineNum">    3240 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmCP_MAX_CONTEXT, adev-&gt;gfx.config.max_hw_contexts - 1);</span></a>
<a name="3241"><span class="lineNum">    3241 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmCP_DEVICE_ID, 1);</span></a>
<a name="3242"><span class="lineNum">    3242 </span>            : </a>
<a name="3243"><span class="lineNum">    3243 </span><span class="lineNoCov">          0 :         gfx_v9_0_cp_gfx_enable(adev, true);</span></a>
<a name="3244"><span class="lineNum">    3244 </span>            : </a>
<a name="3245"><span class="lineNum">    3245 </span><span class="lineNoCov">          0 :         r = amdgpu_ring_alloc(ring, gfx_v9_0_get_csb_size(adev) + 4 + 3);</span></a>
<a name="3246"><span class="lineNum">    3246 </span><span class="lineNoCov">          0 :         if (r) {</span></a>
<a name="3247"><span class="lineNum">    3247 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;amdgpu: cp failed to lock ring (%d).\n&quot;, r);</span></a>
<a name="3248"><span class="lineNum">    3248 </span><span class="lineNoCov">          0 :                 return r;</span></a>
<a name="3249"><span class="lineNum">    3249 </span>            :         }</a>
<a name="3250"><span class="lineNum">    3250 </span>            : </a>
<a name="3251"><span class="lineNum">    3251 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKET3(PACKET3_PREAMBLE_CNTL, 0));</span></a>
<a name="3252"><span class="lineNum">    3252 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKET3_PREAMBLE_BEGIN_CLEAR_STATE);</span></a>
<a name="3253"><span class="lineNum">    3253 </span>            : </a>
<a name="3254"><span class="lineNum">    3254 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKET3(PACKET3_CONTEXT_CONTROL, 1));</span></a>
<a name="3255"><span class="lineNum">    3255 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0x80000000);</span></a>
<a name="3256"><span class="lineNum">    3256 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0x80000000);</span></a>
<a name="3257"><span class="lineNum">    3257 </span>            : </a>
<a name="3258"><span class="lineNum">    3258 </span><span class="lineNoCov">          0 :         for (sect = gfx9_cs_data; sect-&gt;section != NULL; ++sect) {</span></a>
<a name="3259"><span class="lineNum">    3259 </span><span class="lineNoCov">          0 :                 for (ext = sect-&gt;section; ext-&gt;extent != NULL; ++ext) {</span></a>
<a name="3260"><span class="lineNum">    3260 </span><span class="lineNoCov">          0 :                         if (sect-&gt;id == SECT_CONTEXT) {</span></a>
<a name="3261"><span class="lineNum">    3261 </span><span class="lineNoCov">          0 :                                 amdgpu_ring_write(ring,</span></a>
<a name="3262"><span class="lineNum">    3262 </span><span class="lineNoCov">          0 :                                        PACKET3(PACKET3_SET_CONTEXT_REG,</span></a>
<a name="3263"><span class="lineNum">    3263 </span>            :                                                ext-&gt;reg_count));</a>
<a name="3264"><span class="lineNum">    3264 </span><span class="lineNoCov">          0 :                                 amdgpu_ring_write(ring,</span></a>
<a name="3265"><span class="lineNum">    3265 </span><span class="lineNoCov">          0 :                                        ext-&gt;reg_index - PACKET3_SET_CONTEXT_REG_START);</span></a>
<a name="3266"><span class="lineNum">    3266 </span><span class="lineNoCov">          0 :                                 for (i = 0; i &lt; ext-&gt;reg_count; i++)</span></a>
<a name="3267"><span class="lineNum">    3267 </span><span class="lineNoCov">          0 :                                         amdgpu_ring_write(ring, ext-&gt;extent[i]);</span></a>
<a name="3268"><span class="lineNum">    3268 </span>            :                         }</a>
<a name="3269"><span class="lineNum">    3269 </span>            :                 }</a>
<a name="3270"><span class="lineNum">    3270 </span>            :         }</a>
<a name="3271"><span class="lineNum">    3271 </span>            : </a>
<a name="3272"><span class="lineNum">    3272 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKET3(PACKET3_PREAMBLE_CNTL, 0));</span></a>
<a name="3273"><span class="lineNum">    3273 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKET3_PREAMBLE_END_CLEAR_STATE);</span></a>
<a name="3274"><span class="lineNum">    3274 </span>            : </a>
<a name="3275"><span class="lineNum">    3275 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKET3(PACKET3_CLEAR_STATE, 0));</span></a>
<a name="3276"><span class="lineNum">    3276 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0);</span></a>
<a name="3277"><span class="lineNum">    3277 </span>            : </a>
<a name="3278"><span class="lineNum">    3278 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKET3(PACKET3_SET_BASE, 2));</span></a>
<a name="3279"><span class="lineNum">    3279 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKET3_BASE_INDEX(CE_PARTITION_BASE));</span></a>
<a name="3280"><span class="lineNum">    3280 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0x8000);</span></a>
<a name="3281"><span class="lineNum">    3281 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0x8000);</span></a>
<a name="3282"><span class="lineNum">    3282 </span>            : </a>
<a name="3283"><span class="lineNum">    3283 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKET3(PACKET3_SET_UCONFIG_REG,1));</span></a>
<a name="3284"><span class="lineNum">    3284 </span><span class="lineNoCov">          0 :         tmp = (PACKET3_SET_UCONFIG_REG_INDEX_TYPE |</span></a>
<a name="3285"><span class="lineNum">    3285 </span><span class="lineNoCov">          0 :                 (SOC15_REG_OFFSET(GC, 0, mmVGT_INDEX_TYPE) - PACKET3_SET_UCONFIG_REG_START));</span></a>
<a name="3286"><span class="lineNum">    3286 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, tmp);</span></a>
<a name="3287"><span class="lineNum">    3287 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0);</span></a>
<a name="3288"><span class="lineNum">    3288 </span>            : </a>
<a name="3289"><span class="lineNum">    3289 </span><span class="lineNoCov">          0 :         amdgpu_ring_commit(ring);</span></a>
<a name="3290"><span class="lineNum">    3290 </span>            : </a>
<a name="3291"><span class="lineNum">    3291 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3292"><span class="lineNum">    3292 </span>            : }</a>
<a name="3293"><span class="lineNum">    3293 </span>            : </a>
<a name="3294"><span class="lineNum">    3294 </span><span class="lineNoCov">          0 : static int gfx_v9_0_cp_gfx_resume(struct amdgpu_device *adev)</span></a>
<a name="3295"><span class="lineNum">    3295 </span>            : {</a>
<a name="3296"><span class="lineNum">    3296 </span>            :         struct amdgpu_ring *ring;</a>
<a name="3297"><span class="lineNum">    3297 </span>            :         u32 tmp;</a>
<a name="3298"><span class="lineNum">    3298 </span>            :         u32 rb_bufsz;</a>
<a name="3299"><span class="lineNum">    3299 </span>            :         u64 rb_addr, rptr_addr, wptr_gpu_addr;</a>
<a name="3300"><span class="lineNum">    3300 </span>            : </a>
<a name="3301"><span class="lineNum">    3301 </span>            :         /* Set the write pointer delay */</a>
<a name="3302"><span class="lineNum">    3302 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmCP_RB_WPTR_DELAY, 0);</span></a>
<a name="3303"><span class="lineNum">    3303 </span>            : </a>
<a name="3304"><span class="lineNum">    3304 </span>            :         /* set the RB to use vmid 0 */</a>
<a name="3305"><span class="lineNum">    3305 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmCP_RB_VMID, 0);</span></a>
<a name="3306"><span class="lineNum">    3306 </span>            : </a>
<a name="3307"><span class="lineNum">    3307 </span>            :         /* Set ring buffer size */</a>
<a name="3308"><span class="lineNum">    3308 </span><span class="lineNoCov">          0 :         ring = &amp;adev-&gt;gfx.gfx_ring[0];</span></a>
<a name="3309"><span class="lineNum">    3309 </span><span class="lineNoCov">          0 :         rb_bufsz = order_base_2(ring-&gt;ring_size / 8);</span></a>
<a name="3310"><span class="lineNum">    3310 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(0, CP_RB0_CNTL, RB_BUFSZ, rb_bufsz);</span></a>
<a name="3311"><span class="lineNum">    3311 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, CP_RB0_CNTL, RB_BLKSZ, rb_bufsz - 2);</span></a>
<a name="3312"><span class="lineNum">    3312 </span>            : #ifdef __BIG_ENDIAN</a>
<a name="3313"><span class="lineNum">    3313 </span>            :         tmp = REG_SET_FIELD(tmp, CP_RB0_CNTL, BUF_SWAP, 1);</a>
<a name="3314"><span class="lineNum">    3314 </span>            : #endif</a>
<a name="3315"><span class="lineNum">    3315 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmCP_RB0_CNTL, tmp);</span></a>
<a name="3316"><span class="lineNum">    3316 </span>            : </a>
<a name="3317"><span class="lineNum">    3317 </span>            :         /* Initialize the ring buffer's write pointers */</a>
<a name="3318"><span class="lineNum">    3318 </span><span class="lineNoCov">          0 :         ring-&gt;wptr = 0;</span></a>
<a name="3319"><span class="lineNum">    3319 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmCP_RB0_WPTR, lower_32_bits(ring-&gt;wptr));</span></a>
<a name="3320"><span class="lineNum">    3320 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmCP_RB0_WPTR_HI, upper_32_bits(ring-&gt;wptr));</span></a>
<a name="3321"><span class="lineNum">    3321 </span>            : </a>
<a name="3322"><span class="lineNum">    3322 </span>            :         /* set the wb address wether it's enabled or not */</a>
<a name="3323"><span class="lineNum">    3323 </span><span class="lineNoCov">          0 :         rptr_addr = ring-&gt;rptr_gpu_addr;</span></a>
<a name="3324"><span class="lineNum">    3324 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmCP_RB0_RPTR_ADDR, lower_32_bits(rptr_addr));</span></a>
<a name="3325"><span class="lineNum">    3325 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmCP_RB0_RPTR_ADDR_HI, upper_32_bits(rptr_addr) &amp; CP_RB_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK);</span></a>
<a name="3326"><span class="lineNum">    3326 </span>            : </a>
<a name="3327"><span class="lineNum">    3327 </span><span class="lineNoCov">          0 :         wptr_gpu_addr = ring-&gt;wptr_gpu_addr;</span></a>
<a name="3328"><span class="lineNum">    3328 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmCP_RB_WPTR_POLL_ADDR_LO, lower_32_bits(wptr_gpu_addr));</span></a>
<a name="3329"><span class="lineNum">    3329 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmCP_RB_WPTR_POLL_ADDR_HI, upper_32_bits(wptr_gpu_addr));</span></a>
<a name="3330"><span class="lineNum">    3330 </span>            : </a>
<a name="3331"><span class="lineNum">    3331 </span><span class="lineNoCov">          0 :         mdelay(1);</span></a>
<a name="3332"><span class="lineNum">    3332 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmCP_RB0_CNTL, tmp);</span></a>
<a name="3333"><span class="lineNum">    3333 </span>            : </a>
<a name="3334"><span class="lineNum">    3334 </span><span class="lineNoCov">          0 :         rb_addr = ring-&gt;gpu_addr &gt;&gt; 8;</span></a>
<a name="3335"><span class="lineNum">    3335 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmCP_RB0_BASE, rb_addr);</span></a>
<a name="3336"><span class="lineNum">    3336 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmCP_RB0_BASE_HI, upper_32_bits(rb_addr));</span></a>
<a name="3337"><span class="lineNum">    3337 </span>            : </a>
<a name="3338"><span class="lineNum">    3338 </span><span class="lineNoCov">          0 :         tmp = RREG32_SOC15(GC, 0, mmCP_RB_DOORBELL_CONTROL);</span></a>
<a name="3339"><span class="lineNum">    3339 </span><span class="lineNoCov">          0 :         if (ring-&gt;use_doorbell) {</span></a>
<a name="3340"><span class="lineNum">    3340 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, CP_RB_DOORBELL_CONTROL,</span></a>
<a name="3341"><span class="lineNum">    3341 </span>            :                                     DOORBELL_OFFSET, ring-&gt;doorbell_index);</a>
<a name="3342"><span class="lineNum">    3342 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, CP_RB_DOORBELL_CONTROL,</span></a>
<a name="3343"><span class="lineNum">    3343 </span>            :                                     DOORBELL_EN, 1);</a>
<a name="3344"><span class="lineNum">    3344 </span>            :         } else {</a>
<a name="3345"><span class="lineNum">    3345 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, CP_RB_DOORBELL_CONTROL, DOORBELL_EN, 0);</span></a>
<a name="3346"><span class="lineNum">    3346 </span>            :         }</a>
<a name="3347"><span class="lineNum">    3347 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmCP_RB_DOORBELL_CONTROL, tmp);</span></a>
<a name="3348"><span class="lineNum">    3348 </span>            : </a>
<a name="3349"><span class="lineNum">    3349 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(0, CP_RB_DOORBELL_RANGE_LOWER,</span></a>
<a name="3350"><span class="lineNum">    3350 </span>            :                         DOORBELL_RANGE_LOWER, ring-&gt;doorbell_index);</a>
<a name="3351"><span class="lineNum">    3351 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmCP_RB_DOORBELL_RANGE_LOWER, tmp);</span></a>
<a name="3352"><span class="lineNum">    3352 </span>            : </a>
<a name="3353"><span class="lineNum">    3353 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmCP_RB_DOORBELL_RANGE_UPPER,</span></a>
<a name="3354"><span class="lineNum">    3354 </span>            :                        CP_RB_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER_MASK);</a>
<a name="3355"><span class="lineNum">    3355 </span>            : </a>
<a name="3356"><span class="lineNum">    3356 </span>            : </a>
<a name="3357"><span class="lineNum">    3357 </span>            :         /* start the ring */</a>
<a name="3358"><span class="lineNum">    3358 </span><span class="lineNoCov">          0 :         gfx_v9_0_cp_gfx_start(adev);</span></a>
<a name="3359"><span class="lineNum">    3359 </span><span class="lineNoCov">          0 :         ring-&gt;sched.ready = true;</span></a>
<a name="3360"><span class="lineNum">    3360 </span>            : </a>
<a name="3361"><span class="lineNum">    3361 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3362"><span class="lineNum">    3362 </span>            : }</a>
<a name="3363"><span class="lineNum">    3363 </span>            : </a>
<a name="3364"><span class="lineNum">    3364 </span><span class="lineNoCov">          0 : static void gfx_v9_0_cp_compute_enable(struct amdgpu_device *adev, bool enable)</span></a>
<a name="3365"><span class="lineNum">    3365 </span>            : {</a>
<a name="3366"><span class="lineNum">    3366 </span><span class="lineNoCov">          0 :         if (enable) {</span></a>
<a name="3367"><span class="lineNum">    3367 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_RLC(GC, 0, mmCP_MEC_CNTL, 0);</span></a>
<a name="3368"><span class="lineNum">    3368 </span>            :         } else {</a>
<a name="3369"><span class="lineNum">    3369 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_RLC(GC, 0, mmCP_MEC_CNTL,</span></a>
<a name="3370"><span class="lineNum">    3370 </span>            :                         (CP_MEC_CNTL__MEC_ME1_HALT_MASK | CP_MEC_CNTL__MEC_ME2_HALT_MASK));</a>
<a name="3371"><span class="lineNum">    3371 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.kiq.ring.sched.ready = false;</span></a>
<a name="3372"><span class="lineNum">    3372 </span>            :         }</a>
<a name="3373"><span class="lineNum">    3373 </span><span class="lineNoCov">          0 :         udelay(50);</span></a>
<a name="3374"><span class="lineNum">    3374 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3375"><span class="lineNum">    3375 </span>            : </a>
<a name="3376"><span class="lineNum">    3376 </span><span class="lineNoCov">          0 : static int gfx_v9_0_cp_compute_load_microcode(struct amdgpu_device *adev)</span></a>
<a name="3377"><span class="lineNum">    3377 </span>            : {</a>
<a name="3378"><span class="lineNum">    3378 </span>            :         const struct gfx_firmware_header_v1_0 *mec_hdr;</a>
<a name="3379"><span class="lineNum">    3379 </span>            :         const __le32 *fw_data;</a>
<a name="3380"><span class="lineNum">    3380 </span>            :         unsigned i;</a>
<a name="3381"><span class="lineNum">    3381 </span>            :         u32 tmp;</a>
<a name="3382"><span class="lineNum">    3382 </span>            : </a>
<a name="3383"><span class="lineNum">    3383 </span><span class="lineNoCov">          0 :         if (!adev-&gt;gfx.mec_fw)</span></a>
<a name="3384"><span class="lineNum">    3384 </span>            :                 return -EINVAL;</a>
<a name="3385"><span class="lineNum">    3385 </span>            : </a>
<a name="3386"><span class="lineNum">    3386 </span><span class="lineNoCov">          0 :         gfx_v9_0_cp_compute_enable(adev, false);</span></a>
<a name="3387"><span class="lineNum">    3387 </span>            : </a>
<a name="3388"><span class="lineNum">    3388 </span><span class="lineNoCov">          0 :         mec_hdr = (const struct gfx_firmware_header_v1_0 *)adev-&gt;gfx.mec_fw-&gt;data;</span></a>
<a name="3389"><span class="lineNum">    3389 </span><span class="lineNoCov">          0 :         amdgpu_ucode_print_gfx_hdr(&amp;mec_hdr-&gt;header);</span></a>
<a name="3390"><span class="lineNum">    3390 </span>            : </a>
<a name="3391"><span class="lineNum">    3391 </span><span class="lineNoCov">          0 :         fw_data = (const __le32 *)</span></a>
<a name="3392"><span class="lineNum">    3392 </span><span class="lineNoCov">          0 :                 (adev-&gt;gfx.mec_fw-&gt;data +</span></a>
<a name="3393"><span class="lineNum">    3393 </span><span class="lineNoCov">          0 :                  le32_to_cpu(mec_hdr-&gt;header.ucode_array_offset_bytes));</span></a>
<a name="3394"><span class="lineNum">    3394 </span><span class="lineNoCov">          0 :         tmp = 0;</span></a>
<a name="3395"><span class="lineNum">    3395 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, CP_CPC_IC_BASE_CNTL, VMID, 0);</span></a>
<a name="3396"><span class="lineNum">    3396 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, CP_CPC_IC_BASE_CNTL, CACHE_POLICY, 0);</span></a>
<a name="3397"><span class="lineNum">    3397 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmCP_CPC_IC_BASE_CNTL, tmp);</span></a>
<a name="3398"><span class="lineNum">    3398 </span>            : </a>
<a name="3399"><span class="lineNum">    3399 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmCP_CPC_IC_BASE_LO,</span></a>
<a name="3400"><span class="lineNum">    3400 </span>            :                 adev-&gt;gfx.mec.mec_fw_gpu_addr &amp; 0xFFFFF000);</a>
<a name="3401"><span class="lineNum">    3401 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmCP_CPC_IC_BASE_HI,</span></a>
<a name="3402"><span class="lineNum">    3402 </span>            :                 upper_32_bits(adev-&gt;gfx.mec.mec_fw_gpu_addr));</a>
<a name="3403"><span class="lineNum">    3403 </span>            : </a>
<a name="3404"><span class="lineNum">    3404 </span>            :         /* MEC1 */</a>
<a name="3405"><span class="lineNum">    3405 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmCP_MEC_ME1_UCODE_ADDR,</span></a>
<a name="3406"><span class="lineNum">    3406 </span>            :                          mec_hdr-&gt;jt_offset);</a>
<a name="3407"><span class="lineNum">    3407 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; mec_hdr-&gt;jt_size; i++)</span></a>
<a name="3408"><span class="lineNum">    3408 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(GC, 0, mmCP_MEC_ME1_UCODE_DATA,</span></a>
<a name="3409"><span class="lineNum">    3409 </span>            :                         le32_to_cpup(fw_data + mec_hdr-&gt;jt_offset + i));</a>
<a name="3410"><span class="lineNum">    3410 </span>            : </a>
<a name="3411"><span class="lineNum">    3411 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmCP_MEC_ME1_UCODE_ADDR,</span></a>
<a name="3412"><span class="lineNum">    3412 </span>            :                         adev-&gt;gfx.mec_fw_version);</a>
<a name="3413"><span class="lineNum">    3413 </span>            :         /* Todo : Loading MEC2 firmware is only necessary if MEC2 should run different microcode than MEC1. */</a>
<a name="3414"><span class="lineNum">    3414 </span>            : </a>
<a name="3415"><span class="lineNum">    3415 </span>            :         return 0;</a>
<a name="3416"><span class="lineNum">    3416 </span>            : }</a>
<a name="3417"><span class="lineNum">    3417 </span>            : </a>
<a name="3418"><span class="lineNum">    3418 </span>            : /* KIQ functions */</a>
<a name="3419"><span class="lineNum">    3419 </span><span class="lineNoCov">          0 : static void gfx_v9_0_kiq_setting(struct amdgpu_ring *ring)</span></a>
<a name="3420"><span class="lineNum">    3420 </span>            : {</a>
<a name="3421"><span class="lineNum">    3421 </span>            :         uint32_t tmp;</a>
<a name="3422"><span class="lineNum">    3422 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="3423"><span class="lineNum">    3423 </span>            : </a>
<a name="3424"><span class="lineNum">    3424 </span>            :         /* tell RLC which is KIQ queue */</a>
<a name="3425"><span class="lineNum">    3425 </span><span class="lineNoCov">          0 :         tmp = RREG32_SOC15(GC, 0, mmRLC_CP_SCHEDULERS);</span></a>
<a name="3426"><span class="lineNum">    3426 </span><span class="lineNoCov">          0 :         tmp &amp;= 0xffffff00;</span></a>
<a name="3427"><span class="lineNum">    3427 </span><span class="lineNoCov">          0 :         tmp |= (ring-&gt;me &lt;&lt; 5) | (ring-&gt;pipe &lt;&lt; 3) | (ring-&gt;queue);</span></a>
<a name="3428"><span class="lineNum">    3428 </span><span class="lineNoCov">          0 :         WREG32_SOC15_RLC(GC, 0, mmRLC_CP_SCHEDULERS, tmp);</span></a>
<a name="3429"><span class="lineNum">    3429 </span><span class="lineNoCov">          0 :         tmp |= 0x80;</span></a>
<a name="3430"><span class="lineNum">    3430 </span><span class="lineNoCov">          0 :         WREG32_SOC15_RLC(GC, 0, mmRLC_CP_SCHEDULERS, tmp);</span></a>
<a name="3431"><span class="lineNum">    3431 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3432"><span class="lineNum">    3432 </span>            : </a>
<a name="3433"><span class="lineNum">    3433 </span>            : static void gfx_v9_0_mqd_set_priority(struct amdgpu_ring *ring, struct v9_mqd *mqd)</a>
<a name="3434"><span class="lineNum">    3434 </span>            : {</a>
<a name="3435"><span class="lineNum">    3435 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="3436"><span class="lineNum">    3436 </span>            : </a>
<a name="3437"><span class="lineNum">    3437 </span><span class="lineNoCov">          0 :         if (ring-&gt;funcs-&gt;type == AMDGPU_RING_TYPE_COMPUTE) {</span></a>
<a name="3438"><span class="lineNum">    3438 </span><span class="lineNoCov">          0 :                 if (amdgpu_gfx_is_high_priority_compute_queue(adev, ring)) {</span></a>
<a name="3439"><span class="lineNum">    3439 </span><span class="lineNoCov">          0 :                         mqd-&gt;cp_hqd_pipe_priority = AMDGPU_GFX_PIPE_PRIO_HIGH;</span></a>
<a name="3440"><span class="lineNum">    3440 </span><span class="lineNoCov">          0 :                         mqd-&gt;cp_hqd_queue_priority =</span></a>
<a name="3441"><span class="lineNum">    3441 </span>            :                                 AMDGPU_GFX_QUEUE_PRIORITY_MAXIMUM;</a>
<a name="3442"><span class="lineNum">    3442 </span>            :                 }</a>
<a name="3443"><span class="lineNum">    3443 </span>            :         }</a>
<a name="3444"><span class="lineNum">    3444 </span>            : }</a>
<a name="3445"><span class="lineNum">    3445 </span>            : </a>
<a name="3446"><span class="lineNum">    3446 </span><span class="lineNoCov">          0 : static int gfx_v9_0_mqd_init(struct amdgpu_ring *ring)</span></a>
<a name="3447"><span class="lineNum">    3447 </span>            : {</a>
<a name="3448"><span class="lineNum">    3448 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="3449"><span class="lineNum">    3449 </span><span class="lineNoCov">          0 :         struct v9_mqd *mqd = ring-&gt;mqd_ptr;</span></a>
<a name="3450"><span class="lineNum">    3450 </span>            :         uint64_t hqd_gpu_addr, wb_gpu_addr, eop_base_addr;</a>
<a name="3451"><span class="lineNum">    3451 </span>            :         uint32_t tmp;</a>
<a name="3452"><span class="lineNum">    3452 </span>            : </a>
<a name="3453"><span class="lineNum">    3453 </span><span class="lineNoCov">          0 :         mqd-&gt;header = 0xC0310800;</span></a>
<a name="3454"><span class="lineNum">    3454 </span><span class="lineNoCov">          0 :         mqd-&gt;compute_pipelinestat_enable = 0x00000001;</span></a>
<a name="3455"><span class="lineNum">    3455 </span><span class="lineNoCov">          0 :         mqd-&gt;compute_static_thread_mgmt_se0 = 0xffffffff;</span></a>
<a name="3456"><span class="lineNum">    3456 </span><span class="lineNoCov">          0 :         mqd-&gt;compute_static_thread_mgmt_se1 = 0xffffffff;</span></a>
<a name="3457"><span class="lineNum">    3457 </span><span class="lineNoCov">          0 :         mqd-&gt;compute_static_thread_mgmt_se2 = 0xffffffff;</span></a>
<a name="3458"><span class="lineNum">    3458 </span><span class="lineNoCov">          0 :         mqd-&gt;compute_static_thread_mgmt_se3 = 0xffffffff;</span></a>
<a name="3459"><span class="lineNum">    3459 </span><span class="lineNoCov">          0 :         mqd-&gt;compute_static_thread_mgmt_se4 = 0xffffffff;</span></a>
<a name="3460"><span class="lineNum">    3460 </span><span class="lineNoCov">          0 :         mqd-&gt;compute_static_thread_mgmt_se5 = 0xffffffff;</span></a>
<a name="3461"><span class="lineNum">    3461 </span><span class="lineNoCov">          0 :         mqd-&gt;compute_static_thread_mgmt_se6 = 0xffffffff;</span></a>
<a name="3462"><span class="lineNum">    3462 </span><span class="lineNoCov">          0 :         mqd-&gt;compute_static_thread_mgmt_se7 = 0xffffffff;</span></a>
<a name="3463"><span class="lineNum">    3463 </span><span class="lineNoCov">          0 :         mqd-&gt;compute_misc_reserved = 0x00000003;</span></a>
<a name="3464"><span class="lineNum">    3464 </span>            : </a>
<a name="3465"><span class="lineNum">    3465 </span><span class="lineNoCov">          0 :         mqd-&gt;dynamic_cu_mask_addr_lo =</span></a>
<a name="3466"><span class="lineNum">    3466 </span><span class="lineNoCov">          0 :                 lower_32_bits(ring-&gt;mqd_gpu_addr</span></a>
<a name="3467"><span class="lineNum">    3467 </span>            :                               + offsetof(struct v9_mqd_allocation, dynamic_cu_mask));</a>
<a name="3468"><span class="lineNum">    3468 </span><span class="lineNoCov">          0 :         mqd-&gt;dynamic_cu_mask_addr_hi =</span></a>
<a name="3469"><span class="lineNum">    3469 </span><span class="lineNoCov">          0 :                 upper_32_bits(ring-&gt;mqd_gpu_addr</span></a>
<a name="3470"><span class="lineNum">    3470 </span>            :                               + offsetof(struct v9_mqd_allocation, dynamic_cu_mask));</a>
<a name="3471"><span class="lineNum">    3471 </span>            : </a>
<a name="3472"><span class="lineNum">    3472 </span><span class="lineNoCov">          0 :         eop_base_addr = ring-&gt;eop_gpu_addr &gt;&gt; 8;</span></a>
<a name="3473"><span class="lineNum">    3473 </span><span class="lineNoCov">          0 :         mqd-&gt;cp_hqd_eop_base_addr_lo = eop_base_addr;</span></a>
<a name="3474"><span class="lineNum">    3474 </span><span class="lineNoCov">          0 :         mqd-&gt;cp_hqd_eop_base_addr_hi = upper_32_bits(eop_base_addr);</span></a>
<a name="3475"><span class="lineNum">    3475 </span>            : </a>
<a name="3476"><span class="lineNum">    3476 </span>            :         /* set the EOP size, register value is 2^(EOP_SIZE+1) dwords */</a>
<a name="3477"><span class="lineNum">    3477 </span><span class="lineNoCov">          0 :         tmp = RREG32_SOC15(GC, 0, mmCP_HQD_EOP_CONTROL);</span></a>
<a name="3478"><span class="lineNum">    3478 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, CP_HQD_EOP_CONTROL, EOP_SIZE,</span></a>
<a name="3479"><span class="lineNum">    3479 </span>            :                         (order_base_2(GFX9_MEC_HPD_SIZE / 4) - 1));</a>
<a name="3480"><span class="lineNum">    3480 </span>            : </a>
<a name="3481"><span class="lineNum">    3481 </span><span class="lineNoCov">          0 :         mqd-&gt;cp_hqd_eop_control = tmp;</span></a>
<a name="3482"><span class="lineNum">    3482 </span>            : </a>
<a name="3483"><span class="lineNum">    3483 </span>            :         /* enable doorbell? */</a>
<a name="3484"><span class="lineNum">    3484 </span><span class="lineNoCov">          0 :         tmp = RREG32_SOC15(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL);</span></a>
<a name="3485"><span class="lineNum">    3485 </span>            : </a>
<a name="3486"><span class="lineNum">    3486 </span><span class="lineNoCov">          0 :         if (ring-&gt;use_doorbell) {</span></a>
<a name="3487"><span class="lineNum">    3487 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL,</span></a>
<a name="3488"><span class="lineNum">    3488 </span>            :                                     DOORBELL_OFFSET, ring-&gt;doorbell_index);</a>
<a name="3489"><span class="lineNum">    3489 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL,</span></a>
<a name="3490"><span class="lineNum">    3490 </span>            :                                     DOORBELL_EN, 1);</a>
<a name="3491"><span class="lineNum">    3491 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL,</span></a>
<a name="3492"><span class="lineNum">    3492 </span>            :                                     DOORBELL_SOURCE, 0);</a>
<a name="3493"><span class="lineNum">    3493 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL,</span></a>
<a name="3494"><span class="lineNum">    3494 </span>            :                                     DOORBELL_HIT, 0);</a>
<a name="3495"><span class="lineNum">    3495 </span>            :         } else {</a>
<a name="3496"><span class="lineNum">    3496 </span><span class="lineNoCov">          0 :                 tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL,</span></a>
<a name="3497"><span class="lineNum">    3497 </span>            :                                          DOORBELL_EN, 0);</a>
<a name="3498"><span class="lineNum">    3498 </span>            :         }</a>
<a name="3499"><span class="lineNum">    3499 </span>            : </a>
<a name="3500"><span class="lineNum">    3500 </span><span class="lineNoCov">          0 :         mqd-&gt;cp_hqd_pq_doorbell_control = tmp;</span></a>
<a name="3501"><span class="lineNum">    3501 </span>            : </a>
<a name="3502"><span class="lineNum">    3502 </span>            :         /* disable the queue if it's active */</a>
<a name="3503"><span class="lineNum">    3503 </span><span class="lineNoCov">          0 :         ring-&gt;wptr = 0;</span></a>
<a name="3504"><span class="lineNum">    3504 </span><span class="lineNoCov">          0 :         mqd-&gt;cp_hqd_dequeue_request = 0;</span></a>
<a name="3505"><span class="lineNum">    3505 </span><span class="lineNoCov">          0 :         mqd-&gt;cp_hqd_pq_rptr = 0;</span></a>
<a name="3506"><span class="lineNum">    3506 </span><span class="lineNoCov">          0 :         mqd-&gt;cp_hqd_pq_wptr_lo = 0;</span></a>
<a name="3507"><span class="lineNum">    3507 </span><span class="lineNoCov">          0 :         mqd-&gt;cp_hqd_pq_wptr_hi = 0;</span></a>
<a name="3508"><span class="lineNum">    3508 </span>            : </a>
<a name="3509"><span class="lineNum">    3509 </span>            :         /* set the pointer to the MQD */</a>
<a name="3510"><span class="lineNum">    3510 </span><span class="lineNoCov">          0 :         mqd-&gt;cp_mqd_base_addr_lo = ring-&gt;mqd_gpu_addr &amp; 0xfffffffc;</span></a>
<a name="3511"><span class="lineNum">    3511 </span><span class="lineNoCov">          0 :         mqd-&gt;cp_mqd_base_addr_hi = upper_32_bits(ring-&gt;mqd_gpu_addr);</span></a>
<a name="3512"><span class="lineNum">    3512 </span>            : </a>
<a name="3513"><span class="lineNum">    3513 </span>            :         /* set MQD vmid to 0 */</a>
<a name="3514"><span class="lineNum">    3514 </span><span class="lineNoCov">          0 :         tmp = RREG32_SOC15(GC, 0, mmCP_MQD_CONTROL);</span></a>
<a name="3515"><span class="lineNum">    3515 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, CP_MQD_CONTROL, VMID, 0);</span></a>
<a name="3516"><span class="lineNum">    3516 </span><span class="lineNoCov">          0 :         mqd-&gt;cp_mqd_control = tmp;</span></a>
<a name="3517"><span class="lineNum">    3517 </span>            : </a>
<a name="3518"><span class="lineNum">    3518 </span>            :         /* set the pointer to the HQD, this is similar CP_RB0_BASE/_HI */</a>
<a name="3519"><span class="lineNum">    3519 </span><span class="lineNoCov">          0 :         hqd_gpu_addr = ring-&gt;gpu_addr &gt;&gt; 8;</span></a>
<a name="3520"><span class="lineNum">    3520 </span><span class="lineNoCov">          0 :         mqd-&gt;cp_hqd_pq_base_lo = hqd_gpu_addr;</span></a>
<a name="3521"><span class="lineNum">    3521 </span><span class="lineNoCov">          0 :         mqd-&gt;cp_hqd_pq_base_hi = upper_32_bits(hqd_gpu_addr);</span></a>
<a name="3522"><span class="lineNum">    3522 </span>            : </a>
<a name="3523"><span class="lineNum">    3523 </span>            :         /* set up the HQD, this is similar to CP_RB0_CNTL */</a>
<a name="3524"><span class="lineNum">    3524 </span><span class="lineNoCov">          0 :         tmp = RREG32_SOC15(GC, 0, mmCP_HQD_PQ_CONTROL);</span></a>
<a name="3525"><span class="lineNum">    3525 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, QUEUE_SIZE,</span></a>
<a name="3526"><span class="lineNum">    3526 </span>            :                             (order_base_2(ring-&gt;ring_size / 4) - 1));</a>
<a name="3527"><span class="lineNum">    3527 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, RPTR_BLOCK_SIZE,</span></a>
<a name="3528"><span class="lineNum">    3528 </span>            :                         (order_base_2(AMDGPU_GPU_PAGE_SIZE / 4) - 1));</a>
<a name="3529"><span class="lineNum">    3529 </span>            : #ifdef __BIG_ENDIAN</a>
<a name="3530"><span class="lineNum">    3530 </span>            :         tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, ENDIAN_SWAP, 1);</a>
<a name="3531"><span class="lineNum">    3531 </span>            : #endif</a>
<a name="3532"><span class="lineNum">    3532 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, UNORD_DISPATCH, 0);</span></a>
<a name="3533"><span class="lineNum">    3533 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, ROQ_PQ_IB_FLIP, 0);</span></a>
<a name="3534"><span class="lineNum">    3534 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, PRIV_STATE, 1);</span></a>
<a name="3535"><span class="lineNum">    3535 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, KMD_QUEUE, 1);</span></a>
<a name="3536"><span class="lineNum">    3536 </span><span class="lineNoCov">          0 :         mqd-&gt;cp_hqd_pq_control = tmp;</span></a>
<a name="3537"><span class="lineNum">    3537 </span>            : </a>
<a name="3538"><span class="lineNum">    3538 </span>            :         /* set the wb address whether it's enabled or not */</a>
<a name="3539"><span class="lineNum">    3539 </span><span class="lineNoCov">          0 :         wb_gpu_addr = ring-&gt;rptr_gpu_addr;</span></a>
<a name="3540"><span class="lineNum">    3540 </span><span class="lineNoCov">          0 :         mqd-&gt;cp_hqd_pq_rptr_report_addr_lo = wb_gpu_addr &amp; 0xfffffffc;</span></a>
<a name="3541"><span class="lineNum">    3541 </span><span class="lineNoCov">          0 :         mqd-&gt;cp_hqd_pq_rptr_report_addr_hi =</span></a>
<a name="3542"><span class="lineNum">    3542 </span><span class="lineNoCov">          0 :                 upper_32_bits(wb_gpu_addr) &amp; 0xffff;</span></a>
<a name="3543"><span class="lineNum">    3543 </span>            : </a>
<a name="3544"><span class="lineNum">    3544 </span>            :         /* only used if CP_PQ_WPTR_POLL_CNTL.CP_PQ_WPTR_POLL_CNTL__EN_MASK=1 */</a>
<a name="3545"><span class="lineNum">    3545 </span><span class="lineNoCov">          0 :         wb_gpu_addr = ring-&gt;wptr_gpu_addr;</span></a>
<a name="3546"><span class="lineNum">    3546 </span><span class="lineNoCov">          0 :         mqd-&gt;cp_hqd_pq_wptr_poll_addr_lo = wb_gpu_addr &amp; 0xfffffffc;</span></a>
<a name="3547"><span class="lineNum">    3547 </span><span class="lineNoCov">          0 :         mqd-&gt;cp_hqd_pq_wptr_poll_addr_hi = upper_32_bits(wb_gpu_addr) &amp; 0xffff;</span></a>
<a name="3548"><span class="lineNum">    3548 </span>            : </a>
<a name="3549"><span class="lineNum">    3549 </span>            :         /* reset read and write pointers, similar to CP_RB0_WPTR/_RPTR */</a>
<a name="3550"><span class="lineNum">    3550 </span><span class="lineNoCov">          0 :         ring-&gt;wptr = 0;</span></a>
<a name="3551"><span class="lineNum">    3551 </span><span class="lineNoCov">          0 :         mqd-&gt;cp_hqd_pq_rptr = RREG32_SOC15(GC, 0, mmCP_HQD_PQ_RPTR);</span></a>
<a name="3552"><span class="lineNum">    3552 </span>            : </a>
<a name="3553"><span class="lineNum">    3553 </span>            :         /* set the vmid for the queue */</a>
<a name="3554"><span class="lineNum">    3554 </span><span class="lineNoCov">          0 :         mqd-&gt;cp_hqd_vmid = 0;</span></a>
<a name="3555"><span class="lineNum">    3555 </span>            : </a>
<a name="3556"><span class="lineNum">    3556 </span><span class="lineNoCov">          0 :         tmp = RREG32_SOC15(GC, 0, mmCP_HQD_PERSISTENT_STATE);</span></a>
<a name="3557"><span class="lineNum">    3557 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, CP_HQD_PERSISTENT_STATE, PRELOAD_SIZE, 0x53);</span></a>
<a name="3558"><span class="lineNum">    3558 </span><span class="lineNoCov">          0 :         mqd-&gt;cp_hqd_persistent_state = tmp;</span></a>
<a name="3559"><span class="lineNum">    3559 </span>            : </a>
<a name="3560"><span class="lineNum">    3560 </span>            :         /* set MIN_IB_AVAIL_SIZE */</a>
<a name="3561"><span class="lineNum">    3561 </span><span class="lineNoCov">          0 :         tmp = RREG32_SOC15(GC, 0, mmCP_HQD_IB_CONTROL);</span></a>
<a name="3562"><span class="lineNum">    3562 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, CP_HQD_IB_CONTROL, MIN_IB_AVAIL_SIZE, 3);</span></a>
<a name="3563"><span class="lineNum">    3563 </span><span class="lineNoCov">          0 :         mqd-&gt;cp_hqd_ib_control = tmp;</span></a>
<a name="3564"><span class="lineNum">    3564 </span>            : </a>
<a name="3565"><span class="lineNum">    3565 </span>            :         /* set static priority for a queue/ring */</a>
<a name="3566"><span class="lineNum">    3566 </span><span class="lineNoCov">          0 :         gfx_v9_0_mqd_set_priority(ring, mqd);</span></a>
<a name="3567"><span class="lineNum">    3567 </span><span class="lineNoCov">          0 :         mqd-&gt;cp_hqd_quantum = RREG32_SOC15(GC, 0, mmCP_HQD_QUANTUM);</span></a>
<a name="3568"><span class="lineNum">    3568 </span>            : </a>
<a name="3569"><span class="lineNum">    3569 </span>            :         /* map_queues packet doesn't need activate the queue,</a>
<a name="3570"><span class="lineNum">    3570 </span>            :          * so only kiq need set this field.</a>
<a name="3571"><span class="lineNum">    3571 </span>            :          */</a>
<a name="3572"><span class="lineNum">    3572 </span><span class="lineNoCov">          0 :         if (ring-&gt;funcs-&gt;type == AMDGPU_RING_TYPE_KIQ)</span></a>
<a name="3573"><span class="lineNum">    3573 </span><span class="lineNoCov">          0 :                 mqd-&gt;cp_hqd_active = 1;</span></a>
<a name="3574"><span class="lineNum">    3574 </span>            : </a>
<a name="3575"><span class="lineNum">    3575 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3576"><span class="lineNum">    3576 </span>            : }</a>
<a name="3577"><span class="lineNum">    3577 </span>            : </a>
<a name="3578"><span class="lineNum">    3578 </span><span class="lineNoCov">          0 : static int gfx_v9_0_kiq_init_register(struct amdgpu_ring *ring)</span></a>
<a name="3579"><span class="lineNum">    3579 </span>            : {</a>
<a name="3580"><span class="lineNum">    3580 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="3581"><span class="lineNum">    3581 </span><span class="lineNoCov">          0 :         struct v9_mqd *mqd = ring-&gt;mqd_ptr;</span></a>
<a name="3582"><span class="lineNum">    3582 </span>            :         int j;</a>
<a name="3583"><span class="lineNum">    3583 </span>            : </a>
<a name="3584"><span class="lineNum">    3584 </span>            :         /* disable wptr polling */</a>
<a name="3585"><span class="lineNum">    3585 </span><span class="lineNoCov">          0 :         WREG32_FIELD15(GC, 0, CP_PQ_WPTR_POLL_CNTL, EN, 0);</span></a>
<a name="3586"><span class="lineNum">    3586 </span>            : </a>
<a name="3587"><span class="lineNum">    3587 </span><span class="lineNoCov">          0 :         WREG32_SOC15_RLC(GC, 0, mmCP_HQD_EOP_BASE_ADDR,</span></a>
<a name="3588"><span class="lineNum">    3588 </span>            :                mqd-&gt;cp_hqd_eop_base_addr_lo);</a>
<a name="3589"><span class="lineNum">    3589 </span><span class="lineNoCov">          0 :         WREG32_SOC15_RLC(GC, 0, mmCP_HQD_EOP_BASE_ADDR_HI,</span></a>
<a name="3590"><span class="lineNum">    3590 </span>            :                mqd-&gt;cp_hqd_eop_base_addr_hi);</a>
<a name="3591"><span class="lineNum">    3591 </span>            : </a>
<a name="3592"><span class="lineNum">    3592 </span>            :         /* set the EOP size, register value is 2^(EOP_SIZE+1) dwords */</a>
<a name="3593"><span class="lineNum">    3593 </span><span class="lineNoCov">          0 :         WREG32_SOC15_RLC(GC, 0, mmCP_HQD_EOP_CONTROL,</span></a>
<a name="3594"><span class="lineNum">    3594 </span>            :                mqd-&gt;cp_hqd_eop_control);</a>
<a name="3595"><span class="lineNum">    3595 </span>            : </a>
<a name="3596"><span class="lineNum">    3596 </span>            :         /* enable doorbell? */</a>
<a name="3597"><span class="lineNum">    3597 </span><span class="lineNoCov">          0 :         WREG32_SOC15_RLC(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL,</span></a>
<a name="3598"><span class="lineNum">    3598 </span>            :                mqd-&gt;cp_hqd_pq_doorbell_control);</a>
<a name="3599"><span class="lineNum">    3599 </span>            : </a>
<a name="3600"><span class="lineNum">    3600 </span>            :         /* disable the queue if it's active */</a>
<a name="3601"><span class="lineNum">    3601 </span><span class="lineNoCov">          0 :         if (RREG32_SOC15(GC, 0, mmCP_HQD_ACTIVE) &amp; 1) {</span></a>
<a name="3602"><span class="lineNum">    3602 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_RLC(GC, 0, mmCP_HQD_DEQUEUE_REQUEST, 1);</span></a>
<a name="3603"><span class="lineNum">    3603 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; adev-&gt;usec_timeout; j++) {</span></a>
<a name="3604"><span class="lineNum">    3604 </span><span class="lineNoCov">          0 :                         if (!(RREG32_SOC15(GC, 0, mmCP_HQD_ACTIVE) &amp; 1))</span></a>
<a name="3605"><span class="lineNum">    3605 </span>            :                                 break;</a>
<a name="3606"><span class="lineNum">    3606 </span><span class="lineNoCov">          0 :                         udelay(1);</span></a>
<a name="3607"><span class="lineNum">    3607 </span>            :                 }</a>
<a name="3608"><span class="lineNum">    3608 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_RLC(GC, 0, mmCP_HQD_DEQUEUE_REQUEST,</span></a>
<a name="3609"><span class="lineNum">    3609 </span>            :                        mqd-&gt;cp_hqd_dequeue_request);</a>
<a name="3610"><span class="lineNum">    3610 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_RLC(GC, 0, mmCP_HQD_PQ_RPTR,</span></a>
<a name="3611"><span class="lineNum">    3611 </span>            :                        mqd-&gt;cp_hqd_pq_rptr);</a>
<a name="3612"><span class="lineNum">    3612 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_RLC(GC, 0, mmCP_HQD_PQ_WPTR_LO,</span></a>
<a name="3613"><span class="lineNum">    3613 </span>            :                        mqd-&gt;cp_hqd_pq_wptr_lo);</a>
<a name="3614"><span class="lineNum">    3614 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_RLC(GC, 0, mmCP_HQD_PQ_WPTR_HI,</span></a>
<a name="3615"><span class="lineNum">    3615 </span>            :                        mqd-&gt;cp_hqd_pq_wptr_hi);</a>
<a name="3616"><span class="lineNum">    3616 </span>            :         }</a>
<a name="3617"><span class="lineNum">    3617 </span>            : </a>
<a name="3618"><span class="lineNum">    3618 </span>            :         /* set the pointer to the MQD */</a>
<a name="3619"><span class="lineNum">    3619 </span><span class="lineNoCov">          0 :         WREG32_SOC15_RLC(GC, 0, mmCP_MQD_BASE_ADDR,</span></a>
<a name="3620"><span class="lineNum">    3620 </span>            :                mqd-&gt;cp_mqd_base_addr_lo);</a>
<a name="3621"><span class="lineNum">    3621 </span><span class="lineNoCov">          0 :         WREG32_SOC15_RLC(GC, 0, mmCP_MQD_BASE_ADDR_HI,</span></a>
<a name="3622"><span class="lineNum">    3622 </span>            :                mqd-&gt;cp_mqd_base_addr_hi);</a>
<a name="3623"><span class="lineNum">    3623 </span>            : </a>
<a name="3624"><span class="lineNum">    3624 </span>            :         /* set MQD vmid to 0 */</a>
<a name="3625"><span class="lineNum">    3625 </span><span class="lineNoCov">          0 :         WREG32_SOC15_RLC(GC, 0, mmCP_MQD_CONTROL,</span></a>
<a name="3626"><span class="lineNum">    3626 </span>            :                mqd-&gt;cp_mqd_control);</a>
<a name="3627"><span class="lineNum">    3627 </span>            : </a>
<a name="3628"><span class="lineNum">    3628 </span>            :         /* set the pointer to the HQD, this is similar CP_RB0_BASE/_HI */</a>
<a name="3629"><span class="lineNum">    3629 </span><span class="lineNoCov">          0 :         WREG32_SOC15_RLC(GC, 0, mmCP_HQD_PQ_BASE,</span></a>
<a name="3630"><span class="lineNum">    3630 </span>            :                mqd-&gt;cp_hqd_pq_base_lo);</a>
<a name="3631"><span class="lineNum">    3631 </span><span class="lineNoCov">          0 :         WREG32_SOC15_RLC(GC, 0, mmCP_HQD_PQ_BASE_HI,</span></a>
<a name="3632"><span class="lineNum">    3632 </span>            :                mqd-&gt;cp_hqd_pq_base_hi);</a>
<a name="3633"><span class="lineNum">    3633 </span>            : </a>
<a name="3634"><span class="lineNum">    3634 </span>            :         /* set up the HQD, this is similar to CP_RB0_CNTL */</a>
<a name="3635"><span class="lineNum">    3635 </span><span class="lineNoCov">          0 :         WREG32_SOC15_RLC(GC, 0, mmCP_HQD_PQ_CONTROL,</span></a>
<a name="3636"><span class="lineNum">    3636 </span>            :                mqd-&gt;cp_hqd_pq_control);</a>
<a name="3637"><span class="lineNum">    3637 </span>            : </a>
<a name="3638"><span class="lineNum">    3638 </span>            :         /* set the wb address whether it's enabled or not */</a>
<a name="3639"><span class="lineNum">    3639 </span><span class="lineNoCov">          0 :         WREG32_SOC15_RLC(GC, 0, mmCP_HQD_PQ_RPTR_REPORT_ADDR,</span></a>
<a name="3640"><span class="lineNum">    3640 </span>            :                                 mqd-&gt;cp_hqd_pq_rptr_report_addr_lo);</a>
<a name="3641"><span class="lineNum">    3641 </span><span class="lineNoCov">          0 :         WREG32_SOC15_RLC(GC, 0, mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI,</span></a>
<a name="3642"><span class="lineNum">    3642 </span>            :                                 mqd-&gt;cp_hqd_pq_rptr_report_addr_hi);</a>
<a name="3643"><span class="lineNum">    3643 </span>            : </a>
<a name="3644"><span class="lineNum">    3644 </span>            :         /* only used if CP_PQ_WPTR_POLL_CNTL.CP_PQ_WPTR_POLL_CNTL__EN_MASK=1 */</a>
<a name="3645"><span class="lineNum">    3645 </span><span class="lineNoCov">          0 :         WREG32_SOC15_RLC(GC, 0, mmCP_HQD_PQ_WPTR_POLL_ADDR,</span></a>
<a name="3646"><span class="lineNum">    3646 </span>            :                mqd-&gt;cp_hqd_pq_wptr_poll_addr_lo);</a>
<a name="3647"><span class="lineNum">    3647 </span><span class="lineNoCov">          0 :         WREG32_SOC15_RLC(GC, 0, mmCP_HQD_PQ_WPTR_POLL_ADDR_HI,</span></a>
<a name="3648"><span class="lineNum">    3648 </span>            :                mqd-&gt;cp_hqd_pq_wptr_poll_addr_hi);</a>
<a name="3649"><span class="lineNum">    3649 </span>            : </a>
<a name="3650"><span class="lineNum">    3650 </span>            :         /* enable the doorbell if requested */</a>
<a name="3651"><span class="lineNum">    3651 </span><span class="lineNoCov">          0 :         if (ring-&gt;use_doorbell) {</span></a>
<a name="3652"><span class="lineNum">    3652 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(GC, 0, mmCP_MEC_DOORBELL_RANGE_LOWER,</span></a>
<a name="3653"><span class="lineNum">    3653 </span>            :                                         (adev-&gt;doorbell_index.kiq * 2) &lt;&lt; 2);</a>
<a name="3654"><span class="lineNum">    3654 </span>            :                 /* If GC has entered CGPG, ringing doorbell &gt; first page</a>
<a name="3655"><span class="lineNum">    3655 </span>            :                  * doesn't wakeup GC. Enlarge CP_MEC_DOORBELL_RANGE_UPPER to</a>
<a name="3656"><span class="lineNum">    3656 </span>            :                  * workaround this issue. And this change has to align with firmware</a>
<a name="3657"><span class="lineNum">    3657 </span>            :                  * update.</a>
<a name="3658"><span class="lineNum">    3658 </span>            :                  */</a>
<a name="3659"><span class="lineNum">    3659 </span><span class="lineNoCov">          0 :                 if (check_if_enlarge_doorbell_range(adev))</span></a>
<a name="3660"><span class="lineNum">    3660 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(GC, 0, mmCP_MEC_DOORBELL_RANGE_UPPER,</span></a>
<a name="3661"><span class="lineNum">    3661 </span>            :                                         (adev-&gt;doorbell.size - 4));</a>
<a name="3662"><span class="lineNum">    3662 </span>            :                 else</a>
<a name="3663"><span class="lineNum">    3663 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(GC, 0, mmCP_MEC_DOORBELL_RANGE_UPPER,</span></a>
<a name="3664"><span class="lineNum">    3664 </span>            :                                         (adev-&gt;doorbell_index.userqueue_end * 2) &lt;&lt; 2);</a>
<a name="3665"><span class="lineNum">    3665 </span>            :         }</a>
<a name="3666"><span class="lineNum">    3666 </span>            : </a>
<a name="3667"><span class="lineNum">    3667 </span><span class="lineNoCov">          0 :         WREG32_SOC15_RLC(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL,</span></a>
<a name="3668"><span class="lineNum">    3668 </span>            :                mqd-&gt;cp_hqd_pq_doorbell_control);</a>
<a name="3669"><span class="lineNum">    3669 </span>            : </a>
<a name="3670"><span class="lineNum">    3670 </span>            :         /* reset read and write pointers, similar to CP_RB0_WPTR/_RPTR */</a>
<a name="3671"><span class="lineNum">    3671 </span><span class="lineNoCov">          0 :         WREG32_SOC15_RLC(GC, 0, mmCP_HQD_PQ_WPTR_LO,</span></a>
<a name="3672"><span class="lineNum">    3672 </span>            :                mqd-&gt;cp_hqd_pq_wptr_lo);</a>
<a name="3673"><span class="lineNum">    3673 </span><span class="lineNoCov">          0 :         WREG32_SOC15_RLC(GC, 0, mmCP_HQD_PQ_WPTR_HI,</span></a>
<a name="3674"><span class="lineNum">    3674 </span>            :                mqd-&gt;cp_hqd_pq_wptr_hi);</a>
<a name="3675"><span class="lineNum">    3675 </span>            : </a>
<a name="3676"><span class="lineNum">    3676 </span>            :         /* set the vmid for the queue */</a>
<a name="3677"><span class="lineNum">    3677 </span><span class="lineNoCov">          0 :         WREG32_SOC15_RLC(GC, 0, mmCP_HQD_VMID, mqd-&gt;cp_hqd_vmid);</span></a>
<a name="3678"><span class="lineNum">    3678 </span>            : </a>
<a name="3679"><span class="lineNum">    3679 </span><span class="lineNoCov">          0 :         WREG32_SOC15_RLC(GC, 0, mmCP_HQD_PERSISTENT_STATE,</span></a>
<a name="3680"><span class="lineNum">    3680 </span>            :                mqd-&gt;cp_hqd_persistent_state);</a>
<a name="3681"><span class="lineNum">    3681 </span>            : </a>
<a name="3682"><span class="lineNum">    3682 </span>            :         /* activate the queue */</a>
<a name="3683"><span class="lineNum">    3683 </span><span class="lineNoCov">          0 :         WREG32_SOC15_RLC(GC, 0, mmCP_HQD_ACTIVE,</span></a>
<a name="3684"><span class="lineNum">    3684 </span>            :                mqd-&gt;cp_hqd_active);</a>
<a name="3685"><span class="lineNum">    3685 </span>            : </a>
<a name="3686"><span class="lineNum">    3686 </span><span class="lineNoCov">          0 :         if (ring-&gt;use_doorbell)</span></a>
<a name="3687"><span class="lineNum">    3687 </span><span class="lineNoCov">          0 :                 WREG32_FIELD15(GC, 0, CP_PQ_STATUS, DOORBELL_ENABLE, 1);</span></a>
<a name="3688"><span class="lineNum">    3688 </span>            : </a>
<a name="3689"><span class="lineNum">    3689 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3690"><span class="lineNum">    3690 </span>            : }</a>
<a name="3691"><span class="lineNum">    3691 </span>            : </a>
<a name="3692"><span class="lineNum">    3692 </span><span class="lineNoCov">          0 : static int gfx_v9_0_kiq_fini_register(struct amdgpu_ring *ring)</span></a>
<a name="3693"><span class="lineNum">    3693 </span>            : {</a>
<a name="3694"><span class="lineNum">    3694 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="3695"><span class="lineNum">    3695 </span>            :         int j;</a>
<a name="3696"><span class="lineNum">    3696 </span>            : </a>
<a name="3697"><span class="lineNum">    3697 </span>            :         /* disable the queue if it's active */</a>
<a name="3698"><span class="lineNum">    3698 </span><span class="lineNoCov">          0 :         if (RREG32_SOC15(GC, 0, mmCP_HQD_ACTIVE) &amp; 1) {</span></a>
<a name="3699"><span class="lineNum">    3699 </span>            : </a>
<a name="3700"><span class="lineNum">    3700 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_RLC(GC, 0, mmCP_HQD_DEQUEUE_REQUEST, 1);</span></a>
<a name="3701"><span class="lineNum">    3701 </span>            : </a>
<a name="3702"><span class="lineNum">    3702 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; adev-&gt;usec_timeout; j++) {</span></a>
<a name="3703"><span class="lineNum">    3703 </span><span class="lineNoCov">          0 :                         if (!(RREG32_SOC15(GC, 0, mmCP_HQD_ACTIVE) &amp; 1))</span></a>
<a name="3704"><span class="lineNum">    3704 </span>            :                                 break;</a>
<a name="3705"><span class="lineNum">    3705 </span><span class="lineNoCov">          0 :                         udelay(1);</span></a>
<a name="3706"><span class="lineNum">    3706 </span>            :                 }</a>
<a name="3707"><span class="lineNum">    3707 </span>            : </a>
<a name="3708"><span class="lineNum">    3708 </span><span class="lineNoCov">          0 :                 if (j == AMDGPU_MAX_USEC_TIMEOUT) {</span></a>
<a name="3709"><span class="lineNum">    3709 </span><span class="lineNoCov">          0 :                         DRM_DEBUG(&quot;KIQ dequeue request failed.\n&quot;);</span></a>
<a name="3710"><span class="lineNum">    3710 </span>            : </a>
<a name="3711"><span class="lineNum">    3711 </span>            :                         /* Manual disable if dequeue request times out */</a>
<a name="3712"><span class="lineNum">    3712 </span><span class="lineNoCov">          0 :                         WREG32_SOC15_RLC(GC, 0, mmCP_HQD_ACTIVE, 0);</span></a>
<a name="3713"><span class="lineNum">    3713 </span>            :                 }</a>
<a name="3714"><span class="lineNum">    3714 </span>            : </a>
<a name="3715"><span class="lineNum">    3715 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_RLC(GC, 0, mmCP_HQD_DEQUEUE_REQUEST,</span></a>
<a name="3716"><span class="lineNum">    3716 </span>            :                       0);</a>
<a name="3717"><span class="lineNum">    3717 </span>            :         }</a>
<a name="3718"><span class="lineNum">    3718 </span>            : </a>
<a name="3719"><span class="lineNum">    3719 </span><span class="lineNoCov">          0 :         WREG32_SOC15_RLC(GC, 0, mmCP_HQD_IQ_TIMER, 0);</span></a>
<a name="3720"><span class="lineNum">    3720 </span><span class="lineNoCov">          0 :         WREG32_SOC15_RLC(GC, 0, mmCP_HQD_IB_CONTROL, 0);</span></a>
<a name="3721"><span class="lineNum">    3721 </span><span class="lineNoCov">          0 :         WREG32_SOC15_RLC(GC, 0, mmCP_HQD_PERSISTENT_STATE, 0);</span></a>
<a name="3722"><span class="lineNum">    3722 </span><span class="lineNoCov">          0 :         WREG32_SOC15_RLC(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL, 0x40000000);</span></a>
<a name="3723"><span class="lineNum">    3723 </span><span class="lineNoCov">          0 :         WREG32_SOC15_RLC(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL, 0);</span></a>
<a name="3724"><span class="lineNum">    3724 </span><span class="lineNoCov">          0 :         WREG32_SOC15_RLC(GC, 0, mmCP_HQD_PQ_RPTR, 0);</span></a>
<a name="3725"><span class="lineNum">    3725 </span><span class="lineNoCov">          0 :         WREG32_SOC15_RLC(GC, 0, mmCP_HQD_PQ_WPTR_HI, 0);</span></a>
<a name="3726"><span class="lineNum">    3726 </span><span class="lineNoCov">          0 :         WREG32_SOC15_RLC(GC, 0, mmCP_HQD_PQ_WPTR_LO, 0);</span></a>
<a name="3727"><span class="lineNum">    3727 </span>            : </a>
<a name="3728"><span class="lineNum">    3728 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3729"><span class="lineNum">    3729 </span>            : }</a>
<a name="3730"><span class="lineNum">    3730 </span>            : </a>
<a name="3731"><span class="lineNum">    3731 </span><span class="lineNoCov">          0 : static int gfx_v9_0_kiq_init_queue(struct amdgpu_ring *ring)</span></a>
<a name="3732"><span class="lineNum">    3732 </span>            : {</a>
<a name="3733"><span class="lineNum">    3733 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="3734"><span class="lineNum">    3734 </span><span class="lineNoCov">          0 :         struct v9_mqd *mqd = ring-&gt;mqd_ptr;</span></a>
<a name="3735"><span class="lineNum">    3735 </span><span class="lineNoCov">          0 :         int mqd_idx = AMDGPU_MAX_COMPUTE_RINGS;</span></a>
<a name="3736"><span class="lineNum">    3736 </span>            :         struct v9_mqd *tmp_mqd;</a>
<a name="3737"><span class="lineNum">    3737 </span>            : </a>
<a name="3738"><span class="lineNum">    3738 </span><span class="lineNoCov">          0 :         gfx_v9_0_kiq_setting(ring);</span></a>
<a name="3739"><span class="lineNum">    3739 </span>            : </a>
<a name="3740"><span class="lineNum">    3740 </span>            :         /* GPU could be in bad state during probe, driver trigger the reset</a>
<a name="3741"><span class="lineNum">    3741 </span>            :          * after load the SMU, in this case , the mqd is not be initialized.</a>
<a name="3742"><span class="lineNum">    3742 </span>            :          * driver need to re-init the mqd.</a>
<a name="3743"><span class="lineNum">    3743 </span>            :          * check mqd-&gt;cp_hqd_pq_control since this value should not be 0</a>
<a name="3744"><span class="lineNum">    3744 </span>            :          */</a>
<a name="3745"><span class="lineNum">    3745 </span><span class="lineNoCov">          0 :         tmp_mqd = (struct v9_mqd *)adev-&gt;gfx.mec.mqd_backup[mqd_idx];</span></a>
<a name="3746"><span class="lineNum">    3746 </span><span class="lineNoCov">          0 :         if (amdgpu_in_reset(adev) &amp;&amp; tmp_mqd-&gt;cp_hqd_pq_control){</span></a>
<a name="3747"><span class="lineNum">    3747 </span>            :                 /* for GPU_RESET case , reset MQD to a clean status */</a>
<a name="3748"><span class="lineNum">    3748 </span><span class="lineNoCov">          0 :                 if (adev-&gt;gfx.mec.mqd_backup[mqd_idx])</span></a>
<a name="3749"><span class="lineNum">    3749 </span><span class="lineNoCov">          0 :                         memcpy(mqd, adev-&gt;gfx.mec.mqd_backup[mqd_idx], sizeof(struct v9_mqd_allocation));</span></a>
<a name="3750"><span class="lineNum">    3750 </span>            : </a>
<a name="3751"><span class="lineNum">    3751 </span>            :                 /* reset ring buffer */</a>
<a name="3752"><span class="lineNum">    3752 </span><span class="lineNoCov">          0 :                 ring-&gt;wptr = 0;</span></a>
<a name="3753"><span class="lineNum">    3753 </span><span class="lineNoCov">          0 :                 amdgpu_ring_clear_ring(ring);</span></a>
<a name="3754"><span class="lineNum">    3754 </span>            : </a>
<a name="3755"><span class="lineNum">    3755 </span><span class="lineNoCov">          0 :                 mutex_lock(&amp;adev-&gt;srbm_mutex);</span></a>
<a name="3756"><span class="lineNum">    3756 </span><span class="lineNoCov">          0 :                 soc15_grbm_select(adev, ring-&gt;me, ring-&gt;pipe, ring-&gt;queue, 0);</span></a>
<a name="3757"><span class="lineNum">    3757 </span><span class="lineNoCov">          0 :                 gfx_v9_0_kiq_init_register(ring);</span></a>
<a name="3758"><span class="lineNum">    3758 </span><span class="lineNoCov">          0 :                 soc15_grbm_select(adev, 0, 0, 0, 0);</span></a>
<a name="3759"><span class="lineNum">    3759 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;adev-&gt;srbm_mutex);</span></a>
<a name="3760"><span class="lineNum">    3760 </span>            :         } else {</a>
<a name="3761"><span class="lineNum">    3761 </span><span class="lineNoCov">          0 :                 memset((void *)mqd, 0, sizeof(struct v9_mqd_allocation));</span></a>
<a name="3762"><span class="lineNum">    3762 </span><span class="lineNoCov">          0 :                 ((struct v9_mqd_allocation *)mqd)-&gt;dynamic_cu_mask = 0xFFFFFFFF;</span></a>
<a name="3763"><span class="lineNum">    3763 </span><span class="lineNoCov">          0 :                 ((struct v9_mqd_allocation *)mqd)-&gt;dynamic_rb_mask = 0xFFFFFFFF;</span></a>
<a name="3764"><span class="lineNum">    3764 </span><span class="lineNoCov">          0 :                 mutex_lock(&amp;adev-&gt;srbm_mutex);</span></a>
<a name="3765"><span class="lineNum">    3765 </span><span class="lineNoCov">          0 :                 soc15_grbm_select(adev, ring-&gt;me, ring-&gt;pipe, ring-&gt;queue, 0);</span></a>
<a name="3766"><span class="lineNum">    3766 </span><span class="lineNoCov">          0 :                 gfx_v9_0_mqd_init(ring);</span></a>
<a name="3767"><span class="lineNum">    3767 </span><span class="lineNoCov">          0 :                 gfx_v9_0_kiq_init_register(ring);</span></a>
<a name="3768"><span class="lineNum">    3768 </span><span class="lineNoCov">          0 :                 soc15_grbm_select(adev, 0, 0, 0, 0);</span></a>
<a name="3769"><span class="lineNum">    3769 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;adev-&gt;srbm_mutex);</span></a>
<a name="3770"><span class="lineNum">    3770 </span>            : </a>
<a name="3771"><span class="lineNum">    3771 </span><span class="lineNoCov">          0 :                 if (adev-&gt;gfx.mec.mqd_backup[mqd_idx])</span></a>
<a name="3772"><span class="lineNum">    3772 </span><span class="lineNoCov">          0 :                         memcpy(adev-&gt;gfx.mec.mqd_backup[mqd_idx], mqd, sizeof(struct v9_mqd_allocation));</span></a>
<a name="3773"><span class="lineNum">    3773 </span>            :         }</a>
<a name="3774"><span class="lineNum">    3774 </span>            : </a>
<a name="3775"><span class="lineNum">    3775 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3776"><span class="lineNum">    3776 </span>            : }</a>
<a name="3777"><span class="lineNum">    3777 </span>            : </a>
<a name="3778"><span class="lineNum">    3778 </span><span class="lineNoCov">          0 : static int gfx_v9_0_kcq_init_queue(struct amdgpu_ring *ring)</span></a>
<a name="3779"><span class="lineNum">    3779 </span>            : {</a>
<a name="3780"><span class="lineNum">    3780 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="3781"><span class="lineNum">    3781 </span><span class="lineNoCov">          0 :         struct v9_mqd *mqd = ring-&gt;mqd_ptr;</span></a>
<a name="3782"><span class="lineNum">    3782 </span><span class="lineNoCov">          0 :         int mqd_idx = ring - &amp;adev-&gt;gfx.compute_ring[0];</span></a>
<a name="3783"><span class="lineNum">    3783 </span>            :         struct v9_mqd *tmp_mqd;</a>
<a name="3784"><span class="lineNum">    3784 </span>            : </a>
<a name="3785"><span class="lineNum">    3785 </span>            :         /* Same as above kiq init, driver need to re-init the mqd if mqd-&gt;cp_hqd_pq_control</a>
<a name="3786"><span class="lineNum">    3786 </span>            :          * is not be initialized before</a>
<a name="3787"><span class="lineNum">    3787 </span>            :          */</a>
<a name="3788"><span class="lineNum">    3788 </span><span class="lineNoCov">          0 :         tmp_mqd = (struct v9_mqd *)adev-&gt;gfx.mec.mqd_backup[mqd_idx];</span></a>
<a name="3789"><span class="lineNum">    3789 </span>            : </a>
<a name="3790"><span class="lineNum">    3790 </span><span class="lineNoCov">          0 :         if (!tmp_mqd-&gt;cp_hqd_pq_control ||</span></a>
<a name="3791"><span class="lineNum">    3791 </span><span class="lineNoCov">          0 :             (!amdgpu_in_reset(adev) &amp;&amp; !adev-&gt;in_suspend)) {</span></a>
<a name="3792"><span class="lineNum">    3792 </span><span class="lineNoCov">          0 :                 memset((void *)mqd, 0, sizeof(struct v9_mqd_allocation));</span></a>
<a name="3793"><span class="lineNum">    3793 </span><span class="lineNoCov">          0 :                 ((struct v9_mqd_allocation *)mqd)-&gt;dynamic_cu_mask = 0xFFFFFFFF;</span></a>
<a name="3794"><span class="lineNum">    3794 </span><span class="lineNoCov">          0 :                 ((struct v9_mqd_allocation *)mqd)-&gt;dynamic_rb_mask = 0xFFFFFFFF;</span></a>
<a name="3795"><span class="lineNum">    3795 </span><span class="lineNoCov">          0 :                 mutex_lock(&amp;adev-&gt;srbm_mutex);</span></a>
<a name="3796"><span class="lineNum">    3796 </span><span class="lineNoCov">          0 :                 soc15_grbm_select(adev, ring-&gt;me, ring-&gt;pipe, ring-&gt;queue, 0);</span></a>
<a name="3797"><span class="lineNum">    3797 </span><span class="lineNoCov">          0 :                 gfx_v9_0_mqd_init(ring);</span></a>
<a name="3798"><span class="lineNum">    3798 </span><span class="lineNoCov">          0 :                 soc15_grbm_select(adev, 0, 0, 0, 0);</span></a>
<a name="3799"><span class="lineNum">    3799 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;adev-&gt;srbm_mutex);</span></a>
<a name="3800"><span class="lineNum">    3800 </span>            : </a>
<a name="3801"><span class="lineNum">    3801 </span><span class="lineNoCov">          0 :                 if (adev-&gt;gfx.mec.mqd_backup[mqd_idx])</span></a>
<a name="3802"><span class="lineNum">    3802 </span><span class="lineNoCov">          0 :                         memcpy(adev-&gt;gfx.mec.mqd_backup[mqd_idx], mqd, sizeof(struct v9_mqd_allocation));</span></a>
<a name="3803"><span class="lineNum">    3803 </span><span class="lineNoCov">          0 :         } else if (amdgpu_in_reset(adev)) { /* for GPU_RESET case */</span></a>
<a name="3804"><span class="lineNum">    3804 </span>            :                 /* reset MQD to a clean status */</a>
<a name="3805"><span class="lineNum">    3805 </span><span class="lineNoCov">          0 :                 if (adev-&gt;gfx.mec.mqd_backup[mqd_idx])</span></a>
<a name="3806"><span class="lineNum">    3806 </span><span class="lineNoCov">          0 :                         memcpy(mqd, adev-&gt;gfx.mec.mqd_backup[mqd_idx], sizeof(struct v9_mqd_allocation));</span></a>
<a name="3807"><span class="lineNum">    3807 </span>            : </a>
<a name="3808"><span class="lineNum">    3808 </span>            :                 /* reset ring buffer */</a>
<a name="3809"><span class="lineNum">    3809 </span><span class="lineNoCov">          0 :                 ring-&gt;wptr = 0;</span></a>
<a name="3810"><span class="lineNum">    3810 </span><span class="lineNoCov">          0 :                 atomic64_set((atomic64_t *)ring-&gt;wptr_cpu_addr, 0);</span></a>
<a name="3811"><span class="lineNum">    3811 </span>            :                 amdgpu_ring_clear_ring(ring);</a>
<a name="3812"><span class="lineNum">    3812 </span>            :         } else {</a>
<a name="3813"><span class="lineNum">    3813 </span>            :                 amdgpu_ring_clear_ring(ring);</a>
<a name="3814"><span class="lineNum">    3814 </span>            :         }</a>
<a name="3815"><span class="lineNum">    3815 </span>            : </a>
<a name="3816"><span class="lineNum">    3816 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3817"><span class="lineNum">    3817 </span>            : }</a>
<a name="3818"><span class="lineNum">    3818 </span>            : </a>
<a name="3819"><span class="lineNum">    3819 </span><span class="lineNoCov">          0 : static int gfx_v9_0_kiq_resume(struct amdgpu_device *adev)</span></a>
<a name="3820"><span class="lineNum">    3820 </span>            : {</a>
<a name="3821"><span class="lineNum">    3821 </span>            :         struct amdgpu_ring *ring;</a>
<a name="3822"><span class="lineNum">    3822 </span>            :         int r;</a>
<a name="3823"><span class="lineNum">    3823 </span>            : </a>
<a name="3824"><span class="lineNum">    3824 </span><span class="lineNoCov">          0 :         ring = &amp;adev-&gt;gfx.kiq.ring;</span></a>
<a name="3825"><span class="lineNum">    3825 </span>            : </a>
<a name="3826"><span class="lineNum">    3826 </span><span class="lineNoCov">          0 :         r = amdgpu_bo_reserve(ring-&gt;mqd_obj, false);</span></a>
<a name="3827"><span class="lineNum">    3827 </span><span class="lineNoCov">          0 :         if (unlikely(r != 0))</span></a>
<a name="3828"><span class="lineNum">    3828 </span>            :                 return r;</a>
<a name="3829"><span class="lineNum">    3829 </span>            : </a>
<a name="3830"><span class="lineNum">    3830 </span><span class="lineNoCov">          0 :         r = amdgpu_bo_kmap(ring-&gt;mqd_obj, (void **)&amp;ring-&gt;mqd_ptr);</span></a>
<a name="3831"><span class="lineNum">    3831 </span><span class="lineNoCov">          0 :         if (unlikely(r != 0))</span></a>
<a name="3832"><span class="lineNum">    3832 </span>            :                 return r;</a>
<a name="3833"><span class="lineNum">    3833 </span>            : </a>
<a name="3834"><span class="lineNum">    3834 </span><span class="lineNoCov">          0 :         gfx_v9_0_kiq_init_queue(ring);</span></a>
<a name="3835"><span class="lineNum">    3835 </span><span class="lineNoCov">          0 :         amdgpu_bo_kunmap(ring-&gt;mqd_obj);</span></a>
<a name="3836"><span class="lineNum">    3836 </span><span class="lineNoCov">          0 :         ring-&gt;mqd_ptr = NULL;</span></a>
<a name="3837"><span class="lineNum">    3837 </span><span class="lineNoCov">          0 :         amdgpu_bo_unreserve(ring-&gt;mqd_obj);</span></a>
<a name="3838"><span class="lineNum">    3838 </span><span class="lineNoCov">          0 :         ring-&gt;sched.ready = true;</span></a>
<a name="3839"><span class="lineNum">    3839 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3840"><span class="lineNum">    3840 </span>            : }</a>
<a name="3841"><span class="lineNum">    3841 </span>            : </a>
<a name="3842"><span class="lineNum">    3842 </span><span class="lineNoCov">          0 : static int gfx_v9_0_kcq_resume(struct amdgpu_device *adev)</span></a>
<a name="3843"><span class="lineNum">    3843 </span>            : {</a>
<a name="3844"><span class="lineNum">    3844 </span><span class="lineNoCov">          0 :         struct amdgpu_ring *ring = NULL;</span></a>
<a name="3845"><span class="lineNum">    3845 </span><span class="lineNoCov">          0 :         int r = 0, i;</span></a>
<a name="3846"><span class="lineNum">    3846 </span>            : </a>
<a name="3847"><span class="lineNum">    3847 </span><span class="lineNoCov">          0 :         gfx_v9_0_cp_compute_enable(adev, true);</span></a>
<a name="3848"><span class="lineNum">    3848 </span>            : </a>
<a name="3849"><span class="lineNum">    3849 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;gfx.num_compute_rings; i++) {</span></a>
<a name="3850"><span class="lineNum">    3850 </span><span class="lineNoCov">          0 :                 ring = &amp;adev-&gt;gfx.compute_ring[i];</span></a>
<a name="3851"><span class="lineNum">    3851 </span>            : </a>
<a name="3852"><span class="lineNum">    3852 </span><span class="lineNoCov">          0 :                 r = amdgpu_bo_reserve(ring-&gt;mqd_obj, false);</span></a>
<a name="3853"><span class="lineNum">    3853 </span><span class="lineNoCov">          0 :                 if (unlikely(r != 0))</span></a>
<a name="3854"><span class="lineNum">    3854 </span>            :                         goto done;</a>
<a name="3855"><span class="lineNum">    3855 </span><span class="lineNoCov">          0 :                 r = amdgpu_bo_kmap(ring-&gt;mqd_obj, (void **)&amp;ring-&gt;mqd_ptr);</span></a>
<a name="3856"><span class="lineNum">    3856 </span><span class="lineNoCov">          0 :                 if (!r) {</span></a>
<a name="3857"><span class="lineNum">    3857 </span><span class="lineNoCov">          0 :                         r = gfx_v9_0_kcq_init_queue(ring);</span></a>
<a name="3858"><span class="lineNum">    3858 </span><span class="lineNoCov">          0 :                         amdgpu_bo_kunmap(ring-&gt;mqd_obj);</span></a>
<a name="3859"><span class="lineNum">    3859 </span><span class="lineNoCov">          0 :                         ring-&gt;mqd_ptr = NULL;</span></a>
<a name="3860"><span class="lineNum">    3860 </span>            :                 }</a>
<a name="3861"><span class="lineNum">    3861 </span><span class="lineNoCov">          0 :                 amdgpu_bo_unreserve(ring-&gt;mqd_obj);</span></a>
<a name="3862"><span class="lineNum">    3862 </span><span class="lineNoCov">          0 :                 if (r)</span></a>
<a name="3863"><span class="lineNum">    3863 </span>            :                         goto done;</a>
<a name="3864"><span class="lineNum">    3864 </span>            :         }</a>
<a name="3865"><span class="lineNum">    3865 </span>            : </a>
<a name="3866"><span class="lineNum">    3866 </span><span class="lineNoCov">          0 :         r = amdgpu_gfx_enable_kcq(adev);</span></a>
<a name="3867"><span class="lineNum">    3867 </span>            : done:</a>
<a name="3868"><span class="lineNum">    3868 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="3869"><span class="lineNum">    3869 </span>            : }</a>
<a name="3870"><span class="lineNum">    3870 </span>            : </a>
<a name="3871"><span class="lineNum">    3871 </span><span class="lineNoCov">          0 : static int gfx_v9_0_cp_resume(struct amdgpu_device *adev)</span></a>
<a name="3872"><span class="lineNum">    3872 </span>            : {</a>
<a name="3873"><span class="lineNum">    3873 </span>            :         int r, i;</a>
<a name="3874"><span class="lineNum">    3874 </span>            :         struct amdgpu_ring *ring;</a>
<a name="3875"><span class="lineNum">    3875 </span>            : </a>
<a name="3876"><span class="lineNum">    3876 </span><span class="lineNoCov">          0 :         if (!(adev-&gt;flags &amp; AMD_IS_APU))</span></a>
<a name="3877"><span class="lineNum">    3877 </span><span class="lineNoCov">          0 :                 gfx_v9_0_enable_gui_idle_interrupt(adev, false);</span></a>
<a name="3878"><span class="lineNum">    3878 </span>            : </a>
<a name="3879"><span class="lineNum">    3879 </span><span class="lineNoCov">          0 :         if (adev-&gt;firmware.load_type != AMDGPU_FW_LOAD_PSP) {</span></a>
<a name="3880"><span class="lineNum">    3880 </span><span class="lineNoCov">          0 :                 if (adev-&gt;gfx.num_gfx_rings) {</span></a>
<a name="3881"><span class="lineNum">    3881 </span>            :                         /* legacy firmware loading */</a>
<a name="3882"><span class="lineNum">    3882 </span><span class="lineNoCov">          0 :                         r = gfx_v9_0_cp_gfx_load_microcode(adev);</span></a>
<a name="3883"><span class="lineNum">    3883 </span><span class="lineNoCov">          0 :                         if (r)</span></a>
<a name="3884"><span class="lineNum">    3884 </span>            :                                 return r;</a>
<a name="3885"><span class="lineNum">    3885 </span>            :                 }</a>
<a name="3886"><span class="lineNum">    3886 </span>            : </a>
<a name="3887"><span class="lineNum">    3887 </span><span class="lineNoCov">          0 :                 r = gfx_v9_0_cp_compute_load_microcode(adev);</span></a>
<a name="3888"><span class="lineNum">    3888 </span><span class="lineNoCov">          0 :                 if (r)</span></a>
<a name="3889"><span class="lineNum">    3889 </span>            :                         return r;</a>
<a name="3890"><span class="lineNum">    3890 </span>            :         }</a>
<a name="3891"><span class="lineNum">    3891 </span>            : </a>
<a name="3892"><span class="lineNum">    3892 </span><span class="lineNoCov">          0 :         r = gfx_v9_0_kiq_resume(adev);</span></a>
<a name="3893"><span class="lineNum">    3893 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="3894"><span class="lineNum">    3894 </span>            :                 return r;</a>
<a name="3895"><span class="lineNum">    3895 </span>            : </a>
<a name="3896"><span class="lineNum">    3896 </span><span class="lineNoCov">          0 :         if (adev-&gt;gfx.num_gfx_rings) {</span></a>
<a name="3897"><span class="lineNum">    3897 </span><span class="lineNoCov">          0 :                 r = gfx_v9_0_cp_gfx_resume(adev);</span></a>
<a name="3898"><span class="lineNum">    3898 </span><span class="lineNoCov">          0 :                 if (r)</span></a>
<a name="3899"><span class="lineNum">    3899 </span>            :                         return r;</a>
<a name="3900"><span class="lineNum">    3900 </span>            :         }</a>
<a name="3901"><span class="lineNum">    3901 </span>            : </a>
<a name="3902"><span class="lineNum">    3902 </span><span class="lineNoCov">          0 :         r = gfx_v9_0_kcq_resume(adev);</span></a>
<a name="3903"><span class="lineNum">    3903 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="3904"><span class="lineNum">    3904 </span>            :                 return r;</a>
<a name="3905"><span class="lineNum">    3905 </span>            : </a>
<a name="3906"><span class="lineNum">    3906 </span><span class="lineNoCov">          0 :         if (adev-&gt;gfx.num_gfx_rings) {</span></a>
<a name="3907"><span class="lineNum">    3907 </span><span class="lineNoCov">          0 :                 ring = &amp;adev-&gt;gfx.gfx_ring[0];</span></a>
<a name="3908"><span class="lineNum">    3908 </span><span class="lineNoCov">          0 :                 r = amdgpu_ring_test_helper(ring);</span></a>
<a name="3909"><span class="lineNum">    3909 </span><span class="lineNoCov">          0 :                 if (r)</span></a>
<a name="3910"><span class="lineNum">    3910 </span>            :                         return r;</a>
<a name="3911"><span class="lineNum">    3911 </span>            :         }</a>
<a name="3912"><span class="lineNum">    3912 </span>            : </a>
<a name="3913"><span class="lineNum">    3913 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;gfx.num_compute_rings; i++) {</span></a>
<a name="3914"><span class="lineNum">    3914 </span><span class="lineNoCov">          0 :                 ring = &amp;adev-&gt;gfx.compute_ring[i];</span></a>
<a name="3915"><span class="lineNum">    3915 </span><span class="lineNoCov">          0 :                 amdgpu_ring_test_helper(ring);</span></a>
<a name="3916"><span class="lineNum">    3916 </span>            :         }</a>
<a name="3917"><span class="lineNum">    3917 </span>            : </a>
<a name="3918"><span class="lineNum">    3918 </span><span class="lineNoCov">          0 :         gfx_v9_0_enable_gui_idle_interrupt(adev, true);</span></a>
<a name="3919"><span class="lineNum">    3919 </span>            : </a>
<a name="3920"><span class="lineNum">    3920 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="3921"><span class="lineNum">    3921 </span>            : }</a>
<a name="3922"><span class="lineNum">    3922 </span>            : </a>
<a name="3923"><span class="lineNum">    3923 </span><span class="lineNoCov">          0 : static void gfx_v9_0_init_tcp_config(struct amdgpu_device *adev)</span></a>
<a name="3924"><span class="lineNum">    3924 </span>            : {</a>
<a name="3925"><span class="lineNum">    3925 </span>            :         u32 tmp;</a>
<a name="3926"><span class="lineNum">    3926 </span>            : </a>
<a name="3927"><span class="lineNum">    3927 </span><span class="lineNoCov">          0 :         if (adev-&gt;ip_versions[GC_HWIP][0] != IP_VERSION(9, 4, 1) &amp;&amp;</span></a>
<a name="3928"><span class="lineNum">    3928 </span>            :             adev-&gt;ip_versions[GC_HWIP][0] != IP_VERSION(9, 4, 2))</a>
<a name="3929"><span class="lineNum">    3929 </span>            :                 return;</a>
<a name="3930"><span class="lineNum">    3930 </span>            : </a>
<a name="3931"><span class="lineNum">    3931 </span><span class="lineNoCov">          0 :         tmp = RREG32_SOC15(GC, 0, mmTCP_ADDR_CONFIG);</span></a>
<a name="3932"><span class="lineNum">    3932 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, TCP_ADDR_CONFIG, ENABLE64KHASH,</span></a>
<a name="3933"><span class="lineNum">    3933 </span>            :                                 adev-&gt;df.hash_status.hash_64k);</a>
<a name="3934"><span class="lineNum">    3934 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, TCP_ADDR_CONFIG, ENABLE2MHASH,</span></a>
<a name="3935"><span class="lineNum">    3935 </span>            :                                 adev-&gt;df.hash_status.hash_2m);</a>
<a name="3936"><span class="lineNum">    3936 </span><span class="lineNoCov">          0 :         tmp = REG_SET_FIELD(tmp, TCP_ADDR_CONFIG, ENABLE1GHASH,</span></a>
<a name="3937"><span class="lineNum">    3937 </span>            :                                 adev-&gt;df.hash_status.hash_1g);</a>
<a name="3938"><span class="lineNum">    3938 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmTCP_ADDR_CONFIG, tmp);</span></a>
<a name="3939"><span class="lineNum">    3939 </span>            : }</a>
<a name="3940"><span class="lineNum">    3940 </span>            : </a>
<a name="3941"><span class="lineNum">    3941 </span><span class="lineNoCov">          0 : static void gfx_v9_0_cp_enable(struct amdgpu_device *adev, bool enable)</span></a>
<a name="3942"><span class="lineNum">    3942 </span>            : {</a>
<a name="3943"><span class="lineNum">    3943 </span><span class="lineNoCov">          0 :         if (adev-&gt;gfx.num_gfx_rings)</span></a>
<a name="3944"><span class="lineNum">    3944 </span><span class="lineNoCov">          0 :                 gfx_v9_0_cp_gfx_enable(adev, enable);</span></a>
<a name="3945"><span class="lineNum">    3945 </span><span class="lineNoCov">          0 :         gfx_v9_0_cp_compute_enable(adev, enable);</span></a>
<a name="3946"><span class="lineNum">    3946 </span><span class="lineNoCov">          0 : }</span></a>
<a name="3947"><span class="lineNum">    3947 </span>            : </a>
<a name="3948"><span class="lineNum">    3948 </span><span class="lineNoCov">          0 : static int gfx_v9_0_hw_init(void *handle)</span></a>
<a name="3949"><span class="lineNum">    3949 </span>            : {</a>
<a name="3950"><span class="lineNum">    3950 </span>            :         int r;</a>
<a name="3951"><span class="lineNum">    3951 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="3952"><span class="lineNum">    3952 </span>            : </a>
<a name="3953"><span class="lineNum">    3953 </span><span class="lineNoCov">          0 :         if (!amdgpu_sriov_vf(adev))</span></a>
<a name="3954"><span class="lineNum">    3954 </span><span class="lineNoCov">          0 :                 gfx_v9_0_init_golden_registers(adev);</span></a>
<a name="3955"><span class="lineNum">    3955 </span>            : </a>
<a name="3956"><span class="lineNum">    3956 </span><span class="lineNoCov">          0 :         gfx_v9_0_constants_init(adev);</span></a>
<a name="3957"><span class="lineNum">    3957 </span>            : </a>
<a name="3958"><span class="lineNum">    3958 </span><span class="lineNoCov">          0 :         gfx_v9_0_init_tcp_config(adev);</span></a>
<a name="3959"><span class="lineNum">    3959 </span>            : </a>
<a name="3960"><span class="lineNum">    3960 </span><span class="lineNoCov">          0 :         r = adev-&gt;gfx.rlc.funcs-&gt;resume(adev);</span></a>
<a name="3961"><span class="lineNum">    3961 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="3962"><span class="lineNum">    3962 </span>            :                 return r;</a>
<a name="3963"><span class="lineNum">    3963 </span>            : </a>
<a name="3964"><span class="lineNum">    3964 </span><span class="lineNoCov">          0 :         r = gfx_v9_0_cp_resume(adev);</span></a>
<a name="3965"><span class="lineNum">    3965 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="3966"><span class="lineNum">    3966 </span>            :                 return r;</a>
<a name="3967"><span class="lineNum">    3967 </span>            : </a>
<a name="3968"><span class="lineNum">    3968 </span><span class="lineNoCov">          0 :         if (adev-&gt;ip_versions[GC_HWIP][0] == IP_VERSION(9, 4, 2))</span></a>
<a name="3969"><span class="lineNum">    3969 </span><span class="lineNoCov">          0 :                 gfx_v9_4_2_set_power_brake_sequence(adev);</span></a>
<a name="3970"><span class="lineNum">    3970 </span>            : </a>
<a name="3971"><span class="lineNum">    3971 </span>            :         return r;</a>
<a name="3972"><span class="lineNum">    3972 </span>            : }</a>
<a name="3973"><span class="lineNum">    3973 </span>            : </a>
<a name="3974"><span class="lineNum">    3974 </span><span class="lineNoCov">          0 : static int gfx_v9_0_hw_fini(void *handle)</span></a>
<a name="3975"><span class="lineNum">    3975 </span>            : {</a>
<a name="3976"><span class="lineNum">    3976 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="3977"><span class="lineNum">    3977 </span>            : </a>
<a name="3978"><span class="lineNum">    3978 </span><span class="lineNoCov">          0 :         amdgpu_irq_put(adev, &amp;adev-&gt;gfx.cp_ecc_error_irq, 0);</span></a>
<a name="3979"><span class="lineNum">    3979 </span><span class="lineNoCov">          0 :         amdgpu_irq_put(adev, &amp;adev-&gt;gfx.priv_reg_irq, 0);</span></a>
<a name="3980"><span class="lineNum">    3980 </span><span class="lineNoCov">          0 :         amdgpu_irq_put(adev, &amp;adev-&gt;gfx.priv_inst_irq, 0);</span></a>
<a name="3981"><span class="lineNum">    3981 </span>            : </a>
<a name="3982"><span class="lineNum">    3982 </span>            :         /* DF freeze and kcq disable will fail */</a>
<a name="3983"><span class="lineNum">    3983 </span><span class="lineNoCov">          0 :         if (!amdgpu_ras_intr_triggered())</span></a>
<a name="3984"><span class="lineNum">    3984 </span>            :                 /* disable KCQ to avoid CPC touch memory not valid anymore */</a>
<a name="3985"><span class="lineNum">    3985 </span><span class="lineNoCov">          0 :                 amdgpu_gfx_disable_kcq(adev);</span></a>
<a name="3986"><span class="lineNum">    3986 </span>            : </a>
<a name="3987"><span class="lineNum">    3987 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev)) {</span></a>
<a name="3988"><span class="lineNum">    3988 </span><span class="lineNoCov">          0 :                 gfx_v9_0_cp_gfx_enable(adev, false);</span></a>
<a name="3989"><span class="lineNum">    3989 </span>            :                 /* must disable polling for SRIOV when hw finished, otherwise</a>
<a name="3990"><span class="lineNum">    3990 </span>            :                  * CPC engine may still keep fetching WB address which is already</a>
<a name="3991"><span class="lineNum">    3991 </span>            :                  * invalid after sw finished and trigger DMAR reading error in</a>
<a name="3992"><span class="lineNum">    3992 </span>            :                  * hypervisor side.</a>
<a name="3993"><span class="lineNum">    3993 </span>            :                  */</a>
<a name="3994"><span class="lineNum">    3994 </span><span class="lineNoCov">          0 :                 WREG32_FIELD15(GC, 0, CP_PQ_WPTR_POLL_CNTL, EN, 0);</span></a>
<a name="3995"><span class="lineNum">    3995 </span>            :                 return 0;</a>
<a name="3996"><span class="lineNum">    3996 </span>            :         }</a>
<a name="3997"><span class="lineNum">    3997 </span>            : </a>
<a name="3998"><span class="lineNum">    3998 </span>            :         /* Use deinitialize sequence from CAIL when unbinding device from driver,</a>
<a name="3999"><span class="lineNum">    3999 </span>            :          * otherwise KIQ is hanging when binding back</a>
<a name="4000"><span class="lineNum">    4000 </span>            :          */</a>
<a name="4001"><span class="lineNum">    4001 </span><span class="lineNoCov">          0 :         if (!amdgpu_in_reset(adev) &amp;&amp; !adev-&gt;in_suspend) {</span></a>
<a name="4002"><span class="lineNum">    4002 </span><span class="lineNoCov">          0 :                 mutex_lock(&amp;adev-&gt;srbm_mutex);</span></a>
<a name="4003"><span class="lineNum">    4003 </span><span class="lineNoCov">          0 :                 soc15_grbm_select(adev, adev-&gt;gfx.kiq.ring.me,</span></a>
<a name="4004"><span class="lineNum">    4004 </span>            :                                 adev-&gt;gfx.kiq.ring.pipe,</a>
<a name="4005"><span class="lineNum">    4005 </span>            :                                 adev-&gt;gfx.kiq.ring.queue, 0);</a>
<a name="4006"><span class="lineNum">    4006 </span><span class="lineNoCov">          0 :                 gfx_v9_0_kiq_fini_register(&amp;adev-&gt;gfx.kiq.ring);</span></a>
<a name="4007"><span class="lineNum">    4007 </span><span class="lineNoCov">          0 :                 soc15_grbm_select(adev, 0, 0, 0, 0);</span></a>
<a name="4008"><span class="lineNum">    4008 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;adev-&gt;srbm_mutex);</span></a>
<a name="4009"><span class="lineNum">    4009 </span>            :         }</a>
<a name="4010"><span class="lineNum">    4010 </span>            : </a>
<a name="4011"><span class="lineNum">    4011 </span><span class="lineNoCov">          0 :         gfx_v9_0_cp_enable(adev, false);</span></a>
<a name="4012"><span class="lineNum">    4012 </span>            : </a>
<a name="4013"><span class="lineNum">    4013 </span>            :         /* Skip stopping RLC with A+A reset or when RLC controls GFX clock */</a>
<a name="4014"><span class="lineNum">    4014 </span><span class="lineNoCov">          0 :         if ((adev-&gt;gmc.xgmi.connected_to_cpu &amp;&amp; amdgpu_in_reset(adev)) ||</span></a>
<a name="4015"><span class="lineNum">    4015 </span><span class="lineNoCov">          0 :             (adev-&gt;ip_versions[GC_HWIP][0] &gt;= IP_VERSION(9, 4, 2))) {</span></a>
<a name="4016"><span class="lineNum">    4016 </span>            :                 dev_dbg(adev-&gt;dev, &quot;Skipping RLC halt\n&quot;);</a>
<a name="4017"><span class="lineNum">    4017 </span>            :                 return 0;</a>
<a name="4018"><span class="lineNum">    4018 </span>            :         }</a>
<a name="4019"><span class="lineNum">    4019 </span>            : </a>
<a name="4020"><span class="lineNum">    4020 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.rlc.funcs-&gt;stop(adev);</span></a>
<a name="4021"><span class="lineNum">    4021 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="4022"><span class="lineNum">    4022 </span>            : }</a>
<a name="4023"><span class="lineNum">    4023 </span>            : </a>
<a name="4024"><span class="lineNum">    4024 </span><span class="lineNoCov">          0 : static int gfx_v9_0_suspend(void *handle)</span></a>
<a name="4025"><span class="lineNum">    4025 </span>            : {</a>
<a name="4026"><span class="lineNum">    4026 </span><span class="lineNoCov">          0 :         return gfx_v9_0_hw_fini(handle);</span></a>
<a name="4027"><span class="lineNum">    4027 </span>            : }</a>
<a name="4028"><span class="lineNum">    4028 </span>            : </a>
<a name="4029"><span class="lineNum">    4029 </span><span class="lineNoCov">          0 : static int gfx_v9_0_resume(void *handle)</span></a>
<a name="4030"><span class="lineNum">    4030 </span>            : {</a>
<a name="4031"><span class="lineNum">    4031 </span><span class="lineNoCov">          0 :         return gfx_v9_0_hw_init(handle);</span></a>
<a name="4032"><span class="lineNum">    4032 </span>            : }</a>
<a name="4033"><span class="lineNum">    4033 </span>            : </a>
<a name="4034"><span class="lineNum">    4034 </span><span class="lineNoCov">          0 : static bool gfx_v9_0_is_idle(void *handle)</span></a>
<a name="4035"><span class="lineNum">    4035 </span>            : {</a>
<a name="4036"><span class="lineNum">    4036 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="4037"><span class="lineNum">    4037 </span>            : </a>
<a name="4038"><span class="lineNum">    4038 </span><span class="lineNoCov">          0 :         if (REG_GET_FIELD(RREG32_SOC15(GC, 0, mmGRBM_STATUS),</span></a>
<a name="4039"><span class="lineNum">    4039 </span>            :                                 GRBM_STATUS, GUI_ACTIVE))</a>
<a name="4040"><span class="lineNum">    4040 </span>            :                 return false;</a>
<a name="4041"><span class="lineNum">    4041 </span>            :         else</a>
<a name="4042"><span class="lineNum">    4042 </span><span class="lineNoCov">          0 :                 return true;</span></a>
<a name="4043"><span class="lineNum">    4043 </span>            : }</a>
<a name="4044"><span class="lineNum">    4044 </span>            : </a>
<a name="4045"><span class="lineNum">    4045 </span><span class="lineNoCov">          0 : static int gfx_v9_0_wait_for_idle(void *handle)</span></a>
<a name="4046"><span class="lineNum">    4046 </span>            : {</a>
<a name="4047"><span class="lineNum">    4047 </span>            :         unsigned i;</a>
<a name="4048"><span class="lineNum">    4048 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="4049"><span class="lineNum">    4049 </span>            : </a>
<a name="4050"><span class="lineNum">    4050 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;usec_timeout; i++) {</span></a>
<a name="4051"><span class="lineNum">    4051 </span><span class="lineNoCov">          0 :                 if (gfx_v9_0_is_idle(handle))</span></a>
<a name="4052"><span class="lineNum">    4052 </span>            :                         return 0;</a>
<a name="4053"><span class="lineNum">    4053 </span><span class="lineNoCov">          0 :                 udelay(1);</span></a>
<a name="4054"><span class="lineNum">    4054 </span>            :         }</a>
<a name="4055"><span class="lineNum">    4055 </span>            :         return -ETIMEDOUT;</a>
<a name="4056"><span class="lineNum">    4056 </span>            : }</a>
<a name="4057"><span class="lineNum">    4057 </span>            : </a>
<a name="4058"><span class="lineNum">    4058 </span><span class="lineNoCov">          0 : static int gfx_v9_0_soft_reset(void *handle)</span></a>
<a name="4059"><span class="lineNum">    4059 </span>            : {</a>
<a name="4060"><span class="lineNum">    4060 </span><span class="lineNoCov">          0 :         u32 grbm_soft_reset = 0;</span></a>
<a name="4061"><span class="lineNum">    4061 </span>            :         u32 tmp;</a>
<a name="4062"><span class="lineNum">    4062 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="4063"><span class="lineNum">    4063 </span>            : </a>
<a name="4064"><span class="lineNum">    4064 </span>            :         /* GRBM_STATUS */</a>
<a name="4065"><span class="lineNum">    4065 </span><span class="lineNoCov">          0 :         tmp = RREG32_SOC15(GC, 0, mmGRBM_STATUS);</span></a>
<a name="4066"><span class="lineNum">    4066 </span><span class="lineNoCov">          0 :         if (tmp &amp; (GRBM_STATUS__PA_BUSY_MASK | GRBM_STATUS__SC_BUSY_MASK |</span></a>
<a name="4067"><span class="lineNum">    4067 </span>            :                    GRBM_STATUS__BCI_BUSY_MASK | GRBM_STATUS__SX_BUSY_MASK |</a>
<a name="4068"><span class="lineNum">    4068 </span>            :                    GRBM_STATUS__TA_BUSY_MASK | GRBM_STATUS__VGT_BUSY_MASK |</a>
<a name="4069"><span class="lineNum">    4069 </span>            :                    GRBM_STATUS__DB_BUSY_MASK | GRBM_STATUS__CB_BUSY_MASK |</a>
<a name="4070"><span class="lineNum">    4070 </span>            :                    GRBM_STATUS__GDS_BUSY_MASK | GRBM_STATUS__SPI_BUSY_MASK |</a>
<a name="4071"><span class="lineNum">    4071 </span>            :                    GRBM_STATUS__IA_BUSY_MASK | GRBM_STATUS__IA_BUSY_NO_DMA_MASK)) {</a>
<a name="4072"><span class="lineNum">    4072 </span><span class="lineNoCov">          0 :                 grbm_soft_reset = REG_SET_FIELD(grbm_soft_reset,</span></a>
<a name="4073"><span class="lineNum">    4073 </span>            :                                                 GRBM_SOFT_RESET, SOFT_RESET_CP, 1);</a>
<a name="4074"><span class="lineNum">    4074 </span><span class="lineNoCov">          0 :                 grbm_soft_reset = REG_SET_FIELD(grbm_soft_reset,</span></a>
<a name="4075"><span class="lineNum">    4075 </span>            :                                                 GRBM_SOFT_RESET, SOFT_RESET_GFX, 1);</a>
<a name="4076"><span class="lineNum">    4076 </span>            :         }</a>
<a name="4077"><span class="lineNum">    4077 </span>            : </a>
<a name="4078"><span class="lineNum">    4078 </span><span class="lineNoCov">          0 :         if (tmp &amp; (GRBM_STATUS__CP_BUSY_MASK | GRBM_STATUS__CP_COHERENCY_BUSY_MASK)) {</span></a>
<a name="4079"><span class="lineNum">    4079 </span><span class="lineNoCov">          0 :                 grbm_soft_reset = REG_SET_FIELD(grbm_soft_reset,</span></a>
<a name="4080"><span class="lineNum">    4080 </span>            :                                                 GRBM_SOFT_RESET, SOFT_RESET_CP, 1);</a>
<a name="4081"><span class="lineNum">    4081 </span>            :         }</a>
<a name="4082"><span class="lineNum">    4082 </span>            : </a>
<a name="4083"><span class="lineNum">    4083 </span>            :         /* GRBM_STATUS2 */</a>
<a name="4084"><span class="lineNum">    4084 </span><span class="lineNoCov">          0 :         tmp = RREG32_SOC15(GC, 0, mmGRBM_STATUS2);</span></a>
<a name="4085"><span class="lineNum">    4085 </span><span class="lineNoCov">          0 :         if (REG_GET_FIELD(tmp, GRBM_STATUS2, RLC_BUSY))</span></a>
<a name="4086"><span class="lineNum">    4086 </span><span class="lineNoCov">          0 :                 grbm_soft_reset = REG_SET_FIELD(grbm_soft_reset,</span></a>
<a name="4087"><span class="lineNum">    4087 </span>            :                                                 GRBM_SOFT_RESET, SOFT_RESET_RLC, 1);</a>
<a name="4088"><span class="lineNum">    4088 </span>            : </a>
<a name="4089"><span class="lineNum">    4089 </span>            : </a>
<a name="4090"><span class="lineNum">    4090 </span><span class="lineNoCov">          0 :         if (grbm_soft_reset) {</span></a>
<a name="4091"><span class="lineNum">    4091 </span>            :                 /* stop the rlc */</a>
<a name="4092"><span class="lineNum">    4092 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.rlc.funcs-&gt;stop(adev);</span></a>
<a name="4093"><span class="lineNum">    4093 </span>            : </a>
<a name="4094"><span class="lineNum">    4094 </span><span class="lineNoCov">          0 :                 if (adev-&gt;gfx.num_gfx_rings)</span></a>
<a name="4095"><span class="lineNum">    4095 </span>            :                         /* Disable GFX parsing/prefetching */</a>
<a name="4096"><span class="lineNum">    4096 </span><span class="lineNoCov">          0 :                         gfx_v9_0_cp_gfx_enable(adev, false);</span></a>
<a name="4097"><span class="lineNum">    4097 </span>            : </a>
<a name="4098"><span class="lineNum">    4098 </span>            :                 /* Disable MEC parsing/prefetching */</a>
<a name="4099"><span class="lineNum">    4099 </span><span class="lineNoCov">          0 :                 gfx_v9_0_cp_compute_enable(adev, false);</span></a>
<a name="4100"><span class="lineNum">    4100 </span>            : </a>
<a name="4101"><span class="lineNum">    4101 </span>            :                 if (grbm_soft_reset) {</a>
<a name="4102"><span class="lineNum">    4102 </span><span class="lineNoCov">          0 :                         tmp = RREG32_SOC15(GC, 0, mmGRBM_SOFT_RESET);</span></a>
<a name="4103"><span class="lineNum">    4103 </span><span class="lineNoCov">          0 :                         tmp |= grbm_soft_reset;</span></a>
<a name="4104"><span class="lineNum">    4104 </span><span class="lineNoCov">          0 :                         dev_info(adev-&gt;dev, &quot;GRBM_SOFT_RESET=0x%08X\n&quot;, tmp);</span></a>
<a name="4105"><span class="lineNum">    4105 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(GC, 0, mmGRBM_SOFT_RESET, tmp);</span></a>
<a name="4106"><span class="lineNum">    4106 </span><span class="lineNoCov">          0 :                         tmp = RREG32_SOC15(GC, 0, mmGRBM_SOFT_RESET);</span></a>
<a name="4107"><span class="lineNum">    4107 </span>            : </a>
<a name="4108"><span class="lineNum">    4108 </span><span class="lineNoCov">          0 :                         udelay(50);</span></a>
<a name="4109"><span class="lineNum">    4109 </span>            : </a>
<a name="4110"><span class="lineNum">    4110 </span><span class="lineNoCov">          0 :                         tmp &amp;= ~grbm_soft_reset;</span></a>
<a name="4111"><span class="lineNum">    4111 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(GC, 0, mmGRBM_SOFT_RESET, tmp);</span></a>
<a name="4112"><span class="lineNum">    4112 </span><span class="lineNoCov">          0 :                         tmp = RREG32_SOC15(GC, 0, mmGRBM_SOFT_RESET);</span></a>
<a name="4113"><span class="lineNum">    4113 </span>            :                 }</a>
<a name="4114"><span class="lineNum">    4114 </span>            : </a>
<a name="4115"><span class="lineNum">    4115 </span>            :                 /* Wait a little for things to settle down */</a>
<a name="4116"><span class="lineNum">    4116 </span>            :                 udelay(50);</a>
<a name="4117"><span class="lineNum">    4117 </span>            :         }</a>
<a name="4118"><span class="lineNum">    4118 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="4119"><span class="lineNum">    4119 </span>            : }</a>
<a name="4120"><span class="lineNum">    4120 </span>            : </a>
<a name="4121"><span class="lineNum">    4121 </span><span class="lineNoCov">          0 : static uint64_t gfx_v9_0_kiq_read_clock(struct amdgpu_device *adev)</span></a>
<a name="4122"><span class="lineNum">    4122 </span>            : {</a>
<a name="4123"><span class="lineNum">    4123 </span><span class="lineNoCov">          0 :         signed long r, cnt = 0;</span></a>
<a name="4124"><span class="lineNum">    4124 </span>            :         unsigned long flags;</a>
<a name="4125"><span class="lineNum">    4125 </span><span class="lineNoCov">          0 :         uint32_t seq, reg_val_offs = 0;</span></a>
<a name="4126"><span class="lineNum">    4126 </span><span class="lineNoCov">          0 :         uint64_t value = 0;</span></a>
<a name="4127"><span class="lineNum">    4127 </span><span class="lineNoCov">          0 :         struct amdgpu_kiq *kiq = &amp;adev-&gt;gfx.kiq;</span></a>
<a name="4128"><span class="lineNum">    4128 </span><span class="lineNoCov">          0 :         struct amdgpu_ring *ring = &amp;kiq-&gt;ring;</span></a>
<a name="4129"><span class="lineNum">    4129 </span>            : </a>
<a name="4130"><span class="lineNum">    4130 </span><span class="lineNoCov">          0 :         BUG_ON(!ring-&gt;funcs-&gt;emit_rreg);</span></a>
<a name="4131"><span class="lineNum">    4131 </span>            : </a>
<a name="4132"><span class="lineNum">    4132 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;kiq-&gt;ring_lock, flags);</span></a>
<a name="4133"><span class="lineNum">    4133 </span><span class="lineNoCov">          0 :         if (amdgpu_device_wb_get(adev, &amp;reg_val_offs)) {</span></a>
<a name="4134"><span class="lineNum">    4134 </span><span class="lineNoCov">          0 :                 pr_err(&quot;critical bug! too many kiq readers\n&quot;);</span></a>
<a name="4135"><span class="lineNum">    4135 </span><span class="lineNoCov">          0 :                 goto failed_unlock;</span></a>
<a name="4136"><span class="lineNum">    4136 </span>            :         }</a>
<a name="4137"><span class="lineNum">    4137 </span><span class="lineNoCov">          0 :         amdgpu_ring_alloc(ring, 32);</span></a>
<a name="4138"><span class="lineNum">    4138 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKET3(PACKET3_COPY_DATA, 4));</span></a>
<a name="4139"><span class="lineNum">    4139 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 9 |     /* src: register*/</span></a>
<a name="4140"><span class="lineNum">    4140 </span>            :                                 (5 &lt;&lt; 8) |        /* dst: memory */</a>
<a name="4141"><span class="lineNum">    4141 </span>            :                                 (1 &lt;&lt; 16) |       /* count sel */</a>
<a name="4142"><span class="lineNum">    4142 </span>            :                                 (1 &lt;&lt; 20));       /* write confirm */</a>
<a name="4143"><span class="lineNum">    4143 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0);</span></a>
<a name="4144"><span class="lineNum">    4144 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0);</span></a>
<a name="4145"><span class="lineNum">    4145 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, lower_32_bits(adev-&gt;wb.gpu_addr +</span></a>
<a name="4146"><span class="lineNum">    4146 </span>            :                                 reg_val_offs * 4));</a>
<a name="4147"><span class="lineNum">    4147 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, upper_32_bits(adev-&gt;wb.gpu_addr +</span></a>
<a name="4148"><span class="lineNum">    4148 </span>            :                                 reg_val_offs * 4));</a>
<a name="4149"><span class="lineNum">    4149 </span><span class="lineNoCov">          0 :         r = amdgpu_fence_emit_polling(ring, &amp;seq, MAX_KIQ_REG_WAIT);</span></a>
<a name="4150"><span class="lineNum">    4150 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="4151"><span class="lineNum">    4151 </span>            :                 goto failed_undo;</a>
<a name="4152"><span class="lineNum">    4152 </span>            : </a>
<a name="4153"><span class="lineNum">    4153 </span><span class="lineNoCov">          0 :         amdgpu_ring_commit(ring);</span></a>
<a name="4154"><span class="lineNum">    4154 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;kiq-&gt;ring_lock, flags);</span></a>
<a name="4155"><span class="lineNum">    4155 </span>            : </a>
<a name="4156"><span class="lineNum">    4156 </span><span class="lineNoCov">          0 :         r = amdgpu_fence_wait_polling(ring, seq, MAX_KIQ_REG_WAIT);</span></a>
<a name="4157"><span class="lineNum">    4157 </span>            : </a>
<a name="4158"><span class="lineNum">    4158 </span>            :         /* don't wait anymore for gpu reset case because this way may</a>
<a name="4159"><span class="lineNum">    4159 </span>            :          * block gpu_recover() routine forever, e.g. this virt_kiq_rreg</a>
<a name="4160"><span class="lineNum">    4160 </span>            :          * is triggered in TTM and ttm_bo_lock_delayed_workqueue() will</a>
<a name="4161"><span class="lineNum">    4161 </span>            :          * never return if we keep waiting in virt_kiq_rreg, which cause</a>
<a name="4162"><span class="lineNum">    4162 </span>            :          * gpu_recover() hang there.</a>
<a name="4163"><span class="lineNum">    4163 </span>            :          *</a>
<a name="4164"><span class="lineNum">    4164 </span>            :          * also don't wait anymore for IRQ context</a>
<a name="4165"><span class="lineNum">    4165 </span>            :          * */</a>
<a name="4166"><span class="lineNum">    4166 </span><span class="lineNoCov">          0 :         if (r &lt; 1 &amp;&amp; (amdgpu_in_reset(adev)))</span></a>
<a name="4167"><span class="lineNum">    4167 </span>            :                 goto failed_kiq_read;</a>
<a name="4168"><span class="lineNum">    4168 </span>            : </a>
<a name="4169"><span class="lineNum">    4169 </span>            :         might_sleep();</a>
<a name="4170"><span class="lineNum">    4170 </span><span class="lineNoCov">          0 :         while (r &lt; 1 &amp;&amp; cnt++ &lt; MAX_KIQ_REG_TRY) {</span></a>
<a name="4171"><span class="lineNum">    4171 </span><span class="lineNoCov">          0 :                 msleep(MAX_KIQ_REG_BAILOUT_INTERVAL);</span></a>
<a name="4172"><span class="lineNum">    4172 </span><span class="lineNoCov">          0 :                 r = amdgpu_fence_wait_polling(ring, seq, MAX_KIQ_REG_WAIT);</span></a>
<a name="4173"><span class="lineNum">    4173 </span>            :         }</a>
<a name="4174"><span class="lineNum">    4174 </span>            : </a>
<a name="4175"><span class="lineNum">    4175 </span><span class="lineNoCov">          0 :         if (cnt &gt; MAX_KIQ_REG_TRY)</span></a>
<a name="4176"><span class="lineNum">    4176 </span>            :                 goto failed_kiq_read;</a>
<a name="4177"><span class="lineNum">    4177 </span>            : </a>
<a name="4178"><span class="lineNum">    4178 </span><span class="lineNoCov">          0 :         mb();</span></a>
<a name="4179"><span class="lineNum">    4179 </span><span class="lineNoCov">          0 :         value = (uint64_t)adev-&gt;wb.wb[reg_val_offs] |</span></a>
<a name="4180"><span class="lineNum">    4180 </span><span class="lineNoCov">          0 :                 (uint64_t)adev-&gt;wb.wb[reg_val_offs + 1 ] &lt;&lt; 32ULL;</span></a>
<a name="4181"><span class="lineNum">    4181 </span><span class="lineNoCov">          0 :         amdgpu_device_wb_free(adev, reg_val_offs);</span></a>
<a name="4182"><span class="lineNum">    4182 </span><span class="lineNoCov">          0 :         return value;</span></a>
<a name="4183"><span class="lineNum">    4183 </span>            : </a>
<a name="4184"><span class="lineNum">    4184 </span>            : failed_undo:</a>
<a name="4185"><span class="lineNum">    4185 </span><span class="lineNoCov">          0 :         amdgpu_ring_undo(ring);</span></a>
<a name="4186"><span class="lineNum">    4186 </span>            : failed_unlock:</a>
<a name="4187"><span class="lineNum">    4187 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;kiq-&gt;ring_lock, flags);</span></a>
<a name="4188"><span class="lineNum">    4188 </span>            : failed_kiq_read:</a>
<a name="4189"><span class="lineNum">    4189 </span><span class="lineNoCov">          0 :         if (reg_val_offs)</span></a>
<a name="4190"><span class="lineNum">    4190 </span><span class="lineNoCov">          0 :                 amdgpu_device_wb_free(adev, reg_val_offs);</span></a>
<a name="4191"><span class="lineNum">    4191 </span><span class="lineNoCov">          0 :         pr_err(&quot;failed to read gpu clock\n&quot;);</span></a>
<a name="4192"><span class="lineNum">    4192 </span><span class="lineNoCov">          0 :         return ~0;</span></a>
<a name="4193"><span class="lineNum">    4193 </span>            : }</a>
<a name="4194"><span class="lineNum">    4194 </span>            : </a>
<a name="4195"><span class="lineNum">    4195 </span><span class="lineNoCov">          0 : static uint64_t gfx_v9_0_get_gpu_clock_counter(struct amdgpu_device *adev)</span></a>
<a name="4196"><span class="lineNum">    4196 </span>            : {</a>
<a name="4197"><span class="lineNum">    4197 </span>            :         uint64_t clock, clock_lo, clock_hi, hi_check;</a>
<a name="4198"><span class="lineNum">    4198 </span>            : </a>
<a name="4199"><span class="lineNum">    4199 </span><span class="lineNoCov">          0 :         switch (adev-&gt;ip_versions[GC_HWIP][0]) {</span></a>
<a name="4200"><span class="lineNum">    4200 </span>            :         case IP_VERSION(9, 3, 0):</a>
<a name="4201"><span class="lineNum">    4201 </span><span class="lineNoCov">          0 :                 preempt_disable();</span></a>
<a name="4202"><span class="lineNum">    4202 </span><span class="lineNoCov">          0 :                 clock_hi = RREG32_SOC15_NO_KIQ(SMUIO, 0, mmGOLDEN_TSC_COUNT_UPPER_Renoir);</span></a>
<a name="4203"><span class="lineNum">    4203 </span><span class="lineNoCov">          0 :                 clock_lo = RREG32_SOC15_NO_KIQ(SMUIO, 0, mmGOLDEN_TSC_COUNT_LOWER_Renoir);</span></a>
<a name="4204"><span class="lineNum">    4204 </span><span class="lineNoCov">          0 :                 hi_check = RREG32_SOC15_NO_KIQ(SMUIO, 0, mmGOLDEN_TSC_COUNT_UPPER_Renoir);</span></a>
<a name="4205"><span class="lineNum">    4205 </span>            :                 /* The SMUIO TSC clock frequency is 100MHz, which sets 32-bit carry over</a>
<a name="4206"><span class="lineNum">    4206 </span>            :                  * roughly every 42 seconds.</a>
<a name="4207"><span class="lineNum">    4207 </span>            :                  */</a>
<a name="4208"><span class="lineNum">    4208 </span><span class="lineNoCov">          0 :                 if (hi_check != clock_hi) {</span></a>
<a name="4209"><span class="lineNum">    4209 </span><span class="lineNoCov">          0 :                         clock_lo = RREG32_SOC15_NO_KIQ(SMUIO, 0, mmGOLDEN_TSC_COUNT_LOWER_Renoir);</span></a>
<a name="4210"><span class="lineNum">    4210 </span>            :                         clock_hi = hi_check;</a>
<a name="4211"><span class="lineNum">    4211 </span>            :                 }</a>
<a name="4212"><span class="lineNum">    4212 </span><span class="lineNoCov">          0 :                 preempt_enable();</span></a>
<a name="4213"><span class="lineNum">    4213 </span><span class="lineNoCov">          0 :                 clock = clock_lo | (clock_hi &lt;&lt; 32ULL);</span></a>
<a name="4214"><span class="lineNum">    4214 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="4215"><span class="lineNum">    4215 </span>            :         default:</a>
<a name="4216"><span class="lineNum">    4216 </span><span class="lineNoCov">          0 :                 amdgpu_gfx_off_ctrl(adev, false);</span></a>
<a name="4217"><span class="lineNum">    4217 </span><span class="lineNoCov">          0 :                 mutex_lock(&amp;adev-&gt;gfx.gpu_clock_mutex);</span></a>
<a name="4218"><span class="lineNum">    4218 </span><span class="lineNoCov">          0 :                 if (adev-&gt;ip_versions[GC_HWIP][0] == IP_VERSION(9, 0, 1) &amp;&amp; amdgpu_sriov_runtime(adev)) {</span></a>
<a name="4219"><span class="lineNum">    4219 </span><span class="lineNoCov">          0 :                         clock = gfx_v9_0_kiq_read_clock(adev);</span></a>
<a name="4220"><span class="lineNum">    4220 </span>            :                 } else {</a>
<a name="4221"><span class="lineNum">    4221 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(GC, 0, mmRLC_CAPTURE_GPU_CLOCK_COUNT, 1);</span></a>
<a name="4222"><span class="lineNum">    4222 </span><span class="lineNoCov">          0 :                         clock = (uint64_t)RREG32_SOC15(GC, 0, mmRLC_GPU_CLOCK_COUNT_LSB) |</span></a>
<a name="4223"><span class="lineNum">    4223 </span><span class="lineNoCov">          0 :                                 ((uint64_t)RREG32_SOC15(GC, 0, mmRLC_GPU_CLOCK_COUNT_MSB) &lt;&lt; 32ULL);</span></a>
<a name="4224"><span class="lineNum">    4224 </span>            :                 }</a>
<a name="4225"><span class="lineNum">    4225 </span><span class="lineNoCov">          0 :                 mutex_unlock(&amp;adev-&gt;gfx.gpu_clock_mutex);</span></a>
<a name="4226"><span class="lineNum">    4226 </span><span class="lineNoCov">          0 :                 amdgpu_gfx_off_ctrl(adev, true);</span></a>
<a name="4227"><span class="lineNum">    4227 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="4228"><span class="lineNum">    4228 </span>            :         }</a>
<a name="4229"><span class="lineNum">    4229 </span><span class="lineNoCov">          0 :         return clock;</span></a>
<a name="4230"><span class="lineNum">    4230 </span>            : }</a>
<a name="4231"><span class="lineNum">    4231 </span>            : </a>
<a name="4232"><span class="lineNum">    4232 </span><span class="lineNoCov">          0 : static void gfx_v9_0_ring_emit_gds_switch(struct amdgpu_ring *ring,</span></a>
<a name="4233"><span class="lineNum">    4233 </span>            :                                           uint32_t vmid,</a>
<a name="4234"><span class="lineNum">    4234 </span>            :                                           uint32_t gds_base, uint32_t gds_size,</a>
<a name="4235"><span class="lineNum">    4235 </span>            :                                           uint32_t gws_base, uint32_t gws_size,</a>
<a name="4236"><span class="lineNum">    4236 </span>            :                                           uint32_t oa_base, uint32_t oa_size)</a>
<a name="4237"><span class="lineNum">    4237 </span>            : {</a>
<a name="4238"><span class="lineNum">    4238 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="4239"><span class="lineNum">    4239 </span>            : </a>
<a name="4240"><span class="lineNum">    4240 </span>            :         /* GDS Base */</a>
<a name="4241"><span class="lineNum">    4241 </span><span class="lineNoCov">          0 :         gfx_v9_0_write_data_to_reg(ring, 0, false,</span></a>
<a name="4242"><span class="lineNum">    4242 </span><span class="lineNoCov">          0 :                                    SOC15_REG_OFFSET(GC, 0, mmGDS_VMID0_BASE) + 2 * vmid,</span></a>
<a name="4243"><span class="lineNum">    4243 </span>            :                                    gds_base);</a>
<a name="4244"><span class="lineNum">    4244 </span>            : </a>
<a name="4245"><span class="lineNum">    4245 </span>            :         /* GDS Size */</a>
<a name="4246"><span class="lineNum">    4246 </span><span class="lineNoCov">          0 :         gfx_v9_0_write_data_to_reg(ring, 0, false,</span></a>
<a name="4247"><span class="lineNum">    4247 </span><span class="lineNoCov">          0 :                                    SOC15_REG_OFFSET(GC, 0, mmGDS_VMID0_SIZE) + 2 * vmid,</span></a>
<a name="4248"><span class="lineNum">    4248 </span>            :                                    gds_size);</a>
<a name="4249"><span class="lineNum">    4249 </span>            : </a>
<a name="4250"><span class="lineNum">    4250 </span>            :         /* GWS */</a>
<a name="4251"><span class="lineNum">    4251 </span><span class="lineNoCov">          0 :         gfx_v9_0_write_data_to_reg(ring, 0, false,</span></a>
<a name="4252"><span class="lineNum">    4252 </span><span class="lineNoCov">          0 :                                    SOC15_REG_OFFSET(GC, 0, mmGDS_GWS_VMID0) + vmid,</span></a>
<a name="4253"><span class="lineNum">    4253 </span><span class="lineNoCov">          0 :                                    gws_size &lt;&lt; GDS_GWS_VMID0__SIZE__SHIFT | gws_base);</span></a>
<a name="4254"><span class="lineNum">    4254 </span>            : </a>
<a name="4255"><span class="lineNum">    4255 </span>            :         /* OA */</a>
<a name="4256"><span class="lineNum">    4256 </span><span class="lineNoCov">          0 :         gfx_v9_0_write_data_to_reg(ring, 0, false,</span></a>
<a name="4257"><span class="lineNum">    4257 </span><span class="lineNoCov">          0 :                                    SOC15_REG_OFFSET(GC, 0, mmGDS_OA_VMID0) + vmid,</span></a>
<a name="4258"><span class="lineNum">    4258 </span><span class="lineNoCov">          0 :                                    (1 &lt;&lt; (oa_size + oa_base)) - (1 &lt;&lt; oa_base));</span></a>
<a name="4259"><span class="lineNum">    4259 </span><span class="lineNoCov">          0 : }</span></a>
<a name="4260"><span class="lineNum">    4260 </span>            : </a>
<a name="4261"><span class="lineNum">    4261 </span>            : static const u32 vgpr_init_compute_shader[] =</a>
<a name="4262"><span class="lineNum">    4262 </span>            : {</a>
<a name="4263"><span class="lineNum">    4263 </span>            :         0xb07c0000, 0xbe8000ff,</a>
<a name="4264"><span class="lineNum">    4264 </span>            :         0x000000f8, 0xbf110800,</a>
<a name="4265"><span class="lineNum">    4265 </span>            :         0x7e000280, 0x7e020280,</a>
<a name="4266"><span class="lineNum">    4266 </span>            :         0x7e040280, 0x7e060280,</a>
<a name="4267"><span class="lineNum">    4267 </span>            :         0x7e080280, 0x7e0a0280,</a>
<a name="4268"><span class="lineNum">    4268 </span>            :         0x7e0c0280, 0x7e0e0280,</a>
<a name="4269"><span class="lineNum">    4269 </span>            :         0x80808800, 0xbe803200,</a>
<a name="4270"><span class="lineNum">    4270 </span>            :         0xbf84fff5, 0xbf9c0000,</a>
<a name="4271"><span class="lineNum">    4271 </span>            :         0xd28c0001, 0x0001007f,</a>
<a name="4272"><span class="lineNum">    4272 </span>            :         0xd28d0001, 0x0002027e,</a>
<a name="4273"><span class="lineNum">    4273 </span>            :         0x10020288, 0xb8810904,</a>
<a name="4274"><span class="lineNum">    4274 </span>            :         0xb7814000, 0xd1196a01,</a>
<a name="4275"><span class="lineNum">    4275 </span>            :         0x00000301, 0xbe800087,</a>
<a name="4276"><span class="lineNum">    4276 </span>            :         0xbefc00c1, 0xd89c4000,</a>
<a name="4277"><span class="lineNum">    4277 </span>            :         0x00020201, 0xd89cc080,</a>
<a name="4278"><span class="lineNum">    4278 </span>            :         0x00040401, 0x320202ff,</a>
<a name="4279"><span class="lineNum">    4279 </span>            :         0x00000800, 0x80808100,</a>
<a name="4280"><span class="lineNum">    4280 </span>            :         0xbf84fff8, 0x7e020280,</a>
<a name="4281"><span class="lineNum">    4281 </span>            :         0xbf810000, 0x00000000,</a>
<a name="4282"><span class="lineNum">    4282 </span>            : };</a>
<a name="4283"><span class="lineNum">    4283 </span>            : </a>
<a name="4284"><span class="lineNum">    4284 </span>            : static const u32 sgpr_init_compute_shader[] =</a>
<a name="4285"><span class="lineNum">    4285 </span>            : {</a>
<a name="4286"><span class="lineNum">    4286 </span>            :         0xb07c0000, 0xbe8000ff,</a>
<a name="4287"><span class="lineNum">    4287 </span>            :         0x0000005f, 0xbee50080,</a>
<a name="4288"><span class="lineNum">    4288 </span>            :         0xbe812c65, 0xbe822c65,</a>
<a name="4289"><span class="lineNum">    4289 </span>            :         0xbe832c65, 0xbe842c65,</a>
<a name="4290"><span class="lineNum">    4290 </span>            :         0xbe852c65, 0xb77c0005,</a>
<a name="4291"><span class="lineNum">    4291 </span>            :         0x80808500, 0xbf84fff8,</a>
<a name="4292"><span class="lineNum">    4292 </span>            :         0xbe800080, 0xbf810000,</a>
<a name="4293"><span class="lineNum">    4293 </span>            : };</a>
<a name="4294"><span class="lineNum">    4294 </span>            : </a>
<a name="4295"><span class="lineNum">    4295 </span>            : static const u32 vgpr_init_compute_shader_arcturus[] = {</a>
<a name="4296"><span class="lineNum">    4296 </span>            :         0xd3d94000, 0x18000080, 0xd3d94001, 0x18000080, 0xd3d94002, 0x18000080,</a>
<a name="4297"><span class="lineNum">    4297 </span>            :         0xd3d94003, 0x18000080, 0xd3d94004, 0x18000080, 0xd3d94005, 0x18000080,</a>
<a name="4298"><span class="lineNum">    4298 </span>            :         0xd3d94006, 0x18000080, 0xd3d94007, 0x18000080, 0xd3d94008, 0x18000080,</a>
<a name="4299"><span class="lineNum">    4299 </span>            :         0xd3d94009, 0x18000080, 0xd3d9400a, 0x18000080, 0xd3d9400b, 0x18000080,</a>
<a name="4300"><span class="lineNum">    4300 </span>            :         0xd3d9400c, 0x18000080, 0xd3d9400d, 0x18000080, 0xd3d9400e, 0x18000080,</a>
<a name="4301"><span class="lineNum">    4301 </span>            :         0xd3d9400f, 0x18000080, 0xd3d94010, 0x18000080, 0xd3d94011, 0x18000080,</a>
<a name="4302"><span class="lineNum">    4302 </span>            :         0xd3d94012, 0x18000080, 0xd3d94013, 0x18000080, 0xd3d94014, 0x18000080,</a>
<a name="4303"><span class="lineNum">    4303 </span>            :         0xd3d94015, 0x18000080, 0xd3d94016, 0x18000080, 0xd3d94017, 0x18000080,</a>
<a name="4304"><span class="lineNum">    4304 </span>            :         0xd3d94018, 0x18000080, 0xd3d94019, 0x18000080, 0xd3d9401a, 0x18000080,</a>
<a name="4305"><span class="lineNum">    4305 </span>            :         0xd3d9401b, 0x18000080, 0xd3d9401c, 0x18000080, 0xd3d9401d, 0x18000080,</a>
<a name="4306"><span class="lineNum">    4306 </span>            :         0xd3d9401e, 0x18000080, 0xd3d9401f, 0x18000080, 0xd3d94020, 0x18000080,</a>
<a name="4307"><span class="lineNum">    4307 </span>            :         0xd3d94021, 0x18000080, 0xd3d94022, 0x18000080, 0xd3d94023, 0x18000080,</a>
<a name="4308"><span class="lineNum">    4308 </span>            :         0xd3d94024, 0x18000080, 0xd3d94025, 0x18000080, 0xd3d94026, 0x18000080,</a>
<a name="4309"><span class="lineNum">    4309 </span>            :         0xd3d94027, 0x18000080, 0xd3d94028, 0x18000080, 0xd3d94029, 0x18000080,</a>
<a name="4310"><span class="lineNum">    4310 </span>            :         0xd3d9402a, 0x18000080, 0xd3d9402b, 0x18000080, 0xd3d9402c, 0x18000080,</a>
<a name="4311"><span class="lineNum">    4311 </span>            :         0xd3d9402d, 0x18000080, 0xd3d9402e, 0x18000080, 0xd3d9402f, 0x18000080,</a>
<a name="4312"><span class="lineNum">    4312 </span>            :         0xd3d94030, 0x18000080, 0xd3d94031, 0x18000080, 0xd3d94032, 0x18000080,</a>
<a name="4313"><span class="lineNum">    4313 </span>            :         0xd3d94033, 0x18000080, 0xd3d94034, 0x18000080, 0xd3d94035, 0x18000080,</a>
<a name="4314"><span class="lineNum">    4314 </span>            :         0xd3d94036, 0x18000080, 0xd3d94037, 0x18000080, 0xd3d94038, 0x18000080,</a>
<a name="4315"><span class="lineNum">    4315 </span>            :         0xd3d94039, 0x18000080, 0xd3d9403a, 0x18000080, 0xd3d9403b, 0x18000080,</a>
<a name="4316"><span class="lineNum">    4316 </span>            :         0xd3d9403c, 0x18000080, 0xd3d9403d, 0x18000080, 0xd3d9403e, 0x18000080,</a>
<a name="4317"><span class="lineNum">    4317 </span>            :         0xd3d9403f, 0x18000080, 0xd3d94040, 0x18000080, 0xd3d94041, 0x18000080,</a>
<a name="4318"><span class="lineNum">    4318 </span>            :         0xd3d94042, 0x18000080, 0xd3d94043, 0x18000080, 0xd3d94044, 0x18000080,</a>
<a name="4319"><span class="lineNum">    4319 </span>            :         0xd3d94045, 0x18000080, 0xd3d94046, 0x18000080, 0xd3d94047, 0x18000080,</a>
<a name="4320"><span class="lineNum">    4320 </span>            :         0xd3d94048, 0x18000080, 0xd3d94049, 0x18000080, 0xd3d9404a, 0x18000080,</a>
<a name="4321"><span class="lineNum">    4321 </span>            :         0xd3d9404b, 0x18000080, 0xd3d9404c, 0x18000080, 0xd3d9404d, 0x18000080,</a>
<a name="4322"><span class="lineNum">    4322 </span>            :         0xd3d9404e, 0x18000080, 0xd3d9404f, 0x18000080, 0xd3d94050, 0x18000080,</a>
<a name="4323"><span class="lineNum">    4323 </span>            :         0xd3d94051, 0x18000080, 0xd3d94052, 0x18000080, 0xd3d94053, 0x18000080,</a>
<a name="4324"><span class="lineNum">    4324 </span>            :         0xd3d94054, 0x18000080, 0xd3d94055, 0x18000080, 0xd3d94056, 0x18000080,</a>
<a name="4325"><span class="lineNum">    4325 </span>            :         0xd3d94057, 0x18000080, 0xd3d94058, 0x18000080, 0xd3d94059, 0x18000080,</a>
<a name="4326"><span class="lineNum">    4326 </span>            :         0xd3d9405a, 0x18000080, 0xd3d9405b, 0x18000080, 0xd3d9405c, 0x18000080,</a>
<a name="4327"><span class="lineNum">    4327 </span>            :         0xd3d9405d, 0x18000080, 0xd3d9405e, 0x18000080, 0xd3d9405f, 0x18000080,</a>
<a name="4328"><span class="lineNum">    4328 </span>            :         0xd3d94060, 0x18000080, 0xd3d94061, 0x18000080, 0xd3d94062, 0x18000080,</a>
<a name="4329"><span class="lineNum">    4329 </span>            :         0xd3d94063, 0x18000080, 0xd3d94064, 0x18000080, 0xd3d94065, 0x18000080,</a>
<a name="4330"><span class="lineNum">    4330 </span>            :         0xd3d94066, 0x18000080, 0xd3d94067, 0x18000080, 0xd3d94068, 0x18000080,</a>
<a name="4331"><span class="lineNum">    4331 </span>            :         0xd3d94069, 0x18000080, 0xd3d9406a, 0x18000080, 0xd3d9406b, 0x18000080,</a>
<a name="4332"><span class="lineNum">    4332 </span>            :         0xd3d9406c, 0x18000080, 0xd3d9406d, 0x18000080, 0xd3d9406e, 0x18000080,</a>
<a name="4333"><span class="lineNum">    4333 </span>            :         0xd3d9406f, 0x18000080, 0xd3d94070, 0x18000080, 0xd3d94071, 0x18000080,</a>
<a name="4334"><span class="lineNum">    4334 </span>            :         0xd3d94072, 0x18000080, 0xd3d94073, 0x18000080, 0xd3d94074, 0x18000080,</a>
<a name="4335"><span class="lineNum">    4335 </span>            :         0xd3d94075, 0x18000080, 0xd3d94076, 0x18000080, 0xd3d94077, 0x18000080,</a>
<a name="4336"><span class="lineNum">    4336 </span>            :         0xd3d94078, 0x18000080, 0xd3d94079, 0x18000080, 0xd3d9407a, 0x18000080,</a>
<a name="4337"><span class="lineNum">    4337 </span>            :         0xd3d9407b, 0x18000080, 0xd3d9407c, 0x18000080, 0xd3d9407d, 0x18000080,</a>
<a name="4338"><span class="lineNum">    4338 </span>            :         0xd3d9407e, 0x18000080, 0xd3d9407f, 0x18000080, 0xd3d94080, 0x18000080,</a>
<a name="4339"><span class="lineNum">    4339 </span>            :         0xd3d94081, 0x18000080, 0xd3d94082, 0x18000080, 0xd3d94083, 0x18000080,</a>
<a name="4340"><span class="lineNum">    4340 </span>            :         0xd3d94084, 0x18000080, 0xd3d94085, 0x18000080, 0xd3d94086, 0x18000080,</a>
<a name="4341"><span class="lineNum">    4341 </span>            :         0xd3d94087, 0x18000080, 0xd3d94088, 0x18000080, 0xd3d94089, 0x18000080,</a>
<a name="4342"><span class="lineNum">    4342 </span>            :         0xd3d9408a, 0x18000080, 0xd3d9408b, 0x18000080, 0xd3d9408c, 0x18000080,</a>
<a name="4343"><span class="lineNum">    4343 </span>            :         0xd3d9408d, 0x18000080, 0xd3d9408e, 0x18000080, 0xd3d9408f, 0x18000080,</a>
<a name="4344"><span class="lineNum">    4344 </span>            :         0xd3d94090, 0x18000080, 0xd3d94091, 0x18000080, 0xd3d94092, 0x18000080,</a>
<a name="4345"><span class="lineNum">    4345 </span>            :         0xd3d94093, 0x18000080, 0xd3d94094, 0x18000080, 0xd3d94095, 0x18000080,</a>
<a name="4346"><span class="lineNum">    4346 </span>            :         0xd3d94096, 0x18000080, 0xd3d94097, 0x18000080, 0xd3d94098, 0x18000080,</a>
<a name="4347"><span class="lineNum">    4347 </span>            :         0xd3d94099, 0x18000080, 0xd3d9409a, 0x18000080, 0xd3d9409b, 0x18000080,</a>
<a name="4348"><span class="lineNum">    4348 </span>            :         0xd3d9409c, 0x18000080, 0xd3d9409d, 0x18000080, 0xd3d9409e, 0x18000080,</a>
<a name="4349"><span class="lineNum">    4349 </span>            :         0xd3d9409f, 0x18000080, 0xd3d940a0, 0x18000080, 0xd3d940a1, 0x18000080,</a>
<a name="4350"><span class="lineNum">    4350 </span>            :         0xd3d940a2, 0x18000080, 0xd3d940a3, 0x18000080, 0xd3d940a4, 0x18000080,</a>
<a name="4351"><span class="lineNum">    4351 </span>            :         0xd3d940a5, 0x18000080, 0xd3d940a6, 0x18000080, 0xd3d940a7, 0x18000080,</a>
<a name="4352"><span class="lineNum">    4352 </span>            :         0xd3d940a8, 0x18000080, 0xd3d940a9, 0x18000080, 0xd3d940aa, 0x18000080,</a>
<a name="4353"><span class="lineNum">    4353 </span>            :         0xd3d940ab, 0x18000080, 0xd3d940ac, 0x18000080, 0xd3d940ad, 0x18000080,</a>
<a name="4354"><span class="lineNum">    4354 </span>            :         0xd3d940ae, 0x18000080, 0xd3d940af, 0x18000080, 0xd3d940b0, 0x18000080,</a>
<a name="4355"><span class="lineNum">    4355 </span>            :         0xd3d940b1, 0x18000080, 0xd3d940b2, 0x18000080, 0xd3d940b3, 0x18000080,</a>
<a name="4356"><span class="lineNum">    4356 </span>            :         0xd3d940b4, 0x18000080, 0xd3d940b5, 0x18000080, 0xd3d940b6, 0x18000080,</a>
<a name="4357"><span class="lineNum">    4357 </span>            :         0xd3d940b7, 0x18000080, 0xd3d940b8, 0x18000080, 0xd3d940b9, 0x18000080,</a>
<a name="4358"><span class="lineNum">    4358 </span>            :         0xd3d940ba, 0x18000080, 0xd3d940bb, 0x18000080, 0xd3d940bc, 0x18000080,</a>
<a name="4359"><span class="lineNum">    4359 </span>            :         0xd3d940bd, 0x18000080, 0xd3d940be, 0x18000080, 0xd3d940bf, 0x18000080,</a>
<a name="4360"><span class="lineNum">    4360 </span>            :         0xd3d940c0, 0x18000080, 0xd3d940c1, 0x18000080, 0xd3d940c2, 0x18000080,</a>
<a name="4361"><span class="lineNum">    4361 </span>            :         0xd3d940c3, 0x18000080, 0xd3d940c4, 0x18000080, 0xd3d940c5, 0x18000080,</a>
<a name="4362"><span class="lineNum">    4362 </span>            :         0xd3d940c6, 0x18000080, 0xd3d940c7, 0x18000080, 0xd3d940c8, 0x18000080,</a>
<a name="4363"><span class="lineNum">    4363 </span>            :         0xd3d940c9, 0x18000080, 0xd3d940ca, 0x18000080, 0xd3d940cb, 0x18000080,</a>
<a name="4364"><span class="lineNum">    4364 </span>            :         0xd3d940cc, 0x18000080, 0xd3d940cd, 0x18000080, 0xd3d940ce, 0x18000080,</a>
<a name="4365"><span class="lineNum">    4365 </span>            :         0xd3d940cf, 0x18000080, 0xd3d940d0, 0x18000080, 0xd3d940d1, 0x18000080,</a>
<a name="4366"><span class="lineNum">    4366 </span>            :         0xd3d940d2, 0x18000080, 0xd3d940d3, 0x18000080, 0xd3d940d4, 0x18000080,</a>
<a name="4367"><span class="lineNum">    4367 </span>            :         0xd3d940d5, 0x18000080, 0xd3d940d6, 0x18000080, 0xd3d940d7, 0x18000080,</a>
<a name="4368"><span class="lineNum">    4368 </span>            :         0xd3d940d8, 0x18000080, 0xd3d940d9, 0x18000080, 0xd3d940da, 0x18000080,</a>
<a name="4369"><span class="lineNum">    4369 </span>            :         0xd3d940db, 0x18000080, 0xd3d940dc, 0x18000080, 0xd3d940dd, 0x18000080,</a>
<a name="4370"><span class="lineNum">    4370 </span>            :         0xd3d940de, 0x18000080, 0xd3d940df, 0x18000080, 0xd3d940e0, 0x18000080,</a>
<a name="4371"><span class="lineNum">    4371 </span>            :         0xd3d940e1, 0x18000080, 0xd3d940e2, 0x18000080, 0xd3d940e3, 0x18000080,</a>
<a name="4372"><span class="lineNum">    4372 </span>            :         0xd3d940e4, 0x18000080, 0xd3d940e5, 0x18000080, 0xd3d940e6, 0x18000080,</a>
<a name="4373"><span class="lineNum">    4373 </span>            :         0xd3d940e7, 0x18000080, 0xd3d940e8, 0x18000080, 0xd3d940e9, 0x18000080,</a>
<a name="4374"><span class="lineNum">    4374 </span>            :         0xd3d940ea, 0x18000080, 0xd3d940eb, 0x18000080, 0xd3d940ec, 0x18000080,</a>
<a name="4375"><span class="lineNum">    4375 </span>            :         0xd3d940ed, 0x18000080, 0xd3d940ee, 0x18000080, 0xd3d940ef, 0x18000080,</a>
<a name="4376"><span class="lineNum">    4376 </span>            :         0xd3d940f0, 0x18000080, 0xd3d940f1, 0x18000080, 0xd3d940f2, 0x18000080,</a>
<a name="4377"><span class="lineNum">    4377 </span>            :         0xd3d940f3, 0x18000080, 0xd3d940f4, 0x18000080, 0xd3d940f5, 0x18000080,</a>
<a name="4378"><span class="lineNum">    4378 </span>            :         0xd3d940f6, 0x18000080, 0xd3d940f7, 0x18000080, 0xd3d940f8, 0x18000080,</a>
<a name="4379"><span class="lineNum">    4379 </span>            :         0xd3d940f9, 0x18000080, 0xd3d940fa, 0x18000080, 0xd3d940fb, 0x18000080,</a>
<a name="4380"><span class="lineNum">    4380 </span>            :         0xd3d940fc, 0x18000080, 0xd3d940fd, 0x18000080, 0xd3d940fe, 0x18000080,</a>
<a name="4381"><span class="lineNum">    4381 </span>            :         0xd3d940ff, 0x18000080, 0xb07c0000, 0xbe8a00ff, 0x000000f8, 0xbf11080a,</a>
<a name="4382"><span class="lineNum">    4382 </span>            :         0x7e000280, 0x7e020280, 0x7e040280, 0x7e060280, 0x7e080280, 0x7e0a0280,</a>
<a name="4383"><span class="lineNum">    4383 </span>            :         0x7e0c0280, 0x7e0e0280, 0x808a880a, 0xbe80320a, 0xbf84fff5, 0xbf9c0000,</a>
<a name="4384"><span class="lineNum">    4384 </span>            :         0xd28c0001, 0x0001007f, 0xd28d0001, 0x0002027e, 0x10020288, 0xb88b0904,</a>
<a name="4385"><span class="lineNum">    4385 </span>            :         0xb78b4000, 0xd1196a01, 0x00001701, 0xbe8a0087, 0xbefc00c1, 0xd89c4000,</a>
<a name="4386"><span class="lineNum">    4386 </span>            :         0x00020201, 0xd89cc080, 0x00040401, 0x320202ff, 0x00000800, 0x808a810a,</a>
<a name="4387"><span class="lineNum">    4387 </span>            :         0xbf84fff8, 0xbf810000,</a>
<a name="4388"><span class="lineNum">    4388 </span>            : };</a>
<a name="4389"><span class="lineNum">    4389 </span>            : </a>
<a name="4390"><span class="lineNum">    4390 </span>            : /* When below register arrays changed, please update gpr_reg_size,</a>
<a name="4391"><span class="lineNum">    4391 </span>            :   and sec_ded_counter_reg_size in function gfx_v9_0_do_edc_gpr_workarounds,</a>
<a name="4392"><span class="lineNum">    4392 </span>            :   to cover all gfx9 ASICs */</a>
<a name="4393"><span class="lineNum">    4393 </span>            : static const struct soc15_reg_entry vgpr_init_regs[] = {</a>
<a name="4394"><span class="lineNum">    4394 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_RESOURCE_LIMITS), 0x0000000 },</a>
<a name="4395"><span class="lineNum">    4395 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_NUM_THREAD_X), 0x40 },</a>
<a name="4396"><span class="lineNum">    4396 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_NUM_THREAD_Y), 4 },</a>
<a name="4397"><span class="lineNum">    4397 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_NUM_THREAD_Z), 1 },</a>
<a name="4398"><span class="lineNum">    4398 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_PGM_RSRC1), 0x3f },</a>
<a name="4399"><span class="lineNum">    4399 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_PGM_RSRC2), 0x400000 },  /* 64KB LDS */</a>
<a name="4400"><span class="lineNum">    4400 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_STATIC_THREAD_MGMT_SE0), 0xffffffff },</a>
<a name="4401"><span class="lineNum">    4401 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_STATIC_THREAD_MGMT_SE1), 0xffffffff },</a>
<a name="4402"><span class="lineNum">    4402 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_STATIC_THREAD_MGMT_SE2), 0xffffffff },</a>
<a name="4403"><span class="lineNum">    4403 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_STATIC_THREAD_MGMT_SE3), 0xffffffff },</a>
<a name="4404"><span class="lineNum">    4404 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_STATIC_THREAD_MGMT_SE4), 0xffffffff },</a>
<a name="4405"><span class="lineNum">    4405 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_STATIC_THREAD_MGMT_SE5), 0xffffffff },</a>
<a name="4406"><span class="lineNum">    4406 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_STATIC_THREAD_MGMT_SE6), 0xffffffff },</a>
<a name="4407"><span class="lineNum">    4407 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_STATIC_THREAD_MGMT_SE7), 0xffffffff },</a>
<a name="4408"><span class="lineNum">    4408 </span>            : };</a>
<a name="4409"><span class="lineNum">    4409 </span>            : </a>
<a name="4410"><span class="lineNum">    4410 </span>            : static const struct soc15_reg_entry vgpr_init_regs_arcturus[] = {</a>
<a name="4411"><span class="lineNum">    4411 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_RESOURCE_LIMITS), 0x0000000 },</a>
<a name="4412"><span class="lineNum">    4412 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_NUM_THREAD_X), 0x40 },</a>
<a name="4413"><span class="lineNum">    4413 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_NUM_THREAD_Y), 4 },</a>
<a name="4414"><span class="lineNum">    4414 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_NUM_THREAD_Z), 1 },</a>
<a name="4415"><span class="lineNum">    4415 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_PGM_RSRC1), 0xbf },</a>
<a name="4416"><span class="lineNum">    4416 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_PGM_RSRC2), 0x400000 },  /* 64KB LDS */</a>
<a name="4417"><span class="lineNum">    4417 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_STATIC_THREAD_MGMT_SE0), 0xffffffff },</a>
<a name="4418"><span class="lineNum">    4418 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_STATIC_THREAD_MGMT_SE1), 0xffffffff },</a>
<a name="4419"><span class="lineNum">    4419 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_STATIC_THREAD_MGMT_SE2), 0xffffffff },</a>
<a name="4420"><span class="lineNum">    4420 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_STATIC_THREAD_MGMT_SE3), 0xffffffff },</a>
<a name="4421"><span class="lineNum">    4421 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_STATIC_THREAD_MGMT_SE4), 0xffffffff },</a>
<a name="4422"><span class="lineNum">    4422 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_STATIC_THREAD_MGMT_SE5), 0xffffffff },</a>
<a name="4423"><span class="lineNum">    4423 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_STATIC_THREAD_MGMT_SE6), 0xffffffff },</a>
<a name="4424"><span class="lineNum">    4424 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_STATIC_THREAD_MGMT_SE7), 0xffffffff },</a>
<a name="4425"><span class="lineNum">    4425 </span>            : };</a>
<a name="4426"><span class="lineNum">    4426 </span>            : </a>
<a name="4427"><span class="lineNum">    4427 </span>            : static const struct soc15_reg_entry sgpr1_init_regs[] = {</a>
<a name="4428"><span class="lineNum">    4428 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_RESOURCE_LIMITS), 0x0000000 },</a>
<a name="4429"><span class="lineNum">    4429 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_NUM_THREAD_X), 0x40 },</a>
<a name="4430"><span class="lineNum">    4430 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_NUM_THREAD_Y), 8 },</a>
<a name="4431"><span class="lineNum">    4431 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_NUM_THREAD_Z), 1 },</a>
<a name="4432"><span class="lineNum">    4432 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_PGM_RSRC1), 0x240 }, /* (80 GPRS) */</a>
<a name="4433"><span class="lineNum">    4433 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_PGM_RSRC2), 0x0 },</a>
<a name="4434"><span class="lineNum">    4434 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_STATIC_THREAD_MGMT_SE0), 0x000000ff },</a>
<a name="4435"><span class="lineNum">    4435 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_STATIC_THREAD_MGMT_SE1), 0x000000ff },</a>
<a name="4436"><span class="lineNum">    4436 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_STATIC_THREAD_MGMT_SE2), 0x000000ff },</a>
<a name="4437"><span class="lineNum">    4437 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_STATIC_THREAD_MGMT_SE3), 0x000000ff },</a>
<a name="4438"><span class="lineNum">    4438 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_STATIC_THREAD_MGMT_SE4), 0x000000ff },</a>
<a name="4439"><span class="lineNum">    4439 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_STATIC_THREAD_MGMT_SE5), 0x000000ff },</a>
<a name="4440"><span class="lineNum">    4440 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_STATIC_THREAD_MGMT_SE6), 0x000000ff },</a>
<a name="4441"><span class="lineNum">    4441 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_STATIC_THREAD_MGMT_SE7), 0x000000ff },</a>
<a name="4442"><span class="lineNum">    4442 </span>            : };</a>
<a name="4443"><span class="lineNum">    4443 </span>            : </a>
<a name="4444"><span class="lineNum">    4444 </span>            : static const struct soc15_reg_entry sgpr2_init_regs[] = {</a>
<a name="4445"><span class="lineNum">    4445 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_RESOURCE_LIMITS), 0x0000000 },</a>
<a name="4446"><span class="lineNum">    4446 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_NUM_THREAD_X), 0x40 },</a>
<a name="4447"><span class="lineNum">    4447 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_NUM_THREAD_Y), 8 },</a>
<a name="4448"><span class="lineNum">    4448 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_NUM_THREAD_Z), 1 },</a>
<a name="4449"><span class="lineNum">    4449 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_PGM_RSRC1), 0x240 }, /* (80 GPRS) */</a>
<a name="4450"><span class="lineNum">    4450 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_PGM_RSRC2), 0x0 },</a>
<a name="4451"><span class="lineNum">    4451 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_STATIC_THREAD_MGMT_SE0), 0x0000ff00 },</a>
<a name="4452"><span class="lineNum">    4452 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_STATIC_THREAD_MGMT_SE1), 0x0000ff00 },</a>
<a name="4453"><span class="lineNum">    4453 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_STATIC_THREAD_MGMT_SE2), 0x0000ff00 },</a>
<a name="4454"><span class="lineNum">    4454 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_STATIC_THREAD_MGMT_SE3), 0x0000ff00 },</a>
<a name="4455"><span class="lineNum">    4455 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_STATIC_THREAD_MGMT_SE4), 0x0000ff00 },</a>
<a name="4456"><span class="lineNum">    4456 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_STATIC_THREAD_MGMT_SE5), 0x0000ff00 },</a>
<a name="4457"><span class="lineNum">    4457 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_STATIC_THREAD_MGMT_SE6), 0x0000ff00 },</a>
<a name="4458"><span class="lineNum">    4458 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCOMPUTE_STATIC_THREAD_MGMT_SE7), 0x0000ff00 },</a>
<a name="4459"><span class="lineNum">    4459 </span>            : };</a>
<a name="4460"><span class="lineNum">    4460 </span>            : </a>
<a name="4461"><span class="lineNum">    4461 </span>            : static const struct soc15_reg_entry gfx_v9_0_edc_counter_regs[] = {</a>
<a name="4462"><span class="lineNum">    4462 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCPC_EDC_SCRATCH_CNT), 0, 1, 1},</a>
<a name="4463"><span class="lineNum">    4463 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCPC_EDC_UCODE_CNT), 0, 1, 1},</a>
<a name="4464"><span class="lineNum">    4464 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCPF_EDC_ROQ_CNT), 0, 1, 1},</a>
<a name="4465"><span class="lineNum">    4465 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCPF_EDC_TAG_CNT), 0, 1, 1},</a>
<a name="4466"><span class="lineNum">    4466 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCPG_EDC_DMA_CNT), 0, 1, 1},</a>
<a name="4467"><span class="lineNum">    4467 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmCPG_EDC_TAG_CNT), 0, 1, 1},</a>
<a name="4468"><span class="lineNum">    4468 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmDC_EDC_CSINVOC_CNT), 0, 1, 1},</a>
<a name="4469"><span class="lineNum">    4469 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmDC_EDC_RESTORE_CNT), 0, 1, 1},</a>
<a name="4470"><span class="lineNum">    4470 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmDC_EDC_STATE_CNT), 0, 1, 1},</a>
<a name="4471"><span class="lineNum">    4471 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmGDS_EDC_CNT), 0, 1, 1},</a>
<a name="4472"><span class="lineNum">    4472 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmGDS_EDC_GRBM_CNT), 0, 1, 1},</a>
<a name="4473"><span class="lineNum">    4473 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmGDS_EDC_OA_DED), 0, 1, 1},</a>
<a name="4474"><span class="lineNum">    4474 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmSPI_EDC_CNT), 0, 4, 1},</a>
<a name="4475"><span class="lineNum">    4475 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT), 0, 4, 6},</a>
<a name="4476"><span class="lineNum">    4476 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmSQ_EDC_DED_CNT), 0, 4, 16},</a>
<a name="4477"><span class="lineNum">    4477 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmSQ_EDC_INFO), 0, 4, 16},</a>
<a name="4478"><span class="lineNum">    4478 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmSQ_EDC_SEC_CNT), 0, 4, 16},</a>
<a name="4479"><span class="lineNum">    4479 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT), 0, 1, 16},</a>
<a name="4480"><span class="lineNum">    4480 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmTCP_ATC_EDC_GATCL1_CNT), 0, 4, 16},</a>
<a name="4481"><span class="lineNum">    4481 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmTCP_EDC_CNT), 0, 4, 16},</a>
<a name="4482"><span class="lineNum">    4482 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmTCP_EDC_CNT_NEW), 0, 4, 16},</a>
<a name="4483"><span class="lineNum">    4483 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmTD_EDC_CNT), 0, 4, 16},</a>
<a name="4484"><span class="lineNum">    4484 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT2), 0, 4, 6},</a>
<a name="4485"><span class="lineNum">    4485 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmSQ_EDC_CNT), 0, 4, 16},</a>
<a name="4486"><span class="lineNum">    4486 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmTA_EDC_CNT), 0, 4, 16},</a>
<a name="4487"><span class="lineNum">    4487 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmGDS_EDC_OA_PHY_CNT), 0, 1, 1},</a>
<a name="4488"><span class="lineNum">    4488 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmGDS_EDC_OA_PIPE_CNT), 0, 1, 1},</a>
<a name="4489"><span class="lineNum">    4489 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT), 0, 1, 32},</a>
<a name="4490"><span class="lineNum">    4490 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT2), 0, 1, 32},</a>
<a name="4491"><span class="lineNum">    4491 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmTCI_EDC_CNT), 0, 1, 72},</a>
<a name="4492"><span class="lineNum">    4492 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT2), 0, 1, 16},</a>
<a name="4493"><span class="lineNum">    4493 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmTCA_EDC_CNT), 0, 1, 2},</a>
<a name="4494"><span class="lineNum">    4494 </span>            :    { SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT3), 0, 4, 6},</a>
<a name="4495"><span class="lineNum">    4495 </span>            : };</a>
<a name="4496"><span class="lineNum">    4496 </span>            : </a>
<a name="4497"><span class="lineNum">    4497 </span><span class="lineNoCov">          0 : static int gfx_v9_0_do_edc_gds_workarounds(struct amdgpu_device *adev)</span></a>
<a name="4498"><span class="lineNum">    4498 </span>            : {</a>
<a name="4499"><span class="lineNum">    4499 </span><span class="lineNoCov">          0 :         struct amdgpu_ring *ring = &amp;adev-&gt;gfx.compute_ring[0];</span></a>
<a name="4500"><span class="lineNum">    4500 </span>            :         int i, r;</a>
<a name="4501"><span class="lineNum">    4501 </span>            : </a>
<a name="4502"><span class="lineNum">    4502 </span>            :         /* only support when RAS is enabled */</a>
<a name="4503"><span class="lineNum">    4503 </span><span class="lineNoCov">          0 :         if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__GFX))</span></a>
<a name="4504"><span class="lineNum">    4504 </span>            :                 return 0;</a>
<a name="4505"><span class="lineNum">    4505 </span>            : </a>
<a name="4506"><span class="lineNum">    4506 </span><span class="lineNoCov">          0 :         r = amdgpu_ring_alloc(ring, 7);</span></a>
<a name="4507"><span class="lineNum">    4507 </span><span class="lineNoCov">          0 :         if (r) {</span></a>
<a name="4508"><span class="lineNum">    4508 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;amdgpu: GDS workarounds failed to lock ring %s (%d).\n&quot;,</span></a>
<a name="4509"><span class="lineNum">    4509 </span>            :                         ring-&gt;name, r);</a>
<a name="4510"><span class="lineNum">    4510 </span><span class="lineNoCov">          0 :                 return r;</span></a>
<a name="4511"><span class="lineNum">    4511 </span>            :         }</a>
<a name="4512"><span class="lineNum">    4512 </span>            : </a>
<a name="4513"><span class="lineNum">    4513 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmGDS_VMID0_BASE, 0x00000000);</span></a>
<a name="4514"><span class="lineNum">    4514 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmGDS_VMID0_SIZE, adev-&gt;gds.gds_size);</span></a>
<a name="4515"><span class="lineNum">    4515 </span>            : </a>
<a name="4516"><span class="lineNum">    4516 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKET3(PACKET3_DMA_DATA, 5));</span></a>
<a name="4517"><span class="lineNum">    4517 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, (PACKET3_DMA_DATA_CP_SYNC |</span></a>
<a name="4518"><span class="lineNum">    4518 </span>            :                                 PACKET3_DMA_DATA_DST_SEL(1) |</a>
<a name="4519"><span class="lineNum">    4519 </span>            :                                 PACKET3_DMA_DATA_SRC_SEL(2) |</a>
<a name="4520"><span class="lineNum">    4520 </span>            :                                 PACKET3_DMA_DATA_ENGINE(0)));</a>
<a name="4521"><span class="lineNum">    4521 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0);</span></a>
<a name="4522"><span class="lineNum">    4522 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0);</span></a>
<a name="4523"><span class="lineNum">    4523 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0);</span></a>
<a name="4524"><span class="lineNum">    4524 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0);</span></a>
<a name="4525"><span class="lineNum">    4525 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKET3_DMA_DATA_CMD_RAW_WAIT |</span></a>
<a name="4526"><span class="lineNum">    4526 </span><span class="lineNoCov">          0 :                                 adev-&gt;gds.gds_size);</span></a>
<a name="4527"><span class="lineNum">    4527 </span>            : </a>
<a name="4528"><span class="lineNum">    4528 </span><span class="lineNoCov">          0 :         amdgpu_ring_commit(ring);</span></a>
<a name="4529"><span class="lineNum">    4529 </span>            : </a>
<a name="4530"><span class="lineNum">    4530 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;usec_timeout; i++) {</span></a>
<a name="4531"><span class="lineNum">    4531 </span><span class="lineNoCov">          0 :                 if (ring-&gt;wptr == gfx_v9_0_ring_get_rptr_compute(ring))</span></a>
<a name="4532"><span class="lineNum">    4532 </span>            :                         break;</a>
<a name="4533"><span class="lineNum">    4533 </span><span class="lineNoCov">          0 :                 udelay(1);</span></a>
<a name="4534"><span class="lineNum">    4534 </span>            :         }</a>
<a name="4535"><span class="lineNum">    4535 </span>            : </a>
<a name="4536"><span class="lineNum">    4536 </span><span class="lineNoCov">          0 :         if (i &gt;= adev-&gt;usec_timeout)</span></a>
<a name="4537"><span class="lineNum">    4537 </span><span class="lineNoCov">          0 :                 r = -ETIMEDOUT;</span></a>
<a name="4538"><span class="lineNum">    4538 </span>            : </a>
<a name="4539"><span class="lineNum">    4539 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmGDS_VMID0_SIZE, 0x00000000);</span></a>
<a name="4540"><span class="lineNum">    4540 </span>            : </a>
<a name="4541"><span class="lineNum">    4541 </span>            :         return r;</a>
<a name="4542"><span class="lineNum">    4542 </span>            : }</a>
<a name="4543"><span class="lineNum">    4543 </span>            : </a>
<a name="4544"><span class="lineNum">    4544 </span><span class="lineNoCov">          0 : static int gfx_v9_0_do_edc_gpr_workarounds(struct amdgpu_device *adev)</span></a>
<a name="4545"><span class="lineNum">    4545 </span>            : {</a>
<a name="4546"><span class="lineNum">    4546 </span><span class="lineNoCov">          0 :         struct amdgpu_ring *ring = &amp;adev-&gt;gfx.compute_ring[0];</span></a>
<a name="4547"><span class="lineNum">    4547 </span>            :         struct amdgpu_ib ib;</a>
<a name="4548"><span class="lineNum">    4548 </span><span class="lineNoCov">          0 :         struct dma_fence *f = NULL;</span></a>
<a name="4549"><span class="lineNum">    4549 </span>            :         int r, i;</a>
<a name="4550"><span class="lineNum">    4550 </span>            :         unsigned total_size, vgpr_offset, sgpr_offset;</a>
<a name="4551"><span class="lineNum">    4551 </span>            :         u64 gpu_addr;</a>
<a name="4552"><span class="lineNum">    4552 </span>            : </a>
<a name="4553"><span class="lineNum">    4553 </span><span class="lineNoCov">          0 :         int compute_dim_x = adev-&gt;gfx.config.max_shader_engines *</span></a>
<a name="4554"><span class="lineNum">    4554 </span><span class="lineNoCov">          0 :                                                 adev-&gt;gfx.config.max_cu_per_sh *</span></a>
<a name="4555"><span class="lineNum">    4555 </span><span class="lineNoCov">          0 :                                                 adev-&gt;gfx.config.max_sh_per_se;</span></a>
<a name="4556"><span class="lineNum">    4556 </span><span class="lineNoCov">          0 :         int sgpr_work_group_size = 5;</span></a>
<a name="4557"><span class="lineNum">    4557 </span><span class="lineNoCov">          0 :         int gpr_reg_size = adev-&gt;gfx.config.max_shader_engines + 6;</span></a>
<a name="4558"><span class="lineNum">    4558 </span>            :         int vgpr_init_shader_size;</a>
<a name="4559"><span class="lineNum">    4559 </span>            :         const u32 *vgpr_init_shader_ptr;</a>
<a name="4560"><span class="lineNum">    4560 </span>            :         const struct soc15_reg_entry *vgpr_init_regs_ptr;</a>
<a name="4561"><span class="lineNum">    4561 </span>            : </a>
<a name="4562"><span class="lineNum">    4562 </span>            :         /* only support when RAS is enabled */</a>
<a name="4563"><span class="lineNum">    4563 </span><span class="lineNoCov">          0 :         if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__GFX))</span></a>
<a name="4564"><span class="lineNum">    4564 </span>            :                 return 0;</a>
<a name="4565"><span class="lineNum">    4565 </span>            : </a>
<a name="4566"><span class="lineNum">    4566 </span>            :         /* bail if the compute ring is not ready */</a>
<a name="4567"><span class="lineNum">    4567 </span><span class="lineNoCov">          0 :         if (!ring-&gt;sched.ready)</span></a>
<a name="4568"><span class="lineNum">    4568 </span>            :                 return 0;</a>
<a name="4569"><span class="lineNum">    4569 </span>            : </a>
<a name="4570"><span class="lineNum">    4570 </span><span class="lineNoCov">          0 :         if (adev-&gt;ip_versions[GC_HWIP][0] == IP_VERSION(9, 4, 1)) {</span></a>
<a name="4571"><span class="lineNum">    4571 </span>            :                 vgpr_init_shader_ptr = vgpr_init_compute_shader_arcturus;</a>
<a name="4572"><span class="lineNum">    4572 </span>            :                 vgpr_init_shader_size = sizeof(vgpr_init_compute_shader_arcturus);</a>
<a name="4573"><span class="lineNum">    4573 </span>            :                 vgpr_init_regs_ptr = vgpr_init_regs_arcturus;</a>
<a name="4574"><span class="lineNum">    4574 </span>            :         } else {</a>
<a name="4575"><span class="lineNum">    4575 </span><span class="lineNoCov">          0 :                 vgpr_init_shader_ptr = vgpr_init_compute_shader;</span></a>
<a name="4576"><span class="lineNum">    4576 </span><span class="lineNoCov">          0 :                 vgpr_init_shader_size = sizeof(vgpr_init_compute_shader);</span></a>
<a name="4577"><span class="lineNum">    4577 </span><span class="lineNoCov">          0 :                 vgpr_init_regs_ptr = vgpr_init_regs;</span></a>
<a name="4578"><span class="lineNum">    4578 </span>            :         }</a>
<a name="4579"><span class="lineNum">    4579 </span>            : </a>
<a name="4580"><span class="lineNum">    4580 </span><span class="lineNoCov">          0 :         total_size =</span></a>
<a name="4581"><span class="lineNum">    4581 </span><span class="lineNoCov">          0 :                 (gpr_reg_size * 3 + 4 + 5 + 2) * 4; /* VGPRS */</span></a>
<a name="4582"><span class="lineNum">    4582 </span><span class="lineNoCov">          0 :         total_size +=</span></a>
<a name="4583"><span class="lineNum">    4583 </span>            :                 (gpr_reg_size * 3 + 4 + 5 + 2) * 4; /* SGPRS1 */</a>
<a name="4584"><span class="lineNum">    4584 </span><span class="lineNoCov">          0 :         total_size +=</span></a>
<a name="4585"><span class="lineNum">    4585 </span>            :                 (gpr_reg_size * 3 + 4 + 5 + 2) * 4; /* SGPRS2 */</a>
<a name="4586"><span class="lineNum">    4586 </span><span class="lineNoCov">          0 :         total_size = ALIGN(total_size, 256);</span></a>
<a name="4587"><span class="lineNum">    4587 </span><span class="lineNoCov">          0 :         vgpr_offset = total_size;</span></a>
<a name="4588"><span class="lineNum">    4588 </span><span class="lineNoCov">          0 :         total_size += ALIGN(vgpr_init_shader_size, 256);</span></a>
<a name="4589"><span class="lineNum">    4589 </span><span class="lineNoCov">          0 :         sgpr_offset = total_size;</span></a>
<a name="4590"><span class="lineNum">    4590 </span><span class="lineNoCov">          0 :         total_size += sizeof(sgpr_init_compute_shader);</span></a>
<a name="4591"><span class="lineNum">    4591 </span>            : </a>
<a name="4592"><span class="lineNum">    4592 </span>            :         /* allocate an indirect buffer to put the commands in */</a>
<a name="4593"><span class="lineNum">    4593 </span><span class="lineNoCov">          0 :         memset(&amp;ib, 0, sizeof(ib));</span></a>
<a name="4594"><span class="lineNum">    4594 </span><span class="lineNoCov">          0 :         r = amdgpu_ib_get(adev, NULL, total_size,</span></a>
<a name="4595"><span class="lineNum">    4595 </span>            :                                         AMDGPU_IB_POOL_DIRECT, &amp;ib);</a>
<a name="4596"><span class="lineNum">    4596 </span><span class="lineNoCov">          0 :         if (r) {</span></a>
<a name="4597"><span class="lineNum">    4597 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;amdgpu: failed to get ib (%d).\n&quot;, r);</span></a>
<a name="4598"><span class="lineNum">    4598 </span><span class="lineNoCov">          0 :                 return r;</span></a>
<a name="4599"><span class="lineNum">    4599 </span>            :         }</a>
<a name="4600"><span class="lineNum">    4600 </span>            : </a>
<a name="4601"><span class="lineNum">    4601 </span>            :         /* load the compute shaders */</a>
<a name="4602"><span class="lineNum">    4602 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; vgpr_init_shader_size/sizeof(u32); i++)</span></a>
<a name="4603"><span class="lineNum">    4603 </span><span class="lineNoCov">          0 :                 ib.ptr[i + (vgpr_offset / 4)] = vgpr_init_shader_ptr[i];</span></a>
<a name="4604"><span class="lineNum">    4604 </span>            : </a>
<a name="4605"><span class="lineNum">    4605 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(sgpr_init_compute_shader); i++)</span></a>
<a name="4606"><span class="lineNum">    4606 </span><span class="lineNoCov">          0 :                 ib.ptr[i + (sgpr_offset / 4)] = sgpr_init_compute_shader[i];</span></a>
<a name="4607"><span class="lineNum">    4607 </span>            : </a>
<a name="4608"><span class="lineNum">    4608 </span>            :         /* init the ib length to 0 */</a>
<a name="4609"><span class="lineNum">    4609 </span><span class="lineNoCov">          0 :         ib.length_dw = 0;</span></a>
<a name="4610"><span class="lineNum">    4610 </span>            : </a>
<a name="4611"><span class="lineNum">    4611 </span>            :         /* VGPR */</a>
<a name="4612"><span class="lineNum">    4612 </span>            :         /* write the register state for the compute dispatch */</a>
<a name="4613"><span class="lineNum">    4613 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; gpr_reg_size; i++) {</span></a>
<a name="4614"><span class="lineNum">    4614 </span><span class="lineNoCov">          0 :                 ib.ptr[ib.length_dw++] = PACKET3(PACKET3_SET_SH_REG, 1);</span></a>
<a name="4615"><span class="lineNum">    4615 </span><span class="lineNoCov">          0 :                 ib.ptr[ib.length_dw++] = SOC15_REG_ENTRY_OFFSET(vgpr_init_regs_ptr[i])</span></a>
<a name="4616"><span class="lineNum">    4616 </span><span class="lineNoCov">          0 :                                                                 - PACKET3_SET_SH_REG_START;</span></a>
<a name="4617"><span class="lineNum">    4617 </span><span class="lineNoCov">          0 :                 ib.ptr[ib.length_dw++] = vgpr_init_regs_ptr[i].reg_value;</span></a>
<a name="4618"><span class="lineNum">    4618 </span>            :         }</a>
<a name="4619"><span class="lineNum">    4619 </span>            :         /* write the shader start address: mmCOMPUTE_PGM_LO, mmCOMPUTE_PGM_HI */</a>
<a name="4620"><span class="lineNum">    4620 </span><span class="lineNoCov">          0 :         gpu_addr = (ib.gpu_addr + (u64)vgpr_offset) &gt;&gt; 8;</span></a>
<a name="4621"><span class="lineNum">    4621 </span><span class="lineNoCov">          0 :         ib.ptr[ib.length_dw++] = PACKET3(PACKET3_SET_SH_REG, 2);</span></a>
<a name="4622"><span class="lineNum">    4622 </span><span class="lineNoCov">          0 :         ib.ptr[ib.length_dw++] = SOC15_REG_OFFSET(GC, 0, mmCOMPUTE_PGM_LO)</span></a>
<a name="4623"><span class="lineNum">    4623 </span><span class="lineNoCov">          0 :                                                         - PACKET3_SET_SH_REG_START;</span></a>
<a name="4624"><span class="lineNum">    4624 </span><span class="lineNoCov">          0 :         ib.ptr[ib.length_dw++] = lower_32_bits(gpu_addr);</span></a>
<a name="4625"><span class="lineNum">    4625 </span><span class="lineNoCov">          0 :         ib.ptr[ib.length_dw++] = upper_32_bits(gpu_addr);</span></a>
<a name="4626"><span class="lineNum">    4626 </span>            : </a>
<a name="4627"><span class="lineNum">    4627 </span>            :         /* write dispatch packet */</a>
<a name="4628"><span class="lineNum">    4628 </span><span class="lineNoCov">          0 :         ib.ptr[ib.length_dw++] = PACKET3(PACKET3_DISPATCH_DIRECT, 3);</span></a>
<a name="4629"><span class="lineNum">    4629 </span><span class="lineNoCov">          0 :         ib.ptr[ib.length_dw++] = compute_dim_x * 2; /* x */</span></a>
<a name="4630"><span class="lineNum">    4630 </span><span class="lineNoCov">          0 :         ib.ptr[ib.length_dw++] = 1; /* y */</span></a>
<a name="4631"><span class="lineNum">    4631 </span><span class="lineNoCov">          0 :         ib.ptr[ib.length_dw++] = 1; /* z */</span></a>
<a name="4632"><span class="lineNum">    4632 </span><span class="lineNoCov">          0 :         ib.ptr[ib.length_dw++] =</span></a>
<a name="4633"><span class="lineNum">    4633 </span>            :                 REG_SET_FIELD(0, COMPUTE_DISPATCH_INITIATOR, COMPUTE_SHADER_EN, 1);</a>
<a name="4634"><span class="lineNum">    4634 </span>            : </a>
<a name="4635"><span class="lineNum">    4635 </span>            :         /* write CS partial flush packet */</a>
<a name="4636"><span class="lineNum">    4636 </span><span class="lineNoCov">          0 :         ib.ptr[ib.length_dw++] = PACKET3(PACKET3_EVENT_WRITE, 0);</span></a>
<a name="4637"><span class="lineNum">    4637 </span><span class="lineNoCov">          0 :         ib.ptr[ib.length_dw++] = EVENT_TYPE(7) | EVENT_INDEX(4);</span></a>
<a name="4638"><span class="lineNum">    4638 </span>            : </a>
<a name="4639"><span class="lineNum">    4639 </span>            :         /* SGPR1 */</a>
<a name="4640"><span class="lineNum">    4640 </span>            :         /* write the register state for the compute dispatch */</a>
<a name="4641"><span class="lineNum">    4641 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; gpr_reg_size; i++) {</span></a>
<a name="4642"><span class="lineNum">    4642 </span><span class="lineNoCov">          0 :                 ib.ptr[ib.length_dw++] = PACKET3(PACKET3_SET_SH_REG, 1);</span></a>
<a name="4643"><span class="lineNum">    4643 </span><span class="lineNoCov">          0 :                 ib.ptr[ib.length_dw++] = SOC15_REG_ENTRY_OFFSET(sgpr1_init_regs[i])</span></a>
<a name="4644"><span class="lineNum">    4644 </span><span class="lineNoCov">          0 :                                                                 - PACKET3_SET_SH_REG_START;</span></a>
<a name="4645"><span class="lineNum">    4645 </span><span class="lineNoCov">          0 :                 ib.ptr[ib.length_dw++] = sgpr1_init_regs[i].reg_value;</span></a>
<a name="4646"><span class="lineNum">    4646 </span>            :         }</a>
<a name="4647"><span class="lineNum">    4647 </span>            :         /* write the shader start address: mmCOMPUTE_PGM_LO, mmCOMPUTE_PGM_HI */</a>
<a name="4648"><span class="lineNum">    4648 </span><span class="lineNoCov">          0 :         gpu_addr = (ib.gpu_addr + (u64)sgpr_offset) &gt;&gt; 8;</span></a>
<a name="4649"><span class="lineNum">    4649 </span><span class="lineNoCov">          0 :         ib.ptr[ib.length_dw++] = PACKET3(PACKET3_SET_SH_REG, 2);</span></a>
<a name="4650"><span class="lineNum">    4650 </span><span class="lineNoCov">          0 :         ib.ptr[ib.length_dw++] = SOC15_REG_OFFSET(GC, 0, mmCOMPUTE_PGM_LO)</span></a>
<a name="4651"><span class="lineNum">    4651 </span><span class="lineNoCov">          0 :                                                         - PACKET3_SET_SH_REG_START;</span></a>
<a name="4652"><span class="lineNum">    4652 </span><span class="lineNoCov">          0 :         ib.ptr[ib.length_dw++] = lower_32_bits(gpu_addr);</span></a>
<a name="4653"><span class="lineNum">    4653 </span><span class="lineNoCov">          0 :         ib.ptr[ib.length_dw++] = upper_32_bits(gpu_addr);</span></a>
<a name="4654"><span class="lineNum">    4654 </span>            : </a>
<a name="4655"><span class="lineNum">    4655 </span>            :         /* write dispatch packet */</a>
<a name="4656"><span class="lineNum">    4656 </span><span class="lineNoCov">          0 :         ib.ptr[ib.length_dw++] = PACKET3(PACKET3_DISPATCH_DIRECT, 3);</span></a>
<a name="4657"><span class="lineNum">    4657 </span><span class="lineNoCov">          0 :         ib.ptr[ib.length_dw++] = compute_dim_x / 2 * sgpr_work_group_size; /* x */</span></a>
<a name="4658"><span class="lineNum">    4658 </span><span class="lineNoCov">          0 :         ib.ptr[ib.length_dw++] = 1; /* y */</span></a>
<a name="4659"><span class="lineNum">    4659 </span><span class="lineNoCov">          0 :         ib.ptr[ib.length_dw++] = 1; /* z */</span></a>
<a name="4660"><span class="lineNum">    4660 </span><span class="lineNoCov">          0 :         ib.ptr[ib.length_dw++] =</span></a>
<a name="4661"><span class="lineNum">    4661 </span>            :                 REG_SET_FIELD(0, COMPUTE_DISPATCH_INITIATOR, COMPUTE_SHADER_EN, 1);</a>
<a name="4662"><span class="lineNum">    4662 </span>            : </a>
<a name="4663"><span class="lineNum">    4663 </span>            :         /* write CS partial flush packet */</a>
<a name="4664"><span class="lineNum">    4664 </span><span class="lineNoCov">          0 :         ib.ptr[ib.length_dw++] = PACKET3(PACKET3_EVENT_WRITE, 0);</span></a>
<a name="4665"><span class="lineNum">    4665 </span><span class="lineNoCov">          0 :         ib.ptr[ib.length_dw++] = EVENT_TYPE(7) | EVENT_INDEX(4);</span></a>
<a name="4666"><span class="lineNum">    4666 </span>            : </a>
<a name="4667"><span class="lineNum">    4667 </span>            :         /* SGPR2 */</a>
<a name="4668"><span class="lineNum">    4668 </span>            :         /* write the register state for the compute dispatch */</a>
<a name="4669"><span class="lineNum">    4669 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; gpr_reg_size; i++) {</span></a>
<a name="4670"><span class="lineNum">    4670 </span><span class="lineNoCov">          0 :                 ib.ptr[ib.length_dw++] = PACKET3(PACKET3_SET_SH_REG, 1);</span></a>
<a name="4671"><span class="lineNum">    4671 </span><span class="lineNoCov">          0 :                 ib.ptr[ib.length_dw++] = SOC15_REG_ENTRY_OFFSET(sgpr2_init_regs[i])</span></a>
<a name="4672"><span class="lineNum">    4672 </span><span class="lineNoCov">          0 :                                                                 - PACKET3_SET_SH_REG_START;</span></a>
<a name="4673"><span class="lineNum">    4673 </span><span class="lineNoCov">          0 :                 ib.ptr[ib.length_dw++] = sgpr2_init_regs[i].reg_value;</span></a>
<a name="4674"><span class="lineNum">    4674 </span>            :         }</a>
<a name="4675"><span class="lineNum">    4675 </span>            :         /* write the shader start address: mmCOMPUTE_PGM_LO, mmCOMPUTE_PGM_HI */</a>
<a name="4676"><span class="lineNum">    4676 </span><span class="lineNoCov">          0 :         gpu_addr = (ib.gpu_addr + (u64)sgpr_offset) &gt;&gt; 8;</span></a>
<a name="4677"><span class="lineNum">    4677 </span><span class="lineNoCov">          0 :         ib.ptr[ib.length_dw++] = PACKET3(PACKET3_SET_SH_REG, 2);</span></a>
<a name="4678"><span class="lineNum">    4678 </span><span class="lineNoCov">          0 :         ib.ptr[ib.length_dw++] = SOC15_REG_OFFSET(GC, 0, mmCOMPUTE_PGM_LO)</span></a>
<a name="4679"><span class="lineNum">    4679 </span><span class="lineNoCov">          0 :                                                         - PACKET3_SET_SH_REG_START;</span></a>
<a name="4680"><span class="lineNum">    4680 </span><span class="lineNoCov">          0 :         ib.ptr[ib.length_dw++] = lower_32_bits(gpu_addr);</span></a>
<a name="4681"><span class="lineNum">    4681 </span><span class="lineNoCov">          0 :         ib.ptr[ib.length_dw++] = upper_32_bits(gpu_addr);</span></a>
<a name="4682"><span class="lineNum">    4682 </span>            : </a>
<a name="4683"><span class="lineNum">    4683 </span>            :         /* write dispatch packet */</a>
<a name="4684"><span class="lineNum">    4684 </span><span class="lineNoCov">          0 :         ib.ptr[ib.length_dw++] = PACKET3(PACKET3_DISPATCH_DIRECT, 3);</span></a>
<a name="4685"><span class="lineNum">    4685 </span><span class="lineNoCov">          0 :         ib.ptr[ib.length_dw++] = compute_dim_x / 2 * sgpr_work_group_size; /* x */</span></a>
<a name="4686"><span class="lineNum">    4686 </span><span class="lineNoCov">          0 :         ib.ptr[ib.length_dw++] = 1; /* y */</span></a>
<a name="4687"><span class="lineNum">    4687 </span><span class="lineNoCov">          0 :         ib.ptr[ib.length_dw++] = 1; /* z */</span></a>
<a name="4688"><span class="lineNum">    4688 </span><span class="lineNoCov">          0 :         ib.ptr[ib.length_dw++] =</span></a>
<a name="4689"><span class="lineNum">    4689 </span>            :                 REG_SET_FIELD(0, COMPUTE_DISPATCH_INITIATOR, COMPUTE_SHADER_EN, 1);</a>
<a name="4690"><span class="lineNum">    4690 </span>            : </a>
<a name="4691"><span class="lineNum">    4691 </span>            :         /* write CS partial flush packet */</a>
<a name="4692"><span class="lineNum">    4692 </span><span class="lineNoCov">          0 :         ib.ptr[ib.length_dw++] = PACKET3(PACKET3_EVENT_WRITE, 0);</span></a>
<a name="4693"><span class="lineNum">    4693 </span><span class="lineNoCov">          0 :         ib.ptr[ib.length_dw++] = EVENT_TYPE(7) | EVENT_INDEX(4);</span></a>
<a name="4694"><span class="lineNum">    4694 </span>            : </a>
<a name="4695"><span class="lineNum">    4695 </span>            :         /* shedule the ib on the ring */</a>
<a name="4696"><span class="lineNum">    4696 </span><span class="lineNoCov">          0 :         r = amdgpu_ib_schedule(ring, 1, &amp;ib, NULL, &amp;f);</span></a>
<a name="4697"><span class="lineNum">    4697 </span><span class="lineNoCov">          0 :         if (r) {</span></a>
<a name="4698"><span class="lineNum">    4698 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;amdgpu: ib submit failed (%d).\n&quot;, r);</span></a>
<a name="4699"><span class="lineNum">    4699 </span><span class="lineNoCov">          0 :                 goto fail;</span></a>
<a name="4700"><span class="lineNum">    4700 </span>            :         }</a>
<a name="4701"><span class="lineNum">    4701 </span>            : </a>
<a name="4702"><span class="lineNum">    4702 </span>            :         /* wait for the GPU to finish processing the IB */</a>
<a name="4703"><span class="lineNum">    4703 </span><span class="lineNoCov">          0 :         r = dma_fence_wait(f, false);</span></a>
<a name="4704"><span class="lineNum">    4704 </span><span class="lineNoCov">          0 :         if (r) {</span></a>
<a name="4705"><span class="lineNum">    4705 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;amdgpu: fence wait failed (%d).\n&quot;, r);</span></a>
<a name="4706"><span class="lineNum">    4706 </span><span class="lineNoCov">          0 :                 goto fail;</span></a>
<a name="4707"><span class="lineNum">    4707 </span>            :         }</a>
<a name="4708"><span class="lineNum">    4708 </span>            : </a>
<a name="4709"><span class="lineNum">    4709 </span>            : fail:</a>
<a name="4710"><span class="lineNum">    4710 </span><span class="lineNoCov">          0 :         amdgpu_ib_free(adev, &amp;ib, NULL);</span></a>
<a name="4711"><span class="lineNum">    4711 </span><span class="lineNoCov">          0 :         dma_fence_put(f);</span></a>
<a name="4712"><span class="lineNum">    4712 </span>            : </a>
<a name="4713"><span class="lineNum">    4713 </span>            :         return r;</a>
<a name="4714"><span class="lineNum">    4714 </span>            : }</a>
<a name="4715"><span class="lineNum">    4715 </span>            : </a>
<a name="4716"><span class="lineNum">    4716 </span><span class="lineNoCov">          0 : static int gfx_v9_0_early_init(void *handle)</span></a>
<a name="4717"><span class="lineNum">    4717 </span>            : {</a>
<a name="4718"><span class="lineNum">    4718 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="4719"><span class="lineNum">    4719 </span>            : </a>
<a name="4720"><span class="lineNum">    4720 </span><span class="lineNoCov">          0 :         if (adev-&gt;ip_versions[GC_HWIP][0] == IP_VERSION(9, 4, 1) ||</span></a>
<a name="4721"><span class="lineNum">    4721 </span>            :             adev-&gt;ip_versions[GC_HWIP][0] == IP_VERSION(9, 4, 2))</a>
<a name="4722"><span class="lineNum">    4722 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.num_gfx_rings = 0;</span></a>
<a name="4723"><span class="lineNum">    4723 </span>            :         else</a>
<a name="4724"><span class="lineNum">    4724 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.num_gfx_rings = GFX9_NUM_GFX_RINGS;</span></a>
<a name="4725"><span class="lineNum">    4725 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.num_compute_rings = min(amdgpu_gfx_get_num_kcq(adev),</span></a>
<a name="4726"><span class="lineNum">    4726 </span>            :                                           AMDGPU_MAX_COMPUTE_RINGS);</a>
<a name="4727"><span class="lineNum">    4727 </span><span class="lineNoCov">          0 :         gfx_v9_0_set_kiq_pm4_funcs(adev);</span></a>
<a name="4728"><span class="lineNum">    4728 </span><span class="lineNoCov">          0 :         gfx_v9_0_set_ring_funcs(adev);</span></a>
<a name="4729"><span class="lineNum">    4729 </span><span class="lineNoCov">          0 :         gfx_v9_0_set_irq_funcs(adev);</span></a>
<a name="4730"><span class="lineNum">    4730 </span><span class="lineNoCov">          0 :         gfx_v9_0_set_gds_init(adev);</span></a>
<a name="4731"><span class="lineNum">    4731 </span><span class="lineNoCov">          0 :         gfx_v9_0_set_rlc_funcs(adev);</span></a>
<a name="4732"><span class="lineNum">    4732 </span>            : </a>
<a name="4733"><span class="lineNum">    4733 </span>            :         /* init rlcg reg access ctrl */</a>
<a name="4734"><span class="lineNum">    4734 </span><span class="lineNoCov">          0 :         gfx_v9_0_init_rlcg_reg_access_ctrl(adev);</span></a>
<a name="4735"><span class="lineNum">    4735 </span>            : </a>
<a name="4736"><span class="lineNum">    4736 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="4737"><span class="lineNum">    4737 </span>            : }</a>
<a name="4738"><span class="lineNum">    4738 </span>            : </a>
<a name="4739"><span class="lineNum">    4739 </span><span class="lineNoCov">          0 : static int gfx_v9_0_ecc_late_init(void *handle)</span></a>
<a name="4740"><span class="lineNum">    4740 </span>            : {</a>
<a name="4741"><span class="lineNum">    4741 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="4742"><span class="lineNum">    4742 </span>            :         int r;</a>
<a name="4743"><span class="lineNum">    4743 </span>            : </a>
<a name="4744"><span class="lineNum">    4744 </span>            :         /*</a>
<a name="4745"><span class="lineNum">    4745 </span>            :          * Temp workaround to fix the issue that CP firmware fails to</a>
<a name="4746"><span class="lineNum">    4746 </span>            :          * update read pointer when CPDMA is writing clearing operation</a>
<a name="4747"><span class="lineNum">    4747 </span>            :          * to GDS in suspend/resume sequence on several cards. So just</a>
<a name="4748"><span class="lineNum">    4748 </span>            :          * limit this operation in cold boot sequence.</a>
<a name="4749"><span class="lineNum">    4749 </span>            :          */</a>
<a name="4750"><span class="lineNum">    4750 </span><span class="lineNoCov">          0 :         if ((!adev-&gt;in_suspend) &amp;&amp;</span></a>
<a name="4751"><span class="lineNum">    4751 </span><span class="lineNoCov">          0 :             (adev-&gt;gds.gds_size)) {</span></a>
<a name="4752"><span class="lineNum">    4752 </span><span class="lineNoCov">          0 :                 r = gfx_v9_0_do_edc_gds_workarounds(adev);</span></a>
<a name="4753"><span class="lineNum">    4753 </span><span class="lineNoCov">          0 :                 if (r)</span></a>
<a name="4754"><span class="lineNum">    4754 </span>            :                         return r;</a>
<a name="4755"><span class="lineNum">    4755 </span>            :         }</a>
<a name="4756"><span class="lineNum">    4756 </span>            : </a>
<a name="4757"><span class="lineNum">    4757 </span>            :         /* requires IBs so do in late init after IB pool is initialized */</a>
<a name="4758"><span class="lineNum">    4758 </span><span class="lineNoCov">          0 :         if (adev-&gt;ip_versions[GC_HWIP][0] == IP_VERSION(9, 4, 2))</span></a>
<a name="4759"><span class="lineNum">    4759 </span><span class="lineNoCov">          0 :                 r = gfx_v9_4_2_do_edc_gpr_workarounds(adev);</span></a>
<a name="4760"><span class="lineNum">    4760 </span>            :         else</a>
<a name="4761"><span class="lineNum">    4761 </span><span class="lineNoCov">          0 :                 r = gfx_v9_0_do_edc_gpr_workarounds(adev);</span></a>
<a name="4762"><span class="lineNum">    4762 </span>            : </a>
<a name="4763"><span class="lineNum">    4763 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="4764"><span class="lineNum">    4764 </span>            :                 return r;</a>
<a name="4765"><span class="lineNum">    4765 </span>            : </a>
<a name="4766"><span class="lineNum">    4766 </span><span class="lineNoCov">          0 :         if (adev-&gt;gfx.ras &amp;&amp;</span></a>
<a name="4767"><span class="lineNum">    4767 </span><span class="lineNoCov">          0 :             adev-&gt;gfx.ras-&gt;enable_watchdog_timer)</span></a>
<a name="4768"><span class="lineNum">    4768 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.ras-&gt;enable_watchdog_timer(adev);</span></a>
<a name="4769"><span class="lineNum">    4769 </span>            : </a>
<a name="4770"><span class="lineNum">    4770 </span>            :         return 0;</a>
<a name="4771"><span class="lineNum">    4771 </span>            : }</a>
<a name="4772"><span class="lineNum">    4772 </span>            : </a>
<a name="4773"><span class="lineNum">    4773 </span><span class="lineNoCov">          0 : static int gfx_v9_0_late_init(void *handle)</span></a>
<a name="4774"><span class="lineNum">    4774 </span>            : {</a>
<a name="4775"><span class="lineNum">    4775 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="4776"><span class="lineNum">    4776 </span>            :         int r;</a>
<a name="4777"><span class="lineNum">    4777 </span>            : </a>
<a name="4778"><span class="lineNum">    4778 </span><span class="lineNoCov">          0 :         r = amdgpu_irq_get(adev, &amp;adev-&gt;gfx.priv_reg_irq, 0);</span></a>
<a name="4779"><span class="lineNum">    4779 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="4780"><span class="lineNum">    4780 </span>            :                 return r;</a>
<a name="4781"><span class="lineNum">    4781 </span>            : </a>
<a name="4782"><span class="lineNum">    4782 </span><span class="lineNoCov">          0 :         r = amdgpu_irq_get(adev, &amp;adev-&gt;gfx.priv_inst_irq, 0);</span></a>
<a name="4783"><span class="lineNum">    4783 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="4784"><span class="lineNum">    4784 </span>            :                 return r;</a>
<a name="4785"><span class="lineNum">    4785 </span>            : </a>
<a name="4786"><span class="lineNum">    4786 </span><span class="lineNoCov">          0 :         r = gfx_v9_0_ecc_late_init(handle);</span></a>
<a name="4787"><span class="lineNum">    4787 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="4788"><span class="lineNum">    4788 </span>            :                 return r;</a>
<a name="4789"><span class="lineNum">    4789 </span>            : </a>
<a name="4790"><span class="lineNum">    4790 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="4791"><span class="lineNum">    4791 </span>            : }</a>
<a name="4792"><span class="lineNum">    4792 </span>            : </a>
<a name="4793"><span class="lineNum">    4793 </span><span class="lineNoCov">          0 : static bool gfx_v9_0_is_rlc_enabled(struct amdgpu_device *adev)</span></a>
<a name="4794"><span class="lineNum">    4794 </span>            : {</a>
<a name="4795"><span class="lineNum">    4795 </span>            :         uint32_t rlc_setting;</a>
<a name="4796"><span class="lineNum">    4796 </span>            : </a>
<a name="4797"><span class="lineNum">    4797 </span>            :         /* if RLC is not enabled, do nothing */</a>
<a name="4798"><span class="lineNum">    4798 </span><span class="lineNoCov">          0 :         rlc_setting = RREG32_SOC15(GC, 0, mmRLC_CNTL);</span></a>
<a name="4799"><span class="lineNum">    4799 </span><span class="lineNoCov">          0 :         if (!(rlc_setting &amp; RLC_CNTL__RLC_ENABLE_F32_MASK))</span></a>
<a name="4800"><span class="lineNum">    4800 </span>            :                 return false;</a>
<a name="4801"><span class="lineNum">    4801 </span>            : </a>
<a name="4802"><span class="lineNum">    4802 </span><span class="lineNoCov">          0 :         return true;</span></a>
<a name="4803"><span class="lineNum">    4803 </span>            : }</a>
<a name="4804"><span class="lineNum">    4804 </span>            : </a>
<a name="4805"><span class="lineNum">    4805 </span><span class="lineNoCov">          0 : static void gfx_v9_0_set_safe_mode(struct amdgpu_device *adev)</span></a>
<a name="4806"><span class="lineNum">    4806 </span>            : {</a>
<a name="4807"><span class="lineNum">    4807 </span>            :         uint32_t data;</a>
<a name="4808"><span class="lineNum">    4808 </span>            :         unsigned i;</a>
<a name="4809"><span class="lineNum">    4809 </span>            : </a>
<a name="4810"><span class="lineNum">    4810 </span><span class="lineNoCov">          0 :         data = RLC_SAFE_MODE__CMD_MASK;</span></a>
<a name="4811"><span class="lineNum">    4811 </span><span class="lineNoCov">          0 :         data |= (1 &lt;&lt; RLC_SAFE_MODE__MESSAGE__SHIFT);</span></a>
<a name="4812"><span class="lineNum">    4812 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmRLC_SAFE_MODE, data);</span></a>
<a name="4813"><span class="lineNum">    4813 </span>            : </a>
<a name="4814"><span class="lineNum">    4814 </span>            :         /* wait for RLC_SAFE_MODE */</a>
<a name="4815"><span class="lineNum">    4815 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;usec_timeout; i++) {</span></a>
<a name="4816"><span class="lineNum">    4816 </span><span class="lineNoCov">          0 :                 if (!REG_GET_FIELD(RREG32_SOC15(GC, 0, mmRLC_SAFE_MODE), RLC_SAFE_MODE, CMD))</span></a>
<a name="4817"><span class="lineNum">    4817 </span>            :                         break;</a>
<a name="4818"><span class="lineNum">    4818 </span><span class="lineNoCov">          0 :                 udelay(1);</span></a>
<a name="4819"><span class="lineNum">    4819 </span>            :         }</a>
<a name="4820"><span class="lineNum">    4820 </span><span class="lineNoCov">          0 : }</span></a>
<a name="4821"><span class="lineNum">    4821 </span>            : </a>
<a name="4822"><span class="lineNum">    4822 </span><span class="lineNoCov">          0 : static void gfx_v9_0_unset_safe_mode(struct amdgpu_device *adev)</span></a>
<a name="4823"><span class="lineNum">    4823 </span>            : {</a>
<a name="4824"><span class="lineNum">    4824 </span>            :         uint32_t data;</a>
<a name="4825"><span class="lineNum">    4825 </span>            : </a>
<a name="4826"><span class="lineNum">    4826 </span><span class="lineNoCov">          0 :         data = RLC_SAFE_MODE__CMD_MASK;</span></a>
<a name="4827"><span class="lineNum">    4827 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmRLC_SAFE_MODE, data);</span></a>
<a name="4828"><span class="lineNum">    4828 </span><span class="lineNoCov">          0 : }</span></a>
<a name="4829"><span class="lineNum">    4829 </span>            : </a>
<a name="4830"><span class="lineNum">    4830 </span><span class="lineNoCov">          0 : static void gfx_v9_0_update_gfx_cg_power_gating(struct amdgpu_device *adev,</span></a>
<a name="4831"><span class="lineNum">    4831 </span>            :                                                 bool enable)</a>
<a name="4832"><span class="lineNum">    4832 </span>            : {</a>
<a name="4833"><span class="lineNum">    4833 </span><span class="lineNoCov">          0 :         amdgpu_gfx_rlc_enter_safe_mode(adev);</span></a>
<a name="4834"><span class="lineNum">    4834 </span>            : </a>
<a name="4835"><span class="lineNum">    4835 </span><span class="lineNoCov">          0 :         if ((adev-&gt;pg_flags &amp; AMD_PG_SUPPORT_GFX_PG) &amp;&amp; enable) {</span></a>
<a name="4836"><span class="lineNum">    4836 </span><span class="lineNoCov">          0 :                 gfx_v9_0_enable_gfx_cg_power_gating(adev, true);</span></a>
<a name="4837"><span class="lineNum">    4837 </span><span class="lineNoCov">          0 :                 if (adev-&gt;pg_flags &amp; AMD_PG_SUPPORT_GFX_PIPELINE)</span></a>
<a name="4838"><span class="lineNum">    4838 </span><span class="lineNoCov">          0 :                         gfx_v9_0_enable_gfx_pipeline_powergating(adev, true);</span></a>
<a name="4839"><span class="lineNum">    4839 </span>            :         } else {</a>
<a name="4840"><span class="lineNum">    4840 </span><span class="lineNoCov">          0 :                 gfx_v9_0_enable_gfx_cg_power_gating(adev, false);</span></a>
<a name="4841"><span class="lineNum">    4841 </span><span class="lineNoCov">          0 :                 if (adev-&gt;pg_flags &amp; AMD_PG_SUPPORT_GFX_PIPELINE)</span></a>
<a name="4842"><span class="lineNum">    4842 </span><span class="lineNoCov">          0 :                         gfx_v9_0_enable_gfx_pipeline_powergating(adev, false);</span></a>
<a name="4843"><span class="lineNum">    4843 </span>            :         }</a>
<a name="4844"><span class="lineNum">    4844 </span>            : </a>
<a name="4845"><span class="lineNum">    4845 </span><span class="lineNoCov">          0 :         amdgpu_gfx_rlc_exit_safe_mode(adev);</span></a>
<a name="4846"><span class="lineNum">    4846 </span><span class="lineNoCov">          0 : }</span></a>
<a name="4847"><span class="lineNum">    4847 </span>            : </a>
<a name="4848"><span class="lineNum">    4848 </span><span class="lineNoCov">          0 : static void gfx_v9_0_update_gfx_mg_power_gating(struct amdgpu_device *adev,</span></a>
<a name="4849"><span class="lineNum">    4849 </span>            :                                                 bool enable)</a>
<a name="4850"><span class="lineNum">    4850 </span>            : {</a>
<a name="4851"><span class="lineNum">    4851 </span>            :         /* TODO: double check if we need to perform under safe mode */</a>
<a name="4852"><span class="lineNum">    4852 </span>            :         /* gfx_v9_0_enter_rlc_safe_mode(adev); */</a>
<a name="4853"><span class="lineNum">    4853 </span>            : </a>
<a name="4854"><span class="lineNum">    4854 </span><span class="lineNoCov">          0 :         if ((adev-&gt;pg_flags &amp; AMD_PG_SUPPORT_GFX_SMG) &amp;&amp; enable)</span></a>
<a name="4855"><span class="lineNum">    4855 </span><span class="lineNoCov">          0 :                 gfx_v9_0_enable_gfx_static_mg_power_gating(adev, true);</span></a>
<a name="4856"><span class="lineNum">    4856 </span>            :         else</a>
<a name="4857"><span class="lineNum">    4857 </span><span class="lineNoCov">          0 :                 gfx_v9_0_enable_gfx_static_mg_power_gating(adev, false);</span></a>
<a name="4858"><span class="lineNum">    4858 </span>            : </a>
<a name="4859"><span class="lineNum">    4859 </span><span class="lineNoCov">          0 :         if ((adev-&gt;pg_flags &amp; AMD_PG_SUPPORT_GFX_DMG) &amp;&amp; enable)</span></a>
<a name="4860"><span class="lineNum">    4860 </span><span class="lineNoCov">          0 :                 gfx_v9_0_enable_gfx_dynamic_mg_power_gating(adev, true);</span></a>
<a name="4861"><span class="lineNum">    4861 </span>            :         else</a>
<a name="4862"><span class="lineNum">    4862 </span><span class="lineNoCov">          0 :                 gfx_v9_0_enable_gfx_dynamic_mg_power_gating(adev, false);</span></a>
<a name="4863"><span class="lineNum">    4863 </span>            : </a>
<a name="4864"><span class="lineNum">    4864 </span>            :         /* gfx_v9_0_exit_rlc_safe_mode(adev); */</a>
<a name="4865"><span class="lineNum">    4865 </span><span class="lineNoCov">          0 : }</span></a>
<a name="4866"><span class="lineNum">    4866 </span>            : </a>
<a name="4867"><span class="lineNum">    4867 </span><span class="lineNoCov">          0 : static void gfx_v9_0_update_medium_grain_clock_gating(struct amdgpu_device *adev,</span></a>
<a name="4868"><span class="lineNum">    4868 </span>            :                                                       bool enable)</a>
<a name="4869"><span class="lineNum">    4869 </span>            : {</a>
<a name="4870"><span class="lineNum">    4870 </span>            :         uint32_t data, def;</a>
<a name="4871"><span class="lineNum">    4871 </span>            : </a>
<a name="4872"><span class="lineNum">    4872 </span><span class="lineNoCov">          0 :         amdgpu_gfx_rlc_enter_safe_mode(adev);</span></a>
<a name="4873"><span class="lineNum">    4873 </span>            : </a>
<a name="4874"><span class="lineNum">    4874 </span>            :         /* It is disabled by HW by default */</a>
<a name="4875"><span class="lineNum">    4875 </span><span class="lineNoCov">          0 :         if (enable &amp;&amp; (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_GFX_MGCG)) {</span></a>
<a name="4876"><span class="lineNum">    4876 </span>            :                 /* 1 - RLC_CGTT_MGCG_OVERRIDE */</a>
<a name="4877"><span class="lineNum">    4877 </span><span class="lineNoCov">          0 :                 def = data = RREG32_SOC15(GC, 0, mmRLC_CGTT_MGCG_OVERRIDE);</span></a>
<a name="4878"><span class="lineNum">    4878 </span>            : </a>
<a name="4879"><span class="lineNum">    4879 </span><span class="lineNoCov">          0 :                 if (adev-&gt;ip_versions[GC_HWIP][0] != IP_VERSION(9, 2, 1))</span></a>
<a name="4880"><span class="lineNum">    4880 </span><span class="lineNoCov">          0 :                         data &amp;= ~RLC_CGTT_MGCG_OVERRIDE__CPF_CGTT_SCLK_OVERRIDE_MASK;</span></a>
<a name="4881"><span class="lineNum">    4881 </span>            : </a>
<a name="4882"><span class="lineNum">    4882 </span><span class="lineNoCov">          0 :                 data &amp;= ~(RLC_CGTT_MGCG_OVERRIDE__GRBM_CGTT_SCLK_OVERRIDE_MASK |</span></a>
<a name="4883"><span class="lineNum">    4883 </span>            :                           RLC_CGTT_MGCG_OVERRIDE__GFXIP_MGCG_OVERRIDE_MASK |</a>
<a name="4884"><span class="lineNum">    4884 </span>            :                           RLC_CGTT_MGCG_OVERRIDE__GFXIP_MGLS_OVERRIDE_MASK);</a>
<a name="4885"><span class="lineNum">    4885 </span>            : </a>
<a name="4886"><span class="lineNum">    4886 </span>            :                 /* only for Vega10 &amp; Raven1 */</a>
<a name="4887"><span class="lineNum">    4887 </span><span class="lineNoCov">          0 :                 data |= RLC_CGTT_MGCG_OVERRIDE__RLC_CGTT_SCLK_OVERRIDE_MASK;</span></a>
<a name="4888"><span class="lineNum">    4888 </span>            : </a>
<a name="4889"><span class="lineNum">    4889 </span><span class="lineNoCov">          0 :                 if (def != data)</span></a>
<a name="4890"><span class="lineNum">    4890 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(GC, 0, mmRLC_CGTT_MGCG_OVERRIDE, data);</span></a>
<a name="4891"><span class="lineNum">    4891 </span>            : </a>
<a name="4892"><span class="lineNum">    4892 </span>            :                 /* MGLS is a global flag to control all MGLS in GFX */</a>
<a name="4893"><span class="lineNum">    4893 </span><span class="lineNoCov">          0 :                 if (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_GFX_MGLS) {</span></a>
<a name="4894"><span class="lineNum">    4894 </span>            :                         /* 2 - RLC memory Light sleep */</a>
<a name="4895"><span class="lineNum">    4895 </span><span class="lineNoCov">          0 :                         if (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_GFX_RLC_LS) {</span></a>
<a name="4896"><span class="lineNum">    4896 </span><span class="lineNoCov">          0 :                                 def = data = RREG32_SOC15(GC, 0, mmRLC_MEM_SLP_CNTL);</span></a>
<a name="4897"><span class="lineNum">    4897 </span><span class="lineNoCov">          0 :                                 data |= RLC_MEM_SLP_CNTL__RLC_MEM_LS_EN_MASK;</span></a>
<a name="4898"><span class="lineNum">    4898 </span><span class="lineNoCov">          0 :                                 if (def != data)</span></a>
<a name="4899"><span class="lineNum">    4899 </span><span class="lineNoCov">          0 :                                         WREG32_SOC15(GC, 0, mmRLC_MEM_SLP_CNTL, data);</span></a>
<a name="4900"><span class="lineNum">    4900 </span>            :                         }</a>
<a name="4901"><span class="lineNum">    4901 </span>            :                         /* 3 - CP memory Light sleep */</a>
<a name="4902"><span class="lineNum">    4902 </span><span class="lineNoCov">          0 :                         if (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_GFX_CP_LS) {</span></a>
<a name="4903"><span class="lineNum">    4903 </span><span class="lineNoCov">          0 :                                 def = data = RREG32_SOC15(GC, 0, mmCP_MEM_SLP_CNTL);</span></a>
<a name="4904"><span class="lineNum">    4904 </span><span class="lineNoCov">          0 :                                 data |= CP_MEM_SLP_CNTL__CP_MEM_LS_EN_MASK;</span></a>
<a name="4905"><span class="lineNum">    4905 </span><span class="lineNoCov">          0 :                                 if (def != data)</span></a>
<a name="4906"><span class="lineNum">    4906 </span><span class="lineNoCov">          0 :                                         WREG32_SOC15(GC, 0, mmCP_MEM_SLP_CNTL, data);</span></a>
<a name="4907"><span class="lineNum">    4907 </span>            :                         }</a>
<a name="4908"><span class="lineNum">    4908 </span>            :                 }</a>
<a name="4909"><span class="lineNum">    4909 </span>            :         } else {</a>
<a name="4910"><span class="lineNum">    4910 </span>            :                 /* 1 - MGCG_OVERRIDE */</a>
<a name="4911"><span class="lineNum">    4911 </span><span class="lineNoCov">          0 :                 def = data = RREG32_SOC15(GC, 0, mmRLC_CGTT_MGCG_OVERRIDE);</span></a>
<a name="4912"><span class="lineNum">    4912 </span>            : </a>
<a name="4913"><span class="lineNum">    4913 </span><span class="lineNoCov">          0 :                 if (adev-&gt;ip_versions[GC_HWIP][0] != IP_VERSION(9, 2, 1))</span></a>
<a name="4914"><span class="lineNum">    4914 </span><span class="lineNoCov">          0 :                         data |= RLC_CGTT_MGCG_OVERRIDE__CPF_CGTT_SCLK_OVERRIDE_MASK;</span></a>
<a name="4915"><span class="lineNum">    4915 </span>            : </a>
<a name="4916"><span class="lineNum">    4916 </span><span class="lineNoCov">          0 :                 data |= (RLC_CGTT_MGCG_OVERRIDE__RLC_CGTT_SCLK_OVERRIDE_MASK |</span></a>
<a name="4917"><span class="lineNum">    4917 </span>            :                          RLC_CGTT_MGCG_OVERRIDE__GRBM_CGTT_SCLK_OVERRIDE_MASK |</a>
<a name="4918"><span class="lineNum">    4918 </span>            :                          RLC_CGTT_MGCG_OVERRIDE__GFXIP_MGCG_OVERRIDE_MASK |</a>
<a name="4919"><span class="lineNum">    4919 </span>            :                          RLC_CGTT_MGCG_OVERRIDE__GFXIP_MGLS_OVERRIDE_MASK);</a>
<a name="4920"><span class="lineNum">    4920 </span>            : </a>
<a name="4921"><span class="lineNum">    4921 </span><span class="lineNoCov">          0 :                 if (def != data)</span></a>
<a name="4922"><span class="lineNum">    4922 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(GC, 0, mmRLC_CGTT_MGCG_OVERRIDE, data);</span></a>
<a name="4923"><span class="lineNum">    4923 </span>            : </a>
<a name="4924"><span class="lineNum">    4924 </span>            :                 /* 2 - disable MGLS in RLC */</a>
<a name="4925"><span class="lineNum">    4925 </span><span class="lineNoCov">          0 :                 data = RREG32_SOC15(GC, 0, mmRLC_MEM_SLP_CNTL);</span></a>
<a name="4926"><span class="lineNum">    4926 </span><span class="lineNoCov">          0 :                 if (data &amp; RLC_MEM_SLP_CNTL__RLC_MEM_LS_EN_MASK) {</span></a>
<a name="4927"><span class="lineNum">    4927 </span><span class="lineNoCov">          0 :                         data &amp;= ~RLC_MEM_SLP_CNTL__RLC_MEM_LS_EN_MASK;</span></a>
<a name="4928"><span class="lineNum">    4928 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(GC, 0, mmRLC_MEM_SLP_CNTL, data);</span></a>
<a name="4929"><span class="lineNum">    4929 </span>            :                 }</a>
<a name="4930"><span class="lineNum">    4930 </span>            : </a>
<a name="4931"><span class="lineNum">    4931 </span>            :                 /* 3 - disable MGLS in CP */</a>
<a name="4932"><span class="lineNum">    4932 </span><span class="lineNoCov">          0 :                 data = RREG32_SOC15(GC, 0, mmCP_MEM_SLP_CNTL);</span></a>
<a name="4933"><span class="lineNum">    4933 </span><span class="lineNoCov">          0 :                 if (data &amp; CP_MEM_SLP_CNTL__CP_MEM_LS_EN_MASK) {</span></a>
<a name="4934"><span class="lineNum">    4934 </span><span class="lineNoCov">          0 :                         data &amp;= ~CP_MEM_SLP_CNTL__CP_MEM_LS_EN_MASK;</span></a>
<a name="4935"><span class="lineNum">    4935 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(GC, 0, mmCP_MEM_SLP_CNTL, data);</span></a>
<a name="4936"><span class="lineNum">    4936 </span>            :                 }</a>
<a name="4937"><span class="lineNum">    4937 </span>            :         }</a>
<a name="4938"><span class="lineNum">    4938 </span>            : </a>
<a name="4939"><span class="lineNum">    4939 </span><span class="lineNoCov">          0 :         amdgpu_gfx_rlc_exit_safe_mode(adev);</span></a>
<a name="4940"><span class="lineNum">    4940 </span><span class="lineNoCov">          0 : }</span></a>
<a name="4941"><span class="lineNum">    4941 </span>            : </a>
<a name="4942"><span class="lineNum">    4942 </span><span class="lineNoCov">          0 : static void gfx_v9_0_update_3d_clock_gating(struct amdgpu_device *adev,</span></a>
<a name="4943"><span class="lineNum">    4943 </span>            :                                            bool enable)</a>
<a name="4944"><span class="lineNum">    4944 </span>            : {</a>
<a name="4945"><span class="lineNum">    4945 </span>            :         uint32_t data, def;</a>
<a name="4946"><span class="lineNum">    4946 </span>            : </a>
<a name="4947"><span class="lineNum">    4947 </span><span class="lineNoCov">          0 :         if (!adev-&gt;gfx.num_gfx_rings)</span></a>
<a name="4948"><span class="lineNum">    4948 </span>            :                 return;</a>
<a name="4949"><span class="lineNum">    4949 </span>            : </a>
<a name="4950"><span class="lineNum">    4950 </span><span class="lineNoCov">          0 :         amdgpu_gfx_rlc_enter_safe_mode(adev);</span></a>
<a name="4951"><span class="lineNum">    4951 </span>            : </a>
<a name="4952"><span class="lineNum">    4952 </span>            :         /* Enable 3D CGCG/CGLS */</a>
<a name="4953"><span class="lineNum">    4953 </span><span class="lineNoCov">          0 :         if (enable) {</span></a>
<a name="4954"><span class="lineNum">    4954 </span>            :                 /* write cmd to clear cgcg/cgls ov */</a>
<a name="4955"><span class="lineNum">    4955 </span><span class="lineNoCov">          0 :                 def = data = RREG32_SOC15(GC, 0, mmRLC_CGTT_MGCG_OVERRIDE);</span></a>
<a name="4956"><span class="lineNum">    4956 </span>            :                 /* unset CGCG override */</a>
<a name="4957"><span class="lineNum">    4957 </span><span class="lineNoCov">          0 :                 data &amp;= ~RLC_CGTT_MGCG_OVERRIDE__GFXIP_GFX3D_CG_OVERRIDE_MASK;</span></a>
<a name="4958"><span class="lineNum">    4958 </span>            :                 /* update CGCG and CGLS override bits */</a>
<a name="4959"><span class="lineNum">    4959 </span><span class="lineNoCov">          0 :                 if (def != data)</span></a>
<a name="4960"><span class="lineNum">    4960 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(GC, 0, mmRLC_CGTT_MGCG_OVERRIDE, data);</span></a>
<a name="4961"><span class="lineNum">    4961 </span>            : </a>
<a name="4962"><span class="lineNum">    4962 </span>            :                 /* enable 3Dcgcg FSM(0x0000363f) */</a>
<a name="4963"><span class="lineNum">    4963 </span><span class="lineNoCov">          0 :                 def = RREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL_3D);</span></a>
<a name="4964"><span class="lineNum">    4964 </span>            : </a>
<a name="4965"><span class="lineNum">    4965 </span><span class="lineNoCov">          0 :                 if (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_GFX_3D_CGCG)</span></a>
<a name="4966"><span class="lineNum">    4966 </span>            :                         data = (0x36 &lt;&lt; RLC_CGCG_CGLS_CTRL_3D__CGCG_GFX_IDLE_THRESHOLD__SHIFT) |</a>
<a name="4967"><span class="lineNum">    4967 </span>            :                                 RLC_CGCG_CGLS_CTRL_3D__CGCG_EN_MASK;</a>
<a name="4968"><span class="lineNum">    4968 </span>            :                 else</a>
<a name="4969"><span class="lineNum">    4969 </span><span class="lineNoCov">          0 :                         data = 0x0 &lt;&lt; RLC_CGCG_CGLS_CTRL_3D__CGCG_GFX_IDLE_THRESHOLD__SHIFT;</span></a>
<a name="4970"><span class="lineNum">    4970 </span>            : </a>
<a name="4971"><span class="lineNum">    4971 </span><span class="lineNoCov">          0 :                 if (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_GFX_3D_CGLS)</span></a>
<a name="4972"><span class="lineNum">    4972 </span><span class="lineNoCov">          0 :                         data |= (0x000F &lt;&lt; RLC_CGCG_CGLS_CTRL_3D__CGLS_REP_COMPANSAT_DELAY__SHIFT) |</span></a>
<a name="4973"><span class="lineNum">    4973 </span>            :                                 RLC_CGCG_CGLS_CTRL_3D__CGLS_EN_MASK;</a>
<a name="4974"><span class="lineNum">    4974 </span><span class="lineNoCov">          0 :                 if (def != data)</span></a>
<a name="4975"><span class="lineNum">    4975 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL_3D, data);</span></a>
<a name="4976"><span class="lineNum">    4976 </span>            : </a>
<a name="4977"><span class="lineNum">    4977 </span>            :                 /* set IDLE_POLL_COUNT(0x00900100) */</a>
<a name="4978"><span class="lineNum">    4978 </span><span class="lineNoCov">          0 :                 def = RREG32_SOC15(GC, 0, mmCP_RB_WPTR_POLL_CNTL);</span></a>
<a name="4979"><span class="lineNum">    4979 </span><span class="lineNoCov">          0 :                 data = (0x0100 &lt;&lt; CP_RB_WPTR_POLL_CNTL__POLL_FREQUENCY__SHIFT) |</span></a>
<a name="4980"><span class="lineNum">    4980 </span>            :                         (0x0090 &lt;&lt; CP_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT);</a>
<a name="4981"><span class="lineNum">    4981 </span><span class="lineNoCov">          0 :                 if (def != data)</span></a>
<a name="4982"><span class="lineNum">    4982 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(GC, 0, mmCP_RB_WPTR_POLL_CNTL, data);</span></a>
<a name="4983"><span class="lineNum">    4983 </span>            :         } else {</a>
<a name="4984"><span class="lineNum">    4984 </span>            :                 /* Disable CGCG/CGLS */</a>
<a name="4985"><span class="lineNum">    4985 </span><span class="lineNoCov">          0 :                 def = data = RREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL_3D);</span></a>
<a name="4986"><span class="lineNum">    4986 </span>            :                 /* disable cgcg, cgls should be disabled */</a>
<a name="4987"><span class="lineNum">    4987 </span><span class="lineNoCov">          0 :                 data &amp;= ~(RLC_CGCG_CGLS_CTRL_3D__CGCG_EN_MASK |</span></a>
<a name="4988"><span class="lineNum">    4988 </span>            :                           RLC_CGCG_CGLS_CTRL_3D__CGLS_EN_MASK);</a>
<a name="4989"><span class="lineNum">    4989 </span>            :                 /* disable cgcg and cgls in FSM */</a>
<a name="4990"><span class="lineNum">    4990 </span><span class="lineNoCov">          0 :                 if (def != data)</span></a>
<a name="4991"><span class="lineNum">    4991 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL_3D, data);</span></a>
<a name="4992"><span class="lineNum">    4992 </span>            :         }</a>
<a name="4993"><span class="lineNum">    4993 </span>            : </a>
<a name="4994"><span class="lineNum">    4994 </span><span class="lineNoCov">          0 :         amdgpu_gfx_rlc_exit_safe_mode(adev);</span></a>
<a name="4995"><span class="lineNum">    4995 </span>            : }</a>
<a name="4996"><span class="lineNum">    4996 </span>            : </a>
<a name="4997"><span class="lineNum">    4997 </span><span class="lineNoCov">          0 : static void gfx_v9_0_update_coarse_grain_clock_gating(struct amdgpu_device *adev,</span></a>
<a name="4998"><span class="lineNum">    4998 </span>            :                                                       bool enable)</a>
<a name="4999"><span class="lineNum">    4999 </span>            : {</a>
<a name="5000"><span class="lineNum">    5000 </span>            :         uint32_t def, data;</a>
<a name="5001"><span class="lineNum">    5001 </span>            : </a>
<a name="5002"><span class="lineNum">    5002 </span><span class="lineNoCov">          0 :         amdgpu_gfx_rlc_enter_safe_mode(adev);</span></a>
<a name="5003"><span class="lineNum">    5003 </span>            : </a>
<a name="5004"><span class="lineNum">    5004 </span><span class="lineNoCov">          0 :         if (enable &amp;&amp; (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_GFX_CGCG)) {</span></a>
<a name="5005"><span class="lineNum">    5005 </span><span class="lineNoCov">          0 :                 def = data = RREG32_SOC15(GC, 0, mmRLC_CGTT_MGCG_OVERRIDE);</span></a>
<a name="5006"><span class="lineNum">    5006 </span>            :                 /* unset CGCG override */</a>
<a name="5007"><span class="lineNum">    5007 </span><span class="lineNoCov">          0 :                 data &amp;= ~RLC_CGTT_MGCG_OVERRIDE__GFXIP_CGCG_OVERRIDE_MASK;</span></a>
<a name="5008"><span class="lineNum">    5008 </span><span class="lineNoCov">          0 :                 if (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_GFX_CGLS)</span></a>
<a name="5009"><span class="lineNum">    5009 </span><span class="lineNoCov">          0 :                         data &amp;= ~RLC_CGTT_MGCG_OVERRIDE__GFXIP_CGLS_OVERRIDE_MASK;</span></a>
<a name="5010"><span class="lineNum">    5010 </span>            :                 else</a>
<a name="5011"><span class="lineNum">    5011 </span><span class="lineNoCov">          0 :                         data |= RLC_CGTT_MGCG_OVERRIDE__GFXIP_CGLS_OVERRIDE_MASK;</span></a>
<a name="5012"><span class="lineNum">    5012 </span>            :                 /* update CGCG and CGLS override bits */</a>
<a name="5013"><span class="lineNum">    5013 </span><span class="lineNoCov">          0 :                 if (def != data)</span></a>
<a name="5014"><span class="lineNum">    5014 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(GC, 0, mmRLC_CGTT_MGCG_OVERRIDE, data);</span></a>
<a name="5015"><span class="lineNum">    5015 </span>            : </a>
<a name="5016"><span class="lineNum">    5016 </span>            :                 /* enable cgcg FSM(0x0000363F) */</a>
<a name="5017"><span class="lineNum">    5017 </span><span class="lineNoCov">          0 :                 def = RREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL);</span></a>
<a name="5018"><span class="lineNum">    5018 </span>            : </a>
<a name="5019"><span class="lineNum">    5019 </span><span class="lineNoCov">          0 :                 if (adev-&gt;ip_versions[GC_HWIP][0] == IP_VERSION(9, 4, 1))</span></a>
<a name="5020"><span class="lineNum">    5020 </span>            :                         data = (0x2000 &lt;&lt; RLC_CGCG_CGLS_CTRL__CGCG_GFX_IDLE_THRESHOLD__SHIFT) |</a>
<a name="5021"><span class="lineNum">    5021 </span>            :                                 RLC_CGCG_CGLS_CTRL__CGCG_EN_MASK;</a>
<a name="5022"><span class="lineNum">    5022 </span>            :                 else</a>
<a name="5023"><span class="lineNum">    5023 </span><span class="lineNoCov">          0 :                         data = (0x36 &lt;&lt; RLC_CGCG_CGLS_CTRL__CGCG_GFX_IDLE_THRESHOLD__SHIFT) |</span></a>
<a name="5024"><span class="lineNum">    5024 </span>            :                                 RLC_CGCG_CGLS_CTRL__CGCG_EN_MASK;</a>
<a name="5025"><span class="lineNum">    5025 </span><span class="lineNoCov">          0 :                 if (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_GFX_CGLS)</span></a>
<a name="5026"><span class="lineNum">    5026 </span><span class="lineNoCov">          0 :                         data |= (0x000F &lt;&lt; RLC_CGCG_CGLS_CTRL__CGLS_REP_COMPANSAT_DELAY__SHIFT) |</span></a>
<a name="5027"><span class="lineNum">    5027 </span>            :                                 RLC_CGCG_CGLS_CTRL__CGLS_EN_MASK;</a>
<a name="5028"><span class="lineNum">    5028 </span><span class="lineNoCov">          0 :                 if (def != data)</span></a>
<a name="5029"><span class="lineNum">    5029 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL, data);</span></a>
<a name="5030"><span class="lineNum">    5030 </span>            : </a>
<a name="5031"><span class="lineNum">    5031 </span>            :                 /* set IDLE_POLL_COUNT(0x00900100) */</a>
<a name="5032"><span class="lineNum">    5032 </span><span class="lineNoCov">          0 :                 def = RREG32_SOC15(GC, 0, mmCP_RB_WPTR_POLL_CNTL);</span></a>
<a name="5033"><span class="lineNum">    5033 </span><span class="lineNoCov">          0 :                 data = (0x0100 &lt;&lt; CP_RB_WPTR_POLL_CNTL__POLL_FREQUENCY__SHIFT) |</span></a>
<a name="5034"><span class="lineNum">    5034 </span>            :                         (0x0090 &lt;&lt; CP_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT);</a>
<a name="5035"><span class="lineNum">    5035 </span><span class="lineNoCov">          0 :                 if (def != data)</span></a>
<a name="5036"><span class="lineNum">    5036 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(GC, 0, mmCP_RB_WPTR_POLL_CNTL, data);</span></a>
<a name="5037"><span class="lineNum">    5037 </span>            :         } else {</a>
<a name="5038"><span class="lineNum">    5038 </span><span class="lineNoCov">          0 :                 def = data = RREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL);</span></a>
<a name="5039"><span class="lineNum">    5039 </span>            :                 /* reset CGCG/CGLS bits */</a>
<a name="5040"><span class="lineNum">    5040 </span><span class="lineNoCov">          0 :                 data &amp;= ~(RLC_CGCG_CGLS_CTRL__CGCG_EN_MASK | RLC_CGCG_CGLS_CTRL__CGLS_EN_MASK);</span></a>
<a name="5041"><span class="lineNum">    5041 </span>            :                 /* disable cgcg and cgls in FSM */</a>
<a name="5042"><span class="lineNum">    5042 </span><span class="lineNoCov">          0 :                 if (def != data)</span></a>
<a name="5043"><span class="lineNum">    5043 </span><span class="lineNoCov">          0 :                         WREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL, data);</span></a>
<a name="5044"><span class="lineNum">    5044 </span>            :         }</a>
<a name="5045"><span class="lineNum">    5045 </span>            : </a>
<a name="5046"><span class="lineNum">    5046 </span><span class="lineNoCov">          0 :         amdgpu_gfx_rlc_exit_safe_mode(adev);</span></a>
<a name="5047"><span class="lineNum">    5047 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5048"><span class="lineNum">    5048 </span>            : </a>
<a name="5049"><span class="lineNum">    5049 </span><span class="lineNoCov">          0 : static int gfx_v9_0_update_gfx_clock_gating(struct amdgpu_device *adev,</span></a>
<a name="5050"><span class="lineNum">    5050 </span>            :                                             bool enable)</a>
<a name="5051"><span class="lineNum">    5051 </span>            : {</a>
<a name="5052"><span class="lineNum">    5052 </span><span class="lineNoCov">          0 :         if (enable) {</span></a>
<a name="5053"><span class="lineNum">    5053 </span>            :                 /* CGCG/CGLS should be enabled after MGCG/MGLS</a>
<a name="5054"><span class="lineNum">    5054 </span>            :                  * ===  MGCG + MGLS ===</a>
<a name="5055"><span class="lineNum">    5055 </span>            :                  */</a>
<a name="5056"><span class="lineNum">    5056 </span><span class="lineNoCov">          0 :                 gfx_v9_0_update_medium_grain_clock_gating(adev, enable);</span></a>
<a name="5057"><span class="lineNum">    5057 </span>            :                 /* ===  CGCG /CGLS for GFX 3D Only === */</a>
<a name="5058"><span class="lineNum">    5058 </span><span class="lineNoCov">          0 :                 gfx_v9_0_update_3d_clock_gating(adev, enable);</span></a>
<a name="5059"><span class="lineNum">    5059 </span>            :                 /* ===  CGCG + CGLS === */</a>
<a name="5060"><span class="lineNum">    5060 </span><span class="lineNoCov">          0 :                 gfx_v9_0_update_coarse_grain_clock_gating(adev, enable);</span></a>
<a name="5061"><span class="lineNum">    5061 </span>            :         } else {</a>
<a name="5062"><span class="lineNum">    5062 </span>            :                 /* CGCG/CGLS should be disabled before MGCG/MGLS</a>
<a name="5063"><span class="lineNum">    5063 </span>            :                  * ===  CGCG + CGLS ===</a>
<a name="5064"><span class="lineNum">    5064 </span>            :                  */</a>
<a name="5065"><span class="lineNum">    5065 </span><span class="lineNoCov">          0 :                 gfx_v9_0_update_coarse_grain_clock_gating(adev, enable);</span></a>
<a name="5066"><span class="lineNum">    5066 </span>            :                 /* ===  CGCG /CGLS for GFX 3D Only === */</a>
<a name="5067"><span class="lineNum">    5067 </span><span class="lineNoCov">          0 :                 gfx_v9_0_update_3d_clock_gating(adev, enable);</span></a>
<a name="5068"><span class="lineNum">    5068 </span>            :                 /* ===  MGCG + MGLS === */</a>
<a name="5069"><span class="lineNum">    5069 </span><span class="lineNoCov">          0 :                 gfx_v9_0_update_medium_grain_clock_gating(adev, enable);</span></a>
<a name="5070"><span class="lineNum">    5070 </span>            :         }</a>
<a name="5071"><span class="lineNum">    5071 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="5072"><span class="lineNum">    5072 </span>            : }</a>
<a name="5073"><span class="lineNum">    5073 </span>            : </a>
<a name="5074"><span class="lineNum">    5074 </span><span class="lineNoCov">          0 : static void gfx_v9_0_update_spm_vmid(struct amdgpu_device *adev, unsigned vmid)</span></a>
<a name="5075"><span class="lineNum">    5075 </span>            : {</a>
<a name="5076"><span class="lineNum">    5076 </span>            :         u32 reg, data;</a>
<a name="5077"><span class="lineNum">    5077 </span>            : </a>
<a name="5078"><span class="lineNum">    5078 </span><span class="lineNoCov">          0 :         amdgpu_gfx_off_ctrl(adev, false);</span></a>
<a name="5079"><span class="lineNum">    5079 </span>            : </a>
<a name="5080"><span class="lineNum">    5080 </span><span class="lineNoCov">          0 :         reg = SOC15_REG_OFFSET(GC, 0, mmRLC_SPM_MC_CNTL);</span></a>
<a name="5081"><span class="lineNum">    5081 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_is_pp_one_vf(adev))</span></a>
<a name="5082"><span class="lineNum">    5082 </span><span class="lineNoCov">          0 :                 data = RREG32_NO_KIQ(reg);</span></a>
<a name="5083"><span class="lineNum">    5083 </span>            :         else</a>
<a name="5084"><span class="lineNum">    5084 </span><span class="lineNoCov">          0 :                 data = RREG32_SOC15(GC, 0, mmRLC_SPM_MC_CNTL);</span></a>
<a name="5085"><span class="lineNum">    5085 </span>            : </a>
<a name="5086"><span class="lineNum">    5086 </span><span class="lineNoCov">          0 :         data &amp;= ~RLC_SPM_MC_CNTL__RLC_SPM_VMID_MASK;</span></a>
<a name="5087"><span class="lineNum">    5087 </span><span class="lineNoCov">          0 :         data |= (vmid &amp; RLC_SPM_MC_CNTL__RLC_SPM_VMID_MASK) &lt;&lt; RLC_SPM_MC_CNTL__RLC_SPM_VMID__SHIFT;</span></a>
<a name="5088"><span class="lineNum">    5088 </span>            : </a>
<a name="5089"><span class="lineNum">    5089 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_is_pp_one_vf(adev))</span></a>
<a name="5090"><span class="lineNum">    5090 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_NO_KIQ(GC, 0, mmRLC_SPM_MC_CNTL, data);</span></a>
<a name="5091"><span class="lineNum">    5091 </span>            :         else</a>
<a name="5092"><span class="lineNum">    5092 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(GC, 0, mmRLC_SPM_MC_CNTL, data);</span></a>
<a name="5093"><span class="lineNum">    5093 </span>            : </a>
<a name="5094"><span class="lineNum">    5094 </span><span class="lineNoCov">          0 :         amdgpu_gfx_off_ctrl(adev, true);</span></a>
<a name="5095"><span class="lineNum">    5095 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5096"><span class="lineNum">    5096 </span>            : </a>
<a name="5097"><span class="lineNum">    5097 </span>            : static bool gfx_v9_0_check_rlcg_range(struct amdgpu_device *adev,</a>
<a name="5098"><span class="lineNum">    5098 </span>            :                                         uint32_t offset,</a>
<a name="5099"><span class="lineNum">    5099 </span>            :                                         struct soc15_reg_rlcg *entries, int arr_size)</a>
<a name="5100"><span class="lineNum">    5100 </span>            : {</a>
<a name="5101"><span class="lineNum">    5101 </span>            :         int i;</a>
<a name="5102"><span class="lineNum">    5102 </span>            :         uint32_t reg;</a>
<a name="5103"><span class="lineNum">    5103 </span>            : </a>
<a name="5104"><span class="lineNum">    5104 </span>            :         if (!entries)</a>
<a name="5105"><span class="lineNum">    5105 </span>            :                 return false;</a>
<a name="5106"><span class="lineNum">    5106 </span>            : </a>
<a name="5107"><span class="lineNum">    5107 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; arr_size; i++) {</span></a>
<a name="5108"><span class="lineNum">    5108 </span>            :                 const struct soc15_reg_rlcg *entry;</a>
<a name="5109"><span class="lineNum">    5109 </span>            : </a>
<a name="5110"><span class="lineNum">    5110 </span><span class="lineNoCov">          0 :                 entry = &amp;entries[i];</span></a>
<a name="5111"><span class="lineNum">    5111 </span><span class="lineNoCov">          0 :                 reg = adev-&gt;reg_offset[entry-&gt;hwip][entry-&gt;instance][entry-&gt;segment] + entry-&gt;reg;</span></a>
<a name="5112"><span class="lineNum">    5112 </span><span class="lineNoCov">          0 :                 if (offset == reg)</span></a>
<a name="5113"><span class="lineNum">    5113 </span>            :                         return true;</a>
<a name="5114"><span class="lineNum">    5114 </span>            :         }</a>
<a name="5115"><span class="lineNum">    5115 </span>            : </a>
<a name="5116"><span class="lineNum">    5116 </span>            :         return false;</a>
<a name="5117"><span class="lineNum">    5117 </span>            : }</a>
<a name="5118"><span class="lineNum">    5118 </span>            : </a>
<a name="5119"><span class="lineNum">    5119 </span><span class="lineNoCov">          0 : static bool gfx_v9_0_is_rlcg_access_range(struct amdgpu_device *adev, u32 offset)</span></a>
<a name="5120"><span class="lineNum">    5120 </span>            : {</a>
<a name="5121"><span class="lineNum">    5121 </span><span class="lineNoCov">          0 :         return gfx_v9_0_check_rlcg_range(adev, offset,</span></a>
<a name="5122"><span class="lineNum">    5122 </span>            :                                         (void *)rlcg_access_gc_9_0,</a>
<a name="5123"><span class="lineNum">    5123 </span>            :                                         ARRAY_SIZE(rlcg_access_gc_9_0));</a>
<a name="5124"><span class="lineNum">    5124 </span>            : }</a>
<a name="5125"><span class="lineNum">    5125 </span>            : </a>
<a name="5126"><span class="lineNum">    5126 </span>            : static const struct amdgpu_rlc_funcs gfx_v9_0_rlc_funcs = {</a>
<a name="5127"><span class="lineNum">    5127 </span>            :         .is_rlc_enabled = gfx_v9_0_is_rlc_enabled,</a>
<a name="5128"><span class="lineNum">    5128 </span>            :         .set_safe_mode = gfx_v9_0_set_safe_mode,</a>
<a name="5129"><span class="lineNum">    5129 </span>            :         .unset_safe_mode = gfx_v9_0_unset_safe_mode,</a>
<a name="5130"><span class="lineNum">    5130 </span>            :         .init = gfx_v9_0_rlc_init,</a>
<a name="5131"><span class="lineNum">    5131 </span>            :         .get_csb_size = gfx_v9_0_get_csb_size,</a>
<a name="5132"><span class="lineNum">    5132 </span>            :         .get_csb_buffer = gfx_v9_0_get_csb_buffer,</a>
<a name="5133"><span class="lineNum">    5133 </span>            :         .get_cp_table_num = gfx_v9_0_cp_jump_table_num,</a>
<a name="5134"><span class="lineNum">    5134 </span>            :         .resume = gfx_v9_0_rlc_resume,</a>
<a name="5135"><span class="lineNum">    5135 </span>            :         .stop = gfx_v9_0_rlc_stop,</a>
<a name="5136"><span class="lineNum">    5136 </span>            :         .reset = gfx_v9_0_rlc_reset,</a>
<a name="5137"><span class="lineNum">    5137 </span>            :         .start = gfx_v9_0_rlc_start,</a>
<a name="5138"><span class="lineNum">    5138 </span>            :         .update_spm_vmid = gfx_v9_0_update_spm_vmid,</a>
<a name="5139"><span class="lineNum">    5139 </span>            :         .is_rlcg_access_range = gfx_v9_0_is_rlcg_access_range,</a>
<a name="5140"><span class="lineNum">    5140 </span>            : };</a>
<a name="5141"><span class="lineNum">    5141 </span>            : </a>
<a name="5142"><span class="lineNum">    5142 </span><span class="lineNoCov">          0 : static int gfx_v9_0_set_powergating_state(void *handle,</span></a>
<a name="5143"><span class="lineNum">    5143 </span>            :                                           enum amd_powergating_state state)</a>
<a name="5144"><span class="lineNum">    5144 </span>            : {</a>
<a name="5145"><span class="lineNum">    5145 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="5146"><span class="lineNum">    5146 </span><span class="lineNoCov">          0 :         bool enable = (state == AMD_PG_STATE_GATE);</span></a>
<a name="5147"><span class="lineNum">    5147 </span>            : </a>
<a name="5148"><span class="lineNum">    5148 </span><span class="lineNoCov">          0 :         switch (adev-&gt;ip_versions[GC_HWIP][0]) {</span></a>
<a name="5149"><span class="lineNum">    5149 </span>            :         case IP_VERSION(9, 2, 2):</a>
<a name="5150"><span class="lineNum">    5150 </span>            :         case IP_VERSION(9, 1, 0):</a>
<a name="5151"><span class="lineNum">    5151 </span>            :         case IP_VERSION(9, 3, 0):</a>
<a name="5152"><span class="lineNum">    5152 </span><span class="lineNoCov">          0 :                 if (!enable)</span></a>
<a name="5153"><span class="lineNum">    5153 </span><span class="lineNoCov">          0 :                         amdgpu_gfx_off_ctrl(adev, false);</span></a>
<a name="5154"><span class="lineNum">    5154 </span>            : </a>
<a name="5155"><span class="lineNum">    5155 </span><span class="lineNoCov">          0 :                 if (adev-&gt;pg_flags &amp; AMD_PG_SUPPORT_RLC_SMU_HS) {</span></a>
<a name="5156"><span class="lineNum">    5156 </span><span class="lineNoCov">          0 :                         gfx_v9_0_enable_sck_slow_down_on_power_up(adev, true);</span></a>
<a name="5157"><span class="lineNum">    5157 </span><span class="lineNoCov">          0 :                         gfx_v9_0_enable_sck_slow_down_on_power_down(adev, true);</span></a>
<a name="5158"><span class="lineNum">    5158 </span>            :                 } else {</a>
<a name="5159"><span class="lineNum">    5159 </span><span class="lineNoCov">          0 :                         gfx_v9_0_enable_sck_slow_down_on_power_up(adev, false);</span></a>
<a name="5160"><span class="lineNum">    5160 </span><span class="lineNoCov">          0 :                         gfx_v9_0_enable_sck_slow_down_on_power_down(adev, false);</span></a>
<a name="5161"><span class="lineNum">    5161 </span>            :                 }</a>
<a name="5162"><span class="lineNum">    5162 </span>            : </a>
<a name="5163"><span class="lineNum">    5163 </span><span class="lineNoCov">          0 :                 if (adev-&gt;pg_flags &amp; AMD_PG_SUPPORT_CP)</span></a>
<a name="5164"><span class="lineNum">    5164 </span><span class="lineNoCov">          0 :                         gfx_v9_0_enable_cp_power_gating(adev, true);</span></a>
<a name="5165"><span class="lineNum">    5165 </span>            :                 else</a>
<a name="5166"><span class="lineNum">    5166 </span><span class="lineNoCov">          0 :                         gfx_v9_0_enable_cp_power_gating(adev, false);</span></a>
<a name="5167"><span class="lineNum">    5167 </span>            : </a>
<a name="5168"><span class="lineNum">    5168 </span>            :                 /* update gfx cgpg state */</a>
<a name="5169"><span class="lineNum">    5169 </span><span class="lineNoCov">          0 :                 gfx_v9_0_update_gfx_cg_power_gating(adev, enable);</span></a>
<a name="5170"><span class="lineNum">    5170 </span>            : </a>
<a name="5171"><span class="lineNum">    5171 </span>            :                 /* update mgcg state */</a>
<a name="5172"><span class="lineNum">    5172 </span><span class="lineNoCov">          0 :                 gfx_v9_0_update_gfx_mg_power_gating(adev, enable);</span></a>
<a name="5173"><span class="lineNum">    5173 </span>            : </a>
<a name="5174"><span class="lineNum">    5174 </span><span class="lineNoCov">          0 :                 if (enable)</span></a>
<a name="5175"><span class="lineNum">    5175 </span><span class="lineNoCov">          0 :                         amdgpu_gfx_off_ctrl(adev, true);</span></a>
<a name="5176"><span class="lineNum">    5176 </span>            :                 break;</a>
<a name="5177"><span class="lineNum">    5177 </span>            :         case IP_VERSION(9, 2, 1):</a>
<a name="5178"><span class="lineNum">    5178 </span><span class="lineNoCov">          0 :                 amdgpu_gfx_off_ctrl(adev, enable);</span></a>
<a name="5179"><span class="lineNum">    5179 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="5180"><span class="lineNum">    5180 </span>            :         default:</a>
<a name="5181"><span class="lineNum">    5181 </span>            :                 break;</a>
<a name="5182"><span class="lineNum">    5182 </span>            :         }</a>
<a name="5183"><span class="lineNum">    5183 </span>            : </a>
<a name="5184"><span class="lineNum">    5184 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="5185"><span class="lineNum">    5185 </span>            : }</a>
<a name="5186"><span class="lineNum">    5186 </span>            : </a>
<a name="5187"><span class="lineNum">    5187 </span><span class="lineNoCov">          0 : static int gfx_v9_0_set_clockgating_state(void *handle,</span></a>
<a name="5188"><span class="lineNum">    5188 </span>            :                                           enum amd_clockgating_state state)</a>
<a name="5189"><span class="lineNum">    5189 </span>            : {</a>
<a name="5190"><span class="lineNum">    5190 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="5191"><span class="lineNum">    5191 </span>            : </a>
<a name="5192"><span class="lineNum">    5192 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev))</span></a>
<a name="5193"><span class="lineNum">    5193 </span>            :                 return 0;</a>
<a name="5194"><span class="lineNum">    5194 </span>            : </a>
<a name="5195"><span class="lineNum">    5195 </span><span class="lineNoCov">          0 :         switch (adev-&gt;ip_versions[GC_HWIP][0]) {</span></a>
<a name="5196"><span class="lineNum">    5196 </span>            :         case IP_VERSION(9, 0, 1):</a>
<a name="5197"><span class="lineNum">    5197 </span>            :         case IP_VERSION(9, 2, 1):</a>
<a name="5198"><span class="lineNum">    5198 </span>            :         case IP_VERSION(9, 4, 0):</a>
<a name="5199"><span class="lineNum">    5199 </span>            :         case IP_VERSION(9, 2, 2):</a>
<a name="5200"><span class="lineNum">    5200 </span>            :         case IP_VERSION(9, 1, 0):</a>
<a name="5201"><span class="lineNum">    5201 </span>            :         case IP_VERSION(9, 4, 1):</a>
<a name="5202"><span class="lineNum">    5202 </span>            :         case IP_VERSION(9, 3, 0):</a>
<a name="5203"><span class="lineNum">    5203 </span>            :         case IP_VERSION(9, 4, 2):</a>
<a name="5204"><span class="lineNum">    5204 </span><span class="lineNoCov">          0 :                 gfx_v9_0_update_gfx_clock_gating(adev,</span></a>
<a name="5205"><span class="lineNum">    5205 </span>            :                                                  state == AMD_CG_STATE_GATE);</a>
<a name="5206"><span class="lineNum">    5206 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="5207"><span class="lineNum">    5207 </span>            :         default:</a>
<a name="5208"><span class="lineNum">    5208 </span>            :                 break;</a>
<a name="5209"><span class="lineNum">    5209 </span>            :         }</a>
<a name="5210"><span class="lineNum">    5210 </span>            :         return 0;</a>
<a name="5211"><span class="lineNum">    5211 </span>            : }</a>
<a name="5212"><span class="lineNum">    5212 </span>            : </a>
<a name="5213"><span class="lineNum">    5213 </span><span class="lineNoCov">          0 : static void gfx_v9_0_get_clockgating_state(void *handle, u64 *flags)</span></a>
<a name="5214"><span class="lineNum">    5214 </span>            : {</a>
<a name="5215"><span class="lineNum">    5215 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="5216"><span class="lineNum">    5216 </span>            :         int data;</a>
<a name="5217"><span class="lineNum">    5217 </span>            : </a>
<a name="5218"><span class="lineNum">    5218 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev))</span></a>
<a name="5219"><span class="lineNum">    5219 </span><span class="lineNoCov">          0 :                 *flags = 0;</span></a>
<a name="5220"><span class="lineNum">    5220 </span>            : </a>
<a name="5221"><span class="lineNum">    5221 </span>            :         /* AMD_CG_SUPPORT_GFX_MGCG */</a>
<a name="5222"><span class="lineNum">    5222 </span><span class="lineNoCov">          0 :         data = RREG32_KIQ(SOC15_REG_OFFSET(GC, 0, mmRLC_CGTT_MGCG_OVERRIDE));</span></a>
<a name="5223"><span class="lineNum">    5223 </span><span class="lineNoCov">          0 :         if (!(data &amp; RLC_CGTT_MGCG_OVERRIDE__GFXIP_MGCG_OVERRIDE_MASK))</span></a>
<a name="5224"><span class="lineNum">    5224 </span><span class="lineNoCov">          0 :                 *flags |= AMD_CG_SUPPORT_GFX_MGCG;</span></a>
<a name="5225"><span class="lineNum">    5225 </span>            : </a>
<a name="5226"><span class="lineNum">    5226 </span>            :         /* AMD_CG_SUPPORT_GFX_CGCG */</a>
<a name="5227"><span class="lineNum">    5227 </span><span class="lineNoCov">          0 :         data = RREG32_KIQ(SOC15_REG_OFFSET(GC, 0, mmRLC_CGCG_CGLS_CTRL));</span></a>
<a name="5228"><span class="lineNum">    5228 </span><span class="lineNoCov">          0 :         if (data &amp; RLC_CGCG_CGLS_CTRL__CGCG_EN_MASK)</span></a>
<a name="5229"><span class="lineNum">    5229 </span><span class="lineNoCov">          0 :                 *flags |= AMD_CG_SUPPORT_GFX_CGCG;</span></a>
<a name="5230"><span class="lineNum">    5230 </span>            : </a>
<a name="5231"><span class="lineNum">    5231 </span>            :         /* AMD_CG_SUPPORT_GFX_CGLS */</a>
<a name="5232"><span class="lineNum">    5232 </span><span class="lineNoCov">          0 :         if (data &amp; RLC_CGCG_CGLS_CTRL__CGLS_EN_MASK)</span></a>
<a name="5233"><span class="lineNum">    5233 </span><span class="lineNoCov">          0 :                 *flags |= AMD_CG_SUPPORT_GFX_CGLS;</span></a>
<a name="5234"><span class="lineNum">    5234 </span>            : </a>
<a name="5235"><span class="lineNum">    5235 </span>            :         /* AMD_CG_SUPPORT_GFX_RLC_LS */</a>
<a name="5236"><span class="lineNum">    5236 </span><span class="lineNoCov">          0 :         data = RREG32_KIQ(SOC15_REG_OFFSET(GC, 0, mmRLC_MEM_SLP_CNTL));</span></a>
<a name="5237"><span class="lineNum">    5237 </span><span class="lineNoCov">          0 :         if (data &amp; RLC_MEM_SLP_CNTL__RLC_MEM_LS_EN_MASK)</span></a>
<a name="5238"><span class="lineNum">    5238 </span><span class="lineNoCov">          0 :                 *flags |= AMD_CG_SUPPORT_GFX_RLC_LS | AMD_CG_SUPPORT_GFX_MGLS;</span></a>
<a name="5239"><span class="lineNum">    5239 </span>            : </a>
<a name="5240"><span class="lineNum">    5240 </span>            :         /* AMD_CG_SUPPORT_GFX_CP_LS */</a>
<a name="5241"><span class="lineNum">    5241 </span><span class="lineNoCov">          0 :         data = RREG32_KIQ(SOC15_REG_OFFSET(GC, 0, mmCP_MEM_SLP_CNTL));</span></a>
<a name="5242"><span class="lineNum">    5242 </span><span class="lineNoCov">          0 :         if (data &amp; CP_MEM_SLP_CNTL__CP_MEM_LS_EN_MASK)</span></a>
<a name="5243"><span class="lineNum">    5243 </span><span class="lineNoCov">          0 :                 *flags |= AMD_CG_SUPPORT_GFX_CP_LS | AMD_CG_SUPPORT_GFX_MGLS;</span></a>
<a name="5244"><span class="lineNum">    5244 </span>            : </a>
<a name="5245"><span class="lineNum">    5245 </span><span class="lineNoCov">          0 :         if (adev-&gt;ip_versions[GC_HWIP][0] != IP_VERSION(9, 4, 1)) {</span></a>
<a name="5246"><span class="lineNum">    5246 </span>            :                 /* AMD_CG_SUPPORT_GFX_3D_CGCG */</a>
<a name="5247"><span class="lineNum">    5247 </span><span class="lineNoCov">          0 :                 data = RREG32_KIQ(SOC15_REG_OFFSET(GC, 0, mmRLC_CGCG_CGLS_CTRL_3D));</span></a>
<a name="5248"><span class="lineNum">    5248 </span><span class="lineNoCov">          0 :                 if (data &amp; RLC_CGCG_CGLS_CTRL_3D__CGCG_EN_MASK)</span></a>
<a name="5249"><span class="lineNum">    5249 </span><span class="lineNoCov">          0 :                         *flags |= AMD_CG_SUPPORT_GFX_3D_CGCG;</span></a>
<a name="5250"><span class="lineNum">    5250 </span>            : </a>
<a name="5251"><span class="lineNum">    5251 </span>            :                 /* AMD_CG_SUPPORT_GFX_3D_CGLS */</a>
<a name="5252"><span class="lineNum">    5252 </span><span class="lineNoCov">          0 :                 if (data &amp; RLC_CGCG_CGLS_CTRL_3D__CGLS_EN_MASK)</span></a>
<a name="5253"><span class="lineNum">    5253 </span><span class="lineNoCov">          0 :                         *flags |= AMD_CG_SUPPORT_GFX_3D_CGLS;</span></a>
<a name="5254"><span class="lineNum">    5254 </span>            :         }</a>
<a name="5255"><span class="lineNum">    5255 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5256"><span class="lineNum">    5256 </span>            : </a>
<a name="5257"><span class="lineNum">    5257 </span><span class="lineNoCov">          0 : static u64 gfx_v9_0_ring_get_rptr_gfx(struct amdgpu_ring *ring)</span></a>
<a name="5258"><span class="lineNum">    5258 </span>            : {</a>
<a name="5259"><span class="lineNum">    5259 </span><span class="lineNoCov">          0 :         return *ring-&gt;rptr_cpu_addr; /* gfx9 is 32bit rptr*/</span></a>
<a name="5260"><span class="lineNum">    5260 </span>            : }</a>
<a name="5261"><span class="lineNum">    5261 </span>            : </a>
<a name="5262"><span class="lineNum">    5262 </span><span class="lineNoCov">          0 : static u64 gfx_v9_0_ring_get_wptr_gfx(struct amdgpu_ring *ring)</span></a>
<a name="5263"><span class="lineNum">    5263 </span>            : {</a>
<a name="5264"><span class="lineNum">    5264 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="5265"><span class="lineNum">    5265 </span>            :         u64 wptr;</a>
<a name="5266"><span class="lineNum">    5266 </span>            : </a>
<a name="5267"><span class="lineNum">    5267 </span>            :         /* XXX check if swapping is necessary on BE */</a>
<a name="5268"><span class="lineNum">    5268 </span><span class="lineNoCov">          0 :         if (ring-&gt;use_doorbell) {</span></a>
<a name="5269"><span class="lineNum">    5269 </span><span class="lineNoCov">          0 :                 wptr = atomic64_read((atomic64_t *)ring-&gt;wptr_cpu_addr);</span></a>
<a name="5270"><span class="lineNum">    5270 </span>            :         } else {</a>
<a name="5271"><span class="lineNum">    5271 </span><span class="lineNoCov">          0 :                 wptr = RREG32_SOC15(GC, 0, mmCP_RB0_WPTR);</span></a>
<a name="5272"><span class="lineNum">    5272 </span><span class="lineNoCov">          0 :                 wptr += (u64)RREG32_SOC15(GC, 0, mmCP_RB0_WPTR_HI) &lt;&lt; 32;</span></a>
<a name="5273"><span class="lineNum">    5273 </span>            :         }</a>
<a name="5274"><span class="lineNum">    5274 </span>            : </a>
<a name="5275"><span class="lineNum">    5275 </span><span class="lineNoCov">          0 :         return wptr;</span></a>
<a name="5276"><span class="lineNum">    5276 </span>            : }</a>
<a name="5277"><span class="lineNum">    5277 </span>            : </a>
<a name="5278"><span class="lineNum">    5278 </span><span class="lineNoCov">          0 : static void gfx_v9_0_ring_set_wptr_gfx(struct amdgpu_ring *ring)</span></a>
<a name="5279"><span class="lineNum">    5279 </span>            : {</a>
<a name="5280"><span class="lineNum">    5280 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="5281"><span class="lineNum">    5281 </span>            : </a>
<a name="5282"><span class="lineNum">    5282 </span><span class="lineNoCov">          0 :         if (ring-&gt;use_doorbell) {</span></a>
<a name="5283"><span class="lineNum">    5283 </span>            :                 /* XXX check if swapping is necessary on BE */</a>
<a name="5284"><span class="lineNum">    5284 </span><span class="lineNoCov">          0 :                 atomic64_set((atomic64_t *)ring-&gt;wptr_cpu_addr, ring-&gt;wptr);</span></a>
<a name="5285"><span class="lineNum">    5285 </span><span class="lineNoCov">          0 :                 WDOORBELL64(ring-&gt;doorbell_index, ring-&gt;wptr);</span></a>
<a name="5286"><span class="lineNum">    5286 </span>            :         } else {</a>
<a name="5287"><span class="lineNum">    5287 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(GC, 0, mmCP_RB0_WPTR, lower_32_bits(ring-&gt;wptr));</span></a>
<a name="5288"><span class="lineNum">    5288 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(GC, 0, mmCP_RB0_WPTR_HI, upper_32_bits(ring-&gt;wptr));</span></a>
<a name="5289"><span class="lineNum">    5289 </span>            :         }</a>
<a name="5290"><span class="lineNum">    5290 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5291"><span class="lineNum">    5291 </span>            : </a>
<a name="5292"><span class="lineNum">    5292 </span><span class="lineNoCov">          0 : static void gfx_v9_0_ring_emit_hdp_flush(struct amdgpu_ring *ring)</span></a>
<a name="5293"><span class="lineNum">    5293 </span>            : {</a>
<a name="5294"><span class="lineNum">    5294 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="5295"><span class="lineNum">    5295 </span>            :         u32 ref_and_mask, reg_mem_engine;</a>
<a name="5296"><span class="lineNum">    5296 </span><span class="lineNoCov">          0 :         const struct nbio_hdp_flush_reg *nbio_hf_reg = adev-&gt;nbio.hdp_flush_reg;</span></a>
<a name="5297"><span class="lineNum">    5297 </span>            : </a>
<a name="5298"><span class="lineNum">    5298 </span><span class="lineNoCov">          0 :         if (ring-&gt;funcs-&gt;type == AMDGPU_RING_TYPE_COMPUTE) {</span></a>
<a name="5299"><span class="lineNum">    5299 </span><span class="lineNoCov">          0 :                 switch (ring-&gt;me) {</span></a>
<a name="5300"><span class="lineNum">    5300 </span>            :                 case 1:</a>
<a name="5301"><span class="lineNum">    5301 </span><span class="lineNoCov">          0 :                         ref_and_mask = nbio_hf_reg-&gt;ref_and_mask_cp2 &lt;&lt; ring-&gt;pipe;</span></a>
<a name="5302"><span class="lineNum">    5302 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="5303"><span class="lineNum">    5303 </span>            :                 case 2:</a>
<a name="5304"><span class="lineNum">    5304 </span><span class="lineNoCov">          0 :                         ref_and_mask = nbio_hf_reg-&gt;ref_and_mask_cp6 &lt;&lt; ring-&gt;pipe;</span></a>
<a name="5305"><span class="lineNum">    5305 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="5306"><span class="lineNum">    5306 </span>            :                 default:</a>
<a name="5307"><span class="lineNum">    5307 </span>            :                         return;</a>
<a name="5308"><span class="lineNum">    5308 </span>            :                 }</a>
<a name="5309"><span class="lineNum">    5309 </span>            :                 reg_mem_engine = 0;</a>
<a name="5310"><span class="lineNum">    5310 </span>            :         } else {</a>
<a name="5311"><span class="lineNum">    5311 </span><span class="lineNoCov">          0 :                 ref_and_mask = nbio_hf_reg-&gt;ref_and_mask_cp0;</span></a>
<a name="5312"><span class="lineNum">    5312 </span><span class="lineNoCov">          0 :                 reg_mem_engine = 1; /* pfp */</span></a>
<a name="5313"><span class="lineNum">    5313 </span>            :         }</a>
<a name="5314"><span class="lineNum">    5314 </span>            : </a>
<a name="5315"><span class="lineNum">    5315 </span><span class="lineNoCov">          0 :         gfx_v9_0_wait_reg_mem(ring, reg_mem_engine, 0, 1,</span></a>
<a name="5316"><span class="lineNum">    5316 </span><span class="lineNoCov">          0 :                               adev-&gt;nbio.funcs-&gt;get_hdp_flush_req_offset(adev),</span></a>
<a name="5317"><span class="lineNum">    5317 </span><span class="lineNoCov">          0 :                               adev-&gt;nbio.funcs-&gt;get_hdp_flush_done_offset(adev),</span></a>
<a name="5318"><span class="lineNum">    5318 </span>            :                               ref_and_mask, ref_and_mask, 0x20);</a>
<a name="5319"><span class="lineNum">    5319 </span>            : }</a>
<a name="5320"><span class="lineNum">    5320 </span>            : </a>
<a name="5321"><span class="lineNum">    5321 </span><span class="lineNoCov">          0 : static void gfx_v9_0_ring_emit_ib_gfx(struct amdgpu_ring *ring,</span></a>
<a name="5322"><span class="lineNum">    5322 </span>            :                                         struct amdgpu_job *job,</a>
<a name="5323"><span class="lineNum">    5323 </span>            :                                         struct amdgpu_ib *ib,</a>
<a name="5324"><span class="lineNum">    5324 </span>            :                                         uint32_t flags)</a>
<a name="5325"><span class="lineNum">    5325 </span>            : {</a>
<a name="5326"><span class="lineNum">    5326 </span><span class="lineNoCov">          0 :         unsigned vmid = AMDGPU_JOB_GET_VMID(job);</span></a>
<a name="5327"><span class="lineNum">    5327 </span><span class="lineNoCov">          0 :         u32 header, control = 0;</span></a>
<a name="5328"><span class="lineNum">    5328 </span>            : </a>
<a name="5329"><span class="lineNum">    5329 </span><span class="lineNoCov">          0 :         if (ib-&gt;flags &amp; AMDGPU_IB_FLAG_CE)</span></a>
<a name="5330"><span class="lineNum">    5330 </span>            :                 header = PACKET3(PACKET3_INDIRECT_BUFFER_CONST, 2);</a>
<a name="5331"><span class="lineNum">    5331 </span>            :         else</a>
<a name="5332"><span class="lineNum">    5332 </span><span class="lineNoCov">          0 :                 header = PACKET3(PACKET3_INDIRECT_BUFFER, 2);</span></a>
<a name="5333"><span class="lineNum">    5333 </span>            : </a>
<a name="5334"><span class="lineNum">    5334 </span><span class="lineNoCov">          0 :         control |= ib-&gt;length_dw | (vmid &lt;&lt; 24);</span></a>
<a name="5335"><span class="lineNum">    5335 </span>            : </a>
<a name="5336"><span class="lineNum">    5336 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(ring-&gt;adev) &amp;&amp; (ib-&gt;flags &amp; AMDGPU_IB_FLAG_PREEMPT)) {</span></a>
<a name="5337"><span class="lineNum">    5337 </span><span class="lineNoCov">          0 :                 control |= INDIRECT_BUFFER_PRE_ENB(1);</span></a>
<a name="5338"><span class="lineNum">    5338 </span>            : </a>
<a name="5339"><span class="lineNum">    5339 </span><span class="lineNoCov">          0 :                 if (!(ib-&gt;flags &amp; AMDGPU_IB_FLAG_CE) &amp;&amp; vmid)</span></a>
<a name="5340"><span class="lineNum">    5340 </span><span class="lineNoCov">          0 :                         gfx_v9_0_ring_emit_de_meta(ring);</span></a>
<a name="5341"><span class="lineNum">    5341 </span>            :         }</a>
<a name="5342"><span class="lineNum">    5342 </span>            : </a>
<a name="5343"><span class="lineNum">    5343 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, header);</span></a>
<a name="5344"><span class="lineNum">    5344 </span><span class="lineNoCov">          0 :         BUG_ON(ib-&gt;gpu_addr &amp; 0x3); /* Dword align */</span></a>
<a name="5345"><span class="lineNum">    5345 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring,</span></a>
<a name="5346"><span class="lineNum">    5346 </span>            : #ifdef __BIG_ENDIAN</a>
<a name="5347"><span class="lineNum">    5347 </span>            :                 (2 &lt;&lt; 0) |</a>
<a name="5348"><span class="lineNum">    5348 </span>            : #endif</a>
<a name="5349"><span class="lineNum">    5349 </span>            :                 lower_32_bits(ib-&gt;gpu_addr));</a>
<a name="5350"><span class="lineNum">    5350 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, upper_32_bits(ib-&gt;gpu_addr));</span></a>
<a name="5351"><span class="lineNum">    5351 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, control);</span></a>
<a name="5352"><span class="lineNum">    5352 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5353"><span class="lineNum">    5353 </span>            : </a>
<a name="5354"><span class="lineNum">    5354 </span><span class="lineNoCov">          0 : static void gfx_v9_0_ring_emit_ib_compute(struct amdgpu_ring *ring,</span></a>
<a name="5355"><span class="lineNum">    5355 </span>            :                                           struct amdgpu_job *job,</a>
<a name="5356"><span class="lineNum">    5356 </span>            :                                           struct amdgpu_ib *ib,</a>
<a name="5357"><span class="lineNum">    5357 </span>            :                                           uint32_t flags)</a>
<a name="5358"><span class="lineNum">    5358 </span>            : {</a>
<a name="5359"><span class="lineNum">    5359 </span><span class="lineNoCov">          0 :         unsigned vmid = AMDGPU_JOB_GET_VMID(job);</span></a>
<a name="5360"><span class="lineNum">    5360 </span><span class="lineNoCov">          0 :         u32 control = INDIRECT_BUFFER_VALID | ib-&gt;length_dw | (vmid &lt;&lt; 24);</span></a>
<a name="5361"><span class="lineNum">    5361 </span>            : </a>
<a name="5362"><span class="lineNum">    5362 </span>            :         /* Currently, there is a high possibility to get wave ID mismatch</a>
<a name="5363"><span class="lineNum">    5363 </span>            :          * between ME and GDS, leading to a hw deadlock, because ME generates</a>
<a name="5364"><span class="lineNum">    5364 </span>            :          * different wave IDs than the GDS expects. This situation happens</a>
<a name="5365"><span class="lineNum">    5365 </span>            :          * randomly when at least 5 compute pipes use GDS ordered append.</a>
<a name="5366"><span class="lineNum">    5366 </span>            :          * The wave IDs generated by ME are also wrong after suspend/resume.</a>
<a name="5367"><span class="lineNum">    5367 </span>            :          * Those are probably bugs somewhere else in the kernel driver.</a>
<a name="5368"><span class="lineNum">    5368 </span>            :          *</a>
<a name="5369"><span class="lineNum">    5369 </span>            :          * Writing GDS_COMPUTE_MAX_WAVE_ID resets wave ID counters in ME and</a>
<a name="5370"><span class="lineNum">    5370 </span>            :          * GDS to 0 for this ring (me/pipe).</a>
<a name="5371"><span class="lineNum">    5371 </span>            :          */</a>
<a name="5372"><span class="lineNum">    5372 </span><span class="lineNoCov">          0 :         if (ib-&gt;flags &amp; AMDGPU_IB_FLAG_RESET_GDS_MAX_WAVE_ID) {</span></a>
<a name="5373"><span class="lineNum">    5373 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(ring, PACKET3(PACKET3_SET_CONFIG_REG, 1));</span></a>
<a name="5374"><span class="lineNum">    5374 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(ring, mmGDS_COMPUTE_MAX_WAVE_ID);</span></a>
<a name="5375"><span class="lineNum">    5375 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(ring, ring-&gt;adev-&gt;gds.gds_compute_max_wave_id);</span></a>
<a name="5376"><span class="lineNum">    5376 </span>            :         }</a>
<a name="5377"><span class="lineNum">    5377 </span>            : </a>
<a name="5378"><span class="lineNum">    5378 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKET3(PACKET3_INDIRECT_BUFFER, 2));</span></a>
<a name="5379"><span class="lineNum">    5379 </span><span class="lineNoCov">          0 :         BUG_ON(ib-&gt;gpu_addr &amp; 0x3); /* Dword align */</span></a>
<a name="5380"><span class="lineNum">    5380 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring,</span></a>
<a name="5381"><span class="lineNum">    5381 </span>            : #ifdef __BIG_ENDIAN</a>
<a name="5382"><span class="lineNum">    5382 </span>            :                                 (2 &lt;&lt; 0) |</a>
<a name="5383"><span class="lineNum">    5383 </span>            : #endif</a>
<a name="5384"><span class="lineNum">    5384 </span>            :                                 lower_32_bits(ib-&gt;gpu_addr));</a>
<a name="5385"><span class="lineNum">    5385 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, upper_32_bits(ib-&gt;gpu_addr));</span></a>
<a name="5386"><span class="lineNum">    5386 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, control);</span></a>
<a name="5387"><span class="lineNum">    5387 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5388"><span class="lineNum">    5388 </span>            : </a>
<a name="5389"><span class="lineNum">    5389 </span><span class="lineNoCov">          0 : static void gfx_v9_0_ring_emit_fence(struct amdgpu_ring *ring, u64 addr,</span></a>
<a name="5390"><span class="lineNum">    5390 </span>            :                                      u64 seq, unsigned flags)</a>
<a name="5391"><span class="lineNum">    5391 </span>            : {</a>
<a name="5392"><span class="lineNum">    5392 </span><span class="lineNoCov">          0 :         bool write64bit = flags &amp; AMDGPU_FENCE_FLAG_64BIT;</span></a>
<a name="5393"><span class="lineNum">    5393 </span><span class="lineNoCov">          0 :         bool int_sel = flags &amp; AMDGPU_FENCE_FLAG_INT;</span></a>
<a name="5394"><span class="lineNum">    5394 </span><span class="lineNoCov">          0 :         bool writeback = flags &amp; AMDGPU_FENCE_FLAG_TC_WB_ONLY;</span></a>
<a name="5395"><span class="lineNum">    5395 </span>            : </a>
<a name="5396"><span class="lineNum">    5396 </span>            :         /* RELEASE_MEM - flush caches, send int */</a>
<a name="5397"><span class="lineNum">    5397 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKET3(PACKET3_RELEASE_MEM, 6));</span></a>
<a name="5398"><span class="lineNum">    5398 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, ((writeback ? (EOP_TC_WB_ACTION_EN |</span></a>
<a name="5399"><span class="lineNum">    5399 </span>            :                                                EOP_TC_NC_ACTION_EN) :</a>
<a name="5400"><span class="lineNum">    5400 </span>            :                                               (EOP_TCL1_ACTION_EN |</a>
<a name="5401"><span class="lineNum">    5401 </span>            :                                                EOP_TC_ACTION_EN |</a>
<a name="5402"><span class="lineNum">    5402 </span>            :                                                EOP_TC_WB_ACTION_EN |</a>
<a name="5403"><span class="lineNum">    5403 </span>            :                                                EOP_TC_MD_ACTION_EN)) |</a>
<a name="5404"><span class="lineNum">    5404 </span>            :                                  EVENT_TYPE(CACHE_FLUSH_AND_INV_TS_EVENT) |</a>
<a name="5405"><span class="lineNum">    5405 </span>            :                                  EVENT_INDEX(5)));</a>
<a name="5406"><span class="lineNum">    5406 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, DATA_SEL(write64bit ? 2 : 1) | INT_SEL(int_sel ? 2 : 0));</span></a>
<a name="5407"><span class="lineNum">    5407 </span>            : </a>
<a name="5408"><span class="lineNum">    5408 </span>            :         /*</a>
<a name="5409"><span class="lineNum">    5409 </span>            :          * the address should be Qword aligned if 64bit write, Dword</a>
<a name="5410"><span class="lineNum">    5410 </span>            :          * aligned if only send 32bit data low (discard data high)</a>
<a name="5411"><span class="lineNum">    5411 </span>            :          */</a>
<a name="5412"><span class="lineNum">    5412 </span><span class="lineNoCov">          0 :         if (write64bit)</span></a>
<a name="5413"><span class="lineNum">    5413 </span><span class="lineNoCov">          0 :                 BUG_ON(addr &amp; 0x7);</span></a>
<a name="5414"><span class="lineNum">    5414 </span>            :         else</a>
<a name="5415"><span class="lineNum">    5415 </span><span class="lineNoCov">          0 :                 BUG_ON(addr &amp; 0x3);</span></a>
<a name="5416"><span class="lineNum">    5416 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, lower_32_bits(addr));</span></a>
<a name="5417"><span class="lineNum">    5417 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, upper_32_bits(addr));</span></a>
<a name="5418"><span class="lineNum">    5418 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, lower_32_bits(seq));</span></a>
<a name="5419"><span class="lineNum">    5419 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, upper_32_bits(seq));</span></a>
<a name="5420"><span class="lineNum">    5420 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0);</span></a>
<a name="5421"><span class="lineNum">    5421 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5422"><span class="lineNum">    5422 </span>            : </a>
<a name="5423"><span class="lineNum">    5423 </span><span class="lineNoCov">          0 : static void gfx_v9_0_ring_emit_pipeline_sync(struct amdgpu_ring *ring)</span></a>
<a name="5424"><span class="lineNum">    5424 </span>            : {</a>
<a name="5425"><span class="lineNum">    5425 </span><span class="lineNoCov">          0 :         int usepfp = (ring-&gt;funcs-&gt;type == AMDGPU_RING_TYPE_GFX);</span></a>
<a name="5426"><span class="lineNum">    5426 </span><span class="lineNoCov">          0 :         uint32_t seq = ring-&gt;fence_drv.sync_seq;</span></a>
<a name="5427"><span class="lineNum">    5427 </span><span class="lineNoCov">          0 :         uint64_t addr = ring-&gt;fence_drv.gpu_addr;</span></a>
<a name="5428"><span class="lineNum">    5428 </span>            : </a>
<a name="5429"><span class="lineNum">    5429 </span><span class="lineNoCov">          0 :         gfx_v9_0_wait_reg_mem(ring, usepfp, 1, 0,</span></a>
<a name="5430"><span class="lineNum">    5430 </span><span class="lineNoCov">          0 :                               lower_32_bits(addr), upper_32_bits(addr),</span></a>
<a name="5431"><span class="lineNum">    5431 </span>            :                               seq, 0xffffffff, 4);</a>
<a name="5432"><span class="lineNum">    5432 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5433"><span class="lineNum">    5433 </span>            : </a>
<a name="5434"><span class="lineNum">    5434 </span><span class="lineNoCov">          0 : static void gfx_v9_0_ring_emit_vm_flush(struct amdgpu_ring *ring,</span></a>
<a name="5435"><span class="lineNum">    5435 </span>            :                                         unsigned vmid, uint64_t pd_addr)</a>
<a name="5436"><span class="lineNum">    5436 </span>            : {</a>
<a name="5437"><span class="lineNum">    5437 </span><span class="lineNoCov">          0 :         amdgpu_gmc_emit_flush_gpu_tlb(ring, vmid, pd_addr);</span></a>
<a name="5438"><span class="lineNum">    5438 </span>            : </a>
<a name="5439"><span class="lineNum">    5439 </span>            :         /* compute doesn't have PFP */</a>
<a name="5440"><span class="lineNum">    5440 </span><span class="lineNoCov">          0 :         if (ring-&gt;funcs-&gt;type == AMDGPU_RING_TYPE_GFX) {</span></a>
<a name="5441"><span class="lineNum">    5441 </span>            :                 /* sync PFP to ME, otherwise we might get invalid PFP reads */</a>
<a name="5442"><span class="lineNum">    5442 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(ring, PACKET3(PACKET3_PFP_SYNC_ME, 0));</span></a>
<a name="5443"><span class="lineNum">    5443 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(ring, 0x0);</span></a>
<a name="5444"><span class="lineNum">    5444 </span>            :         }</a>
<a name="5445"><span class="lineNum">    5445 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5446"><span class="lineNum">    5446 </span>            : </a>
<a name="5447"><span class="lineNum">    5447 </span><span class="lineNoCov">          0 : static u64 gfx_v9_0_ring_get_rptr_compute(struct amdgpu_ring *ring)</span></a>
<a name="5448"><span class="lineNum">    5448 </span>            : {</a>
<a name="5449"><span class="lineNum">    5449 </span><span class="lineNoCov">          0 :         return *ring-&gt;rptr_cpu_addr; /* gfx9 hardware is 32bit rptr */</span></a>
<a name="5450"><span class="lineNum">    5450 </span>            : }</a>
<a name="5451"><span class="lineNum">    5451 </span>            : </a>
<a name="5452"><span class="lineNum">    5452 </span><span class="lineNoCov">          0 : static u64 gfx_v9_0_ring_get_wptr_compute(struct amdgpu_ring *ring)</span></a>
<a name="5453"><span class="lineNum">    5453 </span>            : {</a>
<a name="5454"><span class="lineNum">    5454 </span>            :         u64 wptr;</a>
<a name="5455"><span class="lineNum">    5455 </span>            : </a>
<a name="5456"><span class="lineNum">    5456 </span>            :         /* XXX check if swapping is necessary on BE */</a>
<a name="5457"><span class="lineNum">    5457 </span><span class="lineNoCov">          0 :         if (ring-&gt;use_doorbell)</span></a>
<a name="5458"><span class="lineNum">    5458 </span><span class="lineNoCov">          0 :                 wptr = atomic64_read((atomic64_t *)ring-&gt;wptr_cpu_addr);</span></a>
<a name="5459"><span class="lineNum">    5459 </span>            :         else</a>
<a name="5460"><span class="lineNum">    5460 </span><span class="lineNoCov">          0 :                 BUG();</span></a>
<a name="5461"><span class="lineNum">    5461 </span><span class="lineNoCov">          0 :         return wptr;</span></a>
<a name="5462"><span class="lineNum">    5462 </span>            : }</a>
<a name="5463"><span class="lineNum">    5463 </span>            : </a>
<a name="5464"><span class="lineNum">    5464 </span><span class="lineNoCov">          0 : static void gfx_v9_0_ring_set_wptr_compute(struct amdgpu_ring *ring)</span></a>
<a name="5465"><span class="lineNum">    5465 </span>            : {</a>
<a name="5466"><span class="lineNum">    5466 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="5467"><span class="lineNum">    5467 </span>            : </a>
<a name="5468"><span class="lineNum">    5468 </span>            :         /* XXX check if swapping is necessary on BE */</a>
<a name="5469"><span class="lineNum">    5469 </span><span class="lineNoCov">          0 :         if (ring-&gt;use_doorbell) {</span></a>
<a name="5470"><span class="lineNum">    5470 </span><span class="lineNoCov">          0 :                 atomic64_set((atomic64_t *)ring-&gt;wptr_cpu_addr, ring-&gt;wptr);</span></a>
<a name="5471"><span class="lineNum">    5471 </span><span class="lineNoCov">          0 :                 WDOORBELL64(ring-&gt;doorbell_index, ring-&gt;wptr);</span></a>
<a name="5472"><span class="lineNum">    5472 </span>            :         } else{</a>
<a name="5473"><span class="lineNum">    5473 </span><span class="lineNoCov">          0 :                 BUG(); /* only DOORBELL method supported on gfx9 now */</span></a>
<a name="5474"><span class="lineNum">    5474 </span>            :         }</a>
<a name="5475"><span class="lineNum">    5475 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5476"><span class="lineNum">    5476 </span>            : </a>
<a name="5477"><span class="lineNum">    5477 </span><span class="lineNoCov">          0 : static void gfx_v9_0_ring_emit_fence_kiq(struct amdgpu_ring *ring, u64 addr,</span></a>
<a name="5478"><span class="lineNum">    5478 </span>            :                                          u64 seq, unsigned int flags)</a>
<a name="5479"><span class="lineNum">    5479 </span>            : {</a>
<a name="5480"><span class="lineNum">    5480 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="5481"><span class="lineNum">    5481 </span>            : </a>
<a name="5482"><span class="lineNum">    5482 </span>            :         /* we only allocate 32bit for each seq wb address */</a>
<a name="5483"><span class="lineNum">    5483 </span><span class="lineNoCov">          0 :         BUG_ON(flags &amp; AMDGPU_FENCE_FLAG_64BIT);</span></a>
<a name="5484"><span class="lineNum">    5484 </span>            : </a>
<a name="5485"><span class="lineNum">    5485 </span>            :         /* write fence seq to the &quot;addr&quot; */</a>
<a name="5486"><span class="lineNum">    5486 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKET3(PACKET3_WRITE_DATA, 3));</span></a>
<a name="5487"><span class="lineNum">    5487 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, (WRITE_DATA_ENGINE_SEL(0) |</span></a>
<a name="5488"><span class="lineNum">    5488 </span>            :                                  WRITE_DATA_DST_SEL(5) | WR_CONFIRM));</a>
<a name="5489"><span class="lineNum">    5489 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, lower_32_bits(addr));</span></a>
<a name="5490"><span class="lineNum">    5490 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, upper_32_bits(addr));</span></a>
<a name="5491"><span class="lineNum">    5491 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, lower_32_bits(seq));</span></a>
<a name="5492"><span class="lineNum">    5492 </span>            : </a>
<a name="5493"><span class="lineNum">    5493 </span><span class="lineNoCov">          0 :         if (flags &amp; AMDGPU_FENCE_FLAG_INT) {</span></a>
<a name="5494"><span class="lineNum">    5494 </span>            :                 /* set register to trigger INT */</a>
<a name="5495"><span class="lineNum">    5495 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(ring, PACKET3(PACKET3_WRITE_DATA, 3));</span></a>
<a name="5496"><span class="lineNum">    5496 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(ring, (WRITE_DATA_ENGINE_SEL(0) |</span></a>
<a name="5497"><span class="lineNum">    5497 </span>            :                                          WRITE_DATA_DST_SEL(0) | WR_CONFIRM));</a>
<a name="5498"><span class="lineNum">    5498 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(ring, SOC15_REG_OFFSET(GC, 0, mmCPC_INT_STATUS));</span></a>
<a name="5499"><span class="lineNum">    5499 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(ring, 0);</span></a>
<a name="5500"><span class="lineNum">    5500 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(ring, 0x20000000); /* src_id is 178 */</span></a>
<a name="5501"><span class="lineNum">    5501 </span>            :         }</a>
<a name="5502"><span class="lineNum">    5502 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5503"><span class="lineNum">    5503 </span>            : </a>
<a name="5504"><span class="lineNum">    5504 </span><span class="lineNoCov">          0 : static void gfx_v9_ring_emit_sb(struct amdgpu_ring *ring)</span></a>
<a name="5505"><span class="lineNum">    5505 </span>            : {</a>
<a name="5506"><span class="lineNum">    5506 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKET3(PACKET3_SWITCH_BUFFER, 0));</span></a>
<a name="5507"><span class="lineNum">    5507 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0);</span></a>
<a name="5508"><span class="lineNum">    5508 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5509"><span class="lineNum">    5509 </span>            : </a>
<a name="5510"><span class="lineNum">    5510 </span><span class="lineNoCov">          0 : static void gfx_v9_0_ring_emit_ce_meta(struct amdgpu_ring *ring)</span></a>
<a name="5511"><span class="lineNum">    5511 </span>            : {</a>
<a name="5512"><span class="lineNum">    5512 </span><span class="lineNoCov">          0 :         struct v9_ce_ib_state ce_payload = {0};</span></a>
<a name="5513"><span class="lineNum">    5513 </span>            :         uint64_t csa_addr;</a>
<a name="5514"><span class="lineNum">    5514 </span>            :         int cnt;</a>
<a name="5515"><span class="lineNum">    5515 </span>            : </a>
<a name="5516"><span class="lineNum">    5516 </span><span class="lineNoCov">          0 :         cnt = (sizeof(ce_payload) &gt;&gt; 2) + 4 - 2;</span></a>
<a name="5517"><span class="lineNum">    5517 </span><span class="lineNoCov">          0 :         csa_addr = amdgpu_csa_vaddr(ring-&gt;adev);</span></a>
<a name="5518"><span class="lineNum">    5518 </span>            : </a>
<a name="5519"><span class="lineNum">    5519 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKET3(PACKET3_WRITE_DATA, cnt));</span></a>
<a name="5520"><span class="lineNum">    5520 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, (WRITE_DATA_ENGINE_SEL(2) |</span></a>
<a name="5521"><span class="lineNum">    5521 </span>            :                                  WRITE_DATA_DST_SEL(8) |</a>
<a name="5522"><span class="lineNum">    5522 </span>            :                                  WR_CONFIRM) |</a>
<a name="5523"><span class="lineNum">    5523 </span>            :                                  WRITE_DATA_CACHE_POLICY(0));</a>
<a name="5524"><span class="lineNum">    5524 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, lower_32_bits(csa_addr + offsetof(struct v9_gfx_meta_data, ce_payload)));</span></a>
<a name="5525"><span class="lineNum">    5525 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, upper_32_bits(csa_addr + offsetof(struct v9_gfx_meta_data, ce_payload)));</span></a>
<a name="5526"><span class="lineNum">    5526 </span><span class="lineNoCov">          0 :         amdgpu_ring_write_multiple(ring, (void *)&amp;ce_payload, sizeof(ce_payload) &gt;&gt; 2);</span></a>
<a name="5527"><span class="lineNum">    5527 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5528"><span class="lineNum">    5528 </span>            : </a>
<a name="5529"><span class="lineNum">    5529 </span><span class="lineNoCov">          0 : static void gfx_v9_0_ring_emit_de_meta(struct amdgpu_ring *ring)</span></a>
<a name="5530"><span class="lineNum">    5530 </span>            : {</a>
<a name="5531"><span class="lineNum">    5531 </span><span class="lineNoCov">          0 :         struct v9_de_ib_state de_payload = {0};</span></a>
<a name="5532"><span class="lineNum">    5532 </span>            :         uint64_t csa_addr, gds_addr;</a>
<a name="5533"><span class="lineNum">    5533 </span>            :         int cnt;</a>
<a name="5534"><span class="lineNum">    5534 </span>            : </a>
<a name="5535"><span class="lineNum">    5535 </span><span class="lineNoCov">          0 :         csa_addr = amdgpu_csa_vaddr(ring-&gt;adev);</span></a>
<a name="5536"><span class="lineNum">    5536 </span><span class="lineNoCov">          0 :         gds_addr = csa_addr + 4096;</span></a>
<a name="5537"><span class="lineNum">    5537 </span><span class="lineNoCov">          0 :         de_payload.gds_backup_addrlo = lower_32_bits(gds_addr);</span></a>
<a name="5538"><span class="lineNum">    5538 </span><span class="lineNoCov">          0 :         de_payload.gds_backup_addrhi = upper_32_bits(gds_addr);</span></a>
<a name="5539"><span class="lineNum">    5539 </span>            : </a>
<a name="5540"><span class="lineNum">    5540 </span><span class="lineNoCov">          0 :         cnt = (sizeof(de_payload) &gt;&gt; 2) + 4 - 2;</span></a>
<a name="5541"><span class="lineNum">    5541 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKET3(PACKET3_WRITE_DATA, cnt));</span></a>
<a name="5542"><span class="lineNum">    5542 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, (WRITE_DATA_ENGINE_SEL(1) |</span></a>
<a name="5543"><span class="lineNum">    5543 </span>            :                                  WRITE_DATA_DST_SEL(8) |</a>
<a name="5544"><span class="lineNum">    5544 </span>            :                                  WR_CONFIRM) |</a>
<a name="5545"><span class="lineNum">    5545 </span>            :                                  WRITE_DATA_CACHE_POLICY(0));</a>
<a name="5546"><span class="lineNum">    5546 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, lower_32_bits(csa_addr + offsetof(struct v9_gfx_meta_data, de_payload)));</span></a>
<a name="5547"><span class="lineNum">    5547 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, upper_32_bits(csa_addr + offsetof(struct v9_gfx_meta_data, de_payload)));</span></a>
<a name="5548"><span class="lineNum">    5548 </span><span class="lineNoCov">          0 :         amdgpu_ring_write_multiple(ring, (void *)&amp;de_payload, sizeof(de_payload) &gt;&gt; 2);</span></a>
<a name="5549"><span class="lineNum">    5549 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5550"><span class="lineNum">    5550 </span>            : </a>
<a name="5551"><span class="lineNum">    5551 </span><span class="lineNoCov">          0 : static void gfx_v9_0_ring_emit_frame_cntl(struct amdgpu_ring *ring, bool start,</span></a>
<a name="5552"><span class="lineNum">    5552 </span>            :                                    bool secure)</a>
<a name="5553"><span class="lineNum">    5553 </span>            : {</a>
<a name="5554"><span class="lineNum">    5554 </span><span class="lineNoCov">          0 :         uint32_t v = secure ? FRAME_TMZ : 0;</span></a>
<a name="5555"><span class="lineNum">    5555 </span>            : </a>
<a name="5556"><span class="lineNum">    5556 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKET3(PACKET3_FRAME_CONTROL, 0));</span></a>
<a name="5557"><span class="lineNum">    5557 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, v | FRAME_CMD(start ? 0 : 1));</span></a>
<a name="5558"><span class="lineNum">    5558 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5559"><span class="lineNum">    5559 </span>            : </a>
<a name="5560"><span class="lineNum">    5560 </span><span class="lineNoCov">          0 : static void gfx_v9_ring_emit_cntxcntl(struct amdgpu_ring *ring, uint32_t flags)</span></a>
<a name="5561"><span class="lineNum">    5561 </span>            : {</a>
<a name="5562"><span class="lineNum">    5562 </span><span class="lineNoCov">          0 :         uint32_t dw2 = 0;</span></a>
<a name="5563"><span class="lineNum">    5563 </span>            : </a>
<a name="5564"><span class="lineNum">    5564 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(ring-&gt;adev))</span></a>
<a name="5565"><span class="lineNum">    5565 </span><span class="lineNoCov">          0 :                 gfx_v9_0_ring_emit_ce_meta(ring);</span></a>
<a name="5566"><span class="lineNum">    5566 </span>            : </a>
<a name="5567"><span class="lineNum">    5567 </span><span class="lineNoCov">          0 :         dw2 |= 0x80000000; /* set load_enable otherwise this package is just NOPs */</span></a>
<a name="5568"><span class="lineNum">    5568 </span><span class="lineNoCov">          0 :         if (flags &amp; AMDGPU_HAVE_CTX_SWITCH) {</span></a>
<a name="5569"><span class="lineNum">    5569 </span>            :                 /* set load_global_config &amp; load_global_uconfig */</a>
<a name="5570"><span class="lineNum">    5570 </span><span class="lineNoCov">          0 :                 dw2 |= 0x8001;</span></a>
<a name="5571"><span class="lineNum">    5571 </span>            :                 /* set load_cs_sh_regs */</a>
<a name="5572"><span class="lineNum">    5572 </span><span class="lineNoCov">          0 :                 dw2 |= 0x01000000;</span></a>
<a name="5573"><span class="lineNum">    5573 </span>            :                 /* set load_per_context_state &amp; load_gfx_sh_regs for GFX */</a>
<a name="5574"><span class="lineNum">    5574 </span><span class="lineNoCov">          0 :                 dw2 |= 0x10002;</span></a>
<a name="5575"><span class="lineNum">    5575 </span>            : </a>
<a name="5576"><span class="lineNum">    5576 </span>            :                 /* set load_ce_ram if preamble presented */</a>
<a name="5577"><span class="lineNum">    5577 </span><span class="lineNoCov">          0 :                 if (AMDGPU_PREAMBLE_IB_PRESENT &amp; flags)</span></a>
<a name="5578"><span class="lineNum">    5578 </span><span class="lineNoCov">          0 :                         dw2 |= 0x10000000;</span></a>
<a name="5579"><span class="lineNum">    5579 </span>            :         } else {</a>
<a name="5580"><span class="lineNum">    5580 </span>            :                 /* still load_ce_ram if this is the first time preamble presented</a>
<a name="5581"><span class="lineNum">    5581 </span>            :                  * although there is no context switch happens.</a>
<a name="5582"><span class="lineNum">    5582 </span>            :                  */</a>
<a name="5583"><span class="lineNum">    5583 </span><span class="lineNoCov">          0 :                 if (AMDGPU_PREAMBLE_IB_PRESENT_FIRST &amp; flags)</span></a>
<a name="5584"><span class="lineNum">    5584 </span><span class="lineNoCov">          0 :                         dw2 |= 0x10000000;</span></a>
<a name="5585"><span class="lineNum">    5585 </span>            :         }</a>
<a name="5586"><span class="lineNum">    5586 </span>            : </a>
<a name="5587"><span class="lineNum">    5587 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKET3(PACKET3_CONTEXT_CONTROL, 1));</span></a>
<a name="5588"><span class="lineNum">    5588 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, dw2);</span></a>
<a name="5589"><span class="lineNum">    5589 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0);</span></a>
<a name="5590"><span class="lineNum">    5590 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5591"><span class="lineNum">    5591 </span>            : </a>
<a name="5592"><span class="lineNum">    5592 </span><span class="lineNoCov">          0 : static unsigned gfx_v9_0_ring_emit_init_cond_exec(struct amdgpu_ring *ring)</span></a>
<a name="5593"><span class="lineNum">    5593 </span>            : {</a>
<a name="5594"><span class="lineNum">    5594 </span>            :         unsigned ret;</a>
<a name="5595"><span class="lineNum">    5595 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKET3(PACKET3_COND_EXEC, 3));</span></a>
<a name="5596"><span class="lineNum">    5596 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, lower_32_bits(ring-&gt;cond_exe_gpu_addr));</span></a>
<a name="5597"><span class="lineNum">    5597 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, upper_32_bits(ring-&gt;cond_exe_gpu_addr));</span></a>
<a name="5598"><span class="lineNum">    5598 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0); /* discard following DWs if *cond_exec_gpu_addr==0 */</span></a>
<a name="5599"><span class="lineNum">    5599 </span><span class="lineNoCov">          0 :         ret = ring-&gt;wptr &amp; ring-&gt;buf_mask;</span></a>
<a name="5600"><span class="lineNum">    5600 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0x55aa55aa); /* patch dummy value later */</span></a>
<a name="5601"><span class="lineNum">    5601 </span><span class="lineNoCov">          0 :         return ret;</span></a>
<a name="5602"><span class="lineNum">    5602 </span>            : }</a>
<a name="5603"><span class="lineNum">    5603 </span>            : </a>
<a name="5604"><span class="lineNum">    5604 </span><span class="lineNoCov">          0 : static void gfx_v9_0_ring_emit_patch_cond_exec(struct amdgpu_ring *ring, unsigned offset)</span></a>
<a name="5605"><span class="lineNum">    5605 </span>            : {</a>
<a name="5606"><span class="lineNum">    5606 </span>            :         unsigned cur;</a>
<a name="5607"><span class="lineNum">    5607 </span><span class="lineNoCov">          0 :         BUG_ON(offset &gt; ring-&gt;buf_mask);</span></a>
<a name="5608"><span class="lineNum">    5608 </span><span class="lineNoCov">          0 :         BUG_ON(ring-&gt;ring[offset] != 0x55aa55aa);</span></a>
<a name="5609"><span class="lineNum">    5609 </span>            : </a>
<a name="5610"><span class="lineNum">    5610 </span><span class="lineNoCov">          0 :         cur = (ring-&gt;wptr &amp; ring-&gt;buf_mask) - 1;</span></a>
<a name="5611"><span class="lineNum">    5611 </span><span class="lineNoCov">          0 :         if (likely(cur &gt; offset))</span></a>
<a name="5612"><span class="lineNum">    5612 </span><span class="lineNoCov">          0 :                 ring-&gt;ring[offset] = cur - offset;</span></a>
<a name="5613"><span class="lineNum">    5613 </span>            :         else</a>
<a name="5614"><span class="lineNum">    5614 </span><span class="lineNoCov">          0 :                 ring-&gt;ring[offset] = (ring-&gt;ring_size&gt;&gt;2) - offset + cur;</span></a>
<a name="5615"><span class="lineNum">    5615 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5616"><span class="lineNum">    5616 </span>            : </a>
<a name="5617"><span class="lineNum">    5617 </span><span class="lineNoCov">          0 : static void gfx_v9_0_ring_emit_rreg(struct amdgpu_ring *ring, uint32_t reg,</span></a>
<a name="5618"><span class="lineNum">    5618 </span>            :                                     uint32_t reg_val_offs)</a>
<a name="5619"><span class="lineNum">    5619 </span>            : {</a>
<a name="5620"><span class="lineNum">    5620 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="5621"><span class="lineNum">    5621 </span>            : </a>
<a name="5622"><span class="lineNum">    5622 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKET3(PACKET3_COPY_DATA, 4));</span></a>
<a name="5623"><span class="lineNum">    5623 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0 |     /* src: register*/</span></a>
<a name="5624"><span class="lineNum">    5624 </span>            :                                 (5 &lt;&lt; 8) |        /* dst: memory */</a>
<a name="5625"><span class="lineNum">    5625 </span>            :                                 (1 &lt;&lt; 20));       /* write confirm */</a>
<a name="5626"><span class="lineNum">    5626 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, reg);</span></a>
<a name="5627"><span class="lineNum">    5627 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0);</span></a>
<a name="5628"><span class="lineNum">    5628 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, lower_32_bits(adev-&gt;wb.gpu_addr +</span></a>
<a name="5629"><span class="lineNum">    5629 </span>            :                                 reg_val_offs * 4));</a>
<a name="5630"><span class="lineNum">    5630 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, upper_32_bits(adev-&gt;wb.gpu_addr +</span></a>
<a name="5631"><span class="lineNum">    5631 </span>            :                                 reg_val_offs * 4));</a>
<a name="5632"><span class="lineNum">    5632 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5633"><span class="lineNum">    5633 </span>            : </a>
<a name="5634"><span class="lineNum">    5634 </span><span class="lineNoCov">          0 : static void gfx_v9_0_ring_emit_wreg(struct amdgpu_ring *ring, uint32_t reg,</span></a>
<a name="5635"><span class="lineNum">    5635 </span>            :                                     uint32_t val)</a>
<a name="5636"><span class="lineNum">    5636 </span>            : {</a>
<a name="5637"><span class="lineNum">    5637 </span><span class="lineNoCov">          0 :         uint32_t cmd = 0;</span></a>
<a name="5638"><span class="lineNum">    5638 </span>            : </a>
<a name="5639"><span class="lineNum">    5639 </span><span class="lineNoCov">          0 :         switch (ring-&gt;funcs-&gt;type) {</span></a>
<a name="5640"><span class="lineNum">    5640 </span>            :         case AMDGPU_RING_TYPE_GFX:</a>
<a name="5641"><span class="lineNum">    5641 </span>            :                 cmd = WRITE_DATA_ENGINE_SEL(1) | WR_CONFIRM;</a>
<a name="5642"><span class="lineNum">    5642 </span>            :                 break;</a>
<a name="5643"><span class="lineNum">    5643 </span>            :         case AMDGPU_RING_TYPE_KIQ:</a>
<a name="5644"><span class="lineNum">    5644 </span><span class="lineNoCov">          0 :                 cmd = (1 &lt;&lt; 16); /* no inc addr */</span></a>
<a name="5645"><span class="lineNum">    5645 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="5646"><span class="lineNum">    5646 </span>            :         default:</a>
<a name="5647"><span class="lineNum">    5647 </span><span class="lineNoCov">          0 :                 cmd = WR_CONFIRM;</span></a>
<a name="5648"><span class="lineNum">    5648 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="5649"><span class="lineNum">    5649 </span>            :         }</a>
<a name="5650"><span class="lineNum">    5650 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKET3(PACKET3_WRITE_DATA, 3));</span></a>
<a name="5651"><span class="lineNum">    5651 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, cmd);</span></a>
<a name="5652"><span class="lineNum">    5652 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, reg);</span></a>
<a name="5653"><span class="lineNum">    5653 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0);</span></a>
<a name="5654"><span class="lineNum">    5654 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, val);</span></a>
<a name="5655"><span class="lineNum">    5655 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5656"><span class="lineNum">    5656 </span>            : </a>
<a name="5657"><span class="lineNum">    5657 </span><span class="lineNoCov">          0 : static void gfx_v9_0_ring_emit_reg_wait(struct amdgpu_ring *ring, uint32_t reg,</span></a>
<a name="5658"><span class="lineNum">    5658 </span>            :                                         uint32_t val, uint32_t mask)</a>
<a name="5659"><span class="lineNum">    5659 </span>            : {</a>
<a name="5660"><span class="lineNum">    5660 </span><span class="lineNoCov">          0 :         gfx_v9_0_wait_reg_mem(ring, 0, 0, 0, reg, 0, val, mask, 0x20);</span></a>
<a name="5661"><span class="lineNum">    5661 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5662"><span class="lineNum">    5662 </span>            : </a>
<a name="5663"><span class="lineNum">    5663 </span><span class="lineNoCov">          0 : static void gfx_v9_0_ring_emit_reg_write_reg_wait(struct amdgpu_ring *ring,</span></a>
<a name="5664"><span class="lineNum">    5664 </span>            :                                                   uint32_t reg0, uint32_t reg1,</a>
<a name="5665"><span class="lineNum">    5665 </span>            :                                                   uint32_t ref, uint32_t mask)</a>
<a name="5666"><span class="lineNum">    5666 </span>            : {</a>
<a name="5667"><span class="lineNum">    5667 </span><span class="lineNoCov">          0 :         int usepfp = (ring-&gt;funcs-&gt;type == AMDGPU_RING_TYPE_GFX);</span></a>
<a name="5668"><span class="lineNum">    5668 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="5669"><span class="lineNum">    5669 </span><span class="lineNoCov">          0 :         bool fw_version_ok = (ring-&gt;funcs-&gt;type == AMDGPU_RING_TYPE_GFX) ?</span></a>
<a name="5670"><span class="lineNum">    5670 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.me_fw_write_wait : adev-&gt;gfx.mec_fw_write_wait;</span></a>
<a name="5671"><span class="lineNum">    5671 </span>            : </a>
<a name="5672"><span class="lineNum">    5672 </span><span class="lineNoCov">          0 :         if (fw_version_ok)</span></a>
<a name="5673"><span class="lineNum">    5673 </span><span class="lineNoCov">          0 :                 gfx_v9_0_wait_reg_mem(ring, usepfp, 0, 1, reg0, reg1,</span></a>
<a name="5674"><span class="lineNum">    5674 </span>            :                                       ref, mask, 0x20);</a>
<a name="5675"><span class="lineNum">    5675 </span>            :         else</a>
<a name="5676"><span class="lineNum">    5676 </span><span class="lineNoCov">          0 :                 amdgpu_ring_emit_reg_write_reg_wait_helper(ring, reg0, reg1,</span></a>
<a name="5677"><span class="lineNum">    5677 </span>            :                                                            ref, mask);</a>
<a name="5678"><span class="lineNum">    5678 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5679"><span class="lineNum">    5679 </span>            : </a>
<a name="5680"><span class="lineNum">    5680 </span><span class="lineNoCov">          0 : static void gfx_v9_0_ring_soft_recovery(struct amdgpu_ring *ring, unsigned vmid)</span></a>
<a name="5681"><span class="lineNum">    5681 </span>            : {</a>
<a name="5682"><span class="lineNum">    5682 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="5683"><span class="lineNum">    5683 </span><span class="lineNoCov">          0 :         uint32_t value = 0;</span></a>
<a name="5684"><span class="lineNum">    5684 </span>            : </a>
<a name="5685"><span class="lineNum">    5685 </span><span class="lineNoCov">          0 :         value = REG_SET_FIELD(value, SQ_CMD, CMD, 0x03);</span></a>
<a name="5686"><span class="lineNum">    5686 </span><span class="lineNoCov">          0 :         value = REG_SET_FIELD(value, SQ_CMD, MODE, 0x01);</span></a>
<a name="5687"><span class="lineNum">    5687 </span><span class="lineNoCov">          0 :         value = REG_SET_FIELD(value, SQ_CMD, CHECK_VMID, 1);</span></a>
<a name="5688"><span class="lineNum">    5688 </span><span class="lineNoCov">          0 :         value = REG_SET_FIELD(value, SQ_CMD, VM_ID, vmid);</span></a>
<a name="5689"><span class="lineNum">    5689 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmSQ_CMD, value);</span></a>
<a name="5690"><span class="lineNum">    5690 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5691"><span class="lineNum">    5691 </span>            : </a>
<a name="5692"><span class="lineNum">    5692 </span><span class="lineNoCov">          0 : static void gfx_v9_0_set_gfx_eop_interrupt_state(struct amdgpu_device *adev,</span></a>
<a name="5693"><span class="lineNum">    5693 </span>            :                                                  enum amdgpu_interrupt_state state)</a>
<a name="5694"><span class="lineNum">    5694 </span>            : {</a>
<a name="5695"><span class="lineNum">    5695 </span><span class="lineNoCov">          0 :         switch (state) {</span></a>
<a name="5696"><span class="lineNum">    5696 </span>            :         case AMDGPU_IRQ_STATE_DISABLE:</a>
<a name="5697"><span class="lineNum">    5697 </span>            :         case AMDGPU_IRQ_STATE_ENABLE:</a>
<a name="5698"><span class="lineNum">    5698 </span><span class="lineNoCov">          0 :                 WREG32_FIELD15(GC, 0, CP_INT_CNTL_RING0,</span></a>
<a name="5699"><span class="lineNum">    5699 </span>            :                                TIME_STAMP_INT_ENABLE,</a>
<a name="5700"><span class="lineNum">    5700 </span>            :                                state == AMDGPU_IRQ_STATE_ENABLE ? 1 : 0);</a>
<a name="5701"><span class="lineNum">    5701 </span>            :                 break;</a>
<a name="5702"><span class="lineNum">    5702 </span>            :         default:</a>
<a name="5703"><span class="lineNum">    5703 </span>            :                 break;</a>
<a name="5704"><span class="lineNum">    5704 </span>            :         }</a>
<a name="5705"><span class="lineNum">    5705 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5706"><span class="lineNum">    5706 </span>            : </a>
<a name="5707"><span class="lineNum">    5707 </span><span class="lineNoCov">          0 : static void gfx_v9_0_set_compute_eop_interrupt_state(struct amdgpu_device *adev,</span></a>
<a name="5708"><span class="lineNum">    5708 </span>            :                                                      int me, int pipe,</a>
<a name="5709"><span class="lineNum">    5709 </span>            :                                                      enum amdgpu_interrupt_state state)</a>
<a name="5710"><span class="lineNum">    5710 </span>            : {</a>
<a name="5711"><span class="lineNum">    5711 </span>            :         u32 mec_int_cntl, mec_int_cntl_reg;</a>
<a name="5712"><span class="lineNum">    5712 </span>            : </a>
<a name="5713"><span class="lineNum">    5713 </span>            :         /*</a>
<a name="5714"><span class="lineNum">    5714 </span>            :          * amdgpu controls only the first MEC. That's why this function only</a>
<a name="5715"><span class="lineNum">    5715 </span>            :          * handles the setting of interrupts for this specific MEC. All other</a>
<a name="5716"><span class="lineNum">    5716 </span>            :          * pipes' interrupts are set by amdkfd.</a>
<a name="5717"><span class="lineNum">    5717 </span>            :          */</a>
<a name="5718"><span class="lineNum">    5718 </span>            : </a>
<a name="5719"><span class="lineNum">    5719 </span><span class="lineNoCov">          0 :         if (me == 1) {</span></a>
<a name="5720"><span class="lineNum">    5720 </span><span class="lineNoCov">          0 :                 switch (pipe) {</span></a>
<a name="5721"><span class="lineNum">    5721 </span>            :                 case 0:</a>
<a name="5722"><span class="lineNum">    5722 </span><span class="lineNoCov">          0 :                         mec_int_cntl_reg = SOC15_REG_OFFSET(GC, 0, mmCP_ME1_PIPE0_INT_CNTL);</span></a>
<a name="5723"><span class="lineNum">    5723 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="5724"><span class="lineNum">    5724 </span>            :                 case 1:</a>
<a name="5725"><span class="lineNum">    5725 </span><span class="lineNoCov">          0 :                         mec_int_cntl_reg = SOC15_REG_OFFSET(GC, 0, mmCP_ME1_PIPE1_INT_CNTL);</span></a>
<a name="5726"><span class="lineNum">    5726 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="5727"><span class="lineNum">    5727 </span>            :                 case 2:</a>
<a name="5728"><span class="lineNum">    5728 </span><span class="lineNoCov">          0 :                         mec_int_cntl_reg = SOC15_REG_OFFSET(GC, 0, mmCP_ME1_PIPE2_INT_CNTL);</span></a>
<a name="5729"><span class="lineNum">    5729 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="5730"><span class="lineNum">    5730 </span>            :                 case 3:</a>
<a name="5731"><span class="lineNum">    5731 </span><span class="lineNoCov">          0 :                         mec_int_cntl_reg = SOC15_REG_OFFSET(GC, 0, mmCP_ME1_PIPE3_INT_CNTL);</span></a>
<a name="5732"><span class="lineNum">    5732 </span><span class="lineNoCov">          0 :                         break;</span></a>
<a name="5733"><span class="lineNum">    5733 </span>            :                 default:</a>
<a name="5734"><span class="lineNum">    5734 </span><span class="lineNoCov">          0 :                         DRM_DEBUG(&quot;invalid pipe %d\n&quot;, pipe);</span></a>
<a name="5735"><span class="lineNum">    5735 </span><span class="lineNoCov">          0 :                         return;</span></a>
<a name="5736"><span class="lineNum">    5736 </span>            :                 }</a>
<a name="5737"><span class="lineNum">    5737 </span>            :         } else {</a>
<a name="5738"><span class="lineNum">    5738 </span><span class="lineNoCov">          0 :                 DRM_DEBUG(&quot;invalid me %d\n&quot;, me);</span></a>
<a name="5739"><span class="lineNum">    5739 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="5740"><span class="lineNum">    5740 </span>            :         }</a>
<a name="5741"><span class="lineNum">    5741 </span>            : </a>
<a name="5742"><span class="lineNum">    5742 </span><span class="lineNoCov">          0 :         switch (state) {</span></a>
<a name="5743"><span class="lineNum">    5743 </span>            :         case AMDGPU_IRQ_STATE_DISABLE:</a>
<a name="5744"><span class="lineNum">    5744 </span><span class="lineNoCov">          0 :                 mec_int_cntl = RREG32_SOC15_IP(GC,mec_int_cntl_reg);</span></a>
<a name="5745"><span class="lineNum">    5745 </span><span class="lineNoCov">          0 :                 mec_int_cntl = REG_SET_FIELD(mec_int_cntl, CP_ME1_PIPE0_INT_CNTL,</span></a>
<a name="5746"><span class="lineNum">    5746 </span>            :                                              TIME_STAMP_INT_ENABLE, 0);</a>
<a name="5747"><span class="lineNum">    5747 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_IP(GC, mec_int_cntl_reg, mec_int_cntl);</span></a>
<a name="5748"><span class="lineNum">    5748 </span>            :                 break;</a>
<a name="5749"><span class="lineNum">    5749 </span>            :         case AMDGPU_IRQ_STATE_ENABLE:</a>
<a name="5750"><span class="lineNum">    5750 </span><span class="lineNoCov">          0 :                 mec_int_cntl = RREG32_SOC15_IP(GC, mec_int_cntl_reg);</span></a>
<a name="5751"><span class="lineNum">    5751 </span><span class="lineNoCov">          0 :                 mec_int_cntl = REG_SET_FIELD(mec_int_cntl, CP_ME1_PIPE0_INT_CNTL,</span></a>
<a name="5752"><span class="lineNum">    5752 </span>            :                                              TIME_STAMP_INT_ENABLE, 1);</a>
<a name="5753"><span class="lineNum">    5753 </span><span class="lineNoCov">          0 :                 WREG32_SOC15_IP(GC, mec_int_cntl_reg, mec_int_cntl);</span></a>
<a name="5754"><span class="lineNum">    5754 </span>            :                 break;</a>
<a name="5755"><span class="lineNum">    5755 </span>            :         default:</a>
<a name="5756"><span class="lineNum">    5756 </span>            :                 break;</a>
<a name="5757"><span class="lineNum">    5757 </span>            :         }</a>
<a name="5758"><span class="lineNum">    5758 </span>            : }</a>
<a name="5759"><span class="lineNum">    5759 </span>            : </a>
<a name="5760"><span class="lineNum">    5760 </span><span class="lineNoCov">          0 : static int gfx_v9_0_set_priv_reg_fault_state(struct amdgpu_device *adev,</span></a>
<a name="5761"><span class="lineNum">    5761 </span>            :                                              struct amdgpu_irq_src *source,</a>
<a name="5762"><span class="lineNum">    5762 </span>            :                                              unsigned type,</a>
<a name="5763"><span class="lineNum">    5763 </span>            :                                              enum amdgpu_interrupt_state state)</a>
<a name="5764"><span class="lineNum">    5764 </span>            : {</a>
<a name="5765"><span class="lineNum">    5765 </span><span class="lineNoCov">          0 :         switch (state) {</span></a>
<a name="5766"><span class="lineNum">    5766 </span>            :         case AMDGPU_IRQ_STATE_DISABLE:</a>
<a name="5767"><span class="lineNum">    5767 </span>            :         case AMDGPU_IRQ_STATE_ENABLE:</a>
<a name="5768"><span class="lineNum">    5768 </span><span class="lineNoCov">          0 :                 WREG32_FIELD15(GC, 0, CP_INT_CNTL_RING0,</span></a>
<a name="5769"><span class="lineNum">    5769 </span>            :                                PRIV_REG_INT_ENABLE,</a>
<a name="5770"><span class="lineNum">    5770 </span>            :                                state == AMDGPU_IRQ_STATE_ENABLE ? 1 : 0);</a>
<a name="5771"><span class="lineNum">    5771 </span>            :                 break;</a>
<a name="5772"><span class="lineNum">    5772 </span>            :         default:</a>
<a name="5773"><span class="lineNum">    5773 </span>            :                 break;</a>
<a name="5774"><span class="lineNum">    5774 </span>            :         }</a>
<a name="5775"><span class="lineNum">    5775 </span>            : </a>
<a name="5776"><span class="lineNum">    5776 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="5777"><span class="lineNum">    5777 </span>            : }</a>
<a name="5778"><span class="lineNum">    5778 </span>            : </a>
<a name="5779"><span class="lineNum">    5779 </span><span class="lineNoCov">          0 : static int gfx_v9_0_set_priv_inst_fault_state(struct amdgpu_device *adev,</span></a>
<a name="5780"><span class="lineNum">    5780 </span>            :                                               struct amdgpu_irq_src *source,</a>
<a name="5781"><span class="lineNum">    5781 </span>            :                                               unsigned type,</a>
<a name="5782"><span class="lineNum">    5782 </span>            :                                               enum amdgpu_interrupt_state state)</a>
<a name="5783"><span class="lineNum">    5783 </span>            : {</a>
<a name="5784"><span class="lineNum">    5784 </span><span class="lineNoCov">          0 :         switch (state) {</span></a>
<a name="5785"><span class="lineNum">    5785 </span>            :         case AMDGPU_IRQ_STATE_DISABLE:</a>
<a name="5786"><span class="lineNum">    5786 </span>            :         case AMDGPU_IRQ_STATE_ENABLE:</a>
<a name="5787"><span class="lineNum">    5787 </span><span class="lineNoCov">          0 :                 WREG32_FIELD15(GC, 0, CP_INT_CNTL_RING0,</span></a>
<a name="5788"><span class="lineNum">    5788 </span>            :                                PRIV_INSTR_INT_ENABLE,</a>
<a name="5789"><span class="lineNum">    5789 </span>            :                                state == AMDGPU_IRQ_STATE_ENABLE ? 1 : 0);</a>
<a name="5790"><span class="lineNum">    5790 </span>            :                 break;</a>
<a name="5791"><span class="lineNum">    5791 </span>            :         default:</a>
<a name="5792"><span class="lineNum">    5792 </span>            :                 break;</a>
<a name="5793"><span class="lineNum">    5793 </span>            :         }</a>
<a name="5794"><span class="lineNum">    5794 </span>            : </a>
<a name="5795"><span class="lineNum">    5795 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="5796"><span class="lineNum">    5796 </span>            : }</a>
<a name="5797"><span class="lineNum">    5797 </span>            : </a>
<a name="5798"><span class="lineNum">    5798 </span>            : #define ENABLE_ECC_ON_ME_PIPE(me, pipe)                         \</a>
<a name="5799"><span class="lineNum">    5799 </span>            :         WREG32_FIELD15(GC, 0, CP_ME##me##_PIPE##pipe##_INT_CNTL,\</a>
<a name="5800"><span class="lineNum">    5800 </span>            :                         CP_ECC_ERROR_INT_ENABLE, 1)</a>
<a name="5801"><span class="lineNum">    5801 </span>            : </a>
<a name="5802"><span class="lineNum">    5802 </span>            : #define DISABLE_ECC_ON_ME_PIPE(me, pipe)                        \</a>
<a name="5803"><span class="lineNum">    5803 </span>            :         WREG32_FIELD15(GC, 0, CP_ME##me##_PIPE##pipe##_INT_CNTL,\</a>
<a name="5804"><span class="lineNum">    5804 </span>            :                         CP_ECC_ERROR_INT_ENABLE, 0)</a>
<a name="5805"><span class="lineNum">    5805 </span>            : </a>
<a name="5806"><span class="lineNum">    5806 </span><span class="lineNoCov">          0 : static int gfx_v9_0_set_cp_ecc_error_state(struct amdgpu_device *adev,</span></a>
<a name="5807"><span class="lineNum">    5807 </span>            :                                               struct amdgpu_irq_src *source,</a>
<a name="5808"><span class="lineNum">    5808 </span>            :                                               unsigned type,</a>
<a name="5809"><span class="lineNum">    5809 </span>            :                                               enum amdgpu_interrupt_state state)</a>
<a name="5810"><span class="lineNum">    5810 </span>            : {</a>
<a name="5811"><span class="lineNum">    5811 </span><span class="lineNoCov">          0 :         switch (state) {</span></a>
<a name="5812"><span class="lineNum">    5812 </span>            :         case AMDGPU_IRQ_STATE_DISABLE:</a>
<a name="5813"><span class="lineNum">    5813 </span><span class="lineNoCov">          0 :                 WREG32_FIELD15(GC, 0, CP_INT_CNTL_RING0,</span></a>
<a name="5814"><span class="lineNum">    5814 </span>            :                                 CP_ECC_ERROR_INT_ENABLE, 0);</a>
<a name="5815"><span class="lineNum">    5815 </span><span class="lineNoCov">          0 :                 DISABLE_ECC_ON_ME_PIPE(1, 0);</span></a>
<a name="5816"><span class="lineNum">    5816 </span><span class="lineNoCov">          0 :                 DISABLE_ECC_ON_ME_PIPE(1, 1);</span></a>
<a name="5817"><span class="lineNum">    5817 </span><span class="lineNoCov">          0 :                 DISABLE_ECC_ON_ME_PIPE(1, 2);</span></a>
<a name="5818"><span class="lineNum">    5818 </span><span class="lineNoCov">          0 :                 DISABLE_ECC_ON_ME_PIPE(1, 3);</span></a>
<a name="5819"><span class="lineNum">    5819 </span>            :                 break;</a>
<a name="5820"><span class="lineNum">    5820 </span>            : </a>
<a name="5821"><span class="lineNum">    5821 </span>            :         case AMDGPU_IRQ_STATE_ENABLE:</a>
<a name="5822"><span class="lineNum">    5822 </span><span class="lineNoCov">          0 :                 WREG32_FIELD15(GC, 0, CP_INT_CNTL_RING0,</span></a>
<a name="5823"><span class="lineNum">    5823 </span>            :                                 CP_ECC_ERROR_INT_ENABLE, 1);</a>
<a name="5824"><span class="lineNum">    5824 </span><span class="lineNoCov">          0 :                 ENABLE_ECC_ON_ME_PIPE(1, 0);</span></a>
<a name="5825"><span class="lineNum">    5825 </span><span class="lineNoCov">          0 :                 ENABLE_ECC_ON_ME_PIPE(1, 1);</span></a>
<a name="5826"><span class="lineNum">    5826 </span><span class="lineNoCov">          0 :                 ENABLE_ECC_ON_ME_PIPE(1, 2);</span></a>
<a name="5827"><span class="lineNum">    5827 </span><span class="lineNoCov">          0 :                 ENABLE_ECC_ON_ME_PIPE(1, 3);</span></a>
<a name="5828"><span class="lineNum">    5828 </span>            :                 break;</a>
<a name="5829"><span class="lineNum">    5829 </span>            :         default:</a>
<a name="5830"><span class="lineNum">    5830 </span>            :                 break;</a>
<a name="5831"><span class="lineNum">    5831 </span>            :         }</a>
<a name="5832"><span class="lineNum">    5832 </span>            : </a>
<a name="5833"><span class="lineNum">    5833 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="5834"><span class="lineNum">    5834 </span>            : }</a>
<a name="5835"><span class="lineNum">    5835 </span>            : </a>
<a name="5836"><span class="lineNum">    5836 </span>            : </a>
<a name="5837"><span class="lineNum">    5837 </span><span class="lineNoCov">          0 : static int gfx_v9_0_set_eop_interrupt_state(struct amdgpu_device *adev,</span></a>
<a name="5838"><span class="lineNum">    5838 </span>            :                                             struct amdgpu_irq_src *src,</a>
<a name="5839"><span class="lineNum">    5839 </span>            :                                             unsigned type,</a>
<a name="5840"><span class="lineNum">    5840 </span>            :                                             enum amdgpu_interrupt_state state)</a>
<a name="5841"><span class="lineNum">    5841 </span>            : {</a>
<a name="5842"><span class="lineNum">    5842 </span><span class="lineNoCov">          0 :         switch (type) {</span></a>
<a name="5843"><span class="lineNum">    5843 </span>            :         case AMDGPU_CP_IRQ_GFX_ME0_PIPE0_EOP:</a>
<a name="5844"><span class="lineNum">    5844 </span><span class="lineNoCov">          0 :                 gfx_v9_0_set_gfx_eop_interrupt_state(adev, state);</span></a>
<a name="5845"><span class="lineNum">    5845 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="5846"><span class="lineNum">    5846 </span>            :         case AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE0_EOP:</a>
<a name="5847"><span class="lineNum">    5847 </span><span class="lineNoCov">          0 :                 gfx_v9_0_set_compute_eop_interrupt_state(adev, 1, 0, state);</span></a>
<a name="5848"><span class="lineNum">    5848 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="5849"><span class="lineNum">    5849 </span>            :         case AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE1_EOP:</a>
<a name="5850"><span class="lineNum">    5850 </span><span class="lineNoCov">          0 :                 gfx_v9_0_set_compute_eop_interrupt_state(adev, 1, 1, state);</span></a>
<a name="5851"><span class="lineNum">    5851 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="5852"><span class="lineNum">    5852 </span>            :         case AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE2_EOP:</a>
<a name="5853"><span class="lineNum">    5853 </span><span class="lineNoCov">          0 :                 gfx_v9_0_set_compute_eop_interrupt_state(adev, 1, 2, state);</span></a>
<a name="5854"><span class="lineNum">    5854 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="5855"><span class="lineNum">    5855 </span>            :         case AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE3_EOP:</a>
<a name="5856"><span class="lineNum">    5856 </span><span class="lineNoCov">          0 :                 gfx_v9_0_set_compute_eop_interrupt_state(adev, 1, 3, state);</span></a>
<a name="5857"><span class="lineNum">    5857 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="5858"><span class="lineNum">    5858 </span>            :         case AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE0_EOP:</a>
<a name="5859"><span class="lineNum">    5859 </span>            :                 gfx_v9_0_set_compute_eop_interrupt_state(adev, 2, 0, state);</a>
<a name="5860"><span class="lineNum">    5860 </span>            :                 break;</a>
<a name="5861"><span class="lineNum">    5861 </span>            :         case AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE1_EOP:</a>
<a name="5862"><span class="lineNum">    5862 </span>            :                 gfx_v9_0_set_compute_eop_interrupt_state(adev, 2, 1, state);</a>
<a name="5863"><span class="lineNum">    5863 </span>            :                 break;</a>
<a name="5864"><span class="lineNum">    5864 </span>            :         case AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE2_EOP:</a>
<a name="5865"><span class="lineNum">    5865 </span>            :                 gfx_v9_0_set_compute_eop_interrupt_state(adev, 2, 2, state);</a>
<a name="5866"><span class="lineNum">    5866 </span>            :                 break;</a>
<a name="5867"><span class="lineNum">    5867 </span>            :         case AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE3_EOP:</a>
<a name="5868"><span class="lineNum">    5868 </span>            :                 gfx_v9_0_set_compute_eop_interrupt_state(adev, 2, 3, state);</a>
<a name="5869"><span class="lineNum">    5869 </span>            :                 break;</a>
<a name="5870"><span class="lineNum">    5870 </span>            :         default:</a>
<a name="5871"><span class="lineNum">    5871 </span>            :                 break;</a>
<a name="5872"><span class="lineNum">    5872 </span>            :         }</a>
<a name="5873"><span class="lineNum">    5873 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="5874"><span class="lineNum">    5874 </span>            : }</a>
<a name="5875"><span class="lineNum">    5875 </span>            : </a>
<a name="5876"><span class="lineNum">    5876 </span><span class="lineNoCov">          0 : static int gfx_v9_0_eop_irq(struct amdgpu_device *adev,</span></a>
<a name="5877"><span class="lineNum">    5877 </span>            :                             struct amdgpu_irq_src *source,</a>
<a name="5878"><span class="lineNum">    5878 </span>            :                             struct amdgpu_iv_entry *entry)</a>
<a name="5879"><span class="lineNum">    5879 </span>            : {</a>
<a name="5880"><span class="lineNum">    5880 </span>            :         int i;</a>
<a name="5881"><span class="lineNum">    5881 </span>            :         u8 me_id, pipe_id, queue_id;</a>
<a name="5882"><span class="lineNum">    5882 </span>            :         struct amdgpu_ring *ring;</a>
<a name="5883"><span class="lineNum">    5883 </span>            : </a>
<a name="5884"><span class="lineNum">    5884 </span><span class="lineNoCov">          0 :         DRM_DEBUG(&quot;IH: CP EOP\n&quot;);</span></a>
<a name="5885"><span class="lineNum">    5885 </span><span class="lineNoCov">          0 :         me_id = (entry-&gt;ring_id &amp; 0x0c) &gt;&gt; 2;</span></a>
<a name="5886"><span class="lineNum">    5886 </span><span class="lineNoCov">          0 :         pipe_id = (entry-&gt;ring_id &amp; 0x03) &gt;&gt; 0;</span></a>
<a name="5887"><span class="lineNum">    5887 </span><span class="lineNoCov">          0 :         queue_id = (entry-&gt;ring_id &amp; 0x70) &gt;&gt; 4;</span></a>
<a name="5888"><span class="lineNum">    5888 </span>            : </a>
<a name="5889"><span class="lineNum">    5889 </span><span class="lineNoCov">          0 :         switch (me_id) {</span></a>
<a name="5890"><span class="lineNum">    5890 </span>            :         case 0:</a>
<a name="5891"><span class="lineNum">    5891 </span><span class="lineNoCov">          0 :                 amdgpu_fence_process(&amp;adev-&gt;gfx.gfx_ring[0]);</span></a>
<a name="5892"><span class="lineNum">    5892 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="5893"><span class="lineNum">    5893 </span>            :         case 1:</a>
<a name="5894"><span class="lineNum">    5894 </span>            :         case 2:</a>
<a name="5895"><span class="lineNum">    5895 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; adev-&gt;gfx.num_compute_rings; i++) {</span></a>
<a name="5896"><span class="lineNum">    5896 </span><span class="lineNoCov">          0 :                         ring = &amp;adev-&gt;gfx.compute_ring[i];</span></a>
<a name="5897"><span class="lineNum">    5897 </span>            :                         /* Per-queue interrupt is supported for MEC starting from VI.</a>
<a name="5898"><span class="lineNum">    5898 </span>            :                           * The interrupt can only be enabled/disabled per pipe instead of per queue.</a>
<a name="5899"><span class="lineNum">    5899 </span>            :                           */</a>
<a name="5900"><span class="lineNum">    5900 </span><span class="lineNoCov">          0 :                         if ((ring-&gt;me == me_id) &amp;&amp; (ring-&gt;pipe == pipe_id) &amp;&amp; (ring-&gt;queue == queue_id))</span></a>
<a name="5901"><span class="lineNum">    5901 </span><span class="lineNoCov">          0 :                                 amdgpu_fence_process(ring);</span></a>
<a name="5902"><span class="lineNum">    5902 </span>            :                 }</a>
<a name="5903"><span class="lineNum">    5903 </span>            :                 break;</a>
<a name="5904"><span class="lineNum">    5904 </span>            :         }</a>
<a name="5905"><span class="lineNum">    5905 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="5906"><span class="lineNum">    5906 </span>            : }</a>
<a name="5907"><span class="lineNum">    5907 </span>            : </a>
<a name="5908"><span class="lineNum">    5908 </span><span class="lineNoCov">          0 : static void gfx_v9_0_fault(struct amdgpu_device *adev,</span></a>
<a name="5909"><span class="lineNum">    5909 </span>            :                            struct amdgpu_iv_entry *entry)</a>
<a name="5910"><span class="lineNum">    5910 </span>            : {</a>
<a name="5911"><span class="lineNum">    5911 </span>            :         u8 me_id, pipe_id, queue_id;</a>
<a name="5912"><span class="lineNum">    5912 </span>            :         struct amdgpu_ring *ring;</a>
<a name="5913"><span class="lineNum">    5913 </span>            :         int i;</a>
<a name="5914"><span class="lineNum">    5914 </span>            : </a>
<a name="5915"><span class="lineNum">    5915 </span><span class="lineNoCov">          0 :         me_id = (entry-&gt;ring_id &amp; 0x0c) &gt;&gt; 2;</span></a>
<a name="5916"><span class="lineNum">    5916 </span><span class="lineNoCov">          0 :         pipe_id = (entry-&gt;ring_id &amp; 0x03) &gt;&gt; 0;</span></a>
<a name="5917"><span class="lineNum">    5917 </span><span class="lineNoCov">          0 :         queue_id = (entry-&gt;ring_id &amp; 0x70) &gt;&gt; 4;</span></a>
<a name="5918"><span class="lineNum">    5918 </span>            : </a>
<a name="5919"><span class="lineNum">    5919 </span><span class="lineNoCov">          0 :         switch (me_id) {</span></a>
<a name="5920"><span class="lineNum">    5920 </span>            :         case 0:</a>
<a name="5921"><span class="lineNum">    5921 </span><span class="lineNoCov">          0 :                 drm_sched_fault(&amp;adev-&gt;gfx.gfx_ring[0].sched);</span></a>
<a name="5922"><span class="lineNum">    5922 </span>            :                 break;</a>
<a name="5923"><span class="lineNum">    5923 </span>            :         case 1:</a>
<a name="5924"><span class="lineNum">    5924 </span>            :         case 2:</a>
<a name="5925"><span class="lineNum">    5925 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; adev-&gt;gfx.num_compute_rings; i++) {</span></a>
<a name="5926"><span class="lineNum">    5926 </span><span class="lineNoCov">          0 :                         ring = &amp;adev-&gt;gfx.compute_ring[i];</span></a>
<a name="5927"><span class="lineNum">    5927 </span><span class="lineNoCov">          0 :                         if (ring-&gt;me == me_id &amp;&amp; ring-&gt;pipe == pipe_id &amp;&amp;</span></a>
<a name="5928"><span class="lineNum">    5928 </span><span class="lineNoCov">          0 :                             ring-&gt;queue == queue_id)</span></a>
<a name="5929"><span class="lineNum">    5929 </span><span class="lineNoCov">          0 :                                 drm_sched_fault(&amp;ring-&gt;sched);</span></a>
<a name="5930"><span class="lineNum">    5930 </span>            :                 }</a>
<a name="5931"><span class="lineNum">    5931 </span>            :                 break;</a>
<a name="5932"><span class="lineNum">    5932 </span>            :         }</a>
<a name="5933"><span class="lineNum">    5933 </span><span class="lineNoCov">          0 : }</span></a>
<a name="5934"><span class="lineNum">    5934 </span>            : </a>
<a name="5935"><span class="lineNum">    5935 </span><span class="lineNoCov">          0 : static int gfx_v9_0_priv_reg_irq(struct amdgpu_device *adev,</span></a>
<a name="5936"><span class="lineNum">    5936 </span>            :                                  struct amdgpu_irq_src *source,</a>
<a name="5937"><span class="lineNum">    5937 </span>            :                                  struct amdgpu_iv_entry *entry)</a>
<a name="5938"><span class="lineNum">    5938 </span>            : {</a>
<a name="5939"><span class="lineNum">    5939 </span><span class="lineNoCov">          0 :         DRM_ERROR(&quot;Illegal register access in command stream\n&quot;);</span></a>
<a name="5940"><span class="lineNum">    5940 </span><span class="lineNoCov">          0 :         gfx_v9_0_fault(adev, entry);</span></a>
<a name="5941"><span class="lineNum">    5941 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="5942"><span class="lineNum">    5942 </span>            : }</a>
<a name="5943"><span class="lineNum">    5943 </span>            : </a>
<a name="5944"><span class="lineNum">    5944 </span><span class="lineNoCov">          0 : static int gfx_v9_0_priv_inst_irq(struct amdgpu_device *adev,</span></a>
<a name="5945"><span class="lineNum">    5945 </span>            :                                   struct amdgpu_irq_src *source,</a>
<a name="5946"><span class="lineNum">    5946 </span>            :                                   struct amdgpu_iv_entry *entry)</a>
<a name="5947"><span class="lineNum">    5947 </span>            : {</a>
<a name="5948"><span class="lineNum">    5948 </span><span class="lineNoCov">          0 :         DRM_ERROR(&quot;Illegal instruction in command stream\n&quot;);</span></a>
<a name="5949"><span class="lineNum">    5949 </span><span class="lineNoCov">          0 :         gfx_v9_0_fault(adev, entry);</span></a>
<a name="5950"><span class="lineNum">    5950 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="5951"><span class="lineNum">    5951 </span>            : }</a>
<a name="5952"><span class="lineNum">    5952 </span>            : </a>
<a name="5953"><span class="lineNum">    5953 </span>            : </a>
<a name="5954"><span class="lineNum">    5954 </span>            : static const struct soc15_ras_field_entry gfx_v9_0_ras_fields[] = {</a>
<a name="5955"><span class="lineNum">    5955 </span>            :         { &quot;CPC_SCRATCH&quot;, SOC15_REG_ENTRY(GC, 0, mmCPC_EDC_SCRATCH_CNT),</a>
<a name="5956"><span class="lineNum">    5956 </span>            :           SOC15_REG_FIELD(CPC_EDC_SCRATCH_CNT, SEC_COUNT),</a>
<a name="5957"><span class="lineNum">    5957 </span>            :           SOC15_REG_FIELD(CPC_EDC_SCRATCH_CNT, DED_COUNT)</a>
<a name="5958"><span class="lineNum">    5958 </span>            :         },</a>
<a name="5959"><span class="lineNum">    5959 </span>            :         { &quot;CPC_UCODE&quot;, SOC15_REG_ENTRY(GC, 0, mmCPC_EDC_UCODE_CNT),</a>
<a name="5960"><span class="lineNum">    5960 </span>            :           SOC15_REG_FIELD(CPC_EDC_UCODE_CNT, SEC_COUNT),</a>
<a name="5961"><span class="lineNum">    5961 </span>            :           SOC15_REG_FIELD(CPC_EDC_UCODE_CNT, DED_COUNT)</a>
<a name="5962"><span class="lineNum">    5962 </span>            :         },</a>
<a name="5963"><span class="lineNum">    5963 </span>            :         { &quot;CPF_ROQ_ME1&quot;, SOC15_REG_ENTRY(GC, 0, mmCPF_EDC_ROQ_CNT),</a>
<a name="5964"><span class="lineNum">    5964 </span>            :           SOC15_REG_FIELD(CPF_EDC_ROQ_CNT, COUNT_ME1),</a>
<a name="5965"><span class="lineNum">    5965 </span>            :           0, 0</a>
<a name="5966"><span class="lineNum">    5966 </span>            :         },</a>
<a name="5967"><span class="lineNum">    5967 </span>            :         { &quot;CPF_ROQ_ME2&quot;, SOC15_REG_ENTRY(GC, 0, mmCPF_EDC_ROQ_CNT),</a>
<a name="5968"><span class="lineNum">    5968 </span>            :           SOC15_REG_FIELD(CPF_EDC_ROQ_CNT, COUNT_ME2),</a>
<a name="5969"><span class="lineNum">    5969 </span>            :           0, 0</a>
<a name="5970"><span class="lineNum">    5970 </span>            :         },</a>
<a name="5971"><span class="lineNum">    5971 </span>            :         { &quot;CPF_TAG&quot;, SOC15_REG_ENTRY(GC, 0, mmCPF_EDC_TAG_CNT),</a>
<a name="5972"><span class="lineNum">    5972 </span>            :           SOC15_REG_FIELD(CPF_EDC_TAG_CNT, SEC_COUNT),</a>
<a name="5973"><span class="lineNum">    5973 </span>            :           SOC15_REG_FIELD(CPF_EDC_TAG_CNT, DED_COUNT)</a>
<a name="5974"><span class="lineNum">    5974 </span>            :         },</a>
<a name="5975"><span class="lineNum">    5975 </span>            :         { &quot;CPG_DMA_ROQ&quot;, SOC15_REG_ENTRY(GC, 0, mmCPG_EDC_DMA_CNT),</a>
<a name="5976"><span class="lineNum">    5976 </span>            :           SOC15_REG_FIELD(CPG_EDC_DMA_CNT, ROQ_COUNT),</a>
<a name="5977"><span class="lineNum">    5977 </span>            :           0, 0</a>
<a name="5978"><span class="lineNum">    5978 </span>            :         },</a>
<a name="5979"><span class="lineNum">    5979 </span>            :         { &quot;CPG_DMA_TAG&quot;, SOC15_REG_ENTRY(GC, 0, mmCPG_EDC_DMA_CNT),</a>
<a name="5980"><span class="lineNum">    5980 </span>            :           SOC15_REG_FIELD(CPG_EDC_DMA_CNT, TAG_SEC_COUNT),</a>
<a name="5981"><span class="lineNum">    5981 </span>            :           SOC15_REG_FIELD(CPG_EDC_DMA_CNT, TAG_DED_COUNT)</a>
<a name="5982"><span class="lineNum">    5982 </span>            :         },</a>
<a name="5983"><span class="lineNum">    5983 </span>            :         { &quot;CPG_TAG&quot;, SOC15_REG_ENTRY(GC, 0, mmCPG_EDC_TAG_CNT),</a>
<a name="5984"><span class="lineNum">    5984 </span>            :           SOC15_REG_FIELD(CPG_EDC_TAG_CNT, SEC_COUNT),</a>
<a name="5985"><span class="lineNum">    5985 </span>            :           SOC15_REG_FIELD(CPG_EDC_TAG_CNT, DED_COUNT)</a>
<a name="5986"><span class="lineNum">    5986 </span>            :         },</a>
<a name="5987"><span class="lineNum">    5987 </span>            :         { &quot;DC_CSINVOC&quot;, SOC15_REG_ENTRY(GC, 0, mmDC_EDC_CSINVOC_CNT),</a>
<a name="5988"><span class="lineNum">    5988 </span>            :           SOC15_REG_FIELD(DC_EDC_CSINVOC_CNT, COUNT_ME1),</a>
<a name="5989"><span class="lineNum">    5989 </span>            :           0, 0</a>
<a name="5990"><span class="lineNum">    5990 </span>            :         },</a>
<a name="5991"><span class="lineNum">    5991 </span>            :         { &quot;DC_RESTORE&quot;, SOC15_REG_ENTRY(GC, 0, mmDC_EDC_RESTORE_CNT),</a>
<a name="5992"><span class="lineNum">    5992 </span>            :           SOC15_REG_FIELD(DC_EDC_RESTORE_CNT, COUNT_ME1),</a>
<a name="5993"><span class="lineNum">    5993 </span>            :           0, 0</a>
<a name="5994"><span class="lineNum">    5994 </span>            :         },</a>
<a name="5995"><span class="lineNum">    5995 </span>            :         { &quot;DC_STATE&quot;, SOC15_REG_ENTRY(GC, 0, mmDC_EDC_STATE_CNT),</a>
<a name="5996"><span class="lineNum">    5996 </span>            :           SOC15_REG_FIELD(DC_EDC_STATE_CNT, COUNT_ME1),</a>
<a name="5997"><span class="lineNum">    5997 </span>            :           0, 0</a>
<a name="5998"><span class="lineNum">    5998 </span>            :         },</a>
<a name="5999"><span class="lineNum">    5999 </span>            :         { &quot;GDS_MEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGDS_EDC_CNT),</a>
<a name="6000"><span class="lineNum">    6000 </span>            :           SOC15_REG_FIELD(GDS_EDC_CNT, GDS_MEM_SEC),</a>
<a name="6001"><span class="lineNum">    6001 </span>            :           SOC15_REG_FIELD(GDS_EDC_CNT, GDS_MEM_DED)</a>
<a name="6002"><span class="lineNum">    6002 </span>            :         },</a>
<a name="6003"><span class="lineNum">    6003 </span>            :         { &quot;GDS_INPUT_QUEUE&quot;, SOC15_REG_ENTRY(GC, 0, mmGDS_EDC_CNT),</a>
<a name="6004"><span class="lineNum">    6004 </span>            :           SOC15_REG_FIELD(GDS_EDC_CNT, GDS_INPUT_QUEUE_SED),</a>
<a name="6005"><span class="lineNum">    6005 </span>            :           0, 0</a>
<a name="6006"><span class="lineNum">    6006 </span>            :         },</a>
<a name="6007"><span class="lineNum">    6007 </span>            :         { &quot;GDS_ME0_CS_PIPE_MEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGDS_EDC_OA_PHY_CNT),</a>
<a name="6008"><span class="lineNum">    6008 </span>            :           SOC15_REG_FIELD(GDS_EDC_OA_PHY_CNT, ME0_CS_PIPE_MEM_SEC),</a>
<a name="6009"><span class="lineNum">    6009 </span>            :           SOC15_REG_FIELD(GDS_EDC_OA_PHY_CNT, ME0_CS_PIPE_MEM_DED)</a>
<a name="6010"><span class="lineNum">    6010 </span>            :         },</a>
<a name="6011"><span class="lineNum">    6011 </span>            :         { &quot;GDS_OA_PHY_PHY_CMD_RAM_MEM&quot;,</a>
<a name="6012"><span class="lineNum">    6012 </span>            :           SOC15_REG_ENTRY(GC, 0, mmGDS_EDC_OA_PHY_CNT),</a>
<a name="6013"><span class="lineNum">    6013 </span>            :           SOC15_REG_FIELD(GDS_EDC_OA_PHY_CNT, PHY_CMD_RAM_MEM_SEC),</a>
<a name="6014"><span class="lineNum">    6014 </span>            :           SOC15_REG_FIELD(GDS_EDC_OA_PHY_CNT, PHY_CMD_RAM_MEM_DED)</a>
<a name="6015"><span class="lineNum">    6015 </span>            :         },</a>
<a name="6016"><span class="lineNum">    6016 </span>            :         { &quot;GDS_OA_PHY_PHY_DATA_RAM_MEM&quot;,</a>
<a name="6017"><span class="lineNum">    6017 </span>            :           SOC15_REG_ENTRY(GC, 0, mmGDS_EDC_OA_PHY_CNT),</a>
<a name="6018"><span class="lineNum">    6018 </span>            :           SOC15_REG_FIELD(GDS_EDC_OA_PHY_CNT, PHY_DATA_RAM_MEM_SED),</a>
<a name="6019"><span class="lineNum">    6019 </span>            :           0, 0</a>
<a name="6020"><span class="lineNum">    6020 </span>            :         },</a>
<a name="6021"><span class="lineNum">    6021 </span>            :         { &quot;GDS_OA_PIPE_ME1_PIPE0_PIPE_MEM&quot;,</a>
<a name="6022"><span class="lineNum">    6022 </span>            :           SOC15_REG_ENTRY(GC, 0, mmGDS_EDC_OA_PIPE_CNT),</a>
<a name="6023"><span class="lineNum">    6023 </span>            :           SOC15_REG_FIELD(GDS_EDC_OA_PIPE_CNT, ME1_PIPE0_PIPE_MEM_SEC),</a>
<a name="6024"><span class="lineNum">    6024 </span>            :           SOC15_REG_FIELD(GDS_EDC_OA_PIPE_CNT, ME1_PIPE0_PIPE_MEM_DED)</a>
<a name="6025"><span class="lineNum">    6025 </span>            :         },</a>
<a name="6026"><span class="lineNum">    6026 </span>            :         { &quot;GDS_OA_PIPE_ME1_PIPE1_PIPE_MEM&quot;,</a>
<a name="6027"><span class="lineNum">    6027 </span>            :           SOC15_REG_ENTRY(GC, 0, mmGDS_EDC_OA_PIPE_CNT),</a>
<a name="6028"><span class="lineNum">    6028 </span>            :           SOC15_REG_FIELD(GDS_EDC_OA_PIPE_CNT, ME1_PIPE1_PIPE_MEM_SEC),</a>
<a name="6029"><span class="lineNum">    6029 </span>            :           SOC15_REG_FIELD(GDS_EDC_OA_PIPE_CNT, ME1_PIPE1_PIPE_MEM_DED)</a>
<a name="6030"><span class="lineNum">    6030 </span>            :         },</a>
<a name="6031"><span class="lineNum">    6031 </span>            :         { &quot;GDS_OA_PIPE_ME1_PIPE2_PIPE_MEM&quot;,</a>
<a name="6032"><span class="lineNum">    6032 </span>            :           SOC15_REG_ENTRY(GC, 0, mmGDS_EDC_OA_PIPE_CNT),</a>
<a name="6033"><span class="lineNum">    6033 </span>            :           SOC15_REG_FIELD(GDS_EDC_OA_PIPE_CNT, ME1_PIPE2_PIPE_MEM_SEC),</a>
<a name="6034"><span class="lineNum">    6034 </span>            :           SOC15_REG_FIELD(GDS_EDC_OA_PIPE_CNT, ME1_PIPE2_PIPE_MEM_DED)</a>
<a name="6035"><span class="lineNum">    6035 </span>            :         },</a>
<a name="6036"><span class="lineNum">    6036 </span>            :         { &quot;GDS_OA_PIPE_ME1_PIPE3_PIPE_MEM&quot;,</a>
<a name="6037"><span class="lineNum">    6037 </span>            :           SOC15_REG_ENTRY(GC, 0, mmGDS_EDC_OA_PIPE_CNT),</a>
<a name="6038"><span class="lineNum">    6038 </span>            :           SOC15_REG_FIELD(GDS_EDC_OA_PIPE_CNT, ME1_PIPE3_PIPE_MEM_SEC),</a>
<a name="6039"><span class="lineNum">    6039 </span>            :           SOC15_REG_FIELD(GDS_EDC_OA_PIPE_CNT, ME1_PIPE3_PIPE_MEM_DED)</a>
<a name="6040"><span class="lineNum">    6040 </span>            :         },</a>
<a name="6041"><span class="lineNum">    6041 </span>            :         { &quot;SPI_SR_MEM&quot;, SOC15_REG_ENTRY(GC, 0, mmSPI_EDC_CNT),</a>
<a name="6042"><span class="lineNum">    6042 </span>            :           SOC15_REG_FIELD(SPI_EDC_CNT, SPI_SR_MEM_SED_COUNT),</a>
<a name="6043"><span class="lineNum">    6043 </span>            :           0, 0</a>
<a name="6044"><span class="lineNum">    6044 </span>            :         },</a>
<a name="6045"><span class="lineNum">    6045 </span>            :         { &quot;TA_FS_DFIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmTA_EDC_CNT),</a>
<a name="6046"><span class="lineNum">    6046 </span>            :           SOC15_REG_FIELD(TA_EDC_CNT, TA_FS_DFIFO_SEC_COUNT),</a>
<a name="6047"><span class="lineNum">    6047 </span>            :           SOC15_REG_FIELD(TA_EDC_CNT, TA_FS_DFIFO_DED_COUNT)</a>
<a name="6048"><span class="lineNum">    6048 </span>            :         },</a>
<a name="6049"><span class="lineNum">    6049 </span>            :         { &quot;TA_FS_AFIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmTA_EDC_CNT),</a>
<a name="6050"><span class="lineNum">    6050 </span>            :           SOC15_REG_FIELD(TA_EDC_CNT, TA_FS_AFIFO_SED_COUNT),</a>
<a name="6051"><span class="lineNum">    6051 </span>            :           0, 0</a>
<a name="6052"><span class="lineNum">    6052 </span>            :         },</a>
<a name="6053"><span class="lineNum">    6053 </span>            :         { &quot;TA_FL_LFIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmTA_EDC_CNT),</a>
<a name="6054"><span class="lineNum">    6054 </span>            :           SOC15_REG_FIELD(TA_EDC_CNT, TA_FL_LFIFO_SED_COUNT),</a>
<a name="6055"><span class="lineNum">    6055 </span>            :           0, 0</a>
<a name="6056"><span class="lineNum">    6056 </span>            :         },</a>
<a name="6057"><span class="lineNum">    6057 </span>            :         { &quot;TA_FX_LFIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmTA_EDC_CNT),</a>
<a name="6058"><span class="lineNum">    6058 </span>            :           SOC15_REG_FIELD(TA_EDC_CNT, TA_FX_LFIFO_SED_COUNT),</a>
<a name="6059"><span class="lineNum">    6059 </span>            :           0, 0</a>
<a name="6060"><span class="lineNum">    6060 </span>            :         },</a>
<a name="6061"><span class="lineNum">    6061 </span>            :         { &quot;TA_FS_CFIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmTA_EDC_CNT),</a>
<a name="6062"><span class="lineNum">    6062 </span>            :           SOC15_REG_FIELD(TA_EDC_CNT, TA_FS_CFIFO_SED_COUNT),</a>
<a name="6063"><span class="lineNum">    6063 </span>            :           0, 0</a>
<a name="6064"><span class="lineNum">    6064 </span>            :         },</a>
<a name="6065"><span class="lineNum">    6065 </span>            :         { &quot;TCA_HOLE_FIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmTCA_EDC_CNT),</a>
<a name="6066"><span class="lineNum">    6066 </span>            :           SOC15_REG_FIELD(TCA_EDC_CNT, HOLE_FIFO_SED_COUNT),</a>
<a name="6067"><span class="lineNum">    6067 </span>            :           0, 0</a>
<a name="6068"><span class="lineNum">    6068 </span>            :         },</a>
<a name="6069"><span class="lineNum">    6069 </span>            :         { &quot;TCA_REQ_FIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmTCA_EDC_CNT),</a>
<a name="6070"><span class="lineNum">    6070 </span>            :           SOC15_REG_FIELD(TCA_EDC_CNT, REQ_FIFO_SED_COUNT),</a>
<a name="6071"><span class="lineNum">    6071 </span>            :           0, 0</a>
<a name="6072"><span class="lineNum">    6072 </span>            :         },</a>
<a name="6073"><span class="lineNum">    6073 </span>            :         { &quot;TCC_CACHE_DATA&quot;, SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT),</a>
<a name="6074"><span class="lineNum">    6074 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT, CACHE_DATA_SEC_COUNT),</a>
<a name="6075"><span class="lineNum">    6075 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT, CACHE_DATA_DED_COUNT)</a>
<a name="6076"><span class="lineNum">    6076 </span>            :         },</a>
<a name="6077"><span class="lineNum">    6077 </span>            :         { &quot;TCC_CACHE_DIRTY&quot;, SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT),</a>
<a name="6078"><span class="lineNum">    6078 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT, CACHE_DIRTY_SEC_COUNT),</a>
<a name="6079"><span class="lineNum">    6079 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT, CACHE_DIRTY_DED_COUNT)</a>
<a name="6080"><span class="lineNum">    6080 </span>            :         },</a>
<a name="6081"><span class="lineNum">    6081 </span>            :         { &quot;TCC_HIGH_RATE_TAG&quot;, SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT),</a>
<a name="6082"><span class="lineNum">    6082 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT, HIGH_RATE_TAG_SEC_COUNT),</a>
<a name="6083"><span class="lineNum">    6083 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT, HIGH_RATE_TAG_DED_COUNT)</a>
<a name="6084"><span class="lineNum">    6084 </span>            :         },</a>
<a name="6085"><span class="lineNum">    6085 </span>            :         { &quot;TCC_LOW_RATE_TAG&quot;, SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT),</a>
<a name="6086"><span class="lineNum">    6086 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT, LOW_RATE_TAG_SEC_COUNT),</a>
<a name="6087"><span class="lineNum">    6087 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT, LOW_RATE_TAG_DED_COUNT)</a>
<a name="6088"><span class="lineNum">    6088 </span>            :         },</a>
<a name="6089"><span class="lineNum">    6089 </span>            :         { &quot;TCC_SRC_FIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT),</a>
<a name="6090"><span class="lineNum">    6090 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT, SRC_FIFO_SEC_COUNT),</a>
<a name="6091"><span class="lineNum">    6091 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT, SRC_FIFO_DED_COUNT)</a>
<a name="6092"><span class="lineNum">    6092 </span>            :         },</a>
<a name="6093"><span class="lineNum">    6093 </span>            :         { &quot;TCC_IN_USE_DEC&quot;, SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT),</a>
<a name="6094"><span class="lineNum">    6094 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT, IN_USE_DEC_SED_COUNT),</a>
<a name="6095"><span class="lineNum">    6095 </span>            :           0, 0</a>
<a name="6096"><span class="lineNum">    6096 </span>            :         },</a>
<a name="6097"><span class="lineNum">    6097 </span>            :         { &quot;TCC_IN_USE_TRANSFER&quot;, SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT),</a>
<a name="6098"><span class="lineNum">    6098 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT, IN_USE_TRANSFER_SED_COUNT),</a>
<a name="6099"><span class="lineNum">    6099 </span>            :           0, 0</a>
<a name="6100"><span class="lineNum">    6100 </span>            :         },</a>
<a name="6101"><span class="lineNum">    6101 </span>            :         { &quot;TCC_LATENCY_FIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT),</a>
<a name="6102"><span class="lineNum">    6102 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT, LATENCY_FIFO_SED_COUNT),</a>
<a name="6103"><span class="lineNum">    6103 </span>            :           0, 0</a>
<a name="6104"><span class="lineNum">    6104 </span>            :         },</a>
<a name="6105"><span class="lineNum">    6105 </span>            :         { &quot;TCC_RETURN_DATA&quot;, SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT),</a>
<a name="6106"><span class="lineNum">    6106 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT, RETURN_DATA_SED_COUNT),</a>
<a name="6107"><span class="lineNum">    6107 </span>            :           0, 0</a>
<a name="6108"><span class="lineNum">    6108 </span>            :         },</a>
<a name="6109"><span class="lineNum">    6109 </span>            :         { &quot;TCC_RETURN_CONTROL&quot;, SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT),</a>
<a name="6110"><span class="lineNum">    6110 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT, RETURN_CONTROL_SED_COUNT),</a>
<a name="6111"><span class="lineNum">    6111 </span>            :           0, 0</a>
<a name="6112"><span class="lineNum">    6112 </span>            :         },</a>
<a name="6113"><span class="lineNum">    6113 </span>            :         { &quot;TCC_UC_ATOMIC_FIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT),</a>
<a name="6114"><span class="lineNum">    6114 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT, UC_ATOMIC_FIFO_SED_COUNT),</a>
<a name="6115"><span class="lineNum">    6115 </span>            :           0, 0</a>
<a name="6116"><span class="lineNum">    6116 </span>            :         },</a>
<a name="6117"><span class="lineNum">    6117 </span>            :         { &quot;TCC_WRITE_RETURN&quot;, SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT2),</a>
<a name="6118"><span class="lineNum">    6118 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT2, WRITE_RETURN_SED_COUNT),</a>
<a name="6119"><span class="lineNum">    6119 </span>            :           0, 0</a>
<a name="6120"><span class="lineNum">    6120 </span>            :         },</a>
<a name="6121"><span class="lineNum">    6121 </span>            :         { &quot;TCC_WRITE_CACHE_READ&quot;, SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT2),</a>
<a name="6122"><span class="lineNum">    6122 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT2, WRITE_CACHE_READ_SED_COUNT),</a>
<a name="6123"><span class="lineNum">    6123 </span>            :           0, 0</a>
<a name="6124"><span class="lineNum">    6124 </span>            :         },</a>
<a name="6125"><span class="lineNum">    6125 </span>            :         { &quot;TCC_SRC_FIFO_NEXT_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT2),</a>
<a name="6126"><span class="lineNum">    6126 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT2, SRC_FIFO_NEXT_RAM_SED_COUNT),</a>
<a name="6127"><span class="lineNum">    6127 </span>            :           0, 0</a>
<a name="6128"><span class="lineNum">    6128 </span>            :         },</a>
<a name="6129"><span class="lineNum">    6129 </span>            :         { &quot;TCC_LATENCY_FIFO_NEXT_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT2),</a>
<a name="6130"><span class="lineNum">    6130 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT2, LATENCY_FIFO_NEXT_RAM_SED_COUNT),</a>
<a name="6131"><span class="lineNum">    6131 </span>            :           0, 0</a>
<a name="6132"><span class="lineNum">    6132 </span>            :         },</a>
<a name="6133"><span class="lineNum">    6133 </span>            :         { &quot;TCC_CACHE_TAG_PROBE_FIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT2),</a>
<a name="6134"><span class="lineNum">    6134 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT2, CACHE_TAG_PROBE_FIFO_SED_COUNT),</a>
<a name="6135"><span class="lineNum">    6135 </span>            :           0, 0</a>
<a name="6136"><span class="lineNum">    6136 </span>            :         },</a>
<a name="6137"><span class="lineNum">    6137 </span>            :         { &quot;TCC_WRRET_TAG_WRITE_RETURN&quot;, SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT2),</a>
<a name="6138"><span class="lineNum">    6138 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT2, WRRET_TAG_WRITE_RETURN_SED_COUNT),</a>
<a name="6139"><span class="lineNum">    6139 </span>            :           0, 0</a>
<a name="6140"><span class="lineNum">    6140 </span>            :         },</a>
<a name="6141"><span class="lineNum">    6141 </span>            :         { &quot;TCC_ATOMIC_RETURN_BUFFER&quot;, SOC15_REG_ENTRY(GC, 0, mmTCC_EDC_CNT2),</a>
<a name="6142"><span class="lineNum">    6142 </span>            :           SOC15_REG_FIELD(TCC_EDC_CNT2, ATOMIC_RETURN_BUFFER_SED_COUNT),</a>
<a name="6143"><span class="lineNum">    6143 </span>            :           0, 0</a>
<a name="6144"><span class="lineNum">    6144 </span>            :         },</a>
<a name="6145"><span class="lineNum">    6145 </span>            :         { &quot;TCI_WRITE_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmTCI_EDC_CNT),</a>
<a name="6146"><span class="lineNum">    6146 </span>            :           SOC15_REG_FIELD(TCI_EDC_CNT, WRITE_RAM_SED_COUNT),</a>
<a name="6147"><span class="lineNum">    6147 </span>            :           0, 0</a>
<a name="6148"><span class="lineNum">    6148 </span>            :         },</a>
<a name="6149"><span class="lineNum">    6149 </span>            :         { &quot;TCP_CACHE_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmTCP_EDC_CNT_NEW),</a>
<a name="6150"><span class="lineNum">    6150 </span>            :           SOC15_REG_FIELD(TCP_EDC_CNT_NEW, CACHE_RAM_SEC_COUNT),</a>
<a name="6151"><span class="lineNum">    6151 </span>            :           SOC15_REG_FIELD(TCP_EDC_CNT_NEW, CACHE_RAM_DED_COUNT)</a>
<a name="6152"><span class="lineNum">    6152 </span>            :         },</a>
<a name="6153"><span class="lineNum">    6153 </span>            :         { &quot;TCP_LFIFO_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmTCP_EDC_CNT_NEW),</a>
<a name="6154"><span class="lineNum">    6154 </span>            :           SOC15_REG_FIELD(TCP_EDC_CNT_NEW, LFIFO_RAM_SEC_COUNT),</a>
<a name="6155"><span class="lineNum">    6155 </span>            :           SOC15_REG_FIELD(TCP_EDC_CNT_NEW, LFIFO_RAM_DED_COUNT)</a>
<a name="6156"><span class="lineNum">    6156 </span>            :         },</a>
<a name="6157"><span class="lineNum">    6157 </span>            :         { &quot;TCP_CMD_FIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmTCP_EDC_CNT_NEW),</a>
<a name="6158"><span class="lineNum">    6158 </span>            :           SOC15_REG_FIELD(TCP_EDC_CNT_NEW, CMD_FIFO_SED_COUNT),</a>
<a name="6159"><span class="lineNum">    6159 </span>            :           0, 0</a>
<a name="6160"><span class="lineNum">    6160 </span>            :         },</a>
<a name="6161"><span class="lineNum">    6161 </span>            :         { &quot;TCP_VM_FIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmTCP_EDC_CNT_NEW),</a>
<a name="6162"><span class="lineNum">    6162 </span>            :           SOC15_REG_FIELD(TCP_EDC_CNT_NEW, VM_FIFO_SEC_COUNT),</a>
<a name="6163"><span class="lineNum">    6163 </span>            :           0, 0</a>
<a name="6164"><span class="lineNum">    6164 </span>            :         },</a>
<a name="6165"><span class="lineNum">    6165 </span>            :         { &quot;TCP_DB_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmTCP_EDC_CNT_NEW),</a>
<a name="6166"><span class="lineNum">    6166 </span>            :           SOC15_REG_FIELD(TCP_EDC_CNT_NEW, DB_RAM_SED_COUNT),</a>
<a name="6167"><span class="lineNum">    6167 </span>            :           0, 0</a>
<a name="6168"><span class="lineNum">    6168 </span>            :         },</a>
<a name="6169"><span class="lineNum">    6169 </span>            :         { &quot;TCP_UTCL1_LFIFO0&quot;, SOC15_REG_ENTRY(GC, 0, mmTCP_EDC_CNT_NEW),</a>
<a name="6170"><span class="lineNum">    6170 </span>            :           SOC15_REG_FIELD(TCP_EDC_CNT_NEW, UTCL1_LFIFO0_SEC_COUNT),</a>
<a name="6171"><span class="lineNum">    6171 </span>            :           SOC15_REG_FIELD(TCP_EDC_CNT_NEW, UTCL1_LFIFO0_DED_COUNT)</a>
<a name="6172"><span class="lineNum">    6172 </span>            :         },</a>
<a name="6173"><span class="lineNum">    6173 </span>            :         { &quot;TCP_UTCL1_LFIFO1&quot;, SOC15_REG_ENTRY(GC, 0, mmTCP_EDC_CNT_NEW),</a>
<a name="6174"><span class="lineNum">    6174 </span>            :           SOC15_REG_FIELD(TCP_EDC_CNT_NEW, UTCL1_LFIFO1_SEC_COUNT),</a>
<a name="6175"><span class="lineNum">    6175 </span>            :           SOC15_REG_FIELD(TCP_EDC_CNT_NEW, UTCL1_LFIFO1_DED_COUNT)</a>
<a name="6176"><span class="lineNum">    6176 </span>            :         },</a>
<a name="6177"><span class="lineNum">    6177 </span>            :         { &quot;TD_SS_FIFO_LO&quot;, SOC15_REG_ENTRY(GC, 0, mmTD_EDC_CNT),</a>
<a name="6178"><span class="lineNum">    6178 </span>            :           SOC15_REG_FIELD(TD_EDC_CNT, SS_FIFO_LO_SEC_COUNT),</a>
<a name="6179"><span class="lineNum">    6179 </span>            :           SOC15_REG_FIELD(TD_EDC_CNT, SS_FIFO_LO_DED_COUNT)</a>
<a name="6180"><span class="lineNum">    6180 </span>            :         },</a>
<a name="6181"><span class="lineNum">    6181 </span>            :         { &quot;TD_SS_FIFO_HI&quot;, SOC15_REG_ENTRY(GC, 0, mmTD_EDC_CNT),</a>
<a name="6182"><span class="lineNum">    6182 </span>            :           SOC15_REG_FIELD(TD_EDC_CNT, SS_FIFO_HI_SEC_COUNT),</a>
<a name="6183"><span class="lineNum">    6183 </span>            :           SOC15_REG_FIELD(TD_EDC_CNT, SS_FIFO_HI_DED_COUNT)</a>
<a name="6184"><span class="lineNum">    6184 </span>            :         },</a>
<a name="6185"><span class="lineNum">    6185 </span>            :         { &quot;TD_CS_FIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmTD_EDC_CNT),</a>
<a name="6186"><span class="lineNum">    6186 </span>            :           SOC15_REG_FIELD(TD_EDC_CNT, CS_FIFO_SED_COUNT),</a>
<a name="6187"><span class="lineNum">    6187 </span>            :           0, 0</a>
<a name="6188"><span class="lineNum">    6188 </span>            :         },</a>
<a name="6189"><span class="lineNum">    6189 </span>            :         { &quot;SQ_LDS_D&quot;, SOC15_REG_ENTRY(GC, 0, mmSQ_EDC_CNT),</a>
<a name="6190"><span class="lineNum">    6190 </span>            :           SOC15_REG_FIELD(SQ_EDC_CNT, LDS_D_SEC_COUNT),</a>
<a name="6191"><span class="lineNum">    6191 </span>            :           SOC15_REG_FIELD(SQ_EDC_CNT, LDS_D_DED_COUNT)</a>
<a name="6192"><span class="lineNum">    6192 </span>            :         },</a>
<a name="6193"><span class="lineNum">    6193 </span>            :         { &quot;SQ_LDS_I&quot;, SOC15_REG_ENTRY(GC, 0, mmSQ_EDC_CNT),</a>
<a name="6194"><span class="lineNum">    6194 </span>            :           SOC15_REG_FIELD(SQ_EDC_CNT, LDS_I_SEC_COUNT),</a>
<a name="6195"><span class="lineNum">    6195 </span>            :           SOC15_REG_FIELD(SQ_EDC_CNT, LDS_I_DED_COUNT)</a>
<a name="6196"><span class="lineNum">    6196 </span>            :         },</a>
<a name="6197"><span class="lineNum">    6197 </span>            :         { &quot;SQ_SGPR&quot;, SOC15_REG_ENTRY(GC, 0, mmSQ_EDC_CNT),</a>
<a name="6198"><span class="lineNum">    6198 </span>            :           SOC15_REG_FIELD(SQ_EDC_CNT, SGPR_SEC_COUNT),</a>
<a name="6199"><span class="lineNum">    6199 </span>            :           SOC15_REG_FIELD(SQ_EDC_CNT, SGPR_DED_COUNT)</a>
<a name="6200"><span class="lineNum">    6200 </span>            :         },</a>
<a name="6201"><span class="lineNum">    6201 </span>            :         { &quot;SQ_VGPR0&quot;, SOC15_REG_ENTRY(GC, 0, mmSQ_EDC_CNT),</a>
<a name="6202"><span class="lineNum">    6202 </span>            :           SOC15_REG_FIELD(SQ_EDC_CNT, VGPR0_SEC_COUNT),</a>
<a name="6203"><span class="lineNum">    6203 </span>            :           SOC15_REG_FIELD(SQ_EDC_CNT, VGPR0_DED_COUNT)</a>
<a name="6204"><span class="lineNum">    6204 </span>            :         },</a>
<a name="6205"><span class="lineNum">    6205 </span>            :         { &quot;SQ_VGPR1&quot;, SOC15_REG_ENTRY(GC, 0, mmSQ_EDC_CNT),</a>
<a name="6206"><span class="lineNum">    6206 </span>            :           SOC15_REG_FIELD(SQ_EDC_CNT, VGPR1_SEC_COUNT),</a>
<a name="6207"><span class="lineNum">    6207 </span>            :           SOC15_REG_FIELD(SQ_EDC_CNT, VGPR1_DED_COUNT)</a>
<a name="6208"><span class="lineNum">    6208 </span>            :         },</a>
<a name="6209"><span class="lineNum">    6209 </span>            :         { &quot;SQ_VGPR2&quot;, SOC15_REG_ENTRY(GC, 0, mmSQ_EDC_CNT),</a>
<a name="6210"><span class="lineNum">    6210 </span>            :           SOC15_REG_FIELD(SQ_EDC_CNT, VGPR2_SEC_COUNT),</a>
<a name="6211"><span class="lineNum">    6211 </span>            :           SOC15_REG_FIELD(SQ_EDC_CNT, VGPR2_DED_COUNT)</a>
<a name="6212"><span class="lineNum">    6212 </span>            :         },</a>
<a name="6213"><span class="lineNum">    6213 </span>            :         { &quot;SQ_VGPR3&quot;, SOC15_REG_ENTRY(GC, 0, mmSQ_EDC_CNT),</a>
<a name="6214"><span class="lineNum">    6214 </span>            :           SOC15_REG_FIELD(SQ_EDC_CNT, VGPR3_SEC_COUNT),</a>
<a name="6215"><span class="lineNum">    6215 </span>            :           SOC15_REG_FIELD(SQ_EDC_CNT, VGPR3_DED_COUNT)</a>
<a name="6216"><span class="lineNum">    6216 </span>            :         },</a>
<a name="6217"><span class="lineNum">    6217 </span>            :         { &quot;SQC_DATA_CU0_WRITE_DATA_BUF&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT),</a>
<a name="6218"><span class="lineNum">    6218 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT, DATA_CU0_WRITE_DATA_BUF_SEC_COUNT),</a>
<a name="6219"><span class="lineNum">    6219 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT, DATA_CU0_WRITE_DATA_BUF_DED_COUNT)</a>
<a name="6220"><span class="lineNum">    6220 </span>            :         },</a>
<a name="6221"><span class="lineNum">    6221 </span>            :         { &quot;SQC_DATA_CU0_UTCL1_LFIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT),</a>
<a name="6222"><span class="lineNum">    6222 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT, DATA_CU0_UTCL1_LFIFO_SEC_COUNT),</a>
<a name="6223"><span class="lineNum">    6223 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT, DATA_CU0_UTCL1_LFIFO_DED_COUNT)</a>
<a name="6224"><span class="lineNum">    6224 </span>            :         },</a>
<a name="6225"><span class="lineNum">    6225 </span>            :         { &quot;SQC_DATA_CU1_WRITE_DATA_BUF&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT),</a>
<a name="6226"><span class="lineNum">    6226 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT, DATA_CU1_WRITE_DATA_BUF_SEC_COUNT),</a>
<a name="6227"><span class="lineNum">    6227 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT, DATA_CU1_WRITE_DATA_BUF_DED_COUNT)</a>
<a name="6228"><span class="lineNum">    6228 </span>            :         },</a>
<a name="6229"><span class="lineNum">    6229 </span>            :         { &quot;SQC_DATA_CU1_UTCL1_LFIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT),</a>
<a name="6230"><span class="lineNum">    6230 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT, DATA_CU1_UTCL1_LFIFO_SEC_COUNT),</a>
<a name="6231"><span class="lineNum">    6231 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT, DATA_CU1_UTCL1_LFIFO_DED_COUNT)</a>
<a name="6232"><span class="lineNum">    6232 </span>            :         },</a>
<a name="6233"><span class="lineNum">    6233 </span>            :         { &quot;SQC_DATA_CU2_WRITE_DATA_BUF&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT),</a>
<a name="6234"><span class="lineNum">    6234 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT, DATA_CU2_WRITE_DATA_BUF_SEC_COUNT),</a>
<a name="6235"><span class="lineNum">    6235 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT, DATA_CU2_WRITE_DATA_BUF_DED_COUNT)</a>
<a name="6236"><span class="lineNum">    6236 </span>            :         },</a>
<a name="6237"><span class="lineNum">    6237 </span>            :         { &quot;SQC_DATA_CU2_UTCL1_LFIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT),</a>
<a name="6238"><span class="lineNum">    6238 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT, DATA_CU2_UTCL1_LFIFO_SEC_COUNT),</a>
<a name="6239"><span class="lineNum">    6239 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT, DATA_CU2_UTCL1_LFIFO_DED_COUNT)</a>
<a name="6240"><span class="lineNum">    6240 </span>            :         },</a>
<a name="6241"><span class="lineNum">    6241 </span>            :         { &quot;SQC_INST_BANKA_TAG_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT2),</a>
<a name="6242"><span class="lineNum">    6242 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT2, INST_BANKA_TAG_RAM_SEC_COUNT),</a>
<a name="6243"><span class="lineNum">    6243 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT2, INST_BANKA_TAG_RAM_DED_COUNT)</a>
<a name="6244"><span class="lineNum">    6244 </span>            :         },</a>
<a name="6245"><span class="lineNum">    6245 </span>            :         { &quot;SQC_INST_BANKA_BANK_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT2),</a>
<a name="6246"><span class="lineNum">    6246 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT2, INST_BANKA_BANK_RAM_SEC_COUNT),</a>
<a name="6247"><span class="lineNum">    6247 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT2, INST_BANKA_BANK_RAM_DED_COUNT)</a>
<a name="6248"><span class="lineNum">    6248 </span>            :         },</a>
<a name="6249"><span class="lineNum">    6249 </span>            :         { &quot;SQC_DATA_BANKA_TAG_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT2),</a>
<a name="6250"><span class="lineNum">    6250 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT2, DATA_BANKA_TAG_RAM_SEC_COUNT),</a>
<a name="6251"><span class="lineNum">    6251 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT2, DATA_BANKA_TAG_RAM_DED_COUNT)</a>
<a name="6252"><span class="lineNum">    6252 </span>            :         },</a>
<a name="6253"><span class="lineNum">    6253 </span>            :         { &quot;SQC_DATA_BANKA_BANK_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT2),</a>
<a name="6254"><span class="lineNum">    6254 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT2, DATA_BANKA_BANK_RAM_SEC_COUNT),</a>
<a name="6255"><span class="lineNum">    6255 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT2, DATA_BANKA_BANK_RAM_DED_COUNT)</a>
<a name="6256"><span class="lineNum">    6256 </span>            :         },</a>
<a name="6257"><span class="lineNum">    6257 </span>            :         { &quot;SQC_INST_BANKA_UTCL1_MISS_FIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT2),</a>
<a name="6258"><span class="lineNum">    6258 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT2, INST_BANKA_UTCL1_MISS_FIFO_SED_COUNT),</a>
<a name="6259"><span class="lineNum">    6259 </span>            :           0, 0</a>
<a name="6260"><span class="lineNum">    6260 </span>            :         },</a>
<a name="6261"><span class="lineNum">    6261 </span>            :         { &quot;SQC_INST_BANKA_MISS_FIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT2),</a>
<a name="6262"><span class="lineNum">    6262 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT2, INST_BANKA_MISS_FIFO_SED_COUNT),</a>
<a name="6263"><span class="lineNum">    6263 </span>            :           0, 0</a>
<a name="6264"><span class="lineNum">    6264 </span>            :         },</a>
<a name="6265"><span class="lineNum">    6265 </span>            :         { &quot;SQC_DATA_BANKA_HIT_FIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT2),</a>
<a name="6266"><span class="lineNum">    6266 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT2, DATA_BANKA_HIT_FIFO_SED_COUNT),</a>
<a name="6267"><span class="lineNum">    6267 </span>            :           0, 0</a>
<a name="6268"><span class="lineNum">    6268 </span>            :         },</a>
<a name="6269"><span class="lineNum">    6269 </span>            :         { &quot;SQC_DATA_BANKA_MISS_FIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT2),</a>
<a name="6270"><span class="lineNum">    6270 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT2, DATA_BANKA_MISS_FIFO_SED_COUNT),</a>
<a name="6271"><span class="lineNum">    6271 </span>            :           0, 0</a>
<a name="6272"><span class="lineNum">    6272 </span>            :         },</a>
<a name="6273"><span class="lineNum">    6273 </span>            :         { &quot;SQC_DATA_BANKA_DIRTY_BIT_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT2),</a>
<a name="6274"><span class="lineNum">    6274 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT2, DATA_BANKA_DIRTY_BIT_RAM_SED_COUNT),</a>
<a name="6275"><span class="lineNum">    6275 </span>            :           0, 0</a>
<a name="6276"><span class="lineNum">    6276 </span>            :         },</a>
<a name="6277"><span class="lineNum">    6277 </span>            :         { &quot;SQC_INST_UTCL1_LFIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT2),</a>
<a name="6278"><span class="lineNum">    6278 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT2, INST_UTCL1_LFIFO_SEC_COUNT),</a>
<a name="6279"><span class="lineNum">    6279 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT2, INST_UTCL1_LFIFO_DED_COUNT)</a>
<a name="6280"><span class="lineNum">    6280 </span>            :         },</a>
<a name="6281"><span class="lineNum">    6281 </span>            :         { &quot;SQC_INST_BANKB_TAG_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT3),</a>
<a name="6282"><span class="lineNum">    6282 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT3, INST_BANKB_TAG_RAM_SEC_COUNT),</a>
<a name="6283"><span class="lineNum">    6283 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT3, INST_BANKB_TAG_RAM_DED_COUNT)</a>
<a name="6284"><span class="lineNum">    6284 </span>            :         },</a>
<a name="6285"><span class="lineNum">    6285 </span>            :         { &quot;SQC_INST_BANKB_BANK_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT3),</a>
<a name="6286"><span class="lineNum">    6286 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT3, INST_BANKB_BANK_RAM_SEC_COUNT),</a>
<a name="6287"><span class="lineNum">    6287 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT3, INST_BANKB_BANK_RAM_DED_COUNT)</a>
<a name="6288"><span class="lineNum">    6288 </span>            :         },</a>
<a name="6289"><span class="lineNum">    6289 </span>            :         { &quot;SQC_DATA_BANKB_TAG_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT3),</a>
<a name="6290"><span class="lineNum">    6290 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT3, DATA_BANKB_TAG_RAM_SEC_COUNT),</a>
<a name="6291"><span class="lineNum">    6291 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT3, DATA_BANKB_TAG_RAM_DED_COUNT)</a>
<a name="6292"><span class="lineNum">    6292 </span>            :         },</a>
<a name="6293"><span class="lineNum">    6293 </span>            :         { &quot;SQC_DATA_BANKB_BANK_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT3),</a>
<a name="6294"><span class="lineNum">    6294 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT3, DATA_BANKB_BANK_RAM_SEC_COUNT),</a>
<a name="6295"><span class="lineNum">    6295 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT3, DATA_BANKB_BANK_RAM_DED_COUNT)</a>
<a name="6296"><span class="lineNum">    6296 </span>            :         },</a>
<a name="6297"><span class="lineNum">    6297 </span>            :         { &quot;SQC_INST_BANKB_UTCL1_MISS_FIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT3),</a>
<a name="6298"><span class="lineNum">    6298 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT3, INST_BANKB_UTCL1_MISS_FIFO_SED_COUNT),</a>
<a name="6299"><span class="lineNum">    6299 </span>            :           0, 0</a>
<a name="6300"><span class="lineNum">    6300 </span>            :         },</a>
<a name="6301"><span class="lineNum">    6301 </span>            :         { &quot;SQC_INST_BANKB_MISS_FIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT3),</a>
<a name="6302"><span class="lineNum">    6302 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT3, INST_BANKB_MISS_FIFO_SED_COUNT),</a>
<a name="6303"><span class="lineNum">    6303 </span>            :           0, 0</a>
<a name="6304"><span class="lineNum">    6304 </span>            :         },</a>
<a name="6305"><span class="lineNum">    6305 </span>            :         { &quot;SQC_DATA_BANKB_HIT_FIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT3),</a>
<a name="6306"><span class="lineNum">    6306 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT3, DATA_BANKB_HIT_FIFO_SED_COUNT),</a>
<a name="6307"><span class="lineNum">    6307 </span>            :           0, 0</a>
<a name="6308"><span class="lineNum">    6308 </span>            :         },</a>
<a name="6309"><span class="lineNum">    6309 </span>            :         { &quot;SQC_DATA_BANKB_MISS_FIFO&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT3),</a>
<a name="6310"><span class="lineNum">    6310 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT3, DATA_BANKB_MISS_FIFO_SED_COUNT),</a>
<a name="6311"><span class="lineNum">    6311 </span>            :           0, 0</a>
<a name="6312"><span class="lineNum">    6312 </span>            :         },</a>
<a name="6313"><span class="lineNum">    6313 </span>            :         { &quot;SQC_DATA_BANKB_DIRTY_BIT_RAM&quot;, SOC15_REG_ENTRY(GC, 0, mmSQC_EDC_CNT3),</a>
<a name="6314"><span class="lineNum">    6314 </span>            :           SOC15_REG_FIELD(SQC_EDC_CNT3, DATA_BANKB_DIRTY_BIT_RAM_SED_COUNT),</a>
<a name="6315"><span class="lineNum">    6315 </span>            :           0, 0</a>
<a name="6316"><span class="lineNum">    6316 </span>            :         },</a>
<a name="6317"><span class="lineNum">    6317 </span>            :         { &quot;EA_DRAMRD_CMDMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT),</a>
<a name="6318"><span class="lineNum">    6318 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT, DRAMRD_CMDMEM_SEC_COUNT),</a>
<a name="6319"><span class="lineNum">    6319 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT, DRAMRD_CMDMEM_DED_COUNT)</a>
<a name="6320"><span class="lineNum">    6320 </span>            :         },</a>
<a name="6321"><span class="lineNum">    6321 </span>            :         { &quot;EA_DRAMWR_CMDMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT),</a>
<a name="6322"><span class="lineNum">    6322 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT, DRAMWR_CMDMEM_SEC_COUNT),</a>
<a name="6323"><span class="lineNum">    6323 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT, DRAMWR_CMDMEM_DED_COUNT)</a>
<a name="6324"><span class="lineNum">    6324 </span>            :         },</a>
<a name="6325"><span class="lineNum">    6325 </span>            :         { &quot;EA_DRAMWR_DATAMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT),</a>
<a name="6326"><span class="lineNum">    6326 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT, DRAMWR_DATAMEM_SEC_COUNT),</a>
<a name="6327"><span class="lineNum">    6327 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT, DRAMWR_DATAMEM_DED_COUNT)</a>
<a name="6328"><span class="lineNum">    6328 </span>            :         },</a>
<a name="6329"><span class="lineNum">    6329 </span>            :         { &quot;EA_RRET_TAGMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT),</a>
<a name="6330"><span class="lineNum">    6330 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT, RRET_TAGMEM_SEC_COUNT),</a>
<a name="6331"><span class="lineNum">    6331 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT, RRET_TAGMEM_DED_COUNT)</a>
<a name="6332"><span class="lineNum">    6332 </span>            :         },</a>
<a name="6333"><span class="lineNum">    6333 </span>            :         { &quot;EA_WRET_TAGMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT),</a>
<a name="6334"><span class="lineNum">    6334 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT, WRET_TAGMEM_SEC_COUNT),</a>
<a name="6335"><span class="lineNum">    6335 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT, WRET_TAGMEM_DED_COUNT)</a>
<a name="6336"><span class="lineNum">    6336 </span>            :         },</a>
<a name="6337"><span class="lineNum">    6337 </span>            :         { &quot;EA_DRAMRD_PAGEMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT),</a>
<a name="6338"><span class="lineNum">    6338 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT, DRAMRD_PAGEMEM_SED_COUNT),</a>
<a name="6339"><span class="lineNum">    6339 </span>            :           0, 0</a>
<a name="6340"><span class="lineNum">    6340 </span>            :         },</a>
<a name="6341"><span class="lineNum">    6341 </span>            :         { &quot;EA_DRAMWR_PAGEMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT),</a>
<a name="6342"><span class="lineNum">    6342 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT, DRAMWR_PAGEMEM_SED_COUNT),</a>
<a name="6343"><span class="lineNum">    6343 </span>            :           0, 0</a>
<a name="6344"><span class="lineNum">    6344 </span>            :         },</a>
<a name="6345"><span class="lineNum">    6345 </span>            :         { &quot;EA_IORD_CMDMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT),</a>
<a name="6346"><span class="lineNum">    6346 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT, IORD_CMDMEM_SED_COUNT),</a>
<a name="6347"><span class="lineNum">    6347 </span>            :           0, 0</a>
<a name="6348"><span class="lineNum">    6348 </span>            :         },</a>
<a name="6349"><span class="lineNum">    6349 </span>            :         { &quot;EA_IOWR_CMDMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT),</a>
<a name="6350"><span class="lineNum">    6350 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT, IOWR_CMDMEM_SED_COUNT),</a>
<a name="6351"><span class="lineNum">    6351 </span>            :           0, 0</a>
<a name="6352"><span class="lineNum">    6352 </span>            :         },</a>
<a name="6353"><span class="lineNum">    6353 </span>            :         { &quot;EA_IOWR_DATAMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT),</a>
<a name="6354"><span class="lineNum">    6354 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT, IOWR_DATAMEM_SED_COUNT),</a>
<a name="6355"><span class="lineNum">    6355 </span>            :           0, 0</a>
<a name="6356"><span class="lineNum">    6356 </span>            :         },</a>
<a name="6357"><span class="lineNum">    6357 </span>            :         { &quot;GMIRD_CMDMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT2),</a>
<a name="6358"><span class="lineNum">    6358 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT2, GMIRD_CMDMEM_SEC_COUNT),</a>
<a name="6359"><span class="lineNum">    6359 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT2, GMIRD_CMDMEM_DED_COUNT)</a>
<a name="6360"><span class="lineNum">    6360 </span>            :         },</a>
<a name="6361"><span class="lineNum">    6361 </span>            :         { &quot;GMIWR_CMDMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT2),</a>
<a name="6362"><span class="lineNum">    6362 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT2, GMIWR_CMDMEM_SEC_COUNT),</a>
<a name="6363"><span class="lineNum">    6363 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT2, GMIWR_CMDMEM_DED_COUNT)</a>
<a name="6364"><span class="lineNum">    6364 </span>            :         },</a>
<a name="6365"><span class="lineNum">    6365 </span>            :         { &quot;GMIWR_DATAMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT2),</a>
<a name="6366"><span class="lineNum">    6366 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT2, GMIWR_DATAMEM_SEC_COUNT),</a>
<a name="6367"><span class="lineNum">    6367 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT2, GMIWR_DATAMEM_DED_COUNT)</a>
<a name="6368"><span class="lineNum">    6368 </span>            :         },</a>
<a name="6369"><span class="lineNum">    6369 </span>            :         { &quot;GMIRD_PAGEMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT2),</a>
<a name="6370"><span class="lineNum">    6370 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT2, GMIRD_PAGEMEM_SED_COUNT),</a>
<a name="6371"><span class="lineNum">    6371 </span>            :           0, 0</a>
<a name="6372"><span class="lineNum">    6372 </span>            :         },</a>
<a name="6373"><span class="lineNum">    6373 </span>            :         { &quot;GMIWR_PAGEMEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT2),</a>
<a name="6374"><span class="lineNum">    6374 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT2, GMIWR_PAGEMEM_SED_COUNT),</a>
<a name="6375"><span class="lineNum">    6375 </span>            :           0, 0</a>
<a name="6376"><span class="lineNum">    6376 </span>            :         },</a>
<a name="6377"><span class="lineNum">    6377 </span>            :         { &quot;MAM_D0MEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT2),</a>
<a name="6378"><span class="lineNum">    6378 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT2, MAM_D0MEM_SED_COUNT),</a>
<a name="6379"><span class="lineNum">    6379 </span>            :           0, 0</a>
<a name="6380"><span class="lineNum">    6380 </span>            :         },</a>
<a name="6381"><span class="lineNum">    6381 </span>            :         { &quot;MAM_D1MEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT2),</a>
<a name="6382"><span class="lineNum">    6382 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT2, MAM_D1MEM_SED_COUNT),</a>
<a name="6383"><span class="lineNum">    6383 </span>            :           0, 0</a>
<a name="6384"><span class="lineNum">    6384 </span>            :         },</a>
<a name="6385"><span class="lineNum">    6385 </span>            :         { &quot;MAM_D2MEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT2),</a>
<a name="6386"><span class="lineNum">    6386 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT2, MAM_D2MEM_SED_COUNT),</a>
<a name="6387"><span class="lineNum">    6387 </span>            :           0, 0</a>
<a name="6388"><span class="lineNum">    6388 </span>            :         },</a>
<a name="6389"><span class="lineNum">    6389 </span>            :         { &quot;MAM_D3MEM&quot;, SOC15_REG_ENTRY(GC, 0, mmGCEA_EDC_CNT2),</a>
<a name="6390"><span class="lineNum">    6390 </span>            :           SOC15_REG_FIELD(GCEA_EDC_CNT2, MAM_D3MEM_SED_COUNT),</a>
<a name="6391"><span class="lineNum">    6391 </span>            :           0, 0</a>
<a name="6392"><span class="lineNum">    6392 </span>            :         }</a>
<a name="6393"><span class="lineNum">    6393 </span>            : };</a>
<a name="6394"><span class="lineNum">    6394 </span>            : </a>
<a name="6395"><span class="lineNum">    6395 </span><span class="lineNoCov">          0 : static int gfx_v9_0_ras_error_inject(struct amdgpu_device *adev,</span></a>
<a name="6396"><span class="lineNum">    6396 </span>            :                                      void *inject_if)</a>
<a name="6397"><span class="lineNum">    6397 </span>            : {</a>
<a name="6398"><span class="lineNum">    6398 </span><span class="lineNoCov">          0 :         struct ras_inject_if *info = (struct ras_inject_if *)inject_if;</span></a>
<a name="6399"><span class="lineNum">    6399 </span>            :         int ret;</a>
<a name="6400"><span class="lineNum">    6400 </span><span class="lineNoCov">          0 :         struct ta_ras_trigger_error_input block_info = { 0 };</span></a>
<a name="6401"><span class="lineNum">    6401 </span>            : </a>
<a name="6402"><span class="lineNum">    6402 </span><span class="lineNoCov">          0 :         if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__GFX))</span></a>
<a name="6403"><span class="lineNum">    6403 </span>            :                 return -EINVAL;</a>
<a name="6404"><span class="lineNum">    6404 </span>            : </a>
<a name="6405"><span class="lineNum">    6405 </span><span class="lineNoCov">          0 :         if (info-&gt;head.sub_block_index &gt;= ARRAY_SIZE(ras_gfx_subblocks))</span></a>
<a name="6406"><span class="lineNum">    6406 </span>            :                 return -EINVAL;</a>
<a name="6407"><span class="lineNum">    6407 </span>            : </a>
<a name="6408"><span class="lineNum">    6408 </span><span class="lineNoCov">          0 :         if (!ras_gfx_subblocks[info-&gt;head.sub_block_index].name)</span></a>
<a name="6409"><span class="lineNum">    6409 </span>            :                 return -EPERM;</a>
<a name="6410"><span class="lineNum">    6410 </span>            : </a>
<a name="6411"><span class="lineNum">    6411 </span><span class="lineNoCov">          0 :         if (!(ras_gfx_subblocks[info-&gt;head.sub_block_index].hw_supported_error_type &amp;</span></a>
<a name="6412"><span class="lineNum">    6412 </span><span class="lineNoCov">          0 :               info-&gt;head.type)) {</span></a>
<a name="6413"><span class="lineNum">    6413 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;GFX Subblock %s, hardware do not support type 0x%x\n&quot;,</span></a>
<a name="6414"><span class="lineNum">    6414 </span>            :                         ras_gfx_subblocks[info-&gt;head.sub_block_index].name,</a>
<a name="6415"><span class="lineNum">    6415 </span>            :                         info-&gt;head.type);</a>
<a name="6416"><span class="lineNum">    6416 </span><span class="lineNoCov">          0 :                 return -EPERM;</span></a>
<a name="6417"><span class="lineNum">    6417 </span>            :         }</a>
<a name="6418"><span class="lineNum">    6418 </span>            : </a>
<a name="6419"><span class="lineNum">    6419 </span><span class="lineNoCov">          0 :         if (!(ras_gfx_subblocks[info-&gt;head.sub_block_index].sw_supported_error_type &amp;</span></a>
<a name="6420"><span class="lineNum">    6420 </span>            :               info-&gt;head.type)) {</a>
<a name="6421"><span class="lineNum">    6421 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;GFX Subblock %s, driver do not support type 0x%x\n&quot;,</span></a>
<a name="6422"><span class="lineNum">    6422 </span>            :                         ras_gfx_subblocks[info-&gt;head.sub_block_index].name,</a>
<a name="6423"><span class="lineNum">    6423 </span>            :                         info-&gt;head.type);</a>
<a name="6424"><span class="lineNum">    6424 </span><span class="lineNoCov">          0 :                 return -EPERM;</span></a>
<a name="6425"><span class="lineNum">    6425 </span>            :         }</a>
<a name="6426"><span class="lineNum">    6426 </span>            : </a>
<a name="6427"><span class="lineNum">    6427 </span><span class="lineNoCov">          0 :         block_info.block_id = amdgpu_ras_block_to_ta(info-&gt;head.block);</span></a>
<a name="6428"><span class="lineNum">    6428 </span><span class="lineNoCov">          0 :         block_info.sub_block_index =</span></a>
<a name="6429"><span class="lineNum">    6429 </span><span class="lineNoCov">          0 :                 ras_gfx_subblocks[info-&gt;head.sub_block_index].ta_subblock;</span></a>
<a name="6430"><span class="lineNum">    6430 </span><span class="lineNoCov">          0 :         block_info.inject_error_type = amdgpu_ras_error_to_ta(info-&gt;head.type);</span></a>
<a name="6431"><span class="lineNum">    6431 </span><span class="lineNoCov">          0 :         block_info.address = info-&gt;address;</span></a>
<a name="6432"><span class="lineNum">    6432 </span><span class="lineNoCov">          0 :         block_info.value = info-&gt;value;</span></a>
<a name="6433"><span class="lineNum">    6433 </span>            : </a>
<a name="6434"><span class="lineNum">    6434 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;adev-&gt;grbm_idx_mutex);</span></a>
<a name="6435"><span class="lineNum">    6435 </span><span class="lineNoCov">          0 :         ret = psp_ras_trigger_error(&amp;adev-&gt;psp, &amp;block_info);</span></a>
<a name="6436"><span class="lineNum">    6436 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;adev-&gt;grbm_idx_mutex);</span></a>
<a name="6437"><span class="lineNum">    6437 </span>            : </a>
<a name="6438"><span class="lineNum">    6438 </span><span class="lineNoCov">          0 :         return ret;</span></a>
<a name="6439"><span class="lineNum">    6439 </span>            : }</a>
<a name="6440"><span class="lineNum">    6440 </span>            : </a>
<a name="6441"><span class="lineNum">    6441 </span>            : static const char *vml2_mems[] = {</a>
<a name="6442"><span class="lineNum">    6442 </span>            :         &quot;UTC_VML2_BANK_CACHE_0_BIGK_MEM0&quot;,</a>
<a name="6443"><span class="lineNum">    6443 </span>            :         &quot;UTC_VML2_BANK_CACHE_0_BIGK_MEM1&quot;,</a>
<a name="6444"><span class="lineNum">    6444 </span>            :         &quot;UTC_VML2_BANK_CACHE_0_4K_MEM0&quot;,</a>
<a name="6445"><span class="lineNum">    6445 </span>            :         &quot;UTC_VML2_BANK_CACHE_0_4K_MEM1&quot;,</a>
<a name="6446"><span class="lineNum">    6446 </span>            :         &quot;UTC_VML2_BANK_CACHE_1_BIGK_MEM0&quot;,</a>
<a name="6447"><span class="lineNum">    6447 </span>            :         &quot;UTC_VML2_BANK_CACHE_1_BIGK_MEM1&quot;,</a>
<a name="6448"><span class="lineNum">    6448 </span>            :         &quot;UTC_VML2_BANK_CACHE_1_4K_MEM0&quot;,</a>
<a name="6449"><span class="lineNum">    6449 </span>            :         &quot;UTC_VML2_BANK_CACHE_1_4K_MEM1&quot;,</a>
<a name="6450"><span class="lineNum">    6450 </span>            :         &quot;UTC_VML2_BANK_CACHE_2_BIGK_MEM0&quot;,</a>
<a name="6451"><span class="lineNum">    6451 </span>            :         &quot;UTC_VML2_BANK_CACHE_2_BIGK_MEM1&quot;,</a>
<a name="6452"><span class="lineNum">    6452 </span>            :         &quot;UTC_VML2_BANK_CACHE_2_4K_MEM0&quot;,</a>
<a name="6453"><span class="lineNum">    6453 </span>            :         &quot;UTC_VML2_BANK_CACHE_2_4K_MEM1&quot;,</a>
<a name="6454"><span class="lineNum">    6454 </span>            :         &quot;UTC_VML2_BANK_CACHE_3_BIGK_MEM0&quot;,</a>
<a name="6455"><span class="lineNum">    6455 </span>            :         &quot;UTC_VML2_BANK_CACHE_3_BIGK_MEM1&quot;,</a>
<a name="6456"><span class="lineNum">    6456 </span>            :         &quot;UTC_VML2_BANK_CACHE_3_4K_MEM0&quot;,</a>
<a name="6457"><span class="lineNum">    6457 </span>            :         &quot;UTC_VML2_BANK_CACHE_3_4K_MEM1&quot;,</a>
<a name="6458"><span class="lineNum">    6458 </span>            : };</a>
<a name="6459"><span class="lineNum">    6459 </span>            : </a>
<a name="6460"><span class="lineNum">    6460 </span>            : static const char *vml2_walker_mems[] = {</a>
<a name="6461"><span class="lineNum">    6461 </span>            :         &quot;UTC_VML2_CACHE_PDE0_MEM0&quot;,</a>
<a name="6462"><span class="lineNum">    6462 </span>            :         &quot;UTC_VML2_CACHE_PDE0_MEM1&quot;,</a>
<a name="6463"><span class="lineNum">    6463 </span>            :         &quot;UTC_VML2_CACHE_PDE1_MEM0&quot;,</a>
<a name="6464"><span class="lineNum">    6464 </span>            :         &quot;UTC_VML2_CACHE_PDE1_MEM1&quot;,</a>
<a name="6465"><span class="lineNum">    6465 </span>            :         &quot;UTC_VML2_CACHE_PDE2_MEM0&quot;,</a>
<a name="6466"><span class="lineNum">    6466 </span>            :         &quot;UTC_VML2_CACHE_PDE2_MEM1&quot;,</a>
<a name="6467"><span class="lineNum">    6467 </span>            :         &quot;UTC_VML2_RDIF_LOG_FIFO&quot;,</a>
<a name="6468"><span class="lineNum">    6468 </span>            : };</a>
<a name="6469"><span class="lineNum">    6469 </span>            : </a>
<a name="6470"><span class="lineNum">    6470 </span>            : static const char *atc_l2_cache_2m_mems[] = {</a>
<a name="6471"><span class="lineNum">    6471 </span>            :         &quot;UTC_ATCL2_CACHE_2M_BANK0_WAY0_MEM&quot;,</a>
<a name="6472"><span class="lineNum">    6472 </span>            :         &quot;UTC_ATCL2_CACHE_2M_BANK0_WAY1_MEM&quot;,</a>
<a name="6473"><span class="lineNum">    6473 </span>            :         &quot;UTC_ATCL2_CACHE_2M_BANK1_WAY0_MEM&quot;,</a>
<a name="6474"><span class="lineNum">    6474 </span>            :         &quot;UTC_ATCL2_CACHE_2M_BANK1_WAY1_MEM&quot;,</a>
<a name="6475"><span class="lineNum">    6475 </span>            : };</a>
<a name="6476"><span class="lineNum">    6476 </span>            : </a>
<a name="6477"><span class="lineNum">    6477 </span>            : static const char *atc_l2_cache_4k_mems[] = {</a>
<a name="6478"><span class="lineNum">    6478 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK0_WAY0_MEM0&quot;,</a>
<a name="6479"><span class="lineNum">    6479 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK0_WAY0_MEM1&quot;,</a>
<a name="6480"><span class="lineNum">    6480 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK0_WAY0_MEM2&quot;,</a>
<a name="6481"><span class="lineNum">    6481 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK0_WAY0_MEM3&quot;,</a>
<a name="6482"><span class="lineNum">    6482 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK0_WAY0_MEM4&quot;,</a>
<a name="6483"><span class="lineNum">    6483 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK0_WAY0_MEM5&quot;,</a>
<a name="6484"><span class="lineNum">    6484 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK0_WAY0_MEM6&quot;,</a>
<a name="6485"><span class="lineNum">    6485 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK0_WAY0_MEM7&quot;,</a>
<a name="6486"><span class="lineNum">    6486 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK0_WAY1_MEM0&quot;,</a>
<a name="6487"><span class="lineNum">    6487 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK0_WAY1_MEM1&quot;,</a>
<a name="6488"><span class="lineNum">    6488 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK0_WAY1_MEM2&quot;,</a>
<a name="6489"><span class="lineNum">    6489 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK0_WAY1_MEM3&quot;,</a>
<a name="6490"><span class="lineNum">    6490 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK0_WAY1_MEM4&quot;,</a>
<a name="6491"><span class="lineNum">    6491 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK0_WAY1_MEM5&quot;,</a>
<a name="6492"><span class="lineNum">    6492 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK0_WAY1_MEM6&quot;,</a>
<a name="6493"><span class="lineNum">    6493 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK0_WAY1_MEM7&quot;,</a>
<a name="6494"><span class="lineNum">    6494 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK1_WAY0_MEM0&quot;,</a>
<a name="6495"><span class="lineNum">    6495 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK1_WAY0_MEM1&quot;,</a>
<a name="6496"><span class="lineNum">    6496 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK1_WAY0_MEM2&quot;,</a>
<a name="6497"><span class="lineNum">    6497 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK1_WAY0_MEM3&quot;,</a>
<a name="6498"><span class="lineNum">    6498 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK1_WAY0_MEM4&quot;,</a>
<a name="6499"><span class="lineNum">    6499 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK1_WAY0_MEM5&quot;,</a>
<a name="6500"><span class="lineNum">    6500 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK1_WAY0_MEM6&quot;,</a>
<a name="6501"><span class="lineNum">    6501 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK1_WAY0_MEM7&quot;,</a>
<a name="6502"><span class="lineNum">    6502 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK1_WAY1_MEM0&quot;,</a>
<a name="6503"><span class="lineNum">    6503 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK1_WAY1_MEM1&quot;,</a>
<a name="6504"><span class="lineNum">    6504 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK1_WAY1_MEM2&quot;,</a>
<a name="6505"><span class="lineNum">    6505 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK1_WAY1_MEM3&quot;,</a>
<a name="6506"><span class="lineNum">    6506 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK1_WAY1_MEM4&quot;,</a>
<a name="6507"><span class="lineNum">    6507 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK1_WAY1_MEM5&quot;,</a>
<a name="6508"><span class="lineNum">    6508 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK1_WAY1_MEM6&quot;,</a>
<a name="6509"><span class="lineNum">    6509 </span>            :         &quot;UTC_ATCL2_CACHE_4K_BANK1_WAY1_MEM7&quot;,</a>
<a name="6510"><span class="lineNum">    6510 </span>            : };</a>
<a name="6511"><span class="lineNum">    6511 </span>            : </a>
<a name="6512"><span class="lineNum">    6512 </span><span class="lineNoCov">          0 : static int gfx_v9_0_query_utc_edc_status(struct amdgpu_device *adev,</span></a>
<a name="6513"><span class="lineNum">    6513 </span>            :                                          struct ras_err_data *err_data)</a>
<a name="6514"><span class="lineNum">    6514 </span>            : {</a>
<a name="6515"><span class="lineNum">    6515 </span>            :         uint32_t i, data;</a>
<a name="6516"><span class="lineNum">    6516 </span>            :         uint32_t sec_count, ded_count;</a>
<a name="6517"><span class="lineNum">    6517 </span>            : </a>
<a name="6518"><span class="lineNum">    6518 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmVM_L2_MEM_ECC_INDEX, 255);</span></a>
<a name="6519"><span class="lineNum">    6519 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmVM_L2_MEM_ECC_CNT, 0);</span></a>
<a name="6520"><span class="lineNum">    6520 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmVM_L2_WALKER_MEM_ECC_INDEX, 255);</span></a>
<a name="6521"><span class="lineNum">    6521 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmVM_L2_WALKER_MEM_ECC_CNT, 0);</span></a>
<a name="6522"><span class="lineNum">    6522 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmATC_L2_CACHE_2M_EDC_INDEX, 255);</span></a>
<a name="6523"><span class="lineNum">    6523 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmATC_L2_CACHE_2M_EDC_CNT, 0);</span></a>
<a name="6524"><span class="lineNum">    6524 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmATC_L2_CACHE_4K_EDC_INDEX, 255);</span></a>
<a name="6525"><span class="lineNum">    6525 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmATC_L2_CACHE_4K_EDC_CNT, 0);</span></a>
<a name="6526"><span class="lineNum">    6526 </span>            : </a>
<a name="6527"><span class="lineNum">    6527 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(vml2_mems); i++) {</span></a>
<a name="6528"><span class="lineNum">    6528 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(GC, 0, mmVM_L2_MEM_ECC_INDEX, i);</span></a>
<a name="6529"><span class="lineNum">    6529 </span><span class="lineNoCov">          0 :                 data = RREG32_SOC15(GC, 0, mmVM_L2_MEM_ECC_CNT);</span></a>
<a name="6530"><span class="lineNum">    6530 </span>            : </a>
<a name="6531"><span class="lineNum">    6531 </span><span class="lineNoCov">          0 :                 sec_count = REG_GET_FIELD(data, VM_L2_MEM_ECC_CNT, SEC_COUNT);</span></a>
<a name="6532"><span class="lineNum">    6532 </span><span class="lineNoCov">          0 :                 if (sec_count) {</span></a>
<a name="6533"><span class="lineNum">    6533 </span><span class="lineNoCov">          0 :                         dev_info(adev-&gt;dev, &quot;Instance[%d]: SubBlock %s, &quot;</span></a>
<a name="6534"><span class="lineNum">    6534 </span>            :                                 &quot;SEC %d\n&quot;, i, vml2_mems[i], sec_count);</a>
<a name="6535"><span class="lineNum">    6535 </span><span class="lineNoCov">          0 :                         err_data-&gt;ce_count += sec_count;</span></a>
<a name="6536"><span class="lineNum">    6536 </span>            :                 }</a>
<a name="6537"><span class="lineNum">    6537 </span>            : </a>
<a name="6538"><span class="lineNum">    6538 </span><span class="lineNoCov">          0 :                 ded_count = REG_GET_FIELD(data, VM_L2_MEM_ECC_CNT, DED_COUNT);</span></a>
<a name="6539"><span class="lineNum">    6539 </span><span class="lineNoCov">          0 :                 if (ded_count) {</span></a>
<a name="6540"><span class="lineNum">    6540 </span><span class="lineNoCov">          0 :                         dev_info(adev-&gt;dev, &quot;Instance[%d]: SubBlock %s, &quot;</span></a>
<a name="6541"><span class="lineNum">    6541 </span>            :                                 &quot;DED %d\n&quot;, i, vml2_mems[i], ded_count);</a>
<a name="6542"><span class="lineNum">    6542 </span><span class="lineNoCov">          0 :                         err_data-&gt;ue_count += ded_count;</span></a>
<a name="6543"><span class="lineNum">    6543 </span>            :                 }</a>
<a name="6544"><span class="lineNum">    6544 </span>            :         }</a>
<a name="6545"><span class="lineNum">    6545 </span>            : </a>
<a name="6546"><span class="lineNum">    6546 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(vml2_walker_mems); i++) {</span></a>
<a name="6547"><span class="lineNum">    6547 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(GC, 0, mmVM_L2_WALKER_MEM_ECC_INDEX, i);</span></a>
<a name="6548"><span class="lineNum">    6548 </span><span class="lineNoCov">          0 :                 data = RREG32_SOC15(GC, 0, mmVM_L2_WALKER_MEM_ECC_CNT);</span></a>
<a name="6549"><span class="lineNum">    6549 </span>            : </a>
<a name="6550"><span class="lineNum">    6550 </span><span class="lineNoCov">          0 :                 sec_count = REG_GET_FIELD(data, VM_L2_WALKER_MEM_ECC_CNT,</span></a>
<a name="6551"><span class="lineNum">    6551 </span>            :                                                 SEC_COUNT);</a>
<a name="6552"><span class="lineNum">    6552 </span><span class="lineNoCov">          0 :                 if (sec_count) {</span></a>
<a name="6553"><span class="lineNum">    6553 </span><span class="lineNoCov">          0 :                         dev_info(adev-&gt;dev, &quot;Instance[%d]: SubBlock %s, &quot;</span></a>
<a name="6554"><span class="lineNum">    6554 </span>            :                                 &quot;SEC %d\n&quot;, i, vml2_walker_mems[i], sec_count);</a>
<a name="6555"><span class="lineNum">    6555 </span><span class="lineNoCov">          0 :                         err_data-&gt;ce_count += sec_count;</span></a>
<a name="6556"><span class="lineNum">    6556 </span>            :                 }</a>
<a name="6557"><span class="lineNum">    6557 </span>            : </a>
<a name="6558"><span class="lineNum">    6558 </span><span class="lineNoCov">          0 :                 ded_count = REG_GET_FIELD(data, VM_L2_WALKER_MEM_ECC_CNT,</span></a>
<a name="6559"><span class="lineNum">    6559 </span>            :                                                 DED_COUNT);</a>
<a name="6560"><span class="lineNum">    6560 </span><span class="lineNoCov">          0 :                 if (ded_count) {</span></a>
<a name="6561"><span class="lineNum">    6561 </span><span class="lineNoCov">          0 :                         dev_info(adev-&gt;dev, &quot;Instance[%d]: SubBlock %s, &quot;</span></a>
<a name="6562"><span class="lineNum">    6562 </span>            :                                 &quot;DED %d\n&quot;, i, vml2_walker_mems[i], ded_count);</a>
<a name="6563"><span class="lineNum">    6563 </span><span class="lineNoCov">          0 :                         err_data-&gt;ue_count += ded_count;</span></a>
<a name="6564"><span class="lineNum">    6564 </span>            :                 }</a>
<a name="6565"><span class="lineNum">    6565 </span>            :         }</a>
<a name="6566"><span class="lineNum">    6566 </span>            : </a>
<a name="6567"><span class="lineNum">    6567 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(atc_l2_cache_2m_mems); i++) {</span></a>
<a name="6568"><span class="lineNum">    6568 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(GC, 0, mmATC_L2_CACHE_2M_EDC_INDEX, i);</span></a>
<a name="6569"><span class="lineNum">    6569 </span><span class="lineNoCov">          0 :                 data = RREG32_SOC15(GC, 0, mmATC_L2_CACHE_2M_EDC_CNT);</span></a>
<a name="6570"><span class="lineNum">    6570 </span>            : </a>
<a name="6571"><span class="lineNum">    6571 </span><span class="lineNoCov">          0 :                 sec_count = (data &amp; 0x00006000L) &gt;&gt; 0xd;</span></a>
<a name="6572"><span class="lineNum">    6572 </span><span class="lineNoCov">          0 :                 if (sec_count) {</span></a>
<a name="6573"><span class="lineNum">    6573 </span><span class="lineNoCov">          0 :                         dev_info(adev-&gt;dev, &quot;Instance[%d]: SubBlock %s, &quot;</span></a>
<a name="6574"><span class="lineNum">    6574 </span>            :                                 &quot;SEC %d\n&quot;, i, atc_l2_cache_2m_mems[i],</a>
<a name="6575"><span class="lineNum">    6575 </span>            :                                 sec_count);</a>
<a name="6576"><span class="lineNum">    6576 </span><span class="lineNoCov">          0 :                         err_data-&gt;ce_count += sec_count;</span></a>
<a name="6577"><span class="lineNum">    6577 </span>            :                 }</a>
<a name="6578"><span class="lineNum">    6578 </span>            :         }</a>
<a name="6579"><span class="lineNum">    6579 </span>            : </a>
<a name="6580"><span class="lineNum">    6580 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(atc_l2_cache_4k_mems); i++) {</span></a>
<a name="6581"><span class="lineNum">    6581 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(GC, 0, mmATC_L2_CACHE_4K_EDC_INDEX, i);</span></a>
<a name="6582"><span class="lineNum">    6582 </span><span class="lineNoCov">          0 :                 data = RREG32_SOC15(GC, 0, mmATC_L2_CACHE_4K_EDC_CNT);</span></a>
<a name="6583"><span class="lineNum">    6583 </span>            : </a>
<a name="6584"><span class="lineNum">    6584 </span><span class="lineNoCov">          0 :                 sec_count = (data &amp; 0x00006000L) &gt;&gt; 0xd;</span></a>
<a name="6585"><span class="lineNum">    6585 </span><span class="lineNoCov">          0 :                 if (sec_count) {</span></a>
<a name="6586"><span class="lineNum">    6586 </span><span class="lineNoCov">          0 :                         dev_info(adev-&gt;dev, &quot;Instance[%d]: SubBlock %s, &quot;</span></a>
<a name="6587"><span class="lineNum">    6587 </span>            :                                 &quot;SEC %d\n&quot;, i, atc_l2_cache_4k_mems[i],</a>
<a name="6588"><span class="lineNum">    6588 </span>            :                                 sec_count);</a>
<a name="6589"><span class="lineNum">    6589 </span><span class="lineNoCov">          0 :                         err_data-&gt;ce_count += sec_count;</span></a>
<a name="6590"><span class="lineNum">    6590 </span>            :                 }</a>
<a name="6591"><span class="lineNum">    6591 </span>            : </a>
<a name="6592"><span class="lineNum">    6592 </span><span class="lineNoCov">          0 :                 ded_count = (data &amp; 0x00018000L) &gt;&gt; 0xf;</span></a>
<a name="6593"><span class="lineNum">    6593 </span><span class="lineNoCov">          0 :                 if (ded_count) {</span></a>
<a name="6594"><span class="lineNum">    6594 </span><span class="lineNoCov">          0 :                         dev_info(adev-&gt;dev, &quot;Instance[%d]: SubBlock %s, &quot;</span></a>
<a name="6595"><span class="lineNum">    6595 </span>            :                                 &quot;DED %d\n&quot;, i, atc_l2_cache_4k_mems[i],</a>
<a name="6596"><span class="lineNum">    6596 </span>            :                                 ded_count);</a>
<a name="6597"><span class="lineNum">    6597 </span><span class="lineNoCov">          0 :                         err_data-&gt;ue_count += ded_count;</span></a>
<a name="6598"><span class="lineNum">    6598 </span>            :                 }</a>
<a name="6599"><span class="lineNum">    6599 </span>            :         }</a>
<a name="6600"><span class="lineNum">    6600 </span>            : </a>
<a name="6601"><span class="lineNum">    6601 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmVM_L2_MEM_ECC_INDEX, 255);</span></a>
<a name="6602"><span class="lineNum">    6602 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmVM_L2_WALKER_MEM_ECC_INDEX, 255);</span></a>
<a name="6603"><span class="lineNum">    6603 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmATC_L2_CACHE_2M_EDC_INDEX, 255);</span></a>
<a name="6604"><span class="lineNum">    6604 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmATC_L2_CACHE_4K_EDC_INDEX, 255);</span></a>
<a name="6605"><span class="lineNum">    6605 </span>            : </a>
<a name="6606"><span class="lineNum">    6606 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="6607"><span class="lineNum">    6607 </span>            : }</a>
<a name="6608"><span class="lineNum">    6608 </span>            : </a>
<a name="6609"><span class="lineNum">    6609 </span><span class="lineNoCov">          0 : static int gfx_v9_0_ras_error_count(struct amdgpu_device *adev,</span></a>
<a name="6610"><span class="lineNum">    6610 </span>            :         const struct soc15_reg_entry *reg,</a>
<a name="6611"><span class="lineNum">    6611 </span>            :         uint32_t se_id, uint32_t inst_id, uint32_t value,</a>
<a name="6612"><span class="lineNum">    6612 </span>            :         uint32_t *sec_count, uint32_t *ded_count)</a>
<a name="6613"><span class="lineNum">    6613 </span>            : {</a>
<a name="6614"><span class="lineNum">    6614 </span>            :         uint32_t i;</a>
<a name="6615"><span class="lineNum">    6615 </span>            :         uint32_t sec_cnt, ded_cnt;</a>
<a name="6616"><span class="lineNum">    6616 </span>            : </a>
<a name="6617"><span class="lineNum">    6617 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(gfx_v9_0_ras_fields); i++) {</span></a>
<a name="6618"><span class="lineNum">    6618 </span><span class="lineNoCov">          0 :                 if(gfx_v9_0_ras_fields[i].reg_offset != reg-&gt;reg_offset ||</span></a>
<a name="6619"><span class="lineNum">    6619 </span><span class="lineNoCov">          0 :                         gfx_v9_0_ras_fields[i].seg != reg-&gt;seg ||</span></a>
<a name="6620"><span class="lineNum">    6620 </span><span class="lineNoCov">          0 :                         gfx_v9_0_ras_fields[i].inst != reg-&gt;inst)</span></a>
<a name="6621"><span class="lineNum">    6621 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="6622"><span class="lineNum">    6622 </span>            : </a>
<a name="6623"><span class="lineNum">    6623 </span><span class="lineNoCov">          0 :                 sec_cnt = (value &amp;</span></a>
<a name="6624"><span class="lineNum">    6624 </span><span class="lineNoCov">          0 :                                 gfx_v9_0_ras_fields[i].sec_count_mask) &gt;&gt;</span></a>
<a name="6625"><span class="lineNum">    6625 </span><span class="lineNoCov">          0 :                                 gfx_v9_0_ras_fields[i].sec_count_shift;</span></a>
<a name="6626"><span class="lineNum">    6626 </span><span class="lineNoCov">          0 :                 if (sec_cnt) {</span></a>
<a name="6627"><span class="lineNum">    6627 </span><span class="lineNoCov">          0 :                         dev_info(adev-&gt;dev, &quot;GFX SubBlock %s, &quot;</span></a>
<a name="6628"><span class="lineNum">    6628 </span>            :                                 &quot;Instance[%d][%d], SEC %d\n&quot;,</a>
<a name="6629"><span class="lineNum">    6629 </span>            :                                 gfx_v9_0_ras_fields[i].name,</a>
<a name="6630"><span class="lineNum">    6630 </span>            :                                 se_id, inst_id,</a>
<a name="6631"><span class="lineNum">    6631 </span>            :                                 sec_cnt);</a>
<a name="6632"><span class="lineNum">    6632 </span><span class="lineNoCov">          0 :                         *sec_count += sec_cnt;</span></a>
<a name="6633"><span class="lineNum">    6633 </span>            :                 }</a>
<a name="6634"><span class="lineNum">    6634 </span>            : </a>
<a name="6635"><span class="lineNum">    6635 </span><span class="lineNoCov">          0 :                 ded_cnt = (value &amp;</span></a>
<a name="6636"><span class="lineNum">    6636 </span><span class="lineNoCov">          0 :                                 gfx_v9_0_ras_fields[i].ded_count_mask) &gt;&gt;</span></a>
<a name="6637"><span class="lineNum">    6637 </span><span class="lineNoCov">          0 :                                 gfx_v9_0_ras_fields[i].ded_count_shift;</span></a>
<a name="6638"><span class="lineNum">    6638 </span><span class="lineNoCov">          0 :                 if (ded_cnt) {</span></a>
<a name="6639"><span class="lineNum">    6639 </span><span class="lineNoCov">          0 :                         dev_info(adev-&gt;dev, &quot;GFX SubBlock %s, &quot;</span></a>
<a name="6640"><span class="lineNum">    6640 </span>            :                                 &quot;Instance[%d][%d], DED %d\n&quot;,</a>
<a name="6641"><span class="lineNum">    6641 </span>            :                                 gfx_v9_0_ras_fields[i].name,</a>
<a name="6642"><span class="lineNum">    6642 </span>            :                                 se_id, inst_id,</a>
<a name="6643"><span class="lineNum">    6643 </span>            :                                 ded_cnt);</a>
<a name="6644"><span class="lineNum">    6644 </span><span class="lineNoCov">          0 :                         *ded_count += ded_cnt;</span></a>
<a name="6645"><span class="lineNum">    6645 </span>            :                 }</a>
<a name="6646"><span class="lineNum">    6646 </span>            :         }</a>
<a name="6647"><span class="lineNum">    6647 </span>            : </a>
<a name="6648"><span class="lineNum">    6648 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="6649"><span class="lineNum">    6649 </span>            : }</a>
<a name="6650"><span class="lineNum">    6650 </span>            : </a>
<a name="6651"><span class="lineNum">    6651 </span><span class="lineNoCov">          0 : static void gfx_v9_0_reset_ras_error_count(struct amdgpu_device *adev)</span></a>
<a name="6652"><span class="lineNum">    6652 </span>            : {</a>
<a name="6653"><span class="lineNum">    6653 </span>            :         int i, j, k;</a>
<a name="6654"><span class="lineNum">    6654 </span>            : </a>
<a name="6655"><span class="lineNum">    6655 </span><span class="lineNoCov">          0 :         if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__GFX))</span></a>
<a name="6656"><span class="lineNum">    6656 </span>            :                 return;</a>
<a name="6657"><span class="lineNum">    6657 </span>            : </a>
<a name="6658"><span class="lineNum">    6658 </span>            :         /* read back registers to clear the counters */</a>
<a name="6659"><span class="lineNum">    6659 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;adev-&gt;grbm_idx_mutex);</span></a>
<a name="6660"><span class="lineNum">    6660 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(gfx_v9_0_edc_counter_regs); i++) {</span></a>
<a name="6661"><span class="lineNum">    6661 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; gfx_v9_0_edc_counter_regs[i].se_num; j++) {</span></a>
<a name="6662"><span class="lineNum">    6662 </span><span class="lineNoCov">          0 :                         for (k = 0; k &lt; gfx_v9_0_edc_counter_regs[i].instance; k++) {</span></a>
<a name="6663"><span class="lineNum">    6663 </span><span class="lineNoCov">          0 :                                 gfx_v9_0_select_se_sh(adev, j, 0x0, k);</span></a>
<a name="6664"><span class="lineNum">    6664 </span><span class="lineNoCov">          0 :                                 RREG32(SOC15_REG_ENTRY_OFFSET(gfx_v9_0_edc_counter_regs[i]));</span></a>
<a name="6665"><span class="lineNum">    6665 </span>            :                         }</a>
<a name="6666"><span class="lineNum">    6666 </span>            :                 }</a>
<a name="6667"><span class="lineNum">    6667 </span>            :         }</a>
<a name="6668"><span class="lineNum">    6668 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmGRBM_GFX_INDEX, 0xe0000000);</span></a>
<a name="6669"><span class="lineNum">    6669 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;adev-&gt;grbm_idx_mutex);</span></a>
<a name="6670"><span class="lineNum">    6670 </span>            : </a>
<a name="6671"><span class="lineNum">    6671 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmVM_L2_MEM_ECC_INDEX, 255);</span></a>
<a name="6672"><span class="lineNum">    6672 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmVM_L2_MEM_ECC_CNT, 0);</span></a>
<a name="6673"><span class="lineNum">    6673 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmVM_L2_WALKER_MEM_ECC_INDEX, 255);</span></a>
<a name="6674"><span class="lineNum">    6674 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmVM_L2_WALKER_MEM_ECC_CNT, 0);</span></a>
<a name="6675"><span class="lineNum">    6675 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmATC_L2_CACHE_2M_EDC_INDEX, 255);</span></a>
<a name="6676"><span class="lineNum">    6676 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmATC_L2_CACHE_2M_EDC_CNT, 0);</span></a>
<a name="6677"><span class="lineNum">    6677 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmATC_L2_CACHE_4K_EDC_INDEX, 255);</span></a>
<a name="6678"><span class="lineNum">    6678 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmATC_L2_CACHE_4K_EDC_CNT, 0);</span></a>
<a name="6679"><span class="lineNum">    6679 </span>            : </a>
<a name="6680"><span class="lineNum">    6680 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(vml2_mems); i++) {</span></a>
<a name="6681"><span class="lineNum">    6681 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(GC, 0, mmVM_L2_MEM_ECC_INDEX, i);</span></a>
<a name="6682"><span class="lineNum">    6682 </span><span class="lineNoCov">          0 :                 RREG32_SOC15(GC, 0, mmVM_L2_MEM_ECC_CNT);</span></a>
<a name="6683"><span class="lineNum">    6683 </span>            :         }</a>
<a name="6684"><span class="lineNum">    6684 </span>            : </a>
<a name="6685"><span class="lineNum">    6685 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(vml2_walker_mems); i++) {</span></a>
<a name="6686"><span class="lineNum">    6686 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(GC, 0, mmVM_L2_WALKER_MEM_ECC_INDEX, i);</span></a>
<a name="6687"><span class="lineNum">    6687 </span><span class="lineNoCov">          0 :                 RREG32_SOC15(GC, 0, mmVM_L2_WALKER_MEM_ECC_CNT);</span></a>
<a name="6688"><span class="lineNum">    6688 </span>            :         }</a>
<a name="6689"><span class="lineNum">    6689 </span>            : </a>
<a name="6690"><span class="lineNum">    6690 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(atc_l2_cache_2m_mems); i++) {</span></a>
<a name="6691"><span class="lineNum">    6691 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(GC, 0, mmATC_L2_CACHE_2M_EDC_INDEX, i);</span></a>
<a name="6692"><span class="lineNum">    6692 </span><span class="lineNoCov">          0 :                 RREG32_SOC15(GC, 0, mmATC_L2_CACHE_2M_EDC_CNT);</span></a>
<a name="6693"><span class="lineNum">    6693 </span>            :         }</a>
<a name="6694"><span class="lineNum">    6694 </span>            : </a>
<a name="6695"><span class="lineNum">    6695 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(atc_l2_cache_4k_mems); i++) {</span></a>
<a name="6696"><span class="lineNum">    6696 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(GC, 0, mmATC_L2_CACHE_4K_EDC_INDEX, i);</span></a>
<a name="6697"><span class="lineNum">    6697 </span><span class="lineNoCov">          0 :                 RREG32_SOC15(GC, 0, mmATC_L2_CACHE_4K_EDC_CNT);</span></a>
<a name="6698"><span class="lineNum">    6698 </span>            :         }</a>
<a name="6699"><span class="lineNum">    6699 </span>            : </a>
<a name="6700"><span class="lineNum">    6700 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmVM_L2_MEM_ECC_INDEX, 255);</span></a>
<a name="6701"><span class="lineNum">    6701 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmVM_L2_WALKER_MEM_ECC_INDEX, 255);</span></a>
<a name="6702"><span class="lineNum">    6702 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmATC_L2_CACHE_2M_EDC_INDEX, 255);</span></a>
<a name="6703"><span class="lineNum">    6703 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmATC_L2_CACHE_4K_EDC_INDEX, 255);</span></a>
<a name="6704"><span class="lineNum">    6704 </span>            : }</a>
<a name="6705"><span class="lineNum">    6705 </span>            : </a>
<a name="6706"><span class="lineNum">    6706 </span><span class="lineNoCov">          0 : static void gfx_v9_0_query_ras_error_count(struct amdgpu_device *adev,</span></a>
<a name="6707"><span class="lineNum">    6707 </span>            :                                           void *ras_error_status)</a>
<a name="6708"><span class="lineNum">    6708 </span>            : {</a>
<a name="6709"><span class="lineNum">    6709 </span><span class="lineNoCov">          0 :         struct ras_err_data *err_data = (struct ras_err_data *)ras_error_status;</span></a>
<a name="6710"><span class="lineNum">    6710 </span><span class="lineNoCov">          0 :         uint32_t sec_count = 0, ded_count = 0;</span></a>
<a name="6711"><span class="lineNum">    6711 </span>            :         uint32_t i, j, k;</a>
<a name="6712"><span class="lineNum">    6712 </span>            :         uint32_t reg_value;</a>
<a name="6713"><span class="lineNum">    6713 </span>            : </a>
<a name="6714"><span class="lineNum">    6714 </span><span class="lineNoCov">          0 :         if (!amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__GFX))</span></a>
<a name="6715"><span class="lineNum">    6715 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="6716"><span class="lineNum">    6716 </span>            : </a>
<a name="6717"><span class="lineNum">    6717 </span><span class="lineNoCov">          0 :         err_data-&gt;ue_count = 0;</span></a>
<a name="6718"><span class="lineNum">    6718 </span><span class="lineNoCov">          0 :         err_data-&gt;ce_count = 0;</span></a>
<a name="6719"><span class="lineNum">    6719 </span>            : </a>
<a name="6720"><span class="lineNum">    6720 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;adev-&gt;grbm_idx_mutex);</span></a>
<a name="6721"><span class="lineNum">    6721 </span>            : </a>
<a name="6722"><span class="lineNum">    6722 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(gfx_v9_0_edc_counter_regs); i++) {</span></a>
<a name="6723"><span class="lineNum">    6723 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; gfx_v9_0_edc_counter_regs[i].se_num; j++) {</span></a>
<a name="6724"><span class="lineNum">    6724 </span><span class="lineNoCov">          0 :                         for (k = 0; k &lt; gfx_v9_0_edc_counter_regs[i].instance; k++) {</span></a>
<a name="6725"><span class="lineNum">    6725 </span><span class="lineNoCov">          0 :                                 gfx_v9_0_select_se_sh(adev, j, 0, k);</span></a>
<a name="6726"><span class="lineNum">    6726 </span><span class="lineNoCov">          0 :                                 reg_value =</span></a>
<a name="6727"><span class="lineNum">    6727 </span><span class="lineNoCov">          0 :                                         RREG32(SOC15_REG_ENTRY_OFFSET(gfx_v9_0_edc_counter_regs[i]));</span></a>
<a name="6728"><span class="lineNum">    6728 </span><span class="lineNoCov">          0 :                                 if (reg_value)</span></a>
<a name="6729"><span class="lineNum">    6729 </span><span class="lineNoCov">          0 :                                         gfx_v9_0_ras_error_count(adev,</span></a>
<a name="6730"><span class="lineNum">    6730 </span>            :                                                 &amp;gfx_v9_0_edc_counter_regs[i],</a>
<a name="6731"><span class="lineNum">    6731 </span>            :                                                 j, k, reg_value,</a>
<a name="6732"><span class="lineNum">    6732 </span>            :                                                 &amp;sec_count, &amp;ded_count);</a>
<a name="6733"><span class="lineNum">    6733 </span>            :                         }</a>
<a name="6734"><span class="lineNum">    6734 </span>            :                 }</a>
<a name="6735"><span class="lineNum">    6735 </span>            :         }</a>
<a name="6736"><span class="lineNum">    6736 </span>            : </a>
<a name="6737"><span class="lineNum">    6737 </span><span class="lineNoCov">          0 :         err_data-&gt;ce_count += sec_count;</span></a>
<a name="6738"><span class="lineNum">    6738 </span><span class="lineNoCov">          0 :         err_data-&gt;ue_count += ded_count;</span></a>
<a name="6739"><span class="lineNum">    6739 </span>            : </a>
<a name="6740"><span class="lineNum">    6740 </span><span class="lineNoCov">          0 :         gfx_v9_0_select_se_sh(adev, 0xffffffff, 0xffffffff, 0xffffffff);</span></a>
<a name="6741"><span class="lineNum">    6741 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;adev-&gt;grbm_idx_mutex);</span></a>
<a name="6742"><span class="lineNum">    6742 </span>            : </a>
<a name="6743"><span class="lineNum">    6743 </span><span class="lineNoCov">          0 :         gfx_v9_0_query_utc_edc_status(adev, err_data);</span></a>
<a name="6744"><span class="lineNum">    6744 </span>            : }</a>
<a name="6745"><span class="lineNum">    6745 </span>            : </a>
<a name="6746"><span class="lineNum">    6746 </span><span class="lineNoCov">          0 : static void gfx_v9_0_emit_mem_sync(struct amdgpu_ring *ring)</span></a>
<a name="6747"><span class="lineNum">    6747 </span>            : {</a>
<a name="6748"><span class="lineNum">    6748 </span><span class="lineNoCov">          0 :         const unsigned int cp_coher_cntl =</span></a>
<a name="6749"><span class="lineNum">    6749 </span>            :                         PACKET3_ACQUIRE_MEM_CP_COHER_CNTL_SH_ICACHE_ACTION_ENA(1) |</a>
<a name="6750"><span class="lineNum">    6750 </span>            :                         PACKET3_ACQUIRE_MEM_CP_COHER_CNTL_SH_KCACHE_ACTION_ENA(1) |</a>
<a name="6751"><span class="lineNum">    6751 </span>            :                         PACKET3_ACQUIRE_MEM_CP_COHER_CNTL_TC_ACTION_ENA(1) |</a>
<a name="6752"><span class="lineNum">    6752 </span>            :                         PACKET3_ACQUIRE_MEM_CP_COHER_CNTL_TCL1_ACTION_ENA(1) |</a>
<a name="6753"><span class="lineNum">    6753 </span>            :                         PACKET3_ACQUIRE_MEM_CP_COHER_CNTL_TC_WB_ACTION_ENA(1);</a>
<a name="6754"><span class="lineNum">    6754 </span>            : </a>
<a name="6755"><span class="lineNum">    6755 </span>            :         /* ACQUIRE_MEM -make one or more surfaces valid for use by the subsequent operations */</a>
<a name="6756"><span class="lineNum">    6756 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKET3(PACKET3_ACQUIRE_MEM, 5));</span></a>
<a name="6757"><span class="lineNum">    6757 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, cp_coher_cntl); /* CP_COHER_CNTL */</span></a>
<a name="6758"><span class="lineNum">    6758 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0xffffffff);  /* CP_COHER_SIZE */</span></a>
<a name="6759"><span class="lineNum">    6759 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0xffffff);  /* CP_COHER_SIZE_HI */</span></a>
<a name="6760"><span class="lineNum">    6760 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0); /* CP_COHER_BASE */</span></a>
<a name="6761"><span class="lineNum">    6761 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0);  /* CP_COHER_BASE_HI */</span></a>
<a name="6762"><span class="lineNum">    6762 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0x0000000A); /* POLL_INTERVAL */</span></a>
<a name="6763"><span class="lineNum">    6763 </span><span class="lineNoCov">          0 : }</span></a>
<a name="6764"><span class="lineNum">    6764 </span>            : </a>
<a name="6765"><span class="lineNum">    6765 </span><span class="lineNoCov">          0 : static void gfx_v9_0_emit_wave_limit_cs(struct amdgpu_ring *ring,</span></a>
<a name="6766"><span class="lineNum">    6766 </span>            :                                         uint32_t pipe, bool enable)</a>
<a name="6767"><span class="lineNum">    6767 </span>            : {</a>
<a name="6768"><span class="lineNum">    6768 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="6769"><span class="lineNum">    6769 </span>            :         uint32_t val;</a>
<a name="6770"><span class="lineNum">    6770 </span>            :         uint32_t wcl_cs_reg;</a>
<a name="6771"><span class="lineNum">    6771 </span>            : </a>
<a name="6772"><span class="lineNum">    6772 </span>            :         /* mmSPI_WCL_PIPE_PERCENT_CS[0-7]_DEFAULT values are same */</a>
<a name="6773"><span class="lineNum">    6773 </span><span class="lineNoCov">          0 :         val = enable ? 0x1 : mmSPI_WCL_PIPE_PERCENT_CS0_DEFAULT;</span></a>
<a name="6774"><span class="lineNum">    6774 </span>            : </a>
<a name="6775"><span class="lineNum">    6775 </span><span class="lineNoCov">          0 :         switch (pipe) {</span></a>
<a name="6776"><span class="lineNum">    6776 </span>            :         case 0:</a>
<a name="6777"><span class="lineNum">    6777 </span><span class="lineNoCov">          0 :                 wcl_cs_reg = SOC15_REG_OFFSET(GC, 0, mmSPI_WCL_PIPE_PERCENT_CS0);</span></a>
<a name="6778"><span class="lineNum">    6778 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="6779"><span class="lineNum">    6779 </span>            :         case 1:</a>
<a name="6780"><span class="lineNum">    6780 </span><span class="lineNoCov">          0 :                 wcl_cs_reg = SOC15_REG_OFFSET(GC, 0, mmSPI_WCL_PIPE_PERCENT_CS1);</span></a>
<a name="6781"><span class="lineNum">    6781 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="6782"><span class="lineNum">    6782 </span>            :         case 2:</a>
<a name="6783"><span class="lineNum">    6783 </span><span class="lineNoCov">          0 :                 wcl_cs_reg = SOC15_REG_OFFSET(GC, 0, mmSPI_WCL_PIPE_PERCENT_CS2);</span></a>
<a name="6784"><span class="lineNum">    6784 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="6785"><span class="lineNum">    6785 </span>            :         case 3:</a>
<a name="6786"><span class="lineNum">    6786 </span><span class="lineNoCov">          0 :                 wcl_cs_reg = SOC15_REG_OFFSET(GC, 0, mmSPI_WCL_PIPE_PERCENT_CS3);</span></a>
<a name="6787"><span class="lineNum">    6787 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="6788"><span class="lineNum">    6788 </span>            :         default:</a>
<a name="6789"><span class="lineNum">    6789 </span><span class="lineNoCov">          0 :                 DRM_DEBUG(&quot;invalid pipe %d\n&quot;, pipe);</span></a>
<a name="6790"><span class="lineNum">    6790 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="6791"><span class="lineNum">    6791 </span>            :         }</a>
<a name="6792"><span class="lineNum">    6792 </span>            : </a>
<a name="6793"><span class="lineNum">    6793 </span><span class="lineNoCov">          0 :         amdgpu_ring_emit_wreg(ring, wcl_cs_reg, val);</span></a>
<a name="6794"><span class="lineNum">    6794 </span>            : </a>
<a name="6795"><span class="lineNum">    6795 </span>            : }</a>
<a name="6796"><span class="lineNum">    6796 </span><span class="lineNoCov">          0 : static void gfx_v9_0_emit_wave_limit(struct amdgpu_ring *ring, bool enable)</span></a>
<a name="6797"><span class="lineNum">    6797 </span>            : {</a>
<a name="6798"><span class="lineNum">    6798 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="6799"><span class="lineNum">    6799 </span>            :         uint32_t val;</a>
<a name="6800"><span class="lineNum">    6800 </span>            :         int i;</a>
<a name="6801"><span class="lineNum">    6801 </span>            : </a>
<a name="6802"><span class="lineNum">    6802 </span>            : </a>
<a name="6803"><span class="lineNum">    6803 </span>            :         /* mmSPI_WCL_PIPE_PERCENT_GFX is 7 bit multiplier register to limit</a>
<a name="6804"><span class="lineNum">    6804 </span>            :          * number of gfx waves. Setting 5 bit will make sure gfx only gets</a>
<a name="6805"><span class="lineNum">    6805 </span>            :          * around 25% of gpu resources.</a>
<a name="6806"><span class="lineNum">    6806 </span>            :          */</a>
<a name="6807"><span class="lineNum">    6807 </span><span class="lineNoCov">          0 :         val = enable ? 0x1f : mmSPI_WCL_PIPE_PERCENT_GFX_DEFAULT;</span></a>
<a name="6808"><span class="lineNum">    6808 </span><span class="lineNoCov">          0 :         amdgpu_ring_emit_wreg(ring,</span></a>
<a name="6809"><span class="lineNum">    6809 </span>            :                               SOC15_REG_OFFSET(GC, 0, mmSPI_WCL_PIPE_PERCENT_GFX),</a>
<a name="6810"><span class="lineNum">    6810 </span>            :                               val);</a>
<a name="6811"><span class="lineNum">    6811 </span>            : </a>
<a name="6812"><span class="lineNum">    6812 </span>            :         /* Restrict waves for normal/low priority compute queues as well</a>
<a name="6813"><span class="lineNum">    6813 </span>            :          * to get best QoS for high priority compute jobs.</a>
<a name="6814"><span class="lineNum">    6814 </span>            :          *</a>
<a name="6815"><span class="lineNum">    6815 </span>            :          * amdgpu controls only 1st ME(0-3 CS pipes).</a>
<a name="6816"><span class="lineNum">    6816 </span>            :          */</a>
<a name="6817"><span class="lineNum">    6817 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;gfx.mec.num_pipe_per_mec; i++) {</span></a>
<a name="6818"><span class="lineNum">    6818 </span><span class="lineNoCov">          0 :                 if (i != ring-&gt;pipe)</span></a>
<a name="6819"><span class="lineNum">    6819 </span><span class="lineNoCov">          0 :                         gfx_v9_0_emit_wave_limit_cs(ring, i, enable);</span></a>
<a name="6820"><span class="lineNum">    6820 </span>            : </a>
<a name="6821"><span class="lineNum">    6821 </span>            :         }</a>
<a name="6822"><span class="lineNum">    6822 </span><span class="lineNoCov">          0 : }</span></a>
<a name="6823"><span class="lineNum">    6823 </span>            : </a>
<a name="6824"><span class="lineNum">    6824 </span>            : static const struct amd_ip_funcs gfx_v9_0_ip_funcs = {</a>
<a name="6825"><span class="lineNum">    6825 </span>            :         .name = &quot;gfx_v9_0&quot;,</a>
<a name="6826"><span class="lineNum">    6826 </span>            :         .early_init = gfx_v9_0_early_init,</a>
<a name="6827"><span class="lineNum">    6827 </span>            :         .late_init = gfx_v9_0_late_init,</a>
<a name="6828"><span class="lineNum">    6828 </span>            :         .sw_init = gfx_v9_0_sw_init,</a>
<a name="6829"><span class="lineNum">    6829 </span>            :         .sw_fini = gfx_v9_0_sw_fini,</a>
<a name="6830"><span class="lineNum">    6830 </span>            :         .hw_init = gfx_v9_0_hw_init,</a>
<a name="6831"><span class="lineNum">    6831 </span>            :         .hw_fini = gfx_v9_0_hw_fini,</a>
<a name="6832"><span class="lineNum">    6832 </span>            :         .suspend = gfx_v9_0_suspend,</a>
<a name="6833"><span class="lineNum">    6833 </span>            :         .resume = gfx_v9_0_resume,</a>
<a name="6834"><span class="lineNum">    6834 </span>            :         .is_idle = gfx_v9_0_is_idle,</a>
<a name="6835"><span class="lineNum">    6835 </span>            :         .wait_for_idle = gfx_v9_0_wait_for_idle,</a>
<a name="6836"><span class="lineNum">    6836 </span>            :         .soft_reset = gfx_v9_0_soft_reset,</a>
<a name="6837"><span class="lineNum">    6837 </span>            :         .set_clockgating_state = gfx_v9_0_set_clockgating_state,</a>
<a name="6838"><span class="lineNum">    6838 </span>            :         .set_powergating_state = gfx_v9_0_set_powergating_state,</a>
<a name="6839"><span class="lineNum">    6839 </span>            :         .get_clockgating_state = gfx_v9_0_get_clockgating_state,</a>
<a name="6840"><span class="lineNum">    6840 </span>            : };</a>
<a name="6841"><span class="lineNum">    6841 </span>            : </a>
<a name="6842"><span class="lineNum">    6842 </span>            : static const struct amdgpu_ring_funcs gfx_v9_0_ring_funcs_gfx = {</a>
<a name="6843"><span class="lineNum">    6843 </span>            :         .type = AMDGPU_RING_TYPE_GFX,</a>
<a name="6844"><span class="lineNum">    6844 </span>            :         .align_mask = 0xff,</a>
<a name="6845"><span class="lineNum">    6845 </span>            :         .nop = PACKET3(PACKET3_NOP, 0x3FFF),</a>
<a name="6846"><span class="lineNum">    6846 </span>            :         .support_64bit_ptrs = true,</a>
<a name="6847"><span class="lineNum">    6847 </span>            :         .secure_submission_supported = true,</a>
<a name="6848"><span class="lineNum">    6848 </span>            :         .vmhub = AMDGPU_GFXHUB_0,</a>
<a name="6849"><span class="lineNum">    6849 </span>            :         .get_rptr = gfx_v9_0_ring_get_rptr_gfx,</a>
<a name="6850"><span class="lineNum">    6850 </span>            :         .get_wptr = gfx_v9_0_ring_get_wptr_gfx,</a>
<a name="6851"><span class="lineNum">    6851 </span>            :         .set_wptr = gfx_v9_0_ring_set_wptr_gfx,</a>
<a name="6852"><span class="lineNum">    6852 </span>            :         .emit_frame_size = /* totally 242 maximum if 16 IBs */</a>
<a name="6853"><span class="lineNum">    6853 </span>            :                 5 +  /* COND_EXEC */</a>
<a name="6854"><span class="lineNum">    6854 </span>            :                 7 +  /* PIPELINE_SYNC */</a>
<a name="6855"><span class="lineNum">    6855 </span>            :                 SOC15_FLUSH_GPU_TLB_NUM_WREG * 5 +</a>
<a name="6856"><span class="lineNum">    6856 </span>            :                 SOC15_FLUSH_GPU_TLB_NUM_REG_WAIT * 7 +</a>
<a name="6857"><span class="lineNum">    6857 </span>            :                 2 + /* VM_FLUSH */</a>
<a name="6858"><span class="lineNum">    6858 </span>            :                 8 +  /* FENCE for VM_FLUSH */</a>
<a name="6859"><span class="lineNum">    6859 </span>            :                 20 + /* GDS switch */</a>
<a name="6860"><span class="lineNum">    6860 </span>            :                 4 + /* double SWITCH_BUFFER,</a>
<a name="6861"><span class="lineNum">    6861 </span>            :                        the first COND_EXEC jump to the place just</a>
<a name="6862"><span class="lineNum">    6862 </span>            :                            prior to this double SWITCH_BUFFER  */</a>
<a name="6863"><span class="lineNum">    6863 </span>            :                 5 + /* COND_EXEC */</a>
<a name="6864"><span class="lineNum">    6864 </span>            :                 7 +      /*     HDP_flush */</a>
<a name="6865"><span class="lineNum">    6865 </span>            :                 4 +      /*     VGT_flush */</a>
<a name="6866"><span class="lineNum">    6866 </span>            :                 14 + /* CE_META */</a>
<a name="6867"><span class="lineNum">    6867 </span>            :                 31 + /* DE_META */</a>
<a name="6868"><span class="lineNum">    6868 </span>            :                 3 + /* CNTX_CTRL */</a>
<a name="6869"><span class="lineNum">    6869 </span>            :                 5 + /* HDP_INVL */</a>
<a name="6870"><span class="lineNum">    6870 </span>            :                 8 + 8 + /* FENCE x2 */</a>
<a name="6871"><span class="lineNum">    6871 </span>            :                 2 + /* SWITCH_BUFFER */</a>
<a name="6872"><span class="lineNum">    6872 </span>            :                 7, /* gfx_v9_0_emit_mem_sync */</a>
<a name="6873"><span class="lineNum">    6873 </span>            :         .emit_ib_size = 4, /* gfx_v9_0_ring_emit_ib_gfx */</a>
<a name="6874"><span class="lineNum">    6874 </span>            :         .emit_ib = gfx_v9_0_ring_emit_ib_gfx,</a>
<a name="6875"><span class="lineNum">    6875 </span>            :         .emit_fence = gfx_v9_0_ring_emit_fence,</a>
<a name="6876"><span class="lineNum">    6876 </span>            :         .emit_pipeline_sync = gfx_v9_0_ring_emit_pipeline_sync,</a>
<a name="6877"><span class="lineNum">    6877 </span>            :         .emit_vm_flush = gfx_v9_0_ring_emit_vm_flush,</a>
<a name="6878"><span class="lineNum">    6878 </span>            :         .emit_gds_switch = gfx_v9_0_ring_emit_gds_switch,</a>
<a name="6879"><span class="lineNum">    6879 </span>            :         .emit_hdp_flush = gfx_v9_0_ring_emit_hdp_flush,</a>
<a name="6880"><span class="lineNum">    6880 </span>            :         .test_ring = gfx_v9_0_ring_test_ring,</a>
<a name="6881"><span class="lineNum">    6881 </span>            :         .test_ib = gfx_v9_0_ring_test_ib,</a>
<a name="6882"><span class="lineNum">    6882 </span>            :         .insert_nop = amdgpu_ring_insert_nop,</a>
<a name="6883"><span class="lineNum">    6883 </span>            :         .pad_ib = amdgpu_ring_generic_pad_ib,</a>
<a name="6884"><span class="lineNum">    6884 </span>            :         .emit_switch_buffer = gfx_v9_ring_emit_sb,</a>
<a name="6885"><span class="lineNum">    6885 </span>            :         .emit_cntxcntl = gfx_v9_ring_emit_cntxcntl,</a>
<a name="6886"><span class="lineNum">    6886 </span>            :         .init_cond_exec = gfx_v9_0_ring_emit_init_cond_exec,</a>
<a name="6887"><span class="lineNum">    6887 </span>            :         .patch_cond_exec = gfx_v9_0_ring_emit_patch_cond_exec,</a>
<a name="6888"><span class="lineNum">    6888 </span>            :         .emit_frame_cntl = gfx_v9_0_ring_emit_frame_cntl,</a>
<a name="6889"><span class="lineNum">    6889 </span>            :         .emit_wreg = gfx_v9_0_ring_emit_wreg,</a>
<a name="6890"><span class="lineNum">    6890 </span>            :         .emit_reg_wait = gfx_v9_0_ring_emit_reg_wait,</a>
<a name="6891"><span class="lineNum">    6891 </span>            :         .emit_reg_write_reg_wait = gfx_v9_0_ring_emit_reg_write_reg_wait,</a>
<a name="6892"><span class="lineNum">    6892 </span>            :         .soft_recovery = gfx_v9_0_ring_soft_recovery,</a>
<a name="6893"><span class="lineNum">    6893 </span>            :         .emit_mem_sync = gfx_v9_0_emit_mem_sync,</a>
<a name="6894"><span class="lineNum">    6894 </span>            : };</a>
<a name="6895"><span class="lineNum">    6895 </span>            : </a>
<a name="6896"><span class="lineNum">    6896 </span>            : static const struct amdgpu_ring_funcs gfx_v9_0_ring_funcs_compute = {</a>
<a name="6897"><span class="lineNum">    6897 </span>            :         .type = AMDGPU_RING_TYPE_COMPUTE,</a>
<a name="6898"><span class="lineNum">    6898 </span>            :         .align_mask = 0xff,</a>
<a name="6899"><span class="lineNum">    6899 </span>            :         .nop = PACKET3(PACKET3_NOP, 0x3FFF),</a>
<a name="6900"><span class="lineNum">    6900 </span>            :         .support_64bit_ptrs = true,</a>
<a name="6901"><span class="lineNum">    6901 </span>            :         .vmhub = AMDGPU_GFXHUB_0,</a>
<a name="6902"><span class="lineNum">    6902 </span>            :         .get_rptr = gfx_v9_0_ring_get_rptr_compute,</a>
<a name="6903"><span class="lineNum">    6903 </span>            :         .get_wptr = gfx_v9_0_ring_get_wptr_compute,</a>
<a name="6904"><span class="lineNum">    6904 </span>            :         .set_wptr = gfx_v9_0_ring_set_wptr_compute,</a>
<a name="6905"><span class="lineNum">    6905 </span>            :         .emit_frame_size =</a>
<a name="6906"><span class="lineNum">    6906 </span>            :                 20 + /* gfx_v9_0_ring_emit_gds_switch */</a>
<a name="6907"><span class="lineNum">    6907 </span>            :                 7 + /* gfx_v9_0_ring_emit_hdp_flush */</a>
<a name="6908"><span class="lineNum">    6908 </span>            :                 5 + /* hdp invalidate */</a>
<a name="6909"><span class="lineNum">    6909 </span>            :                 7 + /* gfx_v9_0_ring_emit_pipeline_sync */</a>
<a name="6910"><span class="lineNum">    6910 </span>            :                 SOC15_FLUSH_GPU_TLB_NUM_WREG * 5 +</a>
<a name="6911"><span class="lineNum">    6911 </span>            :                 SOC15_FLUSH_GPU_TLB_NUM_REG_WAIT * 7 +</a>
<a name="6912"><span class="lineNum">    6912 </span>            :                 2 + /* gfx_v9_0_ring_emit_vm_flush */</a>
<a name="6913"><span class="lineNum">    6913 </span>            :                 8 + 8 + 8 + /* gfx_v9_0_ring_emit_fence x3 for user fence, vm fence */</a>
<a name="6914"><span class="lineNum">    6914 </span>            :                 7 + /* gfx_v9_0_emit_mem_sync */</a>
<a name="6915"><span class="lineNum">    6915 </span>            :                 5 + /* gfx_v9_0_emit_wave_limit for updating mmSPI_WCL_PIPE_PERCENT_GFX register */</a>
<a name="6916"><span class="lineNum">    6916 </span>            :                 15, /* for updating 3 mmSPI_WCL_PIPE_PERCENT_CS registers */</a>
<a name="6917"><span class="lineNum">    6917 </span>            :         .emit_ib_size = 7, /* gfx_v9_0_ring_emit_ib_compute */</a>
<a name="6918"><span class="lineNum">    6918 </span>            :         .emit_ib = gfx_v9_0_ring_emit_ib_compute,</a>
<a name="6919"><span class="lineNum">    6919 </span>            :         .emit_fence = gfx_v9_0_ring_emit_fence,</a>
<a name="6920"><span class="lineNum">    6920 </span>            :         .emit_pipeline_sync = gfx_v9_0_ring_emit_pipeline_sync,</a>
<a name="6921"><span class="lineNum">    6921 </span>            :         .emit_vm_flush = gfx_v9_0_ring_emit_vm_flush,</a>
<a name="6922"><span class="lineNum">    6922 </span>            :         .emit_gds_switch = gfx_v9_0_ring_emit_gds_switch,</a>
<a name="6923"><span class="lineNum">    6923 </span>            :         .emit_hdp_flush = gfx_v9_0_ring_emit_hdp_flush,</a>
<a name="6924"><span class="lineNum">    6924 </span>            :         .test_ring = gfx_v9_0_ring_test_ring,</a>
<a name="6925"><span class="lineNum">    6925 </span>            :         .test_ib = gfx_v9_0_ring_test_ib,</a>
<a name="6926"><span class="lineNum">    6926 </span>            :         .insert_nop = amdgpu_ring_insert_nop,</a>
<a name="6927"><span class="lineNum">    6927 </span>            :         .pad_ib = amdgpu_ring_generic_pad_ib,</a>
<a name="6928"><span class="lineNum">    6928 </span>            :         .emit_wreg = gfx_v9_0_ring_emit_wreg,</a>
<a name="6929"><span class="lineNum">    6929 </span>            :         .emit_reg_wait = gfx_v9_0_ring_emit_reg_wait,</a>
<a name="6930"><span class="lineNum">    6930 </span>            :         .emit_reg_write_reg_wait = gfx_v9_0_ring_emit_reg_write_reg_wait,</a>
<a name="6931"><span class="lineNum">    6931 </span>            :         .emit_mem_sync = gfx_v9_0_emit_mem_sync,</a>
<a name="6932"><span class="lineNum">    6932 </span>            :         .emit_wave_limit = gfx_v9_0_emit_wave_limit,</a>
<a name="6933"><span class="lineNum">    6933 </span>            : };</a>
<a name="6934"><span class="lineNum">    6934 </span>            : </a>
<a name="6935"><span class="lineNum">    6935 </span>            : static const struct amdgpu_ring_funcs gfx_v9_0_ring_funcs_kiq = {</a>
<a name="6936"><span class="lineNum">    6936 </span>            :         .type = AMDGPU_RING_TYPE_KIQ,</a>
<a name="6937"><span class="lineNum">    6937 </span>            :         .align_mask = 0xff,</a>
<a name="6938"><span class="lineNum">    6938 </span>            :         .nop = PACKET3(PACKET3_NOP, 0x3FFF),</a>
<a name="6939"><span class="lineNum">    6939 </span>            :         .support_64bit_ptrs = true,</a>
<a name="6940"><span class="lineNum">    6940 </span>            :         .vmhub = AMDGPU_GFXHUB_0,</a>
<a name="6941"><span class="lineNum">    6941 </span>            :         .get_rptr = gfx_v9_0_ring_get_rptr_compute,</a>
<a name="6942"><span class="lineNum">    6942 </span>            :         .get_wptr = gfx_v9_0_ring_get_wptr_compute,</a>
<a name="6943"><span class="lineNum">    6943 </span>            :         .set_wptr = gfx_v9_0_ring_set_wptr_compute,</a>
<a name="6944"><span class="lineNum">    6944 </span>            :         .emit_frame_size =</a>
<a name="6945"><span class="lineNum">    6945 </span>            :                 20 + /* gfx_v9_0_ring_emit_gds_switch */</a>
<a name="6946"><span class="lineNum">    6946 </span>            :                 7 + /* gfx_v9_0_ring_emit_hdp_flush */</a>
<a name="6947"><span class="lineNum">    6947 </span>            :                 5 + /* hdp invalidate */</a>
<a name="6948"><span class="lineNum">    6948 </span>            :                 7 + /* gfx_v9_0_ring_emit_pipeline_sync */</a>
<a name="6949"><span class="lineNum">    6949 </span>            :                 SOC15_FLUSH_GPU_TLB_NUM_WREG * 5 +</a>
<a name="6950"><span class="lineNum">    6950 </span>            :                 SOC15_FLUSH_GPU_TLB_NUM_REG_WAIT * 7 +</a>
<a name="6951"><span class="lineNum">    6951 </span>            :                 2 + /* gfx_v9_0_ring_emit_vm_flush */</a>
<a name="6952"><span class="lineNum">    6952 </span>            :                 8 + 8 + 8, /* gfx_v9_0_ring_emit_fence_kiq x3 for user fence, vm fence */</a>
<a name="6953"><span class="lineNum">    6953 </span>            :         .emit_ib_size = 7, /* gfx_v9_0_ring_emit_ib_compute */</a>
<a name="6954"><span class="lineNum">    6954 </span>            :         .emit_fence = gfx_v9_0_ring_emit_fence_kiq,</a>
<a name="6955"><span class="lineNum">    6955 </span>            :         .test_ring = gfx_v9_0_ring_test_ring,</a>
<a name="6956"><span class="lineNum">    6956 </span>            :         .insert_nop = amdgpu_ring_insert_nop,</a>
<a name="6957"><span class="lineNum">    6957 </span>            :         .pad_ib = amdgpu_ring_generic_pad_ib,</a>
<a name="6958"><span class="lineNum">    6958 </span>            :         .emit_rreg = gfx_v9_0_ring_emit_rreg,</a>
<a name="6959"><span class="lineNum">    6959 </span>            :         .emit_wreg = gfx_v9_0_ring_emit_wreg,</a>
<a name="6960"><span class="lineNum">    6960 </span>            :         .emit_reg_wait = gfx_v9_0_ring_emit_reg_wait,</a>
<a name="6961"><span class="lineNum">    6961 </span>            :         .emit_reg_write_reg_wait = gfx_v9_0_ring_emit_reg_write_reg_wait,</a>
<a name="6962"><span class="lineNum">    6962 </span>            : };</a>
<a name="6963"><span class="lineNum">    6963 </span>            : </a>
<a name="6964"><span class="lineNum">    6964 </span>            : static void gfx_v9_0_set_ring_funcs(struct amdgpu_device *adev)</a>
<a name="6965"><span class="lineNum">    6965 </span>            : {</a>
<a name="6966"><span class="lineNum">    6966 </span>            :         int i;</a>
<a name="6967"><span class="lineNum">    6967 </span>            : </a>
<a name="6968"><span class="lineNum">    6968 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.kiq.ring.funcs = &amp;gfx_v9_0_ring_funcs_kiq;</span></a>
<a name="6969"><span class="lineNum">    6969 </span>            : </a>
<a name="6970"><span class="lineNum">    6970 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;gfx.num_gfx_rings; i++)</span></a>
<a name="6971"><span class="lineNum">    6971 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.gfx_ring[i].funcs = &amp;gfx_v9_0_ring_funcs_gfx;</span></a>
<a name="6972"><span class="lineNum">    6972 </span>            : </a>
<a name="6973"><span class="lineNum">    6973 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;gfx.num_compute_rings; i++)</span></a>
<a name="6974"><span class="lineNum">    6974 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.compute_ring[i].funcs = &amp;gfx_v9_0_ring_funcs_compute;</span></a>
<a name="6975"><span class="lineNum">    6975 </span>            : }</a>
<a name="6976"><span class="lineNum">    6976 </span>            : </a>
<a name="6977"><span class="lineNum">    6977 </span>            : static const struct amdgpu_irq_src_funcs gfx_v9_0_eop_irq_funcs = {</a>
<a name="6978"><span class="lineNum">    6978 </span>            :         .set = gfx_v9_0_set_eop_interrupt_state,</a>
<a name="6979"><span class="lineNum">    6979 </span>            :         .process = gfx_v9_0_eop_irq,</a>
<a name="6980"><span class="lineNum">    6980 </span>            : };</a>
<a name="6981"><span class="lineNum">    6981 </span>            : </a>
<a name="6982"><span class="lineNum">    6982 </span>            : static const struct amdgpu_irq_src_funcs gfx_v9_0_priv_reg_irq_funcs = {</a>
<a name="6983"><span class="lineNum">    6983 </span>            :         .set = gfx_v9_0_set_priv_reg_fault_state,</a>
<a name="6984"><span class="lineNum">    6984 </span>            :         .process = gfx_v9_0_priv_reg_irq,</a>
<a name="6985"><span class="lineNum">    6985 </span>            : };</a>
<a name="6986"><span class="lineNum">    6986 </span>            : </a>
<a name="6987"><span class="lineNum">    6987 </span>            : static const struct amdgpu_irq_src_funcs gfx_v9_0_priv_inst_irq_funcs = {</a>
<a name="6988"><span class="lineNum">    6988 </span>            :         .set = gfx_v9_0_set_priv_inst_fault_state,</a>
<a name="6989"><span class="lineNum">    6989 </span>            :         .process = gfx_v9_0_priv_inst_irq,</a>
<a name="6990"><span class="lineNum">    6990 </span>            : };</a>
<a name="6991"><span class="lineNum">    6991 </span>            : </a>
<a name="6992"><span class="lineNum">    6992 </span>            : static const struct amdgpu_irq_src_funcs gfx_v9_0_cp_ecc_error_irq_funcs = {</a>
<a name="6993"><span class="lineNum">    6993 </span>            :         .set = gfx_v9_0_set_cp_ecc_error_state,</a>
<a name="6994"><span class="lineNum">    6994 </span>            :         .process = amdgpu_gfx_cp_ecc_error_irq,</a>
<a name="6995"><span class="lineNum">    6995 </span>            : };</a>
<a name="6996"><span class="lineNum">    6996 </span>            : </a>
<a name="6997"><span class="lineNum">    6997 </span>            : </a>
<a name="6998"><span class="lineNum">    6998 </span>            : static void gfx_v9_0_set_irq_funcs(struct amdgpu_device *adev)</a>
<a name="6999"><span class="lineNum">    6999 </span>            : {</a>
<a name="7000"><span class="lineNum">    7000 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.eop_irq.num_types = AMDGPU_CP_IRQ_LAST;</span></a>
<a name="7001"><span class="lineNum">    7001 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.eop_irq.funcs = &amp;gfx_v9_0_eop_irq_funcs;</span></a>
<a name="7002"><span class="lineNum">    7002 </span>            : </a>
<a name="7003"><span class="lineNum">    7003 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.priv_reg_irq.num_types = 1;</span></a>
<a name="7004"><span class="lineNum">    7004 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.priv_reg_irq.funcs = &amp;gfx_v9_0_priv_reg_irq_funcs;</span></a>
<a name="7005"><span class="lineNum">    7005 </span>            : </a>
<a name="7006"><span class="lineNum">    7006 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.priv_inst_irq.num_types = 1;</span></a>
<a name="7007"><span class="lineNum">    7007 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.priv_inst_irq.funcs = &amp;gfx_v9_0_priv_inst_irq_funcs;</span></a>
<a name="7008"><span class="lineNum">    7008 </span>            : </a>
<a name="7009"><span class="lineNum">    7009 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.cp_ecc_error_irq.num_types = 2; /*C5 ECC error and C9 FUE error*/</span></a>
<a name="7010"><span class="lineNum">    7010 </span><span class="lineNoCov">          0 :         adev-&gt;gfx.cp_ecc_error_irq.funcs = &amp;gfx_v9_0_cp_ecc_error_irq_funcs;</span></a>
<a name="7011"><span class="lineNum">    7011 </span>            : }</a>
<a name="7012"><span class="lineNum">    7012 </span>            : </a>
<a name="7013"><span class="lineNum">    7013 </span>            : static void gfx_v9_0_set_rlc_funcs(struct amdgpu_device *adev)</a>
<a name="7014"><span class="lineNum">    7014 </span>            : {</a>
<a name="7015"><span class="lineNum">    7015 </span><span class="lineNoCov">          0 :         switch (adev-&gt;ip_versions[GC_HWIP][0]) {</span></a>
<a name="7016"><span class="lineNum">    7016 </span>            :         case IP_VERSION(9, 0, 1):</a>
<a name="7017"><span class="lineNum">    7017 </span>            :         case IP_VERSION(9, 2, 1):</a>
<a name="7018"><span class="lineNum">    7018 </span>            :         case IP_VERSION(9, 4, 0):</a>
<a name="7019"><span class="lineNum">    7019 </span>            :         case IP_VERSION(9, 2, 2):</a>
<a name="7020"><span class="lineNum">    7020 </span>            :         case IP_VERSION(9, 1, 0):</a>
<a name="7021"><span class="lineNum">    7021 </span>            :         case IP_VERSION(9, 4, 1):</a>
<a name="7022"><span class="lineNum">    7022 </span>            :         case IP_VERSION(9, 3, 0):</a>
<a name="7023"><span class="lineNum">    7023 </span>            :         case IP_VERSION(9, 4, 2):</a>
<a name="7024"><span class="lineNum">    7024 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.rlc.funcs = &amp;gfx_v9_0_rlc_funcs;</span></a>
<a name="7025"><span class="lineNum">    7025 </span>            :                 break;</a>
<a name="7026"><span class="lineNum">    7026 </span>            :         default:</a>
<a name="7027"><span class="lineNum">    7027 </span>            :                 break;</a>
<a name="7028"><span class="lineNum">    7028 </span>            :         }</a>
<a name="7029"><span class="lineNum">    7029 </span>            : }</a>
<a name="7030"><span class="lineNum">    7030 </span>            : </a>
<a name="7031"><span class="lineNum">    7031 </span><span class="lineNoCov">          0 : static void gfx_v9_0_set_gds_init(struct amdgpu_device *adev)</span></a>
<a name="7032"><span class="lineNum">    7032 </span>            : {</a>
<a name="7033"><span class="lineNum">    7033 </span>            :         /* init asci gds info */</a>
<a name="7034"><span class="lineNum">    7034 </span><span class="lineNoCov">          0 :         switch (adev-&gt;ip_versions[GC_HWIP][0]) {</span></a>
<a name="7035"><span class="lineNum">    7035 </span>            :         case IP_VERSION(9, 0, 1):</a>
<a name="7036"><span class="lineNum">    7036 </span>            :         case IP_VERSION(9, 2, 1):</a>
<a name="7037"><span class="lineNum">    7037 </span>            :         case IP_VERSION(9, 4, 0):</a>
<a name="7038"><span class="lineNum">    7038 </span><span class="lineNoCov">          0 :                 adev-&gt;gds.gds_size = 0x10000;</span></a>
<a name="7039"><span class="lineNum">    7039 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="7040"><span class="lineNum">    7040 </span>            :         case IP_VERSION(9, 2, 2):</a>
<a name="7041"><span class="lineNum">    7041 </span>            :         case IP_VERSION(9, 1, 0):</a>
<a name="7042"><span class="lineNum">    7042 </span>            :         case IP_VERSION(9, 4, 1):</a>
<a name="7043"><span class="lineNum">    7043 </span><span class="lineNoCov">          0 :                 adev-&gt;gds.gds_size = 0x1000;</span></a>
<a name="7044"><span class="lineNum">    7044 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="7045"><span class="lineNum">    7045 </span>            :         case IP_VERSION(9, 4, 2):</a>
<a name="7046"><span class="lineNum">    7046 </span>            :                 /* aldebaran removed all the GDS internal memory,</a>
<a name="7047"><span class="lineNum">    7047 </span>            :                  * only support GWS opcode in kernel, like barrier</a>
<a name="7048"><span class="lineNum">    7048 </span>            :                  * semaphore.etc */</a>
<a name="7049"><span class="lineNum">    7049 </span><span class="lineNoCov">          0 :                 adev-&gt;gds.gds_size = 0;</span></a>
<a name="7050"><span class="lineNum">    7050 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="7051"><span class="lineNum">    7051 </span>            :         default:</a>
<a name="7052"><span class="lineNum">    7052 </span><span class="lineNoCov">          0 :                 adev-&gt;gds.gds_size = 0x10000;</span></a>
<a name="7053"><span class="lineNum">    7053 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="7054"><span class="lineNum">    7054 </span>            :         }</a>
<a name="7055"><span class="lineNum">    7055 </span>            : </a>
<a name="7056"><span class="lineNum">    7056 </span><span class="lineNoCov">          0 :         switch (adev-&gt;ip_versions[GC_HWIP][0]) {</span></a>
<a name="7057"><span class="lineNum">    7057 </span>            :         case IP_VERSION(9, 0, 1):</a>
<a name="7058"><span class="lineNum">    7058 </span>            :         case IP_VERSION(9, 4, 0):</a>
<a name="7059"><span class="lineNum">    7059 </span><span class="lineNoCov">          0 :                 adev-&gt;gds.gds_compute_max_wave_id = 0x7ff;</span></a>
<a name="7060"><span class="lineNum">    7060 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="7061"><span class="lineNum">    7061 </span>            :         case IP_VERSION(9, 2, 1):</a>
<a name="7062"><span class="lineNum">    7062 </span><span class="lineNoCov">          0 :                 adev-&gt;gds.gds_compute_max_wave_id = 0x27f;</span></a>
<a name="7063"><span class="lineNum">    7063 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="7064"><span class="lineNum">    7064 </span>            :         case IP_VERSION(9, 2, 2):</a>
<a name="7065"><span class="lineNum">    7065 </span>            :         case IP_VERSION(9, 1, 0):</a>
<a name="7066"><span class="lineNum">    7066 </span><span class="lineNoCov">          0 :                 if (adev-&gt;apu_flags &amp; AMD_APU_IS_RAVEN2)</span></a>
<a name="7067"><span class="lineNum">    7067 </span><span class="lineNoCov">          0 :                         adev-&gt;gds.gds_compute_max_wave_id = 0x77; /* raven2 */</span></a>
<a name="7068"><span class="lineNum">    7068 </span>            :                 else</a>
<a name="7069"><span class="lineNum">    7069 </span><span class="lineNoCov">          0 :                         adev-&gt;gds.gds_compute_max_wave_id = 0x15f; /* raven1 */</span></a>
<a name="7070"><span class="lineNum">    7070 </span>            :                 break;</a>
<a name="7071"><span class="lineNum">    7071 </span>            :         case IP_VERSION(9, 4, 1):</a>
<a name="7072"><span class="lineNum">    7072 </span><span class="lineNoCov">          0 :                 adev-&gt;gds.gds_compute_max_wave_id = 0xfff;</span></a>
<a name="7073"><span class="lineNum">    7073 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="7074"><span class="lineNum">    7074 </span>            :         case IP_VERSION(9, 4, 2):</a>
<a name="7075"><span class="lineNum">    7075 </span>            :                 /* deprecated for Aldebaran, no usage at all */</a>
<a name="7076"><span class="lineNum">    7076 </span><span class="lineNoCov">          0 :                 adev-&gt;gds.gds_compute_max_wave_id = 0;</span></a>
<a name="7077"><span class="lineNum">    7077 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="7078"><span class="lineNum">    7078 </span>            :         default:</a>
<a name="7079"><span class="lineNum">    7079 </span>            :                 /* this really depends on the chip */</a>
<a name="7080"><span class="lineNum">    7080 </span><span class="lineNoCov">          0 :                 adev-&gt;gds.gds_compute_max_wave_id = 0x7ff;</span></a>
<a name="7081"><span class="lineNum">    7081 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="7082"><span class="lineNum">    7082 </span>            :         }</a>
<a name="7083"><span class="lineNum">    7083 </span>            : </a>
<a name="7084"><span class="lineNum">    7084 </span><span class="lineNoCov">          0 :         adev-&gt;gds.gws_size = 64;</span></a>
<a name="7085"><span class="lineNum">    7085 </span><span class="lineNoCov">          0 :         adev-&gt;gds.oa_size = 16;</span></a>
<a name="7086"><span class="lineNum">    7086 </span><span class="lineNoCov">          0 : }</span></a>
<a name="7087"><span class="lineNum">    7087 </span>            : </a>
<a name="7088"><span class="lineNum">    7088 </span><span class="lineNoCov">          0 : static void gfx_v9_0_set_user_cu_inactive_bitmap(struct amdgpu_device *adev,</span></a>
<a name="7089"><span class="lineNum">    7089 </span>            :                                                  u32 bitmap)</a>
<a name="7090"><span class="lineNum">    7090 </span>            : {</a>
<a name="7091"><span class="lineNum">    7091 </span>            :         u32 data;</a>
<a name="7092"><span class="lineNum">    7092 </span>            : </a>
<a name="7093"><span class="lineNum">    7093 </span><span class="lineNoCov">          0 :         if (!bitmap)</span></a>
<a name="7094"><span class="lineNum">    7094 </span>            :                 return;</a>
<a name="7095"><span class="lineNum">    7095 </span>            : </a>
<a name="7096"><span class="lineNum">    7096 </span><span class="lineNoCov">          0 :         data = bitmap &lt;&lt; GC_USER_SHADER_ARRAY_CONFIG__INACTIVE_CUS__SHIFT;</span></a>
<a name="7097"><span class="lineNum">    7097 </span><span class="lineNoCov">          0 :         data &amp;= GC_USER_SHADER_ARRAY_CONFIG__INACTIVE_CUS_MASK;</span></a>
<a name="7098"><span class="lineNum">    7098 </span>            : </a>
<a name="7099"><span class="lineNum">    7099 </span><span class="lineNoCov">          0 :         WREG32_SOC15(GC, 0, mmGC_USER_SHADER_ARRAY_CONFIG, data);</span></a>
<a name="7100"><span class="lineNum">    7100 </span>            : }</a>
<a name="7101"><span class="lineNum">    7101 </span>            : </a>
<a name="7102"><span class="lineNum">    7102 </span><span class="lineNoCov">          0 : static u32 gfx_v9_0_get_cu_active_bitmap(struct amdgpu_device *adev)</span></a>
<a name="7103"><span class="lineNum">    7103 </span>            : {</a>
<a name="7104"><span class="lineNum">    7104 </span>            :         u32 data, mask;</a>
<a name="7105"><span class="lineNum">    7105 </span>            : </a>
<a name="7106"><span class="lineNum">    7106 </span><span class="lineNoCov">          0 :         data = RREG32_SOC15(GC, 0, mmCC_GC_SHADER_ARRAY_CONFIG);</span></a>
<a name="7107"><span class="lineNum">    7107 </span><span class="lineNoCov">          0 :         data |= RREG32_SOC15(GC, 0, mmGC_USER_SHADER_ARRAY_CONFIG);</span></a>
<a name="7108"><span class="lineNum">    7108 </span>            : </a>
<a name="7109"><span class="lineNum">    7109 </span><span class="lineNoCov">          0 :         data &amp;= CC_GC_SHADER_ARRAY_CONFIG__INACTIVE_CUS_MASK;</span></a>
<a name="7110"><span class="lineNum">    7110 </span><span class="lineNoCov">          0 :         data &gt;&gt;= CC_GC_SHADER_ARRAY_CONFIG__INACTIVE_CUS__SHIFT;</span></a>
<a name="7111"><span class="lineNum">    7111 </span>            : </a>
<a name="7112"><span class="lineNum">    7112 </span><span class="lineNoCov">          0 :         mask = amdgpu_gfx_create_bitmask(adev-&gt;gfx.config.max_cu_per_sh);</span></a>
<a name="7113"><span class="lineNum">    7113 </span>            : </a>
<a name="7114"><span class="lineNum">    7114 </span><span class="lineNoCov">          0 :         return (~data) &amp; mask;</span></a>
<a name="7115"><span class="lineNum">    7115 </span>            : }</a>
<a name="7116"><span class="lineNum">    7116 </span>            : </a>
<a name="7117"><span class="lineNum">    7117 </span><span class="lineNoCov">          0 : static int gfx_v9_0_get_cu_info(struct amdgpu_device *adev,</span></a>
<a name="7118"><span class="lineNum">    7118 </span>            :                                  struct amdgpu_cu_info *cu_info)</a>
<a name="7119"><span class="lineNum">    7119 </span>            : {</a>
<a name="7120"><span class="lineNum">    7120 </span><span class="lineNoCov">          0 :         int i, j, k, counter, active_cu_number = 0;</span></a>
<a name="7121"><span class="lineNum">    7121 </span><span class="lineNoCov">          0 :         u32 mask, bitmap, ao_bitmap, ao_cu_mask = 0;</span></a>
<a name="7122"><span class="lineNum">    7122 </span>            :         unsigned disable_masks[4 * 4];</a>
<a name="7123"><span class="lineNum">    7123 </span>            : </a>
<a name="7124"><span class="lineNum">    7124 </span><span class="lineNoCov">          0 :         if (!adev || !cu_info)</span></a>
<a name="7125"><span class="lineNum">    7125 </span>            :                 return -EINVAL;</a>
<a name="7126"><span class="lineNum">    7126 </span>            : </a>
<a name="7127"><span class="lineNum">    7127 </span>            :         /*</a>
<a name="7128"><span class="lineNum">    7128 </span>            :          * 16 comes from bitmap array size 4*4, and it can cover all gfx9 ASICs</a>
<a name="7129"><span class="lineNum">    7129 </span>            :          */</a>
<a name="7130"><span class="lineNum">    7130 </span><span class="lineNoCov">          0 :         if (adev-&gt;gfx.config.max_shader_engines *</span></a>
<a name="7131"><span class="lineNum">    7131 </span><span class="lineNoCov">          0 :                 adev-&gt;gfx.config.max_sh_per_se &gt; 16)</span></a>
<a name="7132"><span class="lineNum">    7132 </span>            :                 return -EINVAL;</a>
<a name="7133"><span class="lineNum">    7133 </span>            : </a>
<a name="7134"><span class="lineNum">    7134 </span><span class="lineNoCov">          0 :         amdgpu_gfx_parse_disable_cu(disable_masks,</span></a>
<a name="7135"><span class="lineNum">    7135 </span>            :                                     adev-&gt;gfx.config.max_shader_engines,</a>
<a name="7136"><span class="lineNum">    7136 </span>            :                                     adev-&gt;gfx.config.max_sh_per_se);</a>
<a name="7137"><span class="lineNum">    7137 </span>            : </a>
<a name="7138"><span class="lineNum">    7138 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;adev-&gt;grbm_idx_mutex);</span></a>
<a name="7139"><span class="lineNum">    7139 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;gfx.config.max_shader_engines; i++) {</span></a>
<a name="7140"><span class="lineNum">    7140 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; adev-&gt;gfx.config.max_sh_per_se; j++) {</span></a>
<a name="7141"><span class="lineNum">    7141 </span><span class="lineNoCov">          0 :                         mask = 1;</span></a>
<a name="7142"><span class="lineNum">    7142 </span><span class="lineNoCov">          0 :                         ao_bitmap = 0;</span></a>
<a name="7143"><span class="lineNum">    7143 </span><span class="lineNoCov">          0 :                         counter = 0;</span></a>
<a name="7144"><span class="lineNum">    7144 </span><span class="lineNoCov">          0 :                         gfx_v9_0_select_se_sh(adev, i, j, 0xffffffff);</span></a>
<a name="7145"><span class="lineNum">    7145 </span><span class="lineNoCov">          0 :                         gfx_v9_0_set_user_cu_inactive_bitmap(</span></a>
<a name="7146"><span class="lineNum">    7146 </span><span class="lineNoCov">          0 :                                 adev, disable_masks[i * adev-&gt;gfx.config.max_sh_per_se + j]);</span></a>
<a name="7147"><span class="lineNum">    7147 </span><span class="lineNoCov">          0 :                         bitmap = gfx_v9_0_get_cu_active_bitmap(adev);</span></a>
<a name="7148"><span class="lineNum">    7148 </span>            : </a>
<a name="7149"><span class="lineNum">    7149 </span>            :                         /*</a>
<a name="7150"><span class="lineNum">    7150 </span>            :                          * The bitmap(and ao_cu_bitmap) in cu_info structure is</a>
<a name="7151"><span class="lineNum">    7151 </span>            :                          * 4x4 size array, and it's usually suitable for Vega</a>
<a name="7152"><span class="lineNum">    7152 </span>            :                          * ASICs which has 4*2 SE/SH layout.</a>
<a name="7153"><span class="lineNum">    7153 </span>            :                          * But for Arcturus, SE/SH layout is changed to 8*1.</a>
<a name="7154"><span class="lineNum">    7154 </span>            :                          * To mostly reduce the impact, we make it compatible</a>
<a name="7155"><span class="lineNum">    7155 </span>            :                          * with current bitmap array as below:</a>
<a name="7156"><span class="lineNum">    7156 </span>            :                          *    SE4,SH0 --&gt; bitmap[0][1]</a>
<a name="7157"><span class="lineNum">    7157 </span>            :                          *    SE5,SH0 --&gt; bitmap[1][1]</a>
<a name="7158"><span class="lineNum">    7158 </span>            :                          *    SE6,SH0 --&gt; bitmap[2][1]</a>
<a name="7159"><span class="lineNum">    7159 </span>            :                          *    SE7,SH0 --&gt; bitmap[3][1]</a>
<a name="7160"><span class="lineNum">    7160 </span>            :                          */</a>
<a name="7161"><span class="lineNum">    7161 </span><span class="lineNoCov">          0 :                         cu_info-&gt;bitmap[i % 4][j + i / 4] = bitmap;</span></a>
<a name="7162"><span class="lineNum">    7162 </span>            : </a>
<a name="7163"><span class="lineNum">    7163 </span><span class="lineNoCov">          0 :                         for (k = 0; k &lt; adev-&gt;gfx.config.max_cu_per_sh; k ++) {</span></a>
<a name="7164"><span class="lineNum">    7164 </span><span class="lineNoCov">          0 :                                 if (bitmap &amp; mask) {</span></a>
<a name="7165"><span class="lineNum">    7165 </span><span class="lineNoCov">          0 :                                         if (counter &lt; adev-&gt;gfx.config.max_cu_per_sh)</span></a>
<a name="7166"><span class="lineNum">    7166 </span><span class="lineNoCov">          0 :                                                 ao_bitmap |= mask;</span></a>
<a name="7167"><span class="lineNum">    7167 </span><span class="lineNoCov">          0 :                                         counter ++;</span></a>
<a name="7168"><span class="lineNum">    7168 </span>            :                                 }</a>
<a name="7169"><span class="lineNum">    7169 </span><span class="lineNoCov">          0 :                                 mask &lt;&lt;= 1;</span></a>
<a name="7170"><span class="lineNum">    7170 </span>            :                         }</a>
<a name="7171"><span class="lineNum">    7171 </span><span class="lineNoCov">          0 :                         active_cu_number += counter;</span></a>
<a name="7172"><span class="lineNum">    7172 </span><span class="lineNoCov">          0 :                         if (i &lt; 2 &amp;&amp; j &lt; 2)</span></a>
<a name="7173"><span class="lineNum">    7173 </span><span class="lineNoCov">          0 :                                 ao_cu_mask |= (ao_bitmap &lt;&lt; (i * 16 + j * 8));</span></a>
<a name="7174"><span class="lineNum">    7174 </span><span class="lineNoCov">          0 :                         cu_info-&gt;ao_cu_bitmap[i % 4][j + i / 4] = ao_bitmap;</span></a>
<a name="7175"><span class="lineNum">    7175 </span>            :                 }</a>
<a name="7176"><span class="lineNum">    7176 </span>            :         }</a>
<a name="7177"><span class="lineNum">    7177 </span><span class="lineNoCov">          0 :         gfx_v9_0_select_se_sh(adev, 0xffffffff, 0xffffffff, 0xffffffff);</span></a>
<a name="7178"><span class="lineNum">    7178 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;adev-&gt;grbm_idx_mutex);</span></a>
<a name="7179"><span class="lineNum">    7179 </span>            : </a>
<a name="7180"><span class="lineNum">    7180 </span><span class="lineNoCov">          0 :         cu_info-&gt;number = active_cu_number;</span></a>
<a name="7181"><span class="lineNum">    7181 </span><span class="lineNoCov">          0 :         cu_info-&gt;ao_cu_mask = ao_cu_mask;</span></a>
<a name="7182"><span class="lineNum">    7182 </span><span class="lineNoCov">          0 :         cu_info-&gt;simd_per_cu = NUM_SIMD_PER_CU;</span></a>
<a name="7183"><span class="lineNum">    7183 </span>            : </a>
<a name="7184"><span class="lineNum">    7184 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="7185"><span class="lineNum">    7185 </span>            : }</a>
<a name="7186"><span class="lineNum">    7186 </span>            : </a>
<a name="7187"><span class="lineNum">    7187 </span>            : const struct amdgpu_ip_block_version gfx_v9_0_ip_block =</a>
<a name="7188"><span class="lineNum">    7188 </span>            : {</a>
<a name="7189"><span class="lineNum">    7189 </span>            :         .type = AMD_IP_BLOCK_TYPE_GFX,</a>
<a name="7190"><span class="lineNum">    7190 </span>            :         .major = 9,</a>
<a name="7191"><span class="lineNum">    7191 </span>            :         .minor = 0,</a>
<a name="7192"><span class="lineNum">    7192 </span>            :         .rev = 0,</a>
<a name="7193"><span class="lineNum">    7193 </span>            :         .funcs = &amp;gfx_v9_0_ip_funcs,</a>
<a name="7194"><span class="lineNum">    7194 </span>            : };</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
