<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
          Lattice Mapping Report File for Design Module 'alu_fetch'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     alu_fetch_implAluFetch.ngd -o alu_fetch_implAluFetch_map.ncd -pr
     alu_fetch_implAluFetch.prf -mp alu_fetch_implAluFetch.mrp -lpf
     C:/Users/Cassandra/Desktop/Arqui2/implAluFetch/alu_fetch_implAluFetch.lpf
     -lpf C:/Users/Cassandra/Desktop/Arqui2/alu_fetch.lpf -c 0 -gui -msgset
     C:/Users/Cassandra/Desktop/Arqui2/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.13.0.56.2
Mapped on:  04/10/24  03:16:50


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:    170 out of  7209 (2%)
      PFU registers:          170 out of  6864 (2%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:       183 out of  3432 (5%)
      SLICEs as Logic/ROM:    183 out of  3432 (5%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         27 out of  3432 (1%)
   Number of LUT4s:        360 out of  6864 (5%)
      Number used as logic LUTs:        306
      Number used as distributed RAM:     0
      Number used as ripple logic:       54
      Number used as shift registers:     0
   Number of PIO sites used: 37 + 4(JTAG) out of 115 (36%)
   Number of block RAMs:  2 out of 26 (8%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  3
     Net clk: 26 loads, 26 rising, 0 falling (Driver: OSCinst0 )
     Net clk_1: 43 loads, 43 rising, 0 falling (Driver: clk_1_83 )

     Net clk_0: 39 loads, 39 rising, 0 falling (Driver: clk_0_82 )
   Number of Clock Enables:  9
     Net clk_1_enable_76: 7 loads, 7 LSLICEs
     Net clk_1_enable_63: 4 loads, 4 LSLICEs
     Net clk_1_enable_56: 2 loads, 2 LSLICEs
     Net clk_1_enable_54: 10 loads, 10 LSLICEs
     Net clk_1_enable_26: 10 loads, 10 LSLICEs
     Net clk_1_enable_83: 5 loads, 5 LSLICEs
     Net clk_0_enable_11: 7 loads, 7 LSLICEs
     Net reset_c: 24 loads, 24 LSLICEs
     Net stop_run_c: 5 loads, 5 LSLICEs
   Number of LSRs:  19
     Net n3865: 12 loads, 12 LSLICEs
     Net n3888: 10 loads, 10 LSLICEs
     Net reset_c: 2 loads, 0 LSLICEs
     Net n3666: 1 loads, 1 LSLICEs
     Net n10359: 1 loads, 1 LSLICEs
     Net n3415: 1 loads, 1 LSLICEs
     Net n10357: 2 loads, 2 LSLICEs
     Net n3618: 1 loads, 1 LSLICEs
     Net n10365: 1 loads, 1 LSLICEs
     Net n3444: 1 loads, 1 LSLICEs
     Net n10356: 2 loads, 2 LSLICEs
     Net n3334: 1 loads, 1 LSLICEs
     Net n10360: 2 loads, 2 LSLICEs
     Net n10381: 1 loads, 1 LSLICEs
     Net n3357: 1 loads, 1 LSLICEs
     Net n10374: 2 loads, 2 LSLICEs
     Net n3625: 1 loads, 1 LSLICEs
     Net n3648: 1 loads, 1 LSLICEs
     Net n10486: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net reset_c: 93 loads
     Net ROM_imp/data_out_23__N_517: 48 loads
     Net Q_1: 13 loads
     Net n3865: 12 loads
     Net Q_11: 12 loads
     Net Q_13: 12 loads
     Net bcd_out_15__N_499: 11 loads
     Net n10477: 11 loads
     Net n2081: 11 loads
     Net n978: 11 loads




   Number of warnings:  1
   Number of errors:    0
     




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

WARNING - map: C:/Users/Cassandra/Desktop/Arqui2/alu_fetch.lpf(40): Semantic
     error in "LOCATE COMP "led" SITE "61" ;": COMP "led" cannot be found in

     design. This preference has been disabled.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| display[4]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[3]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[5]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[6]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[2]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[1]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[0]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[3]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[2]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[1]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[0]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[23]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[22]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[21]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[20]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[19]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[18]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[17]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[16]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[15]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[14]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[13]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[12]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[11]              | OUTPUT    | LVCMOS25  |            |

+---------------------+-----------+-----------+------------+
| CI[10]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[9]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[8]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[7]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[6]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[5]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[4]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[3]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[2]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[1]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[0]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| reset               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| stop_run            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Signal n3175 was merged into signal ROM_imp/data_out_23__N_517
Signal clk_1_enable_35 was merged into signal stop_run_c
Signal clk_enable_40 was merged into signal reset_c
Signal GND_net undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal n10683 undriven or does not drive anything - clipped.
Signal count_583_add_4_19/S1 undriven or does not drive anything - clipped.
Signal count_583_add_4_19/CO undriven or does not drive anything - clipped.
Signal PC_586_add_4_1/S0 undriven or does not drive anything - clipped.
Signal PC_586_add_4_1/CI undriven or does not drive anything - clipped.
Signal count1_585_add_4_1/S0 undriven or does not drive anything - clipped.
Signal count1_585_add_4_1/CI undriven or does not drive anything - clipped.
Signal PC_586_add_4_9/S1 undriven or does not drive anything - clipped.
Signal PC_586_add_4_9/CO undriven or does not drive anything - clipped.
Signal count_583_add_4_1/S0 undriven or does not drive anything - clipped.
Signal count_583_add_4_1/CI undriven or does not drive anything - clipped.
Signal count1_585_add_4_23/S1 undriven or does not drive anything - clipped.
Signal count1_585_add_4_23/CO undriven or does not drive anything - clipped.
Block ROM_imp/i1585_1_lut was optimized away.
Block stop_run_I_0_1_lut_rep_209 was optimized away.
Block i269_1_lut_rep_208 was optimized away.
Block i1 was optimized away.
Block i2 was optimized away.
Block m0_lut was optimized away.




<A name="mrp_mem"></A><B><U><big>Memory Usage</big></U></B>

/ROM_imp:
    EBRs: 2
    RAM SLICEs: 0
    Logic SLICEs: 0
    PFU Registers: 0
    -Contains EBR mux_226:  TYPE= PDPW8KC,  Width= 6,  Depth_R= 256,  REGMODE=
         NOREG,  RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  GSR= DISABLED
    -Contains EBR mux_225:  TYPE= PDPW8KC,  Width= 18,  Depth_R= 256,  REGMODE=
         NOREG,  RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  GSR= DISABLED

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                OSCinst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     clk
  OSC Nominal Frequency (MHz):                      26.60



<A name="mrp_asic"></A><B><U><big>ASIC Components</big></U></B>
---------------

Instance Name: OSCinst0
         Type: OSCH
Instance Name: ROM_imp/mux_226
         Type: PDPW8KC
Instance Name: ROM_imp/mux_225
         Type: PDPW8KC



<A name="mrp_gsr"></A><B><U><big>GSR Usage</big></U></B>
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'reset_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property
-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'reset_c' via the GSR component.

     Type and number of components of the type: 
   Register = 68 
   PDPW8KC = 2


     Type and instance name of component: 
   Register : Rdisplay__i0
   Register : count1_585__i15
   Register : instruction__i0
   Register : sel_i0_i1
   Register : count1_585__i16
   Register : count1_585__i14
   Register : count1_585__i17
   Register : count_583__i14
   Register : count_583__i13
   Register : count_583__i12
   Register : count_583__i11
   Register : count_583__i10
   Register : count_583__i9
   Register : count_583__i8
   Register : count_583__i7
   Register : count_583__i6
   Register : count_583__i5
   Register : count_583__i4
   Register : count_583__i3
   Register : count_583__i2
   Register : count_583__i1
   Register : count1_585__i18
   Register : count1_585__i19
   Register : count1_585__i20
   Register : count1_585__i21
   Register : count1_585__i0
   Register : count1_585__i1
   Register : display_i0_i1
   Register : count1_585__i2
   Register : count1_585__i3
   Register : sel_i0_i4
   Register : sel_i0_i3
   Register : sel_i0_i2
   Register : instruction__i2
   Register : instruction__i1
   Register : Rdisplay__i13
   Register : Rdisplay__i12
   Register : Rdisplay__i11
   Register : Rdisplay__i10
   Register : Rdisplay__i9
   Register : Rdisplay__i8
   Register : Rdisplay__i7
   Register : Rdisplay__i6
   Register : Rdisplay__i5
   Register : Rdisplay__i4
   Register : Rdisplay__i3
   Register : Rdisplay__i2
   Register : Rdisplay__i1
   Register : count1_585__i4
   Register : count1_585__i5
   Register : count_583__i0
   Register : count1_585__i6
   Register : count1_585__i7
   Register : count1_585__i8

   Register : count1_585__i9
   Register : count1_585__i10
   Register : count1_585__i11
   Register : count1_585__i12
   Register : count1_585__i13
   Register : display_i0_i2
   Register : count_583__i17
   Register : count_583__i16
   Register : display_i0_i3
   Register : display_i0_i4
   Register : display_i0_i5
   Register : display_i0_i6
   Register : display_i0_i7
   Register : count_583__i15
   PDPW8KC : ROM_imp/mux_226
   PDPW8KC : ROM_imp/mux_225

     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

     These components have the GSR property set to ENABLED and the local reset
     is synchronous. The components will respond to the synchronous local reset
     and to the unrelated asynchronous reset signal 'reset_c' via the GSR
     component.

     Type and number of components of the type: 
   Register = 20 

     Type and instance name of component: 
   Register : millar/DISPLAY_i0
   Register : millar/DISPLAY_i2
   Register : millar/DISPLAY_i1
   Register : millar/DISPLAY_i3
   Register : millar/DISPLAY_i5
   Register : centenas/DISPLAY_i0
   Register : centenas/DISPLAY_i2
   Register : centenas/DISPLAY_i1
   Register : centenas/DISPLAY_i3
   Register : centenas/DISPLAY_i5
   Register : unidades/DISPLAY_i0
   Register : unidades/DISPLAY_i2
   Register : unidades/DISPLAY_i1
   Register : unidades/DISPLAY_i3
   Register : unidades/DISPLAY_i5
   Register : decenas/DISPLAY_i0
   Register : decenas/DISPLAY_i2
   Register : decenas/DISPLAY_i1
   Register : decenas/DISPLAY_i3
   Register : decenas/DISPLAY_i5



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 61 MB

        


























































Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
