#include "sim/init.hh"

namespace {

const uint8_t data_m5_objects_DMA_Controller[] = {
    120,156,181,82,77,111,212,48,16,29,103,179,105,187,20,182,
    226,7,112,142,144,104,196,161,136,3,66,208,174,224,84,62,
    118,123,128,92,34,111,50,219,164,178,227,212,118,164,230,92,
    254,55,204,56,221,46,123,225,134,19,63,205,27,219,51,111,
    198,46,225,97,76,104,126,160,233,22,4,21,253,2,20,192,
    21,91,17,40,1,58,130,60,2,193,124,2,106,2,58,134,
    60,38,30,3,198,176,17,80,77,225,23,192,61,192,207,124,
    10,85,2,171,244,128,2,53,191,105,164,130,44,207,240,114,
    52,143,8,86,141,254,186,190,193,210,143,174,103,4,203,126,
    61,92,152,214,91,163,20,218,224,90,92,126,44,118,174,242,
    111,177,231,44,118,77,128,0,185,96,201,164,143,84,231,19,
    86,116,51,101,221,247,68,147,64,15,88,54,123,168,140,195,
    224,57,218,110,152,237,211,39,251,244,24,150,171,52,102,117,
    156,212,189,32,208,168,179,206,26,111,74,163,178,125,133,167,
    117,237,89,96,147,16,164,79,185,178,67,130,162,104,165,198,
    162,240,179,64,180,169,122,197,148,227,250,161,195,224,47,239,
    238,138,26,101,69,165,79,137,126,147,86,106,127,60,54,97,
    133,183,61,182,37,45,113,204,74,203,194,61,122,56,213,197,
    80,42,116,126,78,166,229,5,231,11,37,61,173,15,225,192,
    37,58,39,175,241,188,223,108,232,192,184,203,117,166,117,248,
    201,26,189,104,108,200,243,112,242,202,176,131,187,175,101,91,
    73,111,236,240,189,199,30,83,46,108,7,238,51,65,86,27,
    141,153,149,101,221,84,217,194,148,189,198,214,187,236,26,245,
    217,43,124,157,173,251,70,85,217,143,183,111,178,127,245,172,
    27,66,111,185,104,199,105,19,193,223,92,60,167,57,23,95,
    210,100,251,102,244,217,105,199,93,113,65,46,177,199,71,180,
    12,143,136,187,184,139,187,140,182,183,246,31,149,135,235,125,
    55,94,232,123,22,225,88,237,76,156,136,147,232,15,93,154,
    197,130,
};

EmbeddedPython embedded_m5_objects_DMA_Controller(
    "m5/objects/DMA_Controller.py",
    "/home/rachid/Documents/gem5-e1/build/X86/mem/protocol/DMA_Controller.py",
    "m5.objects.DMA_Controller",
    data_m5_objects_DMA_Controller,
    450,
    860);

} // anonymous namespace
