# Generated by Yosys 0.7+543 (git sha1 2b00c1db, clang 3.8.1-24+rpi1 -fPIC -Os)

.model catboard
.inputs clock uart_rx
.outputs led[0] led[1] led[2] led[3] uart_tx
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$9589$n544 I1=glbl_timer_ticks0_seccnt[0] I2=$false I3=$false O=$abc$9589$n7
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9589$n545 I1=glbl_timer_ticks0_seccnt[2] I2=glbl_timer_ticks0_seccnt[5] I3=$false O=$abc$9589$n544
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$9589$n546_1 I1=glbl_timer_ticks0_seccnt[7] I2=glbl_timer_ticks0_seccnt[8] I3=glbl_timer_ticks0_seccnt[9] O=$abc$9589$n545
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=glbl_timer_ticks0_seccnt[3] I1=glbl_timer_ticks0_seccnt[4] I2=glbl_timer_ticks0_seccnt[1] I3=glbl_timer_ticks0_seccnt[6] O=$abc$9589$n546_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$9589$n548 I1=glbl_timer_ticks0_mscnt[0] I2=glbl_timer_ticks0_mscnt[16] I3=$false O=$abc$9589$n9
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$9589$n549 I1=$abc$9589$n551 I2=$abc$9589$n552 I3=$false O=$abc$9589$n548
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$9589$n550_1 I1=glbl_timer_ticks0_mscnt[9] I2=glbl_timer_ticks0_mscnt[10] I3=glbl_timer_ticks0_mscnt[15] O=$abc$9589$n549
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=glbl_timer_ticks0_mscnt[2] I1=glbl_timer_ticks0_mscnt[3] I2=glbl_timer_ticks0_mscnt[4] I3=glbl_timer_ticks0_mscnt[7] O=$abc$9589$n550_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=glbl_timer_ticks0_mscnt[12] I1=glbl_timer_ticks0_mscnt[13] I2=glbl_timer_ticks0_mscnt[14] I3=glbl_timer_ticks0_mscnt[1] O=$abc$9589$n551
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=glbl_timer_ticks0_mscnt[5] I1=glbl_timer_ticks0_mscnt[6] I2=glbl_timer_ticks0_mscnt[8] I3=glbl_timer_ticks0_mscnt[11] O=$abc$9589$n552
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=uartlite0_syncro0_staps[2] I1=uartlite0_uartrx0_midbit I2=uartlite0_uartrx0_state[0] I3=uartlite0_uartrx0_state[3] O=$abc$9589$n12
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=memmap_done I1=command_bridge0_state[9] I2=$abc$9589$n487 I3=$false O=$abc$9589$n101
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$9589$n556 I1=command_bridge0_state[3] I2=$false I3=$false O=$abc$9589$n487
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=command_bridge0_packet[1][0] I1=$abc$9589$n558 I2=command_bridge0_packet[1][1] I3=$abc$9589$n557 O=$abc$9589$n556
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=command_bridge0_packet[1][4] I1=command_bridge0_packet[1][5] I2=command_bridge0_packet[1][6] I3=command_bridge0_packet[1][7] O=$abc$9589$n557
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=command_bridge0_packet[1][2] I1=command_bridge0_packet[1][3] I2=$false I3=$false O=$abc$9589$n558
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=command_bridge0_state[5] I1=memmap_done I2=$false I3=$false O=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7] I1=command_bridge0_state[1] I2=$false I3=$false O=$abc$9589$n104
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=command_bridge0_state[9] I1=command_bridge0_state[2] I2=memmap_done I3=$false O=$abc$9589$n107
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$9589$n563 I1=$abc$9589$n565 I2=$abc$9589$n566 I3=$abc$9589$n1129 O=$0\uartlite0_baudce16[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=uartlite0_uartbaud0_cnt[10] I1=uartlite0_uartbaud0_cnt[14] I2=$abc$9589$n564_1 I3=uartlite0_uartbaud0_cnt[9] O=$abc$9589$n563
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=uartlite0_uartbaud0_cnt[11] I1=uartlite0_uartbaud0_cnt[12] I2=uartlite0_uartbaud0_cnt[13] I3=uartlite0_uartbaud0_cnt[7] O=$abc$9589$n564_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=uartlite0_uartbaud0_cnt[1] I1=uartlite0_uartbaud0_cnt[2] I2=uartlite0_uartbaud0_cnt[5] I3=uartlite0_uartbaud0_cnt[3] O=$abc$9589$n565
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=uartlite0_uartbaud0_cnt[4] I1=uartlite0_uartbaud0_cnt[6] I2=uartlite0_uartbaud0_cnt[0] I3=uartlite0_uartbaud0_cnt[8] O=$abc$9589$n566
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$9589$n568 I1=$abc$9589$n569 I2=$false I3=$false O=uartlite0_fifobus_read_data[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=uartlite0_fifo_fast1_mem[2][5] I1=uartlite0_fifo_fast1_mem[3][5] I2=uartlite0_fifo_fast1_addr[0] I3=uartlite0_fifo_fast1_addr[1] O=$abc$9589$n568
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=uartlite0_fifo_fast1_mem[0][5] I1=uartlite0_fifo_fast1_mem[1][5] I2=uartlite0_fifo_fast1_addr[1] I3=uartlite0_fifo_fast1_addr[0] O=$abc$9589$n569
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$9589$n571_1 I1=$abc$9589$n572_1 I2=$false I3=$false O=uartlite0_fifobus_read_data[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=uartlite0_fifo_fast1_mem[2][0] I1=uartlite0_fifo_fast1_mem[3][0] I2=uartlite0_fifo_fast1_addr[0] I3=uartlite0_fifo_fast1_addr[1] O=$abc$9589$n571_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=uartlite0_fifo_fast1_mem[0][0] I1=uartlite0_fifo_fast1_mem[1][0] I2=uartlite0_fifo_fast1_addr[1] I3=uartlite0_fifo_fast1_addr[0] O=$abc$9589$n572_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$9589$n574_1 I1=$abc$9589$n575 I2=$false I3=$false O=uartlite0_fifobus_read_data[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=uartlite0_fifo_fast1_mem[2][2] I1=uartlite0_fifo_fast1_mem[3][2] I2=uartlite0_fifo_fast1_addr[0] I3=uartlite0_fifo_fast1_addr[1] O=$abc$9589$n574_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=uartlite0_fifo_fast1_mem[0][2] I1=uartlite0_fifo_fast1_mem[1][2] I2=uartlite0_fifo_fast1_addr[1] I3=uartlite0_fifo_fast1_addr[0] O=$abc$9589$n575
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$9589$n577 I1=$abc$9589$n578 I2=$false I3=$false O=uartlite0_fifobus_read_data[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=uartlite0_fifo_fast1_mem[2][4] I1=uartlite0_fifo_fast1_mem[3][4] I2=uartlite0_fifo_fast1_addr[0] I3=uartlite0_fifo_fast1_addr[1] O=$abc$9589$n577
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=uartlite0_fifo_fast1_mem[0][4] I1=uartlite0_fifo_fast1_mem[1][4] I2=uartlite0_fifo_fast1_addr[1] I3=uartlite0_fifo_fast1_addr[0] O=$abc$9589$n578
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=uartlite0_uarttx0_state[2] I1=$abc$9589$n580 I2=uartlite0_uarttx0_state[4] I3=uartlite0_baudce O=$abc$9589$n150
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=uartlite0_uarttx0_bitcnt[0] I1=uartlite0_uarttx0_bitcnt[1] I2=uartlite0_uarttx0_bitcnt[2] I3=uartlite0_uarttx0_bitcnt[3] O=$abc$9589$n580
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$9589$n582_1 I1=uartlite0_uartrx0_state[2] I2=uartlite0_uartrx0_state[1] I3=uartlite0_uartrx0_midbit O=$abc$9589$n241
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=uartlite0_uartrx0_bitcnt[2] I1=uartlite0_uartrx0_bitcnt[0] I2=uartlite0_uartrx0_bitcnt[1] I3=uartlite0_uartrx0_bitcnt[3] O=$abc$9589$n582_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=uartlite0_baudce I1=uartlite0_uarttx0_state[3] I2=$abc$9589$n514 I3=$false O=$abc$9589$n247
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$9589$n512 I1=uartlite0_uarttx0_state[0] I2=$false I3=$false O=$abc$9589$n514
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=uartlite0_uarttx0_fbustx_empty I1=uartlite0_baudce I2=$false I3=$false O=$abc$9589$n512
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9589$n253 I1=uartlite0_baudce I2=$abc$9589$n587_1 I3=$false O=$abc$9589$n250
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$9589$n580 I1=uartlite0_uarttx0_state[2] I2=$false I3=$false O=$abc$9589$n587_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=uartlite0_uarttx0_state[3] I1=uartlite0_uarttx0_state[2] I2=$false I3=$false O=$abc$9589$n253
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$9589$n590 I1=$abc$9589$n591_1 I2=$false I3=$false O=$abc$9589$n258
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$9589$n582_1 I1=uartlite0_uartrx0_midbit I2=uartlite0_uartrx0_state[2] I3=$false O=$abc$9589$n590
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=uartlite0_syncro0_staps[2] I1=uartlite0_uartrx0_state[0] I2=uartlite0_uartrx0_state[2] I3=uartlite0_uartrx0_midbit O=$abc$9589$n591_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101111111111
.gate SB_LUT4 I0=uartlite0_uarttx0_state[1] I1=uartlite0_uarttx0_state[4] I2=uartlite0_baudce I3=$false O=$abc$9589$n261
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$9589$n594_1 I1=command_bridge0_state[3] I2=$abc$9589$n595_1 I3=$false O=$abc$9589$n266
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=command_bridge0_packet[1][1] I1=$abc$9589$n558 I2=$abc$9589$n557 I3=command_bridge0_packet[1][0] O=$abc$9589$n594_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=command_bridge0_state[2] I1=command_bridge0_state[8] I2=memmap_done I3=$false O=$abc$9589$n595_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=command_bridge0_state[8] I1=command_bridge0_state[5] I2=memmap_done I3=$false O=$abc$9589$n269
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$9589$n600 I1=uartlite0_fifobus_read_data[2] I2=uartlite0_fifobus_read_data[4] I3=$abc$9589$n611 O=$abc$9589$n599
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$9589$n601 I1=$abc$9589$n606 I2=$false I3=$false O=$abc$9589$n600
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9589$n604 I1=$abc$9589$n605 I2=$abc$9589$n602 I3=$abc$9589$n603 O=$abc$9589$n601
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=uartlite0_fifo_fast1_mem[2][1] I1=uartlite0_fifo_fast1_mem[3][1] I2=uartlite0_fifo_fast1_addr[0] I3=uartlite0_fifo_fast1_addr[1] O=$abc$9589$n602
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=uartlite0_fifo_fast1_mem[0][1] I1=uartlite0_fifo_fast1_mem[1][1] I2=uartlite0_fifo_fast1_addr[1] I3=uartlite0_fifo_fast1_addr[0] O=$abc$9589$n603
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=uartlite0_fifo_fast1_mem[2][3] I1=uartlite0_fifo_fast1_mem[3][3] I2=uartlite0_fifo_fast1_addr[0] I3=uartlite0_fifo_fast1_addr[1] O=$abc$9589$n604
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=uartlite0_fifo_fast1_mem[0][3] I1=uartlite0_fifo_fast1_mem[1][3] I2=uartlite0_fifo_fast1_addr[1] I3=uartlite0_fifo_fast1_addr[0] O=$abc$9589$n605
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$9589$n609 I1=$abc$9589$n610 I2=$abc$9589$n607 I3=$abc$9589$n608 O=$abc$9589$n606
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=uartlite0_fifo_fast1_mem[2][6] I1=uartlite0_fifo_fast1_mem[3][6] I2=uartlite0_fifo_fast1_addr[0] I3=uartlite0_fifo_fast1_addr[1] O=$abc$9589$n607
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=uartlite0_fifo_fast1_mem[0][6] I1=uartlite0_fifo_fast1_mem[1][6] I2=uartlite0_fifo_fast1_addr[1] I3=uartlite0_fifo_fast1_addr[0] O=$abc$9589$n608
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=uartlite0_fifo_fast1_mem[2][7] I1=uartlite0_fifo_fast1_mem[3][7] I2=uartlite0_fifo_fast1_addr[0] I3=uartlite0_fifo_fast1_addr[1] O=$abc$9589$n609
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=uartlite0_fifo_fast1_mem[0][7] I1=uartlite0_fifo_fast1_mem[1][7] I2=uartlite0_fifo_fast1_addr[1] I3=uartlite0_fifo_fast1_addr[0] O=$abc$9589$n610
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$9589$n568 I1=$abc$9589$n571_1 I2=$abc$9589$n569 I3=$abc$9589$n572_1 O=$abc$9589$n611
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$9589$n614_1 I1=$abc$9589$n616 I2=$abc$9589$n618_1 I3=$abc$9589$n619 O=$abc$9589$n613
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0] I1=$abc$9589$n743 I2=$abc$9589$n615_1 I3=$false O=$abc$9589$n614_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=uartlite0_fbusrx_empty I1=command_bridge0_ready I2=$false I3=$false O=$abc$9589$n615_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7] I1=$abc$9589$n757 I2=$abc$9589$n615_1 I3=$abc$9589$n617 O=$abc$9589$n616
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$9589$n751 I1=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[4] I2=uartlite0_fbusrx_empty I3=command_bridge0_ready O=$abc$9589$n617
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100110011
.gate SB_LUT4 I0=$abc$9589$n615_1 I1=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] I3=$false O=$abc$9589$n618_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000111
.gate SB_LUT4 I0=$abc$9589$n621 I1=$abc$9589$n623 I2=$abc$9589$n622_1 I3=$abc$9589$n620_1 O=$abc$9589$n619
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$9589$n755 I1=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[6] I2=uartlite0_fbusrx_empty I3=command_bridge0_ready O=$abc$9589$n620_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100110011
.gate SB_LUT4 I0=$abc$9589$n749 I1=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[3] I2=uartlite0_fbusrx_empty I3=command_bridge0_ready O=$abc$9589$n621
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100110011
.gate SB_LUT4 I0=$abc$9589$n753 I1=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[5] I2=uartlite0_fbusrx_empty I3=command_bridge0_ready O=$abc$9589$n622_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100110011
.gate SB_LUT4 I0=$abc$9589$n747 I1=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] I2=uartlite0_fbusrx_empty I3=command_bridge0_ready O=$abc$9589$n623
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100110011
.gate SB_LUT4 I0=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[3] I1=$abc$9589$n626 I2=$abc$9589$n625 I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] O=$abc$9589$n624_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[4] I1=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[5] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[6] I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7] O=$abc$9589$n625
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0] I1=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] I2=$false I3=$false O=$abc$9589$n626
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[3] I1=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] I2=$abc$9589$n628_1 I3=$false O=$abc$9589$n627
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$9589$n625 I1=$abc$9589$n629 I2=$false I3=$false O=$abc$9589$n628_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0] I1=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] I2=$false I3=$false O=$abc$9589$n629
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$9589$n611 I1=$abc$9589$n601 I2=$abc$9589$n606 I3=$abc$9589$n632 O=$abc$9589$n631
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$9589$n574_1 I1=$abc$9589$n577 I2=$abc$9589$n575 I3=$abc$9589$n578 O=$abc$9589$n632
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=command_bridge0_state[7] I1=$abc$9589$n615_1 I2=$abc$9589$n634 I3=$false O=$abc$9589$n633_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$9589$n556 I1=$abc$9589$n594_1 I2=command_bridge0_state[3] I3=$false O=$abc$9589$n634
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$9589$n615_1 I1=command_bridge0_state[6] I2=$false I3=$false O=$abc$9589$n635
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=uartlite0_uarttx0_state[1] I1=uartlite0_uarttx0_fbustx_empty I2=uartlite0_baudce I3=uartlite0_uarttx0_state[0] O=$abc$9589$n340
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111110100000
.gate SB_LUT4 I0=$abc$9589$n615_1 I1=command_bridge0_state[7] I2=$abc$9589$n638 I3=command_bridge0_state[10] O=$abc$9589$n347
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$9589$n628_1 I1=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[3] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] I3=$abc$9589$n1121 O=$abc$9589$n638
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=$abc$9589$n647_1 I1=command_bridge0_state[6] I2=$abc$9589$n645 I3=$false O=$0\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0][7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7] I1=$abc$9589$n757 I2=$abc$9589$n646 I3=command_bridge0_state[10] O=$abc$9589$n645
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=uartlite0_fbustx_full I1=$abc$9589$n638 I2=$false I3=$false O=$abc$9589$n646
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7] I1=$abc$9589$n757 I2=$abc$9589$n615_1 I3=$false O=$abc$9589$n647_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$9589$n620_1 I1=command_bridge0_state[6] I2=$abc$9589$n649_1 I3=$false O=$0\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0][6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[6] I1=$abc$9589$n755 I2=$abc$9589$n646 I3=command_bridge0_state[10] O=$abc$9589$n649_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$9589$n622_1 I1=command_bridge0_state[6] I2=$abc$9589$n651_1 I3=$false O=$0\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0][5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[5] I1=$abc$9589$n753 I2=$abc$9589$n646 I3=command_bridge0_state[10] O=$abc$9589$n651_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$9589$n617 I1=command_bridge0_state[6] I2=$abc$9589$n653 I3=$false O=$0\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0][4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[4] I1=$abc$9589$n751 I2=$abc$9589$n646 I3=command_bridge0_state[10] O=$abc$9589$n653
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$9589$n621 I1=command_bridge0_state[6] I2=$abc$9589$n655_1 I3=$false O=$0\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[3] I1=$abc$9589$n749 I2=$abc$9589$n646 I3=command_bridge0_state[10] O=$abc$9589$n655_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$9589$n623 I1=command_bridge0_state[6] I2=$abc$9589$n657_1 I3=$false O=$0\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] I1=$abc$9589$n747 I2=$abc$9589$n646 I3=command_bridge0_state[10] O=$abc$9589$n657_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$9589$n618_1 I1=command_bridge0_state[6] I2=$abc$9589$n659 I3=$false O=$0\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$9589$n646 I1=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] I3=command_bridge0_state[10] O=$abc$9589$n659
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=$abc$9589$n614_1 I1=command_bridge0_state[6] I2=$abc$9589$n661 I3=$false O=$0\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0] I1=$abc$9589$n743 I2=$abc$9589$n646 I3=command_bridge0_state[10] O=$abc$9589$n661
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=command_bridge0_state[3] I1=command_bridge0_state[0] I2=command_bridge0_state[10] I3=command_bridge0_state[6] O=$abc$9589$n419
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111110
.gate SB_LUT4 I0=$abc$9589$n615_1 I1=command_bridge0_state[7] I2=$abc$9589$n664 I3=$false O=$0\command_bridge0_ready[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$9589$n613 I1=command_bridge0_state[6] I2=command_bridge0_ready I3=command_bridge0_state[0] O=$abc$9589$n664
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=command_bridge0_state[0] I1=command_bridge0_state[6] I2=command_bridge0_state[4] I3=command_bridge0_state[7] O=$abc$9589$n428
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111110
.gate SB_LUT4 I0=command_bridge0_state[1] I1=command_bridge0_state[10] I2=$false I3=$false O=$abc$9589$n429
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=command_bridge0_state[5] I1=command_bridge0_state[8] I2=$false I3=$false O=$abc$9589$n432
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=command_bridge0_state[2] I1=command_bridge0_state[9] I2=$false I3=$false O=$abc$9589$n435
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=uartlite0_uarttx0_state[2] I1=$abc$9589$n857 I2=$abc$9589$n670_1 I3=uartlite0_baudce O=$0\uartlite0_uarttx0_bitcnt[3:0][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=uartlite0_uarttx0_state[3] I1=$abc$9589$n587_1 I2=uartlite0_uarttx0_bitcnt[3] I3=$false O=$abc$9589$n670_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$9589$n673_1 I1=$abc$9589$n855 I2=$abc$9589$n672_1 I3=uartlite0_uarttx0_bitcnt[2] O=$0\uartlite0_uarttx0_bitcnt[3:0][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=uartlite0_baudce I1=$abc$9589$n253 I2=$false I3=$false O=$abc$9589$n672_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=uartlite0_baudce I1=uartlite0_uarttx0_state[2] I2=$false I3=$false O=$abc$9589$n673_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9589$n672_1 I1=uartlite0_uarttx0_bitcnt[0] I2=$abc$9589$n673_1 I3=uartlite0_uarttx0_bitcnt[1] O=$0\uartlite0_uarttx0_bitcnt[3:0][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101011000000
.gate SB_LUT4 I0=$abc$9589$n673_1 I1=$abc$9589$n851 I2=$abc$9589$n672_1 I3=uartlite0_uarttx0_bitcnt[0] O=$0\uartlite0_uarttx0_bitcnt[3:0][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=uartlite0_baudce I1=uartlite0_tx I2=uartlite0_uarttx0_state[4] I3=$abc$9589$n677_1 O=$0\uartlite0_tx[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011101110
.gate SB_LUT4 I0=$abc$9589$n678_1 I1=$abc$9589$n681 I2=uartlite0_uarttx0_state[2] I3=$abc$9589$n672_1 O=$abc$9589$n677_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$9589$n680_1 I1=$abc$9589$n679_1 I2=uartlite0_uarttx0_bitcnt[1] I3=uartlite0_uarttx0_bitcnt[2] O=$abc$9589$n678_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=uartlite0_uarttx0_txbyte[6] I1=uartlite0_uarttx0_txbyte[7] I2=uartlite0_uarttx0_bitcnt[0] I3=$false O=$abc$9589$n679_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=uartlite0_uarttx0_txbyte[4] I1=uartlite0_uarttx0_txbyte[5] I2=uartlite0_uarttx0_bitcnt[0] I3=$false O=$abc$9589$n680_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$9589$n683_1 I1=$abc$9589$n682_1 I2=uartlite0_uarttx0_bitcnt[2] I3=uartlite0_uarttx0_bitcnt[1] O=$abc$9589$n681
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=uartlite0_uarttx0_txbyte[2] I1=uartlite0_uarttx0_txbyte[3] I2=uartlite0_uarttx0_bitcnt[0] I3=$false O=$abc$9589$n682_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=uartlite0_uarttx0_txbyte[0] I1=uartlite0_uarttx0_txbyte[1] I2=uartlite0_uarttx0_bitcnt[0] I3=$false O=$abc$9589$n683_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$9589$n253 I1=uartlite0_uarttx0_state[4] I2=$false I3=$false O=$abc$9589$n455
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=uartlite0_uartrx0_state[3] I1=uartlite0_uartrx0_state[2] I2=$false I3=$false O=$abc$9589$n457
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$9589$n687 I1=$abc$9589$n688_1 I2=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7] I3=$false O=$abc$9589$n459
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] I1=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[3] I2=$abc$9589$n635 I3=$false O=$abc$9589$n687
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0] I1=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] I2=$false I3=$false O=$abc$9589$n688_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9589$n690 I1=uartlite0_fbusrx_empty I2=uartlite0_uartrx0_fbusrx_write I3=command_bridge0_ready O=$abc$9589$n462
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100110000
.gate SB_LUT4 I0=uartlite0_fifo_fast1_addr[0] I1=uartlite0_fifo_fast1_addr[1] I2=$false I3=$false O=$abc$9589$n690
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=uartlite0_uartrx0_fbusrx_write I1=$abc$9589$n615_1 I2=$false I3=$false O=$0\uartlite0_fbusrx_empty[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9589$n687 I1=$abc$9589$n626 I2=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7] I3=$false O=$abc$9589$n472
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=uartlite0_fbustx_write I1=uartlite0_uarttx0_fbustx_read I2=$false I3=$false O=$0\uartlite0_uarttx0_fbustx_empty[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=uartlite0_fbustx_full I1=uartlite0_fifobus_write I2=$false I3=$false O=uartlite0_fbustx_write
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9589$n696 I1=uartlite0_uarttx0_fbustx_empty I2=uartlite0_fbustx_write I3=uartlite0_uarttx0_fbustx_read O=$abc$9589$n483
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010100110000
.gate SB_LUT4 I0=uartlite0_fifo_fast0_addr[0] I1=uartlite0_fifo_fast0_addr[1] I2=$false I3=$false O=$abc$9589$n696
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$9589$n687 I1=$abc$9589$n698_1 I2=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7] I3=$false O=$abc$9589$n485
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] I1=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0] I2=$false I3=$false O=$abc$9589$n698_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9589$n646 I1=command_bridge0_state[10] I2=$false I3=$false O=$0\uartlite0_fifobus_write[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9589$n690 I1=uartlite0_uartrx0_fbusrx_write I2=$abc$9589$n615_1 I3=$false O=$abc$9589$n502
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00101100
.gate SB_LUT4 I0=uartlite0_fifo_fast0_addr[0] I1=uartlite0_fifo_fast0_addr[1] I2=uartlite0_uarttx0_fbustx_read I3=uartlite0_fbustx_write O=$abc$9589$n506
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000010011110000
.gate SB_LUT4 I0=$abc$9589$n696 I1=uartlite0_fbustx_write I2=uartlite0_uarttx0_fbustx_read I3=$false O=$abc$9589$n510
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00101100
.gate SB_LUT4 I0=uartlite0_syncro0_staps[2] I1=uartlite0_uartrx0_rxd I2=uartlite0_uartrx0_state[0] I3=$false O=$0\uartlite0_uartrx0_rxinprog[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=uartlite0_uartrx0_state[3] I1=uartlite0_uartrx0_rxinprog I2=$0\uartlite0_uartrx0_rxinprog[0:0] I3=$false O=$abc$9589$n517
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=uartlite0_uartrx0_state[3] I1=uartlite0_uartrx0_rxinprog I2=uartlite0_baudce16 I3=$0\uartlite0_uartrx0_rxinprog[0:0] O=$abc$9589$n522
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=$0\uartlite0_uartrx0_rxinprog[0:0] I1=$abc$9589$n707_1 I2=$false I3=$false O=$abc$9589$n528
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=uartlite0_uartrx0_rxinprog I1=uartlite0_uartrx0_state[3] I2=uartlite0_uartrx0_mcnt[0] I3=uartlite0_baudce16 O=$abc$9589$n707_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=uartlite0_uartrx0_bitcnt[0] I1=uartlite0_uartrx0_bitcnt[1] I2=$abc$9589$n709_1 I3=$false O=$abc$9589$n534
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=uartlite0_uartrx0_bitcnt[2] I1=uartlite0_uartrx0_bitcnt[3] I2=uartlite0_uartrx0_midbit I3=uartlite0_uartrx0_state[2] O=$abc$9589$n709_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=uartlite0_uartrx0_bitcnt[1] I1=uartlite0_uartrx0_bitcnt[0] I2=$abc$9589$n709_1 I3=$false O=$abc$9589$n538
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=uartlite0_uartrx0_bitcnt[0] I1=$abc$9589$n709_1 I2=uartlite0_uartrx0_bitcnt[1] I3=$false O=$abc$9589$n542
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$9589$n709_1 I1=uartlite0_uartrx0_bitcnt[0] I2=uartlite0_uartrx0_bitcnt[1] I3=$false O=$abc$9589$n546
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=uartlite0_uartrx0_bitcnt[0] I1=uartlite0_uartrx0_bitcnt[1] I2=$abc$9589$n714 I3=$false O=$abc$9589$n550
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=uartlite0_uartrx0_bitcnt[3] I1=uartlite0_uartrx0_bitcnt[2] I2=uartlite0_uartrx0_midbit I3=uartlite0_uartrx0_state[2] O=$abc$9589$n714
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=uartlite0_uartrx0_bitcnt[1] I1=uartlite0_uartrx0_bitcnt[0] I2=$abc$9589$n714 I3=$false O=$abc$9589$n554
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=uartlite0_uartrx0_bitcnt[0] I1=$abc$9589$n714 I2=uartlite0_uartrx0_bitcnt[1] I3=$false O=$abc$9589$n560
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$9589$n714 I1=uartlite0_uartrx0_bitcnt[0] I2=uartlite0_uartrx0_bitcnt[1] I3=$false O=$abc$9589$n564
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=uartlite0_uartrx0_state[1] I1=uartlite0_uartrx0_midbit I2=$false I3=$false O=$0\uartlite0_uartrx0_fbusrx_write[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=uartlite0_uartbaud0_cnt[0] I1=$0\uartlite0_baudce16[0:0] I2=$false I3=$false O=$abc$9589$n571
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\uartlite0_baudce16[0:0] I1=uartlite0_uartbaud0_cnt[5] I2=$false I3=$false O=$abc$9589$n573
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=uartlite0_baudce16 I1=uartlite0_uartbaud0_cnt16[0] I2=$false I3=$false O=$abc$9589$n576
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=glbl_timer_ticks0_seccnt[0] I1=glbl_timer_ticks0_timer_counter0_overflow I2=$false I3=$false O=$abc$9589$n582
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=glbl_timer_ticks0_mscnt[0] I1=$abc$9589$n548 I2=glbl_timer_ticks0_mscnt[16] I3=$false O=$0\glbl_timer_ticks0_timer_counter0_overflow[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=uartlite0_uartbaud0_cnt16[0] I1=uartlite0_uartbaud0_cnt16[1] I2=uartlite0_uartbaud0_cnt16[2] I3=uartlite0_uartbaud0_cnt16[3] O=$abc$9589$n614
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=memmap_write I1=memmap_read I2=$false I3=$false O=$0\memmap_done[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=glbl_timer_ticks0_seccnt[0] I1=$abc$9589$n544 I2=glbl_timer_ticks0_timer_counter0_overflow I3=$false O=$0\glbl_tick_sec[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$9589$n728 I1=uartlite0_baudce16 I2=uartlite0_uartrx0_mcnt[0] I3=$false O=$0\uartlite0_uartrx0_midbit[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=uartlite0_uartrx0_mcnt[3] I1=uartlite0_uartrx0_rxinprog I2=uartlite0_uartrx0_mcnt[1] I3=uartlite0_uartrx0_mcnt[2] O=$abc$9589$n728
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$9589$n730 I1=memmap_write I2=$false I3=$false O=$abc$9589$n658
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9589$n731_1 I1=$abc$9589$n736 I2=$abc$9589$n737_1 I3=$abc$9589$n738 O=$abc$9589$n730
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$9589$n732 I1=$abc$9589$n733_1 I2=$abc$9589$n734 I3=$abc$9589$n735_1 O=$abc$9589$n731_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=memmap_mem_addr[4] I1=memmap_mem_addr[6] I2=memmap_mem_addr[7] I3=memmap_mem_addr[8] O=$abc$9589$n732
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=memmap_mem_addr[0] I1=memmap_mem_addr[1] I2=memmap_mem_addr[2] I3=memmap_mem_addr[3] O=$abc$9589$n733_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=memmap_mem_addr[13] I1=memmap_mem_addr[14] I2=memmap_mem_addr[15] I3=memmap_mem_addr[16] O=$abc$9589$n734
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=memmap_mem_addr[9] I1=memmap_mem_addr[10] I2=memmap_mem_addr[11] I3=memmap_mem_addr[12] O=$abc$9589$n735_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=memmap_mem_addr[25] I1=memmap_mem_addr[26] I2=memmap_mem_addr[27] I3=memmap_mem_addr[5] O=$abc$9589$n736
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=memmap_mem_addr[21] I1=memmap_mem_addr[22] I2=memmap_mem_addr[23] I3=memmap_mem_addr[24] O=$abc$9589$n737_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=memmap_mem_addr[17] I1=memmap_mem_addr[18] I2=memmap_mem_addr[19] I3=memmap_mem_addr[20] O=$abc$9589$n738
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7] I1=uartlite0_fifobus_read_data[0] I2=$false I3=$false O=$abc$9589$n667
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9589$n602 I1=$abc$9589$n603 I2=$false I3=$false O=uartlite0_fifobus_read_data[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7] I1=uartlite0_fifobus_read_data[1] I2=$false I3=$false O=$abc$9589$n669
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7] I1=uartlite0_fifobus_read_data[2] I2=$false I3=$false O=$abc$9589$n670
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9589$n604 I1=$abc$9589$n605 I2=$false I3=$false O=uartlite0_fifobus_read_data[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7] I1=uartlite0_fifobus_read_data[3] I2=$false I3=$false O=$abc$9589$n672
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7] I1=uartlite0_fifobus_read_data[4] I2=$false I3=$false O=$abc$9589$n673
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7] I1=uartlite0_fifobus_read_data[5] I2=$false I3=$false O=$abc$9589$n674
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9589$n607 I1=$abc$9589$n608 I2=$false I3=$false O=uartlite0_fifobus_read_data[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7] I1=uartlite0_fifobus_read_data[6] I2=$false I3=$false O=$abc$9589$n676
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9589$n609 I1=$abc$9589$n610 I2=$false I3=$false O=uartlite0_fifobus_read_data[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7] I1=uartlite0_fifobus_read_data[7] I2=$false I3=$false O=$abc$9589$n678
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=ledreg[0] I1=$abc$9589$n776_1 I2=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7] I3=$abc$9589$n667 O=$abc$9589$n825
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=$abc$9589$n730 I1=memmap_read I2=$false I3=$false O=$abc$9589$n776_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=ledreg[1] I1=$abc$9589$n776_1 I2=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7] I3=$abc$9589$n669 O=$abc$9589$n826
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=ledreg[2] I1=$abc$9589$n776_1 I2=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7] I3=$abc$9589$n670 O=$abc$9589$n827
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=ledreg[3] I1=$abc$9589$n776_1 I2=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7] I3=$abc$9589$n672 O=$abc$9589$n828
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=ledreg[4] I1=$abc$9589$n776_1 I2=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7] I3=$abc$9589$n673 O=$abc$9589$n829
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=ledreg[5] I1=$abc$9589$n776_1 I2=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7] I3=$abc$9589$n674 O=$abc$9589$n830
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=ledreg[6] I1=$abc$9589$n776_1 I2=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7] I3=$abc$9589$n676 O=$abc$9589$n831
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=ledreg[7] I1=$abc$9589$n776_1 I2=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7] I3=$abc$9589$n678 O=$abc$9589$n832
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=$0\uartlite0_fbusrx_empty[0:0] I1=uartlite0_fifo_fast1_addr[0] I2=uartlite0_fifo_fast1_addr[1] I3=$false O=$0\uartlite0_fifo_fast1_addr[1:0][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010110
.gate SB_LUT4 I0=$0\uartlite0_uarttx0_fbustx_empty[0:0] I1=uartlite0_fifo_fast0_addr[0] I2=uartlite0_fifo_fast0_addr[1] I3=$false O=$0\uartlite0_fifo_fast0_addr[1:0][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010110
.gate SB_LUT4 I0=command_bridge0_packet[10][0] I1=command_bridge0_packet[9][0] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0] I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] O=$abc$9589$n794_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=command_bridge0_packet[8][0] I1=command_bridge0_packet[11][0] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0] I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] O=$abc$9589$n795
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=command_bridge0_packet[10][1] I1=command_bridge0_packet[9][1] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0] I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] O=$abc$9589$n804
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=command_bridge0_packet[8][1] I1=command_bridge0_packet[11][1] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0] I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] O=$abc$9589$n805_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=command_bridge0_packet[10][2] I1=command_bridge0_packet[9][2] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0] I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] O=$abc$9589$n814_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=command_bridge0_packet[8][2] I1=command_bridge0_packet[11][2] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0] I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] O=$abc$9589$n815_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=command_bridge0_packet[10][3] I1=command_bridge0_packet[9][3] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0] I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] O=$abc$9589$n824_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=command_bridge0_packet[8][3] I1=command_bridge0_packet[11][3] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0] I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] O=$abc$9589$n825_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=command_bridge0_packet[10][4] I1=command_bridge0_packet[9][4] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0] I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] O=$abc$9589$n834
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=command_bridge0_packet[8][4] I1=command_bridge0_packet[11][4] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0] I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] O=$abc$9589$n835
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=command_bridge0_packet[10][5] I1=command_bridge0_packet[9][5] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0] I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] O=$abc$9589$n844_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=command_bridge0_packet[8][5] I1=command_bridge0_packet[11][5] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0] I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] O=$abc$9589$n845_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=command_bridge0_packet[10][6] I1=command_bridge0_packet[9][6] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0] I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] O=$abc$9589$n854
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=command_bridge0_packet[8][6] I1=command_bridge0_packet[11][6] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0] I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] O=$abc$9589$n855_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=command_bridge0_packet[10][7] I1=command_bridge0_packet[9][7] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0] I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] O=$abc$9589$n864
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100111111
.gate SB_LUT4 I0=command_bridge0_packet[8][7] I1=command_bridge0_packet[11][7] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0] I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] O=$abc$9589$n865
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111111110101
.gate SB_LUT4 I0=$abc$9589$n1057 I1=$abc$9589$n1058 I2=$0\uartlite0_baudce16[0:0] I3=$false O=$0\uartlite0_uartbaud0_cnt[14:0][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=uartlite0_uartbaud0_cnt[5] I1=$abc$9589$n1061 I2=$0\uartlite0_baudce16[0:0] I3=$false O=$0\uartlite0_uartbaud0_cnt[14:0][5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=uartlite0_uartbaud0_cnt[6] I1=$abc$9589$n1064 I2=$0\uartlite0_baudce16[0:0] I3=$false O=$0\uartlite0_uartbaud0_cnt[14:0][6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$9589$n1066 I1=$abc$9589$n1067 I2=$0\uartlite0_baudce16[0:0] I3=$false O=$0\uartlite0_uartbaud0_cnt[14:0][7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$9589$n1069 I1=$abc$9589$n1070 I2=$0\uartlite0_baudce16[0:0] I3=$false O=$0\uartlite0_uartbaud0_cnt[14:0][8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$9589$n1072 I1=$abc$9589$n1073 I2=$0\uartlite0_baudce16[0:0] I3=$false O=$0\uartlite0_uartbaud0_cnt[14:0][9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$9589$n1075 I1=$abc$9589$n1076 I2=$0\uartlite0_baudce16[0:0] I3=$false O=$0\uartlite0_uartbaud0_cnt[14:0][10]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$9589$n1078 I1=$abc$9589$n1079 I2=$0\uartlite0_baudce16[0:0] I3=$false O=$0\uartlite0_uartbaud0_cnt[14:0][11]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$9589$n1081 I1=$abc$9589$n1082 I2=$0\uartlite0_baudce16[0:0] I3=$false O=$0\uartlite0_uartbaud0_cnt[14:0][12]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$9589$n1084 I1=$abc$9589$n1085 I2=$0\uartlite0_baudce16[0:0] I3=$false O=$0\uartlite0_uartbaud0_cnt[14:0][13]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$9589$n1087 I1=$abc$9589$n1088 I2=$0\uartlite0_baudce16[0:0] I3=$false O=$0\uartlite0_uartbaud0_cnt[14:0][14]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$9589$n638 I1=command_bridge0_state[10] I2=$false I3=$false O=$abc$9589$n1169
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$9589$n613 I1=command_bridge0_state[6] I2=$false I3=$false O=$abc$9589$n1171
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=ledreg[0] I1=tone[0] I2=$false I3=$false O=$0\led[3:0][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=ledreg[1] I1=tone[1] I2=$false I3=$false O=$0\led[3:0][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=ledreg[2] I1=tone[2] I2=$false I3=$false O=$0\led[3:0][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=ledreg[3] I1=tone[3] I2=$false I3=$false O=$0\led[3:0][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$9589$n687 I1=$abc$9589$n629 I2=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7] I3=$false O=$abc$9589$n1188
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[3] I1=$abc$9589$n626 I2=$abc$9589$n885 I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] O=$abc$9589$n1191
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7] I1=$abc$9589$n635 I2=$false I3=$false O=$abc$9589$n885
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[3] I1=$abc$9589$n688_1 I2=$abc$9589$n885 I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] O=$abc$9589$n1194
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[3] I1=$abc$9589$n698_1 I2=$abc$9589$n885 I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] O=$abc$9589$n1196
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[3] I1=$abc$9589$n629 I2=$abc$9589$n885 I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] O=$abc$9589$n1199
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[3] I1=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] I2=$abc$9589$n885 I3=$abc$9589$n626 O=$abc$9589$n1201
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[3] I1=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] I2=$abc$9589$n885 I3=$abc$9589$n688_1 O=$abc$9589$n1204
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[3] I1=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] I2=$abc$9589$n885 I3=$abc$9589$n698_1 O=$abc$9589$n1206
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[3] I1=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] I2=$abc$9589$n885 I3=$abc$9589$n629 O=$abc$9589$n1208
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=memmap_done I1=memmap_read I2=command_bridge0_state[8] I3=$false O=$0\memmap_read[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=memmap_done I1=memmap_write I2=command_bridge0_state[9] I3=$false O=$0\memmap_write[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=uartlite0_uartrx0_bitcnt[0] I1=$abc$9589$n1024 I2=uartlite0_uartrx0_midbit I3=uartlite0_uartrx0_state[2] O=$0\uartlite0_uartrx0_bitcnt[3:0][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=uartlite0_uartrx0_midbit I1=uartlite0_uartrx0_bitcnt[0] I2=uartlite0_uartrx0_bitcnt[1] I3=uartlite0_uartrx0_state[2] O=$0\uartlite0_uartrx0_bitcnt[3:0][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=uartlite0_uartrx0_bitcnt[2] I1=$abc$9589$n1028 I2=uartlite0_uartrx0_midbit I3=uartlite0_uartrx0_state[2] O=$0\uartlite0_uartrx0_bitcnt[3:0][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$9589$n590 I1=uartlite0_uartrx0_bitcnt[3] I2=$abc$9589$n899_1 I3=$false O=$0\uartlite0_uartrx0_bitcnt[3:0][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=uartlite0_uartrx0_midbit I1=uartlite0_uartrx0_state[2] I2=$abc$9589$n1030 I3=$false O=$abc$9589$n899_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=uartlite0_uarttx0_state[0] I1=$false I2=$false I3=$false O=$abc$9589$n1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uartlite0_uartrx0_state[1] I1=$false I2=$false I3=$false O=$abc$9589$n3
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uartlite0_baudce16 I1=$false I2=$false I3=$false O=$abc$9589$n5
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7] I1=$false I2=$false I3=$false O=$abc$9589$n221
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[6] I1=$false I2=$false I3=$false O=$abc$9589$n222
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[5] I1=$false I2=$false I3=$false O=$abc$9589$n224
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[4] I1=$false I2=$false I3=$false O=$abc$9589$n225
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] I1=$false I2=$false I3=$false O=$abc$9589$n230
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0] I1=$false I2=$false I3=$false O=$abc$9589$n231
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uartlite0_uartbaud0_cnt[14] I1=$false I2=$false I3=$false O=$abc$9589$n310
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uartlite0_uartbaud0_cnt[10] I1=$false I2=$false I3=$false O=$abc$9589$n316
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uartlite0_uartbaud0_cnt[4] I1=$false I2=$false I3=$false O=$abc$9589$n325
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uartlite0_uartbaud0_cnt[2] I1=$false I2=$false I3=$false O=$abc$9589$n328
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uartlite0_uartbaud0_cnt[1] I1=$false I2=$false I3=$false O=$0\uartlite0_uartbaud0_cnt[14:0][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\uartlite0_uarttx0_fbustx_empty[0:0] I1=$false I2=$false I3=$false O=$0\uartlite0_fbustx_full[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uartlite0_uartbaud0_cnt[5] I1=$false I2=$false I3=$false O=$abc$9589$n1060
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uartlite0_uartbaud0_cnt[6] I1=$false I2=$false I3=$false O=$abc$9589$n1063
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=glbl_timer_ticks0_mscnt[1] I1=$false I2=$false I3=$false O=$abc$9589$n1105
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=glbl_timer_ticks0_seccnt[1] I1=$false I2=$false I3=$false O=$abc$9589$n1107
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uartlite0_uartbaud0_cnt16[1] I1=$false I2=$false I3=$false O=$0\uartlite0_uartbaud0_cnt16[3:0][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uartlite0_uartrx0_mcnt[1] I1=$false I2=$false I3=$false O=$abc$9589$n1111
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uartlite0_uartbaud0_cnt[3] I1=$false I2=$false I3=$false O=$abc$9589$n1116
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=tone[0] I1=$false I2=$false I3=$false O=$0\tone[7:0][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uartlite0_uartbaud0_cnt[8] I1=$false I2=$false I3=$false O=$abc$9589$n1138
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uartlite0_uartbaud0_cnt[11] I1=$false I2=$false I3=$false O=$abc$9589$n1140
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uartlite0_uartbaud0_cnt[12] I1=$false I2=$false I3=$false O=$abc$9589$n1142
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uartlite0_uartbaud0_cnt[13] I1=$false I2=$false I3=$false O=$abc$9589$n1144
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] I1=$false I2=$false I3=$false O=$abc$9589$n1145
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[3] I1=$false I2=$false I3=$false O=$abc$9589$n1146
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uartlite0_uartbaud0_cnt[7] I1=$false I2=$false I3=$false O=$abc$9589$n1148
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uartlite0_uartbaud0_cnt[9] I1=$false I2=$false I3=$false O=$abc$9589$n1150
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uartlite0_fifo_fast1_addr[0] I1=$false I2=$false I3=$false O=$0\uartlite0_fifo_fast1_addr[1:0][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uartlite0_fifo_fast0_addr[0] I1=$false I2=$false I3=$false O=$0\uartlite0_fifo_fast0_addr[1:0][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$9589$n631 I1=$abc$9589$n624_1 I2=$abc$9589$n599 I3=$abc$9589$n627 O=$abc$9589$n936
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$9589$n613 I1=$abc$9589$n936 I2=$abc$9589$n635 I3=$abc$9589$n633_1 O=$abc$9589$n290
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$9589$n613 I1=command_bridge0_state[6] I2=$false I3=$false O=$abc$9589$n938_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$9589$n631 I1=$abc$9589$n624_1 I2=$abc$9589$n599 I3=$abc$9589$n627 O=$abc$9589$n939
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=$abc$9589$n939 I1=$abc$9589$n615_1 I2=$abc$9589$n938_1 I3=command_bridge0_state[0] O=$abc$9589$n369
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=uartlite0_fifo_fast0_mem[1][0] I1=uartlite0_fifo_fast0_mem[3][0] I2=uartlite0_fifo_fast0_addr[0] I3=uartlite0_fifo_fast0_addr[1] O=$abc$9589$n941_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=uartlite0_fifo_fast0_mem[0][0] I1=uartlite0_fifo_fast0_mem[2][0] I2=uartlite0_fifo_fast0_addr[0] I3=$abc$9589$n941_1 O=uartlite0_uarttx0_fbustx_read_data[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=uartlite0_fifo_fast0_mem[1][1] I1=uartlite0_fifo_fast0_mem[3][1] I2=uartlite0_fifo_fast0_addr[0] I3=uartlite0_fifo_fast0_addr[1] O=$abc$9589$n943_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=uartlite0_fifo_fast0_mem[0][1] I1=uartlite0_fifo_fast0_mem[2][1] I2=uartlite0_fifo_fast0_addr[0] I3=$abc$9589$n943_1 O=uartlite0_uarttx0_fbustx_read_data[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=uartlite0_fifo_fast0_mem[1][2] I1=uartlite0_fifo_fast0_mem[3][2] I2=uartlite0_fifo_fast0_addr[0] I3=uartlite0_fifo_fast0_addr[1] O=$abc$9589$n945
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=uartlite0_fifo_fast0_mem[0][2] I1=uartlite0_fifo_fast0_mem[2][2] I2=uartlite0_fifo_fast0_addr[0] I3=$abc$9589$n945 O=uartlite0_uarttx0_fbustx_read_data[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=uartlite0_fifo_fast0_mem[1][3] I1=uartlite0_fifo_fast0_mem[3][3] I2=uartlite0_fifo_fast0_addr[0] I3=uartlite0_fifo_fast0_addr[1] O=$abc$9589$n947_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=uartlite0_fifo_fast0_mem[0][3] I1=uartlite0_fifo_fast0_mem[2][3] I2=uartlite0_fifo_fast0_addr[0] I3=$abc$9589$n947_1 O=uartlite0_uarttx0_fbustx_read_data[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=uartlite0_fifo_fast0_mem[1][4] I1=uartlite0_fifo_fast0_mem[3][4] I2=uartlite0_fifo_fast0_addr[0] I3=uartlite0_fifo_fast0_addr[1] O=$abc$9589$n949_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=uartlite0_fifo_fast0_mem[0][4] I1=uartlite0_fifo_fast0_mem[2][4] I2=uartlite0_fifo_fast0_addr[0] I3=$abc$9589$n949_1 O=uartlite0_uarttx0_fbustx_read_data[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=uartlite0_fifo_fast0_mem[1][5] I1=uartlite0_fifo_fast0_mem[3][5] I2=uartlite0_fifo_fast0_addr[0] I3=uartlite0_fifo_fast0_addr[1] O=$abc$9589$n951
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=uartlite0_fifo_fast0_mem[0][5] I1=uartlite0_fifo_fast0_mem[2][5] I2=uartlite0_fifo_fast0_addr[0] I3=$abc$9589$n951 O=uartlite0_uarttx0_fbustx_read_data[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=uartlite0_fifo_fast0_mem[1][6] I1=uartlite0_fifo_fast0_mem[3][6] I2=uartlite0_fifo_fast0_addr[0] I3=uartlite0_fifo_fast0_addr[1] O=$abc$9589$n953_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=uartlite0_fifo_fast0_mem[0][6] I1=uartlite0_fifo_fast0_mem[2][6] I2=uartlite0_fifo_fast0_addr[0] I3=$abc$9589$n953_1 O=uartlite0_uarttx0_fbustx_read_data[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=uartlite0_fifo_fast0_mem[1][7] I1=uartlite0_fifo_fast0_mem[3][7] I2=uartlite0_fifo_fast0_addr[0] I3=uartlite0_fifo_fast0_addr[1] O=$abc$9589$n955_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=uartlite0_fifo_fast0_mem[0][7] I1=uartlite0_fifo_fast0_mem[2][7] I2=uartlite0_fifo_fast0_addr[0] I3=$abc$9589$n955_1 O=uartlite0_uarttx0_fbustx_read_data[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=command_bridge0_packet[4][0] I1=command_bridge0_packet[6][0] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] O=$abc$9589$n958_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=command_bridge0_packet[4][1] I1=command_bridge0_packet[6][1] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] O=$abc$9589$n963
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=command_bridge0_packet[4][2] I1=command_bridge0_packet[6][2] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] O=$abc$9589$n968_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=command_bridge0_packet[4][3] I1=command_bridge0_packet[6][3] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] O=$abc$9589$n973_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=command_bridge0_packet[4][4] I1=command_bridge0_packet[6][4] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] O=$abc$9589$n978
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=command_bridge0_packet[4][5] I1=command_bridge0_packet[6][5] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] O=$abc$9589$n983_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=command_bridge0_packet[4][6] I1=command_bridge0_packet[6][6] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] O=$abc$9589$n988_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=command_bridge0_packet[4][7] I1=command_bridge0_packet[6][7] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] O=$abc$9589$n993
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=command_bridge0_packet[3][0] I1=command_bridge0_packet[7][0] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] O=$abc$9589$n997
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=command_bridge0_packet[1][0] I1=command_bridge0_packet[5][0] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] I3=$abc$9589$n997 O=$abc$9589$n998_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=command_bridge0_packet[0][0] I1=command_bridge0_packet[2][0] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] I3=$abc$9589$n958_1 O=$abc$9589$n999
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$9589$n999 I1=$abc$9589$n998_1 I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0] I3=$false O=$abc$9589$n1000_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$9589$n794_1 I1=$abc$9589$n795 I2=$abc$9589$n1000_1 I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[3] O=$0\uartlite0_fifobus_write_data[7:0][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011111110000
.gate SB_LUT4 I0=command_bridge0_packet[3][1] I1=command_bridge0_packet[7][1] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] O=$abc$9589$n1002_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=command_bridge0_packet[1][1] I1=command_bridge0_packet[5][1] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] I3=$abc$9589$n1002_1 O=$abc$9589$n1003
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=command_bridge0_packet[0][1] I1=command_bridge0_packet[2][1] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] I3=$abc$9589$n963 O=$abc$9589$n1004
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$9589$n1004 I1=$abc$9589$n1003 I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0] I3=$false O=$abc$9589$n1005
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$9589$n804 I1=$abc$9589$n805_1 I2=$abc$9589$n1005 I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[3] O=$0\uartlite0_fifobus_write_data[7:0][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011111110000
.gate SB_LUT4 I0=command_bridge0_packet[3][2] I1=command_bridge0_packet[7][2] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] O=$abc$9589$n1007
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=command_bridge0_packet[1][2] I1=command_bridge0_packet[5][2] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] I3=$abc$9589$n1007 O=$abc$9589$n1008
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=command_bridge0_packet[0][2] I1=command_bridge0_packet[2][2] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] I3=$abc$9589$n968_1 O=$abc$9589$n1009
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$9589$n1009 I1=$abc$9589$n1008 I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0] I3=$false O=$abc$9589$n1010
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$9589$n814_1 I1=$abc$9589$n815_1 I2=$abc$9589$n1010 I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[3] O=$0\uartlite0_fifobus_write_data[7:0][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011111110000
.gate SB_LUT4 I0=command_bridge0_packet[3][3] I1=command_bridge0_packet[7][3] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] O=$abc$9589$n1012
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=command_bridge0_packet[1][3] I1=command_bridge0_packet[5][3] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] I3=$abc$9589$n1012 O=$abc$9589$n1013
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=command_bridge0_packet[0][3] I1=command_bridge0_packet[2][3] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] I3=$abc$9589$n973_1 O=$abc$9589$n1014
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$9589$n1014 I1=$abc$9589$n1013 I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0] I3=$false O=$abc$9589$n1015
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$9589$n824_1 I1=$abc$9589$n825_1 I2=$abc$9589$n1015 I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[3] O=$0\uartlite0_fifobus_write_data[7:0][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011111110000
.gate SB_LUT4 I0=command_bridge0_packet[3][4] I1=command_bridge0_packet[7][4] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] O=$abc$9589$n1017
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=command_bridge0_packet[1][4] I1=command_bridge0_packet[5][4] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] I3=$abc$9589$n1017 O=$abc$9589$n1018
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=command_bridge0_packet[0][4] I1=command_bridge0_packet[2][4] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] I3=$abc$9589$n978 O=$abc$9589$n1019
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$9589$n1019 I1=$abc$9589$n1018 I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0] I3=$false O=$abc$9589$n1020
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$9589$n834 I1=$abc$9589$n835 I2=$abc$9589$n1020 I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[3] O=$0\uartlite0_fifobus_write_data[7:0][4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011111110000
.gate SB_LUT4 I0=command_bridge0_packet[3][5] I1=command_bridge0_packet[7][5] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] O=$abc$9589$n1022
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=command_bridge0_packet[1][5] I1=command_bridge0_packet[5][5] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] I3=$abc$9589$n1022 O=$abc$9589$n1023
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=command_bridge0_packet[0][5] I1=command_bridge0_packet[2][5] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] I3=$abc$9589$n983_1 O=$abc$9589$n1024_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$9589$n1024_1 I1=$abc$9589$n1023 I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0] I3=$false O=$abc$9589$n1025
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$9589$n844_1 I1=$abc$9589$n845_1 I2=$abc$9589$n1025 I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[3] O=$0\uartlite0_fifobus_write_data[7:0][5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011111110000
.gate SB_LUT4 I0=command_bridge0_packet[3][6] I1=command_bridge0_packet[7][6] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] O=$abc$9589$n1027
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=command_bridge0_packet[1][6] I1=command_bridge0_packet[5][6] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] I3=$abc$9589$n1027 O=$abc$9589$n1028_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=command_bridge0_packet[0][6] I1=command_bridge0_packet[2][6] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] I3=$abc$9589$n988_1 O=$abc$9589$n1029
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$9589$n1029 I1=$abc$9589$n1028_1 I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0] I3=$false O=$abc$9589$n1030_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$9589$n854 I1=$abc$9589$n855_1 I2=$abc$9589$n1030_1 I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[3] O=$0\uartlite0_fifobus_write_data[7:0][6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011111110000
.gate SB_LUT4 I0=command_bridge0_packet[3][7] I1=command_bridge0_packet[7][7] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] O=$abc$9589$n1032
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=command_bridge0_packet[1][7] I1=command_bridge0_packet[5][7] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1] I3=$abc$9589$n1032 O=$abc$9589$n1033
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=command_bridge0_packet[0][7] I1=command_bridge0_packet[2][7] I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] I3=$abc$9589$n993 O=$abc$9589$n1034
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$9589$n1034 I1=$abc$9589$n1033 I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0] I3=$false O=$abc$9589$n1035
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$9589$n864 I1=$abc$9589$n865 I2=$abc$9589$n1035 I3=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[3] O=$0\uartlite0_fifobus_write_data[7:0][7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011111110000
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1827.C[10] CO=$auto$alumacc.cc:474:replace_alu$1827.C[11] I0=$false I1=$abc$9589$n316
.attr src "iceriver/catboard.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1827.C[11] CO=$auto$alumacc.cc:474:replace_alu$1827.C[12] I0=$true I1=$abc$9589$n1140
.attr src "iceriver/catboard.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1827.C[12] CO=$auto$alumacc.cc:474:replace_alu$1827.C[13] I0=$true I1=$abc$9589$n1142
.attr src "iceriver/catboard.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1827.C[13] CO=$auto$alumacc.cc:474:replace_alu$1827.C[14] I0=$true I1=$abc$9589$n1144
.attr src "iceriver/catboard.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1827.C[14] CO=$abc$9589$n1129 I0=$false I1=$abc$9589$n310
.attr src "iceriver/catboard.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$0\uartlite0_uartbaud0_cnt[14:0][1] CO=$auto$alumacc.cc:474:replace_alu$1827.C[3] I0=$false I1=$abc$9589$n328
.attr src "iceriver/catboard.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1827.C[3] CO=$auto$alumacc.cc:474:replace_alu$1827.C[4] I0=$true I1=$abc$9589$n1116
.attr src "iceriver/catboard.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1827.C[4] CO=$auto$alumacc.cc:474:replace_alu$1827.C[5] I0=$false I1=$abc$9589$n325
.attr src "iceriver/catboard.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1827.C[5] CO=$auto$alumacc.cc:474:replace_alu$1827.C[6] I0=$true I1=$abc$9589$n1060
.attr src "iceriver/catboard.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1827.C[6] CO=$auto$alumacc.cc:474:replace_alu$1827.C[7] I0=$true I1=$abc$9589$n1063
.attr src "iceriver/catboard.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1827.C[7] CO=$auto$alumacc.cc:474:replace_alu$1827.C[8] I0=$true I1=$abc$9589$n1148
.attr src "iceriver/catboard.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1827.C[8] CO=$auto$alumacc.cc:474:replace_alu$1827.C[9] I0=$true I1=$abc$9589$n1138
.attr src "iceriver/catboard.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1827.C[9] CO=$auto$alumacc.cc:474:replace_alu$1827.C[10] I0=$true I1=$abc$9589$n1150
.attr src "iceriver/catboard.v:205|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$9589$n231 CO=$auto$alumacc.cc:474:replace_alu$1836.C[2] I0=$false I1=$abc$9589$n230
.attr src "iceriver/catboard.v:697|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1836.C[2] CO=$auto$alumacc.cc:474:replace_alu$1836.C[3] I0=$true I1=$abc$9589$n1145
.attr src "iceriver/catboard.v:697|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1836.C[3] CO=$auto$alumacc.cc:474:replace_alu$1836.C[4] I0=$true I1=$abc$9589$n1146
.attr src "iceriver/catboard.v:697|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1836.C[4] CO=$auto$alumacc.cc:474:replace_alu$1836.C[5] I0=$false I1=$abc$9589$n225
.attr src "iceriver/catboard.v:697|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1836.C[5] CO=$auto$alumacc.cc:474:replace_alu$1836.C[6] I0=$false I1=$abc$9589$n224
.attr src "iceriver/catboard.v:697|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1836.C[6] CO=$auto$alumacc.cc:474:replace_alu$1836.C[7] I0=$false I1=$abc$9589$n222
.attr src "iceriver/catboard.v:697|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1836.C[7] CO=$abc$9589$n1121 I0=$false I1=$abc$9589$n221
.attr src "iceriver/catboard.v:697|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=glbl_timer_ticks0_mscnt[0] I3=$false O=$add$iceriver/catboard.v:120$55_Y[0]
.attr src "iceriver/catboard.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=glbl_timer_ticks0_mscnt[10] I3=$auto$alumacc.cc:474:replace_alu$1847.C[10] O=$add$iceriver/catboard.v:120$55_Y[10]
.attr src "iceriver/catboard.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1847.C[10] CO=$auto$alumacc.cc:474:replace_alu$1847.C[11] I0=$false I1=glbl_timer_ticks0_mscnt[10]
.attr src "iceriver/catboard.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=glbl_timer_ticks0_mscnt[11] I3=$auto$alumacc.cc:474:replace_alu$1847.C[11] O=$add$iceriver/catboard.v:120$55_Y[11]
.attr src "iceriver/catboard.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1847.C[11] CO=$auto$alumacc.cc:474:replace_alu$1847.C[12] I0=$false I1=glbl_timer_ticks0_mscnt[11]
.attr src "iceriver/catboard.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=glbl_timer_ticks0_mscnt[12] I3=$auto$alumacc.cc:474:replace_alu$1847.C[12] O=$add$iceriver/catboard.v:120$55_Y[12]
.attr src "iceriver/catboard.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1847.C[12] CO=$auto$alumacc.cc:474:replace_alu$1847.C[13] I0=$false I1=glbl_timer_ticks0_mscnt[12]
.attr src "iceriver/catboard.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=glbl_timer_ticks0_mscnt[13] I3=$auto$alumacc.cc:474:replace_alu$1847.C[13] O=$add$iceriver/catboard.v:120$55_Y[13]
.attr src "iceriver/catboard.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1847.C[13] CO=$auto$alumacc.cc:474:replace_alu$1847.C[14] I0=$false I1=glbl_timer_ticks0_mscnt[13]
.attr src "iceriver/catboard.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=glbl_timer_ticks0_mscnt[14] I3=$auto$alumacc.cc:474:replace_alu$1847.C[14] O=$add$iceriver/catboard.v:120$55_Y[14]
.attr src "iceriver/catboard.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1847.C[14] CO=$auto$alumacc.cc:474:replace_alu$1847.C[15] I0=$false I1=glbl_timer_ticks0_mscnt[14]
.attr src "iceriver/catboard.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=glbl_timer_ticks0_mscnt[15] I3=$auto$alumacc.cc:474:replace_alu$1847.C[15] O=$add$iceriver/catboard.v:120$55_Y[15]
.attr src "iceriver/catboard.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1847.C[15] CO=$auto$alumacc.cc:474:replace_alu$1847.C[16] I0=$false I1=glbl_timer_ticks0_mscnt[15]
.attr src "iceriver/catboard.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=glbl_timer_ticks0_mscnt[16] I3=$auto$alumacc.cc:474:replace_alu$1847.C[16] O=$add$iceriver/catboard.v:120$55_Y[16]
.attr src "iceriver/catboard.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=glbl_timer_ticks0_mscnt[0] CO=$auto$alumacc.cc:474:replace_alu$1847.C[2] I0=$false I1=glbl_timer_ticks0_mscnt[1]
.attr src "iceriver/catboard.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=glbl_timer_ticks0_mscnt[2] I3=$auto$alumacc.cc:474:replace_alu$1847.C[2] O=$add$iceriver/catboard.v:120$55_Y[2]
.attr src "iceriver/catboard.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1847.C[2] CO=$auto$alumacc.cc:474:replace_alu$1847.C[3] I0=$false I1=glbl_timer_ticks0_mscnt[2]
.attr src "iceriver/catboard.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=glbl_timer_ticks0_mscnt[3] I3=$auto$alumacc.cc:474:replace_alu$1847.C[3] O=$add$iceriver/catboard.v:120$55_Y[3]
.attr src "iceriver/catboard.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1847.C[3] CO=$auto$alumacc.cc:474:replace_alu$1847.C[4] I0=$false I1=glbl_timer_ticks0_mscnt[3]
.attr src "iceriver/catboard.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=glbl_timer_ticks0_mscnt[4] I3=$auto$alumacc.cc:474:replace_alu$1847.C[4] O=$add$iceriver/catboard.v:120$55_Y[4]
.attr src "iceriver/catboard.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1847.C[4] CO=$auto$alumacc.cc:474:replace_alu$1847.C[5] I0=$false I1=glbl_timer_ticks0_mscnt[4]
.attr src "iceriver/catboard.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=glbl_timer_ticks0_mscnt[5] I3=$auto$alumacc.cc:474:replace_alu$1847.C[5] O=$add$iceriver/catboard.v:120$55_Y[5]
.attr src "iceriver/catboard.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1847.C[5] CO=$auto$alumacc.cc:474:replace_alu$1847.C[6] I0=$false I1=glbl_timer_ticks0_mscnt[5]
.attr src "iceriver/catboard.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=glbl_timer_ticks0_mscnt[6] I3=$auto$alumacc.cc:474:replace_alu$1847.C[6] O=$add$iceriver/catboard.v:120$55_Y[6]
.attr src "iceriver/catboard.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1847.C[6] CO=$auto$alumacc.cc:474:replace_alu$1847.C[7] I0=$false I1=glbl_timer_ticks0_mscnt[6]
.attr src "iceriver/catboard.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=glbl_timer_ticks0_mscnt[7] I3=$auto$alumacc.cc:474:replace_alu$1847.C[7] O=$add$iceriver/catboard.v:120$55_Y[7]
.attr src "iceriver/catboard.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1847.C[7] CO=$auto$alumacc.cc:474:replace_alu$1847.C[8] I0=$false I1=glbl_timer_ticks0_mscnt[7]
.attr src "iceriver/catboard.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=glbl_timer_ticks0_mscnt[8] I3=$auto$alumacc.cc:474:replace_alu$1847.C[8] O=$add$iceriver/catboard.v:120$55_Y[8]
.attr src "iceriver/catboard.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1847.C[8] CO=$auto$alumacc.cc:474:replace_alu$1847.C[9] I0=$false I1=glbl_timer_ticks0_mscnt[8]
.attr src "iceriver/catboard.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=glbl_timer_ticks0_mscnt[9] I3=$auto$alumacc.cc:474:replace_alu$1847.C[9] O=$add$iceriver/catboard.v:120$55_Y[9]
.attr src "iceriver/catboard.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1847.C[9] CO=$auto$alumacc.cc:474:replace_alu$1847.C[10] I0=$false I1=glbl_timer_ticks0_mscnt[9]
.attr src "iceriver/catboard.v:120|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=glbl_timer_ticks0_seccnt[0] I3=$false O=$add$iceriver/catboard.v:147$62_Y[0]
.attr src "iceriver/catboard.v:147|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=glbl_timer_ticks0_seccnt[0] CO=$auto$alumacc.cc:474:replace_alu$1850.C[2] I0=$false I1=glbl_timer_ticks0_seccnt[1]
.attr src "iceriver/catboard.v:147|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=glbl_timer_ticks0_seccnt[2] I3=$auto$alumacc.cc:474:replace_alu$1850.C[2] O=$add$iceriver/catboard.v:147$62_Y[2]
.attr src "iceriver/catboard.v:147|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1850.C[2] CO=$auto$alumacc.cc:474:replace_alu$1850.C[3] I0=$false I1=glbl_timer_ticks0_seccnt[2]
.attr src "iceriver/catboard.v:147|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=glbl_timer_ticks0_seccnt[3] I3=$auto$alumacc.cc:474:replace_alu$1850.C[3] O=$add$iceriver/catboard.v:147$62_Y[3]
.attr src "iceriver/catboard.v:147|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1850.C[3] CO=$auto$alumacc.cc:474:replace_alu$1850.C[4] I0=$false I1=glbl_timer_ticks0_seccnt[3]
.attr src "iceriver/catboard.v:147|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=glbl_timer_ticks0_seccnt[4] I3=$auto$alumacc.cc:474:replace_alu$1850.C[4] O=$add$iceriver/catboard.v:147$62_Y[4]
.attr src "iceriver/catboard.v:147|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1850.C[4] CO=$auto$alumacc.cc:474:replace_alu$1850.C[5] I0=$false I1=glbl_timer_ticks0_seccnt[4]
.attr src "iceriver/catboard.v:147|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=glbl_timer_ticks0_seccnt[5] I3=$auto$alumacc.cc:474:replace_alu$1850.C[5] O=$add$iceriver/catboard.v:147$62_Y[5]
.attr src "iceriver/catboard.v:147|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1850.C[5] CO=$auto$alumacc.cc:474:replace_alu$1850.C[6] I0=$false I1=glbl_timer_ticks0_seccnt[5]
.attr src "iceriver/catboard.v:147|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=glbl_timer_ticks0_seccnt[6] I3=$auto$alumacc.cc:474:replace_alu$1850.C[6] O=$add$iceriver/catboard.v:147$62_Y[6]
.attr src "iceriver/catboard.v:147|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1850.C[6] CO=$auto$alumacc.cc:474:replace_alu$1850.C[7] I0=$false I1=glbl_timer_ticks0_seccnt[6]
.attr src "iceriver/catboard.v:147|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=glbl_timer_ticks0_seccnt[7] I3=$auto$alumacc.cc:474:replace_alu$1850.C[7] O=$add$iceriver/catboard.v:147$62_Y[7]
.attr src "iceriver/catboard.v:147|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1850.C[7] CO=$auto$alumacc.cc:474:replace_alu$1850.C[8] I0=$false I1=glbl_timer_ticks0_seccnt[7]
.attr src "iceriver/catboard.v:147|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=glbl_timer_ticks0_seccnt[8] I3=$auto$alumacc.cc:474:replace_alu$1850.C[8] O=$add$iceriver/catboard.v:147$62_Y[8]
.attr src "iceriver/catboard.v:147|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1850.C[8] CO=$auto$alumacc.cc:474:replace_alu$1850.C[9] I0=$false I1=glbl_timer_ticks0_seccnt[8]
.attr src "iceriver/catboard.v:147|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=glbl_timer_ticks0_seccnt[9] I3=$auto$alumacc.cc:474:replace_alu$1850.C[9] O=$add$iceriver/catboard.v:147$62_Y[9]
.attr src "iceriver/catboard.v:147|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=uartlite0_uartbaud0_cnt16[0] I3=$false O=$0\uartlite0_uartbaud0_cnt16[3:0][0]
.attr src "iceriver/catboard.v:184|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=uartlite0_uartbaud0_cnt16[0] CO=$auto$alumacc.cc:474:replace_alu$1853.C[2] I0=$false I1=uartlite0_uartbaud0_cnt16[1]
.attr src "iceriver/catboard.v:184|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uartlite0_uartbaud0_cnt16[2] I3=$auto$alumacc.cc:474:replace_alu$1853.C[2] O=$0\uartlite0_uartbaud0_cnt16[3:0][2]
.attr src "iceriver/catboard.v:184|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1853.C[2] CO=$auto$alumacc.cc:474:replace_alu$1853.C[3] I0=$false I1=uartlite0_uartbaud0_cnt16[2]
.attr src "iceriver/catboard.v:184|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uartlite0_uartbaud0_cnt16[3] I3=$auto$alumacc.cc:474:replace_alu$1853.C[3] O=$0\uartlite0_uartbaud0_cnt16[3:0][3]
.attr src "iceriver/catboard.v:184|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=uartlite0_uartbaud0_cnt[0] I3=$false O=$abc$9589$n1057
.attr src "iceriver/catboard.v:210|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=uartlite0_uartbaud0_cnt[10] I3=$auto$alumacc.cc:474:replace_alu$1856.C[10] O=$abc$9589$n1075
.attr src "iceriver/catboard.v:210|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1856.C[10] CO=$auto$alumacc.cc:474:replace_alu$1856.C[11] I0=$false I1=uartlite0_uartbaud0_cnt[10]
.attr src "iceriver/catboard.v:210|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uartlite0_uartbaud0_cnt[11] I3=$auto$alumacc.cc:474:replace_alu$1856.C[11] O=$abc$9589$n1078
.attr src "iceriver/catboard.v:210|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1856.C[11] CO=$auto$alumacc.cc:474:replace_alu$1856.C[12] I0=$false I1=uartlite0_uartbaud0_cnt[11]
.attr src "iceriver/catboard.v:210|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uartlite0_uartbaud0_cnt[12] I3=$auto$alumacc.cc:474:replace_alu$1856.C[12] O=$abc$9589$n1081
.attr src "iceriver/catboard.v:210|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1856.C[12] CO=$auto$alumacc.cc:474:replace_alu$1856.C[13] I0=$false I1=uartlite0_uartbaud0_cnt[12]
.attr src "iceriver/catboard.v:210|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uartlite0_uartbaud0_cnt[13] I3=$auto$alumacc.cc:474:replace_alu$1856.C[13] O=$abc$9589$n1084
.attr src "iceriver/catboard.v:210|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1856.C[13] CO=$auto$alumacc.cc:474:replace_alu$1856.C[14] I0=$false I1=uartlite0_uartbaud0_cnt[13]
.attr src "iceriver/catboard.v:210|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uartlite0_uartbaud0_cnt[14] I3=$auto$alumacc.cc:474:replace_alu$1856.C[14] O=$abc$9589$n1087
.attr src "iceriver/catboard.v:210|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=uartlite0_uartbaud0_cnt[5] CO=$auto$alumacc.cc:474:replace_alu$1856.C[7] I0=$false I1=uartlite0_uartbaud0_cnt[6]
.attr src "iceriver/catboard.v:210|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uartlite0_uartbaud0_cnt[7] I3=$auto$alumacc.cc:474:replace_alu$1856.C[7] O=$abc$9589$n1066
.attr src "iceriver/catboard.v:210|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1856.C[7] CO=$auto$alumacc.cc:474:replace_alu$1856.C[8] I0=$false I1=uartlite0_uartbaud0_cnt[7]
.attr src "iceriver/catboard.v:210|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=uartlite0_uartbaud0_cnt[8] I3=$auto$alumacc.cc:474:replace_alu$1856.C[8] O=$abc$9589$n1069
.attr src "iceriver/catboard.v:210|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1856.C[8] CO=$auto$alumacc.cc:474:replace_alu$1856.C[9] I0=$true I1=uartlite0_uartbaud0_cnt[8]
.attr src "iceriver/catboard.v:210|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uartlite0_uartbaud0_cnt[9] I3=$auto$alumacc.cc:474:replace_alu$1856.C[9] O=$abc$9589$n1072
.attr src "iceriver/catboard.v:210|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1856.C[9] CO=$auto$alumacc.cc:474:replace_alu$1856.C[10] I0=$false I1=uartlite0_uartbaud0_cnt[9]
.attr src "iceriver/catboard.v:210|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=uartlite0_uartrx0_bitcnt[0] I3=$false O=$abc$9589$n1024
.attr src "iceriver/catboard.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=uartlite0_uartrx0_bitcnt[0] CO=$auto$alumacc.cc:474:replace_alu$1859.C[2] I0=$false I1=uartlite0_uartrx0_bitcnt[1]
.attr src "iceriver/catboard.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uartlite0_uartrx0_bitcnt[2] I3=$auto$alumacc.cc:474:replace_alu$1859.C[2] O=$abc$9589$n1028
.attr src "iceriver/catboard.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1859.C[2] CO=$auto$alumacc.cc:474:replace_alu$1859.C[3] I0=$false I1=uartlite0_uartrx0_bitcnt[2]
.attr src "iceriver/catboard.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uartlite0_uartrx0_bitcnt[3] I3=$auto$alumacc.cc:474:replace_alu$1859.C[3] O=$abc$9589$n1030
.attr src "iceriver/catboard.v:236|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=uartlite0_uartrx0_mcnt[0] I3=$false O=$add$iceriver/catboard.v:269$101_Y[0]
.attr src "iceriver/catboard.v:269|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=uartlite0_uartrx0_mcnt[0] CO=$auto$alumacc.cc:474:replace_alu$1862.C[2] I0=$false I1=uartlite0_uartrx0_mcnt[1]
.attr src "iceriver/catboard.v:269|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uartlite0_uartrx0_mcnt[2] I3=$auto$alumacc.cc:474:replace_alu$1862.C[2] O=$add$iceriver/catboard.v:269$101_Y[2]
.attr src "iceriver/catboard.v:269|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1862.C[2] CO=$auto$alumacc.cc:474:replace_alu$1862.C[3] I0=$false I1=uartlite0_uartrx0_mcnt[2]
.attr src "iceriver/catboard.v:269|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uartlite0_uartrx0_mcnt[3] I3=$auto$alumacc.cc:474:replace_alu$1862.C[3] O=$add$iceriver/catboard.v:269$101_Y[3]
.attr src "iceriver/catboard.v:269|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=uartlite0_uarttx0_bitcnt[0] I3=$false O=$abc$9589$n851
.attr src "iceriver/catboard.v:307|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=uartlite0_uarttx0_bitcnt[0] CO=$auto$alumacc.cc:474:replace_alu$1865.C[2] I0=$false I1=uartlite0_uarttx0_bitcnt[1]
.attr src "iceriver/catboard.v:307|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uartlite0_uarttx0_bitcnt[2] I3=$auto$alumacc.cc:474:replace_alu$1865.C[2] O=$abc$9589$n855
.attr src "iceriver/catboard.v:307|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1865.C[2] CO=$auto$alumacc.cc:474:replace_alu$1865.C[3] I0=$false I1=uartlite0_uarttx0_bitcnt[2]
.attr src "iceriver/catboard.v:307|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uartlite0_uarttx0_bitcnt[3] I3=$auto$alumacc.cc:474:replace_alu$1865.C[3] O=$abc$9589$n857
.attr src "iceriver/catboard.v:307|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0] I3=$false O=$abc$9589$n743
.attr src "iceriver/catboard.v:639|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0] CO=$auto$alumacc.cc:474:replace_alu$1874.C[2] I0=$false I1=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1]
.attr src "iceriver/catboard.v:639|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2] I3=$auto$alumacc.cc:474:replace_alu$1874.C[2] O=$abc$9589$n747
.attr src "iceriver/catboard.v:639|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1874.C[2] CO=$auto$alumacc.cc:474:replace_alu$1874.C[3] I0=$false I1=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2]
.attr src "iceriver/catboard.v:639|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[3] I3=$auto$alumacc.cc:474:replace_alu$1874.C[3] O=$abc$9589$n749
.attr src "iceriver/catboard.v:639|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1874.C[3] CO=$auto$alumacc.cc:474:replace_alu$1874.C[4] I0=$false I1=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[3]
.attr src "iceriver/catboard.v:639|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[4] I3=$auto$alumacc.cc:474:replace_alu$1874.C[4] O=$abc$9589$n751
.attr src "iceriver/catboard.v:639|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1874.C[4] CO=$auto$alumacc.cc:474:replace_alu$1874.C[5] I0=$false I1=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[4]
.attr src "iceriver/catboard.v:639|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[5] I3=$auto$alumacc.cc:474:replace_alu$1874.C[5] O=$abc$9589$n753
.attr src "iceriver/catboard.v:639|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1874.C[5] CO=$auto$alumacc.cc:474:replace_alu$1874.C[6] I0=$false I1=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[5]
.attr src "iceriver/catboard.v:639|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[6] I3=$auto$alumacc.cc:474:replace_alu$1874.C[6] O=$abc$9589$n755
.attr src "iceriver/catboard.v:639|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1874.C[6] CO=$auto$alumacc.cc:474:replace_alu$1874.C[7] I0=$false I1=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[6]
.attr src "iceriver/catboard.v:639|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7] I3=$auto$alumacc.cc:474:replace_alu$1874.C[7] O=$abc$9589$n757
.attr src "iceriver/catboard.v:639|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=uartlite0_uartbaud0_cnt[0] I2=$false I3=$true O=$abc$9589$n1058
.attr src "iceriver/catboard.v:206|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=uartlite0_uartbaud0_cnt[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1877.C[10] O=$abc$9589$n1076
.attr src "iceriver/catboard.v:206|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1877.C[10] CO=$auto$alumacc.cc:474:replace_alu$1877.C[11] I0=uartlite0_uartbaud0_cnt[10] I1=$true
.attr src "iceriver/catboard.v:206|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=uartlite0_uartbaud0_cnt[11] I2=$false I3=$auto$alumacc.cc:474:replace_alu$1877.C[11] O=$abc$9589$n1079
.attr src "iceriver/catboard.v:206|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1877.C[11] CO=$auto$alumacc.cc:474:replace_alu$1877.C[12] I0=uartlite0_uartbaud0_cnt[11] I1=$false
.attr src "iceriver/catboard.v:206|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=uartlite0_uartbaud0_cnt[12] I2=$false I3=$auto$alumacc.cc:474:replace_alu$1877.C[12] O=$abc$9589$n1082
.attr src "iceriver/catboard.v:206|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1877.C[12] CO=$auto$alumacc.cc:474:replace_alu$1877.C[13] I0=uartlite0_uartbaud0_cnt[12] I1=$false
.attr src "iceriver/catboard.v:206|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=uartlite0_uartbaud0_cnt[13] I2=$false I3=$auto$alumacc.cc:474:replace_alu$1877.C[13] O=$abc$9589$n1085
.attr src "iceriver/catboard.v:206|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1877.C[13] CO=$auto$alumacc.cc:474:replace_alu$1877.C[14] I0=uartlite0_uartbaud0_cnt[13] I1=$false
.attr src "iceriver/catboard.v:206|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=uartlite0_uartbaud0_cnt[14] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1877.C[14] O=$abc$9589$n1088
.attr src "iceriver/catboard.v:206|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=uartlite0_uartbaud0_cnt[0] CO=$auto$alumacc.cc:474:replace_alu$1877.C[2] I0=uartlite0_uartbaud0_cnt[1] I1=$true
.attr src "iceriver/catboard.v:206|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=uartlite0_uartbaud0_cnt[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1877.C[2] O=$0\uartlite0_uartbaud0_cnt[14:0][2]
.attr src "iceriver/catboard.v:206|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1877.C[2] CO=$auto$alumacc.cc:474:replace_alu$1877.C[3] I0=uartlite0_uartbaud0_cnt[2] I1=$true
.attr src "iceriver/catboard.v:206|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=uartlite0_uartbaud0_cnt[3] I2=$false I3=$auto$alumacc.cc:474:replace_alu$1877.C[3] O=$0\uartlite0_uartbaud0_cnt[14:0][3]
.attr src "iceriver/catboard.v:206|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1877.C[3] CO=$auto$alumacc.cc:474:replace_alu$1877.C[4] I0=uartlite0_uartbaud0_cnt[3] I1=$false
.attr src "iceriver/catboard.v:206|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=uartlite0_uartbaud0_cnt[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$1877.C[4] O=$0\uartlite0_uartbaud0_cnt[14:0][4]
.attr src "iceriver/catboard.v:206|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1877.C[4] CO=$auto$alumacc.cc:474:replace_alu$1877.C[5] I0=uartlite0_uartbaud0_cnt[4] I1=$true
.attr src "iceriver/catboard.v:206|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=uartlite0_uartbaud0_cnt[5] I2=$false I3=$auto$alumacc.cc:474:replace_alu$1877.C[5] O=$abc$9589$n1061
.attr src "iceriver/catboard.v:206|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1877.C[5] CO=$auto$alumacc.cc:474:replace_alu$1877.C[6] I0=uartlite0_uartbaud0_cnt[5] I1=$false
.attr src "iceriver/catboard.v:206|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=uartlite0_uartbaud0_cnt[6] I2=$false I3=$auto$alumacc.cc:474:replace_alu$1877.C[6] O=$abc$9589$n1064
.attr src "iceriver/catboard.v:206|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1877.C[6] CO=$auto$alumacc.cc:474:replace_alu$1877.C[7] I0=uartlite0_uartbaud0_cnt[6] I1=$false
.attr src "iceriver/catboard.v:206|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=uartlite0_uartbaud0_cnt[7] I2=$false I3=$auto$alumacc.cc:474:replace_alu$1877.C[7] O=$abc$9589$n1067
.attr src "iceriver/catboard.v:206|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1877.C[7] CO=$auto$alumacc.cc:474:replace_alu$1877.C[8] I0=uartlite0_uartbaud0_cnt[7] I1=$false
.attr src "iceriver/catboard.v:206|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=uartlite0_uartbaud0_cnt[8] I2=$false I3=$auto$alumacc.cc:474:replace_alu$1877.C[8] O=$abc$9589$n1070
.attr src "iceriver/catboard.v:206|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1877.C[8] CO=$auto$alumacc.cc:474:replace_alu$1877.C[9] I0=uartlite0_uartbaud0_cnt[8] I1=$false
.attr src "iceriver/catboard.v:206|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=uartlite0_uartbaud0_cnt[9] I2=$false I3=$auto$alumacc.cc:474:replace_alu$1877.C[9] O=$abc$9589$n1073
.attr src "iceriver/catboard.v:206|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$1877.C[9] CO=$auto$alumacc.cc:474:replace_alu$1877.C[10] I0=uartlite0_uartbaud0_cnt[9] I1=$false
.attr src "iceriver/catboard.v:206|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFF C=clock D=command_bridge0_state[4] Q=command_bridge0_state[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=$abc$9589$n1169 Q=command_bridge0_state[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=$abc$9589$n107 Q=command_bridge0_state[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=$abc$9589$n1171 Q=command_bridge0_state[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=$abc$9589$n347 Q=command_bridge0_state[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=$abc$9589$n269 Q=command_bridge0_state[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=$abc$9589$n369 Q=command_bridge0_state[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=$abc$9589$n290 Q=command_bridge0_state[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=$abc$9589$n266 Q=command_bridge0_state[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=$abc$9589$n101 Q=command_bridge0_state[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=$abc$9589$n104 Q=command_bridge0_state[10]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=uartlite0_tx Q=uartlite0_syncro1_staps[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clock D=uartlite0_uartrx0_fbusrx_write_data[0] E=uartlite0_uartrx0_fbusrx_write Q=uartlite0_fifo_fast1_mem[0][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_uartrx0_fbusrx_write_data[1] E=uartlite0_uartrx0_fbusrx_write Q=uartlite0_fifo_fast1_mem[0][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_uartrx0_fbusrx_write_data[2] E=uartlite0_uartrx0_fbusrx_write Q=uartlite0_fifo_fast1_mem[0][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_uartrx0_fbusrx_write_data[3] E=uartlite0_uartrx0_fbusrx_write Q=uartlite0_fifo_fast1_mem[0][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_uartrx0_fbusrx_write_data[4] E=uartlite0_uartrx0_fbusrx_write Q=uartlite0_fifo_fast1_mem[0][4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_uartrx0_fbusrx_write_data[5] E=uartlite0_uartrx0_fbusrx_write Q=uartlite0_fifo_fast1_mem[0][5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_uartrx0_fbusrx_write_data[6] E=uartlite0_uartrx0_fbusrx_write Q=uartlite0_fifo_fast1_mem[0][6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_uartrx0_fbusrx_write_data[7] E=uartlite0_uartrx0_fbusrx_write Q=uartlite0_fifo_fast1_mem[0][7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clock D=uart_rx Q=uartlite0_syncro0_staps[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clock D=uartlite0_fifobus_write_data[0] E=uartlite0_fbustx_write Q=uartlite0_fifo_fast0_mem[0][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifobus_write_data[1] E=uartlite0_fbustx_write Q=uartlite0_fifo_fast0_mem[0][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifobus_write_data[2] E=uartlite0_fbustx_write Q=uartlite0_fifo_fast0_mem[0][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifobus_write_data[3] E=uartlite0_fbustx_write Q=uartlite0_fifo_fast0_mem[0][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifobus_write_data[4] E=uartlite0_fbustx_write Q=uartlite0_fifo_fast0_mem[0][4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifobus_write_data[5] E=uartlite0_fbustx_write Q=uartlite0_fifo_fast0_mem[0][5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifobus_write_data[6] E=uartlite0_fbustx_write Q=uartlite0_fifo_fast0_mem[0][6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifobus_write_data[7] E=uartlite0_fbustx_write Q=uartlite0_fifo_fast0_mem[0][7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clock D=$abc$9589$n12 Q=uartlite0_uartrx0_state[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=$abc$9589$n241 Q=uartlite0_uartrx0_state[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=$abc$9589$n258 Q=uartlite0_uartrx0_state[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=$0\uartlite0_uartrx0_fbusrx_write[0:0] Q=uartlite0_uartrx0_state[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=uartlite0_syncro0_staps[1] Q=uartlite0_syncro0_staps[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=uartlite0_syncro0_staps[0] Q=uartlite0_syncro0_staps[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[0] E=$abc$9589$n1201 Q=command_bridge0_packet[3][0] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[1] E=$abc$9589$n1201 Q=command_bridge0_packet[3][1] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[2] E=$abc$9589$n1201 Q=command_bridge0_packet[3][2] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[3] E=$abc$9589$n1201 Q=command_bridge0_packet[3][3] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[4] E=$abc$9589$n1201 Q=command_bridge0_packet[3][4] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[5] E=$abc$9589$n1201 Q=command_bridge0_packet[3][5] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[6] E=$abc$9589$n1201 Q=command_bridge0_packet[3][6] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[7] E=$abc$9589$n1201 Q=command_bridge0_packet[3][7] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[0] E=$abc$9589$n1206 Q=command_bridge0_packet[1][0] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[1] E=$abc$9589$n1206 Q=command_bridge0_packet[1][1] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[2] E=$abc$9589$n1206 Q=command_bridge0_packet[1][2] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[3] E=$abc$9589$n1206 Q=command_bridge0_packet[1][3] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[4] E=$abc$9589$n1206 Q=command_bridge0_packet[1][4] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[5] E=$abc$9589$n1206 Q=command_bridge0_packet[1][5] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[6] E=$abc$9589$n1206 Q=command_bridge0_packet[1][6] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[7] E=$abc$9589$n1206 Q=command_bridge0_packet[1][7] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=$abc$9589$n667 E=$abc$9589$n459 Q=command_bridge0_packet[10][0] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=$abc$9589$n669 E=$abc$9589$n459 Q=command_bridge0_packet[10][1] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=$abc$9589$n670 E=$abc$9589$n459 Q=command_bridge0_packet[10][2] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=$abc$9589$n672 E=$abc$9589$n459 Q=command_bridge0_packet[10][3] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=$abc$9589$n673 E=$abc$9589$n459 Q=command_bridge0_packet[10][4] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=$abc$9589$n674 E=$abc$9589$n459 Q=command_bridge0_packet[10][5] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=$abc$9589$n676 E=$abc$9589$n459 Q=command_bridge0_packet[10][6] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=$abc$9589$n678 E=$abc$9589$n459 Q=command_bridge0_packet[10][7] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\uartlite0_fifo_fast1_addr[1:0][0] E=$abc$9589$n462 Q=uartlite0_fifo_fast1_addr[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\uartlite0_fifo_fast1_addr[1:0][1] E=$abc$9589$n462 Q=uartlite0_fifo_fast1_addr[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast1_mem[2][0] E=uartlite0_uartrx0_fbusrx_write Q=uartlite0_fifo_fast1_mem[3][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast1_mem[2][1] E=uartlite0_uartrx0_fbusrx_write Q=uartlite0_fifo_fast1_mem[3][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast1_mem[2][2] E=uartlite0_uartrx0_fbusrx_write Q=uartlite0_fifo_fast1_mem[3][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast1_mem[2][3] E=uartlite0_uartrx0_fbusrx_write Q=uartlite0_fifo_fast1_mem[3][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast1_mem[2][4] E=uartlite0_uartrx0_fbusrx_write Q=uartlite0_fifo_fast1_mem[3][4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast1_mem[2][5] E=uartlite0_uartrx0_fbusrx_write Q=uartlite0_fifo_fast1_mem[3][5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast1_mem[2][6] E=uartlite0_uartrx0_fbusrx_write Q=uartlite0_fifo_fast1_mem[3][6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast1_mem[2][7] E=uartlite0_uartrx0_fbusrx_write Q=uartlite0_fifo_fast1_mem[3][7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast1_mem[1][0] E=uartlite0_uartrx0_fbusrx_write Q=uartlite0_fifo_fast1_mem[2][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast1_mem[1][1] E=uartlite0_uartrx0_fbusrx_write Q=uartlite0_fifo_fast1_mem[2][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast1_mem[1][2] E=uartlite0_uartrx0_fbusrx_write Q=uartlite0_fifo_fast1_mem[2][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast1_mem[1][3] E=uartlite0_uartrx0_fbusrx_write Q=uartlite0_fifo_fast1_mem[2][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast1_mem[1][4] E=uartlite0_uartrx0_fbusrx_write Q=uartlite0_fifo_fast1_mem[2][4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast1_mem[1][5] E=uartlite0_uartrx0_fbusrx_write Q=uartlite0_fifo_fast1_mem[2][5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast1_mem[1][6] E=uartlite0_uartrx0_fbusrx_write Q=uartlite0_fifo_fast1_mem[2][6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast1_mem[1][7] E=uartlite0_uartrx0_fbusrx_write Q=uartlite0_fifo_fast1_mem[2][7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast1_mem[0][0] E=uartlite0_uartrx0_fbusrx_write Q=uartlite0_fifo_fast1_mem[1][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast1_mem[0][1] E=uartlite0_uartrx0_fbusrx_write Q=uartlite0_fifo_fast1_mem[1][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast1_mem[0][2] E=uartlite0_uartrx0_fbusrx_write Q=uartlite0_fifo_fast1_mem[1][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast1_mem[0][3] E=uartlite0_uartrx0_fbusrx_write Q=uartlite0_fifo_fast1_mem[1][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast1_mem[0][4] E=uartlite0_uartrx0_fbusrx_write Q=uartlite0_fifo_fast1_mem[1][4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast1_mem[0][5] E=uartlite0_uartrx0_fbusrx_write Q=uartlite0_fifo_fast1_mem[1][5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast1_mem[0][6] E=uartlite0_uartrx0_fbusrx_write Q=uartlite0_fifo_fast1_mem[1][6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast1_mem[0][7] E=uartlite0_uartrx0_fbusrx_write Q=uartlite0_fifo_fast1_mem[1][7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$abc$9589$n825 E=$abc$9589$n472 Q=command_bridge0_packet[11][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$abc$9589$n826 E=$abc$9589$n472 Q=command_bridge0_packet[11][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$abc$9589$n827 E=$abc$9589$n472 Q=command_bridge0_packet[11][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$abc$9589$n828 E=$abc$9589$n472 Q=command_bridge0_packet[11][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$abc$9589$n829 E=$abc$9589$n472 Q=command_bridge0_packet[11][4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$abc$9589$n830 E=$abc$9589$n472 Q=command_bridge0_packet[11][5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$abc$9589$n831 E=$abc$9589$n472 Q=command_bridge0_packet[11][6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$abc$9589$n832 E=$abc$9589$n472 Q=command_bridge0_packet[11][7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\uartlite0_fifo_fast0_addr[1:0][0] E=$abc$9589$n483 Q=uartlite0_fifo_fast0_addr[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\uartlite0_fifo_fast0_addr[1:0][1] E=$abc$9589$n483 Q=uartlite0_fifo_fast0_addr[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast0_mem[2][0] E=uartlite0_fbustx_write Q=uartlite0_fifo_fast0_mem[3][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast0_mem[2][1] E=uartlite0_fbustx_write Q=uartlite0_fifo_fast0_mem[3][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast0_mem[2][2] E=uartlite0_fbustx_write Q=uartlite0_fifo_fast0_mem[3][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast0_mem[2][3] E=uartlite0_fbustx_write Q=uartlite0_fifo_fast0_mem[3][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast0_mem[2][4] E=uartlite0_fbustx_write Q=uartlite0_fifo_fast0_mem[3][4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast0_mem[2][5] E=uartlite0_fbustx_write Q=uartlite0_fifo_fast0_mem[3][5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast0_mem[2][6] E=uartlite0_fbustx_write Q=uartlite0_fifo_fast0_mem[3][6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast0_mem[2][7] E=uartlite0_fbustx_write Q=uartlite0_fifo_fast0_mem[3][7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast0_mem[1][0] E=uartlite0_fbustx_write Q=uartlite0_fifo_fast0_mem[2][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast0_mem[1][1] E=uartlite0_fbustx_write Q=uartlite0_fifo_fast0_mem[2][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast0_mem[1][2] E=uartlite0_fbustx_write Q=uartlite0_fifo_fast0_mem[2][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast0_mem[1][3] E=uartlite0_fbustx_write Q=uartlite0_fifo_fast0_mem[2][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast0_mem[1][4] E=uartlite0_fbustx_write Q=uartlite0_fifo_fast0_mem[2][4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast0_mem[1][5] E=uartlite0_fbustx_write Q=uartlite0_fifo_fast0_mem[2][5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast0_mem[1][6] E=uartlite0_fbustx_write Q=uartlite0_fifo_fast0_mem[2][6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast0_mem[1][7] E=uartlite0_fbustx_write Q=uartlite0_fifo_fast0_mem[2][7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast0_mem[0][0] E=uartlite0_fbustx_write Q=uartlite0_fifo_fast0_mem[1][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast0_mem[0][1] E=uartlite0_fbustx_write Q=uartlite0_fifo_fast0_mem[1][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast0_mem[0][2] E=uartlite0_fbustx_write Q=uartlite0_fifo_fast0_mem[1][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast0_mem[0][3] E=uartlite0_fbustx_write Q=uartlite0_fifo_fast0_mem[1][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast0_mem[0][4] E=uartlite0_fbustx_write Q=uartlite0_fifo_fast0_mem[1][4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast0_mem[0][5] E=uartlite0_fbustx_write Q=uartlite0_fifo_fast0_mem[1][5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast0_mem[0][6] E=uartlite0_fbustx_write Q=uartlite0_fifo_fast0_mem[1][6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_fifo_fast0_mem[0][7] E=uartlite0_fbustx_write Q=uartlite0_fifo_fast0_mem[1][7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[0] E=$abc$9589$n1196 Q=command_bridge0_packet[5][0] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[1] E=$abc$9589$n1196 Q=command_bridge0_packet[5][1] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[2] E=$abc$9589$n1196 Q=command_bridge0_packet[5][2] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[3] E=$abc$9589$n1196 Q=command_bridge0_packet[5][3] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[4] E=$abc$9589$n1196 Q=command_bridge0_packet[5][4] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[5] E=$abc$9589$n1196 Q=command_bridge0_packet[5][5] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[6] E=$abc$9589$n1196 Q=command_bridge0_packet[5][6] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[7] E=$abc$9589$n1196 Q=command_bridge0_packet[5][7] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=$abc$9589$n667 E=$abc$9589$n485 Q=command_bridge0_packet[9][0] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=$abc$9589$n669 E=$abc$9589$n485 Q=command_bridge0_packet[9][1] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=$abc$9589$n670 E=$abc$9589$n485 Q=command_bridge0_packet[9][2] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=$abc$9589$n672 E=$abc$9589$n485 Q=command_bridge0_packet[9][3] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=$abc$9589$n673 E=$abc$9589$n485 Q=command_bridge0_packet[9][4] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=$abc$9589$n674 E=$abc$9589$n485 Q=command_bridge0_packet[9][5] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=$abc$9589$n676 E=$abc$9589$n485 Q=command_bridge0_packet[9][6] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=$abc$9589$n678 E=$abc$9589$n485 Q=command_bridge0_packet[9][7] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[0] E=$abc$9589$n1208 Q=command_bridge0_packet[0][0] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[1] E=$abc$9589$n1208 Q=command_bridge0_packet[0][1] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[2] E=$abc$9589$n1208 Q=command_bridge0_packet[0][2] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[3] E=$abc$9589$n1208 Q=command_bridge0_packet[0][3] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[4] E=$abc$9589$n1208 Q=command_bridge0_packet[0][4] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[5] E=$abc$9589$n1208 Q=command_bridge0_packet[0][5] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[6] E=$abc$9589$n1208 Q=command_bridge0_packet[0][6] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[7] E=$abc$9589$n1208 Q=command_bridge0_packet[0][7] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clock D=uartlite0_syncro1_staps[1] Q=uartlite0_syncro1_staps[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=uartlite0_syncro1_staps[0] Q=uartlite0_syncro1_staps[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[0] E=$abc$9589$n1188 Q=command_bridge0_packet[8][0] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[1] E=$abc$9589$n1188 Q=command_bridge0_packet[8][1] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[2] E=$abc$9589$n1188 Q=command_bridge0_packet[8][2] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[3] E=$abc$9589$n1188 Q=command_bridge0_packet[8][3] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[4] E=$abc$9589$n1188 Q=command_bridge0_packet[8][4] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[5] E=$abc$9589$n1188 Q=command_bridge0_packet[8][5] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[6] E=$abc$9589$n1188 Q=command_bridge0_packet[8][6] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[7] E=$abc$9589$n1188 Q=command_bridge0_packet[8][7] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[0] E=$abc$9589$n1199 Q=command_bridge0_packet[4][0] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[1] E=$abc$9589$n1199 Q=command_bridge0_packet[4][1] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[2] E=$abc$9589$n1199 Q=command_bridge0_packet[4][2] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[3] E=$abc$9589$n1199 Q=command_bridge0_packet[4][3] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[4] E=$abc$9589$n1199 Q=command_bridge0_packet[4][4] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[5] E=$abc$9589$n1199 Q=command_bridge0_packet[4][5] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[6] E=$abc$9589$n1199 Q=command_bridge0_packet[4][6] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[7] E=$abc$9589$n1199 Q=command_bridge0_packet[4][7] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[0] E=$abc$9589$n1191 Q=command_bridge0_packet[7][0] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[1] E=$abc$9589$n1191 Q=command_bridge0_packet[7][1] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[2] E=$abc$9589$n1191 Q=command_bridge0_packet[7][2] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[3] E=$abc$9589$n1191 Q=command_bridge0_packet[7][3] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[4] E=$abc$9589$n1191 Q=command_bridge0_packet[7][4] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[5] E=$abc$9589$n1191 Q=command_bridge0_packet[7][5] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[6] E=$abc$9589$n1191 Q=command_bridge0_packet[7][6] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[7] E=$abc$9589$n1191 Q=command_bridge0_packet[7][7] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[0] E=$abc$9589$n1194 Q=command_bridge0_packet[6][0] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[1] E=$abc$9589$n1194 Q=command_bridge0_packet[6][1] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[2] E=$abc$9589$n1194 Q=command_bridge0_packet[6][2] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[3] E=$abc$9589$n1194 Q=command_bridge0_packet[6][3] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[4] E=$abc$9589$n1194 Q=command_bridge0_packet[6][4] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[5] E=$abc$9589$n1194 Q=command_bridge0_packet[6][5] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[6] E=$abc$9589$n1194 Q=command_bridge0_packet[6][6] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[7] E=$abc$9589$n1194 Q=command_bridge0_packet[6][7] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clock D=$0\led[3:0][0] Q=led[0]
.attr src "iceriver/catboard.v:753|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=$0\led[3:0][1] Q=led[1]
.attr src "iceriver/catboard.v:753|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=$0\led[3:0][2] Q=led[2]
.attr src "iceriver/catboard.v:753|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=$0\led[3:0][3] Q=led[3]
.attr src "iceriver/catboard.v:753|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clock D=$0\tone[7:0][0] E=glbl_tick_sec Q=tone[0]
.attr src "iceriver/catboard.v:753|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$false E=glbl_tick_sec Q=tone[1]
.attr src "iceriver/catboard.v:753|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$false E=glbl_tick_sec Q=tone[2]
.attr src "iceriver/catboard.v:753|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$false E=glbl_tick_sec Q=tone[3]
.attr src "iceriver/catboard.v:753|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=memmap_write_data[0] E=$abc$9589$n658 Q=ledreg[0]
.attr src "iceriver/catboard.v:735|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=memmap_write_data[1] E=$abc$9589$n658 Q=ledreg[1]
.attr src "iceriver/catboard.v:735|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=memmap_write_data[2] E=$abc$9589$n658 Q=ledreg[2]
.attr src "iceriver/catboard.v:735|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=memmap_write_data[3] E=$abc$9589$n658 Q=ledreg[3]
.attr src "iceriver/catboard.v:735|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=memmap_write_data[4] E=$abc$9589$n658 Q=ledreg[4]
.attr src "iceriver/catboard.v:735|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=memmap_write_data[5] E=$abc$9589$n658 Q=ledreg[5]
.attr src "iceriver/catboard.v:735|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=memmap_write_data[6] E=$abc$9589$n658 Q=ledreg[6]
.attr src "iceriver/catboard.v:735|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=memmap_write_data[7] E=$abc$9589$n658 Q=ledreg[7]
.attr src "iceriver/catboard.v:735|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clock D=$0\memmap_done[0:0] Q=memmap_done
.attr src "iceriver/catboard.v:735|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clock D=command_bridge0_packet[5][0] E=command_bridge0_state[3] Q=memmap_mem_addr[0]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=command_bridge0_packet[5][1] E=command_bridge0_state[3] Q=memmap_mem_addr[1]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=command_bridge0_packet[5][2] E=command_bridge0_state[3] Q=memmap_mem_addr[2]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=command_bridge0_packet[5][3] E=command_bridge0_state[3] Q=memmap_mem_addr[3]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=command_bridge0_packet[5][4] E=command_bridge0_state[3] Q=memmap_mem_addr[4]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=command_bridge0_packet[5][5] E=command_bridge0_state[3] Q=memmap_mem_addr[5]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=command_bridge0_packet[5][6] E=command_bridge0_state[3] Q=memmap_mem_addr[6]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=command_bridge0_packet[5][7] E=command_bridge0_state[3] Q=memmap_mem_addr[7]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=command_bridge0_packet[4][0] E=command_bridge0_state[3] Q=memmap_mem_addr[8]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=command_bridge0_packet[4][1] E=command_bridge0_state[3] Q=memmap_mem_addr[9]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=command_bridge0_packet[4][2] E=command_bridge0_state[3] Q=memmap_mem_addr[10]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=command_bridge0_packet[4][3] E=command_bridge0_state[3] Q=memmap_mem_addr[11]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=command_bridge0_packet[4][4] E=command_bridge0_state[3] Q=memmap_mem_addr[12]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=command_bridge0_packet[4][5] E=command_bridge0_state[3] Q=memmap_mem_addr[13]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=command_bridge0_packet[4][6] E=command_bridge0_state[3] Q=memmap_mem_addr[14]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=command_bridge0_packet[4][7] E=command_bridge0_state[3] Q=memmap_mem_addr[15]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=command_bridge0_packet[3][0] E=command_bridge0_state[3] Q=memmap_mem_addr[16]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=command_bridge0_packet[3][1] E=command_bridge0_state[3] Q=memmap_mem_addr[17]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=command_bridge0_packet[3][2] E=command_bridge0_state[3] Q=memmap_mem_addr[18]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=command_bridge0_packet[3][3] E=command_bridge0_state[3] Q=memmap_mem_addr[19]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=command_bridge0_packet[3][4] E=command_bridge0_state[3] Q=memmap_mem_addr[20]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=command_bridge0_packet[3][5] E=command_bridge0_state[3] Q=memmap_mem_addr[21]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=command_bridge0_packet[3][6] E=command_bridge0_state[3] Q=memmap_mem_addr[22]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=command_bridge0_packet[3][7] E=command_bridge0_state[3] Q=memmap_mem_addr[23]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=command_bridge0_packet[2][0] E=command_bridge0_state[3] Q=memmap_mem_addr[24]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=command_bridge0_packet[2][1] E=command_bridge0_state[3] Q=memmap_mem_addr[25]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=command_bridge0_packet[2][2] E=command_bridge0_state[3] Q=memmap_mem_addr[26]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=command_bridge0_packet[2][3] E=command_bridge0_state[3] Q=memmap_mem_addr[27]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=command_bridge0_packet[11][0] E=$abc$9589$n487 Q=memmap_write_data[0]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=command_bridge0_packet[11][1] E=$abc$9589$n487 Q=memmap_write_data[1]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=command_bridge0_packet[11][2] E=$abc$9589$n487 Q=memmap_write_data[2]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=command_bridge0_packet[11][3] E=$abc$9589$n487 Q=memmap_write_data[3]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=command_bridge0_packet[11][4] E=$abc$9589$n487 Q=memmap_write_data[4]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=command_bridge0_packet[11][5] E=$abc$9589$n487 Q=memmap_write_data[5]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=command_bridge0_packet[11][6] E=$abc$9589$n487 Q=memmap_write_data[6]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=command_bridge0_packet[11][7] E=$abc$9589$n487 Q=memmap_write_data[7]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\memmap_write[0:0] E=$abc$9589$n435 Q=memmap_write
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\memmap_read[0:0] E=$abc$9589$n432 Q=memmap_read
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\uartlite0_fifobus_write[0:0] E=$abc$9589$n429 Q=uartlite0_fifobus_write
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\uartlite0_fifobus_write_data[7:0][0] E=$0\uartlite0_fifobus_write[0:0] Q=uartlite0_fifobus_write_data[0]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\uartlite0_fifobus_write_data[7:0][1] E=$0\uartlite0_fifobus_write[0:0] Q=uartlite0_fifobus_write_data[1]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\uartlite0_fifobus_write_data[7:0][2] E=$0\uartlite0_fifobus_write[0:0] Q=uartlite0_fifobus_write_data[2]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\uartlite0_fifobus_write_data[7:0][3] E=$0\uartlite0_fifobus_write[0:0] Q=uartlite0_fifobus_write_data[3]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\uartlite0_fifobus_write_data[7:0][4] E=$0\uartlite0_fifobus_write[0:0] Q=uartlite0_fifobus_write_data[4]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\uartlite0_fifobus_write_data[7:0][5] E=$0\uartlite0_fifobus_write[0:0] Q=uartlite0_fifobus_write_data[5]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\uartlite0_fifobus_write_data[7:0][6] E=$0\uartlite0_fifobus_write[0:0] Q=uartlite0_fifobus_write_data[6]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\uartlite0_fifobus_write_data[7:0][7] E=$0\uartlite0_fifobus_write[0:0] Q=uartlite0_fifobus_write_data[7]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\command_bridge0_ready[0:0] E=$abc$9589$n428 Q=command_bridge0_ready
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0][0] E=$abc$9589$n419 Q=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[0]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0][1] E=$abc$9589$n419 Q=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[1]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0][2] E=$abc$9589$n419 Q=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[2]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0][3] E=$abc$9589$n419 Q=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[3]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0][4] E=$abc$9589$n419 Q=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[4]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0][5] E=$abc$9589$n419 Q=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[5]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0][6] E=$abc$9589$n419 Q=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[6]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7:0][7] E=$abc$9589$n419 Q=CATBOARD_COMMAND_BRIDGE0_BEH_STATE_MACHINE.bytecnt[7]
.attr src "iceriver/catboard.v:582|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[0] E=$abc$9589$n1204 Q=command_bridge0_packet[2][0] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[1] E=$abc$9589$n1204 Q=command_bridge0_packet[2][1] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[2] E=$abc$9589$n1204 Q=command_bridge0_packet[2][2] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[3] E=$abc$9589$n1204 Q=command_bridge0_packet[2][3] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[4] E=$abc$9589$n1204 Q=command_bridge0_packet[2][4] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[5] E=$abc$9589$n1204 Q=command_bridge0_packet[2][5] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[6] E=$abc$9589$n1204 Q=command_bridge0_packet[2][6] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=uartlite0_fifobus_read_data[7] E=$abc$9589$n1204 Q=command_bridge0_packet[2][7] R=$0$memwr$\command_bridge0_packet$iceriver/catboard.v:688$40_EN[7:0]$257[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\uartlite0_fbusrx_empty[0:0] E=$abc$9589$n502 Q=uartlite0_fbusrx_empty
.attr src "iceriver/catboard.v:459|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clock D=$abc$9589$n340 Q=uartlite0_uarttx0_state[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=$abc$9589$n261 Q=uartlite0_uarttx0_state[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=$abc$9589$n250 Q=uartlite0_uarttx0_state[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=$abc$9589$n247 Q=uartlite0_uarttx0_state[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=$abc$9589$n150 Q=uartlite0_uarttx0_state[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clock D=$0\uartlite0_fbustx_full[0:0] E=$abc$9589$n506 Q=uartlite0_fbustx_full
.attr src "iceriver/catboard.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\uartlite0_uarttx0_fbustx_empty[0:0] E=$abc$9589$n510 Q=uartlite0_uarttx0_fbustx_empty
.attr src "iceriver/catboard.v:362|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\uartlite0_tx[0:0] E=$abc$9589$n455 Q=uartlite0_tx
.attr src "iceriver/catboard.v:280|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_uarttx0_fbustx_read_data[0] E=$abc$9589$n514 Q=uartlite0_uarttx0_txbyte[0]
.attr src "iceriver/catboard.v:280|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_uarttx0_fbustx_read_data[1] E=$abc$9589$n514 Q=uartlite0_uarttx0_txbyte[1]
.attr src "iceriver/catboard.v:280|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_uarttx0_fbustx_read_data[2] E=$abc$9589$n514 Q=uartlite0_uarttx0_txbyte[2]
.attr src "iceriver/catboard.v:280|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_uarttx0_fbustx_read_data[3] E=$abc$9589$n514 Q=uartlite0_uarttx0_txbyte[3]
.attr src "iceriver/catboard.v:280|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_uarttx0_fbustx_read_data[4] E=$abc$9589$n514 Q=uartlite0_uarttx0_txbyte[4]
.attr src "iceriver/catboard.v:280|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_uarttx0_fbustx_read_data[5] E=$abc$9589$n514 Q=uartlite0_uarttx0_txbyte[5]
.attr src "iceriver/catboard.v:280|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_uarttx0_fbustx_read_data[6] E=$abc$9589$n514 Q=uartlite0_uarttx0_txbyte[6]
.attr src "iceriver/catboard.v:280|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_uarttx0_fbustx_read_data[7] E=$abc$9589$n514 Q=uartlite0_uarttx0_txbyte[7]
.attr src "iceriver/catboard.v:280|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clock D=$abc$9589$n512 Q=uartlite0_uarttx0_fbustx_read R=$abc$9589$n1
.attr src "iceriver/catboard.v:280|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clock D=$0\uartlite0_uarttx0_bitcnt[3:0][0] E=$abc$9589$n253 Q=uartlite0_uarttx0_bitcnt[0]
.attr src "iceriver/catboard.v:280|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\uartlite0_uarttx0_bitcnt[3:0][1] E=$abc$9589$n253 Q=uartlite0_uarttx0_bitcnt[1]
.attr src "iceriver/catboard.v:280|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\uartlite0_uarttx0_bitcnt[3:0][2] E=$abc$9589$n253 Q=uartlite0_uarttx0_bitcnt[2]
.attr src "iceriver/catboard.v:280|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\uartlite0_uarttx0_bitcnt[3:0][3] E=$abc$9589$n253 Q=uartlite0_uarttx0_bitcnt[3]
.attr src "iceriver/catboard.v:280|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clock D=$0\uartlite0_uartrx0_midbit[0:0] Q=uartlite0_uartrx0_midbit
.attr src "iceriver/catboard.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clock D=$0\uartlite0_uartrx0_rxinprog[0:0] E=$abc$9589$n517 Q=uartlite0_uartrx0_rxinprog
.attr src "iceriver/catboard.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clock D=uartlite0_syncro0_staps[2] Q=uartlite0_uartrx0_rxd
.attr src "iceriver/catboard.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clock D=$add$iceriver/catboard.v:269$101_Y[0] E=$abc$9589$n522 Q=uartlite0_uartrx0_mcnt[0] R=$0\uartlite0_uartrx0_rxinprog[0:0]
.attr src "iceriver/catboard.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=$abc$9589$n1111 E=$abc$9589$n528 Q=uartlite0_uartrx0_mcnt[1] R=$0\uartlite0_uartrx0_rxinprog[0:0]
.attr src "iceriver/catboard.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=$add$iceriver/catboard.v:269$101_Y[2] E=$abc$9589$n522 Q=uartlite0_uartrx0_mcnt[2] R=$0\uartlite0_uartrx0_rxinprog[0:0]
.attr src "iceriver/catboard.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=$add$iceriver/catboard.v:269$101_Y[3] E=$abc$9589$n522 Q=uartlite0_uartrx0_mcnt[3] R=$0\uartlite0_uartrx0_rxinprog[0:0]
.attr src "iceriver/catboard.v:259|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_syncro0_staps[2] E=$abc$9589$n534 Q=uartlite0_uartrx0_rxbyte[0]
.attr src "iceriver/catboard.v:217|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_syncro0_staps[2] E=$abc$9589$n538 Q=uartlite0_uartrx0_rxbyte[1]
.attr src "iceriver/catboard.v:217|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_syncro0_staps[2] E=$abc$9589$n542 Q=uartlite0_uartrx0_rxbyte[2]
.attr src "iceriver/catboard.v:217|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_syncro0_staps[2] E=$abc$9589$n546 Q=uartlite0_uartrx0_rxbyte[3]
.attr src "iceriver/catboard.v:217|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_syncro0_staps[2] E=$abc$9589$n550 Q=uartlite0_uartrx0_rxbyte[4]
.attr src "iceriver/catboard.v:217|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_syncro0_staps[2] E=$abc$9589$n554 Q=uartlite0_uartrx0_rxbyte[5]
.attr src "iceriver/catboard.v:217|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_syncro0_staps[2] E=$abc$9589$n560 Q=uartlite0_uartrx0_rxbyte[6]
.attr src "iceriver/catboard.v:217|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_syncro0_staps[2] E=$abc$9589$n564 Q=uartlite0_uartrx0_rxbyte[7]
.attr src "iceriver/catboard.v:217|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_uartrx0_rxbyte[0] E=$0\uartlite0_uartrx0_fbusrx_write[0:0] Q=uartlite0_uartrx0_fbusrx_write_data[0]
.attr src "iceriver/catboard.v:217|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_uartrx0_rxbyte[1] E=$0\uartlite0_uartrx0_fbusrx_write[0:0] Q=uartlite0_uartrx0_fbusrx_write_data[1]
.attr src "iceriver/catboard.v:217|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_uartrx0_rxbyte[2] E=$0\uartlite0_uartrx0_fbusrx_write[0:0] Q=uartlite0_uartrx0_fbusrx_write_data[2]
.attr src "iceriver/catboard.v:217|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_uartrx0_rxbyte[3] E=$0\uartlite0_uartrx0_fbusrx_write[0:0] Q=uartlite0_uartrx0_fbusrx_write_data[3]
.attr src "iceriver/catboard.v:217|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_uartrx0_rxbyte[4] E=$0\uartlite0_uartrx0_fbusrx_write[0:0] Q=uartlite0_uartrx0_fbusrx_write_data[4]
.attr src "iceriver/catboard.v:217|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_uartrx0_rxbyte[5] E=$0\uartlite0_uartrx0_fbusrx_write[0:0] Q=uartlite0_uartrx0_fbusrx_write_data[5]
.attr src "iceriver/catboard.v:217|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_uartrx0_rxbyte[6] E=$0\uartlite0_uartrx0_fbusrx_write[0:0] Q=uartlite0_uartrx0_fbusrx_write_data[6]
.attr src "iceriver/catboard.v:217|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=uartlite0_uartrx0_rxbyte[7] E=$0\uartlite0_uartrx0_fbusrx_write[0:0] Q=uartlite0_uartrx0_fbusrx_write_data[7]
.attr src "iceriver/catboard.v:217|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\uartlite0_uartrx0_bitcnt[3:0][0] E=$abc$9589$n457 Q=uartlite0_uartrx0_bitcnt[0]
.attr src "iceriver/catboard.v:217|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\uartlite0_uartrx0_bitcnt[3:0][1] E=$abc$9589$n457 Q=uartlite0_uartrx0_bitcnt[1]
.attr src "iceriver/catboard.v:217|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\uartlite0_uartrx0_bitcnt[3:0][2] E=$abc$9589$n457 Q=uartlite0_uartrx0_bitcnt[2]
.attr src "iceriver/catboard.v:217|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\uartlite0_uartrx0_bitcnt[3:0][3] E=$abc$9589$n457 Q=uartlite0_uartrx0_bitcnt[3]
.attr src "iceriver/catboard.v:217|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clock D=uartlite0_uartrx0_midbit Q=uartlite0_uartrx0_fbusrx_write R=$abc$9589$n3
.attr src "iceriver/catboard.v:217|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=$0\uartlite0_baudce16[0:0] Q=uartlite0_baudce16
.attr src "iceriver/catboard.v:199|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=$0\uartlite0_uartbaud0_cnt[14:0][0] Q=uartlite0_uartbaud0_cnt[0]
.attr src "iceriver/catboard.v:199|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clock D=$0\uartlite0_uartbaud0_cnt[14:0][1] E=$abc$9589$n571 Q=uartlite0_uartbaud0_cnt[1]
.attr src "iceriver/catboard.v:199|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\uartlite0_uartbaud0_cnt[14:0][2] E=$0\uartlite0_baudce16[0:0] Q=uartlite0_uartbaud0_cnt[2]
.attr src "iceriver/catboard.v:199|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\uartlite0_uartbaud0_cnt[14:0][3] E=$0\uartlite0_baudce16[0:0] Q=uartlite0_uartbaud0_cnt[3]
.attr src "iceriver/catboard.v:199|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\uartlite0_uartbaud0_cnt[14:0][4] E=$0\uartlite0_baudce16[0:0] Q=uartlite0_uartbaud0_cnt[4]
.attr src "iceriver/catboard.v:199|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clock D=$0\uartlite0_uartbaud0_cnt[14:0][5] Q=uartlite0_uartbaud0_cnt[5]
.attr src "iceriver/catboard.v:199|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clock D=$0\uartlite0_uartbaud0_cnt[14:0][6] E=$abc$9589$n573 Q=uartlite0_uartbaud0_cnt[6]
.attr src "iceriver/catboard.v:199|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clock D=$0\uartlite0_uartbaud0_cnt[14:0][7] Q=uartlite0_uartbaud0_cnt[7]
.attr src "iceriver/catboard.v:199|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=$0\uartlite0_uartbaud0_cnt[14:0][8] Q=uartlite0_uartbaud0_cnt[8]
.attr src "iceriver/catboard.v:199|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=$0\uartlite0_uartbaud0_cnt[14:0][9] Q=uartlite0_uartbaud0_cnt[9]
.attr src "iceriver/catboard.v:199|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=$0\uartlite0_uartbaud0_cnt[14:0][10] Q=uartlite0_uartbaud0_cnt[10]
.attr src "iceriver/catboard.v:199|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=$0\uartlite0_uartbaud0_cnt[14:0][11] Q=uartlite0_uartbaud0_cnt[11]
.attr src "iceriver/catboard.v:199|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=$0\uartlite0_uartbaud0_cnt[14:0][12] Q=uartlite0_uartbaud0_cnt[12]
.attr src "iceriver/catboard.v:199|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=$0\uartlite0_uartbaud0_cnt[14:0][13] Q=uartlite0_uartbaud0_cnt[13]
.attr src "iceriver/catboard.v:199|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=$0\uartlite0_uartbaud0_cnt[14:0][14] Q=uartlite0_uartbaud0_cnt[14]
.attr src "iceriver/catboard.v:199|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clock D=$abc$9589$n614 Q=uartlite0_baudce R=$abc$9589$n5
.attr src "iceriver/catboard.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clock D=$0\uartlite0_uartbaud0_cnt16[3:0][0] E=uartlite0_baudce16 Q=uartlite0_uartbaud0_cnt16[0]
.attr src "iceriver/catboard.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\uartlite0_uartbaud0_cnt16[3:0][1] E=$abc$9589$n576 Q=uartlite0_uartbaud0_cnt16[1]
.attr src "iceriver/catboard.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\uartlite0_uartbaud0_cnt16[3:0][2] E=uartlite0_baudce16 Q=uartlite0_uartbaud0_cnt16[2]
.attr src "iceriver/catboard.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$0\uartlite0_uartbaud0_cnt16[3:0][3] E=uartlite0_baudce16 Q=uartlite0_uartbaud0_cnt16[3]
.attr src "iceriver/catboard.v:177|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clock D=$0\glbl_tick_sec[0:0] Q=glbl_tick_sec
.attr src "iceriver/catboard.v:154|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clock D=$add$iceriver/catboard.v:147$62_Y[0] E=glbl_timer_ticks0_timer_counter0_overflow Q=glbl_timer_ticks0_seccnt[0] R=$abc$9589$n7
.attr src "iceriver/catboard.v:137|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=$abc$9589$n1107 E=$abc$9589$n582 Q=glbl_timer_ticks0_seccnt[1] R=$abc$9589$n7
.attr src "iceriver/catboard.v:137|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=$add$iceriver/catboard.v:147$62_Y[2] E=glbl_timer_ticks0_timer_counter0_overflow Q=glbl_timer_ticks0_seccnt[2] R=$abc$9589$n7
.attr src "iceriver/catboard.v:137|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=$add$iceriver/catboard.v:147$62_Y[3] E=glbl_timer_ticks0_timer_counter0_overflow Q=glbl_timer_ticks0_seccnt[3] R=$abc$9589$n7
.attr src "iceriver/catboard.v:137|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=$add$iceriver/catboard.v:147$62_Y[4] E=glbl_timer_ticks0_timer_counter0_overflow Q=glbl_timer_ticks0_seccnt[4] R=$abc$9589$n7
.attr src "iceriver/catboard.v:137|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=$add$iceriver/catboard.v:147$62_Y[5] E=glbl_timer_ticks0_timer_counter0_overflow Q=glbl_timer_ticks0_seccnt[5] R=$abc$9589$n7
.attr src "iceriver/catboard.v:137|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=$add$iceriver/catboard.v:147$62_Y[6] E=glbl_timer_ticks0_timer_counter0_overflow Q=glbl_timer_ticks0_seccnt[6] R=$abc$9589$n7
.attr src "iceriver/catboard.v:137|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=$add$iceriver/catboard.v:147$62_Y[7] E=glbl_timer_ticks0_timer_counter0_overflow Q=glbl_timer_ticks0_seccnt[7] R=$abc$9589$n7
.attr src "iceriver/catboard.v:137|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=$add$iceriver/catboard.v:147$62_Y[8] E=glbl_timer_ticks0_timer_counter0_overflow Q=glbl_timer_ticks0_seccnt[8] R=$abc$9589$n7
.attr src "iceriver/catboard.v:137|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=clock D=$add$iceriver/catboard.v:147$62_Y[9] E=glbl_timer_ticks0_timer_counter0_overflow Q=glbl_timer_ticks0_seccnt[9] R=$abc$9589$n7
.attr src "iceriver/catboard.v:137|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clock D=$0\glbl_timer_ticks0_timer_counter0_overflow[0:0] Q=glbl_timer_ticks0_timer_counter0_overflow
.attr src "iceriver/catboard.v:127|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clock D=$add$iceriver/catboard.v:120$55_Y[0] Q=glbl_timer_ticks0_mscnt[0] R=$abc$9589$n9
.attr src "iceriver/catboard.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=clock D=$abc$9589$n1105 E=glbl_timer_ticks0_mscnt[0] Q=glbl_timer_ticks0_mscnt[1] R=$abc$9589$n9
.attr src "iceriver/catboard.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clock D=$add$iceriver/catboard.v:120$55_Y[2] Q=glbl_timer_ticks0_mscnt[2] R=$abc$9589$n9
.attr src "iceriver/catboard.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clock D=$add$iceriver/catboard.v:120$55_Y[3] Q=glbl_timer_ticks0_mscnt[3] R=$abc$9589$n9
.attr src "iceriver/catboard.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clock D=$add$iceriver/catboard.v:120$55_Y[4] Q=glbl_timer_ticks0_mscnt[4] R=$abc$9589$n9
.attr src "iceriver/catboard.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clock D=$add$iceriver/catboard.v:120$55_Y[5] Q=glbl_timer_ticks0_mscnt[5] R=$abc$9589$n9
.attr src "iceriver/catboard.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clock D=$add$iceriver/catboard.v:120$55_Y[6] Q=glbl_timer_ticks0_mscnt[6] R=$abc$9589$n9
.attr src "iceriver/catboard.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clock D=$add$iceriver/catboard.v:120$55_Y[7] Q=glbl_timer_ticks0_mscnt[7] R=$abc$9589$n9
.attr src "iceriver/catboard.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clock D=$add$iceriver/catboard.v:120$55_Y[8] Q=glbl_timer_ticks0_mscnt[8] R=$abc$9589$n9
.attr src "iceriver/catboard.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clock D=$add$iceriver/catboard.v:120$55_Y[9] Q=glbl_timer_ticks0_mscnt[9] R=$abc$9589$n9
.attr src "iceriver/catboard.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clock D=$add$iceriver/catboard.v:120$55_Y[10] Q=glbl_timer_ticks0_mscnt[10] R=$abc$9589$n9
.attr src "iceriver/catboard.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clock D=$add$iceriver/catboard.v:120$55_Y[11] Q=glbl_timer_ticks0_mscnt[11] R=$abc$9589$n9
.attr src "iceriver/catboard.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clock D=$add$iceriver/catboard.v:120$55_Y[12] Q=glbl_timer_ticks0_mscnt[12] R=$abc$9589$n9
.attr src "iceriver/catboard.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clock D=$add$iceriver/catboard.v:120$55_Y[13] Q=glbl_timer_ticks0_mscnt[13] R=$abc$9589$n9
.attr src "iceriver/catboard.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clock D=$add$iceriver/catboard.v:120$55_Y[14] Q=glbl_timer_ticks0_mscnt[14] R=$abc$9589$n9
.attr src "iceriver/catboard.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clock D=$add$iceriver/catboard.v:120$55_Y[15] Q=glbl_timer_ticks0_mscnt[15] R=$abc$9589$n9
.attr src "iceriver/catboard.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clock D=$add$iceriver/catboard.v:120$55_Y[16] Q=glbl_timer_ticks0_mscnt[16] R=$abc$9589$n9
.attr src "iceriver/catboard.v:110|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.names command_bridge0_packet[5][0] command_bridge0_address[0]
1 1
.names command_bridge0_packet[5][1] command_bridge0_address[1]
1 1
.names command_bridge0_packet[5][2] command_bridge0_address[2]
1 1
.names command_bridge0_packet[5][3] command_bridge0_address[3]
1 1
.names command_bridge0_packet[5][4] command_bridge0_address[4]
1 1
.names command_bridge0_packet[5][5] command_bridge0_address[5]
1 1
.names command_bridge0_packet[5][6] command_bridge0_address[6]
1 1
.names command_bridge0_packet[5][7] command_bridge0_address[7]
1 1
.names command_bridge0_packet[4][0] command_bridge0_address[8]
1 1
.names command_bridge0_packet[4][1] command_bridge0_address[9]
1 1
.names command_bridge0_packet[4][2] command_bridge0_address[10]
1 1
.names command_bridge0_packet[4][3] command_bridge0_address[11]
1 1
.names command_bridge0_packet[4][4] command_bridge0_address[12]
1 1
.names command_bridge0_packet[4][5] command_bridge0_address[13]
1 1
.names command_bridge0_packet[4][6] command_bridge0_address[14]
1 1
.names command_bridge0_packet[4][7] command_bridge0_address[15]
1 1
.names command_bridge0_packet[3][0] command_bridge0_address[16]
1 1
.names command_bridge0_packet[3][1] command_bridge0_address[17]
1 1
.names command_bridge0_packet[3][2] command_bridge0_address[18]
1 1
.names command_bridge0_packet[3][3] command_bridge0_address[19]
1 1
.names command_bridge0_packet[3][4] command_bridge0_address[20]
1 1
.names command_bridge0_packet[3][5] command_bridge0_address[21]
1 1
.names command_bridge0_packet[3][6] command_bridge0_address[22]
1 1
.names command_bridge0_packet[3][7] command_bridge0_address[23]
1 1
.names command_bridge0_packet[2][0] command_bridge0_address[24]
1 1
.names command_bridge0_packet[2][1] command_bridge0_address[25]
1 1
.names command_bridge0_packet[2][2] command_bridge0_address[26]
1 1
.names command_bridge0_packet[2][3] command_bridge0_address[27]
1 1
.names command_bridge0_packet[2][4] command_bridge0_address[28]
1 1
.names command_bridge0_packet[2][5] command_bridge0_address[29]
1 1
.names command_bridge0_packet[2][6] command_bridge0_address[30]
1 1
.names command_bridge0_packet[2][7] command_bridge0_address[31]
1 1
.names command_bridge0_packet[11][0] command_bridge0_data[0]
1 1
.names command_bridge0_packet[11][1] command_bridge0_data[1]
1 1
.names command_bridge0_packet[11][2] command_bridge0_data[2]
1 1
.names command_bridge0_packet[11][3] command_bridge0_data[3]
1 1
.names command_bridge0_packet[11][4] command_bridge0_data[4]
1 1
.names command_bridge0_packet[11][5] command_bridge0_data[5]
1 1
.names command_bridge0_packet[11][6] command_bridge0_data[6]
1 1
.names command_bridge0_packet[11][7] command_bridge0_data[7]
1 1
.names command_bridge0_packet[10][0] command_bridge0_data[8]
1 1
.names command_bridge0_packet[10][1] command_bridge0_data[9]
1 1
.names command_bridge0_packet[10][2] command_bridge0_data[10]
1 1
.names command_bridge0_packet[10][3] command_bridge0_data[11]
1 1
.names command_bridge0_packet[10][4] command_bridge0_data[12]
1 1
.names command_bridge0_packet[10][5] command_bridge0_data[13]
1 1
.names command_bridge0_packet[10][6] command_bridge0_data[14]
1 1
.names command_bridge0_packet[10][7] command_bridge0_data[15]
1 1
.names command_bridge0_packet[9][0] command_bridge0_data[16]
1 1
.names command_bridge0_packet[9][1] command_bridge0_data[17]
1 1
.names command_bridge0_packet[9][2] command_bridge0_data[18]
1 1
.names command_bridge0_packet[9][3] command_bridge0_data[19]
1 1
.names command_bridge0_packet[9][4] command_bridge0_data[20]
1 1
.names command_bridge0_packet[9][5] command_bridge0_data[21]
1 1
.names command_bridge0_packet[9][6] command_bridge0_data[22]
1 1
.names command_bridge0_packet[9][7] command_bridge0_data[23]
1 1
.names command_bridge0_packet[8][0] command_bridge0_data[24]
1 1
.names command_bridge0_packet[8][1] command_bridge0_data[25]
1 1
.names command_bridge0_packet[8][2] command_bridge0_data[26]
1 1
.names command_bridge0_packet[8][3] command_bridge0_data[27]
1 1
.names command_bridge0_packet[8][4] command_bridge0_data[28]
1 1
.names command_bridge0_packet[8][5] command_bridge0_data[29]
1 1
.names command_bridge0_packet[8][6] command_bridge0_data[30]
1 1
.names command_bridge0_packet[8][7] command_bridge0_data[31]
1 1
.names $undef memmap_write_data[8]
1 1
.names $undef memmap_write_data[9]
1 1
.names $undef memmap_write_data[10]
1 1
.names $undef memmap_write_data[11]
1 1
.names $undef memmap_write_data[12]
1 1
.names $undef memmap_write_data[13]
1 1
.names $undef memmap_write_data[14]
1 1
.names $undef memmap_write_data[15]
1 1
.names $undef memmap_write_data[16]
1 1
.names $undef memmap_write_data[17]
1 1
.names $undef memmap_write_data[18]
1 1
.names $undef memmap_write_data[19]
1 1
.names $undef memmap_write_data[20]
1 1
.names $undef memmap_write_data[21]
1 1
.names $undef memmap_write_data[22]
1 1
.names $undef memmap_write_data[23]
1 1
.names $undef memmap_write_data[24]
1 1
.names $undef memmap_write_data[25]
1 1
.names $undef memmap_write_data[26]
1 1
.names $undef memmap_write_data[27]
1 1
.names $undef memmap_write_data[28]
1 1
.names $undef memmap_write_data[29]
1 1
.names $undef memmap_write_data[30]
1 1
.names $undef memmap_write_data[31]
1 1
.names $undef tone[4]
1 1
.names $undef tone[5]
1 1
.names $undef tone[6]
1 1
.names $undef tone[7]
1 1
.names uartlite0_syncro1_staps[2] uart_tx
1 1
.names uartlite0_fifobus_read_data[0] uartlite0_fbusrx_read_data[0]
1 1
.names uartlite0_fifobus_read_data[1] uartlite0_fbusrx_read_data[1]
1 1
.names uartlite0_fifobus_read_data[2] uartlite0_fbusrx_read_data[2]
1 1
.names uartlite0_fifobus_read_data[3] uartlite0_fbusrx_read_data[3]
1 1
.names uartlite0_fifobus_read_data[4] uartlite0_fbusrx_read_data[4]
1 1
.names uartlite0_fifobus_read_data[5] uartlite0_fbusrx_read_data[5]
1 1
.names uartlite0_fifobus_read_data[6] uartlite0_fbusrx_read_data[6]
1 1
.names uartlite0_fifobus_read_data[7] uartlite0_fbusrx_read_data[7]
1 1
.names uartlite0_fifobus_write_data[0] uartlite0_fbustx_write_data[0]
1 1
.names uartlite0_fifobus_write_data[1] uartlite0_fbustx_write_data[1]
1 1
.names uartlite0_fifobus_write_data[2] uartlite0_fbustx_write_data[2]
1 1
.names uartlite0_fifobus_write_data[3] uartlite0_fbustx_write_data[3]
1 1
.names uartlite0_fifobus_write_data[4] uartlite0_fbustx_write_data[4]
1 1
.names uartlite0_fifobus_write_data[5] uartlite0_fbustx_write_data[5]
1 1
.names uartlite0_fifobus_write_data[6] uartlite0_fbustx_write_data[6]
1 1
.names uartlite0_fifobus_write_data[7] uartlite0_fbustx_write_data[7]
1 1
.names uartlite0_fbusrx_empty uartlite0_fifobus_empty
1 1
.names uartlite0_fbustx_full uartlite0_fifobus_full
1 1
.names uartlite0_syncro0_staps[2] uartlite0_rx
1 1
.end
