Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b6057c5422cb420a9bf8cfb4f168c68d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot VGA_tb_2_behav xil_defaultlib.VGA_tb_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/wrk/2018.3/continuous/2018_12_06_2405991/data/verilog/src/unisims/RAMB18E1.v" Line 68. Module RAMB18E1(INIT_00=256'b010,READ_WIDTH_A=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.3/continuous/2018_12_06_2405991/data/verilog/src/unisims/RAMB18E1.v" Line 1076. Module RB18_INTERNAL_VLOG(READ_WIDTH_A=1,INIT_00=256'b010,BRAM_SIZE=18) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.3/continuous/2018_12_06_2405991/data/verilog/src/unisims/RAMB18E1.v" Line 68. Module RAMB18E1(INIT_00=256'b011,READ_WIDTH_A=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.3/continuous/2018_12_06_2405991/data/verilog/src/unisims/RAMB18E1.v" Line 1076. Module RB18_INTERNAL_VLOG(READ_WIDTH_A=1,INIT_00=256'b011,BRAM_SIZE=18) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.3/continuous/2018_12_06_2405991/data/verilog/src/unisims/RAMB18E1.v" Line 68. Module RAMB18E1(INIT_00=256'b0100,READ_WIDTH_A=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.3/continuous/2018_12_06_2405991/data/verilog/src/unisims/RAMB18E1.v" Line 1076. Module RB18_INTERNAL_VLOG(READ_WIDTH_A=1,INIT_00=256'b0100,BRAM_SIZE=18) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.3/continuous/2018_12_06_2405991/data/verilog/src/unisims/MMCME2_BASE.v" Line 25. Module MMCME2_BASE(CLKFBOUT_MULT_F=6.0,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE_F=24.0,DIVCLK_DIVIDE=32'sb01) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.3/continuous/2018_12_06_2405991/data/verilog/src/unisims/MMCME2_ADV.v" Line 123. Module MMCME2_ADV(CLKFBOUT_MULT_F=6.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=10.0,CLKOUT0_DIVIDE_F=24.0,DIVCLK_DIVIDE=32'sb01) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/panag/Desktop/GitHub/Repositories/Vivado-Code/Lab3/lab3_project/lab3_project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.GUCounter(BITS=2)
Compiling module xil_defaultlib.GUCounter(BITS=3)
Compiling module xil_defaultlib.GUCounter(BITS=7)
Compiling module xil_defaultlib.PixelAddrGenerator
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b010,READ_W...
Compiling module xil_defaultlib.G_BRAM
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b011,READ_W...
Compiling module xil_defaultlib.R_BRAM
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0100,READ_...
Compiling module xil_defaultlib.B_BRAM
Compiling module xil_defaultlib.getPixel
Compiling module xil_defaultlib.GUCounter
Compiling module xil_defaultlib.GUCounter(BITS=19)
Compiling module xil_defaultlib.VGASync
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=6.0,C...
Compiling module unisims_ver.MMCME2_BASE(CLKFBOUT_MULT_F=6.0,...
Compiling module xil_defaultlib.ClockGenerator
Compiling module xil_defaultlib.VGAC
Compiling module xil_defaultlib.VGA_tb_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot VGA_tb_2_behav
