#type; TWI

#base; TWI0 0x05002000
#base; TWI1 0x05002400
#base; TWI2 0x05002800
#base; TWI3 0x05002C00
#base; R_TWI0	0x07081400; S_TWI0
#base; R_TWI1	0x07081800; S_TWI1

#irq; TWI0 39
#irq; TWI1 40
#irq; TWI2 41
#irq; TWI3 42
#irq; R_TWI0 145
#irq; R_TWI1 146

#regdef; TWI_ADDR; 0x0000; TWI Slave Address Register
#regdef; TWI_XADDR; 0x0004; TWI Extended Slave Address Register
#regdef; TWI_DATA; 0x0008; TWI Data Byte Register
#regdef; TWI_CNTR; 0x000C; TWI Control Register
#regdef; TWI_STAT; 0x0010; TWI Status Register
#regdef; TWI_CCR; 0x0014; TWI Clock Control Register
#regdef; TWI_SRST; 0x0018; TWI Software Reset Register
#regdef; TWI_EFR; 0x001C; TWI Enhance Feature Register
#regdef; TWI_LCR; 0x0020; TWI Line Control Register
#regdef; TWI_DRV_CTRL; 0x0200; TWI_DRV Control Register
#regdef; TWI_DRV_CFG; 0x0204; TWI_DRV Transmission Configuration Register
#regdef; TWI_DRV_SLV; 0x0208; TWI_DRV Slave ID Register
#regdef; TWI_DRV_FMT; 0x020C; TWI_DRV Packet Format Register
#regdef; TWI_DRV_BUS_CTRL; 0x0210; TWI_DRV Bus Control Register
#regdef; TWI_DRV_INT_CTRL; 0x0214; TWI_DRV Interrupt Control Register
#regdef; TWI_DRV_DMA_CFG; 0x0218; TWI_DRV DMA Configure Register
#regdef; TWI_DRV_FIFO_CON; 0x021C; TWI_DRV FIFO Content Register
#regdef; TWI_DRV_SEND_FIFO_ACC; 0x0300; TWI_DRV Send Data FIFO Access Register
#regdef; TWI_DRV_RECV_FIFO_ACC; 0x0304; TWI_DRV Receive Data FIFO Access Register

#regdef; padding 0; 0x400; set size
#typeend;
