CxlResult:/media/design/fpga/SREG/xilinxcorelib/.cxl.vhdl.xilinxcorelib.xilinxcorelib.lin64.rpt =
	ExecutionPlatform = lin64 ,
	SourceLibrary = xilinxcorelib ,
	SourcePath = /media/storage/opt/xilinx/14.7/ISE_DS/ISE/vhdl/src/XilinxCoreLib ,
	Simulator = ncsim ,
	SimulatorVersion = 15.10-s002 ,
	CompiledLibrary = xilinxcorelib ,
	CompiledPath = /media/design/fpga/SREG/xilinxcorelib ,
	Timestamp = Tue Sep  6 10:32:41 2016 ,
	Time = 1473154361 ,
	Language = vhdl ,
	XilinxBuildNumber = P.20131013 ,
	XilinxVersion = 14.7 ,
	LogFile = /media/design/fpga/SREG/xilinxcorelib/.cxl.vhdl.xilinxcorelib.xilinxcorelib.lin64.log ,
	NumOfErrors = 1 ,
	NumOfWarnings = 0 ,
	Error = /opt/cadence/INCISIVE151/tools.lnx86/bin/ncvhdl -MESSAGES -v93 -RELAX -NOLOG -CDSLIB cds.lib -HDLVAR hdl.var -work xilinxcorelib -f /media/design/fpga/SREG/xilinxcorelib/.cxl.vhdl.xilinxcorelib.xilinxcorelib.lin64.cmf ,

