$date
	Sat Oct 11 06:19:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module four_mux_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & s0 $end
$var reg 1 ' s1 $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 ! out $end
$var wire 1 & s0 $end
$var wire 1 ' s1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#5
1'
1%
#10
1!
0'
1&
0%
1$
#15
1'
1%
#20
0!
0'
0&
0%
0$
1#
#25
1!
1'
1%
#30
0'
1&
0%
1$
#35
1'
1%
#40
1!
0'
0&
0%
0$
0#
1"
#45
0!
1'
1%
#50
1!
0'
1&
0%
1$
#55
1'
1%
#60
1!
0'
0&
0%
0$
1#
#65
1'
1%
#70
0'
1&
0%
1$
#75
1'
1%
