## Transceiver - SFP interface
## =============================================================================
##	Bank:						13, 15
##		VCCO:					1,8V (VCC1V8_FPGA)
##	Location:				P3
##		IÂ²C-Address:	0xA0 (1010 000xb)
NET "VC707_SFP_TX_Disable_n"						LOC = "AP33" | IOSTANDARD = LVCMOS18; ## ; low-active; external 4k7 pullup resistor; level shifted by Q4 (NDS331N)
NET "VC707_SFP_LossOfSignal"						LOC = "BB38" | IOSTANDARD = LVCMOS18; ## ; high-active; external 4k7 pullup resistor; level shifted by U69 (SN74AVC1T45)

## SGMII LVDS signal-pairs
## --------------------------
##	Bank:						113
##	ReferenceClock
##		Location:			P3
NET "VC707_SFP_TX_p"									LOC = "AM4";													##
NET "VC707_SFP_TX_n"									LOC = "AM3";													##
NET "VC707_SFP_RX_p"									LOC = "AL6";													##
NET "VC707_SFP_RX_n"									LOC = "AL5";													##

## Ignore timings on async I/O pins
NET "VC707_SFP_TX_Disable_n"						TIG;
NET "VC707_SFP_LossOfSignal"						TIG;
