$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  8 # in_x [7:0] $end
  $var wire  8 $ in_y [7:0] $end
  $var wire  8 % out_c [7:0] $end
  $scope module nfulladder $end
   $var wire  8 # in_x [7:0] $end
   $var wire  8 $ in_y [7:0] $end
   $var wire  8 % out_c [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b00000000 #
b00000000 $
b00000000 %
#2
b11111111 #
b11111111 $
b11111110 %
#3
b00000000 #
b11111111 %
#4
