-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "01/17/2024 10:54:15"

-- 
-- Device: Altera EP3C16F484C6 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIII;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIII.CYCLONEIII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	FPGAmoduleOfFaultTolerantUnit IS
    PORT (
	clk : IN std_logic;
	start_stop : IN std_logic;
	tx_pin : OUT std_logic
	);
END FPGAmoduleOfFaultTolerantUnit;

-- Design Ports Information
-- tx_pin	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- start_stop	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF FPGAmoduleOfFaultTolerantUnit IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_start_stop : std_logic;
SIGNAL ww_tx_pin : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \tx_counter[3]~38_combout\ : std_logic;
SIGNAL \tx_counter[5]~42_combout\ : std_logic;
SIGNAL \tx_counter[6]~44_combout\ : std_logic;
SIGNAL \tx_counter[19]~70_combout\ : std_logic;
SIGNAL \tx_counter[21]~74_combout\ : std_logic;
SIGNAL \tx_counter[22]~76_combout\ : std_logic;
SIGNAL \tx_counter[27]~86_combout\ : std_logic;
SIGNAL \NoTMR_instance|Add1~48_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~34_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~36_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~40_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~42_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~34_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~40_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~36_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~40_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~42_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~34_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~36_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~38_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~34_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~36_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~44_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~34_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~44_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~46_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~48_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~42_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~52_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~54_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~56_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~48_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~36_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~38_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~44_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~48_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~52_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~54_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~36_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~40_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~46_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~54_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~58_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~60_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT34\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT35\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT1\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT2\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT3\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT4\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT9\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT12\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT13\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT14\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT15\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT16\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT17\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT18\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT19\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT20\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT21\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT22\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT23\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT24\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT25\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT26\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~0\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~1\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~2\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~3\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~4\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~5\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~6\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~7\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~8\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~dataout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT5\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT6\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT7\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT8\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT10\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT11\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT12\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT13\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT14\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT15\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT16\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT17\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT18\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT19\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT20\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT21\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT22\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT23\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT24\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT25\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT26\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT27\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT28\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT29\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT30\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~0\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~1\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~2\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~3\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~4\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_2~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_2~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_2~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_2~23\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_2~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_2~25\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_2~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_1~25\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_1~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~38_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~38_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~36_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~40_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~42_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~44_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~38_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~42_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~34_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~36_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~46_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~48_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~52_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~36_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~42_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~52_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~34_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~36_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~38_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~46_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~52_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~56_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~34_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~44_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~36_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~50_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~60_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~46_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~54_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~58_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~60_combout\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[4]~40_combout\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[5]~42_combout\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[10]~52_combout\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[12]~56_combout\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[13]~59\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[14]~60_combout\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[14]~61\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[15]~62_combout\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[15]~63\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[16]~64_combout\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[16]~65\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[17]~66_combout\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[17]~67\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[18]~68_combout\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[18]~69\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[19]~70_combout\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[19]~71\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[20]~72_combout\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[20]~73\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[21]~74_combout\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[21]~75\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[22]~76_combout\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[22]~77\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[23]~78_combout\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[23]~79\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[24]~80_combout\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[24]~81\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[25]~82_combout\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[25]~83\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[26]~84_combout\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[26]~85\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[27]~86_combout\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[27]~87\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[28]~88_combout\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[28]~89\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[29]~90_combout\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[29]~91\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[30]~92_combout\ : std_logic;
SIGNAL \LessThan0~0_combout\ : std_logic;
SIGNAL \LessThan0~5_combout\ : std_logic;
SIGNAL \Mux0~0_combout\ : std_logic;
SIGNAL \Mux0~1_combout\ : std_logic;
SIGNAL \Mux0~2_combout\ : std_logic;
SIGNAL \Mux0~3_combout\ : std_logic;
SIGNAL \Mux0~4_combout\ : std_logic;
SIGNAL \Mux0~5_combout\ : std_logic;
SIGNAL \Mux0~6_combout\ : std_logic;
SIGNAL \Mux0~7_combout\ : std_logic;
SIGNAL \tx_out~0_combout\ : std_logic;
SIGNAL \Mux0~10_combout\ : std_logic;
SIGNAL \Mux0~14_combout\ : std_logic;
SIGNAL \Mux0~21_combout\ : std_logic;
SIGNAL \Mux0~23_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~13_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~15_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|process_3~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Equal25~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Equal25~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Equal25~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|fault_tact_seed[18]~_Duplicate_1_q\ : std_logic;
SIGNAL \NoTMR_instance|fault_tact_seed[19]~_Duplicate_1_q\ : std_logic;
SIGNAL \NoTMR_instance|Equal25~11_combout\ : std_logic;
SIGNAL \NoTMR_instance|fault_tact_seed[20]~_Duplicate_1_q\ : std_logic;
SIGNAL \NoTMR_instance|fault_tact_seed[21]~_Duplicate_1_q\ : std_logic;
SIGNAL \NoTMR_instance|Equal25~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|fault_tact_seed[22]~_Duplicate_1_q\ : std_logic;
SIGNAL \NoTMR_instance|fault_tact_seed[23]~_Duplicate_1_q\ : std_logic;
SIGNAL \NoTMR_instance|Equal25~13_combout\ : std_logic;
SIGNAL \NoTMR_instance|Equal25~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|fault_tact_seed[24]~_Duplicate_1_q\ : std_logic;
SIGNAL \NoTMR_instance|fault_tact_seed[25]~_Duplicate_1_q\ : std_logic;
SIGNAL \NoTMR_instance|Equal25~15_combout\ : std_logic;
SIGNAL \NoTMR_instance|fault_tact_seed[26]~_Duplicate_1_q\ : std_logic;
SIGNAL \NoTMR_instance|fault_tact_seed[27]~_Duplicate_1_q\ : std_logic;
SIGNAL \NoTMR_instance|Equal25~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|fault_tact_seed[28]~_Duplicate_1_q\ : std_logic;
SIGNAL \NoTMR_instance|fault_tact_seed[29]~_Duplicate_1_q\ : std_logic;
SIGNAL \NoTMR_instance|Equal25~17_combout\ : std_logic;
SIGNAL \NoTMR_instance|fault_tact_seed[30]~_Duplicate_1_q\ : std_logic;
SIGNAL \NoTMR_instance|Equal25~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Equal25~19_combout\ : std_logic;
SIGNAL \NoTMR_instance|process_3~1_combout\ : std_logic;
SIGNAL \NoTMR_instance|process_3~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|process_3~3_combout\ : std_logic;
SIGNAL \NoTMR_instance|process_3~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|process_3~5_combout\ : std_logic;
SIGNAL \NoTMR_instance|process_3~9_combout\ : std_logic;
SIGNAL \NoTMR_instance|process_3~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|process_3~11_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~17_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~19_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~20_combout\ : std_logic;
SIGNAL \GTMR_instance|temp_simulation_completed~2_combout\ : std_logic;
SIGNAL \GTMR_instance|temp_simulation_completed~5_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~23_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~25_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~27_combout\ : std_logic;
SIGNAL \NoTMR_instance|process_3~13_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~29_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~31_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~33_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~34_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~35_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~36_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~38_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~39_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~42_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~43_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~44_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~48_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~50_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~51_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~52_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~53_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~55_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~60_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~64_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~65_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~66_combout\ : std_logic;
SIGNAL \NoTMR_instance|process_3~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|process_3~21_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~68_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~69_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~73_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~74_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~75_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~85_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~88_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~89_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~90_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[132]~859_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[131]~861_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[130]~863_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[129]~864_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[128]~866_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[164]~870_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[163]~872_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[161]~876_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[160]~878_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[198]~879_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[196]~881_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[194]~883_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[193]~884_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[192]~886_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[230]~889_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[229]~890_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[227]~892_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[225]~895_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[224]~897_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[260]~902_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[257]~906_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[256]~908_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[294]~912_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[289]~918_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[288]~920_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[330]~921_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[329]~922_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[327]~924_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[326]~925_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[325]~926_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[323]~928_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[321]~930_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[320]~933_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[358]~939_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[357]~940_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[353]~945_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[352]~946_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[396]~948_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[395]~949_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[391]~953_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[388]~956_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[386]~958_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[384]~961_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[427]~965_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[426]~966_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[425]~967_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[420]~972_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[418]~974_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[417]~976_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[416]~977_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[462]~979_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[458]~983_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[457]~984_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[454]~987_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[453]~988_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[450]~991_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[449]~993_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[448]~995_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[495]~996_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[493]~998_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[488]~1003_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[483]~1008_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[481]~1011_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[480]~1012_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[524]~1018_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[523]~1019_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[522]~1020_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[518]~1024_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[516]~1026_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[512]~1032_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[556]~1038_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[552]~1042_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[549]~1045_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[548]~1046_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[546]~1048_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[545]~1050_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[544]~1051_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[591]~1056_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[590]~1057_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[587]~1060_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[586]~1061_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[585]~1062_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[584]~1063_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[583]~1064_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[579]~1068_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[578]~1069_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[576]~1072_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[627]~1074_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[624]~1077_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[623]~1078_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[621]~1080_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[620]~1081_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[619]~1082_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[618]~1083_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[615]~1086_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[614]~1087_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[613]~1088_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[611]~1090_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[610]~1091_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[609]~1093_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[608]~1095_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[657]~1099_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[656]~1100_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[655]~1101_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[652]~1104_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[651]~1105_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[650]~1106_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[649]~1107_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[648]~1108_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[647]~1109_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[645]~1111_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[644]~1112_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[642]~1114_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[641]~1116_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[640]~1118_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[693]~1119_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[692]~1120_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[691]~1121_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[690]~1122_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[689]~1123_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[685]~1127_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[682]~1130_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[679]~1133_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[677]~1135_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[675]~1137_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[674]~1138_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[673]~1140_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[672]~1142_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[726]~1143_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[724]~1145_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[722]~1147_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[721]~1148_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[720]~1149_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[718]~1151_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[717]~1152_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[715]~1154_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[714]~1155_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[713]~1156_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[711]~1158_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[708]~1161_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[707]~1162_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[705]~1164_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[704]~1166_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[759]~1168_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[757]~1170_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[756]~1171_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[754]~1173_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[753]~1174_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[751]~1176_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[750]~1177_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[749]~1178_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[748]~1179_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[745]~1182_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[743]~1184_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[741]~1186_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[740]~1187_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[736]~1192_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[788]~1198_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[786]~1200_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[779]~1207_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[777]~1209_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[776]~1210_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[775]~1211_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[774]~1212_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[771]~1215_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[769]~1218_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[768]~1219_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[815]~1231_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[813]~1233_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[811]~1235_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[809]~1237_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[808]~1238_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[806]~1240_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[803]~1243_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[801]~1245_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[800]~1247_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[858]~1249_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[855]~1252_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[854]~1253_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[850]~1257_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[849]~1258_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[840]~1267_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[834]~1273_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[833]~1275_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[832]~1277_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[891]~1278_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[890]~1279_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[888]~1281_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[887]~1282_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[881]~1288_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[878]~1291_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[877]~1292_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[875]~1294_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[873]~1296_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[872]~1297_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[869]~1300_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[864]~1306_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[924]~1308_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[923]~1309_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[922]~1310_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[919]~1313_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[918]~1314_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[917]~1315_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[916]~1316_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[913]~1319_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[912]~1320_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[909]~1323_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[905]~1327_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[903]~1329_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[902]~1330_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[898]~1334_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[896]~1337_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[956]~1340_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[953]~1343_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[952]~1344_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[951]~1345_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[949]~1347_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[945]~1351_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[944]~1352_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[943]~1353_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[941]~1355_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[940]~1356_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[939]~1357_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[938]~1358_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[934]~1362_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[931]~1365_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[930]~1366_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[929]~1368_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[928]~1369_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[987]~1378_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[986]~1379_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[984]~1381_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[982]~1383_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[979]~1386_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[978]~1387_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[974]~1391_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[973]~1392_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[966]~1399_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[528]~838_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[527]~840_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[526]~843_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[525]~844_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[524]~846_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[523]~849_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[522]~850_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[521]~852_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[520]~855_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[519]~857_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[518]~859_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[517]~861_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[516]~862_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[515]~864_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[514]~866_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[513]~868_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[512]~871_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[560]~873_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[557]~876_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[556]~877_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[553]~880_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[552]~881_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[549]~884_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[548]~885_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[544]~889_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[593]~892_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[591]~894_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[590]~895_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[589]~896_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[587]~898_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[586]~899_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[583]~902_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[580]~905_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[578]~907_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[577]~908_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[576]~909_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[627]~911_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[626]~912_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[625]~913_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[620]~918_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[619]~919_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[612]~926_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[611]~927_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[608]~931_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[660]~932_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[659]~933_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[657]~935_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[654]~938_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[650]~942_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[649]~943_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[648]~944_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[647]~945_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[643]~949_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[642]~950_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[640]~953_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[691]~956_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[687]~960_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[686]~961_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[683]~964_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[682]~965_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[681]~966_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[679]~968_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[678]~969_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[676]~971_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[675]~972_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[673]~974_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[672]~976_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[726]~977_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[725]~978_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[724]~979_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[723]~980_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[722]~981_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[721]~982_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[719]~984_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[718]~985_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[713]~990_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[707]~996_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[704]~1000_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[756]~1004_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[755]~1005_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[754]~1006_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[753]~1007_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[748]~1012_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[745]~1015_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[744]~1016_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[741]~1019_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[737]~1023_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[736]~1024_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[788]~1030_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[787]~1031_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[784]~1034_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[781]~1037_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[780]~1038_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[778]~1040_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[775]~1043_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[774]~1044_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[771]~1047_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[770]~1048_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[769]~1049_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[768]~1050_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[824]~1053_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[821]~1056_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[819]~1058_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[818]~1059_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[817]~1060_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[812]~1065_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[811]~1066_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[805]~1072_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[804]~1073_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[802]~1075_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[801]~1076_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[800]~1078_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[858]~1079_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[856]~1081_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[855]~1082_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[854]~1083_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[851]~1086_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[849]~1088_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[847]~1090_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[842]~1095_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[839]~1098_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[838]~1099_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[836]~1101_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[835]~1102_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[832]~1106_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[890]~1108_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[889]~1109_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[886]~1112_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[885]~1113_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[882]~1116_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[881]~1117_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[876]~1122_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[866]~1132_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[865]~1133_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[864]~1134_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[924]~1136_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[922]~1138_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[919]~1141_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[916]~1144_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[914]~1146_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[913]~1147_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[912]~1148_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[909]~1151_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[908]~1152_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[906]~1154_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[905]~1155_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[904]~1156_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[900]~1160_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[898]~1162_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[896]~1164_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[957]~1166_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[951]~1172_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[950]~1173_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[949]~1174_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[945]~1178_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[944]~1179_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[942]~1181_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[941]~1182_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[939]~1184_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[938]~1185_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[935]~1188_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[934]~1189_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[929]~1194_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[928]~1195_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[960]~1197_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[990]~1199_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[985]~1204_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[978]~1211_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[970]~1219_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[967]~1222_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[965]~1224_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[963]~1226_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1021]~1409_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1019]~1411_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1015]~1415_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1012]~1418_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1010]~1420_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1007]~1423_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1000]~1430_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[998]~1432_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~91_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~92_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~93_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~94_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~95_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~96_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[226]~1445_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[259]~1451_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[292]~1458_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[359]~1474_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[356]~1477_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[392]~1484_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[390]~1486_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[389]~1487_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[422]~1498_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[490]~1521_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[486]~1525_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[482]~1529_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[526]~1532_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[521]~1537_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[519]~1539_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[559]~1547_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[554]~1552_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[592]~1563_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[589]~1566_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[625]~1580_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[653]~1603_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[643]~1613_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[686]~1622_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[683]~1625_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[676]~1632_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[725]~1636_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[723]~1638_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[719]~1642_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[716]~1645_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[709]~1652_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[706]~1655_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[758]~1657_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[752]~1663_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[747]~1668_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[746]~1669_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[744]~1671_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[739]~1676_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[790]~1680_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[789]~1681_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[787]~1683_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[785]~1685_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[781]~1689_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[778]~1692_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[772]~1698_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[823]~1703_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[822]~1704_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[820]~1706_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[819]~1707_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[818]~1708_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[814]~1712_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[812]~1714_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[805]~1721_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[804]~1722_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[856]~1727_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[853]~1730_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[851]~1732_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[847]~1736_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[846]~1737_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[845]~1738_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[842]~1741_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[838]~1745_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[837]~1746_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[836]~1747_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[882]~1759_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[879]~1762_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[871]~1770_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[867]~1774_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[866]~1775_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[921]~1779_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[915]~1785_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[914]~1786_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[904]~1796_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[900]~1800_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[899]~1801_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[957]~1803_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[955]~1805_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[954]~1806_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[948]~1812_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[947]~1813_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[936]~1824_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[935]~1825_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[932]~1828_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[990]~1831_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[988]~1833_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[981]~1840_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[980]~1841_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[977]~1844_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[976]~1845_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[969]~1852_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[968]~1853_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[967]~1854_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[965]~1856_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[964]~1857_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[594]~1260_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[588]~1266_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[585]~1269_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[581]~1273_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[579]~1275_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[622]~1282_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[621]~1283_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[618]~1286_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[614]~1290_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[613]~1291_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[655]~1300_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[652]~1303_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[651]~1304_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[644]~1311_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[692]~1315_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[688]~1319_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[684]~1323_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[674]~1333_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[717]~1343_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[716]~1344_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[709]~1351_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[708]~1352_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[706]~1354_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[759]~1355_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[758]~1356_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[757]~1357_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[752]~1362_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[751]~1363_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[749]~1365_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[742]~1372_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[739]~1375_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[792]~1377_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[791]~1378_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[790]~1379_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[782]~1387_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[772]~1397_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[823]~1402_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[815]~1410_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[808]~1417_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[850]~1432_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[848]~1434_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[845]~1437_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[844]~1438_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[841]~1441_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[837]~1445_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[888]~1452_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[878]~1462_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[877]~1463_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[874]~1466_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[872]~1468_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[868]~1472_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[923]~1476_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[921]~1478_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[918]~1481_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[915]~1484_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[911]~1488_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[907]~1492_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[956]~1503_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[955]~1504_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[954]~1505_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[952]~1507_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[948]~1511_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[947]~1512_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[946]~1513_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[940]~1519_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[933]~1526_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[931]~1528_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[987]~1533_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[983]~1537_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[980]~1540_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[979]~1541_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[977]~1543_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[973]~1547_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[971]~1549_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[966]~1554_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[964]~1556_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[561]~1559_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[559]~1561_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[555]~1565_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[551]~1569_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[547]~1573_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[546]~1574_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[609]~1577_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[641]~1578_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[961]~1588_combout\ : std_logic;
SIGNAL \start_stop~input_o\ : std_logic;
SIGNAL \NoTMR_instance|CRC24[7]~feeder_combout\ : std_logic;
SIGNAL \tx_pin~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \tx_counter[0]~32_combout\ : std_logic;
SIGNAL \tx_counter[4]~41\ : std_logic;
SIGNAL \tx_counter[5]~43\ : std_logic;
SIGNAL \tx_counter[6]~45\ : std_logic;
SIGNAL \tx_counter[7]~46_combout\ : std_logic;
SIGNAL \tx_counter[7]~47\ : std_logic;
SIGNAL \tx_counter[8]~48_combout\ : std_logic;
SIGNAL \tx_counter[8]~49\ : std_logic;
SIGNAL \tx_counter[9]~50_combout\ : std_logic;
SIGNAL \tx_counter[9]~51\ : std_logic;
SIGNAL \tx_counter[10]~52_combout\ : std_logic;
SIGNAL \tx_counter[10]~53\ : std_logic;
SIGNAL \tx_counter[11]~55\ : std_logic;
SIGNAL \tx_counter[12]~56_combout\ : std_logic;
SIGNAL \tx_counter[12]~57\ : std_logic;
SIGNAL \tx_counter[13]~59\ : std_logic;
SIGNAL \tx_counter[14]~60_combout\ : std_logic;
SIGNAL \tx_counter[14]~61\ : std_logic;
SIGNAL \tx_counter[15]~63\ : std_logic;
SIGNAL \tx_counter[16]~64_combout\ : std_logic;
SIGNAL \tx_counter[16]~65\ : std_logic;
SIGNAL \tx_counter[17]~66_combout\ : std_logic;
SIGNAL \tx_counter[17]~67\ : std_logic;
SIGNAL \tx_counter[18]~68_combout\ : std_logic;
SIGNAL \tx_counter[18]~69\ : std_logic;
SIGNAL \tx_counter[19]~71\ : std_logic;
SIGNAL \tx_counter[20]~72_combout\ : std_logic;
SIGNAL \tx_counter[20]~73\ : std_logic;
SIGNAL \tx_counter[21]~75\ : std_logic;
SIGNAL \tx_counter[22]~77\ : std_logic;
SIGNAL \tx_counter[23]~78_combout\ : std_logic;
SIGNAL \tx_counter[23]~79\ : std_logic;
SIGNAL \tx_counter[24]~80_combout\ : std_logic;
SIGNAL \tx_counter[24]~81\ : std_logic;
SIGNAL \tx_counter[25]~82_combout\ : std_logic;
SIGNAL \tx_counter[25]~83\ : std_logic;
SIGNAL \tx_counter[26]~84_combout\ : std_logic;
SIGNAL \tx_counter[26]~85\ : std_logic;
SIGNAL \tx_counter[27]~87\ : std_logic;
SIGNAL \tx_counter[28]~88_combout\ : std_logic;
SIGNAL \tx_counter[28]~89\ : std_logic;
SIGNAL \tx_counter[29]~91\ : std_logic;
SIGNAL \tx_counter[30]~92_combout\ : std_logic;
SIGNAL \tx_counter[30]~93\ : std_logic;
SIGNAL \tx_counter[31]~94_combout\ : std_logic;
SIGNAL \tx_counter[11]~54_combout\ : std_logic;
SIGNAL \tx_counter[13]~58_combout\ : std_logic;
SIGNAL \LessThan0~2_combout\ : std_logic;
SIGNAL \tx_counter[15]~62_combout\ : std_logic;
SIGNAL \LessThan0~3_combout\ : std_logic;
SIGNAL \LessThan0~1_combout\ : std_logic;
SIGNAL \LessThan0~4_combout\ : std_logic;
SIGNAL \tx_counter[29]~90_combout\ : std_logic;
SIGNAL \LessThan0~7_combout\ : std_logic;
SIGNAL \LessThan0~6_combout\ : std_logic;
SIGNAL \LessThan0~8_combout\ : std_logic;
SIGNAL \LessThan0~9_combout\ : std_logic;
SIGNAL \tx_counter[0]~33\ : std_logic;
SIGNAL \tx_counter[1]~34_combout\ : std_logic;
SIGNAL \tx_counter[1]~35\ : std_logic;
SIGNAL \tx_counter[2]~36_combout\ : std_logic;
SIGNAL \tx_counter[2]~37\ : std_logic;
SIGNAL \tx_counter[3]~39\ : std_logic;
SIGNAL \tx_counter[4]~40_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[526]~1016_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[559]~1035_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[558]~1036_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[225]~894_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[785]~1201_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[297]~909_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[296]~910_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[162]~874_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[161]~875_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[576]~1073_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[772]~1214_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[704]~1167_combout\ : std_logic;
SIGNAL \NoTMR_instance|Add1~1\ : std_logic;
SIGNAL \NoTMR_instance|Add1~3\ : std_logic;
SIGNAL \NoTMR_instance|Add1~5\ : std_logic;
SIGNAL \NoTMR_instance|Add1~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[864]~1307_combout\ : std_logic;
SIGNAL \NoTMR_instance|Add1~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[897]~1336_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[896]~1338_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[963]~1858_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[897]~1335_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[930]~1830_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[929]~1367_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[928]~1370_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[963]~1402_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[962]~1859_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[961]~1372_combout\ : std_logic;
SIGNAL \NoTMR_instance|Add1~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[960]~1373_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[226]~893_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[259]~903_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[257]~905_combout\ : std_logic;
SIGNAL \NoTMR_instance|Add1~43\ : std_logic;
SIGNAL \NoTMR_instance|Add1~44_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[256]~907_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[325]~1466_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[324]~927_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[290]~1460_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[323]~1468_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[289]~917_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[322]~929_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[321]~931_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[320]~932_combout\ : std_logic;
SIGNAL \NoTMR_instance|Add1~37\ : std_logic;
SIGNAL \NoTMR_instance|Add1~38_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[292]~914_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[290]~916_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[358]~1475_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[391]~1485_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[424]~1496_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[356]~941_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[355]~942_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[354]~943_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[352]~947_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[389]~955_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[387]~957_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[386]~1490_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[385]~960_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[384]~962_combout\ : std_logic;
SIGNAL \NoTMR_instance|Add1~31\ : std_logic;
SIGNAL \NoTMR_instance|Add1~33\ : std_logic;
SIGNAL \NoTMR_instance|Add1~34_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[457]~1508_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[423]~969_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[422]~970_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[421]~971_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[419]~973_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[385]~959_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[418]~1502_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[416]~978_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[456]~985_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[455]~986_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[452]~989_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[451]~990_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[450]~1515_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[449]~992_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[448]~994_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[491]~1000_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[490]~1001_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[489]~1002_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[455]~1510_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[488]~1523_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[485]~1006_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[484]~1007_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[482]~1009_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[480]~1013_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[770]~1216_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[769]~1217_combout\ : std_logic;
SIGNAL \NoTMR_instance|Add1~7\ : std_logic;
SIGNAL \NoTMR_instance|Add1~9\ : std_logic;
SIGNAL \NoTMR_instance|Add1~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[804]~1242_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[802]~1244_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[801]~1246_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[800]~1248_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[870]~1771_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[903]~1797_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[835]~1272_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[833]~1274_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[832]~1276_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[868]~1301_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[866]~1303_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[865]~1305_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[901]~1331_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[899]~1333_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[936]~1360_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[736]~1193_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[802]~1724_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[835]~1748_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[868]~1773_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[901]~1799_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[934]~1826_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[933]~1363_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[932]~1364_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[969]~1396_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[967]~1398_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[965]~1400_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1002]~1428_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~33\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[560]~1560_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[957]~1502_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[791]~1027_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[864]~1135_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[931]~1192_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[930]~1193_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[929]~1587_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[964]~1225_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[997]~1234_combout\ : std_logic;
SIGNAL \NoTMR_instance|temp_fault_tact_generated~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|temp_fault_tact_generated~q\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[513]~869_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[546]~887_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[544]~890_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[612]~1292_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[610]~928_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[576]~910_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[609]~929_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[645]~947_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[644]~948_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[642]~1313_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[640]~952_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[711]~1349_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[744]~1370_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[677]~970_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[675]~1332_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[674]~973_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[672]~975_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[710]~993_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[708]~995_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[705]~998_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[743]~1017_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[742]~1018_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[741]~1373_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[738]~1022_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[737]~1581_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[777]~1041_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[776]~1042_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[774]~1395_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[772]~1046_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[769]~1582_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[579]~906_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[545]~1575_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[578]~1276_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[645]~1310_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[678]~1329_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[711]~992_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[777]~1392_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[810]~1415_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[843]~1439_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[810]~1067_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[809]~1068_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[807]~1070_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[806]~1071_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[801]~1583_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[514]~867_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[580]~1274_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[646]~1309_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[613]~925_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[679]~1328_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[646]~946_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[712]~1348_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[745]~1369_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[811]~1414_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[844]~1093_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[843]~1094_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[840]~1097_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[837]~1100_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[803]~1422_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[836]~1446_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[834]~1103_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[832]~1105_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[877]~1121_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[875]~1123_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[873]~1125_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[872]~1126_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[871]~1127_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[870]~1128_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[869]~1129_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[868]~1130_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[867]~1131_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[833]~1584_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[866]~1474_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[865]~1585_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~27\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[910]~1150_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[807]~1418_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[840]~1442_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[873]~1467_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[906]~1493_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[903]~1157_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[902]~1158_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[901]~1159_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[899]~1161_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[898]~1501_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[897]~1163_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~27\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~29\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[910]~1489_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[943]~1516_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[976]~1544_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[942]~1517_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[937]~1186_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[936]~1187_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[932]~1191_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~27\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~29\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[975]~1214_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[974]~1215_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[972]~1217_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[968]~1552_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~27\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~29\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~31\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~33\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~34_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[943]~1180_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~31\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[976]~1213_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1009]~1246_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT34\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT35\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[876]~1464_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[909]~1490_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[975]~1545_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1008]~1245_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[512]~870_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[545]~888_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[611]~1293_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[677]~1330_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[710]~1350_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[743]~1371_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[776]~1393_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[809]~1416_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[842]~1440_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[875]~1465_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[908]~1491_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[941]~1518_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[974]~1546_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1007]~1244_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[577]~1576_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[610]~1294_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[643]~1312_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[676]~1331_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[709]~994_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[775]~1394_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[808]~1069_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[841]~1096_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[874]~1124_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[907]~1153_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[940]~1183_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[973]~1216_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1006]~1243_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[608]~930_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[641]~951_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[707]~1353_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[740]~1020_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[773]~1045_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[740]~1374_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[773]~1396_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[806]~1419_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[839]~1443_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[905]~1494_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[938]~1521_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[971]~1218_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1004]~1241_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[673]~1579_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[706]~997_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[739]~1021_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[805]~1420_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[838]~1444_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[871]~1469_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[904]~1495_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[937]~1522_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[970]~1550_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1003]~1240_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[705]~1580_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[738]~1376_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[771]~1398_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[804]~1421_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[870]~1470_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[903]~1496_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[936]~1523_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[969]~1551_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[969]~1220_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1002]~1239_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[704]~999_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[770]~1399_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[803]~1074_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[869]~1471_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[902]~1497_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[935]~1524_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[968]~1221_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1001]~1238_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[736]~1025_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[802]~1423_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[835]~1447_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[901]~1498_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[934]~1525_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[967]~1553_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1000]~1237_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[768]~1051_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[834]~1448_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[867]~1473_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[900]~1499_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[933]~1190_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[966]~1223_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[999]~1236_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[800]~1077_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[833]~1104_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[899]~1500_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[932]~1527_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[965]~1555_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[998]~1235_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[897]~1586_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[930]~1529_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[963]~1557_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[996]~1233_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[896]~1165_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[962]~1558_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[962]~1227_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[995]~1232_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[928]~1196_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[961]~1228_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[994]~1231_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT1\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT2\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT3\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT4\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT5\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT6\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT7\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT8\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT9\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT10\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT11\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT12\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT13\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT14\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT15\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT16\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT17\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT18\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT19\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT20\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT21\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT22\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT23\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT24\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT25\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT26\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~0\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~1\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~2\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~3\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~4\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~5\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~6\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~7\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~8\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT10\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~dataout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_2~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[548]~1572_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[547]~886_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[581]~904_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[647]~1308_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[680]~967_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[680]~1327_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[713]~1347_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[746]~1368_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[712]~991_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[779]~1390_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[812]~1413_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[845]~1092_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~27\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[878]~1120_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~29\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[944]~1515_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~33\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~34_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[977]~1212_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~35\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~36_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1010]~1247_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_1~1\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_1~3\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[550]~1570_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[583]~1271_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[616]~1288_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[649]~1306_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[616]~922_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[614]~924_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[682]~1325_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[715]~988_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[715]~1345_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[748]~1366_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[781]~1388_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[746]~1014_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[779]~1039_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[778]~1391_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~27\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[814]~1063_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~27\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~29\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[747]~1013_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[814]~1411_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[847]~1435_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[880]~1460_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~29\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~31\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[913]~1486_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[813]~1412_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[846]~1436_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[879]~1461_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[912]~1487_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[911]~1149_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~31\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~33\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~35\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~36_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[946]~1177_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~35\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~37\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~38_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[979]~1210_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~37\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~39\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~40_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1012]~1249_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[782]~1036_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~29\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[815]~1062_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~31\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[881]~1459_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[848]~1089_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~33\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~34_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[914]~1485_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~37\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~38_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[947]~1176_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~39\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~40_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[980]~1209_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~41\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~42_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1013]~1250_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[915]~1145_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~39\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~40_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[981]~1539_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[948]~1175_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~41\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~42_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[981]~1208_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~43\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~44_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1014]~1251_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT5\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT6\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_2~11\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_2~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_1~5\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_1~7\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_1~9\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_1~11\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[521]~853_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[520]~854_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[519]~856_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[518]~858_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[517]~860_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[516]~863_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[515]~865_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[554]~879_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[552]~1568_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[551]~882_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[550]~883_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[620]~1284_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[585]~900_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[584]~901_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[618]~920_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[617]~921_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[554]~1566_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[587]~1267_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[586]~1268_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[653]~1302_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[686]~1321_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[719]~1341_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[651]~941_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[584]~1270_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[617]~1287_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[650]~1305_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[582]~1272_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[615]~1289_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[648]~1307_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[684]~963_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[683]~1324_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[717]~986_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[716]~987_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~27\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~29\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~31\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[785]~1384_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[818]~1407_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[851]~1431_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[750]~1364_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[783]~1386_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[816]~1409_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[750]~1010_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[749]~1011_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~27\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~29\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[783]~1035_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~31\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[849]~1433_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~35\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~37\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~39\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~40_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[884]~1114_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[816]~1061_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~33\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~34_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[882]~1458_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[880]~1118_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~31\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~33\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~35\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~37\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~39\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~41\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~42_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~35\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~37\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~38_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[884]~1456_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[917]~1482_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[950]~1509_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~43\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~45\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~46_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[983]~1206_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~45\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~47\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~48_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1016]~1253_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[588]~897_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[654]~1301_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[621]~917_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~27\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[687]~1320_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[653]~939_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[652]~940_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~27\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~29\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[720]~1340_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[685]~962_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~27\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~29\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~31\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[753]~1361_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[752]~1008_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~31\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~33\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~35\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~36_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[786]~1032_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~34_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[785]~1033_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[784]~1385_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~33\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~35\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~37\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~38_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[720]~983_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~33\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~34_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[786]~1383_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[819]~1406_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[852]~1430_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[885]~1455_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~43\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~44_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[951]~1508_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~47\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~48_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[984]~1205_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[918]~1142_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[917]~1143_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[883]~1457_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[916]~1483_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~41\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~43\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~45\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~46_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[984]~1536_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~49\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~50_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1017]~1254_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT8\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT7\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_2~13\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_2~15\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_2~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_2~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_1~13\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_1~15\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[523]~848_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[522]~851_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[589]~1265_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~27\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[622]~916_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~29\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[655]~937_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~31\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[721]~1339_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~35\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~36_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[787]~1382_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~39\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~40_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[820]~1057_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~39\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~41\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~42_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[853]~1084_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~40_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[852]~1085_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~41\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~43\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~44_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[919]~1480_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~47\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~48_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[985]~1535_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~51\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~52_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1018]~1255_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_2~17\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_2~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_1~17\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[557]~1563_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[590]~1264_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~29\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[623]~1281_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[656]~1299_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[689]~1318_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[722]~1338_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[755]~1359_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[788]~1381_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~41\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~42_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[688]~959_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~33\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~34_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[754]~1360_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~37\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~39\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~40_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[821]~1404_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[854]~1428_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~45\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~46_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[887]~1111_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~38_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[820]~1405_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[853]~1429_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[886]~1454_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~45\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~47\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~48_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[920]~1140_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~49\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~50_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~43\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~44_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[887]~1453_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[920]~1479_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[953]~1506_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[986]~1534_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[953]~1170_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[952]~1171_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~49\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~51\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~52_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[986]~1203_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1019]~1256_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[789]~1029_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~43\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~44_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[558]~1562_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[591]~1263_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~31\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[624]~914_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[623]~915_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~31\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~33\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~34_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[624]~1280_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[657]~1298_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[690]~1317_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[656]~936_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~33\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~35\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~36_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[723]~1337_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~37\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~39\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~40_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[789]~1380_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[822]~1403_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[855]~1427_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~47\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~48_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[888]~1110_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~49\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~50_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[921]~1139_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~51\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~52_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[954]~1169_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~53\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~54_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[987]~1202_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~53\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~55\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~56_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1020]~1257_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~45\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~46_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[856]~1426_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[889]~1451_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~49\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~50_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[922]~1477_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~53\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~54_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[955]~1168_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~55\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~56_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[988]~1201_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[988]~1532_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1021]~1258_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~57\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~58_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[989]~1200_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[989]~1531_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1022]~1259_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT2\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT3\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT4\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT5\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT6\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT7\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT8\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT9\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT10\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT11\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT12\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT13\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT14\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT15\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT16\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT17\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT18\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT19\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT20\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT21\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT22\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT23\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT24\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT25\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT26\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT27\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT28\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT29\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT30\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~0\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~1\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~2\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~3\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~4\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT4\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT3\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT2\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_2~1\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_2~3\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_2~5\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_2~7\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_2~9\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_2~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[553]~1567_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[619]~1285_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[685]~1322_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[718]~1342_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[751]~1009_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[817]~1408_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~36_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[850]~1087_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~38_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[883]~1115_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~40_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[949]~1510_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~44_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[982]~1207_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~42_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[982]~1538_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1015]~1252_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT1\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT1\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_2~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[549]~1571_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[582]~903_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[615]~923_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[681]~1326_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[714]~989_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[714]~1346_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[747]~1367_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[780]~1389_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[813]~1064_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[846]~1091_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[879]~1119_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[945]~1514_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[978]~1542_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~38_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1011]~1248_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult5~dataout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT9\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_2~19\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_2~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_1~19\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[525]~845_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[524]~847_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~27\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[558]~875_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[556]~1564_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[555]~878_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~27\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~29\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~31\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[592]~1262_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[625]~1279_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~35\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~36_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[658]~934_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~37\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~38_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[592]~893_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~33\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~34_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[658]~1297_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[691]~1316_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[724]~1336_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~41\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~42_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[757]~1003_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[690]~957_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~34_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[689]~958_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~35\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~37\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~38_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[756]~1358_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~41\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~43\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~44_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[790]~1028_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~47\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~48_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[857]~1425_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[890]~1450_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~51\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~53\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~54_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[923]~1137_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~55\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~56_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[956]~1167_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~59\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~61\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[960]~1198_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[993]~1229_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult3~dataout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT11\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_2~21\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_2~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_1~21\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[526]~842_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~29\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[559]~874_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~33\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~35\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~36_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[594]~891_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[593]~1261_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~35\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~37\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~39\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~34_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[626]~1278_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~36_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[659]~1296_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~39\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~40_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[725]~1335_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~43\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~44_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[758]~1002_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~45\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~46_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[824]~1401_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[823]~1054_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[822]~1055_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~45\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~47\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~49\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~50_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[857]~1080_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~51\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~53\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~55\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[891]~1449_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[924]~1475_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~57\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~59\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~58_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[990]~1530_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~57\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~59\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~61\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~63_cout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[992]~1230_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_1~23\ : std_logic;
SIGNAL \NoTMR_instance|Mult0|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~27\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~29\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~31\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[528]~839_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[527]~841_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~31\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~33\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~35\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~34_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[561]~872_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~37\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[627]~1277_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~37\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~39\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~41\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[660]~1295_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~41\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~43\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~42_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[693]~954_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[692]~955_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~39\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~41\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~43\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~45\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~40_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[693]~1314_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[726]~1334_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~45\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~47\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~46_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[759]~1001_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~47\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~49\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~48_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[792]~1026_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~49\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~51\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~50_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[825]~1052_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~51\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~53\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[825]~1400_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[858]~1424_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~54_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[891]~1107_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~55\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~57\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[939]~1520_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[972]~1548_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1005]~1242_combout\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[0]~31_combout\ : std_logic;
SIGNAL \GTMR_instance|internal_data[0]~0_combout\ : std_logic;
SIGNAL \GTMR_instance|internal_start_stop~0_combout\ : std_logic;
SIGNAL \GTMR_instance|internal_start_stop~q\ : std_logic;
SIGNAL \GTMR_instance|Add0~1\ : std_logic;
SIGNAL \GTMR_instance|Add0~3\ : std_logic;
SIGNAL \GTMR_instance|Add0~4_combout\ : std_logic;
SIGNAL \GTMR_instance|Add0~5\ : std_logic;
SIGNAL \GTMR_instance|Add0~6_combout\ : std_logic;
SIGNAL \GTMR_instance|Add0~7\ : std_logic;
SIGNAL \GTMR_instance|Add0~8_combout\ : std_logic;
SIGNAL \GTMR_instance|Add0~9\ : std_logic;
SIGNAL \GTMR_instance|Add0~10_combout\ : std_logic;
SIGNAL \GTMR_instance|Add0~11\ : std_logic;
SIGNAL \GTMR_instance|Add0~13\ : std_logic;
SIGNAL \GTMR_instance|Add0~15\ : std_logic;
SIGNAL \GTMR_instance|Add0~17\ : std_logic;
SIGNAL \GTMR_instance|Add0~18_combout\ : std_logic;
SIGNAL \GTMR_instance|Add0~19\ : std_logic;
SIGNAL \GTMR_instance|Add0~21\ : std_logic;
SIGNAL \GTMR_instance|Add0~22_combout\ : std_logic;
SIGNAL \GTMR_instance|Add0~23\ : std_logic;
SIGNAL \GTMR_instance|Add0~24_combout\ : std_logic;
SIGNAL \GTMR_instance|Add0~25\ : std_logic;
SIGNAL \GTMR_instance|Add0~26_combout\ : std_logic;
SIGNAL \GTMR_instance|Add0~27\ : std_logic;
SIGNAL \GTMR_instance|Add0~29\ : std_logic;
SIGNAL \GTMR_instance|Add0~30_combout\ : std_logic;
SIGNAL \GTMR_instance|Add0~31\ : std_logic;
SIGNAL \GTMR_instance|Add0~33\ : std_logic;
SIGNAL \GTMR_instance|Add0~35\ : std_logic;
SIGNAL \GTMR_instance|Add0~36_combout\ : std_logic;
SIGNAL \GTMR_instance|Add0~37\ : std_logic;
SIGNAL \GTMR_instance|Add0~38_combout\ : std_logic;
SIGNAL \GTMR_instance|Add0~39\ : std_logic;
SIGNAL \GTMR_instance|Add0~40_combout\ : std_logic;
SIGNAL \GTMR_instance|Add0~41\ : std_logic;
SIGNAL \GTMR_instance|Add0~42_combout\ : std_logic;
SIGNAL \GTMR_instance|temp_simulation_completed~6_combout\ : std_logic;
SIGNAL \GTMR_instance|Add0~43\ : std_logic;
SIGNAL \GTMR_instance|Add0~44_combout\ : std_logic;
SIGNAL \GTMR_instance|temp_simulation_completed~7_combout\ : std_logic;
SIGNAL \GTMR_instance|temp_simulation_completed~1_combout\ : std_logic;
SIGNAL \GTMR_instance|Add0~20_combout\ : std_logic;
SIGNAL \GTMR_instance|temp_simulation_completed~3_combout\ : std_logic;
SIGNAL \GTMR_instance|Add0~0_combout\ : std_logic;
SIGNAL \GTMR_instance|temp_simulation_completed~0_combout\ : std_logic;
SIGNAL \GTMR_instance|temp_simulation_completed~4_combout\ : std_logic;
SIGNAL \GTMR_instance|temp_simulation_completed~8_combout\ : std_logic;
SIGNAL \GTMR_instance|temp_simulation_completed~q\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[30]~35_combout\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[0]~32\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[1]~33_combout\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[1]~34\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[2]~37\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[3]~38_combout\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[3]~39\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[4]~41\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[5]~43\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[6]~44_combout\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[6]~45\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[7]~46_combout\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[7]~47\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[8]~48_combout\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[8]~49\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[9]~50_combout\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[9]~51\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[10]~53\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[11]~54_combout\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[11]~55\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[12]~57\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[13]~58_combout\ : std_logic;
SIGNAL \NoTMR_instance|Equal25~7_combout\ : std_logic;
SIGNAL \NoTMR_instance|Equal25~5_combout\ : std_logic;
SIGNAL \NoTMR_instance|Equal25~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Equal25~9_combout\ : std_logic;
SIGNAL \NoTMR_instance|Equal25~3_combout\ : std_logic;
SIGNAL \NoTMR_instance|Equal25~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|clock_counter[2]~36_combout\ : std_logic;
SIGNAL \NoTMR_instance|Equal25~1_combout\ : std_logic;
SIGNAL \NoTMR_instance|Equal25~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Equal25~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Add1~13\ : std_logic;
SIGNAL \NoTMR_instance|Add1~15\ : std_logic;
SIGNAL \NoTMR_instance|Add1~17\ : std_logic;
SIGNAL \NoTMR_instance|Add1~19\ : std_logic;
SIGNAL \NoTMR_instance|Add1~21\ : std_logic;
SIGNAL \NoTMR_instance|Add1~23\ : std_logic;
SIGNAL \NoTMR_instance|Add1~25\ : std_logic;
SIGNAL \NoTMR_instance|Add1~27\ : std_logic;
SIGNAL \NoTMR_instance|Add1~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[557]~1549_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[590]~1565_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[623]~1582_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[523]~1535_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[556]~1550_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[521]~1021_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[519]~1023_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[517]~1025_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[515]~1027_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[514]~1028_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[513]~1030_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[512]~1031_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[554]~1040_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[550]~1044_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[549]~1557_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[515]~1543_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[548]~1558_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[547]~1047_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[545]~1049_combout\ : std_logic;
SIGNAL \NoTMR_instance|Add1~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[589]~1058_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[587]~1568_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[487]~1524_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[520]~1538_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[553]~1553_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[586]~1569_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[585]~1570_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[551]~1555_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[584]~1571_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[451]~1514_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[484]~1527_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[517]~1541_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[550]~1556_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[583]~1572_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[582]~1065_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[581]~1066_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[580]~1067_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[579]~1576_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[578]~1577_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[577]~1071_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~27\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~29\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[656]~1600_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[689]~1619_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[622]~1583_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[655]~1601_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[555]~1551_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[588]~1567_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[621]~1584_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[620]~1585_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[617]~1084_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[616]~1085_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[581]~1574_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[614]~1591_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[612]~1089_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[611]~1594_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[609]~1092_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[608]~1094_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~27\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[654]~1102_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[653]~1103_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[651]~1605_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[616]~1589_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[649]~1607_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[647]~1609_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[646]~1110_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[644]~1612_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[641]~1115_combout\ : std_logic;
SIGNAL \NoTMR_instance|Add1~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[640]~1117_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~27\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~29\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~31\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[688]~1124_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[687]~1125_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[686]~1126_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[684]~1128_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[682]~1626_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[681]~1131_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[680]~1132_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[678]~1134_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[677]~1631_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[674]~1634_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[673]~1139_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~27\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~29\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~31\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~33\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~35\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~36_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[755]~1660_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~33\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~34_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[722]~1639_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[688]~1620_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[721]~1640_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[719]~1150_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[718]~1643_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[716]~1153_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[715]~1646_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[680]~1628_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[713]~1648_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[712]~1157_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[710]~1159_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[708]~1653_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[707]~1654_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[706]~1163_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[705]~1165_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~27\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~29\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~31\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~33\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~35\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~37\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~38_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[788]~1682_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[787]~1199_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~37\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~39\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~41\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~43\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~45\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~46_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[823]~1223_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~42_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[821]~1225_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~40_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[820]~1226_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[750]~1665_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[748]~1667_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[747]~1180_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[746]~1181_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[744]~1183_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[710]~1651_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[743]~1672_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[740]~1675_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[739]~1188_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[738]~1189_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[737]~1191_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~27\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~29\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[783]~1203_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[782]~1204_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[781]~1205_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[780]~1206_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[779]~1691_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[778]~1208_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[776]~1694_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[742]~1673_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[775]~1695_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[774]~1696_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[773]~1213_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~27\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~29\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~31\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~33\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~34_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[817]~1229_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[816]~1230_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[814]~1232_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[812]~1234_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[809]~1717_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[807]~1239_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[773]~1697_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[806]~1720_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~27\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~29\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~31\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~33\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~35\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~37\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~39\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~41\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~43\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~45\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~47\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~48_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[889]~1752_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[922]~1778_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[755]~1172_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[754]~1661_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[753]~1662_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[752]~1175_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~31\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~33\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~35\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~37\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~39\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~40_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[821]~1705_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[854]~1729_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[887]~1754_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[885]~1284_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[851]~1256_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[784]~1686_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[817]~1709_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[850]~1733_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[848]~1259_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[847]~1260_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[845]~1262_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[844]~1263_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[843]~1264_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[842]~1265_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[839]~1268_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[837]~1270_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[836]~1271_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~27\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~29\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~31\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~33\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~35\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~37\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~39\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~40_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[884]~1285_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~38_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[883]~1286_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[880]~1289_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[879]~1290_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[878]~1763_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[876]~1293_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[875]~1766_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[839]~1744_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[872]~1769_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[870]~1299_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~27\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~29\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~31\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~33\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~35\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~37\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~39\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~41\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~43\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~45\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~47\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~48_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[920]~1312_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~42_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[886]~1755_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[919]~1781_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[883]~1758_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[916]~1784_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[880]~1761_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[913]~1787_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[911]~1321_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[910]~1322_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[908]~1324_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[905]~1795_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~27\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~29\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~31\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~33\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~35\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~37\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~39\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~41\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~43\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~45\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~47\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~49\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~51\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~53\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~54_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[955]~1341_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[954]~1342_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[920]~1780_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[953]~1807_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~44_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[951]~1809_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~44_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[950]~1346_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~40_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[949]~1811_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~36_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[946]~1350_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[945]~1815_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[911]~1789_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[944]~1816_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[908]~1792_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[941]~1819_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[841]~1742_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[874]~1767_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[907]~1793_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[940]~1820_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[906]~1794_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[939]~1821_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[938]~1822_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~27\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~29\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~31\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~33\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~35\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~37\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~39\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~41\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~43\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~45\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~47\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~49\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~51\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~53\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~55\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~57\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~59\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~60_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[990]~1375_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[856]~1251_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[855]~1728_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[853]~1254_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~41\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~43\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~45\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~47\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~49\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~51\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~52_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~49\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~50_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[261]~901_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[327]~1464_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[361]~936_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[360]~937_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[394]~950_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[393]~951_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[392]~952_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[428]~964_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[262]~1448_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[295]~1455_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[328]~1463_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[361]~1472_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[394]~1482_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[427]~1493_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[424]~968_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[461]~980_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[460]~981_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~27\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[362]~935_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[428]~1492_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[461]~1504_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[494]~1517_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[527]~1531_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[560]~1546_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[593]~1562_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[626]~1579_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[659]~1597_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[459]~1506_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[492]~1519_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[525]~1533_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[558]~1548_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~27\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[591]~1564_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~31\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~33\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~35\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~36_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[626]~1075_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[625]~1076_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[624]~1581_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[622]~1079_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~29\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~31\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~33\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~35\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~37\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~38_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[692]~1616_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~37\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~39\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~41\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~42_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[725]~1144_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[723]~1146_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~39\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~41\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~43\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~44_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[791]~1679_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[824]~1702_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[857]~1726_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[890]~1751_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[923]~1777_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~55\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~56_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[989]~1832_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~56_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[988]~1377_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~50_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[986]~1835_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~50_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[985]~1380_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~46_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[983]~1382_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~42_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[982]~1839_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~34_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[946]~1814_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[979]~1842_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~34_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[977]~1388_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[974]~1847_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[971]~1850_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[937]~1823_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[970]~1851_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~27\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~29\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~31\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~33\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~35\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~37\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~39\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~41\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~43\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~45\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~47\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~49\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~51\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~53\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~55\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~57\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~59\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~61\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~63_cout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[992]~1406_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[996]~1407_combout\ : std_logic;
SIGNAL \NoTMR_instance|Add1~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[865]~1304_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[898]~1802_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[931]~1829_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[964]~1401_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[997]~1433_combout\ : std_logic;
SIGNAL \NoTMR_instance|Add1~11\ : std_logic;
SIGNAL \NoTMR_instance|Add1~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[768]~1220_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[834]~1749_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[867]~1302_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[900]~1332_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[933]~1827_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[966]~1855_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[999]~1431_combout\ : std_logic;
SIGNAL \NoTMR_instance|Add1~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Add1~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[737]~1190_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[770]~1700_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[803]~1723_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[869]~1772_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[902]~1798_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[935]~1361_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[968]~1397_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1001]~1429_combout\ : std_logic;
SIGNAL \NoTMR_instance|Add1~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[672]~1141_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[738]~1677_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[771]~1699_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[805]~1241_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[838]~1269_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[871]~1298_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[904]~1328_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[937]~1359_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[970]~1395_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1003]~1427_combout\ : std_logic;
SIGNAL \NoTMR_instance|Add1~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[642]~1614_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[675]~1633_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[741]~1674_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[807]~1719_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[840]~1743_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[873]~1768_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[906]~1326_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[972]~1849_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[972]~1393_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1005]~1425_combout\ : std_logic;
SIGNAL \NoTMR_instance|Add1~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[544]~1052_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[577]~1070_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[610]~1595_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[643]~1113_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[676]~1136_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[709]~1160_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[742]~1185_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[808]~1718_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[841]~1266_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[874]~1295_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[907]~1325_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[973]~1848_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1006]~1424_combout\ : std_logic;
SIGNAL \NoTMR_instance|Add1~29\ : std_logic;
SIGNAL \NoTMR_instance|Add1~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[513]~1029_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[546]~1560_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[612]~1593_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[645]~1611_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[678]~1630_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[711]~1650_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[777]~1693_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[810]~1236_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[810]~1716_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[843]~1740_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[876]~1765_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[909]~1791_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[942]~1354_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[975]~1390_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[942]~1818_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[975]~1846_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1008]~1422_combout\ : std_logic;
SIGNAL \NoTMR_instance|Add1~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~0_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[481]~1010_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[514]~1544_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[547]~1559_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[580]~1575_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[613]~1592_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[646]~1610_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[679]~1629_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[712]~1649_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[745]~1670_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[811]~1715_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[844]~1739_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[877]~1764_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[910]~1790_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[943]~1817_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[976]~1389_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~34_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1009]~1421_combout\ : std_logic;
SIGNAL \NoTMR_instance|Add1~35\ : std_logic;
SIGNAL \NoTMR_instance|Add1~36_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[417]~975_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[483]~1528_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[516]~1542_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[582]~1573_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[615]~1590_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[648]~1608_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[681]~1627_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[714]~1647_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[780]~1690_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[813]~1713_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[846]~1261_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[912]~1788_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~34_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[978]~1843_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~38_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1011]~1419_combout\ : std_logic;
SIGNAL \NoTMR_instance|Add1~39\ : std_logic;
SIGNAL \NoTMR_instance|Add1~40_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[353]~944_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[419]~1501_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[452]~1513_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[485]~1526_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[518]~1540_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[551]~1043_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[617]~1588_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[650]~1606_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[683]~1129_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[749]~1666_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[782]~1688_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[815]~1711_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[848]~1735_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[881]~1760_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~36_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[914]~1318_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~38_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[947]~1349_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~40_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[980]~1385_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~42_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1013]~1417_combout\ : std_logic;
SIGNAL \NoTMR_instance|Add1~41\ : std_logic;
SIGNAL \NoTMR_instance|Add1~42_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[288]~919_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[354]~1479_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[387]~1489_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[420]~1500_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[453]~1512_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[486]~1005_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[552]~1554_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[618]~1587_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[684]~1624_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[717]~1644_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[783]~1687_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[816]~1710_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[849]~1734_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~36_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[882]~1287_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~38_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[915]~1317_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~40_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[948]~1348_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~42_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[981]~1384_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~44_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1014]~1416_combout\ : std_logic;
SIGNAL \NoTMR_instance|Add1~45\ : std_logic;
SIGNAL \NoTMR_instance|Add1~47\ : std_logic;
SIGNAL \NoTMR_instance|Add1~49\ : std_logic;
SIGNAL \NoTMR_instance|Add1~50_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[160]~877_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[195]~882_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[194]~1439_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[193]~885_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[192]~887_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[228]~891_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Add1~54_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[162]~873_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[195]~1438_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[228]~1443_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[261]~1449_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[294]~1456_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[293]~913_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[322]~1469_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[355]~1478_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[388]~1488_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[421]~1499_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[454]~1511_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[487]~1004_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[520]~1022_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[553]~1041_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[619]~1586_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[652]~1604_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[685]~1623_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[751]~1664_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[784]~1202_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~35\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~36_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[818]~1228_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~38_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[884]~1757_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[917]~1783_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[950]~1810_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[983]~1838_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~48_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1016]~1414_combout\ : std_logic;
SIGNAL \NoTMR_instance|Add1~46_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[224]~896_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[258]~904_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[291]~915_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[258]~1452_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[291]~1459_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[324]~1467_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[357]~1476_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[390]~954_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[423]~1497_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[456]~1509_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[489]~1522_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[522]~1536_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[555]~1039_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[588]~1059_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[654]~1602_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[687]~1621_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[720]~1641_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~34_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[786]~1684_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~38_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[819]~1227_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~40_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[852]~1255_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~42_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[852]~1731_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[885]~1756_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[918]~1782_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~46_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[984]~1837_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~50_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1017]~1413_combout\ : std_logic;
SIGNAL \NoTMR_instance|Add1~51\ : std_logic;
SIGNAL \NoTMR_instance|Add1~52_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[131]~860_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[130]~862_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[129]~865_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[128]~867_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~1\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~3\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~5\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[165]~868_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~7\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[227]~1444_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[260]~1450_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[293]~1457_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[326]~1465_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[359]~938_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[425]~1495_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[458]~1507_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[491]~1520_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[524]~1534_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[557]~1037_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~27\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~29\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~31\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[592]~1055_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~34_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[658]~1598_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~36_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[691]~1617_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[658]~1098_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~35\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~37\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~38_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[724]~1637_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[757]~1658_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~41\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~43\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~44_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[790]~1196_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~47\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~48_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[824]~1222_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~51\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~53\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[857]~1250_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~53\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~55\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[886]~1283_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~46_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[952]~1808_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[985]~1836_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~52_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1018]~1412_combout\ : std_logic;
SIGNAL \NoTMR_instance|Add1~53\ : std_logic;
SIGNAL \NoTMR_instance|Add1~55\ : std_logic;
SIGNAL \NoTMR_instance|Add1~56_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[163]~871_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[196]~1437_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[229]~1442_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[262]~900_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~17\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[295]~911_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[328]~923_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~19\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~20_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[362]~1471_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[395]~1481_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~27\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[360]~1473_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[393]~1483_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[426]~1494_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[459]~982_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[492]~999_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[525]~1017_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~29\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~31\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[560]~1034_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~33\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~34_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[593]~1054_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~37\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~39\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[657]~1599_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[690]~1618_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~38_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[756]~1659_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~42_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[789]~1197_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~44_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[822]~1224_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~46_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[888]~1753_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~49\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~50_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[921]~1311_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~52_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[987]~1834_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~56_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1020]~1410_combout\ : std_logic;
SIGNAL \NoTMR_instance|Add1~57\ : std_logic;
SIGNAL \NoTMR_instance|Add1~58_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[164]~869_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[197]~1436_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[230]~1441_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[263]~899_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[197]~880_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~9\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~11\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[263]~1447_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[296]~1454_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[329]~1462_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~21\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[363]~934_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~23\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~25\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[429]~1491_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[462]~1503_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~29\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~31\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[494]~997_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[460]~1505_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[493]~1518_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~27\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~29\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~31\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~33\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[527]~1015_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~33\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~34_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[528]~1530_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[561]~1545_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[594]~1561_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~35\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~36_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[627]~1578_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~39\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~41\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~40_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[660]~1096_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[659]~1097_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~39\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~41\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~43\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[726]~1635_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~45\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~47\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[758]~1169_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~45\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~46_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[791]~1195_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~49\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~51\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[825]~1221_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~52_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[891]~1750_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~50_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[889]~1280_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~51\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~53\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~55\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~57\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[956]~1804_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~58_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[989]~1376_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1022]~1408_combout\ : std_logic;
SIGNAL \NoTMR_instance|Add1~59\ : std_logic;
SIGNAL \NoTMR_instance|Add1~60_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[132]~858_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~10_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[165]~1860_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[198]~1435_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~13\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~15\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[231]~888_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[264]~898_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[231]~1440_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[264]~1446_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[297]~1453_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[330]~1461_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[363]~1470_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[396]~1480_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~26_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[429]~963_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~27\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~29\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[495]~1516_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[528]~1014_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~35\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[561]~1033_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~37\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[594]~1053_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~38_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[660]~1596_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[693]~1615_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~43\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~45\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~44_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[759]~1656_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~47\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~49\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~48_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[792]~1194_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~50_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~46_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[792]~1678_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[825]~1701_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[858]~1725_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~54_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[924]~1776_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~57\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~59\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~58_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[957]~1339_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~61\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[960]~1374_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[993]~1405_combout\ : std_logic;
SIGNAL \NoTMR_instance|Add1~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[961]~1371_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[994]~1404_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[971]~1394_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~24_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1004]~1426_combout\ : std_logic;
SIGNAL \NoTMR_instance|process_3~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|process_3~7_combout\ : std_logic;
SIGNAL \NoTMR_instance|process_3~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|process_3~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|process_3~19_combout\ : std_logic;
SIGNAL \GTMR_instance|Add0~14_combout\ : std_logic;
SIGNAL \GTMR_instance|Add0~28_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~61_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~62_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~63_combout\ : std_logic;
SIGNAL \NoTMR_instance|process_3~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~4_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[962]~1403_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~6_combout\ : std_logic;
SIGNAL \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[995]~1434_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~67_combout\ : std_logic;
SIGNAL \Mux0~12_combout\ : std_logic;
SIGNAL \Mux0~13_combout\ : std_logic;
SIGNAL \GTMR_instance|Add0~2_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~57_combout\ : std_logic;
SIGNAL \GTMR_instance|Add0~16_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~21_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~56_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~58_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~59_combout\ : std_logic;
SIGNAL \Mux0~15_combout\ : std_logic;
SIGNAL \NoTMR_instance|process_3~12_combout\ : std_logic;
SIGNAL \GTMR_instance|Add0~34_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~70_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~30_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~71_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~72_combout\ : std_logic;
SIGNAL \GTMR_instance|Add0~12_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~80_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~81_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~76_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~77_combout\ : std_logic;
SIGNAL \NoTMR_instance|process_3~22_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~82_combout\ : std_logic;
SIGNAL \NoTMR_instance|process_3~15_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~78_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~79_combout\ : std_logic;
SIGNAL \Mux0~16_combout\ : std_logic;
SIGNAL \Mux0~17_combout\ : std_logic;
SIGNAL \Mux0~18_combout\ : std_logic;
SIGNAL \Mux0~19_combout\ : std_logic;
SIGNAL \Mux0~20_combout\ : std_logic;
SIGNAL \GTMR_instance|Add0~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~40_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~41_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~54_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~83_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~84_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~37_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~86_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~87_combout\ : std_logic;
SIGNAL \Mux0~22_combout\ : std_logic;
SIGNAL \Mux0~24_combout\ : std_logic;
SIGNAL \Mux0~8_combout\ : std_logic;
SIGNAL \NoTMR_instance|process_3~17_combout\ : std_logic;
SIGNAL \NoTMR_instance|process_3~14_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~18_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~32_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~49_combout\ : std_logic;
SIGNAL \Mux0~9_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~45_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~46_combout\ : std_logic;
SIGNAL \NoTMR_instance|CRC24~47_combout\ : std_logic;
SIGNAL \Mux0~11_combout\ : std_logic;
SIGNAL \Mux0~25_combout\ : std_logic;
SIGNAL \tx_out~1_combout\ : std_logic;
SIGNAL \tx_out~q\ : std_logic;
SIGNAL \NoTMR_instance|fault_tact_seed\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \NoTMR_instance|error_bit_seed\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \NoTMR_instance|clock_counter\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \NoTMR_instance|CRC24\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \GTMR_instance|internal_data\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \NoTMR_instance|Mult0|auto_generated|w473w\ : std_logic_vector(58 DOWNTO 0);
SIGNAL tx_counter : std_logic_vector(31 DOWNTO 0);
SIGNAL \NoTMR_instance|ALT_INV_temp_fault_tact_generated~q\ : std_logic;
SIGNAL \NoTMR_instance|ALT_INV_fault_tact_seed\ : std_logic_vector(0 DOWNTO 0);

BEGIN

ww_clk <= clk;
ww_start_stop <= start_stop;
tx_pin <= ww_tx_pin;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\NoTMR_instance|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT35\ & \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT34\ & \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT33\ & 
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT32\ & \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT31\ & \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT30\ & \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT29\ & 
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT28\ & \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT27\ & \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT26\ & \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT25\ & 
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT24\ & \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT23\ & \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT22\ & \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT21\ & 
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT20\ & \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT19\ & \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT18\ & \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT17\ & 
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT16\ & \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT15\ & \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT14\ & \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT12\ & \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT11\ & \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT10\ & \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT8\ & \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT7\ & \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT6\ & \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT4\ & \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT3\ & \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT2\ & \NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\NoTMR_instance|Mult0|auto_generated|mac_mult1~dataout\);

\NoTMR_instance|Mult0|auto_generated|w473w\(0) <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\NoTMR_instance|Mult0|auto_generated|w473w\(1) <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\NoTMR_instance|Mult0|auto_generated|w473w\(2) <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\NoTMR_instance|Mult0|auto_generated|w473w\(3) <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\NoTMR_instance|Mult0|auto_generated|w473w\(4) <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\NoTMR_instance|Mult0|auto_generated|w473w\(5) <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\NoTMR_instance|Mult0|auto_generated|w473w\(6) <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\NoTMR_instance|Mult0|auto_generated|w473w\(7) <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\NoTMR_instance|Mult0|auto_generated|w473w\(8) <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\NoTMR_instance|Mult0|auto_generated|w473w\(9) <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\NoTMR_instance|Mult0|auto_generated|w473w\(10) <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\NoTMR_instance|Mult0|auto_generated|w473w\(11) <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\NoTMR_instance|Mult0|auto_generated|w473w\(12) <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\NoTMR_instance|Mult0|auto_generated|w473w\(13) <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\NoTMR_instance|Mult0|auto_generated|w473w\(14) <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\NoTMR_instance|Mult0|auto_generated|w473w\(15) <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\NoTMR_instance|Mult0|auto_generated|w473w\(16) <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\NoTMR_instance|Mult0|auto_generated|w473w\(17) <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT32\ <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT33\ <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT34\ <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT35\ <= \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\NoTMR_instance|Mult0|auto_generated|mac_out4_DATAA_bus\ <= (\NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT26\ & \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT25\ & \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT24\ & 
\NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT23\ & \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT22\ & \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT21\ & \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT20\ & 
\NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT19\ & \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT18\ & \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT17\ & \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT16\ & 
\NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT15\ & \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT14\ & \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT13\ & \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT12\ & 
\NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT11\ & \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT10\ & \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT9\ & \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT8\ & 
\NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT7\ & \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT6\ & \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT5\ & \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT4\ & 
\NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT3\ & \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT2\ & \NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT1\ & \NoTMR_instance|Mult0|auto_generated|mac_mult3~dataout\ & 
\NoTMR_instance|Mult0|auto_generated|mac_mult3~8\ & \NoTMR_instance|Mult0|auto_generated|mac_mult3~7\ & \NoTMR_instance|Mult0|auto_generated|mac_mult3~6\ & \NoTMR_instance|Mult0|auto_generated|mac_mult3~5\ & 
\NoTMR_instance|Mult0|auto_generated|mac_mult3~4\ & \NoTMR_instance|Mult0|auto_generated|mac_mult3~3\ & \NoTMR_instance|Mult0|auto_generated|mac_mult3~2\ & \NoTMR_instance|Mult0|auto_generated|mac_mult3~1\ & 
\NoTMR_instance|Mult0|auto_generated|mac_mult3~0\);

\NoTMR_instance|Mult0|auto_generated|mac_out4~0\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(0);
\NoTMR_instance|Mult0|auto_generated|mac_out4~1\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(1);
\NoTMR_instance|Mult0|auto_generated|mac_out4~2\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(2);
\NoTMR_instance|Mult0|auto_generated|mac_out4~3\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(3);
\NoTMR_instance|Mult0|auto_generated|mac_out4~4\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(4);
\NoTMR_instance|Mult0|auto_generated|mac_out4~5\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(5);
\NoTMR_instance|Mult0|auto_generated|mac_out4~6\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(6);
\NoTMR_instance|Mult0|auto_generated|mac_out4~7\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(7);
\NoTMR_instance|Mult0|auto_generated|mac_out4~8\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(8);
\NoTMR_instance|Mult0|auto_generated|mac_out4~dataout\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(9);
\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT1\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(10);
\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT2\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(11);
\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT3\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(12);
\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT4\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(13);
\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT5\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(14);
\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT6\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(15);
\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT7\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(16);
\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT8\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(17);
\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT9\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(18);
\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT10\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(19);
\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT11\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(20);
\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT12\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(21);
\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT13\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(22);
\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT14\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(23);
\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT15\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(24);
\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT16\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(25);
\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT17\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(26);
\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT18\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(27);
\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT19\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(28);
\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT20\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(29);
\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT21\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(30);
\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT22\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(31);
\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT23\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(32);
\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT24\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(33);
\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT25\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(34);
\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT26\ <= \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\(35);

\NoTMR_instance|Mult0|auto_generated|mac_out6_DATAA_bus\ <= (\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT30\ & \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT29\ & \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT28\ & 
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT27\ & \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT26\ & \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT25\ & \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT24\ & 
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT23\ & \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT22\ & \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT21\ & \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT20\ & 
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT19\ & \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT18\ & \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT17\ & \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT16\ & 
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT15\ & \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT14\ & \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT13\ & \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT12\ & 
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT11\ & \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT10\ & \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT9\ & \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT8\ & 
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT7\ & \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT6\ & \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT5\ & \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT4\ & 
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT3\ & \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT2\ & \NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT1\ & \NoTMR_instance|Mult0|auto_generated|mac_mult5~dataout\ & 
\NoTMR_instance|Mult0|auto_generated|mac_mult5~4\ & \NoTMR_instance|Mult0|auto_generated|mac_mult5~3\ & \NoTMR_instance|Mult0|auto_generated|mac_mult5~2\ & \NoTMR_instance|Mult0|auto_generated|mac_mult5~1\ & 
\NoTMR_instance|Mult0|auto_generated|mac_mult5~0\);

\NoTMR_instance|Mult0|auto_generated|mac_out6~0\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(0);
\NoTMR_instance|Mult0|auto_generated|mac_out6~1\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(1);
\NoTMR_instance|Mult0|auto_generated|mac_out6~2\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(2);
\NoTMR_instance|Mult0|auto_generated|mac_out6~3\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(3);
\NoTMR_instance|Mult0|auto_generated|mac_out6~4\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(4);
\NoTMR_instance|Mult0|auto_generated|mac_out6~dataout\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(5);
\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT1\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(6);
\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT2\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(7);
\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT3\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(8);
\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT4\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(9);
\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT5\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(10);
\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT6\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(11);
\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT7\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(12);
\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT8\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(13);
\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT9\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(14);
\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT10\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(15);
\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT11\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(16);
\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT12\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(17);
\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT13\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(18);
\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT14\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(19);
\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT15\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(20);
\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT16\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(21);
\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT17\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(22);
\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT18\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(23);
\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT19\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(24);
\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT20\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(25);
\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT21\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(26);
\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT22\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(27);
\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT23\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(28);
\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT24\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(29);
\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT25\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(30);
\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT26\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(31);
\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT27\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(32);
\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT28\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(33);
\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT29\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(34);
\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT30\ <= \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\(35);

\NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\NoTMR_instance|fault_tact_seed\(17) & \NoTMR_instance|fault_tact_seed\(16) & \NoTMR_instance|fault_tact_seed\(15) & \NoTMR_instance|fault_tact_seed\(14) & 
\NoTMR_instance|fault_tact_seed\(13) & \NoTMR_instance|fault_tact_seed\(12) & \NoTMR_instance|fault_tact_seed\(11) & \NoTMR_instance|fault_tact_seed\(10) & \NoTMR_instance|fault_tact_seed\(9) & \NoTMR_instance|fault_tact_seed\(8) & 
\NoTMR_instance|fault_tact_seed\(7) & \NoTMR_instance|fault_tact_seed\(6) & \NoTMR_instance|fault_tact_seed\(5) & \NoTMR_instance|fault_tact_seed\(4) & \NoTMR_instance|fault_tact_seed\(3) & \NoTMR_instance|fault_tact_seed\(2) & 
\NoTMR_instance|fault_tact_seed\(1) & NOT \NoTMR_instance|fault_tact_seed\(0));

\NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (vcc & gnd & vcc & vcc & gnd & vcc & gnd & vcc & gnd & vcc & vcc & gnd & vcc & gnd & gnd & gnd & vcc & vcc);

\NoTMR_instance|Mult0|auto_generated|mac_mult1~dataout\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT32\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT33\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT34\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\NoTMR_instance|Mult0|auto_generated|mac_mult1~DATAOUT35\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAA_bus\ <= (\NoTMR_instance|fault_tact_seed\(17) & \NoTMR_instance|fault_tact_seed\(16) & \NoTMR_instance|fault_tact_seed\(15) & \NoTMR_instance|fault_tact_seed\(14) & 
\NoTMR_instance|fault_tact_seed\(13) & \NoTMR_instance|fault_tact_seed\(12) & \NoTMR_instance|fault_tact_seed\(11) & \NoTMR_instance|fault_tact_seed\(10) & \NoTMR_instance|fault_tact_seed\(9) & \NoTMR_instance|fault_tact_seed\(8) & 
\NoTMR_instance|fault_tact_seed\(7) & \NoTMR_instance|fault_tact_seed\(6) & \NoTMR_instance|fault_tact_seed\(5) & \NoTMR_instance|fault_tact_seed\(4) & \NoTMR_instance|fault_tact_seed\(3) & \NoTMR_instance|fault_tact_seed\(2) & 
\NoTMR_instance|fault_tact_seed\(1) & NOT \NoTMR_instance|fault_tact_seed\(0));

\NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAB_bus\ <= (vcc & gnd & vcc & gnd & gnd & gnd & gnd & vcc & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\NoTMR_instance|Mult0|auto_generated|mac_mult3~0\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(0);
\NoTMR_instance|Mult0|auto_generated|mac_mult3~1\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(1);
\NoTMR_instance|Mult0|auto_generated|mac_mult3~2\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(2);
\NoTMR_instance|Mult0|auto_generated|mac_mult3~3\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(3);
\NoTMR_instance|Mult0|auto_generated|mac_mult3~4\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(4);
\NoTMR_instance|Mult0|auto_generated|mac_mult3~5\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(5);
\NoTMR_instance|Mult0|auto_generated|mac_mult3~6\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(6);
\NoTMR_instance|Mult0|auto_generated|mac_mult3~7\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(7);
\NoTMR_instance|Mult0|auto_generated|mac_mult3~8\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(8);
\NoTMR_instance|Mult0|auto_generated|mac_mult3~dataout\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(9);
\NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT1\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(10);
\NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT2\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(11);
\NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT3\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(12);
\NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT4\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(13);
\NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT5\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(14);
\NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT6\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(15);
\NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT7\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(16);
\NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT8\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(17);
\NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT9\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(18);
\NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT10\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(19);
\NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT11\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(20);
\NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT12\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(21);
\NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT13\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(22);
\NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT14\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(23);
\NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT15\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(24);
\NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT16\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(25);
\NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT17\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(26);
\NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT18\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(27);
\NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT19\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(28);
\NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT20\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(29);
\NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT21\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(30);
\NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT22\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(31);
\NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT23\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(32);
\NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT24\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(33);
\NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT25\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(34);
\NoTMR_instance|Mult0|auto_generated|mac_mult3~DATAOUT26\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\(35);

\NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAA_bus\ <= (vcc & gnd & vcc & vcc & gnd & vcc & gnd & vcc & gnd & vcc & vcc & gnd & vcc & gnd & gnd & gnd & vcc & vcc);

\NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAB_bus\ <= (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1022]~1259_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1021]~1258_combout\ & 
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1020]~1257_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1019]~1256_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1018]~1255_combout\ & 
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1017]~1254_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1016]~1253_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1015]~1252_combout\ & 
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1014]~1251_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1013]~1250_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1012]~1249_combout\ & 
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1011]~1248_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1010]~1247_combout\ & gnd & gnd & gnd & gnd & gnd);

\NoTMR_instance|Mult0|auto_generated|mac_mult5~0\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(0);
\NoTMR_instance|Mult0|auto_generated|mac_mult5~1\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(1);
\NoTMR_instance|Mult0|auto_generated|mac_mult5~2\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(2);
\NoTMR_instance|Mult0|auto_generated|mac_mult5~3\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(3);
\NoTMR_instance|Mult0|auto_generated|mac_mult5~4\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(4);
\NoTMR_instance|Mult0|auto_generated|mac_mult5~dataout\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(5);
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT1\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(6);
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT2\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(7);
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT3\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(8);
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT4\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(9);
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT5\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(10);
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT6\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(11);
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT7\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(12);
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT8\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(13);
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT9\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(14);
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT10\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(15);
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT11\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(16);
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT12\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(17);
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT13\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(18);
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT14\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(19);
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT15\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(20);
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT16\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(21);
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT17\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(22);
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT18\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(23);
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT19\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(24);
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT20\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(25);
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT21\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(26);
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT22\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(27);
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT23\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(28);
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT24\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(29);
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT25\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(30);
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT26\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(31);
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT27\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(32);
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT28\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(33);
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT29\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(34);
\NoTMR_instance|Mult0|auto_generated|mac_mult5~DATAOUT30\ <= \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\(35);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);
\NoTMR_instance|ALT_INV_temp_fault_tact_generated~q\ <= NOT \NoTMR_instance|temp_fault_tact_generated~q\;
\NoTMR_instance|ALT_INV_fault_tact_seed\(0) <= NOT \NoTMR_instance|fault_tact_seed\(0);

-- Location: FF_X35_Y24_N7
\tx_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tx_counter[3]~38_combout\,
	sclr => \LessThan0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tx_counter(3));

-- Location: FF_X35_Y24_N11
\tx_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tx_counter[5]~42_combout\,
	sclr => \LessThan0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tx_counter(5));

-- Location: FF_X35_Y24_N13
\tx_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tx_counter[6]~44_combout\,
	sclr => \LessThan0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tx_counter(6));

-- Location: FF_X35_Y23_N7
\tx_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tx_counter[19]~70_combout\,
	sclr => \LessThan0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tx_counter(19));

-- Location: FF_X35_Y23_N11
\tx_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tx_counter[21]~74_combout\,
	sclr => \LessThan0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tx_counter(21));

-- Location: FF_X35_Y23_N13
\tx_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tx_counter[22]~76_combout\,
	sclr => \LessThan0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tx_counter(22));

-- Location: FF_X35_Y23_N23
\tx_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tx_counter[27]~86_combout\,
	sclr => \LessThan0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tx_counter(27));

-- Location: LCCOMB_X35_Y24_N6
\tx_counter[3]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tx_counter[3]~38_combout\ = (tx_counter(3) & (!\tx_counter[2]~37\)) # (!tx_counter(3) & ((\tx_counter[2]~37\) # (GND)))
-- \tx_counter[3]~39\ = CARRY((!\tx_counter[2]~37\) # (!tx_counter(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => tx_counter(3),
	datad => VCC,
	cin => \tx_counter[2]~37\,
	combout => \tx_counter[3]~38_combout\,
	cout => \tx_counter[3]~39\);

-- Location: LCCOMB_X35_Y24_N10
\tx_counter[5]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tx_counter[5]~42_combout\ = (tx_counter(5) & (!\tx_counter[4]~41\)) # (!tx_counter(5) & ((\tx_counter[4]~41\) # (GND)))
-- \tx_counter[5]~43\ = CARRY((!\tx_counter[4]~41\) # (!tx_counter(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => tx_counter(5),
	datad => VCC,
	cin => \tx_counter[4]~41\,
	combout => \tx_counter[5]~42_combout\,
	cout => \tx_counter[5]~43\);

-- Location: LCCOMB_X35_Y24_N12
\tx_counter[6]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tx_counter[6]~44_combout\ = (tx_counter(6) & (\tx_counter[5]~43\ $ (GND))) # (!tx_counter(6) & (!\tx_counter[5]~43\ & VCC))
-- \tx_counter[6]~45\ = CARRY((tx_counter(6) & !\tx_counter[5]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => tx_counter(6),
	datad => VCC,
	cin => \tx_counter[5]~43\,
	combout => \tx_counter[6]~44_combout\,
	cout => \tx_counter[6]~45\);

-- Location: LCCOMB_X35_Y23_N6
\tx_counter[19]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tx_counter[19]~70_combout\ = (tx_counter(19) & (!\tx_counter[18]~69\)) # (!tx_counter(19) & ((\tx_counter[18]~69\) # (GND)))
-- \tx_counter[19]~71\ = CARRY((!\tx_counter[18]~69\) # (!tx_counter(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => tx_counter(19),
	datad => VCC,
	cin => \tx_counter[18]~69\,
	combout => \tx_counter[19]~70_combout\,
	cout => \tx_counter[19]~71\);

-- Location: LCCOMB_X35_Y23_N10
\tx_counter[21]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tx_counter[21]~74_combout\ = (tx_counter(21) & (!\tx_counter[20]~73\)) # (!tx_counter(21) & ((\tx_counter[20]~73\) # (GND)))
-- \tx_counter[21]~75\ = CARRY((!\tx_counter[20]~73\) # (!tx_counter(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => tx_counter(21),
	datad => VCC,
	cin => \tx_counter[20]~73\,
	combout => \tx_counter[21]~74_combout\,
	cout => \tx_counter[21]~75\);

-- Location: LCCOMB_X35_Y23_N12
\tx_counter[22]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tx_counter[22]~76_combout\ = (tx_counter(22) & (\tx_counter[21]~75\ $ (GND))) # (!tx_counter(22) & (!\tx_counter[21]~75\ & VCC))
-- \tx_counter[22]~77\ = CARRY((tx_counter(22) & !\tx_counter[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => tx_counter(22),
	datad => VCC,
	cin => \tx_counter[21]~75\,
	combout => \tx_counter[22]~76_combout\,
	cout => \tx_counter[22]~77\);

-- Location: LCCOMB_X35_Y23_N22
\tx_counter[27]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tx_counter[27]~86_combout\ = (tx_counter(27) & (!\tx_counter[26]~85\)) # (!tx_counter(27) & ((\tx_counter[26]~85\) # (GND)))
-- \tx_counter[27]~87\ = CARRY((!\tx_counter[26]~85\) # (!tx_counter(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => tx_counter(27),
	datad => VCC,
	cin => \tx_counter[26]~85\,
	combout => \tx_counter[27]~86_combout\,
	cout => \tx_counter[27]~87\);

-- Location: FF_X31_Y22_N13
\NoTMR_instance|clock_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|clock_counter[5]~42_combout\,
	sclr => \NoTMR_instance|Equal25~20_combout\,
	ena => \NoTMR_instance|clock_counter[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|clock_counter\(5));

-- Location: FF_X31_Y22_N11
\NoTMR_instance|clock_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|clock_counter[4]~40_combout\,
	sclr => \NoTMR_instance|Equal25~20_combout\,
	ena => \NoTMR_instance|clock_counter[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|clock_counter\(4));

-- Location: FF_X31_Y22_N23
\NoTMR_instance|clock_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|clock_counter[10]~52_combout\,
	sclr => \NoTMR_instance|Equal25~20_combout\,
	ena => \NoTMR_instance|clock_counter[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|clock_counter\(10));

-- Location: FF_X31_Y22_N27
\NoTMR_instance|clock_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|clock_counter[12]~56_combout\,
	sclr => \NoTMR_instance|Equal25~20_combout\,
	ena => \NoTMR_instance|clock_counter[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|clock_counter\(12));

-- Location: FF_X31_Y21_N1
\NoTMR_instance|clock_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|clock_counter[15]~62_combout\,
	sclr => \NoTMR_instance|Equal25~20_combout\,
	ena => \NoTMR_instance|clock_counter[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|clock_counter\(15));

-- Location: FF_X31_Y22_N31
\NoTMR_instance|clock_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|clock_counter[14]~60_combout\,
	sclr => \NoTMR_instance|Equal25~20_combout\,
	ena => \NoTMR_instance|clock_counter[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|clock_counter\(14));

-- Location: FF_X30_Y22_N31
\NoTMR_instance|clock_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \NoTMR_instance|clock_counter[17]~66_combout\,
	sclr => \NoTMR_instance|Equal25~20_combout\,
	sload => VCC,
	ena => \NoTMR_instance|clock_counter[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|clock_counter\(17));

-- Location: FF_X31_Y21_N3
\NoTMR_instance|clock_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|clock_counter[16]~64_combout\,
	sclr => \NoTMR_instance|Equal25~20_combout\,
	ena => \NoTMR_instance|clock_counter[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|clock_counter\(16));

-- Location: FF_X31_Y21_N9
\NoTMR_instance|clock_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|clock_counter[19]~70_combout\,
	sclr => \NoTMR_instance|Equal25~20_combout\,
	ena => \NoTMR_instance|clock_counter[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|clock_counter\(19));

-- Location: FF_X30_Y22_N19
\NoTMR_instance|clock_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \NoTMR_instance|clock_counter[18]~68_combout\,
	sclr => \NoTMR_instance|Equal25~20_combout\,
	sload => VCC,
	ena => \NoTMR_instance|clock_counter[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|clock_counter\(18));

-- Location: FF_X31_Y21_N13
\NoTMR_instance|clock_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|clock_counter[21]~74_combout\,
	sclr => \NoTMR_instance|Equal25~20_combout\,
	ena => \NoTMR_instance|clock_counter[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|clock_counter\(21));

-- Location: FF_X31_Y21_N11
\NoTMR_instance|clock_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|clock_counter[20]~72_combout\,
	sclr => \NoTMR_instance|Equal25~20_combout\,
	ena => \NoTMR_instance|clock_counter[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|clock_counter\(20));

-- Location: FF_X31_Y21_N17
\NoTMR_instance|clock_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|clock_counter[23]~78_combout\,
	sclr => \NoTMR_instance|Equal25~20_combout\,
	ena => \NoTMR_instance|clock_counter[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|clock_counter\(23));

-- Location: FF_X31_Y21_N15
\NoTMR_instance|clock_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|clock_counter[22]~76_combout\,
	sclr => \NoTMR_instance|Equal25~20_combout\,
	ena => \NoTMR_instance|clock_counter[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|clock_counter\(22));

-- Location: FF_X31_Y21_N21
\NoTMR_instance|clock_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|clock_counter[25]~82_combout\,
	sclr => \NoTMR_instance|Equal25~20_combout\,
	ena => \NoTMR_instance|clock_counter[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|clock_counter\(25));

-- Location: FF_X31_Y21_N19
\NoTMR_instance|clock_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|clock_counter[24]~80_combout\,
	sclr => \NoTMR_instance|Equal25~20_combout\,
	ena => \NoTMR_instance|clock_counter[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|clock_counter\(24));

-- Location: FF_X31_Y21_N25
\NoTMR_instance|clock_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|clock_counter[27]~86_combout\,
	sclr => \NoTMR_instance|Equal25~20_combout\,
	ena => \NoTMR_instance|clock_counter[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|clock_counter\(27));

-- Location: FF_X31_Y21_N23
\NoTMR_instance|clock_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|clock_counter[26]~84_combout\,
	sclr => \NoTMR_instance|Equal25~20_combout\,
	ena => \NoTMR_instance|clock_counter[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|clock_counter\(26));

-- Location: FF_X31_Y21_N29
\NoTMR_instance|clock_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|clock_counter[29]~90_combout\,
	sclr => \NoTMR_instance|Equal25~20_combout\,
	ena => \NoTMR_instance|clock_counter[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|clock_counter\(29));

-- Location: FF_X31_Y21_N27
\NoTMR_instance|clock_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|clock_counter[28]~88_combout\,
	sclr => \NoTMR_instance|Equal25~20_combout\,
	ena => \NoTMR_instance|clock_counter[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|clock_counter\(28));

-- Location: FF_X31_Y21_N31
\NoTMR_instance|clock_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|clock_counter[30]~92_combout\,
	sclr => \NoTMR_instance|Equal25~20_combout\,
	ena => \NoTMR_instance|clock_counter[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|clock_counter\(30));

-- Location: LCCOMB_X23_Y15_N18
\NoTMR_instance|Add1~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Add1~48_combout\ = ((\NoTMR_instance|error_bit_seed\(24) $ (\NoTMR_instance|error_bit_seed\(25) $ (!\NoTMR_instance|Add1~47\)))) # (GND)
-- \NoTMR_instance|Add1~49\ = CARRY((\NoTMR_instance|error_bit_seed\(24) & ((\NoTMR_instance|error_bit_seed\(25)) # (!\NoTMR_instance|Add1~47\))) # (!\NoTMR_instance|error_bit_seed\(24) & (\NoTMR_instance|error_bit_seed\(25) & !\NoTMR_instance|Add1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(24),
	datab => \NoTMR_instance|error_bit_seed\(25),
	datad => VCC,
	cin => \NoTMR_instance|Add1~47\,
	combout => \NoTMR_instance|Add1~48_combout\,
	cout => \NoTMR_instance|Add1~49\);

-- Location: LCCOMB_X22_Y15_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~6_combout\ = (\NoTMR_instance|Add1~58_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~5\)) # (!\NoTMR_instance|Add1~58_combout\ & 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~5\) # (GND)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~7\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~5\) # (!\NoTMR_instance|Add1~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Add1~58_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~5\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~6_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~7\);

-- Location: LCCOMB_X21_Y15_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~0_combout\ = \NoTMR_instance|Add1~50_combout\ $ (VCC)
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~1\ = CARRY(\NoTMR_instance|Add1~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Add1~50_combout\,
	datad => VCC,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~0_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~1\);

-- Location: LCCOMB_X21_Y15_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~2_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~1\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[128]~866_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[128]~867_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~1\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[128]~866_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[128]~867_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~3\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[128]~866_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[128]~867_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[128]~866_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[128]~867_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~1\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~2_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~3\);

-- Location: LCCOMB_X21_Y15_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~4_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~3\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[129]~864_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[129]~865_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~3\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[129]~864_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[129]~865_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~5\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[129]~864_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[129]~865_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[129]~864_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[129]~865_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~3\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~4_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~5\);

-- Location: LCCOMB_X21_Y15_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~6_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[130]~863_combout\ & (((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~5\)))) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[130]~863_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[130]~862_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~5\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[130]~862_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~5\) # (GND)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~7\ = CARRY(((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[130]~863_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[130]~862_combout\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[130]~863_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[130]~862_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~5\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~6_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~7\);

-- Location: LCCOMB_X20_Y13_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~0_combout\ = \NoTMR_instance|Add1~46_combout\ $ (VCC)
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~1\ = CARRY(\NoTMR_instance|Add1~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Add1~46_combout\,
	datad => VCC,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~0_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~1\);

-- Location: LCCOMB_X20_Y13_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~2_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~1\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[192]~886_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[192]~887_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~1\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[192]~886_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[192]~887_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~3\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[192]~886_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[192]~887_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[192]~886_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[192]~887_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~1\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~2_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~3\);

-- Location: LCCOMB_X20_Y13_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~4_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~3\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[193]~884_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[193]~885_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~3\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[193]~884_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[193]~885_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~5\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[193]~884_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[193]~885_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[193]~884_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[193]~885_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~3\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~4_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~5\);

-- Location: LCCOMB_X20_Y13_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~6_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[194]~883_combout\ & (((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~5\)))) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[194]~883_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[194]~1439_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~5\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[194]~1439_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~5\) # (GND)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~7\ = CARRY(((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[194]~883_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[194]~1439_combout\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[194]~883_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[194]~1439_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~5\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~6_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~7\);

-- Location: LCCOMB_X20_Y13_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~10_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~9\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[196]~881_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[196]~1437_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~9\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[196]~881_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[196]~1437_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~11\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[196]~881_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[196]~1437_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[196]~881_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[196]~1437_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~9\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~10_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~11\);

-- Location: LCCOMB_X19_Y13_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~0_combout\ = \NoTMR_instance|Add1~44_combout\ $ (VCC)
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~1\ = CARRY(\NoTMR_instance|Add1~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Add1~44_combout\,
	datad => VCC,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~0_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~1\);

-- Location: LCCOMB_X19_Y13_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~8_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~7\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[227]~892_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[227]~1444_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~7\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[227]~892_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[227]~1444_combout\)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~9\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~7\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[227]~892_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[227]~1444_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[227]~892_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[227]~1444_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~7\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~8_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~9\);

-- Location: LCCOMB_X17_Y13_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~0_combout\ = \NoTMR_instance|Add1~42_combout\ $ (VCC)
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~1\ = CARRY(\NoTMR_instance|Add1~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Add1~42_combout\,
	datad => VCC,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~0_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~1\);

-- Location: LCCOMB_X17_Y13_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~2_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~1\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[256]~908_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[256]~907_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~1\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[256]~908_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[256]~907_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~3\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[256]~908_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[256]~907_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[256]~908_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[256]~907_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~1\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~2_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~3\);

-- Location: LCCOMB_X16_Y13_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~0_combout\ = \NoTMR_instance|Add1~40_combout\ $ (VCC)
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~1\ = CARRY(\NoTMR_instance|Add1~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Add1~40_combout\,
	datad => VCC,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~0_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~1\);

-- Location: LCCOMB_X16_Y13_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~6_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[290]~1460_combout\ & (((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~5\)))) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[290]~1460_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[290]~916_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~5\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[290]~916_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~5\) # (GND)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~7\ = CARRY(((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[290]~1460_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[290]~916_combout\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[290]~1460_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[290]~916_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~5\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~6_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~7\);

-- Location: LCCOMB_X16_Y13_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~12_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~11\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[293]~1457_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[293]~913_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~11\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[293]~1457_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[293]~913_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~13\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[293]~1457_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[293]~913_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[293]~1457_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[293]~913_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~11\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~12_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~13\);

-- Location: LCCOMB_X16_Y13_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~14_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~13\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[294]~912_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[294]~1456_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~13\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[294]~912_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[294]~1456_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~15\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[294]~912_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[294]~1456_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[294]~912_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[294]~1456_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~13\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~14_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~15\);

-- Location: LCCOMB_X16_Y13_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~20_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~19\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[297]~1453_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[297]~909_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~19\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[297]~1453_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[297]~909_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~21\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[297]~1453_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[297]~909_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[297]~1453_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[297]~909_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~19\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~20_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~21\);

-- Location: LCCOMB_X15_Y13_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~10_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~9\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[324]~1467_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[324]~927_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~9\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[324]~1467_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[324]~927_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~11\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[324]~1467_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[324]~927_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[324]~1467_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[324]~927_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~9\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~10_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~11\);

-- Location: LCCOMB_X15_Y12_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~0_combout\ = \NoTMR_instance|Add1~36_combout\ $ (VCC)
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~1\ = CARRY(\NoTMR_instance|Add1~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Add1~36_combout\,
	datad => VCC,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~0_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~1\);

-- Location: LCCOMB_X15_Y12_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~8_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~7\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[355]~1478_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[355]~942_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~7\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[355]~1478_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[355]~942_combout\)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~9\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~7\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[355]~1478_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[355]~942_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[355]~1478_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[355]~942_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~7\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~8_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~9\);

-- Location: LCCOMB_X15_Y12_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~14_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~13\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[358]~939_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[358]~1475_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~13\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[358]~939_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[358]~1475_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~15\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[358]~939_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[358]~1475_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[358]~939_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[358]~1475_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~13\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~14_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~15\);

-- Location: LCCOMB_X16_Y9_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~2_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~1\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[384]~961_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[384]~962_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~1\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[384]~961_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[384]~962_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~3\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[384]~961_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[384]~962_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[384]~961_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[384]~962_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~1\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~2_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~3\);

-- Location: LCCOMB_X16_Y9_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~6_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[386]~958_combout\ & (((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~5\)))) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[386]~958_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[386]~1490_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~5\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[386]~1490_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~5\) # (GND)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~7\ = CARRY(((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[386]~958_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[386]~1490_combout\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[386]~958_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[386]~1490_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~5\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~6_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~7\);

-- Location: LCCOMB_X16_Y9_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~8_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~7\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[387]~1489_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[387]~957_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~7\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[387]~1489_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[387]~957_combout\)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~9\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~7\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[387]~1489_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[387]~957_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[387]~1489_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[387]~957_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~7\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~8_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~9\);

-- Location: LCCOMB_X16_Y9_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~10_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~9\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[388]~956_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[388]~1488_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~9\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[388]~956_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[388]~1488_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~11\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[388]~956_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[388]~1488_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[388]~956_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[388]~1488_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~9\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~10_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~11\);

-- Location: LCCOMB_X16_Y10_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~2_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~1\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[416]~977_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[416]~978_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~1\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[416]~977_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[416]~978_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~3\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[416]~977_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[416]~978_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[416]~977_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[416]~978_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~1\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~2_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~3\);

-- Location: LCCOMB_X16_Y10_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~8_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~7\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[419]~1501_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[419]~973_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~7\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[419]~1501_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[419]~973_combout\)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~9\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~7\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[419]~1501_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[419]~973_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[419]~1501_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[419]~973_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~7\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~8_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~9\);

-- Location: LCCOMB_X16_Y10_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~10_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~9\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[420]~972_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[420]~1500_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~9\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[420]~972_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[420]~1500_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~11\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[420]~972_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[420]~1500_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[420]~972_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[420]~1500_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~9\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~10_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~11\);

-- Location: LCCOMB_X16_Y10_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~12_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~11\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[421]~1499_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[421]~971_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~11\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[421]~1499_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[421]~971_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~13\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[421]~1499_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[421]~971_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[421]~1499_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[421]~971_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~11\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~12_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~13\);

-- Location: LCCOMB_X16_Y10_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~18_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~17\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[424]~1496_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[424]~968_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~17\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[424]~1496_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[424]~968_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~19\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[424]~1496_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[424]~968_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[424]~1496_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[424]~968_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~17\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~18_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~19\);

-- Location: LCCOMB_X16_Y10_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~28_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~27\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[429]~1491_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[429]~963_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~27\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[429]~1491_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[429]~963_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~29\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[429]~1491_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[429]~963_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[429]~1491_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[429]~963_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~27\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~28_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~29\);

-- Location: LCCOMB_X17_Y11_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~6_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[450]~991_combout\ & (((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~5\)))) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[450]~991_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[450]~1515_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~5\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[450]~1515_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~5\) # (GND)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~7\ = CARRY(((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[450]~991_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[450]~1515_combout\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[450]~991_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[450]~1515_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~5\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~6_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~7\);

-- Location: LCCOMB_X17_Y10_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~16_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~15\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[455]~1510_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[455]~986_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~15\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[455]~1510_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[455]~986_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~17\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[455]~1510_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[455]~986_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[455]~1510_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[455]~986_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~15\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~16_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~17\);

-- Location: LCCOMB_X17_Y10_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~18_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~17\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[456]~1509_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[456]~985_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~17\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[456]~1509_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[456]~985_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~19\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[456]~1509_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[456]~985_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[456]~1509_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[456]~985_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~17\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~18_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~19\);

-- Location: LCCOMB_X17_Y10_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~26_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~25\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[460]~1505_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[460]~981_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~25\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[460]~1505_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[460]~981_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~27\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[460]~1505_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[460]~981_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[460]~1505_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[460]~981_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~25\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~26_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~27\);

-- Location: LCCOMB_X19_Y10_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~22_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~21\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[490]~1521_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[490]~1001_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~21\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[490]~1521_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[490]~1001_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~23\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[490]~1521_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[490]~1001_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[490]~1521_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[490]~1001_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~21\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~22_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~23\);

-- Location: LCCOMB_X19_Y10_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~28_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~27\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[493]~998_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[493]~1518_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~27\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[493]~998_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[493]~1518_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~29\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[493]~998_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[493]~1518_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[493]~998_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[493]~1518_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~27\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~28_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~29\);

-- Location: LCCOMB_X20_Y11_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~2_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~1\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[512]~1032_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[512]~1031_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~1\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[512]~1032_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[512]~1031_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~3\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[512]~1032_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[512]~1031_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[512]~1032_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[512]~1031_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~1\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~2_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~3\);

-- Location: LCCOMB_X20_Y11_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~4_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~3\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[513]~1029_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[513]~1030_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~3\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[513]~1029_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[513]~1030_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~5\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[513]~1029_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[513]~1030_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[513]~1029_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[513]~1030_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~3\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~4_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~5\);

-- Location: LCCOMB_X20_Y10_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~24_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~23\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[523]~1019_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[523]~1535_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~23\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[523]~1019_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[523]~1535_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~25\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[523]~1019_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[523]~1535_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[523]~1019_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[523]~1535_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~23\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~24_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~25\);

-- Location: LCCOMB_X21_Y11_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~0_combout\ = \NoTMR_instance|Add1~24_combout\ $ (VCC)
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~1\ = CARRY(\NoTMR_instance|Add1~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Add1~24_combout\,
	datad => VCC,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~0_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~1\);

-- Location: LCCOMB_X21_Y11_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~4_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~3\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[545]~1050_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[545]~1049_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~3\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[545]~1050_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[545]~1049_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~5\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[545]~1050_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[545]~1049_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[545]~1050_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[545]~1049_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~3\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~4_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~5\);

-- Location: LCCOMB_X21_Y10_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~22_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~21\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[554]~1552_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[554]~1040_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~21\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[554]~1552_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[554]~1040_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~23\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[554]~1552_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[554]~1040_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[554]~1552_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[554]~1040_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~21\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~22_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~23\);

-- Location: LCCOMB_X21_Y10_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~28_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~27\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[557]~1549_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[557]~1037_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~27\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[557]~1549_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[557]~1037_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~29\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[557]~1549_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[557]~1037_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[557]~1549_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[557]~1037_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~27\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~28_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~29\);

-- Location: LCCOMB_X22_Y11_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~4_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~3\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[577]~1070_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[577]~1071_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~3\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[577]~1070_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[577]~1071_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~5\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[577]~1070_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[577]~1071_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[577]~1070_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[577]~1071_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~3\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~4_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~5\);

-- Location: LCCOMB_X22_Y11_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~6_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[578]~1069_combout\ & (((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~5\)))) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[578]~1069_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[578]~1577_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~5\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[578]~1577_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~5\) # (GND)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~7\ = CARRY(((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[578]~1069_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[578]~1577_combout\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[578]~1069_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[578]~1577_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~5\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~6_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~7\);

-- Location: LCCOMB_X22_Y11_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~14_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~13\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[582]~1573_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[582]~1065_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~13\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[582]~1573_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[582]~1065_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~15\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[582]~1573_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[582]~1065_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[582]~1573_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[582]~1065_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~13\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~14_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~15\);

-- Location: LCCOMB_X22_Y10_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~22_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~21\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[586]~1061_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[586]~1569_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~21\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[586]~1061_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[586]~1569_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~23\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[586]~1061_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[586]~1569_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[586]~1061_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[586]~1569_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~21\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~22_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~23\);

-- Location: LCCOMB_X22_Y10_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~24_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~23\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[587]~1060_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[587]~1568_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~23\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[587]~1060_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[587]~1568_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~25\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[587]~1060_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[587]~1568_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[587]~1060_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[587]~1568_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~23\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~24_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~25\);

-- Location: LCCOMB_X22_Y10_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~32_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~31\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[591]~1056_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[591]~1564_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~31\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[591]~1056_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[591]~1564_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~33\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[591]~1056_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[591]~1564_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[591]~1056_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[591]~1564_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~31\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~32_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~33\);

-- Location: LCCOMB_X23_Y11_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~0_combout\ = \NoTMR_instance|Add1~20_combout\ $ (VCC)
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~1\ = CARRY(\NoTMR_instance|Add1~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Add1~20_combout\,
	datad => VCC,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~0_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~1\);

-- Location: LCCOMB_X23_Y11_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~4_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~3\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[609]~1093_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[609]~1092_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~3\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[609]~1093_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[609]~1092_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~5\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[609]~1093_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[609]~1092_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[609]~1093_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[609]~1092_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~3\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~4_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~5\);

-- Location: LCCOMB_X23_Y11_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~8_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~7\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[611]~1090_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[611]~1594_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~7\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[611]~1090_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[611]~1594_combout\)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~9\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~7\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[611]~1090_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[611]~1594_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[611]~1090_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[611]~1594_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~7\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~8_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~9\);

-- Location: LCCOMB_X23_Y11_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~10_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~9\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[612]~1593_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[612]~1089_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~9\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[612]~1593_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[612]~1089_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~11\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[612]~1593_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[612]~1089_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[612]~1593_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[612]~1089_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~9\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~10_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~11\);

-- Location: LCCOMB_X23_Y11_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~14_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~13\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[614]~1087_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[614]~1591_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~13\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[614]~1087_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[614]~1591_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~15\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[614]~1087_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[614]~1591_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[614]~1087_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[614]~1591_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~13\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~14_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~15\);

-- Location: LCCOMB_X23_Y11_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~16_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~15\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[615]~1086_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[615]~1590_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~15\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[615]~1086_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[615]~1590_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~17\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[615]~1086_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[615]~1590_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[615]~1086_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[615]~1590_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~15\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~16_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~17\);

-- Location: LCCOMB_X23_Y11_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~20_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~19\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[617]~1588_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[617]~1084_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~19\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[617]~1588_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[617]~1084_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~21\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[617]~1588_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[617]~1084_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[617]~1588_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[617]~1084_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~19\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~20_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~21\);

-- Location: LCCOMB_X23_Y10_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~30_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~29\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[622]~1583_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[622]~1079_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~29\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[622]~1583_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[622]~1079_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~31\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[622]~1583_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[622]~1079_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[622]~1583_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[622]~1079_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~29\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~30_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~31\);

-- Location: LCCOMB_X23_Y10_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~32_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~31\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[623]~1078_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[623]~1582_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~31\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[623]~1078_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[623]~1582_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~33\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[623]~1078_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[623]~1582_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[623]~1078_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[623]~1582_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~31\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~32_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~33\);

-- Location: LCCOMB_X23_Y10_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~34_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~33\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[624]~1077_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[624]~1581_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~33\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[624]~1077_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[624]~1581_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~35\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[624]~1077_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[624]~1581_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[624]~1077_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[624]~1581_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~33\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~34_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~35\);

-- Location: LCCOMB_X24_Y11_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~0_combout\ = \NoTMR_instance|Add1~18_combout\ $ (VCC)
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~1\ = CARRY(\NoTMR_instance|Add1~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Add1~18_combout\,
	datad => VCC,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~0_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~1\);

-- Location: LCCOMB_X24_Y11_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~2_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~1\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[640]~1118_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[640]~1117_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~1\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[640]~1118_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[640]~1117_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~3\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[640]~1118_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[640]~1117_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[640]~1118_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[640]~1117_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~1\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~2_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~3\);

-- Location: LCCOMB_X24_Y11_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~6_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[642]~1114_combout\ & (((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~5\)))) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[642]~1114_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[642]~1614_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~5\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[642]~1614_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~5\) # (GND)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~7\ = CARRY(((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[642]~1114_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[642]~1614_combout\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[642]~1114_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[642]~1614_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~5\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~6_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~7\);

-- Location: LCCOMB_X24_Y11_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~14_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~13\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[646]~1610_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[646]~1110_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~13\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[646]~1610_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[646]~1110_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~15\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[646]~1610_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[646]~1110_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[646]~1610_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[646]~1110_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~13\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~14_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~15\);

-- Location: LCCOMB_X24_Y10_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~26_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~25\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[652]~1104_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[652]~1604_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~25\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[652]~1104_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[652]~1604_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~27\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[652]~1104_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[652]~1604_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[652]~1104_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[652]~1604_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~25\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~26_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~27\);

-- Location: LCCOMB_X24_Y10_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~36_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~35\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[657]~1099_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[657]~1599_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~35\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[657]~1099_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[657]~1599_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~37\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[657]~1099_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[657]~1599_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[657]~1099_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[657]~1599_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~35\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~36_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~37\);

-- Location: LCCOMB_X24_Y10_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~40_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~39\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[659]~1597_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[659]~1097_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~39\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[659]~1597_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[659]~1097_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~41\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[659]~1597_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[659]~1097_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[659]~1597_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[659]~1097_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~39\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~40_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~41\);

-- Location: LCCOMB_X24_Y10_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~42_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~41\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[660]~1596_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[660]~1096_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~41\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[660]~1596_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[660]~1096_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~43\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[660]~1596_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[660]~1096_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[660]~1596_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[660]~1096_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~41\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~42_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~43\);

-- Location: LCCOMB_X27_Y11_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~4_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~3\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[673]~1140_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[673]~1139_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~3\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[673]~1140_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[673]~1139_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~5\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[673]~1140_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[673]~1139_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[673]~1140_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[673]~1139_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~3\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~4_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~5\);

-- Location: LCCOMB_X27_Y11_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~6_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[674]~1138_combout\ & (((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~5\)))) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[674]~1138_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[674]~1634_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~5\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[674]~1634_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~5\) # (GND)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~7\ = CARRY(((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[674]~1138_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[674]~1634_combout\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[674]~1138_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[674]~1634_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~5\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~6_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~7\);

-- Location: LCCOMB_X27_Y11_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~14_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~13\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[678]~1630_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[678]~1134_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~13\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[678]~1630_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[678]~1134_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~15\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[678]~1630_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[678]~1134_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[678]~1630_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[678]~1134_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~13\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~14_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~15\);

-- Location: LCCOMB_X27_Y11_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~18_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~17\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[680]~1628_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[680]~1132_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~17\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[680]~1628_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[680]~1132_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~19\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[680]~1628_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[680]~1132_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[680]~1628_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[680]~1132_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~17\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~18_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~19\);

-- Location: LCCOMB_X27_Y11_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~20_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~19\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[681]~1627_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[681]~1131_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~19\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[681]~1627_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[681]~1131_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~21\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[681]~1627_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[681]~1131_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[681]~1627_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[681]~1131_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~19\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~20_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~21\);

-- Location: LCCOMB_X27_Y11_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~22_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~21\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[682]~1130_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[682]~1626_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~21\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[682]~1130_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[682]~1626_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~23\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[682]~1130_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[682]~1626_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[682]~1130_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[682]~1626_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~21\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~22_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~23\);

-- Location: LCCOMB_X27_Y10_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~34_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~33\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[688]~1620_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[688]~1124_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~33\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[688]~1620_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[688]~1124_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~35\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[688]~1620_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[688]~1124_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[688]~1620_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[688]~1124_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~33\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~34_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~35\);

-- Location: LCCOMB_X27_Y10_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~40_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~39\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[691]~1121_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[691]~1617_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~39\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[691]~1121_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[691]~1617_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~41\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[691]~1121_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[691]~1617_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[691]~1121_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[691]~1617_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~39\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~40_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~41\);

-- Location: LCCOMB_X28_Y11_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~4_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~3\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[705]~1164_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[705]~1165_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~3\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[705]~1164_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[705]~1165_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~5\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[705]~1164_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[705]~1165_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[705]~1164_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[705]~1165_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~3\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~4_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~5\);

-- Location: LCCOMB_X28_Y11_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~6_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[706]~1655_combout\ & (((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~5\)))) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[706]~1655_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[706]~1163_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~5\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[706]~1163_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~5\) # (GND)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~7\ = CARRY(((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[706]~1655_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[706]~1163_combout\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[706]~1655_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[706]~1163_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~5\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~6_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~7\);

-- Location: LCCOMB_X28_Y11_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~8_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~7\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[707]~1162_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[707]~1654_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~7\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[707]~1162_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[707]~1654_combout\)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~9\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~7\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[707]~1162_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[707]~1654_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[707]~1162_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[707]~1654_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~7\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~8_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~9\);

-- Location: LCCOMB_X28_Y11_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~14_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~13\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[710]~1651_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[710]~1159_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~13\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[710]~1651_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[710]~1159_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~15\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[710]~1651_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[710]~1159_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[710]~1651_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[710]~1159_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~13\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~14_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~15\);

-- Location: LCCOMB_X28_Y11_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~18_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~17\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[712]~1649_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[712]~1157_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~17\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[712]~1649_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[712]~1157_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~19\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[712]~1649_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[712]~1157_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[712]~1649_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[712]~1157_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~17\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~18_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~19\);

-- Location: LCCOMB_X28_Y10_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~24_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~23\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[715]~1154_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[715]~1646_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~23\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[715]~1154_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[715]~1646_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~25\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[715]~1154_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[715]~1646_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[715]~1154_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[715]~1646_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~23\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~24_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~25\);

-- Location: LCCOMB_X28_Y10_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~32_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~31\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[719]~1642_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[719]~1150_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~31\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[719]~1642_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[719]~1150_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~33\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[719]~1642_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[719]~1150_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[719]~1642_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[719]~1150_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~31\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~32_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~33\);

-- Location: LCCOMB_X28_Y10_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~36_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~35\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[721]~1148_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[721]~1640_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~35\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[721]~1148_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[721]~1640_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~37\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[721]~1148_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[721]~1640_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[721]~1148_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[721]~1640_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~35\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~36_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~37\);

-- Location: LCCOMB_X28_Y10_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~40_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~39\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[723]~1638_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[723]~1146_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~39\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[723]~1638_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[723]~1146_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~41\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[723]~1638_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[723]~1146_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[723]~1638_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[723]~1146_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~39\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~40_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~41\);

-- Location: LCCOMB_X28_Y10_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~42_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~41\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[724]~1145_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[724]~1637_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~41\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[724]~1145_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[724]~1637_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~43\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[724]~1145_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[724]~1637_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[724]~1145_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[724]~1637_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~41\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~42_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~43\);

-- Location: LCCOMB_X30_Y11_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~4_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~3\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[737]~1190_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[737]~1191_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~3\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[737]~1190_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[737]~1191_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~5\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[737]~1190_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[737]~1191_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[737]~1190_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[737]~1191_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~3\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~4_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~5\);

-- Location: LCCOMB_X30_Y11_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~6_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[738]~1677_combout\ & (((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~5\)))) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[738]~1677_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[738]~1189_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~5\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[738]~1189_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~5\) # (GND)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~7\ = CARRY(((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[738]~1677_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[738]~1189_combout\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[738]~1677_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[738]~1189_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~5\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~6_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~7\);

-- Location: LCCOMB_X30_Y11_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~8_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~7\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[739]~1676_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[739]~1188_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~7\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[739]~1676_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[739]~1188_combout\)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~9\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~7\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[739]~1676_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[739]~1188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[739]~1676_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[739]~1188_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~7\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~8_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~9\);

-- Location: LCCOMB_X30_Y11_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~22_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~21\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[746]~1669_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[746]~1181_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~21\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[746]~1669_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[746]~1181_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~23\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[746]~1669_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[746]~1181_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[746]~1669_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[746]~1181_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~21\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~22_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~23\);

-- Location: LCCOMB_X30_Y10_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~34_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~33\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[752]~1663_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[752]~1175_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~33\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[752]~1663_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[752]~1175_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~35\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[752]~1663_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[752]~1175_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[752]~1663_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[752]~1175_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~33\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~34_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~35\);

-- Location: LCCOMB_X30_Y10_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~36_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~35\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[753]~1174_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[753]~1662_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~35\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[753]~1174_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[753]~1662_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~37\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[753]~1174_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[753]~1662_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[753]~1174_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[753]~1662_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~35\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~36_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~37\);

-- Location: LCCOMB_X30_Y10_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~38_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~37\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[754]~1173_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[754]~1661_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~37\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[754]~1173_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[754]~1661_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~39\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[754]~1173_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[754]~1661_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[754]~1173_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[754]~1661_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~37\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~38_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~39\);

-- Location: LCCOMB_X32_Y11_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~4_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~3\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[769]~1218_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[769]~1217_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~3\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[769]~1218_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[769]~1217_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~5\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[769]~1218_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[769]~1217_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[769]~1218_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[769]~1217_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~3\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~4_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~5\);

-- Location: LCCOMB_X32_Y11_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~6_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[770]~1700_combout\ & (((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~5\)))) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[770]~1700_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[770]~1216_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~5\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[770]~1216_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~5\) # (GND)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~7\ = CARRY(((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[770]~1700_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[770]~1216_combout\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[770]~1700_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[770]~1216_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~5\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~6_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~7\);

-- Location: LCCOMB_X32_Y11_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~18_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~17\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[776]~1210_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[776]~1694_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~17\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[776]~1210_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[776]~1694_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~19\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[776]~1210_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[776]~1694_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[776]~1210_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[776]~1694_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~17\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~18_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~19\);

-- Location: LCCOMB_X32_Y10_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~26_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~25\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[780]~1690_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[780]~1206_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~25\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[780]~1690_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[780]~1206_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~27\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[780]~1690_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[780]~1206_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[780]~1690_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[780]~1206_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~25\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~26_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~27\);

-- Location: LCCOMB_X32_Y14_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~0_combout\ = \NoTMR_instance|Add1~8_combout\ $ (VCC)
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~1\ = CARRY(\NoTMR_instance|Add1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Add1~8_combout\,
	datad => VCC,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~0_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~1\);

-- Location: LCCOMB_X32_Y14_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~2_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~1\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[800]~1247_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[800]~1248_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~1\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[800]~1247_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[800]~1248_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~3\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[800]~1247_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[800]~1248_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[800]~1247_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[800]~1248_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~1\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~2_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~3\);

-- Location: LCCOMB_X32_Y14_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~4_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~3\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[801]~1245_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[801]~1246_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~3\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[801]~1245_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[801]~1246_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~5\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[801]~1245_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[801]~1246_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[801]~1245_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[801]~1246_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~3\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~4_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~5\);

-- Location: LCCOMB_X32_Y14_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~16_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~15\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[807]~1719_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[807]~1239_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~15\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[807]~1719_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[807]~1239_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~17\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[807]~1719_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[807]~1239_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[807]~1719_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[807]~1239_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~15\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~16_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~17\);

-- Location: LCCOMB_X32_Y13_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~34_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~33\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[816]~1710_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[816]~1230_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~33\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[816]~1710_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[816]~1230_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~35\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[816]~1710_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[816]~1230_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[816]~1710_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[816]~1230_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~33\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~34_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~35\);

-- Location: LCCOMB_X32_Y13_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~36_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~35\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[817]~1709_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[817]~1229_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~35\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[817]~1709_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[817]~1229_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~37\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[817]~1709_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[817]~1229_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[817]~1709_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[817]~1229_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~35\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~36_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~37\);

-- Location: LCCOMB_X32_Y13_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~44_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~43\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[821]~1705_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[821]~1225_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~43\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[821]~1705_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[821]~1225_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~45\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[821]~1705_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[821]~1225_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[821]~1705_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[821]~1225_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~43\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~44_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~45\);

-- Location: LCCOMB_X30_Y14_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~10_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~9\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[836]~1747_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[836]~1271_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~9\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[836]~1747_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[836]~1271_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~11\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[836]~1747_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[836]~1271_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[836]~1747_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[836]~1271_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~9\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~10_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~11\);

-- Location: LCCOMB_X30_Y14_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~16_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~15\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[839]~1744_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[839]~1268_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~15\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[839]~1744_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[839]~1268_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~17\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[839]~1744_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[839]~1268_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[839]~1744_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[839]~1268_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~15\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~16_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~17\);

-- Location: LCCOMB_X30_Y13_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~34_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~33\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[848]~1735_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[848]~1259_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~33\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[848]~1735_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[848]~1259_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~35\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[848]~1735_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[848]~1259_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[848]~1735_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[848]~1259_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~33\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~34_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~35\);

-- Location: LCCOMB_X30_Y13_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~44_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~43\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[853]~1730_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[853]~1254_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~43\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[853]~1730_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[853]~1254_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~45\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[853]~1730_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[853]~1254_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[853]~1730_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[853]~1254_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~43\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~44_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~45\);

-- Location: LCCOMB_X30_Y13_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~46_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~45\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[854]~1253_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[854]~1729_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~45\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[854]~1253_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[854]~1729_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~47\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[854]~1253_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[854]~1729_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[854]~1253_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[854]~1729_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~45\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~46_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~47\);

-- Location: LCCOMB_X30_Y13_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~48_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~47\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[855]~1252_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[855]~1728_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~47\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[855]~1252_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[855]~1728_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~49\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[855]~1252_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[855]~1728_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[855]~1252_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[855]~1728_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~47\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~48_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~49\);

-- Location: LCCOMB_X29_Y14_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~4_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~3\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[865]~1304_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[865]~1305_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~3\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[865]~1304_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[865]~1305_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~5\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[865]~1304_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[865]~1305_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[865]~1304_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[865]~1305_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~3\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~4_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~5\);

-- Location: LCCOMB_X29_Y14_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~12_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~11\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[869]~1300_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[869]~1772_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~11\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[869]~1300_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[869]~1772_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~13\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[869]~1300_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[869]~1772_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[869]~1300_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[869]~1772_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~11\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~12_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~13\);

-- Location: LCCOMB_X29_Y14_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~14_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~13\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[870]~1771_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[870]~1299_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~13\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[870]~1771_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[870]~1299_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~15\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[870]~1771_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[870]~1299_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[870]~1771_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[870]~1299_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~13\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~14_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~15\);

-- Location: LCCOMB_X29_Y14_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~18_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~17\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[872]~1297_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[872]~1769_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~17\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[872]~1297_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[872]~1769_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~19\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[872]~1297_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[872]~1769_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[872]~1297_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[872]~1769_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~17\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~18_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~19\);

-- Location: LCCOMB_X29_Y13_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~42_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~41\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[884]~1757_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[884]~1285_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~41\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[884]~1757_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[884]~1285_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~43\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[884]~1757_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[884]~1285_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[884]~1757_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[884]~1285_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~41\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~42_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~43\);

-- Location: LCCOMB_X29_Y13_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~52_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~51\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[889]~1752_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[889]~1280_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~51\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[889]~1752_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[889]~1280_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~53\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[889]~1752_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[889]~1280_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[889]~1752_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[889]~1280_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~51\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~52_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~53\);

-- Location: LCCOMB_X29_Y13_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~54_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~53\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[890]~1279_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[890]~1751_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~53\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[890]~1279_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[890]~1751_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~55\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[890]~1279_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[890]~1751_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[890]~1279_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[890]~1751_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~53\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~54_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~55\);

-- Location: LCCOMB_X29_Y13_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~56_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~55\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[891]~1278_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[891]~1750_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~55\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[891]~1278_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[891]~1750_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~57\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[891]~1278_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[891]~1750_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[891]~1278_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[891]~1750_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~55\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~56_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~57\);

-- Location: LCCOMB_X27_Y14_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~0_combout\ = \NoTMR_instance|Add1~2_combout\ $ (VCC)
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~1\ = CARRY(\NoTMR_instance|Add1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Add1~2_combout\,
	datad => VCC,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~0_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~1\);

-- Location: LCCOMB_X27_Y14_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~6_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[898]~1334_combout\ & (((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~5\)))) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[898]~1334_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[898]~1802_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~5\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[898]~1802_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~5\) # (GND)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~7\ = CARRY(((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[898]~1334_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[898]~1802_combout\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[898]~1334_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[898]~1802_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~5\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~6_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~7\);

-- Location: LCCOMB_X27_Y14_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~12_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~11\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[901]~1799_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[901]~1331_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~11\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[901]~1799_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[901]~1331_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~13\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[901]~1799_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[901]~1331_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[901]~1799_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[901]~1331_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~11\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~12_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~13\);

-- Location: LCCOMB_X27_Y13_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~30_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~29\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[910]~1790_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[910]~1322_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~29\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[910]~1790_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[910]~1322_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~31\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[910]~1790_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[910]~1322_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[910]~1790_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[910]~1322_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~29\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~30_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~31\);

-- Location: LCCOMB_X27_Y13_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~32_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~31\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[911]~1789_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[911]~1321_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~31\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[911]~1789_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[911]~1321_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~33\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[911]~1789_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[911]~1321_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[911]~1789_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[911]~1321_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~31\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~32_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~33\);

-- Location: LCCOMB_X27_Y13_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~48_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~47\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[919]~1313_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[919]~1781_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~47\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[919]~1313_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[919]~1781_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~49\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[919]~1313_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[919]~1781_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[919]~1313_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[919]~1781_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~47\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~48_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~49\);

-- Location: LCCOMB_X27_Y16_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~12_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~11\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[933]~1827_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[933]~1363_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~11\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[933]~1827_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[933]~1363_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~13\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[933]~1827_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[933]~1363_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[933]~1827_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[933]~1363_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~11\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~12_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~13\);

-- Location: LCCOMB_X27_Y16_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~26_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~25\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[940]~1356_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[940]~1820_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~25\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[940]~1356_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[940]~1820_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~27\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[940]~1356_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[940]~1820_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[940]~1356_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[940]~1820_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~25\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~26_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~27\);

-- Location: LCCOMB_X27_Y16_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~28_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~27\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[941]~1355_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[941]~1819_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~27\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[941]~1355_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[941]~1819_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~29\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[941]~1355_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[941]~1819_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[941]~1355_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[941]~1819_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~27\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~28_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~29\);

-- Location: LCCOMB_X27_Y15_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~36_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~35\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[945]~1351_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[945]~1815_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~35\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[945]~1351_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[945]~1815_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~37\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[945]~1351_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[945]~1815_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[945]~1351_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[945]~1815_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~35\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~36_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~37\);

-- Location: LCCOMB_X27_Y15_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~38_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~37\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[946]~1814_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[946]~1350_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~37\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[946]~1814_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[946]~1350_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~39\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[946]~1814_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[946]~1350_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[946]~1814_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[946]~1350_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~37\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~38_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~39\);

-- Location: LCCOMB_X27_Y15_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~44_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~43\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[949]~1347_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[949]~1811_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~43\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[949]~1347_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[949]~1811_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~45\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[949]~1347_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[949]~1811_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[949]~1347_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[949]~1811_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~43\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~44_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~45\);

-- Location: LCCOMB_X27_Y15_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~48_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~47\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[951]~1345_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[951]~1809_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~47\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[951]~1345_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[951]~1809_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~49\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[951]~1345_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[951]~1809_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[951]~1345_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[951]~1809_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~47\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~48_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~49\);

-- Location: LCCOMB_X27_Y15_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~52_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~51\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[953]~1343_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[953]~1807_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~51\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[953]~1343_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[953]~1807_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~53\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[953]~1343_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[953]~1807_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[953]~1343_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[953]~1807_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~51\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~52_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~53\);

-- Location: LCCOMB_X27_Y15_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~54_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~53\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[954]~1806_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[954]~1342_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~53\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[954]~1806_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[954]~1342_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~55\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[954]~1806_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[954]~1342_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[954]~1806_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[954]~1342_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~53\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~54_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~55\);

-- Location: LCCOMB_X24_Y17_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~0_combout\ = \NoTMR_instance|error_bit_seed\(0) $ (GND)
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~1\ = CARRY(!\NoTMR_instance|error_bit_seed\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|error_bit_seed\(0),
	datad => VCC,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~0_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~1\);

-- Location: LCCOMB_X24_Y17_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~12_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~11\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[965]~1856_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[965]~1400_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~11\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[965]~1856_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[965]~1400_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~13\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[965]~1856_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[965]~1400_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[965]~1856_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[965]~1400_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~11\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~12_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~13\);

-- Location: LCCOMB_X24_Y16_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~16_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~15\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[967]~1854_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[967]~1398_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~15\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[967]~1854_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[967]~1398_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~17\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[967]~1854_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[967]~1398_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[967]~1854_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[967]~1398_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~15\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~16_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~17\);

-- Location: LCCOMB_X24_Y16_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~26_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~25\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[972]~1393_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[972]~1849_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~25\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[972]~1393_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[972]~1849_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~27\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[972]~1393_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[972]~1849_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[972]~1393_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[972]~1849_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~25\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~26_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~27\);

-- Location: LCCOMB_X24_Y16_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~30_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~29\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[974]~1391_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[974]~1847_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~29\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[974]~1391_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[974]~1847_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~31\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[974]~1391_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[974]~1847_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[974]~1391_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[974]~1847_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~29\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~30_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~31\);

-- Location: LCCOMB_X24_Y16_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~36_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~35\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[977]~1844_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[977]~1388_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~35\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[977]~1844_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[977]~1388_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~37\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[977]~1844_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[977]~1388_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[977]~1844_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[977]~1388_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~35\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~36_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~37\);

-- Location: LCCOMB_X24_Y16_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~40_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~39\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[979]~1386_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[979]~1842_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~39\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[979]~1386_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[979]~1842_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~41\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[979]~1386_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[979]~1842_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[979]~1386_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[979]~1842_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~39\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~40_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~41\);

-- Location: LCCOMB_X24_Y16_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~46_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~45\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[982]~1383_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[982]~1839_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~45\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[982]~1383_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[982]~1839_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~47\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[982]~1383_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[982]~1839_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[982]~1383_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[982]~1839_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~45\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~46_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~47\);

-- Location: LCCOMB_X24_Y15_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~54_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~53\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[986]~1379_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[986]~1835_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~53\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[986]~1379_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[986]~1835_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~55\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[986]~1379_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[986]~1835_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[986]~1379_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[986]~1835_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~53\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~54_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~55\);

-- Location: LCCOMB_X24_Y15_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~58_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~57\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[988]~1833_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[988]~1377_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~57\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[988]~1833_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[988]~1377_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~59\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[988]~1833_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[988]~1377_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[988]~1833_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[988]~1377_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~57\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~58_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~59\);

-- Location: LCCOMB_X24_Y15_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~60_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~59\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[989]~1376_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[989]~1832_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~59\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[989]~1376_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[989]~1832_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~61\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[989]~1376_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[989]~1832_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[989]~1376_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[989]~1832_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~59\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~60_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~61\);

-- Location: DSPOUT_X34_Y23_N2
\NoTMR_instance|Mult0|auto_generated|mac_out2\ : cycloneiii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \NoTMR_instance|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X34_Y22_N2
\NoTMR_instance|Mult0|auto_generated|mac_out4\ : cycloneiii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \NoTMR_instance|Mult0|auto_generated|mac_out4_DATAOUT_bus\);

-- Location: DSPOUT_X34_Y21_N2
\NoTMR_instance|Mult0|auto_generated|mac_out6\ : cycloneiii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "none")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \NoTMR_instance|Mult0|auto_generated|mac_out6_DATAOUT_bus\);

-- Location: LCCOMB_X33_Y23_N4
\NoTMR_instance|Mult0|auto_generated|op_2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mult0|auto_generated|op_2~4_combout\ = ((\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT2\ $ (\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT2\ $ (!\NoTMR_instance|Mult0|auto_generated|op_2~3\)))) # (GND)
-- \NoTMR_instance|Mult0|auto_generated|op_2~5\ = CARRY((\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT2\ & ((\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT2\) # (!\NoTMR_instance|Mult0|auto_generated|op_2~3\))) # 
-- (!\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT2\ & (\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT2\ & !\NoTMR_instance|Mult0|auto_generated|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT2\,
	datab => \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT2\,
	datad => VCC,
	cin => \NoTMR_instance|Mult0|auto_generated|op_2~3\,
	combout => \NoTMR_instance|Mult0|auto_generated|op_2~4_combout\,
	cout => \NoTMR_instance|Mult0|auto_generated|op_2~5\);

-- Location: LCCOMB_X33_Y23_N6
\NoTMR_instance|Mult0|auto_generated|op_2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mult0|auto_generated|op_2~6_combout\ = (\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT3\ & (\NoTMR_instance|Mult0|auto_generated|op_2~5\ & VCC)) # 
-- (!\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT3\ & (!\NoTMR_instance|Mult0|auto_generated|op_2~5\)))) # (!\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT3\ & 
-- (!\NoTMR_instance|Mult0|auto_generated|op_2~5\)) # (!\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT3\ & ((\NoTMR_instance|Mult0|auto_generated|op_2~5\) # (GND)))))
-- \NoTMR_instance|Mult0|auto_generated|op_2~7\ = CARRY((\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT3\ & (!\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT3\ & !\NoTMR_instance|Mult0|auto_generated|op_2~5\)) # 
-- (!\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT3\ & ((!\NoTMR_instance|Mult0|auto_generated|op_2~5\) # (!\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT3\,
	datab => \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT3\,
	datad => VCC,
	cin => \NoTMR_instance|Mult0|auto_generated|op_2~5\,
	combout => \NoTMR_instance|Mult0|auto_generated|op_2~6_combout\,
	cout => \NoTMR_instance|Mult0|auto_generated|op_2~7\);

-- Location: LCCOMB_X33_Y23_N8
\NoTMR_instance|Mult0|auto_generated|op_2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mult0|auto_generated|op_2~8_combout\ = ((\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT4\ $ (\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT4\ $ (!\NoTMR_instance|Mult0|auto_generated|op_2~7\)))) # (GND)
-- \NoTMR_instance|Mult0|auto_generated|op_2~9\ = CARRY((\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT4\ & ((\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT4\) # (!\NoTMR_instance|Mult0|auto_generated|op_2~7\))) # 
-- (!\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT4\ & (\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT4\ & !\NoTMR_instance|Mult0|auto_generated|op_2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT4\,
	datab => \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT4\,
	datad => VCC,
	cin => \NoTMR_instance|Mult0|auto_generated|op_2~7\,
	combout => \NoTMR_instance|Mult0|auto_generated|op_2~8_combout\,
	cout => \NoTMR_instance|Mult0|auto_generated|op_2~9\);

-- Location: LCCOMB_X33_Y23_N22
\NoTMR_instance|Mult0|auto_generated|op_2~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mult0|auto_generated|op_2~22_combout\ = (\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT11\ & ((\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT11\ & (\NoTMR_instance|Mult0|auto_generated|op_2~21\ & VCC)) # 
-- (!\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT11\ & (!\NoTMR_instance|Mult0|auto_generated|op_2~21\)))) # (!\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT11\ & ((\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT11\ & 
-- (!\NoTMR_instance|Mult0|auto_generated|op_2~21\)) # (!\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT11\ & ((\NoTMR_instance|Mult0|auto_generated|op_2~21\) # (GND)))))
-- \NoTMR_instance|Mult0|auto_generated|op_2~23\ = CARRY((\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT11\ & (!\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT11\ & !\NoTMR_instance|Mult0|auto_generated|op_2~21\)) # 
-- (!\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT11\ & ((!\NoTMR_instance|Mult0|auto_generated|op_2~21\) # (!\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT11\,
	datab => \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT11\,
	datad => VCC,
	cin => \NoTMR_instance|Mult0|auto_generated|op_2~21\,
	combout => \NoTMR_instance|Mult0|auto_generated|op_2~22_combout\,
	cout => \NoTMR_instance|Mult0|auto_generated|op_2~23\);

-- Location: LCCOMB_X33_Y23_N24
\NoTMR_instance|Mult0|auto_generated|op_2~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mult0|auto_generated|op_2~24_combout\ = ((\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT12\ $ (\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT12\ $ (!\NoTMR_instance|Mult0|auto_generated|op_2~23\)))) # (GND)
-- \NoTMR_instance|Mult0|auto_generated|op_2~25\ = CARRY((\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT12\ & ((\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT12\) # (!\NoTMR_instance|Mult0|auto_generated|op_2~23\))) # 
-- (!\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT12\ & (\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT12\ & !\NoTMR_instance|Mult0|auto_generated|op_2~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT12\,
	datab => \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT12\,
	datad => VCC,
	cin => \NoTMR_instance|Mult0|auto_generated|op_2~23\,
	combout => \NoTMR_instance|Mult0|auto_generated|op_2~24_combout\,
	cout => \NoTMR_instance|Mult0|auto_generated|op_2~25\);

-- Location: LCCOMB_X33_Y23_N26
\NoTMR_instance|Mult0|auto_generated|op_2~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mult0|auto_generated|op_2~26_combout\ = \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT13\ $ (\NoTMR_instance|Mult0|auto_generated|op_2~25\ $ (\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT13\,
	datad => \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT13\,
	cin => \NoTMR_instance|Mult0|auto_generated|op_2~25\,
	combout => \NoTMR_instance|Mult0|auto_generated|op_2~26_combout\);

-- Location: LCCOMB_X32_Y23_N18
\NoTMR_instance|Mult0|auto_generated|op_1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mult0|auto_generated|op_1~14_combout\ = (\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\NoTMR_instance|Mult0|auto_generated|op_2~14_combout\ & (\NoTMR_instance|Mult0|auto_generated|op_1~13\ & VCC)) # 
-- (!\NoTMR_instance|Mult0|auto_generated|op_2~14_combout\ & (!\NoTMR_instance|Mult0|auto_generated|op_1~13\)))) # (!\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((\NoTMR_instance|Mult0|auto_generated|op_2~14_combout\ & 
-- (!\NoTMR_instance|Mult0|auto_generated|op_1~13\)) # (!\NoTMR_instance|Mult0|auto_generated|op_2~14_combout\ & ((\NoTMR_instance|Mult0|auto_generated|op_1~13\) # (GND)))))
-- \NoTMR_instance|Mult0|auto_generated|op_1~15\ = CARRY((\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT25\ & (!\NoTMR_instance|Mult0|auto_generated|op_2~14_combout\ & !\NoTMR_instance|Mult0|auto_generated|op_1~13\)) # 
-- (!\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT25\ & ((!\NoTMR_instance|Mult0|auto_generated|op_1~13\) # (!\NoTMR_instance|Mult0|auto_generated|op_2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT25\,
	datab => \NoTMR_instance|Mult0|auto_generated|op_2~14_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mult0|auto_generated|op_1~13\,
	combout => \NoTMR_instance|Mult0|auto_generated|op_1~14_combout\,
	cout => \NoTMR_instance|Mult0|auto_generated|op_1~15\);

-- Location: LCCOMB_X32_Y23_N28
\NoTMR_instance|Mult0|auto_generated|op_1~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mult0|auto_generated|op_1~24_combout\ = ((\NoTMR_instance|Mult0|auto_generated|op_2~24_combout\ $ (\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT30\ $ (!\NoTMR_instance|Mult0|auto_generated|op_1~23\)))) # (GND)
-- \NoTMR_instance|Mult0|auto_generated|op_1~25\ = CARRY((\NoTMR_instance|Mult0|auto_generated|op_2~24_combout\ & ((\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT30\) # (!\NoTMR_instance|Mult0|auto_generated|op_1~23\))) # 
-- (!\NoTMR_instance|Mult0|auto_generated|op_2~24_combout\ & (\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT30\ & !\NoTMR_instance|Mult0|auto_generated|op_1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|op_2~24_combout\,
	datab => \NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT30\,
	datad => VCC,
	cin => \NoTMR_instance|Mult0|auto_generated|op_1~23\,
	combout => \NoTMR_instance|Mult0|auto_generated|op_1~24_combout\,
	cout => \NoTMR_instance|Mult0|auto_generated|op_1~25\);

-- Location: LCCOMB_X32_Y23_N30
\NoTMR_instance|Mult0|auto_generated|op_1~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mult0|auto_generated|op_1~26_combout\ = \NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT31\ $ (\NoTMR_instance|Mult0|auto_generated|op_1~25\ $ (\NoTMR_instance|Mult0|auto_generated|op_2~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT31\,
	datad => \NoTMR_instance|Mult0|auto_generated|op_2~26_combout\,
	cin => \NoTMR_instance|Mult0|auto_generated|op_1~25\,
	combout => \NoTMR_instance|Mult0|auto_generated|op_1~26_combout\);

-- Location: LCCOMB_X31_Y28_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~12_combout\ = (\NoTMR_instance|Mult0|auto_generated|op_1~6_combout\ & ((GND) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~11\))) # 
-- (!\NoTMR_instance|Mult0|auto_generated|op_1~6_combout\ & (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~11\ $ (GND)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~13\ = CARRY((\NoTMR_instance|Mult0|auto_generated|op_1~6_combout\) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|op_1~6_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~11\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~12_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~13\);

-- Location: LCCOMB_X31_Y27_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~22_combout\ = (\NoTMR_instance|Mult0|auto_generated|op_1~16_combout\ & (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~21\ & VCC)) # (!\NoTMR_instance|Mult0|auto_generated|op_1~16_combout\ 
-- & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~21\))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~23\ = CARRY((!\NoTMR_instance|Mult0|auto_generated|op_1~16_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mult0|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~21\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~22_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~23\);

-- Location: LCCOMB_X31_Y27_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~28_combout\ = (\NoTMR_instance|Mult0|auto_generated|op_1~22_combout\ & ((GND) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~27\))) # 
-- (!\NoTMR_instance|Mult0|auto_generated|op_1~22_combout\ & (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~27\ $ (GND)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~29\ = CARRY((\NoTMR_instance|Mult0|auto_generated|op_1~22_combout\) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~27\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~28_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~29\);

-- Location: LCCOMB_X30_Y28_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~8_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~7\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[515]~864_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[515]~865_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~7\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[515]~864_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[515]~865_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~9\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[515]~864_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[515]~865_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[515]~864_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[515]~865_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~7\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~8_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~9\);

-- Location: LCCOMB_X30_Y28_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~16_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~15\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[519]~857_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[519]~856_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~15\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[519]~857_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[519]~856_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~17\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[519]~857_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[519]~856_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[519]~857_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[519]~856_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~15\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~16_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~17\);

-- Location: LCCOMB_X30_Y27_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~26_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~25\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[524]~846_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[524]~847_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~25\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[524]~846_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[524]~847_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~27\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[524]~846_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[524]~847_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[524]~846_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[524]~847_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~25\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~26_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~27\);

-- Location: LCCOMB_X30_Y27_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~32_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~31\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[527]~840_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[527]~841_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~31\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[527]~840_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[527]~841_combout\)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~33\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~31\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[527]~840_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[527]~841_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[527]~840_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[527]~841_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~31\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~32_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~33\);

-- Location: LCCOMB_X30_Y26_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~8_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~7\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[547]~1573_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[547]~886_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~7\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[547]~1573_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[547]~886_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~9\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[547]~1573_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[547]~886_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[547]~1573_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[547]~886_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~7\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~8_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~9\);

-- Location: LCCOMB_X30_Y26_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~14_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[550]~1570_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~13\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[550]~1570_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[550]~883_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~13\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[550]~883_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~13\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~15\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[550]~1570_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[550]~883_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[550]~1570_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[550]~883_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~13\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~14_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~15\);

-- Location: LCCOMB_X30_Y25_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~24_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~23\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[555]~1565_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[555]~878_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~23\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[555]~1565_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[555]~878_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~25\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[555]~1565_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[555]~878_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[555]~1565_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[555]~878_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~23\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~24_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~25\);

-- Location: LCCOMB_X30_Y25_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~26_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~25\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[556]~877_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[556]~1564_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~25\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[556]~877_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[556]~1564_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~27\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[556]~877_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[556]~1564_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[556]~877_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[556]~1564_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~25\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~26_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~27\);

-- Location: LCCOMB_X30_Y25_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~28_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~27\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[557]~876_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[557]~1563_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~27\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[557]~876_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[557]~1563_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~29\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[557]~876_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[557]~1563_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[557]~876_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[557]~1563_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~27\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~28_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~29\);

-- Location: LCCOMB_X30_Y25_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~30_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[558]~1562_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~29\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[558]~1562_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[558]~875_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~29\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[558]~875_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~29\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~31\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[558]~1562_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[558]~875_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[558]~1562_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[558]~875_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~29\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~30_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~31\);

-- Location: LCCOMB_X32_Y26_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~0_combout\ = \NoTMR_instance|Mult0|auto_generated|w473w\(12) $ (VCC)
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~1\ = CARRY(\NoTMR_instance|Mult0|auto_generated|w473w\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|w473w\(12),
	datad => VCC,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~0_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~1\);

-- Location: LCCOMB_X32_Y26_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~6_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~5\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[578]~907_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[578]~1276_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~5\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[578]~907_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[578]~1276_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~7\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[578]~907_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[578]~1276_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[578]~907_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[578]~1276_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~5\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~6_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~7\);

-- Location: LCCOMB_X32_Y25_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~22_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~21\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[586]~899_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[586]~1268_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~21\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[586]~899_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[586]~1268_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~23\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[586]~899_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[586]~1268_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[586]~899_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[586]~1268_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~21\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~22_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~23\);

-- Location: LCCOMB_X32_Y25_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~38_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~37\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[594]~1260_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[594]~891_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~37\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[594]~1260_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[594]~891_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~39\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[594]~1260_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[594]~891_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[594]~1260_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[594]~891_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~37\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~38_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~39\);

-- Location: LCCOMB_X28_Y26_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~4_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~3\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[609]~1577_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[609]~929_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~3\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[609]~1577_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[609]~929_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~5\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[609]~1577_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[609]~929_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[609]~1577_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[609]~929_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~3\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~4_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~5\);

-- Location: LCCOMB_X28_Y26_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~6_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~5\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[610]~1294_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[610]~928_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~5\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[610]~1294_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[610]~928_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~7\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[610]~1294_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[610]~928_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[610]~1294_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[610]~928_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~5\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~6_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~7\);

-- Location: LCCOMB_X28_Y26_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~14_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[614]~1290_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~13\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[614]~1290_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[614]~924_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~13\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[614]~924_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~13\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~15\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[614]~1290_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[614]~924_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[614]~1290_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[614]~924_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~13\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~14_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~15\);

-- Location: LCCOMB_X28_Y26_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~20_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~19\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[617]~1287_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[617]~921_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~19\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[617]~1287_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[617]~921_combout\)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~21\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~19\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[617]~1287_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[617]~921_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[617]~1287_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[617]~921_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~19\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~20_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~21\);

-- Location: LCCOMB_X28_Y25_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~38_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~37\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[626]~912_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[626]~1278_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~37\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[626]~912_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[626]~1278_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~39\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[626]~912_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[626]~1278_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[626]~912_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[626]~1278_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~37\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~38_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~39\);

-- Location: LCCOMB_X26_Y26_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~2_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~1\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[640]~953_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[640]~952_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~1\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[640]~953_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[640]~952_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~3\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[640]~953_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[640]~952_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[640]~953_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[640]~952_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~1\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~2_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~3\);

-- Location: LCCOMB_X26_Y26_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~6_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~5\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[642]~950_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[642]~1313_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~5\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[642]~950_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[642]~1313_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~7\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[642]~950_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[642]~1313_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[642]~950_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[642]~1313_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~5\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~6_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~7\);

-- Location: LCCOMB_X26_Y26_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~8_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~7\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[643]~949_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[643]~1312_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~7\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[643]~949_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[643]~1312_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~9\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[643]~949_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[643]~1312_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[643]~949_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[643]~1312_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~7\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~8_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~9\);

-- Location: LCCOMB_X26_Y26_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~18_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[648]~944_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~17\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[648]~944_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[648]~1307_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~17\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[648]~1307_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~17\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~19\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[648]~944_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[648]~1307_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[648]~944_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[648]~1307_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~17\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~18_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~19\);

-- Location: LCCOMB_X26_Y26_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~20_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~19\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[649]~943_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[649]~1306_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~19\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[649]~943_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[649]~1306_combout\)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~21\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~19\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[649]~943_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[649]~1306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[649]~943_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[649]~1306_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~19\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~20_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~21\);

-- Location: LCCOMB_X26_Y25_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~22_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~21\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[650]~942_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[650]~1305_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~21\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[650]~942_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[650]~1305_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~23\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[650]~942_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[650]~1305_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[650]~942_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[650]~1305_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~21\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~22_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~23\);

-- Location: LCCOMB_X26_Y25_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~28_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~27\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[653]~1302_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[653]~939_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~27\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[653]~1302_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[653]~939_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~29\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[653]~1302_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[653]~939_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[653]~1302_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[653]~939_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~27\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~28_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~29\);

-- Location: LCCOMB_X24_Y26_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~28_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~27\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[685]~1322_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[685]~962_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~27\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[685]~1322_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[685]~962_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~29\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[685]~1322_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[685]~962_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[685]~1322_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[685]~962_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~27\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~28_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~29\);

-- Location: LCCOMB_X24_Y26_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~30_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[686]~961_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~29\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[686]~961_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[686]~1321_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~29\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[686]~1321_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~29\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~31\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[686]~961_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[686]~1321_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[686]~961_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[686]~1321_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~29\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~30_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~31\);

-- Location: LCCOMB_X24_Y26_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~36_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~35\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[689]~1318_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[689]~958_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~35\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[689]~1318_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[689]~958_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~37\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[689]~1318_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[689]~958_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[689]~1318_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[689]~958_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~35\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~36_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~37\);

-- Location: LCCOMB_X24_Y26_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~40_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~39\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[691]~956_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[691]~1316_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~39\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[691]~956_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[691]~1316_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~41\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[691]~956_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[691]~1316_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[691]~956_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[691]~1316_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~39\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~40_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~41\);

-- Location: LCCOMB_X24_Y26_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~42_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~41\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[692]~1315_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[692]~955_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~41\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[692]~1315_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[692]~955_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~43\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[692]~1315_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[692]~955_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[692]~1315_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[692]~955_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~41\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~42_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~43\);

-- Location: LCCOMB_X24_Y26_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~44_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~43\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[693]~1314_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[693]~954_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~43\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[693]~1314_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[693]~954_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~45\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[693]~1314_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[693]~954_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[693]~1314_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[693]~954_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~43\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~44_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~45\);

-- Location: LCCOMB_X23_Y25_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~18_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[712]~1348_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~17\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[712]~1348_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[712]~991_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~17\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[712]~991_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~17\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~19\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[712]~1348_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[712]~991_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[712]~1348_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[712]~991_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~17\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~18_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~19\);

-- Location: LCCOMB_X23_Y24_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~38_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~37\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[722]~981_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[722]~1338_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~37\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[722]~981_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[722]~1338_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~39\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[722]~981_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[722]~1338_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[722]~981_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[722]~1338_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~37\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~38_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~39\);

-- Location: LCCOMB_X22_Y25_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~4_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~3\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[737]~1023_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[737]~1581_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~3\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[737]~1023_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[737]~1581_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~5\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[737]~1023_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[737]~1581_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[737]~1023_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[737]~1581_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~3\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~4_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~5\);

-- Location: LCCOMB_X22_Y25_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~6_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~5\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[738]~1376_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[738]~1022_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~5\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[738]~1376_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[738]~1022_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~7\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[738]~1376_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[738]~1022_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[738]~1376_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[738]~1022_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~5\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~6_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~7\);

-- Location: LCCOMB_X22_Y25_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~14_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[742]~1372_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~13\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[742]~1372_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[742]~1018_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~13\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[742]~1018_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~13\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~15\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[742]~1372_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[742]~1018_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[742]~1372_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[742]~1018_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~13\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~14_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~15\);

-- Location: LCCOMB_X22_Y24_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~28_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~27\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[749]~1365_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[749]~1011_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~27\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[749]~1365_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[749]~1011_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~29\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[749]~1365_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[749]~1011_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[749]~1365_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[749]~1011_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~27\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~28_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~29\);

-- Location: LCCOMB_X22_Y24_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~42_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~41\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[756]~1004_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[756]~1358_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~41\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[756]~1004_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[756]~1358_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~43\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[756]~1004_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[756]~1358_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[756]~1004_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[756]~1358_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~41\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~42_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~43\);

-- Location: LCCOMB_X22_Y23_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~8_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~7\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[771]~1047_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[771]~1398_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~7\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[771]~1047_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[771]~1398_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~9\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[771]~1047_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[771]~1398_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[771]~1047_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[771]~1398_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~7\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~8_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~9\);

-- Location: LCCOMB_X22_Y23_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~10_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[772]~1397_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~9\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[772]~1397_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[772]~1046_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~9\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[772]~1046_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~9\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~11\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[772]~1397_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[772]~1046_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[772]~1397_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[772]~1046_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~9\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~10_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~11\);

-- Location: LCCOMB_X22_Y23_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~22_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~21\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[778]~1040_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[778]~1391_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~21\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[778]~1040_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[778]~1391_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~23\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[778]~1040_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[778]~1391_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[778]~1040_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[778]~1391_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~21\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~22_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~23\);

-- Location: LCCOMB_X22_Y23_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~24_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~23\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[779]~1390_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[779]~1039_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~23\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[779]~1390_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[779]~1039_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~25\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[779]~1390_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[779]~1039_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[779]~1390_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[779]~1039_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~23\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~24_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~25\);

-- Location: LCCOMB_X22_Y22_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~34_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~33\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[784]~1034_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[784]~1385_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~33\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[784]~1034_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[784]~1385_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~35\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[784]~1034_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[784]~1385_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[784]~1034_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[784]~1385_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~33\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~34_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~35\);

-- Location: LCCOMB_X22_Y22_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~36_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~35\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[785]~1384_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[785]~1033_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~35\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[785]~1384_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[785]~1033_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~37\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[785]~1384_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[785]~1033_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[785]~1384_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[785]~1033_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~35\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~36_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~37\);

-- Location: LCCOMB_X20_Y23_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~0_combout\ = \NoTMR_instance|Mult0|auto_generated|w473w\(5) $ (VCC)
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~1\ = CARRY(\NoTMR_instance|Mult0|auto_generated|w473w\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mult0|auto_generated|w473w\(5),
	datad => VCC,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~0_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~1\);

-- Location: LCCOMB_X20_Y23_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~6_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~5\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[802]~1075_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[802]~1423_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~5\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[802]~1075_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[802]~1423_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~7\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[802]~1075_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[802]~1423_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[802]~1075_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[802]~1423_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~5\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~6_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~7\);

-- Location: LCCOMB_X20_Y23_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~14_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[806]~1419_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~13\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[806]~1419_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[806]~1071_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~13\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[806]~1071_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~13\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~15\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[806]~1419_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[806]~1071_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[806]~1419_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[806]~1071_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~13\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~14_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~15\);

-- Location: LCCOMB_X20_Y23_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~20_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~19\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[809]~1416_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[809]~1068_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~19\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[809]~1416_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[809]~1068_combout\)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~21\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~19\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[809]~1416_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[809]~1068_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[809]~1416_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[809]~1068_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~19\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~20_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~21\);

-- Location: LCCOMB_X20_Y22_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~46_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~45\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[822]~1403_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[822]~1055_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~45\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[822]~1403_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[822]~1055_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~47\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[822]~1403_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[822]~1055_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[822]~1403_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[822]~1055_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~45\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~46_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~47\);

-- Location: LCCOMB_X20_Y22_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~48_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~47\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[823]~1402_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[823]~1054_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~47\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[823]~1402_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[823]~1054_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~49\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[823]~1402_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[823]~1054_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[823]~1402_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[823]~1054_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~47\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~48_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~49\);

-- Location: LCCOMB_X20_Y22_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~52_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~51\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[825]~1400_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[825]~1052_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~51\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[825]~1400_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[825]~1052_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~53\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[825]~1400_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[825]~1052_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[825]~1400_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[825]~1052_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~51\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~52_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~53\);

-- Location: LCCOMB_X22_Y21_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~2_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~1\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[832]~1106_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[832]~1105_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~1\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[832]~1106_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[832]~1105_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~3\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[832]~1106_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[832]~1105_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[832]~1106_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[832]~1105_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~1\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~2_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~3\);

-- Location: LCCOMB_X22_Y21_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~24_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~23\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[843]~1439_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[843]~1094_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~23\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[843]~1439_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[843]~1094_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~25\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[843]~1439_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[843]~1094_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[843]~1439_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[843]~1094_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~23\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~24_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~25\);

-- Location: LCCOMB_X22_Y20_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~36_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~35\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[849]~1088_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[849]~1433_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~35\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[849]~1088_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[849]~1433_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~37\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[849]~1088_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[849]~1433_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[849]~1088_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[849]~1433_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~35\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~36_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~37\);

-- Location: LCCOMB_X22_Y20_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~42_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~41\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[852]~1430_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[852]~1085_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~41\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[852]~1430_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[852]~1085_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~43\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[852]~1430_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[852]~1085_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[852]~1430_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[852]~1085_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~41\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~42_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~43\);

-- Location: LCCOMB_X22_Y20_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~52_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~51\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[857]~1425_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[857]~1080_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~51\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[857]~1425_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[857]~1080_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~53\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[857]~1425_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[857]~1080_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[857]~1425_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[857]~1080_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~51\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~52_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~53\);

-- Location: LCCOMB_X24_Y21_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~4_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~3\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[865]~1133_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[865]~1585_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~3\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[865]~1133_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[865]~1585_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~5\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[865]~1133_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[865]~1585_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[865]~1133_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[865]~1585_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~3\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~4_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~5\);

-- Location: LCCOMB_X24_Y21_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~8_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~7\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[867]~1473_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[867]~1131_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~7\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[867]~1473_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[867]~1131_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~9\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[867]~1473_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[867]~1131_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[867]~1473_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[867]~1131_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~7\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~8_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~9\);

-- Location: LCCOMB_X24_Y21_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~16_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~15\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[871]~1469_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[871]~1127_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~15\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[871]~1469_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[871]~1127_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~17\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[871]~1469_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[871]~1127_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[871]~1469_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[871]~1127_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~15\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~16_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~17\);

-- Location: LCCOMB_X24_Y21_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~18_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[872]~1468_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~17\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[872]~1468_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[872]~1126_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~17\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[872]~1126_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~17\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~19\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[872]~1468_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[872]~1126_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[872]~1468_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[872]~1126_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~17\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~18_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~19\);

-- Location: LCCOMB_X24_Y21_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~20_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~19\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[873]~1467_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[873]~1125_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~19\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[873]~1467_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[873]~1125_combout\)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~21\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~19\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[873]~1467_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[873]~1125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[873]~1467_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[873]~1125_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~19\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~20_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~21\);

-- Location: LCCOMB_X24_Y21_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~26_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~25\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[876]~1122_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[876]~1464_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~25\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[876]~1122_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[876]~1464_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~27\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[876]~1122_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[876]~1464_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[876]~1122_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[876]~1464_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~25\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~26_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~27\);

-- Location: LCCOMB_X24_Y20_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~34_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~33\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[880]~1460_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[880]~1118_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~33\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[880]~1460_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[880]~1118_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~35\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[880]~1460_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[880]~1118_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[880]~1460_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[880]~1118_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~33\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~34_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~35\);

-- Location: LCCOMB_X24_Y20_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~36_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~35\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[881]~1117_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[881]~1459_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~35\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[881]~1117_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[881]~1459_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~37\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[881]~1117_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[881]~1459_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[881]~1117_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[881]~1459_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~35\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~36_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~37\);

-- Location: LCCOMB_X24_Y20_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~38_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~37\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[882]~1116_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[882]~1458_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~37\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[882]~1116_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[882]~1458_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~39\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[882]~1116_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[882]~1458_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[882]~1116_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[882]~1458_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~37\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~38_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~39\);

-- Location: LCCOMB_X24_Y20_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~46_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~45\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[886]~1112_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[886]~1454_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~45\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[886]~1112_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[886]~1454_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~47\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[886]~1112_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[886]~1454_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[886]~1112_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[886]~1454_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~45\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~46_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~47\);

-- Location: LCCOMB_X24_Y20_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~52_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~51\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[889]~1109_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[889]~1451_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~51\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[889]~1109_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[889]~1451_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~53\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[889]~1109_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[889]~1451_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[889]~1109_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[889]~1451_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~51\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~52_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~53\);

-- Location: LCCOMB_X24_Y20_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~56_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~55\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[891]~1449_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[891]~1107_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~55\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[891]~1449_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[891]~1107_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~57\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[891]~1449_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[891]~1107_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[891]~1449_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[891]~1107_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~55\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~56_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~57\);

-- Location: LCCOMB_X27_Y21_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~4_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~3\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[897]~1586_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[897]~1163_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~3\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[897]~1586_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[897]~1163_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~5\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[897]~1586_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[897]~1163_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[897]~1586_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[897]~1163_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~3\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~4_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~5\);

-- Location: LCCOMB_X27_Y21_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~6_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~5\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[898]~1162_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[898]~1501_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~5\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[898]~1162_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[898]~1501_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~7\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[898]~1162_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[898]~1501_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[898]~1162_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[898]~1501_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~5\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~6_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~7\);

-- Location: LCCOMB_X27_Y21_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~12_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~11\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[901]~1498_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[901]~1159_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~11\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[901]~1498_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[901]~1159_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~13\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[901]~1498_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[901]~1159_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[901]~1498_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[901]~1159_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~11\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~12_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~13\);

-- Location: LCCOMB_X27_Y21_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~14_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[902]~1497_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~13\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[902]~1497_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[902]~1158_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~13\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[902]~1158_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~13\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~15\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[902]~1497_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[902]~1158_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[902]~1497_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[902]~1158_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~13\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~14_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~15\);

-- Location: LCCOMB_X27_Y21_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~20_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~19\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[905]~1155_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[905]~1494_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~19\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[905]~1155_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[905]~1494_combout\)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~21\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~19\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[905]~1155_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[905]~1494_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[905]~1155_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[905]~1494_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~19\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~20_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~21\);

-- Location: LCCOMB_X27_Y21_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~22_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~21\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[906]~1154_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[906]~1493_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~21\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[906]~1154_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[906]~1493_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~23\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[906]~1154_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[906]~1493_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[906]~1154_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[906]~1493_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~21\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~22_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~23\);

-- Location: LCCOMB_X27_Y21_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~26_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~25\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[908]~1152_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[908]~1491_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~25\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[908]~1152_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[908]~1491_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~27\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[908]~1152_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[908]~1491_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[908]~1152_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[908]~1491_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~25\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~26_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~27\);

-- Location: LCCOMB_X27_Y20_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~32_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~31\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[911]~1488_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[911]~1149_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~31\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[911]~1488_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[911]~1149_combout\)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~33\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~31\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[911]~1488_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[911]~1149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[911]~1488_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[911]~1149_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~31\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~32_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~33\);

-- Location: LCCOMB_X27_Y20_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~34_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~33\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[912]~1148_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[912]~1487_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~33\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[912]~1148_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[912]~1487_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~35\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[912]~1148_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[912]~1487_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[912]~1148_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[912]~1487_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~33\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~34_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~35\);

-- Location: LCCOMB_X27_Y20_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~44_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~43\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[917]~1482_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[917]~1143_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~43\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[917]~1482_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[917]~1143_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~45\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[917]~1482_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[917]~1143_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[917]~1482_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[917]~1143_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~43\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~44_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~45\);

-- Location: LCCOMB_X28_Y23_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~6_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~5\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[930]~1529_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[930]~1193_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~5\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[930]~1529_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[930]~1193_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~7\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[930]~1529_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[930]~1193_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[930]~1529_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[930]~1193_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~5\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~6_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~7\);

-- Location: LCCOMB_X28_Y23_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~10_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[932]~1527_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~9\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[932]~1527_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[932]~1191_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~9\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[932]~1191_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~9\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~11\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[932]~1527_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[932]~1191_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[932]~1527_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[932]~1191_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~9\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~10_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~11\);

-- Location: LCCOMB_X28_Y23_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~14_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[934]~1189_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~13\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[934]~1189_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[934]~1525_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~13\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[934]~1525_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~13\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~15\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[934]~1189_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[934]~1525_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[934]~1189_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[934]~1525_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~13\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~14_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~15\);

-- Location: LCCOMB_X28_Y23_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~20_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~19\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[937]~1522_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[937]~1186_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~19\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[937]~1522_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[937]~1186_combout\)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~21\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~19\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[937]~1522_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[937]~1186_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[937]~1522_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[937]~1186_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~19\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~20_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~21\);

-- Location: LCCOMB_X28_Y22_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~36_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~35\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[945]~1178_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[945]~1514_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~35\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[945]~1178_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[945]~1514_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~37\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[945]~1178_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[945]~1514_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[945]~1178_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[945]~1514_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~35\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~36_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~37\);

-- Location: LCCOMB_X28_Y22_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~50_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~49\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[952]~1507_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[952]~1171_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~49\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[952]~1507_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[952]~1171_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~51\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[952]~1507_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[952]~1171_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[952]~1507_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[952]~1171_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~49\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~50_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~51\);

-- Location: LCCOMB_X28_Y22_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~60_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~59\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[957]~1166_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[957]~1502_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~59\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[957]~1166_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[957]~1502_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~61\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[957]~1166_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[957]~1502_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[957]~1166_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[957]~1502_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~59\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~60_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~61\);

-- Location: LCCOMB_X30_Y22_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~6_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~5\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[962]~1227_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[962]~1558_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~5\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[962]~1227_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[962]~1558_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~7\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[962]~1227_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[962]~1558_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[962]~1227_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[962]~1558_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~5\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~6_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~7\);

-- Location: LCCOMB_X30_Y21_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~20_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~19\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[969]~1220_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[969]~1551_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~19\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[969]~1220_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[969]~1551_combout\)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~21\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~19\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[969]~1220_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[969]~1551_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[969]~1220_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[969]~1551_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~19\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~20_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~21\);

-- Location: LCCOMB_X30_Y21_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~26_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~25\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[972]~1548_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[972]~1217_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~25\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[972]~1548_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[972]~1217_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~27\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[972]~1548_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[972]~1217_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[972]~1548_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[972]~1217_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~25\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~26_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~27\);

-- Location: LCCOMB_X30_Y21_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~30_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[974]~1546_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~29\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[974]~1546_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[974]~1215_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~29\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[974]~1215_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~29\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~31\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[974]~1546_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[974]~1215_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[974]~1546_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[974]~1215_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~29\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~30_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~31\);

-- Location: LCCOMB_X30_Y21_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~46_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~45\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[982]~1538_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[982]~1207_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~45\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[982]~1538_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[982]~1207_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~47\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[982]~1538_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[982]~1207_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[982]~1538_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[982]~1207_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~45\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~46_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~47\);

-- Location: LCCOMB_X30_Y20_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~54_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~53\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[986]~1203_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[986]~1534_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~53\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[986]~1203_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[986]~1534_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~55\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[986]~1203_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[986]~1534_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[986]~1203_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[986]~1534_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~53\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~54_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~55\);

-- Location: LCCOMB_X30_Y20_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~58_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~57\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[988]~1532_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[988]~1201_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~57\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[988]~1532_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[988]~1201_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~59\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[988]~1532_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[988]~1201_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[988]~1532_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[988]~1201_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~57\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~58_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~59\);

-- Location: LCCOMB_X30_Y20_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~60_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~59\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[989]~1531_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[989]~1200_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~59\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[989]~1531_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[989]~1200_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~61\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[989]~1531_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[989]~1200_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[989]~1531_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[989]~1200_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~59\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~60_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~61\);

-- Location: LCCOMB_X31_Y22_N10
\NoTMR_instance|clock_counter[4]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|clock_counter[4]~40_combout\ = (\NoTMR_instance|clock_counter\(4) & (\NoTMR_instance|clock_counter[3]~39\ $ (GND))) # (!\NoTMR_instance|clock_counter\(4) & (!\NoTMR_instance|clock_counter[3]~39\ & VCC))
-- \NoTMR_instance|clock_counter[4]~41\ = CARRY((\NoTMR_instance|clock_counter\(4) & !\NoTMR_instance|clock_counter[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|clock_counter\(4),
	datad => VCC,
	cin => \NoTMR_instance|clock_counter[3]~39\,
	combout => \NoTMR_instance|clock_counter[4]~40_combout\,
	cout => \NoTMR_instance|clock_counter[4]~41\);

-- Location: LCCOMB_X31_Y22_N12
\NoTMR_instance|clock_counter[5]~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|clock_counter[5]~42_combout\ = (\NoTMR_instance|clock_counter\(5) & (!\NoTMR_instance|clock_counter[4]~41\)) # (!\NoTMR_instance|clock_counter\(5) & ((\NoTMR_instance|clock_counter[4]~41\) # (GND)))
-- \NoTMR_instance|clock_counter[5]~43\ = CARRY((!\NoTMR_instance|clock_counter[4]~41\) # (!\NoTMR_instance|clock_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|clock_counter\(5),
	datad => VCC,
	cin => \NoTMR_instance|clock_counter[4]~41\,
	combout => \NoTMR_instance|clock_counter[5]~42_combout\,
	cout => \NoTMR_instance|clock_counter[5]~43\);

-- Location: LCCOMB_X31_Y22_N22
\NoTMR_instance|clock_counter[10]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|clock_counter[10]~52_combout\ = (\NoTMR_instance|clock_counter\(10) & (\NoTMR_instance|clock_counter[9]~51\ $ (GND))) # (!\NoTMR_instance|clock_counter\(10) & (!\NoTMR_instance|clock_counter[9]~51\ & VCC))
-- \NoTMR_instance|clock_counter[10]~53\ = CARRY((\NoTMR_instance|clock_counter\(10) & !\NoTMR_instance|clock_counter[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|clock_counter\(10),
	datad => VCC,
	cin => \NoTMR_instance|clock_counter[9]~51\,
	combout => \NoTMR_instance|clock_counter[10]~52_combout\,
	cout => \NoTMR_instance|clock_counter[10]~53\);

-- Location: LCCOMB_X31_Y22_N26
\NoTMR_instance|clock_counter[12]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|clock_counter[12]~56_combout\ = (\NoTMR_instance|clock_counter\(12) & (\NoTMR_instance|clock_counter[11]~55\ $ (GND))) # (!\NoTMR_instance|clock_counter\(12) & (!\NoTMR_instance|clock_counter[11]~55\ & VCC))
-- \NoTMR_instance|clock_counter[12]~57\ = CARRY((\NoTMR_instance|clock_counter\(12) & !\NoTMR_instance|clock_counter[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|clock_counter\(12),
	datad => VCC,
	cin => \NoTMR_instance|clock_counter[11]~55\,
	combout => \NoTMR_instance|clock_counter[12]~56_combout\,
	cout => \NoTMR_instance|clock_counter[12]~57\);

-- Location: LCCOMB_X31_Y22_N28
\NoTMR_instance|clock_counter[13]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|clock_counter[13]~58_combout\ = (\NoTMR_instance|clock_counter\(13) & (!\NoTMR_instance|clock_counter[12]~57\)) # (!\NoTMR_instance|clock_counter\(13) & ((\NoTMR_instance|clock_counter[12]~57\) # (GND)))
-- \NoTMR_instance|clock_counter[13]~59\ = CARRY((!\NoTMR_instance|clock_counter[12]~57\) # (!\NoTMR_instance|clock_counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|clock_counter\(13),
	datad => VCC,
	cin => \NoTMR_instance|clock_counter[12]~57\,
	combout => \NoTMR_instance|clock_counter[13]~58_combout\,
	cout => \NoTMR_instance|clock_counter[13]~59\);

-- Location: LCCOMB_X31_Y22_N30
\NoTMR_instance|clock_counter[14]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|clock_counter[14]~60_combout\ = (\NoTMR_instance|clock_counter\(14) & (\NoTMR_instance|clock_counter[13]~59\ $ (GND))) # (!\NoTMR_instance|clock_counter\(14) & (!\NoTMR_instance|clock_counter[13]~59\ & VCC))
-- \NoTMR_instance|clock_counter[14]~61\ = CARRY((\NoTMR_instance|clock_counter\(14) & !\NoTMR_instance|clock_counter[13]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|clock_counter\(14),
	datad => VCC,
	cin => \NoTMR_instance|clock_counter[13]~59\,
	combout => \NoTMR_instance|clock_counter[14]~60_combout\,
	cout => \NoTMR_instance|clock_counter[14]~61\);

-- Location: LCCOMB_X31_Y21_N0
\NoTMR_instance|clock_counter[15]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|clock_counter[15]~62_combout\ = (\NoTMR_instance|clock_counter\(15) & (!\NoTMR_instance|clock_counter[14]~61\)) # (!\NoTMR_instance|clock_counter\(15) & ((\NoTMR_instance|clock_counter[14]~61\) # (GND)))
-- \NoTMR_instance|clock_counter[15]~63\ = CARRY((!\NoTMR_instance|clock_counter[14]~61\) # (!\NoTMR_instance|clock_counter\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|clock_counter\(15),
	datad => VCC,
	cin => \NoTMR_instance|clock_counter[14]~61\,
	combout => \NoTMR_instance|clock_counter[15]~62_combout\,
	cout => \NoTMR_instance|clock_counter[15]~63\);

-- Location: LCCOMB_X31_Y21_N2
\NoTMR_instance|clock_counter[16]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|clock_counter[16]~64_combout\ = (\NoTMR_instance|clock_counter\(16) & (\NoTMR_instance|clock_counter[15]~63\ $ (GND))) # (!\NoTMR_instance|clock_counter\(16) & (!\NoTMR_instance|clock_counter[15]~63\ & VCC))
-- \NoTMR_instance|clock_counter[16]~65\ = CARRY((\NoTMR_instance|clock_counter\(16) & !\NoTMR_instance|clock_counter[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|clock_counter\(16),
	datad => VCC,
	cin => \NoTMR_instance|clock_counter[15]~63\,
	combout => \NoTMR_instance|clock_counter[16]~64_combout\,
	cout => \NoTMR_instance|clock_counter[16]~65\);

-- Location: LCCOMB_X31_Y21_N4
\NoTMR_instance|clock_counter[17]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|clock_counter[17]~66_combout\ = (\NoTMR_instance|clock_counter\(17) & (!\NoTMR_instance|clock_counter[16]~65\)) # (!\NoTMR_instance|clock_counter\(17) & ((\NoTMR_instance|clock_counter[16]~65\) # (GND)))
-- \NoTMR_instance|clock_counter[17]~67\ = CARRY((!\NoTMR_instance|clock_counter[16]~65\) # (!\NoTMR_instance|clock_counter\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|clock_counter\(17),
	datad => VCC,
	cin => \NoTMR_instance|clock_counter[16]~65\,
	combout => \NoTMR_instance|clock_counter[17]~66_combout\,
	cout => \NoTMR_instance|clock_counter[17]~67\);

-- Location: LCCOMB_X31_Y21_N6
\NoTMR_instance|clock_counter[18]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|clock_counter[18]~68_combout\ = (\NoTMR_instance|clock_counter\(18) & (\NoTMR_instance|clock_counter[17]~67\ $ (GND))) # (!\NoTMR_instance|clock_counter\(18) & (!\NoTMR_instance|clock_counter[17]~67\ & VCC))
-- \NoTMR_instance|clock_counter[18]~69\ = CARRY((\NoTMR_instance|clock_counter\(18) & !\NoTMR_instance|clock_counter[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|clock_counter\(18),
	datad => VCC,
	cin => \NoTMR_instance|clock_counter[17]~67\,
	combout => \NoTMR_instance|clock_counter[18]~68_combout\,
	cout => \NoTMR_instance|clock_counter[18]~69\);

-- Location: LCCOMB_X31_Y21_N8
\NoTMR_instance|clock_counter[19]~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|clock_counter[19]~70_combout\ = (\NoTMR_instance|clock_counter\(19) & (!\NoTMR_instance|clock_counter[18]~69\)) # (!\NoTMR_instance|clock_counter\(19) & ((\NoTMR_instance|clock_counter[18]~69\) # (GND)))
-- \NoTMR_instance|clock_counter[19]~71\ = CARRY((!\NoTMR_instance|clock_counter[18]~69\) # (!\NoTMR_instance|clock_counter\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|clock_counter\(19),
	datad => VCC,
	cin => \NoTMR_instance|clock_counter[18]~69\,
	combout => \NoTMR_instance|clock_counter[19]~70_combout\,
	cout => \NoTMR_instance|clock_counter[19]~71\);

-- Location: LCCOMB_X31_Y21_N10
\NoTMR_instance|clock_counter[20]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|clock_counter[20]~72_combout\ = (\NoTMR_instance|clock_counter\(20) & (\NoTMR_instance|clock_counter[19]~71\ $ (GND))) # (!\NoTMR_instance|clock_counter\(20) & (!\NoTMR_instance|clock_counter[19]~71\ & VCC))
-- \NoTMR_instance|clock_counter[20]~73\ = CARRY((\NoTMR_instance|clock_counter\(20) & !\NoTMR_instance|clock_counter[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|clock_counter\(20),
	datad => VCC,
	cin => \NoTMR_instance|clock_counter[19]~71\,
	combout => \NoTMR_instance|clock_counter[20]~72_combout\,
	cout => \NoTMR_instance|clock_counter[20]~73\);

-- Location: LCCOMB_X31_Y21_N12
\NoTMR_instance|clock_counter[21]~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|clock_counter[21]~74_combout\ = (\NoTMR_instance|clock_counter\(21) & (!\NoTMR_instance|clock_counter[20]~73\)) # (!\NoTMR_instance|clock_counter\(21) & ((\NoTMR_instance|clock_counter[20]~73\) # (GND)))
-- \NoTMR_instance|clock_counter[21]~75\ = CARRY((!\NoTMR_instance|clock_counter[20]~73\) # (!\NoTMR_instance|clock_counter\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|clock_counter\(21),
	datad => VCC,
	cin => \NoTMR_instance|clock_counter[20]~73\,
	combout => \NoTMR_instance|clock_counter[21]~74_combout\,
	cout => \NoTMR_instance|clock_counter[21]~75\);

-- Location: LCCOMB_X31_Y21_N14
\NoTMR_instance|clock_counter[22]~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|clock_counter[22]~76_combout\ = (\NoTMR_instance|clock_counter\(22) & (\NoTMR_instance|clock_counter[21]~75\ $ (GND))) # (!\NoTMR_instance|clock_counter\(22) & (!\NoTMR_instance|clock_counter[21]~75\ & VCC))
-- \NoTMR_instance|clock_counter[22]~77\ = CARRY((\NoTMR_instance|clock_counter\(22) & !\NoTMR_instance|clock_counter[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|clock_counter\(22),
	datad => VCC,
	cin => \NoTMR_instance|clock_counter[21]~75\,
	combout => \NoTMR_instance|clock_counter[22]~76_combout\,
	cout => \NoTMR_instance|clock_counter[22]~77\);

-- Location: LCCOMB_X31_Y21_N16
\NoTMR_instance|clock_counter[23]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|clock_counter[23]~78_combout\ = (\NoTMR_instance|clock_counter\(23) & (!\NoTMR_instance|clock_counter[22]~77\)) # (!\NoTMR_instance|clock_counter\(23) & ((\NoTMR_instance|clock_counter[22]~77\) # (GND)))
-- \NoTMR_instance|clock_counter[23]~79\ = CARRY((!\NoTMR_instance|clock_counter[22]~77\) # (!\NoTMR_instance|clock_counter\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|clock_counter\(23),
	datad => VCC,
	cin => \NoTMR_instance|clock_counter[22]~77\,
	combout => \NoTMR_instance|clock_counter[23]~78_combout\,
	cout => \NoTMR_instance|clock_counter[23]~79\);

-- Location: LCCOMB_X31_Y21_N18
\NoTMR_instance|clock_counter[24]~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|clock_counter[24]~80_combout\ = (\NoTMR_instance|clock_counter\(24) & (\NoTMR_instance|clock_counter[23]~79\ $ (GND))) # (!\NoTMR_instance|clock_counter\(24) & (!\NoTMR_instance|clock_counter[23]~79\ & VCC))
-- \NoTMR_instance|clock_counter[24]~81\ = CARRY((\NoTMR_instance|clock_counter\(24) & !\NoTMR_instance|clock_counter[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|clock_counter\(24),
	datad => VCC,
	cin => \NoTMR_instance|clock_counter[23]~79\,
	combout => \NoTMR_instance|clock_counter[24]~80_combout\,
	cout => \NoTMR_instance|clock_counter[24]~81\);

-- Location: LCCOMB_X31_Y21_N20
\NoTMR_instance|clock_counter[25]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|clock_counter[25]~82_combout\ = (\NoTMR_instance|clock_counter\(25) & (!\NoTMR_instance|clock_counter[24]~81\)) # (!\NoTMR_instance|clock_counter\(25) & ((\NoTMR_instance|clock_counter[24]~81\) # (GND)))
-- \NoTMR_instance|clock_counter[25]~83\ = CARRY((!\NoTMR_instance|clock_counter[24]~81\) # (!\NoTMR_instance|clock_counter\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|clock_counter\(25),
	datad => VCC,
	cin => \NoTMR_instance|clock_counter[24]~81\,
	combout => \NoTMR_instance|clock_counter[25]~82_combout\,
	cout => \NoTMR_instance|clock_counter[25]~83\);

-- Location: LCCOMB_X31_Y21_N22
\NoTMR_instance|clock_counter[26]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|clock_counter[26]~84_combout\ = (\NoTMR_instance|clock_counter\(26) & (\NoTMR_instance|clock_counter[25]~83\ $ (GND))) # (!\NoTMR_instance|clock_counter\(26) & (!\NoTMR_instance|clock_counter[25]~83\ & VCC))
-- \NoTMR_instance|clock_counter[26]~85\ = CARRY((\NoTMR_instance|clock_counter\(26) & !\NoTMR_instance|clock_counter[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|clock_counter\(26),
	datad => VCC,
	cin => \NoTMR_instance|clock_counter[25]~83\,
	combout => \NoTMR_instance|clock_counter[26]~84_combout\,
	cout => \NoTMR_instance|clock_counter[26]~85\);

-- Location: LCCOMB_X31_Y21_N24
\NoTMR_instance|clock_counter[27]~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|clock_counter[27]~86_combout\ = (\NoTMR_instance|clock_counter\(27) & (!\NoTMR_instance|clock_counter[26]~85\)) # (!\NoTMR_instance|clock_counter\(27) & ((\NoTMR_instance|clock_counter[26]~85\) # (GND)))
-- \NoTMR_instance|clock_counter[27]~87\ = CARRY((!\NoTMR_instance|clock_counter[26]~85\) # (!\NoTMR_instance|clock_counter\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|clock_counter\(27),
	datad => VCC,
	cin => \NoTMR_instance|clock_counter[26]~85\,
	combout => \NoTMR_instance|clock_counter[27]~86_combout\,
	cout => \NoTMR_instance|clock_counter[27]~87\);

-- Location: LCCOMB_X31_Y21_N26
\NoTMR_instance|clock_counter[28]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|clock_counter[28]~88_combout\ = (\NoTMR_instance|clock_counter\(28) & (\NoTMR_instance|clock_counter[27]~87\ $ (GND))) # (!\NoTMR_instance|clock_counter\(28) & (!\NoTMR_instance|clock_counter[27]~87\ & VCC))
-- \NoTMR_instance|clock_counter[28]~89\ = CARRY((\NoTMR_instance|clock_counter\(28) & !\NoTMR_instance|clock_counter[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|clock_counter\(28),
	datad => VCC,
	cin => \NoTMR_instance|clock_counter[27]~87\,
	combout => \NoTMR_instance|clock_counter[28]~88_combout\,
	cout => \NoTMR_instance|clock_counter[28]~89\);

-- Location: LCCOMB_X31_Y21_N28
\NoTMR_instance|clock_counter[29]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|clock_counter[29]~90_combout\ = (\NoTMR_instance|clock_counter\(29) & (!\NoTMR_instance|clock_counter[28]~89\)) # (!\NoTMR_instance|clock_counter\(29) & ((\NoTMR_instance|clock_counter[28]~89\) # (GND)))
-- \NoTMR_instance|clock_counter[29]~91\ = CARRY((!\NoTMR_instance|clock_counter[28]~89\) # (!\NoTMR_instance|clock_counter\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|clock_counter\(29),
	datad => VCC,
	cin => \NoTMR_instance|clock_counter[28]~89\,
	combout => \NoTMR_instance|clock_counter[29]~90_combout\,
	cout => \NoTMR_instance|clock_counter[29]~91\);

-- Location: LCCOMB_X31_Y21_N30
\NoTMR_instance|clock_counter[30]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|clock_counter[30]~92_combout\ = \NoTMR_instance|clock_counter\(30) $ (!\NoTMR_instance|clock_counter[29]~91\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|clock_counter\(30),
	cin => \NoTMR_instance|clock_counter[29]~91\,
	combout => \NoTMR_instance|clock_counter[30]~92_combout\);

-- Location: LCCOMB_X36_Y24_N22
\LessThan0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LessThan0~0_combout\ = (!tx_counter(5) & (!tx_counter(6) & ((!tx_counter(3)) # (!tx_counter(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tx_counter(5),
	datab => tx_counter(4),
	datac => tx_counter(3),
	datad => tx_counter(6),
	combout => \LessThan0~0_combout\);

-- Location: LCCOMB_X33_Y23_N28
\LessThan0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LessThan0~5_combout\ = (!tx_counter(22) & (!tx_counter(21) & (!tx_counter(19) & !tx_counter(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tx_counter(22),
	datab => tx_counter(21),
	datac => tx_counter(19),
	datad => tx_counter(20),
	combout => \LessThan0~5_combout\);

-- Location: FF_X33_Y24_N1
\NoTMR_instance|CRC24[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|CRC24~91_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|CRC24\(21));

-- Location: FF_X33_Y21_N21
\NoTMR_instance|CRC24[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|CRC24~20_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|CRC24\(22));

-- Location: FF_X33_Y24_N3
\NoTMR_instance|CRC24[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \NoTMR_instance|CRC24~24_combout\,
	sload => VCC,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|CRC24\(20));

-- Location: LCCOMB_X33_Y24_N2
\Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux0~0_combout\ = (\GTMR_instance|temp_simulation_completed~q\ & (tx_counter(1))) # (!\GTMR_instance|temp_simulation_completed~q\ & (!tx_counter(1) & \NoTMR_instance|CRC24\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|temp_simulation_completed~q\,
	datab => tx_counter(1),
	datac => \NoTMR_instance|CRC24\(20),
	combout => \Mux0~0_combout\);

-- Location: LCCOMB_X33_Y24_N24
\Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux0~1_combout\ = (tx_counter(1) & ((tx_counter(0)) # ((\NoTMR_instance|CRC24\(22) & !\Mux0~0_combout\)))) # (!tx_counter(1) & (((!tx_counter(0) & \Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|CRC24\(22),
	datab => tx_counter(1),
	datac => tx_counter(0),
	datad => \Mux0~0_combout\,
	combout => \Mux0~1_combout\);

-- Location: FF_X33_Y20_N29
\NoTMR_instance|CRC24[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|CRC24~28_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|CRC24\(23));

-- Location: LCCOMB_X33_Y24_N10
\Mux0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux0~2_combout\ = (\GTMR_instance|temp_simulation_completed~q\ & ((!\Mux0~1_combout\))) # (!\GTMR_instance|temp_simulation_completed~q\ & (\NoTMR_instance|CRC24\(23) & \Mux0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GTMR_instance|temp_simulation_completed~q\,
	datac => \NoTMR_instance|CRC24\(23),
	datad => \Mux0~1_combout\,
	combout => \Mux0~2_combout\);

-- Location: LCCOMB_X33_Y24_N16
\Mux0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux0~3_combout\ = (\Mux0~2_combout\ & (\Mux0~1_combout\)) # (!\Mux0~2_combout\ & ((\Mux0~1_combout\ & (!tx_counter(0))) # (!\Mux0~1_combout\ & (tx_counter(0) & \NoTMR_instance|CRC24\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~2_combout\,
	datab => \Mux0~1_combout\,
	datac => tx_counter(0),
	datad => \NoTMR_instance|CRC24\(21),
	combout => \Mux0~3_combout\);

-- Location: FF_X35_Y22_N1
\NoTMR_instance|CRC24[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|CRC24~93_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|CRC24\(17));

-- Location: FF_X35_Y22_N23
\NoTMR_instance|CRC24[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \NoTMR_instance|CRC24~35_combout\,
	sload => VCC,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|CRC24\(18));

-- Location: FF_X33_Y20_N31
\NoTMR_instance|CRC24[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|CRC24~39_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|CRC24\(16));

-- Location: LCCOMB_X33_Y24_N14
\Mux0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux0~4_combout\ = (\GTMR_instance|temp_simulation_completed~q\ & (tx_counter(1))) # (!\GTMR_instance|temp_simulation_completed~q\ & (!tx_counter(1) & \NoTMR_instance|CRC24\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GTMR_instance|temp_simulation_completed~q\,
	datac => tx_counter(1),
	datad => \NoTMR_instance|CRC24\(16),
	combout => \Mux0~4_combout\);

-- Location: LCCOMB_X33_Y24_N12
\Mux0~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux0~5_combout\ = (tx_counter(1) & ((tx_counter(0)) # ((\NoTMR_instance|CRC24\(18) & !\Mux0~4_combout\)))) # (!tx_counter(1) & (((!tx_counter(0) & \Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|CRC24\(18),
	datab => tx_counter(1),
	datac => tx_counter(0),
	datad => \Mux0~4_combout\,
	combout => \Mux0~5_combout\);

-- Location: FF_X35_Y22_N25
\NoTMR_instance|CRC24[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|CRC24~43_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|CRC24\(19));

-- Location: LCCOMB_X33_Y24_N18
\Mux0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux0~6_combout\ = (\GTMR_instance|temp_simulation_completed~q\ & ((!\Mux0~5_combout\))) # (!\GTMR_instance|temp_simulation_completed~q\ & (\NoTMR_instance|CRC24\(19) & \Mux0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GTMR_instance|temp_simulation_completed~q\,
	datac => \NoTMR_instance|CRC24\(19),
	datad => \Mux0~5_combout\,
	combout => \Mux0~6_combout\);

-- Location: LCCOMB_X33_Y24_N20
\Mux0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux0~7_combout\ = (\Mux0~5_combout\ & ((\Mux0~6_combout\) # ((!tx_counter(0))))) # (!\Mux0~5_combout\ & (!\Mux0~6_combout\ & (tx_counter(0) & \NoTMR_instance|CRC24\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~5_combout\,
	datab => \Mux0~6_combout\,
	datac => tx_counter(0),
	datad => \NoTMR_instance|CRC24\(17),
	combout => \Mux0~7_combout\);

-- Location: LCCOMB_X33_Y24_N26
\tx_out~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tx_out~0_combout\ = (!tx_counter(3) & ((tx_counter(2) & (\Mux0~3_combout\)) # (!tx_counter(2) & ((\Mux0~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tx_counter(3),
	datab => \Mux0~3_combout\,
	datac => tx_counter(2),
	datad => \Mux0~7_combout\,
	combout => \tx_out~0_combout\);

-- Location: FF_X33_Y21_N29
\NoTMR_instance|CRC24[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|CRC24~53_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|CRC24\(8));

-- Location: FF_X33_Y24_N5
\NoTMR_instance|CRC24[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|CRC24~94_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|CRC24\(14));

-- Location: LCCOMB_X33_Y24_N22
\Mux0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux0~10_combout\ = (\GTMR_instance|temp_simulation_completed~q\ & ((!\Mux0~9_combout\))) # (!\GTMR_instance|temp_simulation_completed~q\ & (\NoTMR_instance|CRC24\(14) & \Mux0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|CRC24\(14),
	datac => \GTMR_instance|temp_simulation_completed~q\,
	datad => \Mux0~9_combout\,
	combout => \Mux0~10_combout\);

-- Location: FF_X33_Y24_N7
\NoTMR_instance|CRC24[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|CRC24[7]~feeder_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|CRC24\(7));

-- Location: LCCOMB_X32_Y24_N26
\Mux0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux0~14_combout\ = (\GTMR_instance|temp_simulation_completed~q\ & ((!\Mux0~13_combout\))) # (!\GTMR_instance|temp_simulation_completed~q\ & (\NoTMR_instance|CRC24\(7) & \Mux0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|CRC24\(7),
	datab => \GTMR_instance|temp_simulation_completed~q\,
	datad => \Mux0~13_combout\,
	combout => \Mux0~14_combout\);

-- Location: FF_X35_Y22_N17
\NoTMR_instance|CRC24[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|CRC24~75_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|CRC24\(2));

-- Location: FF_X32_Y24_N1
\NoTMR_instance|CRC24[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|CRC24~95_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|CRC24\(9));

-- Location: LCCOMB_X32_Y24_N30
\Mux0~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux0~21_combout\ = (\GTMR_instance|temp_simulation_completed~q\ & (tx_counter(2))) # (!\GTMR_instance|temp_simulation_completed~q\ & (!tx_counter(2) & \NoTMR_instance|CRC24\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GTMR_instance|temp_simulation_completed~q\,
	datac => tx_counter(2),
	datad => \NoTMR_instance|CRC24\(9),
	combout => \Mux0~21_combout\);

-- Location: FF_X32_Y24_N27
\NoTMR_instance|CRC24[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \NoTMR_instance|CRC24~96_combout\,
	sload => VCC,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|CRC24\(15));

-- Location: LCCOMB_X32_Y24_N22
\Mux0~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux0~23_combout\ = (\Mux0~22_combout\ & (!\GTMR_instance|temp_simulation_completed~q\ & \NoTMR_instance|CRC24\(15))) # (!\Mux0~22_combout\ & (\GTMR_instance|temp_simulation_completed~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~22_combout\,
	datac => \GTMR_instance|temp_simulation_completed~q\,
	datad => \NoTMR_instance|CRC24\(15),
	combout => \Mux0~23_combout\);

-- Location: LCCOMB_X35_Y21_N8
\NoTMR_instance|CRC24~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~12_combout\ = \GTMR_instance|internal_data\(12) $ (\GTMR_instance|internal_data\(13) $ (\GTMR_instance|internal_data\(21) $ (\GTMR_instance|internal_data\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(12),
	datab => \GTMR_instance|internal_data\(13),
	datac => \GTMR_instance|internal_data\(21),
	datad => \GTMR_instance|internal_data\(6),
	combout => \NoTMR_instance|CRC24~12_combout\);

-- Location: LCCOMB_X36_Y21_N20
\NoTMR_instance|CRC24~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~13_combout\ = \GTMR_instance|internal_data\(7) $ (\GTMR_instance|internal_data\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(7),
	datac => \GTMR_instance|internal_data\(9),
	combout => \NoTMR_instance|CRC24~13_combout\);

-- Location: LCCOMB_X35_Y22_N14
\NoTMR_instance|CRC24~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~15_combout\ = \GTMR_instance|internal_data\(4) $ (\GTMR_instance|internal_data\(2) $ (\GTMR_instance|internal_data\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(4),
	datac => \GTMR_instance|internal_data\(2),
	datad => \GTMR_instance|internal_data\(1),
	combout => \NoTMR_instance|CRC24~15_combout\);

-- Location: LCCOMB_X36_Y21_N8
\NoTMR_instance|CRC24~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~16_combout\ = \NoTMR_instance|CRC24~12_combout\ $ (\NoTMR_instance|CRC24~13_combout\ $ (\NoTMR_instance|CRC24~15_combout\ $ (\NoTMR_instance|CRC24~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|CRC24~12_combout\,
	datab => \NoTMR_instance|CRC24~13_combout\,
	datac => \NoTMR_instance|CRC24~15_combout\,
	datad => \NoTMR_instance|CRC24~14_combout\,
	combout => \NoTMR_instance|CRC24~16_combout\);

-- Location: LCCOMB_X32_Y20_N20
\NoTMR_instance|process_3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|process_3~0_combout\ = (\NoTMR_instance|error_bit_seed\(1) & \NoTMR_instance|error_bit_seed\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|error_bit_seed\(1),
	datad => \NoTMR_instance|error_bit_seed\(2),
	combout => \NoTMR_instance|process_3~0_combout\);

-- Location: LCCOMB_X31_Y20_N26
\NoTMR_instance|Equal25~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Equal25~2_combout\ = (\NoTMR_instance|fault_tact_seed\(5) & (\NoTMR_instance|clock_counter\(5) & (\NoTMR_instance|fault_tact_seed\(4) $ (!\NoTMR_instance|clock_counter\(4))))) # (!\NoTMR_instance|fault_tact_seed\(5) & 
-- (!\NoTMR_instance|clock_counter\(5) & (\NoTMR_instance|fault_tact_seed\(4) $ (!\NoTMR_instance|clock_counter\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|fault_tact_seed\(5),
	datab => \NoTMR_instance|fault_tact_seed\(4),
	datac => \NoTMR_instance|clock_counter\(5),
	datad => \NoTMR_instance|clock_counter\(4),
	combout => \NoTMR_instance|Equal25~2_combout\);

-- Location: LCCOMB_X31_Y23_N6
\NoTMR_instance|Equal25~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Equal25~8_combout\ = (\NoTMR_instance|clock_counter\(14) & (\NoTMR_instance|fault_tact_seed\(14) & (\NoTMR_instance|clock_counter\(15) $ (!\NoTMR_instance|fault_tact_seed\(15))))) # (!\NoTMR_instance|clock_counter\(14) & 
-- (!\NoTMR_instance|fault_tact_seed\(14) & (\NoTMR_instance|clock_counter\(15) $ (!\NoTMR_instance|fault_tact_seed\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|clock_counter\(14),
	datab => \NoTMR_instance|clock_counter\(15),
	datac => \NoTMR_instance|fault_tact_seed\(14),
	datad => \NoTMR_instance|fault_tact_seed\(15),
	combout => \NoTMR_instance|Equal25~8_combout\);

-- Location: LCCOMB_X29_Y21_N2
\NoTMR_instance|Equal25~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Equal25~10_combout\ = (\NoTMR_instance|clock_counter\(17) & (\NoTMR_instance|fault_tact_seed\(17) & (\NoTMR_instance|fault_tact_seed\(16) $ (!\NoTMR_instance|clock_counter\(16))))) # (!\NoTMR_instance|clock_counter\(17) & 
-- (!\NoTMR_instance|fault_tact_seed\(17) & (\NoTMR_instance|fault_tact_seed\(16) $ (!\NoTMR_instance|clock_counter\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|clock_counter\(17),
	datab => \NoTMR_instance|fault_tact_seed\(16),
	datac => \NoTMR_instance|clock_counter\(16),
	datad => \NoTMR_instance|fault_tact_seed\(17),
	combout => \NoTMR_instance|Equal25~10_combout\);

-- Location: FF_X29_Y21_N29
\NoTMR_instance|fault_tact_seed[18]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1010]~1247_combout\,
	ena => \NoTMR_instance|ALT_INV_temp_fault_tact_generated~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|fault_tact_seed[18]~_Duplicate_1_q\);

-- Location: FF_X29_Y21_N11
\NoTMR_instance|fault_tact_seed[19]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1011]~1248_combout\,
	ena => \NoTMR_instance|ALT_INV_temp_fault_tact_generated~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|fault_tact_seed[19]~_Duplicate_1_q\);

-- Location: LCCOMB_X29_Y21_N8
\NoTMR_instance|Equal25~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Equal25~11_combout\ = (\NoTMR_instance|clock_counter\(18) & (\NoTMR_instance|fault_tact_seed[18]~_Duplicate_1_q\ & (\NoTMR_instance|clock_counter\(19) $ (!\NoTMR_instance|fault_tact_seed[19]~_Duplicate_1_q\)))) # 
-- (!\NoTMR_instance|clock_counter\(18) & (!\NoTMR_instance|fault_tact_seed[18]~_Duplicate_1_q\ & (\NoTMR_instance|clock_counter\(19) $ (!\NoTMR_instance|fault_tact_seed[19]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|clock_counter\(18),
	datab => \NoTMR_instance|fault_tact_seed[18]~_Duplicate_1_q\,
	datac => \NoTMR_instance|clock_counter\(19),
	datad => \NoTMR_instance|fault_tact_seed[19]~_Duplicate_1_q\,
	combout => \NoTMR_instance|Equal25~11_combout\);

-- Location: FF_X29_Y21_N7
\NoTMR_instance|fault_tact_seed[20]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1012]~1249_combout\,
	ena => \NoTMR_instance|ALT_INV_temp_fault_tact_generated~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|fault_tact_seed[20]~_Duplicate_1_q\);

-- Location: FF_X29_Y21_N25
\NoTMR_instance|fault_tact_seed[21]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1013]~1250_combout\,
	ena => \NoTMR_instance|ALT_INV_temp_fault_tact_generated~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|fault_tact_seed[21]~_Duplicate_1_q\);

-- Location: LCCOMB_X29_Y21_N26
\NoTMR_instance|Equal25~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Equal25~12_combout\ = (\NoTMR_instance|clock_counter\(20) & (\NoTMR_instance|fault_tact_seed[20]~_Duplicate_1_q\ & (\NoTMR_instance|fault_tact_seed[21]~_Duplicate_1_q\ $ (!\NoTMR_instance|clock_counter\(21))))) # 
-- (!\NoTMR_instance|clock_counter\(20) & (!\NoTMR_instance|fault_tact_seed[20]~_Duplicate_1_q\ & (\NoTMR_instance|fault_tact_seed[21]~_Duplicate_1_q\ $ (!\NoTMR_instance|clock_counter\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|clock_counter\(20),
	datab => \NoTMR_instance|fault_tact_seed[21]~_Duplicate_1_q\,
	datac => \NoTMR_instance|clock_counter\(21),
	datad => \NoTMR_instance|fault_tact_seed[20]~_Duplicate_1_q\,
	combout => \NoTMR_instance|Equal25~12_combout\);

-- Location: FF_X29_Y21_N5
\NoTMR_instance|fault_tact_seed[22]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1014]~1251_combout\,
	ena => \NoTMR_instance|ALT_INV_temp_fault_tact_generated~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|fault_tact_seed[22]~_Duplicate_1_q\);

-- Location: FF_X29_Y21_N15
\NoTMR_instance|fault_tact_seed[23]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1015]~1252_combout\,
	ena => \NoTMR_instance|ALT_INV_temp_fault_tact_generated~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|fault_tact_seed[23]~_Duplicate_1_q\);

-- Location: LCCOMB_X28_Y21_N20
\NoTMR_instance|Equal25~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Equal25~13_combout\ = (\NoTMR_instance|clock_counter\(23) & (\NoTMR_instance|fault_tact_seed[23]~_Duplicate_1_q\ & (\NoTMR_instance|fault_tact_seed[22]~_Duplicate_1_q\ $ (!\NoTMR_instance|clock_counter\(22))))) # 
-- (!\NoTMR_instance|clock_counter\(23) & (!\NoTMR_instance|fault_tact_seed[23]~_Duplicate_1_q\ & (\NoTMR_instance|fault_tact_seed[22]~_Duplicate_1_q\ $ (!\NoTMR_instance|clock_counter\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|clock_counter\(23),
	datab => \NoTMR_instance|fault_tact_seed[23]~_Duplicate_1_q\,
	datac => \NoTMR_instance|fault_tact_seed[22]~_Duplicate_1_q\,
	datad => \NoTMR_instance|clock_counter\(22),
	combout => \NoTMR_instance|Equal25~13_combout\);

-- Location: LCCOMB_X29_Y21_N16
\NoTMR_instance|Equal25~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Equal25~14_combout\ = (\NoTMR_instance|Equal25~12_combout\ & (\NoTMR_instance|Equal25~11_combout\ & (\NoTMR_instance|Equal25~10_combout\ & \NoTMR_instance|Equal25~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Equal25~12_combout\,
	datab => \NoTMR_instance|Equal25~11_combout\,
	datac => \NoTMR_instance|Equal25~10_combout\,
	datad => \NoTMR_instance|Equal25~13_combout\,
	combout => \NoTMR_instance|Equal25~14_combout\);

-- Location: FF_X30_Y20_N23
\NoTMR_instance|fault_tact_seed[24]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1016]~1253_combout\,
	ena => \NoTMR_instance|ALT_INV_temp_fault_tact_generated~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|fault_tact_seed[24]~_Duplicate_1_q\);

-- Location: FF_X29_Y23_N29
\NoTMR_instance|fault_tact_seed[25]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1017]~1254_combout\,
	ena => \NoTMR_instance|ALT_INV_temp_fault_tact_generated~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|fault_tact_seed[25]~_Duplicate_1_q\);

-- Location: LCCOMB_X30_Y20_N24
\NoTMR_instance|Equal25~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Equal25~15_combout\ = (\NoTMR_instance|clock_counter\(25) & (\NoTMR_instance|fault_tact_seed[25]~_Duplicate_1_q\ & (\NoTMR_instance|clock_counter\(24) $ (!\NoTMR_instance|fault_tact_seed[24]~_Duplicate_1_q\)))) # 
-- (!\NoTMR_instance|clock_counter\(25) & (!\NoTMR_instance|fault_tact_seed[25]~_Duplicate_1_q\ & (\NoTMR_instance|clock_counter\(24) $ (!\NoTMR_instance|fault_tact_seed[24]~_Duplicate_1_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|clock_counter\(25),
	datab => \NoTMR_instance|clock_counter\(24),
	datac => \NoTMR_instance|fault_tact_seed[24]~_Duplicate_1_q\,
	datad => \NoTMR_instance|fault_tact_seed[25]~_Duplicate_1_q\,
	combout => \NoTMR_instance|Equal25~15_combout\);

-- Location: FF_X30_Y20_N31
\NoTMR_instance|fault_tact_seed[26]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1018]~1255_combout\,
	ena => \NoTMR_instance|ALT_INV_temp_fault_tact_generated~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|fault_tact_seed[26]~_Duplicate_1_q\);

-- Location: FF_X30_Y20_N21
\NoTMR_instance|fault_tact_seed[27]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1019]~1256_combout\,
	ena => \NoTMR_instance|ALT_INV_temp_fault_tact_generated~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|fault_tact_seed[27]~_Duplicate_1_q\);

-- Location: LCCOMB_X31_Y20_N0
\NoTMR_instance|Equal25~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Equal25~16_combout\ = (\NoTMR_instance|clock_counter\(26) & (\NoTMR_instance|fault_tact_seed[26]~_Duplicate_1_q\ & (\NoTMR_instance|fault_tact_seed[27]~_Duplicate_1_q\ $ (!\NoTMR_instance|clock_counter\(27))))) # 
-- (!\NoTMR_instance|clock_counter\(26) & (!\NoTMR_instance|fault_tact_seed[26]~_Duplicate_1_q\ & (\NoTMR_instance|fault_tact_seed[27]~_Duplicate_1_q\ $ (!\NoTMR_instance|clock_counter\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|clock_counter\(26),
	datab => \NoTMR_instance|fault_tact_seed[27]~_Duplicate_1_q\,
	datac => \NoTMR_instance|clock_counter\(27),
	datad => \NoTMR_instance|fault_tact_seed[26]~_Duplicate_1_q\,
	combout => \NoTMR_instance|Equal25~16_combout\);

-- Location: FF_X30_Y20_N19
\NoTMR_instance|fault_tact_seed[28]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1020]~1257_combout\,
	ena => \NoTMR_instance|ALT_INV_temp_fault_tact_generated~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|fault_tact_seed[28]~_Duplicate_1_q\);

-- Location: FF_X30_Y20_N29
\NoTMR_instance|fault_tact_seed[29]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1021]~1258_combout\,
	ena => \NoTMR_instance|ALT_INV_temp_fault_tact_generated~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|fault_tact_seed[29]~_Duplicate_1_q\);

-- Location: LCCOMB_X31_Y20_N2
\NoTMR_instance|Equal25~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Equal25~17_combout\ = (\NoTMR_instance|clock_counter\(29) & (\NoTMR_instance|fault_tact_seed[29]~_Duplicate_1_q\ & (\NoTMR_instance|fault_tact_seed[28]~_Duplicate_1_q\ $ (!\NoTMR_instance|clock_counter\(28))))) # 
-- (!\NoTMR_instance|clock_counter\(29) & (!\NoTMR_instance|fault_tact_seed[29]~_Duplicate_1_q\ & (\NoTMR_instance|fault_tact_seed[28]~_Duplicate_1_q\ $ (!\NoTMR_instance|clock_counter\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|clock_counter\(29),
	datab => \NoTMR_instance|fault_tact_seed[28]~_Duplicate_1_q\,
	datac => \NoTMR_instance|clock_counter\(28),
	datad => \NoTMR_instance|fault_tact_seed[29]~_Duplicate_1_q\,
	combout => \NoTMR_instance|Equal25~17_combout\);

-- Location: FF_X30_Y20_N27
\NoTMR_instance|fault_tact_seed[30]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1022]~1259_combout\,
	ena => \NoTMR_instance|ALT_INV_temp_fault_tact_generated~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|fault_tact_seed[30]~_Duplicate_1_q\);

-- Location: LCCOMB_X31_Y20_N12
\NoTMR_instance|Equal25~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Equal25~18_combout\ = (\NoTMR_instance|Equal25~17_combout\ & (\NoTMR_instance|fault_tact_seed[30]~_Duplicate_1_q\ $ (!\NoTMR_instance|clock_counter\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|fault_tact_seed[30]~_Duplicate_1_q\,
	datac => \NoTMR_instance|clock_counter\(30),
	datad => \NoTMR_instance|Equal25~17_combout\,
	combout => \NoTMR_instance|Equal25~18_combout\);

-- Location: LCCOMB_X31_Y20_N22
\NoTMR_instance|Equal25~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Equal25~19_combout\ = (\NoTMR_instance|Equal25~18_combout\ & (\NoTMR_instance|Equal25~15_combout\ & (\NoTMR_instance|Equal25~14_combout\ & \NoTMR_instance|Equal25~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Equal25~18_combout\,
	datab => \NoTMR_instance|Equal25~15_combout\,
	datac => \NoTMR_instance|Equal25~14_combout\,
	datad => \NoTMR_instance|Equal25~16_combout\,
	combout => \NoTMR_instance|Equal25~19_combout\);

-- Location: FF_X24_Y15_N21
\NoTMR_instance|error_bit_seed[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1021]~1409_combout\,
	ena => \NoTMR_instance|Equal25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|error_bit_seed\(29));

-- Location: FF_X24_Y13_N25
\NoTMR_instance|error_bit_seed[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1019]~1411_combout\,
	ena => \NoTMR_instance|Equal25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|error_bit_seed\(27));

-- Location: LCCOMB_X22_Y15_N0
\NoTMR_instance|process_3~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|process_3~1_combout\ = (!\NoTMR_instance|error_bit_seed\(28) & (!\NoTMR_instance|error_bit_seed\(30) & (!\NoTMR_instance|error_bit_seed\(29) & !\NoTMR_instance|error_bit_seed\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(28),
	datab => \NoTMR_instance|error_bit_seed\(30),
	datac => \NoTMR_instance|error_bit_seed\(29),
	datad => \NoTMR_instance|error_bit_seed\(27),
	combout => \NoTMR_instance|process_3~1_combout\);

-- Location: FF_X26_Y14_N13
\NoTMR_instance|error_bit_seed[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1015]~1415_combout\,
	ena => \NoTMR_instance|Equal25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|error_bit_seed\(23));

-- Location: LCCOMB_X22_Y16_N0
\NoTMR_instance|process_3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|process_3~2_combout\ = (!\NoTMR_instance|error_bit_seed\(23) & (!\NoTMR_instance|error_bit_seed\(26) & (!\NoTMR_instance|error_bit_seed\(25) & !\NoTMR_instance|error_bit_seed\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(23),
	datab => \NoTMR_instance|error_bit_seed\(26),
	datac => \NoTMR_instance|error_bit_seed\(25),
	datad => \NoTMR_instance|error_bit_seed\(24),
	combout => \NoTMR_instance|process_3~2_combout\);

-- Location: FF_X27_Y12_N5
\NoTMR_instance|error_bit_seed[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1012]~1418_combout\,
	ena => \NoTMR_instance|Equal25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|error_bit_seed\(20));

-- Location: LCCOMB_X22_Y16_N2
\NoTMR_instance|process_3~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|process_3~3_combout\ = (!\NoTMR_instance|error_bit_seed\(19) & (!\NoTMR_instance|error_bit_seed\(22) & (!\NoTMR_instance|error_bit_seed\(20) & !\NoTMR_instance|error_bit_seed\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(19),
	datab => \NoTMR_instance|error_bit_seed\(22),
	datac => \NoTMR_instance|error_bit_seed\(20),
	datad => \NoTMR_instance|error_bit_seed\(21),
	combout => \NoTMR_instance|process_3~3_combout\);

-- Location: FF_X29_Y15_N29
\NoTMR_instance|error_bit_seed[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1010]~1420_combout\,
	ena => \NoTMR_instance|Equal25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|error_bit_seed\(18));

-- Location: FF_X23_Y14_N1
\NoTMR_instance|error_bit_seed[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1007]~1423_combout\,
	ena => \NoTMR_instance|Equal25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|error_bit_seed\(15));

-- Location: LCCOMB_X22_Y16_N12
\NoTMR_instance|process_3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|process_3~4_combout\ = (!\NoTMR_instance|error_bit_seed\(15) & (!\NoTMR_instance|error_bit_seed\(17) & (!\NoTMR_instance|error_bit_seed\(18) & !\NoTMR_instance|error_bit_seed\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(15),
	datab => \NoTMR_instance|error_bit_seed\(17),
	datac => \NoTMR_instance|error_bit_seed\(18),
	datad => \NoTMR_instance|error_bit_seed\(16),
	combout => \NoTMR_instance|process_3~4_combout\);

-- Location: LCCOMB_X22_Y16_N14
\NoTMR_instance|process_3~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|process_3~5_combout\ = (\NoTMR_instance|process_3~4_combout\ & (\NoTMR_instance|process_3~2_combout\ & (\NoTMR_instance|process_3~1_combout\ & \NoTMR_instance|process_3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|process_3~4_combout\,
	datab => \NoTMR_instance|process_3~2_combout\,
	datac => \NoTMR_instance|process_3~1_combout\,
	datad => \NoTMR_instance|process_3~3_combout\,
	combout => \NoTMR_instance|process_3~5_combout\);

-- Location: FF_X31_Y14_N5
\NoTMR_instance|error_bit_seed[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1000]~1430_combout\,
	ena => \NoTMR_instance|Equal25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|error_bit_seed\(8));

-- Location: FF_X24_Y17_N3
\NoTMR_instance|error_bit_seed[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[998]~1432_combout\,
	ena => \NoTMR_instance|Equal25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|error_bit_seed\(6));

-- Location: LCCOMB_X27_Y17_N12
\NoTMR_instance|process_3~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|process_3~9_combout\ = (\NoTMR_instance|process_3~5_combout\ & (\NoTMR_instance|error_bit_seed\(4) & (\NoTMR_instance|process_3~8_combout\ & \NoTMR_instance|Equal25~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|process_3~5_combout\,
	datab => \NoTMR_instance|error_bit_seed\(4),
	datac => \NoTMR_instance|process_3~8_combout\,
	datad => \NoTMR_instance|Equal25~20_combout\,
	combout => \NoTMR_instance|process_3~9_combout\);

-- Location: LCCOMB_X33_Y20_N4
\NoTMR_instance|process_3~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|process_3~10_combout\ = (!\NoTMR_instance|error_bit_seed\(3) & (\NoTMR_instance|error_bit_seed\(0) & \NoTMR_instance|process_3~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(3),
	datab => \NoTMR_instance|error_bit_seed\(0),
	datad => \NoTMR_instance|process_3~9_combout\,
	combout => \NoTMR_instance|process_3~10_combout\);

-- Location: LCCOMB_X27_Y17_N4
\NoTMR_instance|process_3~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|process_3~11_combout\ = (\NoTMR_instance|process_3~9_combout\ & (!\NoTMR_instance|error_bit_seed\(0) & !\NoTMR_instance|error_bit_seed\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|process_3~9_combout\,
	datab => \NoTMR_instance|error_bit_seed\(0),
	datad => \NoTMR_instance|error_bit_seed\(3),
	combout => \NoTMR_instance|process_3~11_combout\);

-- Location: LCCOMB_X33_Y21_N2
\NoTMR_instance|CRC24~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~17_combout\ = \GTMR_instance|internal_data\(0) $ (\GTMR_instance|internal_data\(22) $ (\GTMR_instance|internal_data\(3) $ (!\GTMR_instance|internal_data\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(0),
	datab => \GTMR_instance|internal_data\(22),
	datac => \GTMR_instance|internal_data\(3),
	datad => \GTMR_instance|internal_data\(21),
	combout => \NoTMR_instance|CRC24~17_combout\);

-- Location: LCCOMB_X33_Y21_N16
\NoTMR_instance|CRC24~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~19_combout\ = \NoTMR_instance|CRC24~18_combout\ $ (\NoTMR_instance|CRC24~13_combout\ $ (\GTMR_instance|internal_data\(12) $ (\GTMR_instance|internal_data\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|CRC24~18_combout\,
	datab => \NoTMR_instance|CRC24~13_combout\,
	datac => \GTMR_instance|internal_data\(12),
	datad => \GTMR_instance|internal_data\(19),
	combout => \NoTMR_instance|CRC24~19_combout\);

-- Location: LCCOMB_X33_Y21_N20
\NoTMR_instance|CRC24~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~20_combout\ = \NoTMR_instance|CRC24~19_combout\ $ (\NoTMR_instance|CRC24~17_combout\ $ (((\NoTMR_instance|process_3~0_combout\ & \NoTMR_instance|process_3~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|process_3~0_combout\,
	datab => \NoTMR_instance|CRC24~19_combout\,
	datac => \NoTMR_instance|process_3~11_combout\,
	datad => \NoTMR_instance|CRC24~17_combout\,
	combout => \NoTMR_instance|CRC24~20_combout\);

-- Location: LCCOMB_X35_Y21_N26
\GTMR_instance|temp_simulation_completed~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GTMR_instance|temp_simulation_completed~2_combout\ = (\GTMR_instance|internal_data\(9) & (\GTMR_instance|internal_data\(10) & (\GTMR_instance|internal_data\(8) & \GTMR_instance|internal_data\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(9),
	datab => \GTMR_instance|internal_data\(10),
	datac => \GTMR_instance|internal_data\(8),
	datad => \GTMR_instance|internal_data\(7),
	combout => \GTMR_instance|temp_simulation_completed~2_combout\);

-- Location: LCCOMB_X35_Y21_N16
\GTMR_instance|temp_simulation_completed~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GTMR_instance|temp_simulation_completed~5_combout\ = (\GTMR_instance|internal_data\(17) & (\GTMR_instance|internal_data\(15) & (\GTMR_instance|internal_data\(18) & \GTMR_instance|internal_data\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(17),
	datab => \GTMR_instance|internal_data\(15),
	datac => \GTMR_instance|internal_data\(18),
	datad => \GTMR_instance|internal_data\(16),
	combout => \GTMR_instance|temp_simulation_completed~5_combout\);

-- Location: LCCOMB_X33_Y21_N6
\NoTMR_instance|CRC24~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~22_combout\ = \GTMR_instance|internal_data\(21) $ (\GTMR_instance|internal_data\(17) $ (\GTMR_instance|internal_data\(20) $ (\GTMR_instance|internal_data\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(21),
	datab => \GTMR_instance|internal_data\(17),
	datac => \GTMR_instance|internal_data\(20),
	datad => \GTMR_instance|internal_data\(10),
	combout => \NoTMR_instance|CRC24~22_combout\);

-- Location: LCCOMB_X32_Y21_N24
\NoTMR_instance|CRC24~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~23_combout\ = \GTMR_instance|internal_data\(3) $ (\NoTMR_instance|CRC24~18_combout\ $ (\GTMR_instance|Add0~0_combout\ $ (\NoTMR_instance|CRC24~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(3),
	datab => \NoTMR_instance|CRC24~18_combout\,
	datac => \GTMR_instance|Add0~0_combout\,
	datad => \NoTMR_instance|CRC24~22_combout\,
	combout => \NoTMR_instance|CRC24~23_combout\);

-- Location: LCCOMB_X36_Y21_N26
\NoTMR_instance|CRC24~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~24_combout\ = \NoTMR_instance|CRC24~23_combout\ $ (\NoTMR_instance|CRC24~21_combout\ $ (((\NoTMR_instance|process_3~12_combout\ & \NoTMR_instance|process_3~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|process_3~12_combout\,
	datab => \NoTMR_instance|CRC24~23_combout\,
	datac => \NoTMR_instance|process_3~11_combout\,
	datad => \NoTMR_instance|CRC24~21_combout\,
	combout => \NoTMR_instance|CRC24~24_combout\);

-- Location: LCCOMB_X33_Y22_N18
\NoTMR_instance|CRC24~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~25_combout\ = \GTMR_instance|internal_data\(10) $ (\GTMR_instance|internal_data\(8) $ (\GTMR_instance|internal_data\(12) $ (\GTMR_instance|internal_data\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(10),
	datab => \GTMR_instance|internal_data\(8),
	datac => \GTMR_instance|internal_data\(12),
	datad => \GTMR_instance|internal_data\(20),
	combout => \NoTMR_instance|CRC24~25_combout\);

-- Location: LCCOMB_X33_Y22_N12
\NoTMR_instance|CRC24~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~26_combout\ = \GTMR_instance|internal_data\(4) $ (\GTMR_instance|internal_data\(23) $ (\GTMR_instance|internal_data\(22) $ (\GTMR_instance|internal_data\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(4),
	datab => \GTMR_instance|internal_data\(23),
	datac => \GTMR_instance|internal_data\(22),
	datad => \GTMR_instance|internal_data\(1),
	combout => \NoTMR_instance|CRC24~26_combout\);

-- Location: LCCOMB_X33_Y22_N10
\NoTMR_instance|CRC24~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~27_combout\ = \NoTMR_instance|CRC24~26_combout\ $ (\GTMR_instance|internal_data\(13) $ (\GTMR_instance|internal_data\(9) $ (\NoTMR_instance|CRC24~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|CRC24~26_combout\,
	datab => \GTMR_instance|internal_data\(13),
	datac => \GTMR_instance|internal_data\(9),
	datad => \NoTMR_instance|CRC24~25_combout\,
	combout => \NoTMR_instance|CRC24~27_combout\);

-- Location: LCCOMB_X33_Y20_N10
\NoTMR_instance|process_3~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|process_3~13_combout\ = (\NoTMR_instance|error_bit_seed\(3) & (!\NoTMR_instance|error_bit_seed\(2) & !\NoTMR_instance|error_bit_seed\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(3),
	datab => \NoTMR_instance|error_bit_seed\(2),
	datad => \NoTMR_instance|error_bit_seed\(1),
	combout => \NoTMR_instance|process_3~13_combout\);

-- Location: LCCOMB_X33_Y20_N28
\NoTMR_instance|CRC24~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~28_combout\ = \NoTMR_instance|CRC24~27_combout\ $ (((\NoTMR_instance|process_3~13_combout\ & (\NoTMR_instance|process_3~9_combout\ & \NoTMR_instance|error_bit_seed\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|process_3~13_combout\,
	datab => \NoTMR_instance|process_3~9_combout\,
	datac => \NoTMR_instance|CRC24~27_combout\,
	datad => \NoTMR_instance|error_bit_seed\(0),
	combout => \NoTMR_instance|CRC24~28_combout\);

-- Location: LCCOMB_X35_Y22_N28
\NoTMR_instance|CRC24~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~29_combout\ = \GTMR_instance|internal_data\(19) $ (\GTMR_instance|internal_data\(17) $ (\GTMR_instance|internal_data\(14) $ (\GTMR_instance|internal_data\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(19),
	datab => \GTMR_instance|internal_data\(17),
	datac => \GTMR_instance|internal_data\(14),
	datad => \GTMR_instance|internal_data\(6),
	combout => \NoTMR_instance|CRC24~29_combout\);

-- Location: LCCOMB_X35_Y22_N4
\NoTMR_instance|CRC24~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~31_combout\ = \NoTMR_instance|CRC24~92_combout\ $ (\GTMR_instance|internal_data\(20) $ (\GTMR_instance|internal_data\(13) $ (\NoTMR_instance|CRC24~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|CRC24~92_combout\,
	datab => \GTMR_instance|internal_data\(20),
	datac => \GTMR_instance|internal_data\(13),
	datad => \NoTMR_instance|CRC24~30_combout\,
	combout => \NoTMR_instance|CRC24~31_combout\);

-- Location: LCCOMB_X36_Y21_N12
\NoTMR_instance|CRC24~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~33_combout\ = \GTMR_instance|internal_data\(7) $ (\GTMR_instance|internal_data\(13) $ (\GTMR_instance|internal_data\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(7),
	datac => \GTMR_instance|internal_data\(13),
	datad => \GTMR_instance|internal_data\(6),
	combout => \NoTMR_instance|CRC24~33_combout\);

-- Location: LCCOMB_X36_Y21_N22
\NoTMR_instance|CRC24~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~34_combout\ = \GTMR_instance|internal_data\(9) $ (\GTMR_instance|internal_data\(23) $ (\GTMR_instance|internal_data\(0) $ (!\NoTMR_instance|CRC24~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(9),
	datab => \GTMR_instance|internal_data\(23),
	datac => \GTMR_instance|internal_data\(0),
	datad => \NoTMR_instance|CRC24~33_combout\,
	combout => \NoTMR_instance|CRC24~34_combout\);

-- Location: LCCOMB_X36_Y21_N28
\NoTMR_instance|CRC24~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~35_combout\ = \NoTMR_instance|CRC24~34_combout\ $ (\NoTMR_instance|CRC24~32_combout\ $ (((\NoTMR_instance|process_3~14_combout\ & \NoTMR_instance|process_3~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|CRC24~34_combout\,
	datab => \NoTMR_instance|process_3~14_combout\,
	datac => \NoTMR_instance|process_3~11_combout\,
	datad => \NoTMR_instance|CRC24~32_combout\,
	combout => \NoTMR_instance|CRC24~35_combout\);

-- Location: LCCOMB_X35_Y21_N12
\NoTMR_instance|CRC24~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~36_combout\ = \GTMR_instance|internal_data\(19) $ (\GTMR_instance|internal_data\(0) $ (\GTMR_instance|internal_data\(3) $ (!\GTMR_instance|internal_data\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(19),
	datab => \GTMR_instance|internal_data\(0),
	datac => \GTMR_instance|internal_data\(3),
	datad => \GTMR_instance|internal_data\(4),
	combout => \NoTMR_instance|CRC24~36_combout\);

-- Location: LCCOMB_X33_Y22_N4
\NoTMR_instance|CRC24~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~38_combout\ = \GTMR_instance|internal_data\(22) $ (\GTMR_instance|internal_data\(13) $ (\GTMR_instance|internal_data\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(22),
	datac => \GTMR_instance|internal_data\(13),
	datad => \GTMR_instance|internal_data\(8),
	combout => \NoTMR_instance|CRC24~38_combout\);

-- Location: LCCOMB_X33_Y20_N30
\NoTMR_instance|CRC24~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~39_combout\ = \NoTMR_instance|CRC24~38_combout\ $ (\NoTMR_instance|CRC24~37_combout\ $ (((\NoTMR_instance|process_3~15_combout\ & \NoTMR_instance|process_3~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|CRC24~38_combout\,
	datab => \NoTMR_instance|process_3~15_combout\,
	datac => \NoTMR_instance|CRC24~37_combout\,
	datad => \NoTMR_instance|process_3~11_combout\,
	combout => \NoTMR_instance|CRC24~39_combout\);

-- Location: LCCOMB_X33_Y20_N26
\NoTMR_instance|CRC24~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~42_combout\ = \GTMR_instance|Add0~0_combout\ $ (\GTMR_instance|internal_data\(23) $ (\NoTMR_instance|CRC24~18_combout\ $ (\GTMR_instance|internal_data\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|Add0~0_combout\,
	datab => \GTMR_instance|internal_data\(23),
	datac => \NoTMR_instance|CRC24~18_combout\,
	datad => \GTMR_instance|internal_data\(2),
	combout => \NoTMR_instance|CRC24~42_combout\);

-- Location: LCCOMB_X35_Y22_N24
\NoTMR_instance|CRC24~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~43_combout\ = \NoTMR_instance|CRC24~41_combout\ $ (\NoTMR_instance|CRC24~42_combout\ $ (((\NoTMR_instance|process_3~12_combout\ & \NoTMR_instance|process_3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|process_3~12_combout\,
	datab => \NoTMR_instance|process_3~10_combout\,
	datac => \NoTMR_instance|CRC24~41_combout\,
	datad => \NoTMR_instance|CRC24~42_combout\,
	combout => \NoTMR_instance|CRC24~43_combout\);

-- Location: LCCOMB_X33_Y22_N2
\NoTMR_instance|CRC24~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~44_combout\ = \NoTMR_instance|CRC24~29_combout\ $ (\GTMR_instance|internal_data\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|CRC24~29_combout\,
	datad => \GTMR_instance|internal_data\(23),
	combout => \NoTMR_instance|CRC24~44_combout\);

-- Location: LCCOMB_X33_Y22_N28
\NoTMR_instance|CRC24~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~48_combout\ = \GTMR_instance|internal_data\(17) $ (\GTMR_instance|internal_data\(6) $ (\GTMR_instance|internal_data\(16) $ (\NoTMR_instance|CRC24~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(17),
	datab => \GTMR_instance|internal_data\(6),
	datac => \GTMR_instance|internal_data\(16),
	datad => \NoTMR_instance|CRC24~17_combout\,
	combout => \NoTMR_instance|CRC24~48_combout\);

-- Location: LCCOMB_X33_Y21_N8
\NoTMR_instance|CRC24~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~50_combout\ = \GTMR_instance|internal_data\(3) $ (\GTMR_instance|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GTMR_instance|internal_data\(3),
	datad => \GTMR_instance|Add0~0_combout\,
	combout => \NoTMR_instance|CRC24~50_combout\);

-- Location: LCCOMB_X35_Y21_N0
\NoTMR_instance|CRC24~51\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~51_combout\ = \GTMR_instance|internal_data\(4) $ (\GTMR_instance|internal_data\(16) $ (\GTMR_instance|internal_data\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(4),
	datab => \GTMR_instance|internal_data\(16),
	datad => \GTMR_instance|internal_data\(14),
	combout => \NoTMR_instance|CRC24~51_combout\);

-- Location: LCCOMB_X36_Y21_N18
\NoTMR_instance|CRC24~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~52_combout\ = \GTMR_instance|internal_data\(7) $ (\NoTMR_instance|CRC24~32_combout\ $ (\NoTMR_instance|CRC24~51_combout\ $ (\NoTMR_instance|CRC24~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(7),
	datab => \NoTMR_instance|CRC24~32_combout\,
	datac => \NoTMR_instance|CRC24~51_combout\,
	datad => \NoTMR_instance|CRC24~12_combout\,
	combout => \NoTMR_instance|CRC24~52_combout\);

-- Location: LCCOMB_X33_Y21_N28
\NoTMR_instance|CRC24~53\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~53_combout\ = \NoTMR_instance|CRC24~50_combout\ $ (\NoTMR_instance|CRC24~52_combout\ $ (((\NoTMR_instance|process_3~17_combout\ & \NoTMR_instance|process_3~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|process_3~17_combout\,
	datab => \NoTMR_instance|process_3~15_combout\,
	datac => \NoTMR_instance|CRC24~50_combout\,
	datad => \NoTMR_instance|CRC24~52_combout\,
	combout => \NoTMR_instance|CRC24~53_combout\);

-- Location: LCCOMB_X33_Y22_N16
\NoTMR_instance|CRC24~55\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~55_combout\ = \NoTMR_instance|CRC24~92_combout\ $ (\NoTMR_instance|CRC24~25_combout\ $ (\GTMR_instance|internal_data\(16) $ (\NoTMR_instance|CRC24~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|CRC24~92_combout\,
	datab => \NoTMR_instance|CRC24~25_combout\,
	datac => \GTMR_instance|internal_data\(16),
	datad => \NoTMR_instance|CRC24~54_combout\,
	combout => \NoTMR_instance|CRC24~55_combout\);

-- Location: LCCOMB_X33_Y21_N22
\NoTMR_instance|CRC24~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~60_combout\ = \GTMR_instance|internal_data\(13) $ (\GTMR_instance|internal_data\(21) $ (\GTMR_instance|internal_data\(17) $ (\NoTMR_instance|CRC24~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(13),
	datab => \GTMR_instance|internal_data\(21),
	datac => \GTMR_instance|internal_data\(17),
	datad => \NoTMR_instance|CRC24~13_combout\,
	combout => \NoTMR_instance|CRC24~60_combout\);

-- Location: LCCOMB_X33_Y21_N30
\NoTMR_instance|CRC24~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~64_combout\ = \GTMR_instance|internal_data\(3) $ (\GTMR_instance|internal_data\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GTMR_instance|internal_data\(3),
	datac => \GTMR_instance|internal_data\(15),
	combout => \NoTMR_instance|CRC24~64_combout\);

-- Location: LCCOMB_X33_Y20_N0
\NoTMR_instance|CRC24~65\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~65_combout\ = \GTMR_instance|Add0~0_combout\ $ (\GTMR_instance|internal_data\(2) $ (\NoTMR_instance|CRC24~64_combout\ $ (\GTMR_instance|internal_data\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|Add0~0_combout\,
	datab => \GTMR_instance|internal_data\(2),
	datac => \NoTMR_instance|CRC24~64_combout\,
	datad => \GTMR_instance|internal_data\(22),
	combout => \NoTMR_instance|CRC24~65_combout\);

-- Location: LCCOMB_X32_Y21_N26
\NoTMR_instance|CRC24~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~66_combout\ = \NoTMR_instance|CRC24~56_combout\ $ (\GTMR_instance|internal_data\(21) $ (\NoTMR_instance|CRC24~65_combout\ $ (\GTMR_instance|internal_data\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|CRC24~56_combout\,
	datab => \GTMR_instance|internal_data\(21),
	datac => \NoTMR_instance|CRC24~65_combout\,
	datad => \GTMR_instance|internal_data\(13),
	combout => \NoTMR_instance|CRC24~66_combout\);

-- Location: LCCOMB_X33_Y20_N14
\NoTMR_instance|process_3~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|process_3~20_combout\ = (!\NoTMR_instance|error_bit_seed\(1) & (\NoTMR_instance|error_bit_seed\(0) & \NoTMR_instance|process_3~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(1),
	datab => \NoTMR_instance|error_bit_seed\(0),
	datac => \NoTMR_instance|process_3~16_combout\,
	combout => \NoTMR_instance|process_3~20_combout\);

-- Location: LCCOMB_X33_Y20_N12
\NoTMR_instance|process_3~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|process_3~21_combout\ = (!\NoTMR_instance|error_bit_seed\(2) & \NoTMR_instance|error_bit_seed\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|error_bit_seed\(2),
	datad => \NoTMR_instance|error_bit_seed\(3),
	combout => \NoTMR_instance|process_3~21_combout\);

-- Location: LCCOMB_X33_Y22_N22
\NoTMR_instance|CRC24~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~68_combout\ = \NoTMR_instance|CRC24~92_combout\ $ (\GTMR_instance|internal_data\(5) $ (\GTMR_instance|internal_data\(4) $ (\NoTMR_instance|CRC24~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|CRC24~92_combout\,
	datab => \GTMR_instance|internal_data\(5),
	datac => \GTMR_instance|internal_data\(4),
	datad => \NoTMR_instance|CRC24~18_combout\,
	combout => \NoTMR_instance|CRC24~68_combout\);

-- Location: LCCOMB_X33_Y20_N2
\NoTMR_instance|CRC24~69\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~69_combout\ = \NoTMR_instance|CRC24~68_combout\ $ (\NoTMR_instance|CRC24~65_combout\ $ (((\NoTMR_instance|process_3~21_combout\ & \NoTMR_instance|process_3~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|process_3~21_combout\,
	datab => \NoTMR_instance|process_3~20_combout\,
	datac => \NoTMR_instance|CRC24~68_combout\,
	datad => \NoTMR_instance|CRC24~65_combout\,
	combout => \NoTMR_instance|CRC24~69_combout\);

-- Location: LCCOMB_X35_Y21_N6
\NoTMR_instance|CRC24~73\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~73_combout\ = \GTMR_instance|internal_data\(1) $ (\GTMR_instance|internal_data\(2) $ (\GTMR_instance|internal_data\(3) $ (\GTMR_instance|internal_data\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(1),
	datab => \GTMR_instance|internal_data\(2),
	datac => \GTMR_instance|internal_data\(3),
	datad => \GTMR_instance|internal_data\(10),
	combout => \NoTMR_instance|CRC24~73_combout\);

-- Location: LCCOMB_X36_Y21_N10
\NoTMR_instance|CRC24~74\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~74_combout\ = \NoTMR_instance|CRC24~51_combout\ $ (\NoTMR_instance|CRC24~73_combout\ $ (\GTMR_instance|internal_data\(22) $ (\NoTMR_instance|CRC24~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|CRC24~51_combout\,
	datab => \NoTMR_instance|CRC24~73_combout\,
	datac => \GTMR_instance|internal_data\(22),
	datad => \NoTMR_instance|CRC24~33_combout\,
	combout => \NoTMR_instance|CRC24~74_combout\);

-- Location: LCCOMB_X35_Y22_N16
\NoTMR_instance|CRC24~75\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~75_combout\ = \GTMR_instance|internal_data\(23) $ (\NoTMR_instance|CRC24~74_combout\ $ (((\NoTMR_instance|process_3~14_combout\ & \NoTMR_instance|process_3~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|process_3~14_combout\,
	datab => \GTMR_instance|internal_data\(23),
	datac => \NoTMR_instance|process_3~22_combout\,
	datad => \NoTMR_instance|CRC24~74_combout\,
	combout => \NoTMR_instance|CRC24~75_combout\);

-- Location: LCCOMB_X35_Y21_N22
\NoTMR_instance|CRC24~85\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~85_combout\ = \GTMR_instance|internal_data\(20) $ (\GTMR_instance|internal_data\(7) $ (\GTMR_instance|internal_data\(11) $ (\GTMR_instance|internal_data\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(20),
	datab => \GTMR_instance|internal_data\(7),
	datac => \GTMR_instance|internal_data\(11),
	datad => \GTMR_instance|internal_data\(10),
	combout => \NoTMR_instance|CRC24~85_combout\);

-- Location: LCCOMB_X35_Y22_N2
\NoTMR_instance|CRC24~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~88_combout\ = \NoTMR_instance|CRC24~60_combout\ $ (\GTMR_instance|internal_data\(15) $ (\GTMR_instance|internal_data\(8) $ (\NoTMR_instance|CRC24~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|CRC24~60_combout\,
	datab => \GTMR_instance|internal_data\(15),
	datac => \GTMR_instance|internal_data\(8),
	datad => \NoTMR_instance|CRC24~40_combout\,
	combout => \NoTMR_instance|CRC24~88_combout\);

-- Location: LCCOMB_X36_Y21_N24
\NoTMR_instance|CRC24~89\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~89_combout\ = \GTMR_instance|internal_data\(22) $ (\NoTMR_instance|CRC24~15_combout\ $ (\GTMR_instance|internal_data\(14) $ (\NoTMR_instance|CRC24~88_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(22),
	datab => \NoTMR_instance|CRC24~15_combout\,
	datac => \GTMR_instance|internal_data\(14),
	datad => \NoTMR_instance|CRC24~88_combout\,
	combout => \NoTMR_instance|CRC24~89_combout\);

-- Location: LCCOMB_X33_Y22_N24
\NoTMR_instance|CRC24~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~90_combout\ = \GTMR_instance|internal_data\(10) $ (\NoTMR_instance|CRC24~32_combout\ $ (\NoTMR_instance|CRC24~60_combout\ $ (\NoTMR_instance|CRC24~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(10),
	datab => \NoTMR_instance|CRC24~32_combout\,
	datac => \NoTMR_instance|CRC24~60_combout\,
	datad => \NoTMR_instance|CRC24~45_combout\,
	combout => \NoTMR_instance|CRC24~90_combout\);

-- Location: LCCOMB_X21_Y15_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[132]~859\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[132]~859_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~8_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~8_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[132]~859_combout\);

-- Location: LCCOMB_X21_Y15_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[131]~861\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[131]~861_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~6_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~6_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[131]~861_combout\);

-- Location: LCCOMB_X22_Y15_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[130]~863\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[130]~863_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~4_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~4_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[130]~863_combout\);

-- Location: LCCOMB_X22_Y15_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[129]~864\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[129]~864_combout\ = (\NoTMR_instance|Add1~54_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Add1~54_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[129]~864_combout\);

-- Location: LCCOMB_X22_Y15_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[128]~866\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[128]~866_combout\ = (\NoTMR_instance|Add1~52_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Add1~52_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[128]~866_combout\);

-- Location: LCCOMB_X21_Y15_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[164]~870\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[164]~870_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~8_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~8_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[164]~870_combout\);

-- Location: LCCOMB_X21_Y15_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[163]~872\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[163]~872_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~6_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~6_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[163]~872_combout\);

-- Location: LCCOMB_X19_Y15_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[161]~876\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[161]~876_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~2_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[161]~876_combout\);

-- Location: LCCOMB_X19_Y15_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[160]~878\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[160]~878_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~0_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~0_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[160]~878_combout\);

-- Location: LCCOMB_X20_Y15_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[198]~879\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[198]~879_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~12_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[198]~879_combout\);

-- Location: LCCOMB_X21_Y13_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[196]~881\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[196]~881_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~8_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~8_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[196]~881_combout\);

-- Location: LCCOMB_X21_Y13_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[194]~883\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[194]~883_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~4_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~4_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[194]~883_combout\);

-- Location: LCCOMB_X19_Y12_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[193]~884\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[193]~884_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\ & 
-- ((\NoTMR_instance|Add1~50_combout\))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\ & (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~0_combout\,
	datab => \NoTMR_instance|Add1~50_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[193]~884_combout\);

-- Location: LCCOMB_X21_Y13_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[192]~886\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[192]~886_combout\ = (\NoTMR_instance|Add1~48_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Add1~48_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[192]~886_combout\);

-- Location: LCCOMB_X20_Y13_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[230]~889\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[230]~889_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~12_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~12_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[230]~889_combout\);

-- Location: LCCOMB_X20_Y13_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[229]~890\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[229]~890_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~10_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~10_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[229]~890_combout\);

-- Location: LCCOMB_X21_Y13_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[227]~892\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[227]~892_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~6_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~6_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[227]~892_combout\);

-- Location: LCCOMB_X21_Y13_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[225]~895\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[225]~895_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~2_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~2_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[225]~895_combout\);

-- Location: LCCOMB_X21_Y13_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[224]~897\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[224]~897_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~0_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~0_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[224]~897_combout\);

-- Location: LCCOMB_X14_Y13_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[260]~902\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[260]~902_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~8_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[260]~902_combout\);

-- Location: LCCOMB_X22_Y13_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[257]~906\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[257]~906_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~2_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~2_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[257]~906_combout\);

-- Location: LCCOMB_X17_Y12_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[256]~908\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[256]~908_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~0_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~0_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[256]~908_combout\);

-- Location: LCCOMB_X17_Y13_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[294]~912\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[294]~912_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~12_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~12_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[294]~912_combout\);

-- Location: LCCOMB_X14_Y13_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[289]~918\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[289]~918_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~2_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[289]~918_combout\);

-- Location: LCCOMB_X16_Y11_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[288]~920\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[288]~920_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~0_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~0_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[288]~920_combout\);

-- Location: LCCOMB_X15_Y13_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[330]~921\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[330]~921_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~20_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[330]~921_combout\);

-- Location: LCCOMB_X16_Y13_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[329]~922\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[329]~922_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~18_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~18_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[329]~922_combout\);

-- Location: LCCOMB_X16_Y13_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[327]~924\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[327]~924_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~14_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~14_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[327]~924_combout\);

-- Location: LCCOMB_X16_Y13_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[326]~925\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[326]~925_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~12_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~12_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[326]~925_combout\);

-- Location: LCCOMB_X14_Y13_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[325]~926\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[325]~926_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~10_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~10_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[325]~926_combout\);

-- Location: LCCOMB_X14_Y13_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[323]~928\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[323]~928_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~6_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~6_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[323]~928_combout\);

-- Location: LCCOMB_X16_Y11_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[321]~930\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[321]~930_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\ & 
-- (\NoTMR_instance|Add1~42_combout\)) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Add1~42_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~0_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[321]~930_combout\);

-- Location: LCCOMB_X14_Y13_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[320]~933\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[320]~933_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~0_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~0_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[320]~933_combout\);

-- Location: LCCOMB_X14_Y12_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[358]~939\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[358]~939_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~12_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[358]~939_combout\);

-- Location: LCCOMB_X14_Y12_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[357]~940\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[357]~940_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~10_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~10_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[357]~940_combout\);

-- Location: LCCOMB_X14_Y12_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[353]~945\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[353]~945_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~2_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~2_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[353]~945_combout\);

-- Location: LCCOMB_X15_Y15_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[352]~946\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[352]~946_combout\ = (\NoTMR_instance|Add1~38_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Add1~38_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[352]~946_combout\);

-- Location: LCCOMB_X15_Y9_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[396]~948\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[396]~948_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~24_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~24_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[396]~948_combout\);

-- Location: LCCOMB_X15_Y9_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[395]~949\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[395]~949_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~22_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~22_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[395]~949_combout\);

-- Location: LCCOMB_X14_Y9_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[391]~953\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[391]~953_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~14_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~14_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[391]~953_combout\);

-- Location: LCCOMB_X15_Y9_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[388]~956\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[388]~956_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~8_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~8_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[388]~956_combout\);

-- Location: LCCOMB_X15_Y9_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[386]~958\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[386]~958_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~4_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~4_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[386]~958_combout\);

-- Location: LCCOMB_X15_Y9_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[384]~961\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[384]~961_combout\ = (\NoTMR_instance|Add1~36_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Add1~36_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[384]~961_combout\);

-- Location: LCCOMB_X15_Y10_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[427]~965\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[427]~965_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~22_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[427]~965_combout\);

-- Location: LCCOMB_X17_Y9_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[426]~966\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[426]~966_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~20_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~20_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[426]~966_combout\);

-- Location: LCCOMB_X17_Y9_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[425]~967\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[425]~967_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~18_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~18_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[425]~967_combout\);

-- Location: LCCOMB_X15_Y10_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[420]~972\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[420]~972_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~8_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[420]~972_combout\);

-- Location: LCCOMB_X15_Y10_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[418]~974\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[418]~974_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~4_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[418]~974_combout\);

-- Location: LCCOMB_X17_Y9_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[417]~976\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[417]~976_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~2_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~2_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[417]~976_combout\);

-- Location: LCCOMB_X17_Y9_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[416]~977\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[416]~977_combout\ = (\NoTMR_instance|Add1~34_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Add1~34_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[416]~977_combout\);

-- Location: LCCOMB_X17_Y10_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[462]~979\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[462]~979_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~28_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[462]~979_combout\);

-- Location: LCCOMB_X14_Y10_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[458]~983\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[458]~983_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~20_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[458]~983_combout\);

-- Location: LCCOMB_X15_Y10_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[457]~984\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[457]~984_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~18_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[457]~984_combout\);

-- Location: LCCOMB_X17_Y11_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[454]~987\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[454]~987_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~12_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~12_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[454]~987_combout\);

-- Location: LCCOMB_X17_Y11_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[453]~988\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[453]~988_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~10_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~10_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[453]~988_combout\);

-- Location: LCCOMB_X16_Y11_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[450]~991\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[450]~991_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~4_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[450]~991_combout\);

-- Location: LCCOMB_X16_Y11_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[449]~993\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[449]~993_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~2_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~2_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[449]~993_combout\);

-- Location: LCCOMB_X15_Y11_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[448]~995\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[448]~995_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~0_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[448]~995_combout\);

-- Location: LCCOMB_X19_Y10_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[495]~996\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[495]~996_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~30_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~30_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[495]~996_combout\);

-- Location: LCCOMB_X15_Y10_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[493]~998\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[493]~998_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~26_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~26_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[493]~998_combout\);

-- Location: LCCOMB_X14_Y10_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[488]~1003\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[488]~1003_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~16_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~16_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[488]~1003_combout\);

-- Location: LCCOMB_X16_Y11_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[483]~1008\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[483]~1008_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~6_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[483]~1008_combout\);

-- Location: LCCOMB_X19_Y12_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[481]~1011\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[481]~1011_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~2_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[481]~1011_combout\);

-- Location: LCCOMB_X15_Y11_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[480]~1012\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[480]~1012_combout\ = (\NoTMR_instance|Add1~30_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Add1~30_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[480]~1012_combout\);

-- Location: LCCOMB_X19_Y9_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[524]~1018\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[524]~1018_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~24_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~24_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[524]~1018_combout\);

-- Location: LCCOMB_X20_Y12_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[523]~1019\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[523]~1019_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~22_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[523]~1019_combout\);

-- Location: LCCOMB_X19_Y9_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[522]~1020\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[522]~1020_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~20_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[522]~1020_combout\);

-- Location: LCCOMB_X19_Y11_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[518]~1024\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[518]~1024_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~12_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~12_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[518]~1024_combout\);

-- Location: LCCOMB_X19_Y11_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[516]~1026\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[516]~1026_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~8_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~8_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[516]~1026_combout\);

-- Location: LCCOMB_X20_Y12_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[512]~1032\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[512]~1032_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~0_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~0_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[512]~1032_combout\);

-- Location: LCCOMB_X21_Y12_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[556]~1038\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[556]~1038_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~24_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[556]~1038_combout\);

-- Location: LCCOMB_X20_Y11_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[552]~1042\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[552]~1042_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~16_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~16_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[552]~1042_combout\);

-- Location: LCCOMB_X21_Y11_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[549]~1045\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[549]~1045_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~10_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[549]~1045_combout\);

-- Location: LCCOMB_X20_Y11_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[548]~1046\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[548]~1046_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~8_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~8_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[548]~1046_combout\);

-- Location: LCCOMB_X22_Y12_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[546]~1048\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[546]~1048_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~4_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[546]~1048_combout\);

-- Location: LCCOMB_X21_Y12_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[545]~1050\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[545]~1050_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~2_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[545]~1050_combout\);

-- Location: LCCOMB_X21_Y12_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[544]~1051\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[544]~1051_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Add1~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	datad => \NoTMR_instance|Add1~26_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[544]~1051_combout\);

-- Location: LCCOMB_X22_Y9_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[591]~1056\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[591]~1056_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~30_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[591]~1056_combout\);

-- Location: LCCOMB_X22_Y9_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[590]~1057\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[590]~1057_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~28_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[590]~1057_combout\);

-- Location: LCCOMB_X22_Y9_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[587]~1060\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[587]~1060_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~22_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[587]~1060_combout\);

-- Location: LCCOMB_X22_Y9_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[586]~1061\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[586]~1061_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~20_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[586]~1061_combout\);

-- Location: LCCOMB_X21_Y11_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[585]~1062\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[585]~1062_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~18_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~18_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[585]~1062_combout\);

-- Location: LCCOMB_X21_Y11_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[584]~1063\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[584]~1063_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~16_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~16_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[584]~1063_combout\);

-- Location: LCCOMB_X21_Y11_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[583]~1064\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[583]~1064_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~14_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~14_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[583]~1064_combout\);

-- Location: LCCOMB_X22_Y13_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[579]~1068\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[579]~1068_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~6_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[579]~1068_combout\);

-- Location: LCCOMB_X22_Y9_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[578]~1069\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[578]~1069_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~4_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~4_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[578]~1069_combout\);

-- Location: LCCOMB_X22_Y9_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[576]~1072\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[576]~1072_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Add1~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	datad => \NoTMR_instance|Add1~24_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[576]~1072_combout\);

-- Location: LCCOMB_X23_Y10_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[627]~1074\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[627]~1074_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~38_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[627]~1074_combout\);

-- Location: LCCOMB_X22_Y10_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[624]~1077\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[624]~1077_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~32_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~32_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[624]~1077_combout\);

-- Location: LCCOMB_X23_Y12_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[623]~1078\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[623]~1078_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~30_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[623]~1078_combout\);

-- Location: LCCOMB_X23_Y9_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[621]~1080\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[621]~1080_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~26_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~26_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[621]~1080_combout\);

-- Location: LCCOMB_X23_Y9_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[620]~1081\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[620]~1081_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~24_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~24_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[620]~1081_combout\);

-- Location: LCCOMB_X23_Y9_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[619]~1082\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[619]~1082_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~22_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[619]~1082_combout\);

-- Location: LCCOMB_X23_Y12_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[618]~1083\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[618]~1083_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~20_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[618]~1083_combout\);

-- Location: LCCOMB_X22_Y11_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[615]~1086\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[615]~1086_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~14_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~14_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[615]~1086_combout\);

-- Location: LCCOMB_X22_Y11_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[614]~1087\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[614]~1087_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~12_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~12_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[614]~1087_combout\);

-- Location: LCCOMB_X22_Y11_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[613]~1088\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[613]~1088_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~10_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~10_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[613]~1088_combout\);

-- Location: LCCOMB_X23_Y12_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[611]~1090\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[611]~1090_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~6_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[611]~1090_combout\);

-- Location: LCCOMB_X22_Y12_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[610]~1091\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[610]~1091_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~4_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[610]~1091_combout\);

-- Location: LCCOMB_X23_Y12_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[609]~1093\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[609]~1093_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~2_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[609]~1093_combout\);

-- Location: LCCOMB_X22_Y12_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[608]~1095\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[608]~1095_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~0_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~0_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[608]~1095_combout\);

-- Location: LCCOMB_X23_Y12_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[657]~1099\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[657]~1099_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~34_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[657]~1099_combout\);

-- Location: LCCOMB_X24_Y9_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[656]~1100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[656]~1100_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~32_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[656]~1100_combout\);

-- Location: LCCOMB_X23_Y9_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[655]~1101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[655]~1101_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~30_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[655]~1101_combout\);

-- Location: LCCOMB_X24_Y9_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[652]~1104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[652]~1104_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~24_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[652]~1104_combout\);

-- Location: LCCOMB_X24_Y9_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[651]~1105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[651]~1105_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~22_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~22_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[651]~1105_combout\);

-- Location: LCCOMB_X23_Y11_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[650]~1106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[650]~1106_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~20_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~20_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[650]~1106_combout\);

-- Location: LCCOMB_X23_Y11_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[649]~1107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[649]~1107_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~18_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~18_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[649]~1107_combout\);

-- Location: LCCOMB_X23_Y11_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[648]~1108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[648]~1108_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~16_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~16_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[648]~1108_combout\);

-- Location: LCCOMB_X23_Y11_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[647]~1109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[647]~1109_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~14_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~14_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[647]~1109_combout\);

-- Location: LCCOMB_X23_Y12_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[645]~1111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[645]~1111_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~10_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[645]~1111_combout\);

-- Location: LCCOMB_X24_Y11_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[644]~1112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[644]~1112_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~8_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~8_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[644]~1112_combout\);

-- Location: LCCOMB_X24_Y9_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[642]~1114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[642]~1114_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~4_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~4_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[642]~1114_combout\);

-- Location: LCCOMB_X24_Y9_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[641]~1116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[641]~1116_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~2_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[641]~1116_combout\);

-- Location: LCCOMB_X24_Y9_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[640]~1118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[640]~1118_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~0_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[640]~1118_combout\);

-- Location: LCCOMB_X24_Y10_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[693]~1119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[693]~1119_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~42_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[693]~1119_combout\);

-- Location: LCCOMB_X24_Y10_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[692]~1120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[692]~1120_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~40_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[692]~1120_combout\);

-- Location: LCCOMB_X26_Y10_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[691]~1121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[691]~1121_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~38_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[691]~1121_combout\);

-- Location: LCCOMB_X24_Y10_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[690]~1122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[690]~1122_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~36_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[690]~1122_combout\);

-- Location: LCCOMB_X26_Y10_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[689]~1123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[689]~1123_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~34_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[689]~1123_combout\);

-- Location: LCCOMB_X26_Y10_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[685]~1127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[685]~1127_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~26_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~26_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[685]~1127_combout\);

-- Location: LCCOMB_X24_Y11_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[682]~1130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[682]~1130_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~20_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~20_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[682]~1130_combout\);

-- Location: LCCOMB_X24_Y11_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[679]~1133\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[679]~1133_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~14_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[679]~1133_combout\);

-- Location: LCCOMB_X27_Y9_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[677]~1135\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[677]~1135_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~10_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~10_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[677]~1135_combout\);

-- Location: LCCOMB_X26_Y10_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[675]~1137\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[675]~1137_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~6_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[675]~1137_combout\);

-- Location: LCCOMB_X26_Y10_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[674]~1138\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[674]~1138_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~4_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~4_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[674]~1138_combout\);

-- Location: LCCOMB_X29_Y11_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[673]~1140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[673]~1140_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~2_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[673]~1140_combout\);

-- Location: LCCOMB_X26_Y10_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[672]~1142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[672]~1142_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~0_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~0_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[672]~1142_combout\);

-- Location: LCCOMB_X28_Y10_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[726]~1143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[726]~1143_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[726]~1143_combout\);

-- Location: LCCOMB_X29_Y10_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[724]~1145\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[724]~1145_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~40_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[724]~1145_combout\);

-- Location: LCCOMB_X27_Y10_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[722]~1147\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[722]~1147_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~36_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[722]~1147_combout\);

-- Location: LCCOMB_X26_Y10_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[721]~1148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[721]~1148_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~34_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~34_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[721]~1148_combout\);

-- Location: LCCOMB_X27_Y9_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[720]~1149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[720]~1149_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~32_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[720]~1149_combout\);

-- Location: LCCOMB_X27_Y9_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[718]~1151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[718]~1151_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~28_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[718]~1151_combout\);

-- Location: LCCOMB_X27_Y9_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[717]~1152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[717]~1152_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~26_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~26_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[717]~1152_combout\);

-- Location: LCCOMB_X27_Y11_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[715]~1154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[715]~1154_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~22_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~22_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[715]~1154_combout\);

-- Location: LCCOMB_X27_Y11_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[714]~1155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[714]~1155_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~20_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~20_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[714]~1155_combout\);

-- Location: LCCOMB_X27_Y11_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[713]~1156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[713]~1156_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~18_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~18_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[713]~1156_combout\);

-- Location: LCCOMB_X28_Y11_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[711]~1158\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[711]~1158_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~14_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~14_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[711]~1158_combout\);

-- Location: LCCOMB_X29_Y11_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[708]~1161\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[708]~1161_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~8_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~8_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[708]~1161_combout\);

-- Location: LCCOMB_X27_Y9_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[707]~1162\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[707]~1162_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~6_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~6_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[707]~1162_combout\);

-- Location: LCCOMB_X29_Y16_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[705]~1164\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[705]~1164_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & 
-- ((\NoTMR_instance|Add1~18_combout\))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~0_combout\,
	datab => \NoTMR_instance|Add1~18_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[705]~1164_combout\);

-- Location: LCCOMB_X27_Y9_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[704]~1166\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[704]~1166_combout\ = (\NoTMR_instance|Add1~16_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Add1~16_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[704]~1166_combout\);

-- Location: LCCOMB_X30_Y10_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[759]~1168\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[759]~1168_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~46_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~46_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[759]~1168_combout\);

-- Location: LCCOMB_X29_Y10_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[757]~1170\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[757]~1170_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~42_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[757]~1170_combout\);

-- Location: LCCOMB_X31_Y10_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[756]~1171\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[756]~1171_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~40_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[756]~1171_combout\);

-- Location: LCCOMB_X29_Y11_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[754]~1173\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[754]~1173_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~36_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~36_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[754]~1173_combout\);

-- Location: LCCOMB_X31_Y10_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[753]~1174\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[753]~1174_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~34_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[753]~1174_combout\);

-- Location: LCCOMB_X29_Y10_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[751]~1176\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[751]~1176_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~30_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~30_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[751]~1176_combout\);

-- Location: LCCOMB_X29_Y10_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[750]~1177\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[750]~1177_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~28_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~28_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[750]~1177_combout\);

-- Location: LCCOMB_X29_Y11_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[749]~1178\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[749]~1178_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~26_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~26_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[749]~1178_combout\);

-- Location: LCCOMB_X29_Y11_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[748]~1179\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[748]~1179_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~24_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~24_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[748]~1179_combout\);

-- Location: LCCOMB_X30_Y11_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[745]~1182\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[745]~1182_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~18_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~18_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[745]~1182_combout\);

-- Location: LCCOMB_X29_Y11_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[743]~1184\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[743]~1184_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~14_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~14_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[743]~1184_combout\);

-- Location: LCCOMB_X29_Y11_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[741]~1186\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[741]~1186_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~10_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~10_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[741]~1186_combout\);

-- Location: LCCOMB_X29_Y11_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[740]~1187\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[740]~1187_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~8_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~8_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[740]~1187_combout\);

-- Location: LCCOMB_X29_Y11_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[736]~1192\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[736]~1192_combout\ = (\NoTMR_instance|Add1~14_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Add1~14_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[736]~1192_combout\);

-- Location: LCCOMB_X33_Y10_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[788]~1198\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[788]~1198_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~40_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[788]~1198_combout\);

-- Location: LCCOMB_X31_Y10_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[786]~1200\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[786]~1200_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~36_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[786]~1200_combout\);

-- Location: LCCOMB_X31_Y11_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[779]~1207\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[779]~1207_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~22_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~22_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[779]~1207_combout\);

-- Location: LCCOMB_X31_Y11_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[777]~1209\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[777]~1209_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~18_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~18_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[777]~1209_combout\);

-- Location: LCCOMB_X31_Y11_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[776]~1210\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[776]~1210_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~16_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~16_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[776]~1210_combout\);

-- Location: LCCOMB_X31_Y11_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[775]~1211\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[775]~1211_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~14_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~14_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[775]~1211_combout\);

-- Location: LCCOMB_X31_Y11_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[774]~1212\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[774]~1212_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~12_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~12_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[774]~1212_combout\);

-- Location: LCCOMB_X31_Y11_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[771]~1215\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[771]~1215_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~6_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~6_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[771]~1215_combout\);

-- Location: LCCOMB_X31_Y11_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[769]~1218\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[769]~1218_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~2_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~2_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[769]~1218_combout\);

-- Location: LCCOMB_X31_Y11_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[768]~1219\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[768]~1219_combout\ = (\NoTMR_instance|Add1~12_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Add1~12_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[768]~1219_combout\);

-- Location: LCCOMB_X33_Y10_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[815]~1231\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[815]~1231_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~30_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[815]~1231_combout\);

-- Location: LCCOMB_X33_Y13_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[813]~1233\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[813]~1233_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~26_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[813]~1233_combout\);

-- Location: LCCOMB_X31_Y11_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[811]~1235\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[811]~1235_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~22_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[811]~1235_combout\);

-- Location: LCCOMB_X33_Y14_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[809]~1237\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[809]~1237_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~18_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[809]~1237_combout\);

-- Location: LCCOMB_X33_Y14_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[808]~1238\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[808]~1238_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~16_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[808]~1238_combout\);

-- Location: LCCOMB_X33_Y14_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[806]~1240\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[806]~1240_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~12_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~12_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[806]~1240_combout\);

-- Location: LCCOMB_X32_Y11_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[803]~1243\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[803]~1243_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~6_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[803]~1243_combout\);

-- Location: LCCOMB_X31_Y10_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[801]~1245\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[801]~1245_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & 
-- (\NoTMR_instance|Add1~12_combout\)) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Add1~12_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~0_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[801]~1245_combout\);

-- Location: LCCOMB_X33_Y10_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[800]~1247\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[800]~1247_combout\ = (\NoTMR_instance|Add1~10_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Add1~10_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[800]~1247_combout\);

-- Location: LCCOMB_X30_Y13_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[858]~1249\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[858]~1249_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~52_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[858]~1249_combout\);

-- Location: LCCOMB_X31_Y13_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[855]~1252\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[855]~1252_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[855]~1252_combout\);

-- Location: LCCOMB_X33_Y13_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[854]~1253\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[854]~1253_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~44_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~44_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[854]~1253_combout\);

-- Location: LCCOMB_X33_Y13_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[850]~1257\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[850]~1257_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~36_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[850]~1257_combout\);

-- Location: LCCOMB_X33_Y13_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[849]~1258\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[849]~1258_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~34_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~34_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[849]~1258_combout\);

-- Location: LCCOMB_X31_Y14_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[840]~1267\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[840]~1267_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~16_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~16_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[840]~1267_combout\);

-- Location: LCCOMB_X33_Y14_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[834]~1273\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[834]~1273_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~4_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[834]~1273_combout\);

-- Location: LCCOMB_X33_Y14_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[833]~1275\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[833]~1275_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~2_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~2_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[833]~1275_combout\);

-- Location: LCCOMB_X33_Y14_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[832]~1277\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[832]~1277_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~0_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~0_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[832]~1277_combout\);

-- Location: LCCOMB_X29_Y13_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[891]~1278\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[891]~1278_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~54_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~54_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[891]~1278_combout\);

-- Location: LCCOMB_X28_Y13_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[890]~1279\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[890]~1279_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~52_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[890]~1279_combout\);

-- Location: LCCOMB_X31_Y13_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[888]~1281\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[888]~1281_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[888]~1281_combout\);

-- Location: LCCOMB_X28_Y13_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[887]~1282\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[887]~1282_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[887]~1282_combout\);

-- Location: LCCOMB_X30_Y15_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[881]~1288\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[881]~1288_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~34_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~34_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[881]~1288_combout\);

-- Location: LCCOMB_X30_Y12_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[878]~1291\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[878]~1291_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~28_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~28_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[878]~1291_combout\);

-- Location: LCCOMB_X30_Y14_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[877]~1292\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[877]~1292_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~26_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~26_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[877]~1292_combout\);

-- Location: LCCOMB_X30_Y16_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[875]~1294\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[875]~1294_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~22_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~22_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[875]~1294_combout\);

-- Location: LCCOMB_X31_Y14_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[873]~1296\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[873]~1296_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~18_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~18_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[873]~1296_combout\);

-- Location: LCCOMB_X24_Y14_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[872]~1297\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[872]~1297_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~16_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~16_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[872]~1297_combout\);

-- Location: LCCOMB_X30_Y15_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[869]~1300\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[869]~1300_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~10_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~10_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[869]~1300_combout\);

-- Location: LCCOMB_X30_Y16_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[864]~1306\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[864]~1306_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Add1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Add1~6_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[864]~1306_combout\);

-- Location: LCCOMB_X28_Y13_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[924]~1308\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[924]~1308_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[924]~1308_combout\);

-- Location: LCCOMB_X28_Y13_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[923]~1309\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[923]~1309_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~54_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~54_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[923]~1309_combout\);

-- Location: LCCOMB_X26_Y13_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[922]~1310\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[922]~1310_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~52_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~52_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[922]~1310_combout\);

-- Location: LCCOMB_X26_Y13_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[919]~1313\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[919]~1313_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~46_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~46_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[919]~1313_combout\);

-- Location: LCCOMB_X26_Y13_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[918]~1314\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[918]~1314_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~44_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~44_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[918]~1314_combout\);

-- Location: LCCOMB_X26_Y13_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[917]~1315\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[917]~1315_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~42_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~42_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[917]~1315_combout\);

-- Location: LCCOMB_X26_Y13_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[916]~1316\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[916]~1316_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~40_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~40_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[916]~1316_combout\);

-- Location: LCCOMB_X26_Y13_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[913]~1319\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[913]~1319_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~34_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~34_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[913]~1319_combout\);

-- Location: LCCOMB_X28_Y17_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[912]~1320\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[912]~1320_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~32_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~32_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[912]~1320_combout\);

-- Location: LCCOMB_X28_Y14_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[909]~1323\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[909]~1323_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~26_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[909]~1323_combout\);

-- Location: LCCOMB_X28_Y14_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[905]~1327\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[905]~1327_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~18_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~18_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[905]~1327_combout\);

-- Location: LCCOMB_X27_Y18_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[903]~1329\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[903]~1329_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~14_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~14_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[903]~1329_combout\);

-- Location: LCCOMB_X26_Y13_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[902]~1330\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[902]~1330_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~12_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~12_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[902]~1330_combout\);

-- Location: LCCOMB_X30_Y12_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[898]~1334\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[898]~1334_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~4_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~4_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[898]~1334_combout\);

-- Location: LCCOMB_X28_Y17_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[896]~1337\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[896]~1337_combout\ = (\NoTMR_instance|Add1~4_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Add1~4_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[896]~1337_combout\);

-- Location: LCCOMB_X26_Y13_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[956]~1340\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[956]~1340_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~56_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~56_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[956]~1340_combout\);

-- Location: LCCOMB_X24_Y13_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[953]~1343\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[953]~1343_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~50_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~50_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[953]~1343_combout\);

-- Location: LCCOMB_X23_Y13_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[952]~1344\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[952]~1344_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~48_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~48_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[952]~1344_combout\);

-- Location: LCCOMB_X26_Y17_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[951]~1345\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[951]~1345_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[951]~1345_combout\);

-- Location: LCCOMB_X26_Y14_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[949]~1347\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[949]~1347_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~42_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~42_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[949]~1347_combout\);

-- Location: LCCOMB_X26_Y13_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[945]~1351\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[945]~1351_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~34_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~34_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[945]~1351_combout\);

-- Location: LCCOMB_X27_Y17_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[944]~1352\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[944]~1352_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~32_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[944]~1352_combout\);

-- Location: LCCOMB_X26_Y15_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[943]~1353\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[943]~1353_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~30_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~30_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[943]~1353_combout\);

-- Location: LCCOMB_X27_Y17_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[941]~1355\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[941]~1355_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~26_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[941]~1355_combout\);

-- Location: LCCOMB_X26_Y16_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[940]~1356\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[940]~1356_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~24_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[940]~1356_combout\);

-- Location: LCCOMB_X28_Y16_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[939]~1357\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[939]~1357_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~22_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~22_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[939]~1357_combout\);

-- Location: LCCOMB_X28_Y14_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[938]~1358\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[938]~1358_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~20_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~20_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[938]~1358_combout\);

-- Location: LCCOMB_X29_Y16_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[934]~1362\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[934]~1362_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~12_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~12_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[934]~1362_combout\);

-- Location: LCCOMB_X27_Y17_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[931]~1365\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[931]~1365_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~6_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~6_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[931]~1365_combout\);

-- Location: LCCOMB_X31_Y16_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[930]~1366\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[930]~1366_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~4_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[930]~1366_combout\);

-- Location: LCCOMB_X27_Y17_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[929]~1368\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[929]~1368_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~2_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~2_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[929]~1368_combout\);

-- Location: LCCOMB_X26_Y12_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[928]~1369\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[928]~1369_combout\ = (\NoTMR_instance|Add1~2_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Add1~2_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[928]~1369_combout\);

-- Location: LCCOMB_X24_Y15_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[987]~1378\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[987]~1378_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~54_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~54_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[987]~1378_combout\);

-- Location: LCCOMB_X24_Y13_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[986]~1379\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[986]~1379_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~52_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~52_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[986]~1379_combout\);

-- Location: LCCOMB_X24_Y12_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[984]~1381\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[984]~1381_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~48_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~48_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[984]~1381_combout\);

-- Location: LCCOMB_X26_Y14_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[982]~1383\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[982]~1383_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~44_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~44_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[982]~1383_combout\);

-- Location: LCCOMB_X27_Y12_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[979]~1386\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[979]~1386_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~38_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~38_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[979]~1386_combout\);

-- Location: LCCOMB_X26_Y11_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[978]~1387\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[978]~1387_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~36_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[978]~1387_combout\);

-- Location: LCCOMB_X23_Y14_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[974]~1391\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[974]~1391_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~28_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~28_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[974]~1391_combout\);

-- Location: LCCOMB_X26_Y16_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[973]~1392\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[973]~1392_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~26_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[973]~1392_combout\);

-- Location: LCCOMB_X24_Y17_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[966]~1399\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[966]~1399_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~12_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[966]~1399_combout\);

-- Location: LCCOMB_X30_Y27_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[528]~838\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[528]~838_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mult0|auto_generated|op_1~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datac => \NoTMR_instance|Mult0|auto_generated|op_1~26_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[528]~838_combout\);

-- Location: LCCOMB_X31_Y27_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[527]~840\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[527]~840_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mult0|auto_generated|op_1~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \NoTMR_instance|Mult0|auto_generated|op_1~24_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[527]~840_combout\);

-- Location: LCCOMB_X31_Y27_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[526]~843\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[526]~843_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~28_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[526]~843_combout\);

-- Location: LCCOMB_X32_Y27_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[525]~844\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[525]~844_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mult0|auto_generated|op_1~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \NoTMR_instance|Mult0|auto_generated|op_1~20_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[525]~844_combout\);

-- Location: LCCOMB_X30_Y27_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[524]~846\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[524]~846_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mult0|auto_generated|op_1~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \NoTMR_instance|Mult0|auto_generated|op_1~18_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[524]~846_combout\);

-- Location: LCCOMB_X32_Y27_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[523]~849\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[523]~849_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~22_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[523]~849_combout\);

-- Location: LCCOMB_X29_Y27_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[522]~850\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[522]~850_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mult0|auto_generated|op_1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \NoTMR_instance|Mult0|auto_generated|op_1~14_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[522]~850_combout\);

-- Location: LCCOMB_X32_Y27_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[521]~852\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[521]~852_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mult0|auto_generated|op_1~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datac => \NoTMR_instance|Mult0|auto_generated|op_1~12_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[521]~852_combout\);

-- Location: LCCOMB_X32_Y28_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[520]~855\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[520]~855_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~16_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[520]~855_combout\);

-- Location: LCCOMB_X32_Y28_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[519]~857\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[519]~857_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~14_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[519]~857_combout\);

-- Location: LCCOMB_X30_Y28_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[518]~859\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[518]~859_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~12_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[518]~859_combout\);

-- Location: LCCOMB_X31_Y24_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[517]~861\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[517]~861_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~10_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[517]~861_combout\);

-- Location: LCCOMB_X31_Y24_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[516]~862\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[516]~862_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mult0|auto_generated|op_1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \NoTMR_instance|Mult0|auto_generated|op_1~2_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[516]~862_combout\);

-- Location: LCCOMB_X31_Y28_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[515]~864\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[515]~864_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mult0|auto_generated|op_1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \NoTMR_instance|Mult0|auto_generated|op_1~0_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[515]~864_combout\);

-- Location: LCCOMB_X32_Y28_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[514]~866\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[514]~866_combout\ = (\NoTMR_instance|Mult0|auto_generated|w473w\(17) & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mult0|auto_generated|w473w\(17),
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[514]~866_combout\);

-- Location: LCCOMB_X31_Y28_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[513]~868\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[513]~868_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mult0|auto_generated|w473w\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datac => \NoTMR_instance|Mult0|auto_generated|w473w\(16),
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[513]~868_combout\);

-- Location: LCCOMB_X30_Y28_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[512]~871\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[512]~871_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~0_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~0_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[512]~871_combout\);

-- Location: LCCOMB_X30_Y27_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[560]~873\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[560]~873_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~32_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~32_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[560]~873_combout\);

-- Location: LCCOMB_X31_Y25_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[557]~876\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[557]~876_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~26_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[557]~876_combout\);

-- Location: LCCOMB_X31_Y25_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[556]~877\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[556]~877_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~24_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~24_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[556]~877_combout\);

-- Location: LCCOMB_X29_Y25_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[553]~880\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[553]~880_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~18_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[553]~880_combout\);

-- Location: LCCOMB_X30_Y28_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[552]~881\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[552]~881_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~16_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[552]~881_combout\);

-- Location: LCCOMB_X30_Y26_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[549]~884\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[549]~884_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~10_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[549]~884_combout\);

-- Location: LCCOMB_X29_Y26_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[548]~885\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[548]~885_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~8_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[548]~885_combout\);

-- Location: LCCOMB_X30_Y26_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[544]~889\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[544]~889_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mult0|auto_generated|w473w\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \NoTMR_instance|Mult0|auto_generated|w473w\(14),
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[544]~889_combout\);

-- Location: LCCOMB_X32_Y25_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[593]~892\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[593]~892_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~34_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~34_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[593]~892_combout\);

-- Location: LCCOMB_X31_Y25_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[591]~894\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[591]~894_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~30_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~30_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[591]~894_combout\);

-- Location: LCCOMB_X31_Y25_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[590]~895\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[590]~895_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~28_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~28_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[590]~895_combout\);

-- Location: LCCOMB_X29_Y25_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[589]~896\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[589]~896_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~26_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[589]~896_combout\);

-- Location: LCCOMB_X32_Y27_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[587]~898\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[587]~898_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~22_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[587]~898_combout\);

-- Location: LCCOMB_X30_Y25_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[586]~899\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[586]~899_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~20_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[586]~899_combout\);

-- Location: LCCOMB_X31_Y26_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[583]~902\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[583]~902_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~14_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~14_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[583]~902_combout\);

-- Location: LCCOMB_X31_Y26_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[580]~905\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[580]~905_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~8_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[580]~905_combout\);

-- Location: LCCOMB_X31_Y26_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[578]~907\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[578]~907_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~4_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~4_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[578]~907_combout\);

-- Location: LCCOMB_X31_Y26_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[577]~908\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[577]~908_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~2_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[577]~908_combout\);

-- Location: LCCOMB_X32_Y26_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[576]~909\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[576]~909_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mult0|auto_generated|w473w\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \NoTMR_instance|Mult0|auto_generated|w473w\(13),
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[576]~909_combout\);

-- Location: LCCOMB_X28_Y25_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[627]~911\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[627]~911_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~38_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~38_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[627]~911_combout\);

-- Location: LCCOMB_X32_Y25_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[626]~912\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[626]~912_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~36_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[626]~912_combout\);

-- Location: LCCOMB_X32_Y25_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[625]~913\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[625]~913_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~34_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~34_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[625]~913_combout\);

-- Location: LCCOMB_X32_Y27_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[620]~918\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[620]~918_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~24_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[620]~918_combout\);

-- Location: LCCOMB_X29_Y25_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[619]~919\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[619]~919_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~22_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~22_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[619]~919_combout\);

-- Location: LCCOMB_X32_Y26_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[612]~926\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[612]~926_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~8_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[612]~926_combout\);

-- Location: LCCOMB_X28_Y26_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[611]~927\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[611]~927_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~6_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~6_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[611]~927_combout\);

-- Location: LCCOMB_X31_Y26_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[608]~931\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[608]~931_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~0_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~0_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[608]~931_combout\);

-- Location: LCCOMB_X28_Y25_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[660]~932\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[660]~932_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~40_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~40_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[660]~932_combout\);

-- Location: LCCOMB_X27_Y25_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[659]~933\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[659]~933_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~38_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[659]~933_combout\);

-- Location: LCCOMB_X27_Y25_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[657]~935\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[657]~935_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~34_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~34_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[657]~935_combout\);

-- Location: LCCOMB_X27_Y25_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[654]~938\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[654]~938_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~28_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[654]~938_combout\);

-- Location: LCCOMB_X27_Y26_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[650]~942\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[650]~942_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~20_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~20_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[650]~942_combout\);

-- Location: LCCOMB_X29_Y26_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[649]~943\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[649]~943_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~18_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[649]~943_combout\);

-- Location: LCCOMB_X26_Y26_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[648]~944\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[648]~944_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~16_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[648]~944_combout\);

-- Location: LCCOMB_X28_Y26_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[647]~945\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[647]~945_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~14_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[647]~945_combout\);

-- Location: LCCOMB_X27_Y27_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[643]~949\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[643]~949_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~6_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[643]~949_combout\);

-- Location: LCCOMB_X26_Y26_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[642]~950\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[642]~950_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~4_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[642]~950_combout\);

-- Location: LCCOMB_X27_Y26_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[640]~953\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[640]~953_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~0_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~0_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[640]~953_combout\);

-- Location: LCCOMB_X26_Y25_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[691]~956\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[691]~956_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~38_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[691]~956_combout\);

-- Location: LCCOMB_X23_Y26_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[687]~960\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[687]~960_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~30_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~30_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[687]~960_combout\);

-- Location: LCCOMB_X23_Y27_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[686]~961\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[686]~961_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~28_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[686]~961_combout\);

-- Location: LCCOMB_X26_Y25_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[683]~964\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[683]~964_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~22_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[683]~964_combout\);

-- Location: LCCOMB_X26_Y27_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[682]~965\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[682]~965_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~20_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[682]~965_combout\);

-- Location: LCCOMB_X26_Y27_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[681]~966\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[681]~966_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~18_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[681]~966_combout\);

-- Location: LCCOMB_X27_Y26_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[679]~968\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[679]~968_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~14_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[679]~968_combout\);

-- Location: LCCOMB_X26_Y27_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[678]~969\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[678]~969_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~12_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~12_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[678]~969_combout\);

-- Location: LCCOMB_X27_Y27_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[676]~971\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[676]~971_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~8_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[676]~971_combout\);

-- Location: LCCOMB_X23_Y26_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[675]~972\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[675]~972_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~6_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[675]~972_combout\);

-- Location: LCCOMB_X27_Y27_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[673]~974\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[673]~974_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~2_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[673]~974_combout\);

-- Location: LCCOMB_X26_Y26_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[672]~976\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[672]~976_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~0_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[672]~976_combout\);

-- Location: LCCOMB_X23_Y24_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[726]~977\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[726]~977_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~44_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[726]~977_combout\);

-- Location: LCCOMB_X24_Y26_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[725]~978\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[725]~978_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~42_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[725]~978_combout\);

-- Location: LCCOMB_X24_Y23_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[724]~979\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[724]~979_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~40_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[724]~979_combout\);

-- Location: LCCOMB_X24_Y24_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[723]~980\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[723]~980_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~38_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[723]~980_combout\);

-- Location: LCCOMB_X23_Y26_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[722]~981\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[722]~981_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~36_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~36_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[722]~981_combout\);

-- Location: LCCOMB_X24_Y26_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[721]~982\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[721]~982_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~34_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[721]~982_combout\);

-- Location: LCCOMB_X23_Y27_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[719]~984\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[719]~984_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~30_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~30_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[719]~984_combout\);

-- Location: LCCOMB_X24_Y24_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[718]~985\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[718]~985_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~28_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[718]~985_combout\);

-- Location: LCCOMB_X23_Y26_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[713]~990\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[713]~990_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~18_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[713]~990_combout\);

-- Location: LCCOMB_X24_Y25_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[707]~996\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[707]~996_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~6_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[707]~996_combout\);

-- Location: LCCOMB_X23_Y27_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[704]~1000\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[704]~1000_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~0_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~0_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[704]~1000_combout\);

-- Location: LCCOMB_X21_Y24_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[756]~1004\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[756]~1004_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~40_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~40_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[756]~1004_combout\);

-- Location: LCCOMB_X21_Y24_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[755]~1005\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[755]~1005_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~38_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[755]~1005_combout\);

-- Location: LCCOMB_X24_Y23_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[754]~1006\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[754]~1006_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~36_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~36_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[754]~1006_combout\);

-- Location: LCCOMB_X22_Y26_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[753]~1007\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[753]~1007_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~34_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~34_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[753]~1007_combout\);

-- Location: LCCOMB_X24_Y24_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[748]~1012\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[748]~1012_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~24_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~24_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[748]~1012_combout\);

-- Location: LCCOMB_X21_Y25_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[745]~1015\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[745]~1015_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~18_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[745]~1015_combout\);

-- Location: LCCOMB_X23_Y25_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[744]~1016\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[744]~1016_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~16_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[744]~1016_combout\);

-- Location: LCCOMB_X23_Y26_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[741]~1019\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[741]~1019_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~10_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[741]~1019_combout\);

-- Location: LCCOMB_X20_Y25_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[737]~1023\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[737]~1023_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~2_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~2_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[737]~1023_combout\);

-- Location: LCCOMB_X22_Y26_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[736]~1024\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[736]~1024_combout\ = (\NoTMR_instance|Mult0|auto_generated|w473w\(8) & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mult0|auto_generated|w473w\(8),
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[736]~1024_combout\);

-- Location: LCCOMB_X21_Y24_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[788]~1030\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[788]~1030_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~40_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~40_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[788]~1030_combout\);

-- Location: LCCOMB_X21_Y24_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[787]~1031\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[787]~1031_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~38_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~38_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[787]~1031_combout\);

-- Location: LCCOMB_X23_Y23_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[784]~1034\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[784]~1034_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~32_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[784]~1034_combout\);

-- Location: LCCOMB_X23_Y23_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[781]~1037\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[781]~1037_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~26_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[781]~1037_combout\);

-- Location: LCCOMB_X21_Y25_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[780]~1038\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[780]~1038_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~24_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[780]~1038_combout\);

-- Location: LCCOMB_X21_Y25_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[778]~1040\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[778]~1040_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~20_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[778]~1040_combout\);

-- Location: LCCOMB_X21_Y23_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[775]~1043\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[775]~1043_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~14_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~14_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[775]~1043_combout\);

-- Location: LCCOMB_X21_Y23_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[774]~1044\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[774]~1044_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~12_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~12_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[774]~1044_combout\);

-- Location: LCCOMB_X22_Y26_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[771]~1047\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[771]~1047_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~6_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[771]~1047_combout\);

-- Location: LCCOMB_X21_Y25_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[770]~1048\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[770]~1048_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~4_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[770]~1048_combout\);

-- Location: LCCOMB_X23_Y23_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[769]~1049\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[769]~1049_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~2_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[769]~1049_combout\);

-- Location: LCCOMB_X21_Y23_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[768]~1050\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[768]~1050_combout\ = (\NoTMR_instance|Mult0|auto_generated|w473w\(7) & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mult0|auto_generated|w473w\(7),
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[768]~1050_combout\);

-- Location: LCCOMB_X19_Y22_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[824]~1053\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[824]~1053_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[824]~1053_combout\);

-- Location: LCCOMB_X19_Y22_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[821]~1056\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[821]~1056_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~42_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[821]~1056_combout\);

-- Location: LCCOMB_X21_Y22_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[819]~1058\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[819]~1058_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~38_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~38_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[819]~1058_combout\);

-- Location: LCCOMB_X20_Y22_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[818]~1059\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[818]~1059_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~36_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[818]~1059_combout\);

-- Location: LCCOMB_X20_Y24_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[817]~1060\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[817]~1060_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~34_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~34_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[817]~1060_combout\);

-- Location: LCCOMB_X23_Y23_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[812]~1065\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[812]~1065_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~24_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[812]~1065_combout\);

-- Location: LCCOMB_X21_Y23_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[811]~1066\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[811]~1066_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~22_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[811]~1066_combout\);

-- Location: LCCOMB_X21_Y23_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[805]~1072\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[805]~1072_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~10_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[805]~1072_combout\);

-- Location: LCCOMB_X22_Y23_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[804]~1073\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[804]~1073_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~8_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~8_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[804]~1073_combout\);

-- Location: LCCOMB_X21_Y23_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[802]~1075\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[802]~1075_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~4_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[802]~1075_combout\);

-- Location: LCCOMB_X19_Y23_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[801]~1076\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[801]~1076_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~2_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[801]~1076_combout\);

-- Location: LCCOMB_X21_Y23_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[800]~1078\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[800]~1078_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~0_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[800]~1078_combout\);

-- Location: LCCOMB_X23_Y20_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[858]~1079\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[858]~1079_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~52_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[858]~1079_combout\);

-- Location: LCCOMB_X23_Y22_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[856]~1081\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[856]~1081_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[856]~1081_combout\);

-- Location: LCCOMB_X21_Y20_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[855]~1082\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[855]~1082_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~46_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~46_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[855]~1082_combout\);

-- Location: LCCOMB_X21_Y19_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[854]~1083\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[854]~1083_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~44_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~44_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[854]~1083_combout\);

-- Location: LCCOMB_X24_Y22_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[851]~1086\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[851]~1086_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~38_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~38_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[851]~1086_combout\);

-- Location: LCCOMB_X23_Y21_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[849]~1088\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[849]~1088_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~34_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[849]~1088_combout\);

-- Location: LCCOMB_X21_Y20_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[847]~1090\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[847]~1090_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~30_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[847]~1090_combout\);

-- Location: LCCOMB_X21_Y21_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[842]~1095\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[842]~1095_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~20_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[842]~1095_combout\);

-- Location: LCCOMB_X20_Y21_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[839]~1098\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[839]~1098_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~14_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[839]~1098_combout\);

-- Location: LCCOMB_X23_Y20_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[838]~1099\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[838]~1099_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~12_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~12_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[838]~1099_combout\);

-- Location: LCCOMB_X20_Y21_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[836]~1101\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[836]~1101_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~8_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[836]~1101_combout\);

-- Location: LCCOMB_X21_Y21_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[835]~1102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[835]~1102_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~6_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[835]~1102_combout\);

-- Location: LCCOMB_X26_Y24_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[832]~1106\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[832]~1106_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~0_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~0_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[832]~1106_combout\);

-- Location: LCCOMB_X23_Y21_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[890]~1108\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[890]~1108_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~52_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~52_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[890]~1108_combout\);

-- Location: LCCOMB_X24_Y22_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[889]~1109\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[889]~1109_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~50_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[889]~1109_combout\);

-- Location: LCCOMB_X22_Y20_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[886]~1112\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[886]~1112_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~44_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[886]~1112_combout\);

-- Location: LCCOMB_X23_Y20_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[885]~1113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[885]~1113_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~42_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[885]~1113_combout\);

-- Location: LCCOMB_X23_Y21_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[882]~1116\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[882]~1116_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~36_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[882]~1116_combout\);

-- Location: LCCOMB_X23_Y20_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[881]~1117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[881]~1117_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~34_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[881]~1117_combout\);

-- Location: LCCOMB_X23_Y19_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[876]~1122\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[876]~1122_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~24_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[876]~1122_combout\);

-- Location: LCCOMB_X26_Y19_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[866]~1132\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[866]~1132_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~4_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[866]~1132_combout\);

-- Location: LCCOMB_X23_Y21_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[865]~1133\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[865]~1133_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~2_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~2_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[865]~1133_combout\);

-- Location: LCCOMB_X26_Y22_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[864]~1134\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[864]~1134_combout\ = (\NoTMR_instance|Mult0|auto_generated|w473w\(4) & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|w473w\(4),
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[864]~1134_combout\);

-- Location: LCCOMB_X24_Y20_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[924]~1136\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[924]~1136_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~56_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~56_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[924]~1136_combout\);

-- Location: LCCOMB_X24_Y22_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[922]~1138\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[922]~1138_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~52_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[922]~1138_combout\);

-- Location: LCCOMB_X24_Y23_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[919]~1141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[919]~1141_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~46_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[919]~1141_combout\);

-- Location: LCCOMB_X28_Y21_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[916]~1144\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[916]~1144_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~40_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~40_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[916]~1144_combout\);

-- Location: LCCOMB_X26_Y20_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[914]~1146\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[914]~1146_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~36_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~36_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[914]~1146_combout\);

-- Location: LCCOMB_X21_Y20_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[913]~1147\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[913]~1147_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~34_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[913]~1147_combout\);

-- Location: LCCOMB_X23_Y20_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[912]~1148\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[912]~1148_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~32_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[912]~1148_combout\);

-- Location: LCCOMB_X26_Y21_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[909]~1151\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[909]~1151_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~26_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[909]~1151_combout\);

-- Location: LCCOMB_X26_Y21_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[908]~1152\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[908]~1152_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~24_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[908]~1152_combout\);

-- Location: LCCOMB_X26_Y21_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[906]~1154\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[906]~1154_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~20_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[906]~1154_combout\);

-- Location: LCCOMB_X22_Y21_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[905]~1155\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[905]~1155_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~18_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~18_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[905]~1155_combout\);

-- Location: LCCOMB_X23_Y21_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[904]~1156\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[904]~1156_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~16_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~16_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[904]~1156_combout\);

-- Location: LCCOMB_X26_Y21_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[900]~1160\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[900]~1160_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~8_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[900]~1160_combout\);

-- Location: LCCOMB_X26_Y21_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[898]~1162\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[898]~1162_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~4_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[898]~1162_combout\);

-- Location: LCCOMB_X26_Y22_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[896]~1164\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[896]~1164_combout\ = (\NoTMR_instance|Mult0|auto_generated|w473w\(3) & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mult0|auto_generated|w473w\(3),
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[896]~1164_combout\);

-- Location: LCCOMB_X28_Y20_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[957]~1166\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[957]~1166_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~58_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~58_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[957]~1166_combout\);

-- Location: LCCOMB_X27_Y22_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[951]~1172\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[951]~1172_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~46_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~46_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[951]~1172_combout\);

-- Location: LCCOMB_X27_Y22_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[950]~1173\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[950]~1173_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~44_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~44_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[950]~1173_combout\);

-- Location: LCCOMB_X28_Y20_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[949]~1174\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[949]~1174_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~42_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[949]~1174_combout\);

-- Location: LCCOMB_X27_Y22_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[945]~1178\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[945]~1178_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~34_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~34_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[945]~1178_combout\);

-- Location: LCCOMB_X28_Y20_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[944]~1179\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[944]~1179_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~32_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[944]~1179_combout\);

-- Location: LCCOMB_X26_Y23_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[942]~1181\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[942]~1181_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~28_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[942]~1181_combout\);

-- Location: LCCOMB_X27_Y23_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[941]~1182\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[941]~1182_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~26_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[941]~1182_combout\);

-- Location: LCCOMB_X27_Y23_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[939]~1184\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[939]~1184_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~22_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[939]~1184_combout\);

-- Location: LCCOMB_X27_Y23_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[938]~1185\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[938]~1185_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~20_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[938]~1185_combout\);

-- Location: LCCOMB_X29_Y23_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[935]~1188\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[935]~1188_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~14_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[935]~1188_combout\);

-- Location: LCCOMB_X27_Y22_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[934]~1189\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[934]~1189_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~12_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[934]~1189_combout\);

-- Location: LCCOMB_X27_Y19_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[929]~1194\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[929]~1194_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~2_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[929]~1194_combout\);

-- Location: LCCOMB_X29_Y22_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[928]~1195\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[928]~1195_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mult0|auto_generated|w473w\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mult0|auto_generated|w473w\(2),
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[928]~1195_combout\);

-- Location: LCCOMB_X29_Y23_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[960]~1197\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[960]~1197_combout\ = (\NoTMR_instance|Mult0|auto_generated|w473w\(1) & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mult0|auto_generated|w473w\(1),
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[960]~1197_combout\);

-- Location: LCCOMB_X29_Y20_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[990]~1199\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[990]~1199_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~60_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[990]~1199_combout\);

-- Location: LCCOMB_X29_Y22_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[985]~1204\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[985]~1204_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~50_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[985]~1204_combout\);

-- Location: LCCOMB_X29_Y21_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[978]~1211\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[978]~1211_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~36_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[978]~1211_combout\);

-- Location: LCCOMB_X31_Y23_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[970]~1219\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[970]~1219_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~20_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[970]~1219_combout\);

-- Location: LCCOMB_X29_Y23_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[967]~1222\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[967]~1222_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~14_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[967]~1222_combout\);

-- Location: LCCOMB_X29_Y22_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[965]~1224\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[965]~1224_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~10_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[965]~1224_combout\);

-- Location: LCCOMB_X29_Y23_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[963]~1226\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[963]~1226_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~6_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~6_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[963]~1226_combout\);

-- Location: LCCOMB_X24_Y15_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1021]~1409\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1021]~1409_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[988]~1377_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[988]~1833_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~58_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[988]~1377_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[988]~1833_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1021]~1409_combout\);

-- Location: LCCOMB_X24_Y13_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1019]~1411\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1019]~1411_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[986]~1835_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[986]~1379_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[986]~1835_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[986]~1379_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1019]~1411_combout\);

-- Location: LCCOMB_X26_Y14_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1015]~1415\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1015]~1415_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[982]~1839_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[982]~1383_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[982]~1839_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[982]~1383_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~46_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1015]~1415_combout\);

-- Location: LCCOMB_X27_Y12_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1012]~1418\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1012]~1418_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[979]~1386_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[979]~1842_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[979]~1386_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~40_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[979]~1842_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1012]~1418_combout\);

-- Location: LCCOMB_X29_Y15_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1010]~1420\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1010]~1420_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[977]~1388_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[977]~1844_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[977]~1388_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[977]~1844_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~36_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1010]~1420_combout\);

-- Location: LCCOMB_X23_Y14_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1007]~1423\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1007]~1423_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[974]~1391_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[974]~1847_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[974]~1391_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[974]~1847_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~30_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1007]~1423_combout\);

-- Location: LCCOMB_X31_Y14_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1000]~1430\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1000]~1430_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[967]~1854_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[967]~1398_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[967]~1854_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[967]~1398_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~16_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1000]~1430_combout\);

-- Location: LCCOMB_X24_Y17_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[998]~1432\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[998]~1432_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[965]~1856_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[965]~1400_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[965]~1856_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~12_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[965]~1400_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[998]~1432_combout\);

-- Location: LCCOMB_X33_Y24_N0
\NoTMR_instance|CRC24~91\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~91_combout\ = \NoTMR_instance|CRC24~16_combout\ $ (((\NoTMR_instance|error_bit_seed\(2) & (\NoTMR_instance|process_3~10_combout\ & \NoTMR_instance|error_bit_seed\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(2),
	datab => \NoTMR_instance|process_3~10_combout\,
	datac => \NoTMR_instance|error_bit_seed\(1),
	datad => \NoTMR_instance|CRC24~16_combout\,
	combout => \NoTMR_instance|CRC24~91_combout\);

-- Location: LCCOMB_X33_Y22_N6
\NoTMR_instance|CRC24~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~92_combout\ = \GTMR_instance|internal_data\(9) $ (\GTMR_instance|internal_data\(23) $ (\NoTMR_instance|CRC24~29_combout\ $ (\GTMR_instance|internal_data\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(9),
	datab => \GTMR_instance|internal_data\(23),
	datac => \NoTMR_instance|CRC24~29_combout\,
	datad => \GTMR_instance|internal_data\(7),
	combout => \NoTMR_instance|CRC24~92_combout\);

-- Location: LCCOMB_X35_Y22_N0
\NoTMR_instance|CRC24~93\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~93_combout\ = \NoTMR_instance|CRC24~31_combout\ $ (((\NoTMR_instance|error_bit_seed\(1) & (\NoTMR_instance|process_3~10_combout\ & !\NoTMR_instance|error_bit_seed\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(1),
	datab => \NoTMR_instance|process_3~10_combout\,
	datac => \NoTMR_instance|CRC24~31_combout\,
	datad => \NoTMR_instance|error_bit_seed\(2),
	combout => \NoTMR_instance|CRC24~93_combout\);

-- Location: LCCOMB_X33_Y24_N4
\NoTMR_instance|CRC24~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~94_combout\ = \NoTMR_instance|CRC24~55_combout\ $ (((\NoTMR_instance|error_bit_seed\(2) & (\NoTMR_instance|process_3~17_combout\ & \NoTMR_instance|error_bit_seed\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(2),
	datab => \NoTMR_instance|process_3~17_combout\,
	datac => \NoTMR_instance|error_bit_seed\(1),
	datad => \NoTMR_instance|CRC24~55_combout\,
	combout => \NoTMR_instance|CRC24~94_combout\);

-- Location: LCCOMB_X32_Y24_N0
\NoTMR_instance|CRC24~95\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~95_combout\ = \NoTMR_instance|CRC24~89_combout\ $ (((\NoTMR_instance|process_3~18_combout\ & (\NoTMR_instance|error_bit_seed\(3) & !\NoTMR_instance|error_bit_seed\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|process_3~18_combout\,
	datab => \NoTMR_instance|error_bit_seed\(3),
	datac => \NoTMR_instance|error_bit_seed\(2),
	datad => \NoTMR_instance|CRC24~89_combout\,
	combout => \NoTMR_instance|CRC24~95_combout\);

-- Location: LCCOMB_X33_Y24_N30
\NoTMR_instance|CRC24~96\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~96_combout\ = \NoTMR_instance|CRC24~90_combout\ $ (((!\NoTMR_instance|error_bit_seed\(2) & (\NoTMR_instance|process_3~10_combout\ & !\NoTMR_instance|error_bit_seed\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(2),
	datab => \NoTMR_instance|process_3~10_combout\,
	datac => \NoTMR_instance|error_bit_seed\(1),
	datad => \NoTMR_instance|CRC24~90_combout\,
	combout => \NoTMR_instance|CRC24~96_combout\);

-- Location: LCCOMB_X19_Y12_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[226]~1445\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[226]~1445_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[193]~884_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[193]~884_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~2_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[226]~1445_combout\);

-- Location: LCCOMB_X19_Y12_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[259]~1451\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[259]~1451_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[226]~1445_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~4_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[226]~1445_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[259]~1451_combout\);

-- Location: LCCOMB_X19_Y12_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[292]~1458\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[292]~1458_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[259]~1451_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~6_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~6_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[259]~1451_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[292]~1458_combout\);

-- Location: LCCOMB_X17_Y12_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[359]~1474\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[359]~1474_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[326]~1465_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~12_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[326]~1465_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[359]~1474_combout\);

-- Location: LCCOMB_X16_Y14_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[356]~1477\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[356]~1477_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[323]~1468_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~6_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[323]~1468_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[356]~1477_combout\);

-- Location: LCCOMB_X17_Y12_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[392]~1484\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[392]~1484_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[359]~1474_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~14_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[359]~1474_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~14_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[392]~1484_combout\);

-- Location: LCCOMB_X14_Y10_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[390]~1486\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[390]~1486_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[357]~1476_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[357]~1476_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~10_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[390]~1486_combout\);

-- Location: LCCOMB_X16_Y14_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[389]~1487\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[389]~1487_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[356]~1477_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~8_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~8_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[356]~1477_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[389]~1487_combout\);

-- Location: LCCOMB_X16_Y14_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[422]~1498\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[422]~1498_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[389]~1487_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[389]~1487_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~10_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[422]~1498_combout\);

-- Location: LCCOMB_X19_Y12_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[490]~1521\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[490]~1521_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[457]~1508_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~18_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~18_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[457]~1508_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[490]~1521_combout\);

-- Location: LCCOMB_X19_Y11_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[486]~1525\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[486]~1525_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[453]~1512_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~10_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~10_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[453]~1512_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[486]~1525_combout\);

-- Location: LCCOMB_X15_Y10_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[482]~1529\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[482]~1529_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[449]~992_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~2_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~2_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[449]~992_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[482]~1529_combout\);

-- Location: LCCOMB_X15_Y10_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[526]~1532\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[526]~1532_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[493]~1518_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[493]~1518_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~26_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[526]~1532_combout\);

-- Location: LCCOMB_X16_Y14_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[521]~1537\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[521]~1537_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[488]~1523_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[488]~1523_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~16_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[521]~1537_combout\);

-- Location: LCCOMB_X20_Y11_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[519]~1539\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[519]~1539_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[486]~1525_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~12_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[486]~1525_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~12_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[519]~1539_combout\);

-- Location: LCCOMB_X21_Y10_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[559]~1547\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[559]~1547_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[526]~1532_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~28_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~28_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[526]~1532_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[559]~1547_combout\);

-- Location: LCCOMB_X16_Y14_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[554]~1552\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[554]~1552_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[521]~1537_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[521]~1537_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~18_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[554]~1552_combout\);

-- Location: LCCOMB_X29_Y10_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[592]~1563\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[592]~1563_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[559]~1547_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~30_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~30_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[559]~1547_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[592]~1563_combout\);

-- Location: LCCOMB_X23_Y13_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[589]~1566\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[589]~1566_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[556]~1550_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~24_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[556]~1550_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[589]~1566_combout\);

-- Location: LCCOMB_X29_Y10_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[625]~1580\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[625]~1580_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[592]~1563_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~32_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~32_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[592]~1563_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[625]~1580_combout\);

-- Location: LCCOMB_X28_Y15_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[653]~1603\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[653]~1603_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[620]~1585_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[620]~1585_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~24_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[653]~1603_combout\);

-- Location: LCCOMB_X26_Y16_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[643]~1613\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[643]~1613_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[610]~1595_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[610]~1595_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~4_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[643]~1613_combout\);

-- Location: LCCOMB_X28_Y15_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[686]~1622\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[686]~1622_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[653]~1603_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[653]~1603_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~26_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[686]~1622_combout\);

-- Location: LCCOMB_X26_Y12_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[683]~1625\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[683]~1625_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[650]~1606_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~20_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~20_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[650]~1606_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[683]~1625_combout\);

-- Location: LCCOMB_X26_Y16_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[676]~1632\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[676]~1632_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[643]~1613_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[643]~1613_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~6_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[676]~1632_combout\);

-- Location: LCCOMB_X28_Y10_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[725]~1636\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[725]~1636_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[692]~1616_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~40_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~40_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[692]~1616_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[725]~1636_combout\);

-- Location: LCCOMB_X23_Y12_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[723]~1638\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[723]~1638_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[690]~1618_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~36_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~36_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[690]~1618_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[723]~1638_combout\);

-- Location: LCCOMB_X28_Y15_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[719]~1642\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[719]~1642_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[686]~1622_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[686]~1622_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~28_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[719]~1642_combout\);

-- Location: LCCOMB_X26_Y12_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[716]~1645\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[716]~1645_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[683]~1625_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~22_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~22_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[683]~1625_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[716]~1645_combout\);

-- Location: LCCOMB_X26_Y16_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[709]~1652\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[709]~1652_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[676]~1632_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~8_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[676]~1632_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[709]~1652_combout\);

-- Location: LCCOMB_X29_Y12_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[706]~1655\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[706]~1655_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[673]~1139_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~2_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[673]~1139_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[706]~1655_combout\);

-- Location: LCCOMB_X30_Y10_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[758]~1657\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[758]~1657_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[725]~1636_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[725]~1636_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~42_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[758]~1657_combout\);

-- Location: LCCOMB_X28_Y15_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[752]~1663\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[752]~1663_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[719]~1642_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~30_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[719]~1642_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[752]~1663_combout\);

-- Location: LCCOMB_X26_Y11_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[747]~1668\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[747]~1668_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[714]~1647_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~20_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~20_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[714]~1647_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[747]~1668_combout\);

-- Location: LCCOMB_X29_Y15_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[746]~1669\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[746]~1669_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[713]~1648_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[713]~1648_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~18_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[746]~1669_combout\);

-- Location: LCCOMB_X24_Y14_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[744]~1671\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[744]~1671_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[711]~1650_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~14_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[711]~1650_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~14_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[744]~1671_combout\);

-- Location: LCCOMB_X29_Y12_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[739]~1676\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[739]~1676_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[706]~1655_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[706]~1655_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~4_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[739]~1676_combout\);

-- Location: LCCOMB_X29_Y10_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[790]~1680\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[790]~1680_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[757]~1658_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[757]~1658_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~42_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[790]~1680_combout\);

-- Location: LCCOMB_X31_Y13_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[789]~1681\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[789]~1681_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[756]~1659_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~40_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~40_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[756]~1659_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[789]~1681_combout\);

-- Location: LCCOMB_X23_Y13_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[787]~1683\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[787]~1683_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[754]~1661_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~36_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~36_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[754]~1661_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[787]~1683_combout\);

-- Location: LCCOMB_X28_Y15_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[785]~1685\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[785]~1685_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[752]~1663_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~32_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~32_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[752]~1663_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[785]~1685_combout\);

-- Location: LCCOMB_X27_Y12_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[781]~1689\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[781]~1689_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[748]~1667_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[748]~1667_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~24_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[781]~1689_combout\);

-- Location: LCCOMB_X26_Y15_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[778]~1692\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[778]~1692_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[745]~1670_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[745]~1670_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~18_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[778]~1692_combout\);

-- Location: LCCOMB_X29_Y12_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[772]~1698\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[772]~1698_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[739]~1676_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~6_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~6_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[739]~1676_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[772]~1698_combout\);

-- Location: LCCOMB_X29_Y10_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[823]~1703\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[823]~1703_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[790]~1680_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[790]~1680_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~44_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[823]~1703_combout\);

-- Location: LCCOMB_X31_Y13_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[822]~1704\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[822]~1704_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[789]~1681_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[789]~1681_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~42_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[822]~1704_combout\);

-- Location: LCCOMB_X23_Y13_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[820]~1706\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[820]~1706_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[787]~1683_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~38_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~38_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[787]~1683_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[820]~1706_combout\);

-- Location: LCCOMB_X24_Y12_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[819]~1707\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[819]~1707_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[786]~1684_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~36_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~36_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[786]~1684_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[819]~1707_combout\);

-- Location: LCCOMB_X28_Y15_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[818]~1708\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[818]~1708_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[785]~1685_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[785]~1685_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~34_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[818]~1708_combout\);

-- Location: LCCOMB_X27_Y12_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[814]~1712\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[814]~1712_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[781]~1689_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~26_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[781]~1689_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~26_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[814]~1712_combout\);

-- Location: LCCOMB_X29_Y15_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[812]~1714\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[812]~1714_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[779]~1691_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~22_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~22_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[779]~1691_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[812]~1714_combout\);

-- Location: LCCOMB_X29_Y12_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[805]~1721\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[805]~1721_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[772]~1698_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~8_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~8_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[772]~1698_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[805]~1721_combout\);

-- Location: LCCOMB_X29_Y16_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[804]~1722\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[804]~1722_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[771]~1699_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~6_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[771]~1699_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~6_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[804]~1722_combout\);

-- Location: LCCOMB_X30_Y15_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[856]~1727\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[856]~1727_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[823]~1703_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[823]~1703_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~46_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[856]~1727_combout\);

-- Location: LCCOMB_X23_Y13_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[853]~1730\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[853]~1730_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[820]~1706_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[820]~1706_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~40_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[853]~1730_combout\);

-- Location: LCCOMB_X28_Y15_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[851]~1732\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[851]~1732_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[818]~1708_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[818]~1708_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~36_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[851]~1732_combout\);

-- Location: LCCOMB_X27_Y12_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[847]~1736\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[847]~1736_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[814]~1712_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[814]~1712_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~28_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[847]~1736_combout\);

-- Location: LCCOMB_X26_Y11_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[846]~1737\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[846]~1737_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[813]~1713_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~26_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[813]~1713_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[846]~1737_combout\);

-- Location: LCCOMB_X29_Y15_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[845]~1738\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[845]~1738_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[812]~1714_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~24_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[812]~1714_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~24_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[845]~1738_combout\);

-- Location: LCCOMB_X23_Y14_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[842]~1741\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[842]~1741_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[809]~1717_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~18_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[809]~1717_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[842]~1741_combout\);

-- Location: LCCOMB_X29_Y12_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[838]~1745\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[838]~1745_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[805]~1721_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[805]~1721_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~10_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[838]~1745_combout\);

-- Location: LCCOMB_X29_Y16_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[837]~1746\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[837]~1746_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[804]~1722_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~8_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~8_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[804]~1722_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[837]~1746_combout\);

-- Location: LCCOMB_X31_Y16_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[836]~1747\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[836]~1747_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[803]~1723_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[803]~1723_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~6_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[836]~1747_combout\);

-- Location: LCCOMB_X28_Y12_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[882]~1759\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[882]~1759_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[849]~1734_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[849]~1734_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~34_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[882]~1759_combout\);

-- Location: LCCOMB_X26_Y11_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[879]~1762\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[879]~1762_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[846]~1737_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~28_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~28_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[846]~1737_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[879]~1762_combout\);

-- Location: LCCOMB_X29_Y12_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[871]~1770\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[871]~1770_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[838]~1745_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[838]~1745_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~12_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[871]~1770_combout\);

-- Location: LCCOMB_X31_Y10_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[867]~1774\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[867]~1774_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[834]~1749_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[834]~1749_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~4_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[867]~1774_combout\);

-- Location: LCCOMB_X30_Y15_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[866]~1775\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[866]~1775_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[833]~1274_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~2_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~2_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[833]~1274_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[866]~1775_combout\);

-- Location: LCCOMB_X31_Y13_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[921]~1779\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[921]~1779_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[888]~1753_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[888]~1753_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[921]~1779_combout\);

-- Location: LCCOMB_X28_Y12_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[915]~1785\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[915]~1785_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[882]~1759_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[882]~1759_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~36_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[915]~1785_combout\);

-- Location: LCCOMB_X26_Y12_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[914]~1786\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[914]~1786_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[881]~1760_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~34_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~34_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[881]~1760_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[914]~1786_combout\);

-- Location: LCCOMB_X29_Y12_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[904]~1796\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[904]~1796_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[871]~1770_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~14_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[871]~1770_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[904]~1796_combout\);

-- Location: LCCOMB_X31_Y10_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[900]~1800\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[900]~1800_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[867]~1774_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[867]~1774_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~6_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[900]~1800_combout\);

-- Location: LCCOMB_X30_Y15_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[899]~1801\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[899]~1801_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[866]~1775_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~4_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[866]~1775_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[899]~1801_combout\);

-- Location: LCCOMB_X28_Y13_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[957]~1803\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[957]~1803_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[924]~1776_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~56_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[924]~1776_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[957]~1803_combout\);

-- Location: LCCOMB_X30_Y15_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[955]~1805\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[955]~1805_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[922]~1778_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~52_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[922]~1778_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~52_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[955]~1805_combout\);

-- Location: LCCOMB_X31_Y13_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[954]~1806\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[954]~1806_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[921]~1779_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[921]~1779_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~50_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[954]~1806_combout\);

-- Location: LCCOMB_X28_Y12_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[948]~1812\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[948]~1812_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[915]~1785_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~38_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[915]~1785_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~38_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[948]~1812_combout\);

-- Location: LCCOMB_X26_Y12_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[947]~1813\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[947]~1813_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[914]~1786_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~36_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[914]~1786_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[947]~1813_combout\);

-- Location: LCCOMB_X29_Y16_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[936]~1824\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[936]~1824_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[903]~1797_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~14_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~14_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[903]~1797_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[936]~1824_combout\);

-- Location: LCCOMB_X31_Y16_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[935]~1825\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[935]~1825_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[902]~1798_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~12_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[902]~1798_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[935]~1825_combout\);

-- Location: LCCOMB_X30_Y15_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[932]~1828\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[932]~1828_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[899]~1801_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~6_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~6_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[899]~1801_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[932]~1828_combout\);

-- Location: LCCOMB_X28_Y13_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[990]~1831\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[990]~1831_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[957]~1803_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[957]~1803_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~58_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[990]~1831_combout\);

-- Location: LCCOMB_X30_Y15_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[988]~1833\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[988]~1833_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[955]~1805_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~54_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~54_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[955]~1805_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[988]~1833_combout\);

-- Location: LCCOMB_X28_Y12_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[981]~1840\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[981]~1840_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[948]~1812_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[948]~1812_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~40_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[981]~1840_combout\);

-- Location: LCCOMB_X26_Y12_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[980]~1841\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[980]~1841_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[947]~1813_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~38_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~38_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[947]~1813_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[980]~1841_combout\);

-- Location: LCCOMB_X29_Y15_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[977]~1844\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[977]~1844_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[944]~1816_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~32_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[944]~1816_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[977]~1844_combout\);

-- Location: LCCOMB_X26_Y15_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[976]~1845\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[976]~1845_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[943]~1817_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~30_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[943]~1817_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[976]~1845_combout\);

-- Location: LCCOMB_X29_Y16_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[969]~1852\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[969]~1852_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[936]~1824_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[936]~1824_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~16_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[969]~1852_combout\);

-- Location: LCCOMB_X31_Y16_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[968]~1853\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[968]~1853_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[935]~1825_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[935]~1825_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~14_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[968]~1853_combout\);

-- Location: LCCOMB_X31_Y14_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[967]~1854\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[967]~1854_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[934]~1826_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[934]~1826_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~12_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[967]~1854_combout\);

-- Location: LCCOMB_X24_Y17_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[965]~1856\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[965]~1856_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[932]~1828_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~8_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[932]~1828_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[965]~1856_combout\);

-- Location: LCCOMB_X26_Y13_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[964]~1857\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[964]~1857_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[931]~1829_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[931]~1829_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~6_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[964]~1857_combout\);

-- Location: LCCOMB_X30_Y25_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[594]~1260\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[594]~1260_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[561]~1559_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~34_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[561]~1559_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~34_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[594]~1260_combout\);

-- Location: LCCOMB_X29_Y27_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[588]~1266\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[588]~1266_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[555]~1565_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~22_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~22_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[555]~1565_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[588]~1266_combout\);

-- Location: LCCOMB_X29_Y27_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[585]~1269\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[585]~1269_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[552]~1568_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[552]~1568_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~16_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[585]~1269_combout\);

-- Location: LCCOMB_X29_Y27_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[581]~1273\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[581]~1273_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[548]~1572_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~8_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~8_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[548]~1572_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[581]~1273_combout\);

-- Location: LCCOMB_X29_Y26_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[579]~1275\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[579]~1275_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[546]~1574_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[546]~1574_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~4_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[579]~1275_combout\);

-- Location: LCCOMB_X29_Y25_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[622]~1282\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[622]~1282_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[589]~1265_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~26_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~26_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[589]~1265_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[622]~1282_combout\);

-- Location: LCCOMB_X29_Y25_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[621]~1283\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[621]~1283_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[588]~1266_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~24_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~24_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[588]~1266_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[621]~1283_combout\);

-- Location: LCCOMB_X29_Y26_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[618]~1286\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[618]~1286_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[585]~1269_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~18_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[585]~1269_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[618]~1286_combout\);

-- Location: LCCOMB_X27_Y27_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[614]~1290\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[614]~1290_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[581]~1273_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~10_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~10_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[581]~1273_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[614]~1290_combout\);

-- Location: LCCOMB_X30_Y26_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[613]~1291\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[613]~1291_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[580]~1274_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[580]~1274_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~8_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[613]~1291_combout\);

-- Location: LCCOMB_X29_Y25_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[655]~1300\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[655]~1300_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[622]~1282_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~28_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[622]~1282_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[655]~1300_combout\);

-- Location: LCCOMB_X29_Y25_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[652]~1303\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[652]~1303_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[619]~1285_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~22_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[619]~1285_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[652]~1303_combout\);

-- Location: LCCOMB_X28_Y25_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[651]~1304\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[651]~1304_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[618]~1286_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~20_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[618]~1286_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~20_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[651]~1304_combout\);

-- Location: LCCOMB_X28_Y26_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[644]~1311\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[644]~1311_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[611]~1293_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~6_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~6_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[611]~1293_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[644]~1311_combout\);

-- Location: LCCOMB_X27_Y25_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[692]~1315\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[692]~1315_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[659]~1296_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~38_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[659]~1296_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~38_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[692]~1315_combout\);

-- Location: LCCOMB_X24_Y25_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[688]~1319\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[688]~1319_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[655]~1300_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~30_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~30_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[655]~1300_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[688]~1319_combout\);

-- Location: LCCOMB_X27_Y25_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[684]~1323\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[684]~1323_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[651]~1304_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~22_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[651]~1304_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[684]~1323_combout\);

-- Location: LCCOMB_X27_Y26_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[674]~1333\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[674]~1333_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[641]~1578_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~2_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[641]~1578_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[674]~1333_combout\);

-- Location: LCCOMB_X24_Y24_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[717]~1343\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[717]~1343_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[684]~1323_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~24_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~24_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[684]~1323_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[717]~1343_combout\);

-- Location: LCCOMB_X27_Y26_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[716]~1344\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[716]~1344_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[683]~1324_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~22_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[683]~1324_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[716]~1344_combout\);

-- Location: LCCOMB_X24_Y25_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[709]~1351\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[709]~1351_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[676]~1331_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~8_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~8_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[676]~1331_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[709]~1351_combout\);

-- Location: LCCOMB_X23_Y26_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[708]~1352\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[708]~1352_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[675]~1332_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~6_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~6_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[675]~1332_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[708]~1352_combout\);

-- Location: LCCOMB_X27_Y27_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[706]~1354\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[706]~1354_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[673]~1579_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~2_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~2_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[673]~1579_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[706]~1354_combout\);

-- Location: LCCOMB_X23_Y24_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[759]~1355\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[759]~1355_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[726]~1334_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~44_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~44_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[726]~1334_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[759]~1355_combout\);

-- Location: LCCOMB_X22_Y24_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[758]~1356\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[758]~1356_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[725]~1335_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[725]~1335_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~42_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[758]~1356_combout\);

-- Location: LCCOMB_X24_Y24_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[757]~1357\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[757]~1357_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[724]~1336_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~40_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[724]~1336_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[757]~1357_combout\);

-- Location: LCCOMB_X23_Y27_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[752]~1362\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[752]~1362_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[719]~1341_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[719]~1341_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~30_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[752]~1362_combout\);

-- Location: LCCOMB_X24_Y24_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[751]~1363\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[751]~1363_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[718]~1342_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[718]~1342_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~28_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[751]~1363_combout\);

-- Location: LCCOMB_X23_Y26_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[749]~1365\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[749]~1365_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[716]~1344_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~24_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[716]~1344_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[749]~1365_combout\);

-- Location: LCCOMB_X24_Y25_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[742]~1372\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[742]~1372_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[709]~1351_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[709]~1351_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~10_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[742]~1372_combout\);

-- Location: LCCOMB_X24_Y25_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[739]~1375\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[739]~1375_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[706]~1354_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~4_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[706]~1354_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~4_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[739]~1375_combout\);

-- Location: LCCOMB_X22_Y22_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[792]~1377\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[792]~1377_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[759]~1355_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[759]~1355_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~46_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[792]~1377_combout\);

-- Location: LCCOMB_X21_Y24_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[791]~1378\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[791]~1378_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[758]~1356_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[758]~1356_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~44_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[791]~1378_combout\);

-- Location: LCCOMB_X23_Y22_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[790]~1379\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[790]~1379_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[757]~1357_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~42_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~42_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[757]~1357_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[790]~1379_combout\);

-- Location: LCCOMB_X21_Y24_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[782]~1387\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[782]~1387_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[749]~1365_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[749]~1365_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~26_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[782]~1387_combout\);

-- Location: LCCOMB_X21_Y25_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[772]~1397\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[772]~1397_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[739]~1375_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~6_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~6_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[739]~1375_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[772]~1397_combout\);

-- Location: LCCOMB_X23_Y22_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[823]~1402\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[823]~1402_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[790]~1379_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[790]~1379_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~44_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[823]~1402_combout\);

-- Location: LCCOMB_X21_Y24_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[815]~1410\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[815]~1410_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[782]~1387_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~28_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~28_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[782]~1387_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[815]~1410_combout\);

-- Location: LCCOMB_X21_Y23_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[808]~1417\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[808]~1417_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[775]~1394_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~14_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[775]~1394_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~14_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[808]~1417_combout\);

-- Location: LCCOMB_X28_Y21_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[850]~1432\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[850]~1432_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[817]~1408_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[817]~1408_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~34_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[850]~1432_combout\);

-- Location: LCCOMB_X21_Y21_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[848]~1434\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[848]~1434_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[815]~1410_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~30_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[815]~1410_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~30_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[848]~1434_combout\);

-- Location: LCCOMB_X26_Y24_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[845]~1437\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[845]~1437_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[812]~1413_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~24_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[812]~1413_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[845]~1437_combout\);

-- Location: LCCOMB_X21_Y21_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[844]~1438\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[844]~1438_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[811]~1414_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~22_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~22_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[811]~1414_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[844]~1438_combout\);

-- Location: LCCOMB_X21_Y23_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[841]~1441\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[841]~1441_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[808]~1417_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~16_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~16_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[808]~1417_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[841]~1441_combout\);

-- Location: LCCOMB_X22_Y26_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[837]~1445\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[837]~1445_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[804]~1421_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~8_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~8_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[804]~1421_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[837]~1445_combout\);

-- Location: LCCOMB_X29_Y20_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[888]~1452\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[888]~1452_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[855]~1427_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~46_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[855]~1427_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[888]~1452_combout\);

-- Location: LCCOMB_X28_Y20_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[878]~1462\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[878]~1462_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[845]~1437_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~26_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[845]~1437_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~26_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[878]~1462_combout\);

-- Location: LCCOMB_X21_Y21_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[877]~1463\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[877]~1463_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[844]~1438_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[844]~1438_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~24_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[877]~1463_combout\);

-- Location: LCCOMB_X26_Y20_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[874]~1466\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[874]~1466_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[841]~1441_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~18_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[841]~1441_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~18_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[874]~1466_combout\);

-- Location: LCCOMB_X21_Y21_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[872]~1468\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[872]~1468_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[839]~1443_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~14_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~14_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[839]~1443_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[872]~1468_combout\);

-- Location: LCCOMB_X23_Y22_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[868]~1472\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[868]~1472_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[835]~1447_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~6_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~6_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[835]~1447_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[868]~1472_combout\);

-- Location: LCCOMB_X24_Y22_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[923]~1476\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[923]~1476_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[890]~1450_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~52_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[890]~1450_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[923]~1476_combout\);

-- Location: LCCOMB_X29_Y20_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[921]~1478\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[921]~1478_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[888]~1452_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~48_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[888]~1452_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[921]~1478_combout\);

-- Location: LCCOMB_X26_Y20_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[918]~1481\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[918]~1481_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[885]~1455_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[885]~1455_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~42_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[918]~1481_combout\);

-- Location: LCCOMB_X23_Y21_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[915]~1484\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[915]~1484_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[882]~1458_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~36_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~36_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[882]~1458_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[915]~1484_combout\);

-- Location: LCCOMB_X28_Y20_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[911]~1488\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[911]~1488_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[878]~1462_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[878]~1462_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~28_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[911]~1488_combout\);

-- Location: LCCOMB_X26_Y20_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[907]~1492\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[907]~1492_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[874]~1466_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[874]~1466_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~20_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[907]~1492_combout\);

-- Location: LCCOMB_X27_Y22_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[956]~1503\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[956]~1503_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[923]~1476_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~54_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[923]~1476_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[956]~1503_combout\);

-- Location: LCCOMB_X24_Y22_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[955]~1504\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[955]~1504_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[922]~1477_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[922]~1477_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~52_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[955]~1504_combout\);

-- Location: LCCOMB_X29_Y20_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[954]~1505\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[954]~1505_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[921]~1478_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~50_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~50_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[921]~1478_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[954]~1505_combout\);

-- Location: LCCOMB_X24_Y23_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[952]~1507\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[952]~1507_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[919]~1480_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[919]~1480_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~46_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[952]~1507_combout\);

-- Location: LCCOMB_X26_Y22_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[948]~1511\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[948]~1511_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[915]~1484_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~38_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[915]~1484_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~38_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[948]~1511_combout\);

-- Location: LCCOMB_X28_Y19_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[947]~1512\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[947]~1512_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[914]~1485_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~36_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~36_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[914]~1485_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[947]~1512_combout\);

-- Location: LCCOMB_X21_Y20_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[946]~1513\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[946]~1513_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[913]~1486_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~34_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[913]~1486_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[946]~1513_combout\);

-- Location: LCCOMB_X26_Y20_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[940]~1519\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[940]~1519_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[907]~1492_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[907]~1492_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~22_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[940]~1519_combout\);

-- Location: LCCOMB_X27_Y22_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[933]~1526\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[933]~1526_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[900]~1499_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~8_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[900]~1499_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[933]~1526_combout\);

-- Location: LCCOMB_X26_Y21_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[931]~1528\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[931]~1528_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[898]~1501_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[898]~1501_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~4_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[931]~1528_combout\);

-- Location: LCCOMB_X29_Y20_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[987]~1533\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[987]~1533_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[954]~1505_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~52_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~52_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[954]~1505_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[987]~1533_combout\);

-- Location: LCCOMB_X27_Y22_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[983]~1537\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[983]~1537_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[950]~1509_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~44_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[950]~1509_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~44_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[983]~1537_combout\);

-- Location: LCCOMB_X28_Y21_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[980]~1540\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[980]~1540_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[947]~1512_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[947]~1512_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~38_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[980]~1540_combout\);

-- Location: LCCOMB_X28_Y21_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[979]~1541\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[979]~1541_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[946]~1513_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[946]~1513_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~36_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[979]~1541_combout\);

-- Location: LCCOMB_X28_Y20_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[977]~1543\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[977]~1543_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[944]~1515_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[944]~1515_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~32_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[977]~1543_combout\);

-- Location: LCCOMB_X26_Y20_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[973]~1547\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[973]~1547_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[940]~1519_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[940]~1519_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~24_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[973]~1547_combout\);

-- Location: LCCOMB_X27_Y23_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[971]~1549\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[971]~1549_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[938]~1521_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[938]~1521_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~20_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[971]~1549_combout\);

-- Location: LCCOMB_X27_Y22_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[966]~1554\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[966]~1554_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[933]~1526_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~10_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~10_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[933]~1526_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[966]~1554_combout\);

-- Location: LCCOMB_X26_Y22_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[964]~1556\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[964]~1556_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[931]~1528_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~6_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[931]~1528_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~6_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[964]~1556_combout\);

-- Location: LCCOMB_X30_Y25_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[561]~1559\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[561]~1559_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & 
-- ((\NoTMR_instance|Mult0|auto_generated|op_1~26_combout\))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~32_combout\,
	datac => \NoTMR_instance|Mult0|auto_generated|op_1~26_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[561]~1559_combout\);

-- Location: LCCOMB_X31_Y27_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[559]~1561\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[559]~1561_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & 
-- ((\NoTMR_instance|Mult0|auto_generated|op_1~22_combout\))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~28_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datac => \NoTMR_instance|Mult0|auto_generated|op_1~22_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[559]~1561_combout\);

-- Location: LCCOMB_X29_Y27_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[555]~1565\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[555]~1565_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & 
-- ((\NoTMR_instance|Mult0|auto_generated|op_1~14_combout\))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~20_combout\,
	datad => \NoTMR_instance|Mult0|auto_generated|op_1~14_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[555]~1565_combout\);

-- Location: LCCOMB_X30_Y28_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[551]~1569\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[551]~1569_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & 
-- (\NoTMR_instance|Mult0|auto_generated|op_1~6_combout\)) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|op_1~6_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~12_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[551]~1569_combout\);

-- Location: LCCOMB_X31_Y28_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[547]~1573\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[547]~1573_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & 
-- ((\NoTMR_instance|Mult0|auto_generated|w473w\(17)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~4_combout\,
	datac => \NoTMR_instance|Mult0|auto_generated|w473w\(17),
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[547]~1573_combout\);

-- Location: LCCOMB_X31_Y28_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[546]~1574\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[546]~1574_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & 
-- ((\NoTMR_instance|Mult0|auto_generated|w473w\(16)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~2_combout\,
	datac => \NoTMR_instance|Mult0|auto_generated|w473w\(16),
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[546]~1574_combout\);

-- Location: LCCOMB_X32_Y26_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[609]~1577\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[609]~1577_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & 
-- ((\NoTMR_instance|Mult0|auto_generated|w473w\(13)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~0_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \NoTMR_instance|Mult0|auto_generated|w473w\(13),
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[609]~1577_combout\);

-- Location: LCCOMB_X31_Y26_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[641]~1578\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[641]~1578_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & 
-- (\NoTMR_instance|Mult0|auto_generated|w473w\(12))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|w473w\(12),
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~0_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[641]~1578_combout\);

-- Location: LCCOMB_X29_Y22_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[961]~1588\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[961]~1588_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & 
-- ((\NoTMR_instance|Mult0|auto_generated|w473w\(2)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~0_combout\,
	datab => \NoTMR_instance|Mult0|auto_generated|w473w\(2),
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[961]~1588_combout\);

-- Location: IOIBUF_X0_Y23_N1
\start_stop~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_start_stop,
	o => \start_stop~input_o\);

-- Location: LCCOMB_X33_Y24_N6
\NoTMR_instance|CRC24[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24[7]~feeder_combout\ = \NoTMR_instance|CRC24~69_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \NoTMR_instance|CRC24~69_combout\,
	combout => \NoTMR_instance|CRC24[7]~feeder_combout\);

-- Location: IOOBUF_X41_Y24_N16
\tx_pin~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \tx_out~q\,
	devoe => ww_devoe,
	o => \tx_pin~output_o\);

-- Location: IOIBUF_X41_Y15_N1
\clk~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G9
\clk~inputclkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X35_Y24_N0
\tx_counter[0]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tx_counter[0]~32_combout\ = tx_counter(0) $ (VCC)
-- \tx_counter[0]~33\ = CARRY(tx_counter(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => tx_counter(0),
	datad => VCC,
	combout => \tx_counter[0]~32_combout\,
	cout => \tx_counter[0]~33\);

-- Location: LCCOMB_X35_Y24_N8
\tx_counter[4]~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tx_counter[4]~40_combout\ = (tx_counter(4) & (\tx_counter[3]~39\ $ (GND))) # (!tx_counter(4) & (!\tx_counter[3]~39\ & VCC))
-- \tx_counter[4]~41\ = CARRY((tx_counter(4) & !\tx_counter[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => tx_counter(4),
	datad => VCC,
	cin => \tx_counter[3]~39\,
	combout => \tx_counter[4]~40_combout\,
	cout => \tx_counter[4]~41\);

-- Location: LCCOMB_X35_Y24_N14
\tx_counter[7]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tx_counter[7]~46_combout\ = (tx_counter(7) & (!\tx_counter[6]~45\)) # (!tx_counter(7) & ((\tx_counter[6]~45\) # (GND)))
-- \tx_counter[7]~47\ = CARRY((!\tx_counter[6]~45\) # (!tx_counter(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => tx_counter(7),
	datad => VCC,
	cin => \tx_counter[6]~45\,
	combout => \tx_counter[7]~46_combout\,
	cout => \tx_counter[7]~47\);

-- Location: FF_X35_Y24_N15
\tx_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tx_counter[7]~46_combout\,
	sclr => \LessThan0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tx_counter(7));

-- Location: LCCOMB_X35_Y24_N16
\tx_counter[8]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tx_counter[8]~48_combout\ = (tx_counter(8) & (\tx_counter[7]~47\ $ (GND))) # (!tx_counter(8) & (!\tx_counter[7]~47\ & VCC))
-- \tx_counter[8]~49\ = CARRY((tx_counter(8) & !\tx_counter[7]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => tx_counter(8),
	datad => VCC,
	cin => \tx_counter[7]~47\,
	combout => \tx_counter[8]~48_combout\,
	cout => \tx_counter[8]~49\);

-- Location: FF_X35_Y24_N17
\tx_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tx_counter[8]~48_combout\,
	sclr => \LessThan0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tx_counter(8));

-- Location: LCCOMB_X35_Y24_N18
\tx_counter[9]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tx_counter[9]~50_combout\ = (tx_counter(9) & (!\tx_counter[8]~49\)) # (!tx_counter(9) & ((\tx_counter[8]~49\) # (GND)))
-- \tx_counter[9]~51\ = CARRY((!\tx_counter[8]~49\) # (!tx_counter(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => tx_counter(9),
	datad => VCC,
	cin => \tx_counter[8]~49\,
	combout => \tx_counter[9]~50_combout\,
	cout => \tx_counter[9]~51\);

-- Location: FF_X35_Y24_N19
\tx_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tx_counter[9]~50_combout\,
	sclr => \LessThan0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tx_counter(9));

-- Location: LCCOMB_X35_Y24_N20
\tx_counter[10]~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tx_counter[10]~52_combout\ = (tx_counter(10) & (\tx_counter[9]~51\ $ (GND))) # (!tx_counter(10) & (!\tx_counter[9]~51\ & VCC))
-- \tx_counter[10]~53\ = CARRY((tx_counter(10) & !\tx_counter[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => tx_counter(10),
	datad => VCC,
	cin => \tx_counter[9]~51\,
	combout => \tx_counter[10]~52_combout\,
	cout => \tx_counter[10]~53\);

-- Location: FF_X35_Y24_N21
\tx_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tx_counter[10]~52_combout\,
	sclr => \LessThan0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tx_counter(10));

-- Location: LCCOMB_X35_Y24_N22
\tx_counter[11]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tx_counter[11]~54_combout\ = (tx_counter(11) & (!\tx_counter[10]~53\)) # (!tx_counter(11) & ((\tx_counter[10]~53\) # (GND)))
-- \tx_counter[11]~55\ = CARRY((!\tx_counter[10]~53\) # (!tx_counter(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => tx_counter(11),
	datad => VCC,
	cin => \tx_counter[10]~53\,
	combout => \tx_counter[11]~54_combout\,
	cout => \tx_counter[11]~55\);

-- Location: LCCOMB_X35_Y24_N24
\tx_counter[12]~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tx_counter[12]~56_combout\ = (tx_counter(12) & (\tx_counter[11]~55\ $ (GND))) # (!tx_counter(12) & (!\tx_counter[11]~55\ & VCC))
-- \tx_counter[12]~57\ = CARRY((tx_counter(12) & !\tx_counter[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => tx_counter(12),
	datad => VCC,
	cin => \tx_counter[11]~55\,
	combout => \tx_counter[12]~56_combout\,
	cout => \tx_counter[12]~57\);

-- Location: FF_X35_Y24_N25
\tx_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tx_counter[12]~56_combout\,
	sclr => \LessThan0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tx_counter(12));

-- Location: LCCOMB_X35_Y24_N26
\tx_counter[13]~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tx_counter[13]~58_combout\ = (tx_counter(13) & (!\tx_counter[12]~57\)) # (!tx_counter(13) & ((\tx_counter[12]~57\) # (GND)))
-- \tx_counter[13]~59\ = CARRY((!\tx_counter[12]~57\) # (!tx_counter(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => tx_counter(13),
	datad => VCC,
	cin => \tx_counter[12]~57\,
	combout => \tx_counter[13]~58_combout\,
	cout => \tx_counter[13]~59\);

-- Location: LCCOMB_X35_Y24_N28
\tx_counter[14]~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tx_counter[14]~60_combout\ = (tx_counter(14) & (\tx_counter[13]~59\ $ (GND))) # (!tx_counter(14) & (!\tx_counter[13]~59\ & VCC))
-- \tx_counter[14]~61\ = CARRY((tx_counter(14) & !\tx_counter[13]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => tx_counter(14),
	datad => VCC,
	cin => \tx_counter[13]~59\,
	combout => \tx_counter[14]~60_combout\,
	cout => \tx_counter[14]~61\);

-- Location: FF_X35_Y24_N29
\tx_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tx_counter[14]~60_combout\,
	sclr => \LessThan0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tx_counter(14));

-- Location: LCCOMB_X35_Y24_N30
\tx_counter[15]~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tx_counter[15]~62_combout\ = (tx_counter(15) & (!\tx_counter[14]~61\)) # (!tx_counter(15) & ((\tx_counter[14]~61\) # (GND)))
-- \tx_counter[15]~63\ = CARRY((!\tx_counter[14]~61\) # (!tx_counter(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => tx_counter(15),
	datad => VCC,
	cin => \tx_counter[14]~61\,
	combout => \tx_counter[15]~62_combout\,
	cout => \tx_counter[15]~63\);

-- Location: LCCOMB_X35_Y23_N0
\tx_counter[16]~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tx_counter[16]~64_combout\ = (tx_counter(16) & (\tx_counter[15]~63\ $ (GND))) # (!tx_counter(16) & (!\tx_counter[15]~63\ & VCC))
-- \tx_counter[16]~65\ = CARRY((tx_counter(16) & !\tx_counter[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => tx_counter(16),
	datad => VCC,
	cin => \tx_counter[15]~63\,
	combout => \tx_counter[16]~64_combout\,
	cout => \tx_counter[16]~65\);

-- Location: FF_X35_Y23_N1
\tx_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tx_counter[16]~64_combout\,
	sclr => \LessThan0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tx_counter(16));

-- Location: LCCOMB_X35_Y23_N2
\tx_counter[17]~66\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tx_counter[17]~66_combout\ = (tx_counter(17) & (!\tx_counter[16]~65\)) # (!tx_counter(17) & ((\tx_counter[16]~65\) # (GND)))
-- \tx_counter[17]~67\ = CARRY((!\tx_counter[16]~65\) # (!tx_counter(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => tx_counter(17),
	datad => VCC,
	cin => \tx_counter[16]~65\,
	combout => \tx_counter[17]~66_combout\,
	cout => \tx_counter[17]~67\);

-- Location: FF_X35_Y23_N3
\tx_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tx_counter[17]~66_combout\,
	sclr => \LessThan0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tx_counter(17));

-- Location: LCCOMB_X35_Y23_N4
\tx_counter[18]~68\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tx_counter[18]~68_combout\ = (tx_counter(18) & (\tx_counter[17]~67\ $ (GND))) # (!tx_counter(18) & (!\tx_counter[17]~67\ & VCC))
-- \tx_counter[18]~69\ = CARRY((tx_counter(18) & !\tx_counter[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => tx_counter(18),
	datad => VCC,
	cin => \tx_counter[17]~67\,
	combout => \tx_counter[18]~68_combout\,
	cout => \tx_counter[18]~69\);

-- Location: FF_X35_Y23_N5
\tx_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tx_counter[18]~68_combout\,
	sclr => \LessThan0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tx_counter(18));

-- Location: LCCOMB_X35_Y23_N8
\tx_counter[20]~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tx_counter[20]~72_combout\ = (tx_counter(20) & (\tx_counter[19]~71\ $ (GND))) # (!tx_counter(20) & (!\tx_counter[19]~71\ & VCC))
-- \tx_counter[20]~73\ = CARRY((tx_counter(20) & !\tx_counter[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => tx_counter(20),
	datad => VCC,
	cin => \tx_counter[19]~71\,
	combout => \tx_counter[20]~72_combout\,
	cout => \tx_counter[20]~73\);

-- Location: FF_X35_Y23_N9
\tx_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tx_counter[20]~72_combout\,
	sclr => \LessThan0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tx_counter(20));

-- Location: LCCOMB_X35_Y23_N14
\tx_counter[23]~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tx_counter[23]~78_combout\ = (tx_counter(23) & (!\tx_counter[22]~77\)) # (!tx_counter(23) & ((\tx_counter[22]~77\) # (GND)))
-- \tx_counter[23]~79\ = CARRY((!\tx_counter[22]~77\) # (!tx_counter(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => tx_counter(23),
	datad => VCC,
	cin => \tx_counter[22]~77\,
	combout => \tx_counter[23]~78_combout\,
	cout => \tx_counter[23]~79\);

-- Location: FF_X35_Y23_N15
\tx_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tx_counter[23]~78_combout\,
	sclr => \LessThan0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tx_counter(23));

-- Location: LCCOMB_X35_Y23_N16
\tx_counter[24]~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tx_counter[24]~80_combout\ = (tx_counter(24) & (\tx_counter[23]~79\ $ (GND))) # (!tx_counter(24) & (!\tx_counter[23]~79\ & VCC))
-- \tx_counter[24]~81\ = CARRY((tx_counter(24) & !\tx_counter[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => tx_counter(24),
	datad => VCC,
	cin => \tx_counter[23]~79\,
	combout => \tx_counter[24]~80_combout\,
	cout => \tx_counter[24]~81\);

-- Location: FF_X35_Y23_N17
\tx_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tx_counter[24]~80_combout\,
	sclr => \LessThan0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tx_counter(24));

-- Location: LCCOMB_X35_Y23_N18
\tx_counter[25]~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tx_counter[25]~82_combout\ = (tx_counter(25) & (!\tx_counter[24]~81\)) # (!tx_counter(25) & ((\tx_counter[24]~81\) # (GND)))
-- \tx_counter[25]~83\ = CARRY((!\tx_counter[24]~81\) # (!tx_counter(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => tx_counter(25),
	datad => VCC,
	cin => \tx_counter[24]~81\,
	combout => \tx_counter[25]~82_combout\,
	cout => \tx_counter[25]~83\);

-- Location: FF_X35_Y23_N19
\tx_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tx_counter[25]~82_combout\,
	sclr => \LessThan0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tx_counter(25));

-- Location: LCCOMB_X35_Y23_N20
\tx_counter[26]~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tx_counter[26]~84_combout\ = (tx_counter(26) & (\tx_counter[25]~83\ $ (GND))) # (!tx_counter(26) & (!\tx_counter[25]~83\ & VCC))
-- \tx_counter[26]~85\ = CARRY((tx_counter(26) & !\tx_counter[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => tx_counter(26),
	datad => VCC,
	cin => \tx_counter[25]~83\,
	combout => \tx_counter[26]~84_combout\,
	cout => \tx_counter[26]~85\);

-- Location: FF_X35_Y23_N21
\tx_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tx_counter[26]~84_combout\,
	sclr => \LessThan0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tx_counter(26));

-- Location: LCCOMB_X35_Y23_N24
\tx_counter[28]~88\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tx_counter[28]~88_combout\ = (tx_counter(28) & (\tx_counter[27]~87\ $ (GND))) # (!tx_counter(28) & (!\tx_counter[27]~87\ & VCC))
-- \tx_counter[28]~89\ = CARRY((tx_counter(28) & !\tx_counter[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => tx_counter(28),
	datad => VCC,
	cin => \tx_counter[27]~87\,
	combout => \tx_counter[28]~88_combout\,
	cout => \tx_counter[28]~89\);

-- Location: FF_X35_Y23_N25
\tx_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tx_counter[28]~88_combout\,
	sclr => \LessThan0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tx_counter(28));

-- Location: LCCOMB_X35_Y23_N26
\tx_counter[29]~90\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tx_counter[29]~90_combout\ = (tx_counter(29) & (!\tx_counter[28]~89\)) # (!tx_counter(29) & ((\tx_counter[28]~89\) # (GND)))
-- \tx_counter[29]~91\ = CARRY((!\tx_counter[28]~89\) # (!tx_counter(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => tx_counter(29),
	datad => VCC,
	cin => \tx_counter[28]~89\,
	combout => \tx_counter[29]~90_combout\,
	cout => \tx_counter[29]~91\);

-- Location: LCCOMB_X35_Y23_N28
\tx_counter[30]~92\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tx_counter[30]~92_combout\ = (tx_counter(30) & (\tx_counter[29]~91\ $ (GND))) # (!tx_counter(30) & (!\tx_counter[29]~91\ & VCC))
-- \tx_counter[30]~93\ = CARRY((tx_counter(30) & !\tx_counter[29]~91\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => tx_counter(30),
	datad => VCC,
	cin => \tx_counter[29]~91\,
	combout => \tx_counter[30]~92_combout\,
	cout => \tx_counter[30]~93\);

-- Location: FF_X35_Y23_N29
\tx_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tx_counter[30]~92_combout\,
	sclr => \LessThan0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tx_counter(30));

-- Location: LCCOMB_X35_Y23_N30
\tx_counter[31]~94\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tx_counter[31]~94_combout\ = tx_counter(31) $ (\tx_counter[30]~93\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => tx_counter(31),
	cin => \tx_counter[30]~93\,
	combout => \tx_counter[31]~94_combout\);

-- Location: FF_X35_Y23_N31
\tx_counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tx_counter[31]~94_combout\,
	sclr => \LessThan0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tx_counter(31));

-- Location: FF_X35_Y24_N23
\tx_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tx_counter[11]~54_combout\,
	sclr => \LessThan0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tx_counter(11));

-- Location: FF_X35_Y24_N27
\tx_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tx_counter[13]~58_combout\,
	sclr => \LessThan0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tx_counter(13));

-- Location: LCCOMB_X36_Y24_N2
\LessThan0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LessThan0~2_combout\ = (!tx_counter(14) & (!tx_counter(11) & (!tx_counter(13) & !tx_counter(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tx_counter(14),
	datab => tx_counter(11),
	datac => tx_counter(13),
	datad => tx_counter(12),
	combout => \LessThan0~2_combout\);

-- Location: FF_X35_Y24_N31
\tx_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tx_counter[15]~62_combout\,
	sclr => \LessThan0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tx_counter(15));

-- Location: LCCOMB_X36_Y24_N8
\LessThan0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LessThan0~3_combout\ = (!tx_counter(17) & (!tx_counter(15) & (!tx_counter(16) & !tx_counter(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tx_counter(17),
	datab => tx_counter(15),
	datac => tx_counter(16),
	datad => tx_counter(18),
	combout => \LessThan0~3_combout\);

-- Location: LCCOMB_X36_Y24_N0
\LessThan0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LessThan0~1_combout\ = (!tx_counter(7) & (!tx_counter(10) & (!tx_counter(8) & !tx_counter(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tx_counter(7),
	datab => tx_counter(10),
	datac => tx_counter(8),
	datad => tx_counter(9),
	combout => \LessThan0~1_combout\);

-- Location: LCCOMB_X36_Y24_N30
\LessThan0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LessThan0~4_combout\ = (\LessThan0~0_combout\ & (\LessThan0~2_combout\ & (\LessThan0~3_combout\ & \LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan0~0_combout\,
	datab => \LessThan0~2_combout\,
	datac => \LessThan0~3_combout\,
	datad => \LessThan0~1_combout\,
	combout => \LessThan0~4_combout\);

-- Location: FF_X35_Y23_N27
\tx_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tx_counter[29]~90_combout\,
	sclr => \LessThan0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tx_counter(29));

-- Location: LCCOMB_X36_Y23_N26
\LessThan0~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LessThan0~7_combout\ = (!tx_counter(27) & (!tx_counter(30) & (!tx_counter(29) & !tx_counter(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tx_counter(27),
	datab => tx_counter(30),
	datac => tx_counter(29),
	datad => tx_counter(28),
	combout => \LessThan0~7_combout\);

-- Location: LCCOMB_X36_Y23_N0
\LessThan0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LessThan0~6_combout\ = (!tx_counter(23) & (!tx_counter(26) & (!tx_counter(24) & !tx_counter(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tx_counter(23),
	datab => tx_counter(26),
	datac => tx_counter(24),
	datad => tx_counter(25),
	combout => \LessThan0~6_combout\);

-- Location: LCCOMB_X36_Y23_N12
\LessThan0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LessThan0~8_combout\ = (\LessThan0~7_combout\ & \LessThan0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LessThan0~7_combout\,
	datad => \LessThan0~6_combout\,
	combout => \LessThan0~8_combout\);

-- Location: LCCOMB_X36_Y23_N14
\LessThan0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \LessThan0~9_combout\ = (!tx_counter(31) & (((!\LessThan0~8_combout\) # (!\LessThan0~4_combout\)) # (!\LessThan0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan0~5_combout\,
	datab => tx_counter(31),
	datac => \LessThan0~4_combout\,
	datad => \LessThan0~8_combout\,
	combout => \LessThan0~9_combout\);

-- Location: FF_X35_Y24_N1
\tx_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tx_counter[0]~32_combout\,
	sclr => \LessThan0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tx_counter(0));

-- Location: LCCOMB_X35_Y24_N2
\tx_counter[1]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tx_counter[1]~34_combout\ = (tx_counter(1) & (!\tx_counter[0]~33\)) # (!tx_counter(1) & ((\tx_counter[0]~33\) # (GND)))
-- \tx_counter[1]~35\ = CARRY((!\tx_counter[0]~33\) # (!tx_counter(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => tx_counter(1),
	datad => VCC,
	cin => \tx_counter[0]~33\,
	combout => \tx_counter[1]~34_combout\,
	cout => \tx_counter[1]~35\);

-- Location: FF_X35_Y24_N3
\tx_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tx_counter[1]~34_combout\,
	sclr => \LessThan0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tx_counter(1));

-- Location: LCCOMB_X35_Y24_N4
\tx_counter[2]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tx_counter[2]~36_combout\ = (tx_counter(2) & (\tx_counter[1]~35\ $ (GND))) # (!tx_counter(2) & (!\tx_counter[1]~35\ & VCC))
-- \tx_counter[2]~37\ = CARRY((tx_counter(2) & !\tx_counter[1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => tx_counter(2),
	datad => VCC,
	cin => \tx_counter[1]~35\,
	combout => \tx_counter[2]~36_combout\,
	cout => \tx_counter[2]~37\);

-- Location: FF_X35_Y24_N5
\tx_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tx_counter[2]~36_combout\,
	sclr => \LessThan0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tx_counter(2));

-- Location: FF_X35_Y24_N9
\tx_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tx_counter[4]~40_combout\,
	sclr => \LessThan0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => tx_counter(4));

-- Location: LCCOMB_X27_Y16_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~0_combout\ = \NoTMR_instance|Add1~0_combout\ $ (VCC)
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~1\ = CARRY(\NoTMR_instance|Add1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Add1~0_combout\,
	datad => VCC,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~0_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~1\);

-- Location: LCCOMB_X19_Y10_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[526]~1016\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[526]~1016_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~28_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~28_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[526]~1016_combout\);

-- Location: LCCOMB_X20_Y10_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~30_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~29\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[526]~1532_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[526]~1016_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~29\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[526]~1532_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[526]~1016_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~31\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[526]~1532_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[526]~1016_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[526]~1532_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[526]~1016_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~29\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~30_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~31\);

-- Location: LCCOMB_X26_Y10_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[559]~1035\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[559]~1035_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~30_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[559]~1035_combout\);

-- Location: LCCOMB_X20_Y10_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[558]~1036\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[558]~1036_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~28_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~28_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[558]~1036_combout\);

-- Location: LCCOMB_X15_Y13_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~22_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~21\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[330]~921_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[330]~1461_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~21\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[330]~921_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[330]~1461_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~23\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[330]~921_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[330]~1461_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[330]~921_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[330]~1461_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~21\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~22_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~23\);

-- Location: LCCOMB_X15_Y13_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\ = \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~23\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\);

-- Location: LCCOMB_X20_Y15_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~0_combout\ = \NoTMR_instance|Add1~48_combout\ $ (VCC)
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~1\ = CARRY(\NoTMR_instance|Add1~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Add1~48_combout\,
	datad => VCC,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~0_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~1\);

-- Location: LCCOMB_X21_Y13_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[225]~894\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[225]~894_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\ & 
-- (\NoTMR_instance|Add1~48_combout\)) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Add1~48_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~0_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[225]~894_combout\);

-- Location: LCCOMB_X31_Y10_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[785]~1201\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[785]~1201_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~34_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~34_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[785]~1201_combout\);

-- Location: LCCOMB_X17_Y13_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[297]~909\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[297]~909_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~18_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~18_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[297]~909_combout\);

-- Location: LCCOMB_X17_Y13_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[296]~910\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[296]~910_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~16_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~16_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[296]~910_combout\);

-- Location: LCCOMB_X21_Y15_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[162]~874\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[162]~874_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~4_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~4_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[162]~874_combout\);

-- Location: LCCOMB_X22_Y15_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~0_combout\ = \NoTMR_instance|Add1~52_combout\ $ (VCC)
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~1\ = CARRY(\NoTMR_instance|Add1~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Add1~52_combout\,
	datad => VCC,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~0_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~1\);

-- Location: LCCOMB_X22_Y15_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[161]~875\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[161]~875_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\ & 
-- (\NoTMR_instance|Add1~52_combout\)) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\,
	datab => \NoTMR_instance|Add1~52_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~0_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[161]~875_combout\);

-- Location: LCCOMB_X22_Y9_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[576]~1073\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[576]~1073_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~0_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~0_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[576]~1073_combout\);

-- Location: LCCOMB_X31_Y11_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[772]~1214\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[772]~1214_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~8_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~8_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[772]~1214_combout\);

-- Location: LCCOMB_X27_Y11_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~0_combout\ = \NoTMR_instance|Add1~16_combout\ $ (VCC)
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~1\ = CARRY(\NoTMR_instance|Add1~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Add1~16_combout\,
	datad => VCC,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~0_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~1\);

-- Location: LCCOMB_X29_Y11_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[704]~1167\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[704]~1167_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~0_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~0_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[704]~1167_combout\);

-- Location: LCCOMB_X23_Y16_N2
\NoTMR_instance|Add1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Add1~0_combout\ = (\NoTMR_instance|error_bit_seed\(0) & (\NoTMR_instance|error_bit_seed\(1) & VCC)) # (!\NoTMR_instance|error_bit_seed\(0) & (\NoTMR_instance|error_bit_seed\(1) $ (VCC)))
-- \NoTMR_instance|Add1~1\ = CARRY((!\NoTMR_instance|error_bit_seed\(0) & \NoTMR_instance|error_bit_seed\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(0),
	datab => \NoTMR_instance|error_bit_seed\(1),
	datad => VCC,
	combout => \NoTMR_instance|Add1~0_combout\,
	cout => \NoTMR_instance|Add1~1\);

-- Location: LCCOMB_X23_Y16_N4
\NoTMR_instance|Add1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Add1~2_combout\ = (\NoTMR_instance|error_bit_seed\(2) & ((\NoTMR_instance|error_bit_seed\(1) & (\NoTMR_instance|Add1~1\ & VCC)) # (!\NoTMR_instance|error_bit_seed\(1) & (!\NoTMR_instance|Add1~1\)))) # (!\NoTMR_instance|error_bit_seed\(2) & 
-- ((\NoTMR_instance|error_bit_seed\(1) & (!\NoTMR_instance|Add1~1\)) # (!\NoTMR_instance|error_bit_seed\(1) & ((\NoTMR_instance|Add1~1\) # (GND)))))
-- \NoTMR_instance|Add1~3\ = CARRY((\NoTMR_instance|error_bit_seed\(2) & (!\NoTMR_instance|error_bit_seed\(1) & !\NoTMR_instance|Add1~1\)) # (!\NoTMR_instance|error_bit_seed\(2) & ((!\NoTMR_instance|Add1~1\) # (!\NoTMR_instance|error_bit_seed\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(2),
	datab => \NoTMR_instance|error_bit_seed\(1),
	datad => VCC,
	cin => \NoTMR_instance|Add1~1\,
	combout => \NoTMR_instance|Add1~2_combout\,
	cout => \NoTMR_instance|Add1~3\);

-- Location: LCCOMB_X23_Y16_N6
\NoTMR_instance|Add1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Add1~4_combout\ = ((\NoTMR_instance|error_bit_seed\(3) $ (\NoTMR_instance|error_bit_seed\(2) $ (!\NoTMR_instance|Add1~3\)))) # (GND)
-- \NoTMR_instance|Add1~5\ = CARRY((\NoTMR_instance|error_bit_seed\(3) & ((\NoTMR_instance|error_bit_seed\(2)) # (!\NoTMR_instance|Add1~3\))) # (!\NoTMR_instance|error_bit_seed\(3) & (\NoTMR_instance|error_bit_seed\(2) & !\NoTMR_instance|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(3),
	datab => \NoTMR_instance|error_bit_seed\(2),
	datad => VCC,
	cin => \NoTMR_instance|Add1~3\,
	combout => \NoTMR_instance|Add1~4_combout\,
	cout => \NoTMR_instance|Add1~5\);

-- Location: LCCOMB_X23_Y16_N8
\NoTMR_instance|Add1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Add1~6_combout\ = (\NoTMR_instance|error_bit_seed\(3) & ((\NoTMR_instance|error_bit_seed\(4) & (\NoTMR_instance|Add1~5\ & VCC)) # (!\NoTMR_instance|error_bit_seed\(4) & (!\NoTMR_instance|Add1~5\)))) # (!\NoTMR_instance|error_bit_seed\(3) & 
-- ((\NoTMR_instance|error_bit_seed\(4) & (!\NoTMR_instance|Add1~5\)) # (!\NoTMR_instance|error_bit_seed\(4) & ((\NoTMR_instance|Add1~5\) # (GND)))))
-- \NoTMR_instance|Add1~7\ = CARRY((\NoTMR_instance|error_bit_seed\(3) & (!\NoTMR_instance|error_bit_seed\(4) & !\NoTMR_instance|Add1~5\)) # (!\NoTMR_instance|error_bit_seed\(3) & ((!\NoTMR_instance|Add1~5\) # (!\NoTMR_instance|error_bit_seed\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(3),
	datab => \NoTMR_instance|error_bit_seed\(4),
	datad => VCC,
	cin => \NoTMR_instance|Add1~5\,
	combout => \NoTMR_instance|Add1~6_combout\,
	cout => \NoTMR_instance|Add1~7\);

-- Location: LCCOMB_X30_Y14_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~0_combout\ = \NoTMR_instance|Add1~6_combout\ $ (VCC)
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~1\ = CARRY(\NoTMR_instance|Add1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Add1~6_combout\,
	datad => VCC,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~0_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~1\);

-- Location: LCCOMB_X30_Y16_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[864]~1307\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[864]~1307_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~0_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[864]~1307_combout\);

-- Location: LCCOMB_X29_Y14_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~0_combout\ = \NoTMR_instance|Add1~4_combout\ $ (VCC)
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~1\ = CARRY(\NoTMR_instance|Add1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Add1~4_combout\,
	datad => VCC,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~0_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~1\);

-- Location: LCCOMB_X29_Y14_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~2_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~1\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[864]~1306_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[864]~1307_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~1\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[864]~1306_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[864]~1307_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~3\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[864]~1306_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[864]~1307_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[864]~1306_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[864]~1307_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~1\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~2_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~3\);

-- Location: LCCOMB_X29_Y16_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[897]~1336\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[897]~1336_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~2_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[897]~1336_combout\);

-- Location: LCCOMB_X28_Y17_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[896]~1338\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[896]~1338_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~0_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~0_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[896]~1338_combout\);

-- Location: LCCOMB_X27_Y14_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~2_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~1\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[896]~1337_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[896]~1338_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~1\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[896]~1337_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[896]~1338_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~3\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[896]~1337_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[896]~1338_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[896]~1337_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[896]~1338_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~1\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~2_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~3\);

-- Location: LCCOMB_X27_Y14_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~4_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~3\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[897]~1335_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[897]~1336_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~3\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[897]~1335_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[897]~1336_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~5\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[897]~1335_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[897]~1336_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[897]~1335_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[897]~1336_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~3\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~4_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~5\);

-- Location: LCCOMB_X26_Y17_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[963]~1858\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[963]~1858_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[930]~1830_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~4_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[930]~1830_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~4_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[963]~1858_combout\);

-- Location: LCCOMB_X26_Y17_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[897]~1335\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[897]~1335_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & 
-- (\NoTMR_instance|Add1~6_combout\)) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Add1~6_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~0_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[897]~1335_combout\);

-- Location: LCCOMB_X26_Y17_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[930]~1830\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[930]~1830_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[897]~1335_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~2_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~2_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[897]~1335_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[930]~1830_combout\);

-- Location: LCCOMB_X27_Y17_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[929]~1367\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[929]~1367_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & 
-- (\NoTMR_instance|Add1~4_combout\)) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Add1~4_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~0_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[929]~1367_combout\);

-- Location: LCCOMB_X26_Y17_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[928]~1370\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[928]~1370_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~0_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~0_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[928]~1370_combout\);

-- Location: LCCOMB_X27_Y16_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~2_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~1\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[928]~1369_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[928]~1370_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~1\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[928]~1369_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[928]~1370_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~3\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[928]~1369_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[928]~1370_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[928]~1369_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[928]~1370_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~1\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~2_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~3\);

-- Location: LCCOMB_X27_Y16_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~4_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~3\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[929]~1368_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[929]~1367_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~3\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[929]~1368_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[929]~1367_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~5\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[929]~1368_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[929]~1367_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[929]~1368_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[929]~1367_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~3\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~4_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~5\);

-- Location: LCCOMB_X27_Y16_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~6_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[930]~1366_combout\ & (((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~5\)))) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[930]~1366_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[930]~1830_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~5\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[930]~1830_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~5\) # (GND)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~7\ = CARRY(((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[930]~1366_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[930]~1830_combout\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[930]~1366_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[930]~1830_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~5\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~6_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~7\);

-- Location: LCCOMB_X26_Y17_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[963]~1402\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[963]~1402_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~6_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~6_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[963]~1402_combout\);

-- Location: LCCOMB_X27_Y17_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[962]~1859\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[962]~1859_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[929]~1367_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~2_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[929]~1367_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~2_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[962]~1859_combout\);

-- Location: LCCOMB_X26_Y17_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[961]~1372\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[961]~1372_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~2_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~2_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[961]~1372_combout\);

-- Location: LCCOMB_X23_Y17_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[960]~1373\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[960]~1373_combout\ = (\NoTMR_instance|Add1~0_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Add1~0_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[960]~1373_combout\);

-- Location: LCCOMB_X21_Y13_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[226]~893\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[226]~893_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~4_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~4_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[226]~893_combout\);

-- Location: LCCOMB_X19_Y13_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~4_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~3\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[225]~895_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[225]~894_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~3\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[225]~895_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[225]~894_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~5\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[225]~895_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[225]~894_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[225]~895_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[225]~894_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~3\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~4_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~5\);

-- Location: LCCOMB_X19_Y13_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~6_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[226]~1445_combout\ & (((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~5\)))) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[226]~1445_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[226]~893_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~5\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[226]~893_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~5\) # (GND)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~7\ = CARRY(((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[226]~1445_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[226]~893_combout\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[226]~1445_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[226]~893_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~5\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~6_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~7\);

-- Location: LCCOMB_X21_Y13_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[259]~903\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[259]~903_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~6_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[259]~903_combout\);

-- Location: LCCOMB_X16_Y14_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[257]~905\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[257]~905_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\ & 
-- ((\NoTMR_instance|Add1~46_combout\))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\ & (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~0_combout\,
	datab => \NoTMR_instance|Add1~46_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[257]~905_combout\);

-- Location: LCCOMB_X23_Y15_N12
\NoTMR_instance|Add1~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Add1~42_combout\ = (\NoTMR_instance|error_bit_seed\(21) & ((\NoTMR_instance|error_bit_seed\(22) & (\NoTMR_instance|Add1~41\ & VCC)) # (!\NoTMR_instance|error_bit_seed\(22) & (!\NoTMR_instance|Add1~41\)))) # 
-- (!\NoTMR_instance|error_bit_seed\(21) & ((\NoTMR_instance|error_bit_seed\(22) & (!\NoTMR_instance|Add1~41\)) # (!\NoTMR_instance|error_bit_seed\(22) & ((\NoTMR_instance|Add1~41\) # (GND)))))
-- \NoTMR_instance|Add1~43\ = CARRY((\NoTMR_instance|error_bit_seed\(21) & (!\NoTMR_instance|error_bit_seed\(22) & !\NoTMR_instance|Add1~41\)) # (!\NoTMR_instance|error_bit_seed\(21) & ((!\NoTMR_instance|Add1~41\) # (!\NoTMR_instance|error_bit_seed\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(21),
	datab => \NoTMR_instance|error_bit_seed\(22),
	datad => VCC,
	cin => \NoTMR_instance|Add1~41\,
	combout => \NoTMR_instance|Add1~42_combout\,
	cout => \NoTMR_instance|Add1~43\);

-- Location: LCCOMB_X23_Y15_N14
\NoTMR_instance|Add1~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Add1~44_combout\ = ((\NoTMR_instance|error_bit_seed\(23) $ (\NoTMR_instance|error_bit_seed\(22) $ (!\NoTMR_instance|Add1~43\)))) # (GND)
-- \NoTMR_instance|Add1~45\ = CARRY((\NoTMR_instance|error_bit_seed\(23) & ((\NoTMR_instance|error_bit_seed\(22)) # (!\NoTMR_instance|Add1~43\))) # (!\NoTMR_instance|error_bit_seed\(23) & (\NoTMR_instance|error_bit_seed\(22) & !\NoTMR_instance|Add1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(23),
	datab => \NoTMR_instance|error_bit_seed\(22),
	datad => VCC,
	cin => \NoTMR_instance|Add1~43\,
	combout => \NoTMR_instance|Add1~44_combout\,
	cout => \NoTMR_instance|Add1~45\);

-- Location: LCCOMB_X22_Y13_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[256]~907\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[256]~907_combout\ = (\NoTMR_instance|Add1~44_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Add1~44_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[256]~907_combout\);

-- Location: LCCOMB_X17_Y13_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~4_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~3\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[257]~906_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[257]~905_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~3\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[257]~906_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[257]~905_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~5\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[257]~906_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[257]~905_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[257]~906_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[257]~905_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~3\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~4_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~5\);

-- Location: LCCOMB_X17_Y13_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~6_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[258]~1452_combout\ & (((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~5\)))) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[258]~1452_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[258]~904_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~5\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[258]~904_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~5\) # (GND)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~7\ = CARRY(((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[258]~1452_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[258]~904_combout\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[258]~1452_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[258]~904_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~5\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~6_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~7\);

-- Location: LCCOMB_X17_Y13_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~8_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~7\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[259]~1451_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[259]~903_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~7\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[259]~1451_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[259]~903_combout\)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~9\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~7\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[259]~1451_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[259]~903_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[259]~1451_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[259]~903_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~7\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~8_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~9\);

-- Location: LCCOMB_X19_Y12_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[325]~1466\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[325]~1466_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[292]~1458_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[292]~1458_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~8_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[325]~1466_combout\);

-- Location: LCCOMB_X14_Y13_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[324]~927\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[324]~927_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~8_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~8_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[324]~927_combout\);

-- Location: LCCOMB_X19_Y13_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~2_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~1\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[224]~897_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[224]~896_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~1\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[224]~897_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[224]~896_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~3\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[224]~897_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[224]~896_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[224]~897_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[224]~896_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~1\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~2_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~3\);

-- Location: LCCOMB_X16_Y14_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[290]~1460\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[290]~1460_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[257]~905_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[257]~905_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~2_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[290]~1460_combout\);

-- Location: LCCOMB_X16_Y14_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[323]~1468\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[323]~1468_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[290]~1460_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[290]~1460_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~4_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[323]~1468_combout\);

-- Location: LCCOMB_X16_Y11_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[289]~917\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[289]~917_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\ & 
-- ((\NoTMR_instance|Add1~44_combout\))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\ & (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~0_combout\,
	datab => \NoTMR_instance|Add1~44_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[289]~917_combout\);

-- Location: LCCOMB_X16_Y13_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~2_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~1\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[288]~920_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[288]~919_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~1\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[288]~920_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[288]~919_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~3\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[288]~920_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[288]~919_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[288]~920_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[288]~919_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~1\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~2_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~3\);

-- Location: LCCOMB_X16_Y13_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~4_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~3\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[289]~918_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[289]~917_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~3\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[289]~918_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[289]~917_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~5\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[289]~918_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[289]~917_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[289]~918_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[289]~917_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~3\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~4_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~5\);

-- Location: LCCOMB_X15_Y11_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[322]~929\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[322]~929_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~4_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~4_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[322]~929_combout\);

-- Location: LCCOMB_X14_Y13_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[321]~931\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[321]~931_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~2_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~2_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[321]~931_combout\);

-- Location: LCCOMB_X14_Y13_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[320]~932\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[320]~932_combout\ = (\NoTMR_instance|Add1~40_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Add1~40_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[320]~932_combout\);

-- Location: LCCOMB_X23_Y15_N6
\NoTMR_instance|Add1~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Add1~36_combout\ = ((\NoTMR_instance|error_bit_seed\(18) $ (\NoTMR_instance|error_bit_seed\(19) $ (!\NoTMR_instance|Add1~35\)))) # (GND)
-- \NoTMR_instance|Add1~37\ = CARRY((\NoTMR_instance|error_bit_seed\(18) & ((\NoTMR_instance|error_bit_seed\(19)) # (!\NoTMR_instance|Add1~35\))) # (!\NoTMR_instance|error_bit_seed\(18) & (\NoTMR_instance|error_bit_seed\(19) & !\NoTMR_instance|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(18),
	datab => \NoTMR_instance|error_bit_seed\(19),
	datad => VCC,
	cin => \NoTMR_instance|Add1~35\,
	combout => \NoTMR_instance|Add1~36_combout\,
	cout => \NoTMR_instance|Add1~37\);

-- Location: LCCOMB_X23_Y15_N8
\NoTMR_instance|Add1~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Add1~38_combout\ = (\NoTMR_instance|error_bit_seed\(20) & ((\NoTMR_instance|error_bit_seed\(19) & (\NoTMR_instance|Add1~37\ & VCC)) # (!\NoTMR_instance|error_bit_seed\(19) & (!\NoTMR_instance|Add1~37\)))) # 
-- (!\NoTMR_instance|error_bit_seed\(20) & ((\NoTMR_instance|error_bit_seed\(19) & (!\NoTMR_instance|Add1~37\)) # (!\NoTMR_instance|error_bit_seed\(19) & ((\NoTMR_instance|Add1~37\) # (GND)))))
-- \NoTMR_instance|Add1~39\ = CARRY((\NoTMR_instance|error_bit_seed\(20) & (!\NoTMR_instance|error_bit_seed\(19) & !\NoTMR_instance|Add1~37\)) # (!\NoTMR_instance|error_bit_seed\(20) & ((!\NoTMR_instance|Add1~37\) # (!\NoTMR_instance|error_bit_seed\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(20),
	datab => \NoTMR_instance|error_bit_seed\(19),
	datad => VCC,
	cin => \NoTMR_instance|Add1~37\,
	combout => \NoTMR_instance|Add1~38_combout\,
	cout => \NoTMR_instance|Add1~39\);

-- Location: LCCOMB_X15_Y13_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~0_combout\ = \NoTMR_instance|Add1~38_combout\ $ (VCC)
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~1\ = CARRY(\NoTMR_instance|Add1~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Add1~38_combout\,
	datad => VCC,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~0_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~1\);

-- Location: LCCOMB_X15_Y13_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~2_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~1\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[320]~933_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[320]~932_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~1\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[320]~933_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[320]~932_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~3\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[320]~933_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[320]~932_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[320]~933_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[320]~932_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~1\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~2_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~3\);

-- Location: LCCOMB_X15_Y13_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~4_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~3\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[321]~930_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[321]~931_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~3\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[321]~930_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[321]~931_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~5\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[321]~930_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[321]~931_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[321]~930_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[321]~931_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~3\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~4_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~5\);

-- Location: LCCOMB_X15_Y13_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~6_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[322]~1469_combout\ & (((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~5\)))) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[322]~1469_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[322]~929_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~5\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[322]~929_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~5\) # (GND)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~7\ = CARRY(((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[322]~1469_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[322]~929_combout\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[322]~1469_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[322]~929_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~5\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~6_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~7\);

-- Location: LCCOMB_X15_Y13_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~8_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~7\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[323]~928_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[323]~1468_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~7\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[323]~928_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[323]~1468_combout\)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~9\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~7\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[323]~928_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[323]~1468_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[323]~928_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[323]~1468_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~7\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~8_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~9\);

-- Location: LCCOMB_X15_Y13_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~12_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~11\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[325]~926_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[325]~1466_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~11\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[325]~926_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[325]~1466_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~13\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[325]~926_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[325]~1466_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[325]~926_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[325]~1466_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~11\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~12_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~13\);

-- Location: LCCOMB_X17_Y12_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[292]~914\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[292]~914_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~8_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[292]~914_combout\);

-- Location: LCCOMB_X14_Y12_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[290]~916\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[290]~916_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~4_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[290]~916_combout\);

-- Location: LCCOMB_X16_Y13_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~8_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~7\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[291]~1459_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[291]~915_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~7\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[291]~1459_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[291]~915_combout\)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~9\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~7\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[291]~1459_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[291]~915_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[291]~1459_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[291]~915_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~7\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~8_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~9\);

-- Location: LCCOMB_X16_Y13_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~10_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~9\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[292]~1458_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[292]~914_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~9\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[292]~1458_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[292]~914_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~11\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[292]~1458_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[292]~914_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[292]~1458_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[292]~914_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~9\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~10_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~11\);

-- Location: LCCOMB_X19_Y12_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[358]~1475\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[358]~1475_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[325]~1466_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[325]~1466_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~10_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[358]~1475_combout\);

-- Location: LCCOMB_X19_Y12_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[391]~1485\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[391]~1485_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[358]~1475_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~12_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[358]~1475_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[391]~1485_combout\);

-- Location: LCCOMB_X19_Y12_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[424]~1496\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[424]~1496_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[391]~1485_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~14_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~14_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[391]~1485_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[424]~1496_combout\);

-- Location: LCCOMB_X16_Y12_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[356]~941\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[356]~941_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~8_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~8_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[356]~941_combout\);

-- Location: LCCOMB_X14_Y12_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[355]~942\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[355]~942_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~6_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~6_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[355]~942_combout\);

-- Location: LCCOMB_X14_Y12_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[354]~943\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[354]~943_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~4_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~4_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[354]~943_combout\);

-- Location: LCCOMB_X14_Y12_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[352]~947\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[352]~947_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~0_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~0_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[352]~947_combout\);

-- Location: LCCOMB_X15_Y12_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~2_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~1\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[352]~946_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[352]~947_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~1\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[352]~946_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[352]~947_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~3\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[352]~946_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[352]~947_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[352]~946_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[352]~947_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~1\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~2_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~3\);

-- Location: LCCOMB_X15_Y12_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~4_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~3\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[353]~945_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[353]~944_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~3\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[353]~945_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[353]~944_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~5\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[353]~945_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[353]~944_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[353]~945_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[353]~944_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~3\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~4_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~5\);

-- Location: LCCOMB_X15_Y12_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~6_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[354]~1479_combout\ & (((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~5\)))) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[354]~1479_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[354]~943_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~5\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[354]~943_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~5\) # (GND)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~7\ = CARRY(((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[354]~1479_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[354]~943_combout\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[354]~1479_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[354]~943_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~5\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~6_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~7\);

-- Location: LCCOMB_X15_Y12_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~10_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~9\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[356]~1477_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[356]~941_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~9\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[356]~1477_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[356]~941_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~11\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[356]~1477_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[356]~941_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[356]~1477_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[356]~941_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~9\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~10_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~11\);

-- Location: LCCOMB_X15_Y9_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[389]~955\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[389]~955_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~10_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~10_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[389]~955_combout\);

-- Location: LCCOMB_X15_Y9_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[387]~957\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[387]~957_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~6_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~6_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[387]~957_combout\);

-- Location: LCCOMB_X15_Y9_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[386]~1490\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[386]~1490_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[353]~944_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[353]~944_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~2_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[386]~1490_combout\);

-- Location: LCCOMB_X17_Y9_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[385]~960\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[385]~960_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~2_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~2_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[385]~960_combout\);

-- Location: LCCOMB_X17_Y12_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[384]~962\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[384]~962_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~0_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~0_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[384]~962_combout\);

-- Location: LCCOMB_X23_Y15_N0
\NoTMR_instance|Add1~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Add1~30_combout\ = (\NoTMR_instance|error_bit_seed\(15) & ((\NoTMR_instance|error_bit_seed\(16) & (\NoTMR_instance|Add1~29\ & VCC)) # (!\NoTMR_instance|error_bit_seed\(16) & (!\NoTMR_instance|Add1~29\)))) # 
-- (!\NoTMR_instance|error_bit_seed\(15) & ((\NoTMR_instance|error_bit_seed\(16) & (!\NoTMR_instance|Add1~29\)) # (!\NoTMR_instance|error_bit_seed\(16) & ((\NoTMR_instance|Add1~29\) # (GND)))))
-- \NoTMR_instance|Add1~31\ = CARRY((\NoTMR_instance|error_bit_seed\(15) & (!\NoTMR_instance|error_bit_seed\(16) & !\NoTMR_instance|Add1~29\)) # (!\NoTMR_instance|error_bit_seed\(15) & ((!\NoTMR_instance|Add1~29\) # (!\NoTMR_instance|error_bit_seed\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(15),
	datab => \NoTMR_instance|error_bit_seed\(16),
	datad => VCC,
	cin => \NoTMR_instance|Add1~29\,
	combout => \NoTMR_instance|Add1~30_combout\,
	cout => \NoTMR_instance|Add1~31\);

-- Location: LCCOMB_X23_Y15_N2
\NoTMR_instance|Add1~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Add1~32_combout\ = ((\NoTMR_instance|error_bit_seed\(17) $ (\NoTMR_instance|error_bit_seed\(16) $ (!\NoTMR_instance|Add1~31\)))) # (GND)
-- \NoTMR_instance|Add1~33\ = CARRY((\NoTMR_instance|error_bit_seed\(17) & ((\NoTMR_instance|error_bit_seed\(16)) # (!\NoTMR_instance|Add1~31\))) # (!\NoTMR_instance|error_bit_seed\(17) & (\NoTMR_instance|error_bit_seed\(16) & !\NoTMR_instance|Add1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(17),
	datab => \NoTMR_instance|error_bit_seed\(16),
	datad => VCC,
	cin => \NoTMR_instance|Add1~31\,
	combout => \NoTMR_instance|Add1~32_combout\,
	cout => \NoTMR_instance|Add1~33\);

-- Location: LCCOMB_X23_Y15_N4
\NoTMR_instance|Add1~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Add1~34_combout\ = (\NoTMR_instance|error_bit_seed\(18) & ((\NoTMR_instance|error_bit_seed\(17) & (\NoTMR_instance|Add1~33\ & VCC)) # (!\NoTMR_instance|error_bit_seed\(17) & (!\NoTMR_instance|Add1~33\)))) # 
-- (!\NoTMR_instance|error_bit_seed\(18) & ((\NoTMR_instance|error_bit_seed\(17) & (!\NoTMR_instance|Add1~33\)) # (!\NoTMR_instance|error_bit_seed\(17) & ((\NoTMR_instance|Add1~33\) # (GND)))))
-- \NoTMR_instance|Add1~35\ = CARRY((\NoTMR_instance|error_bit_seed\(18) & (!\NoTMR_instance|error_bit_seed\(17) & !\NoTMR_instance|Add1~33\)) # (!\NoTMR_instance|error_bit_seed\(18) & ((!\NoTMR_instance|Add1~33\) # (!\NoTMR_instance|error_bit_seed\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(18),
	datab => \NoTMR_instance|error_bit_seed\(17),
	datad => VCC,
	cin => \NoTMR_instance|Add1~33\,
	combout => \NoTMR_instance|Add1~34_combout\,
	cout => \NoTMR_instance|Add1~35\);

-- Location: LCCOMB_X16_Y9_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~0_combout\ = \NoTMR_instance|Add1~34_combout\ $ (VCC)
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~1\ = CARRY(\NoTMR_instance|Add1~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Add1~34_combout\,
	datad => VCC,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~0_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~1\);

-- Location: LCCOMB_X16_Y9_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~4_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~3\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[385]~959_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[385]~960_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~3\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[385]~959_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[385]~960_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~5\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[385]~959_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[385]~960_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[385]~959_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[385]~960_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~3\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~4_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~5\);

-- Location: LCCOMB_X16_Y9_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~12_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~11\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[389]~1487_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[389]~955_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~11\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[389]~1487_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[389]~955_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~13\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[389]~1487_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[389]~955_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[389]~1487_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[389]~955_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~11\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~12_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~13\);

-- Location: LCCOMB_X16_Y9_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~14_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~13\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[390]~1486_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[390]~954_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~13\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[390]~1486_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[390]~954_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~15\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[390]~1486_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[390]~954_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[390]~1486_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[390]~954_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~13\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~14_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~15\);

-- Location: LCCOMB_X16_Y9_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~16_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~15\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[391]~953_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[391]~1485_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~15\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[391]~953_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[391]~1485_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~17\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[391]~953_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[391]~1485_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[391]~953_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[391]~1485_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~15\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~16_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~17\);

-- Location: LCCOMB_X19_Y12_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[457]~1508\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[457]~1508_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[424]~1496_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[424]~1496_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~16_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[457]~1508_combout\);

-- Location: LCCOMB_X17_Y9_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[423]~969\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[423]~969_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~14_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~14_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[423]~969_combout\);

-- Location: LCCOMB_X17_Y9_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[422]~970\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[422]~970_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~12_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~12_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[422]~970_combout\);

-- Location: LCCOMB_X17_Y9_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[421]~971\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[421]~971_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~10_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~10_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[421]~971_combout\);

-- Location: LCCOMB_X15_Y9_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[419]~973\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[419]~973_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~6_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~6_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[419]~973_combout\);

-- Location: LCCOMB_X14_Y11_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[385]~959\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[385]~959_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\ & 
-- (\NoTMR_instance|Add1~38_combout\)) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Add1~38_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~0_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[385]~959_combout\);

-- Location: LCCOMB_X14_Y11_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[418]~1502\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[418]~1502_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[385]~959_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~2_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~2_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[385]~959_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[418]~1502_combout\);

-- Location: LCCOMB_X17_Y9_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[416]~978\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[416]~978_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~0_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~0_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[416]~978_combout\);

-- Location: LCCOMB_X16_Y10_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~0_combout\ = \NoTMR_instance|Add1~32_combout\ $ (VCC)
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~1\ = CARRY(\NoTMR_instance|Add1~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Add1~32_combout\,
	datad => VCC,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~0_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~1\);

-- Location: LCCOMB_X16_Y10_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~4_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~3\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[417]~976_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[417]~975_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~3\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[417]~976_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[417]~975_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~5\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[417]~976_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[417]~975_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[417]~976_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[417]~975_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~3\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~4_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~5\);

-- Location: LCCOMB_X16_Y10_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~6_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[418]~974_combout\ & (((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~5\)))) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[418]~974_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[418]~1502_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~5\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[418]~1502_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~5\) # (GND)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~7\ = CARRY(((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[418]~974_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[418]~1502_combout\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[418]~974_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[418]~1502_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~5\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~6_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~7\);

-- Location: LCCOMB_X16_Y10_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~14_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~13\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[422]~1498_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[422]~970_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~13\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[422]~1498_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[422]~970_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~15\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[422]~1498_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[422]~970_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[422]~1498_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[422]~970_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~13\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~14_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~15\);

-- Location: LCCOMB_X16_Y10_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~16_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~15\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[423]~1497_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[423]~969_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~15\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[423]~1497_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[423]~969_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~17\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[423]~1497_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[423]~969_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[423]~1497_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[423]~969_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~15\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~16_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~17\);

-- Location: LCCOMB_X15_Y10_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[456]~985\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[456]~985_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~16_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[456]~985_combout\);

-- Location: LCCOMB_X17_Y12_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[455]~986\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[455]~986_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~14_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~14_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[455]~986_combout\);

-- Location: LCCOMB_X17_Y11_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[452]~989\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[452]~989_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~8_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~8_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[452]~989_combout\);

-- Location: LCCOMB_X17_Y11_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[451]~990\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[451]~990_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~6_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~6_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[451]~990_combout\);

-- Location: LCCOMB_X15_Y11_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[450]~1515\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[450]~1515_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[417]~975_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~2_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~2_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[417]~975_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[450]~1515_combout\);

-- Location: LCCOMB_X15_Y10_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[449]~992\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[449]~992_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\ & 
-- ((\NoTMR_instance|Add1~34_combout\))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\ & (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~0_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	datad => \NoTMR_instance|Add1~34_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[449]~992_combout\);

-- Location: LCCOMB_X16_Y11_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[448]~994\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[448]~994_combout\ = (\NoTMR_instance|Add1~32_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Add1~32_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[448]~994_combout\);

-- Location: LCCOMB_X17_Y11_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~0_combout\ = \NoTMR_instance|Add1~30_combout\ $ (VCC)
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~1\ = CARRY(\NoTMR_instance|Add1~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Add1~30_combout\,
	datad => VCC,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~0_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~1\);

-- Location: LCCOMB_X17_Y11_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~2_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~1\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[448]~995_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[448]~994_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~1\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[448]~995_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[448]~994_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~3\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[448]~995_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[448]~994_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[448]~995_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[448]~994_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~1\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~2_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~3\);

-- Location: LCCOMB_X17_Y11_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~4_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~3\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[449]~993_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[449]~992_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~3\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[449]~993_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[449]~992_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~5\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[449]~993_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[449]~992_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[449]~993_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[449]~992_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~3\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~4_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~5\);

-- Location: LCCOMB_X17_Y11_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~8_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~7\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[451]~1514_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[451]~990_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~7\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[451]~1514_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[451]~990_combout\)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~9\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~7\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[451]~1514_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[451]~990_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[451]~1514_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[451]~990_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~7\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~8_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~9\);

-- Location: LCCOMB_X17_Y11_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~10_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~9\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[452]~1513_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[452]~989_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~9\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[452]~1513_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[452]~989_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~11\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[452]~1513_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[452]~989_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[452]~1513_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[452]~989_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~9\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~10_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~11\);

-- Location: LCCOMB_X17_Y11_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~12_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~11\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[453]~988_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[453]~1512_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~11\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[453]~988_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[453]~1512_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~13\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[453]~988_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[453]~1512_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[453]~988_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[453]~1512_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~11\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~12_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~13\);

-- Location: LCCOMB_X17_Y11_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~14_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~13\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[454]~987_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[454]~1511_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~13\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[454]~987_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[454]~1511_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~15\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[454]~987_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[454]~1511_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[454]~987_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[454]~1511_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~13\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~14_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~15\);

-- Location: LCCOMB_X17_Y10_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~20_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~19\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[457]~984_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[457]~1508_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~19\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[457]~984_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[457]~1508_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~21\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[457]~984_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[457]~1508_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[457]~984_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[457]~1508_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~19\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~20_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~21\);

-- Location: LCCOMB_X17_Y10_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~22_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~21\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[458]~983_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[458]~1507_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~21\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[458]~983_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[458]~1507_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~23\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[458]~983_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[458]~1507_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[458]~983_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[458]~1507_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~21\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~22_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~23\);

-- Location: LCCOMB_X14_Y10_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[491]~1000\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[491]~1000_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~22_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~22_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[491]~1000_combout\);

-- Location: LCCOMB_X16_Y11_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[490]~1001\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[490]~1001_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~20_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[490]~1001_combout\);

-- Location: LCCOMB_X14_Y10_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[489]~1002\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[489]~1002_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~18_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~18_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[489]~1002_combout\);

-- Location: LCCOMB_X16_Y14_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[455]~1510\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[455]~1510_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[422]~1498_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[422]~1498_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~12_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[455]~1510_combout\);

-- Location: LCCOMB_X16_Y14_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[488]~1523\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[488]~1523_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[455]~1510_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[455]~1510_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~14_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[488]~1523_combout\);

-- Location: LCCOMB_X17_Y11_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[485]~1006\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[485]~1006_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~10_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~10_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[485]~1006_combout\);

-- Location: LCCOMB_X17_Y11_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[484]~1007\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[484]~1007_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~8_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~8_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[484]~1007_combout\);

-- Location: LCCOMB_X16_Y11_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[482]~1009\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[482]~1009_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~4_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[482]~1009_combout\);

-- Location: LCCOMB_X19_Y9_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[480]~1013\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[480]~1013_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~0_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~0_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[480]~1013_combout\);

-- Location: LCCOMB_X31_Y11_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[770]~1216\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[770]~1216_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~4_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~4_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[770]~1216_combout\);

-- Location: LCCOMB_X31_Y14_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[769]~1217\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[769]~1217_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & 
-- ((\NoTMR_instance|Add1~14_combout\))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~0_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	datac => \NoTMR_instance|Add1~14_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[769]~1217_combout\);

-- Location: LCCOMB_X23_Y16_N10
\NoTMR_instance|Add1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Add1~8_combout\ = ((\NoTMR_instance|error_bit_seed\(5) $ (\NoTMR_instance|error_bit_seed\(4) $ (!\NoTMR_instance|Add1~7\)))) # (GND)
-- \NoTMR_instance|Add1~9\ = CARRY((\NoTMR_instance|error_bit_seed\(5) & ((\NoTMR_instance|error_bit_seed\(4)) # (!\NoTMR_instance|Add1~7\))) # (!\NoTMR_instance|error_bit_seed\(5) & (\NoTMR_instance|error_bit_seed\(4) & !\NoTMR_instance|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(5),
	datab => \NoTMR_instance|error_bit_seed\(4),
	datad => VCC,
	cin => \NoTMR_instance|Add1~7\,
	combout => \NoTMR_instance|Add1~8_combout\,
	cout => \NoTMR_instance|Add1~9\);

-- Location: LCCOMB_X23_Y16_N12
\NoTMR_instance|Add1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Add1~10_combout\ = (\NoTMR_instance|error_bit_seed\(6) & ((\NoTMR_instance|error_bit_seed\(5) & (\NoTMR_instance|Add1~9\ & VCC)) # (!\NoTMR_instance|error_bit_seed\(5) & (!\NoTMR_instance|Add1~9\)))) # (!\NoTMR_instance|error_bit_seed\(6) 
-- & ((\NoTMR_instance|error_bit_seed\(5) & (!\NoTMR_instance|Add1~9\)) # (!\NoTMR_instance|error_bit_seed\(5) & ((\NoTMR_instance|Add1~9\) # (GND)))))
-- \NoTMR_instance|Add1~11\ = CARRY((\NoTMR_instance|error_bit_seed\(6) & (!\NoTMR_instance|error_bit_seed\(5) & !\NoTMR_instance|Add1~9\)) # (!\NoTMR_instance|error_bit_seed\(6) & ((!\NoTMR_instance|Add1~9\) # (!\NoTMR_instance|error_bit_seed\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(6),
	datab => \NoTMR_instance|error_bit_seed\(5),
	datad => VCC,
	cin => \NoTMR_instance|Add1~9\,
	combout => \NoTMR_instance|Add1~10_combout\,
	cout => \NoTMR_instance|Add1~11\);

-- Location: LCCOMB_X32_Y11_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~0_combout\ = \NoTMR_instance|Add1~10_combout\ $ (VCC)
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~1\ = CARRY(\NoTMR_instance|Add1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Add1~10_combout\,
	datad => VCC,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~0_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~1\);

-- Location: LCCOMB_X32_Y11_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~2_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~1\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[768]~1219_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[768]~1220_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~1\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[768]~1219_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[768]~1220_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~3\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[768]~1219_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[768]~1220_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[768]~1219_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[768]~1220_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~1\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~2_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~3\);

-- Location: LCCOMB_X32_Y11_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~8_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~7\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[771]~1215_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[771]~1699_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~7\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[771]~1215_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[771]~1699_combout\)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~9\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~7\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[771]~1215_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[771]~1699_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[771]~1215_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[771]~1699_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~7\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~8_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~9\);

-- Location: LCCOMB_X33_Y14_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[804]~1242\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[804]~1242_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~8_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[804]~1242_combout\);

-- Location: LCCOMB_X33_Y14_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[802]~1244\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[802]~1244_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~4_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~4_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[802]~1244_combout\);

-- Location: LCCOMB_X31_Y11_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[801]~1246\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[801]~1246_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~2_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[801]~1246_combout\);

-- Location: LCCOMB_X33_Y14_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[800]~1248\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[800]~1248_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~0_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~0_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[800]~1248_combout\);

-- Location: LCCOMB_X32_Y14_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~6_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[802]~1724_combout\ & (((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~5\)))) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[802]~1724_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[802]~1244_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~5\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[802]~1244_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~5\) # (GND)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~7\ = CARRY(((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[802]~1724_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[802]~1244_combout\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[802]~1724_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[802]~1244_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~5\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~6_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~7\);

-- Location: LCCOMB_X32_Y14_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~8_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~7\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[803]~1243_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[803]~1723_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~7\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[803]~1243_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[803]~1723_combout\)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~9\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~7\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[803]~1243_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[803]~1723_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[803]~1243_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[803]~1723_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~7\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~8_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~9\);

-- Location: LCCOMB_X32_Y14_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~10_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~9\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[804]~1722_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[804]~1242_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~9\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[804]~1722_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[804]~1242_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~11\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[804]~1722_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[804]~1242_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[804]~1722_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[804]~1242_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~9\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~10_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~11\);

-- Location: LCCOMB_X29_Y16_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[870]~1771\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[870]~1771_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[837]~1746_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~10_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[837]~1746_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~10_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[870]~1771_combout\);

-- Location: LCCOMB_X29_Y16_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[903]~1797\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[903]~1797_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[870]~1771_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~12_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~12_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[870]~1771_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[903]~1797_combout\);

-- Location: LCCOMB_X31_Y14_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[835]~1272\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[835]~1272_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~6_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~6_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[835]~1272_combout\);

-- Location: LCCOMB_X30_Y15_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[833]~1274\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[833]~1274_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & 
-- ((\NoTMR_instance|Add1~10_combout\))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~0_combout\,
	datab => \NoTMR_instance|Add1~10_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[833]~1274_combout\);

-- Location: LCCOMB_X31_Y15_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[832]~1276\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[832]~1276_combout\ = (\NoTMR_instance|Add1~8_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Add1~8_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[832]~1276_combout\);

-- Location: LCCOMB_X30_Y14_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~2_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~1\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[832]~1277_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[832]~1276_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~1\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[832]~1277_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[832]~1276_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~3\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[832]~1277_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[832]~1276_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[832]~1277_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[832]~1276_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~1\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~2_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~3\);

-- Location: LCCOMB_X30_Y14_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~4_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~3\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[833]~1275_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[833]~1274_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~3\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[833]~1275_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[833]~1274_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~5\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[833]~1275_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[833]~1274_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[833]~1275_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[833]~1274_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~3\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~4_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~5\);

-- Location: LCCOMB_X30_Y14_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~6_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[834]~1273_combout\ & (((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~5\)))) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[834]~1273_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[834]~1749_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~5\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[834]~1749_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~5\) # (GND)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~7\ = CARRY(((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[834]~1273_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[834]~1749_combout\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[834]~1273_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[834]~1749_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~5\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~6_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~7\);

-- Location: LCCOMB_X30_Y14_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~8_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~7\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[835]~1748_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[835]~1272_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~7\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[835]~1748_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[835]~1272_combout\)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~9\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~7\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[835]~1748_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[835]~1272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[835]~1748_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[835]~1272_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~7\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~8_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~9\);

-- Location: LCCOMB_X30_Y15_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[868]~1301\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[868]~1301_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~8_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~8_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[868]~1301_combout\);

-- Location: LCCOMB_X30_Y16_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[866]~1303\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[866]~1303_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~4_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[866]~1303_combout\);

-- Location: LCCOMB_X30_Y15_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[865]~1305\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[865]~1305_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~2_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~2_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[865]~1305_combout\);

-- Location: LCCOMB_X29_Y14_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~6_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[866]~1775_combout\ & (((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~5\)))) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[866]~1775_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[866]~1303_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~5\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[866]~1303_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~5\) # (GND)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~7\ = CARRY(((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[866]~1775_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[866]~1303_combout\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[866]~1775_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[866]~1303_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~5\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~6_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~7\);

-- Location: LCCOMB_X29_Y14_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~8_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~7\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[867]~1774_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[867]~1302_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~7\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[867]~1774_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[867]~1302_combout\)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~9\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~7\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[867]~1774_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[867]~1302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[867]~1774_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[867]~1302_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~7\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~8_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~9\);

-- Location: LCCOMB_X29_Y14_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~10_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~9\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[868]~1773_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[868]~1301_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~9\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[868]~1773_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[868]~1301_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~11\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[868]~1773_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[868]~1301_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[868]~1773_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[868]~1301_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~9\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~10_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~11\);

-- Location: LCCOMB_X33_Y14_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[901]~1331\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[901]~1331_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~10_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~10_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[901]~1331_combout\);

-- Location: LCCOMB_X30_Y15_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[899]~1333\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[899]~1333_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~6_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[899]~1333_combout\);

-- Location: LCCOMB_X27_Y14_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~8_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~7\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[899]~1801_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[899]~1333_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~7\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[899]~1801_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[899]~1333_combout\)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~9\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~7\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[899]~1801_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[899]~1333_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[899]~1801_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[899]~1333_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~7\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~8_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~9\);

-- Location: LCCOMB_X27_Y14_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~10_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~9\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[900]~1800_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[900]~1332_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~9\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[900]~1800_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[900]~1332_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~11\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[900]~1800_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[900]~1332_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[900]~1800_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[900]~1332_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~9\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~10_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~11\);

-- Location: LCCOMB_X27_Y14_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~14_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~13\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[902]~1330_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[902]~1798_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~13\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[902]~1330_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[902]~1798_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~15\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[902]~1330_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[902]~1798_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[902]~1330_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[902]~1798_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~13\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~14_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~15\);

-- Location: LCCOMB_X27_Y14_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~16_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~15\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[903]~1329_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[903]~1797_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~15\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[903]~1329_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[903]~1797_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~17\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[903]~1329_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[903]~1797_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[903]~1329_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[903]~1797_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~15\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~16_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~17\);

-- Location: LCCOMB_X28_Y16_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[936]~1360\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[936]~1360_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~16_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~16_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[936]~1360_combout\);

-- Location: LCCOMB_X28_Y11_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~0_combout\ = \NoTMR_instance|Add1~14_combout\ $ (VCC)
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~1\ = CARRY(\NoTMR_instance|Add1~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Add1~14_combout\,
	datad => VCC,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~0_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~1\);

-- Location: LCCOMB_X29_Y11_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[736]~1193\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[736]~1193_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~0_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~0_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[736]~1193_combout\);

-- Location: LCCOMB_X30_Y11_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~0_combout\ = \NoTMR_instance|Add1~12_combout\ $ (VCC)
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~1\ = CARRY(\NoTMR_instance|Add1~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Add1~12_combout\,
	datad => VCC,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~0_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~1\);

-- Location: LCCOMB_X30_Y11_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~2_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~1\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[736]~1192_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[736]~1193_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~1\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[736]~1192_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[736]~1193_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~3\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[736]~1192_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[736]~1193_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[736]~1192_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[736]~1193_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~1\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~2_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~3\);

-- Location: LCCOMB_X31_Y14_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[802]~1724\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[802]~1724_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[769]~1217_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~2_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[769]~1217_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[802]~1724_combout\);

-- Location: LCCOMB_X31_Y14_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[835]~1748\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[835]~1748_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[802]~1724_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~4_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~4_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[802]~1724_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[835]~1748_combout\);

-- Location: LCCOMB_X31_Y14_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[868]~1773\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[868]~1773_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[835]~1748_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~6_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~6_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[835]~1748_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[868]~1773_combout\);

-- Location: LCCOMB_X31_Y14_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[901]~1799\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[901]~1799_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[868]~1773_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~8_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~8_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[868]~1773_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[901]~1799_combout\);

-- Location: LCCOMB_X31_Y14_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[934]~1826\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[934]~1826_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[901]~1799_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[901]~1799_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~10_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[934]~1826_combout\);

-- Location: LCCOMB_X27_Y17_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[933]~1363\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[933]~1363_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~10_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~10_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[933]~1363_combout\);

-- Location: LCCOMB_X29_Y16_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[932]~1364\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[932]~1364_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~8_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~8_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[932]~1364_combout\);

-- Location: LCCOMB_X27_Y16_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~8_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~7\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[931]~1365_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[931]~1829_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~7\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[931]~1365_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[931]~1829_combout\)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~9\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~7\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[931]~1365_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[931]~1829_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[931]~1365_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[931]~1829_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~7\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~8_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~9\);

-- Location: LCCOMB_X27_Y16_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~10_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~9\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[932]~1828_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[932]~1364_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~9\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[932]~1828_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[932]~1364_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~11\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[932]~1828_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[932]~1364_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[932]~1828_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[932]~1364_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~9\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~10_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~11\);

-- Location: LCCOMB_X27_Y16_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~14_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~13\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[934]~1362_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[934]~1826_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~13\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[934]~1362_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[934]~1826_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~15\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[934]~1362_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[934]~1826_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[934]~1362_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[934]~1826_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~13\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~14_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~15\);

-- Location: LCCOMB_X27_Y16_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~16_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~15\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[935]~1825_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[935]~1361_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~15\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[935]~1825_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[935]~1361_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~17\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[935]~1825_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[935]~1361_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[935]~1825_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[935]~1361_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~15\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~16_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~17\);

-- Location: LCCOMB_X27_Y16_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~18_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~17\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[936]~1824_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[936]~1360_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~17\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[936]~1824_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[936]~1360_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~19\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[936]~1824_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[936]~1360_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[936]~1824_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[936]~1360_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~17\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~18_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~19\);

-- Location: LCCOMB_X29_Y16_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[969]~1396\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[969]~1396_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~18_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~18_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[969]~1396_combout\);

-- Location: LCCOMB_X31_Y14_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[967]~1398\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[967]~1398_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~14_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~14_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[967]~1398_combout\);

-- Location: LCCOMB_X24_Y17_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[965]~1400\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[965]~1400_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~10_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[965]~1400_combout\);

-- Location: LCCOMB_X24_Y17_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~8_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~7\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[963]~1858_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[963]~1402_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~7\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[963]~1858_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[963]~1402_combout\)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~9\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~7\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[963]~1858_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[963]~1402_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[963]~1858_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[963]~1402_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~7\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~8_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~9\);

-- Location: LCCOMB_X24_Y17_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~10_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~9\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[964]~1857_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[964]~1401_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~9\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[964]~1857_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[964]~1401_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~11\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[964]~1857_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[964]~1401_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[964]~1857_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[964]~1401_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~9\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~10_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~11\);

-- Location: LCCOMB_X24_Y17_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~14_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~13\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[966]~1399_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[966]~1855_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~13\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[966]~1399_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[966]~1855_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~15\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[966]~1399_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[966]~1855_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[966]~1399_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[966]~1855_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~13\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~14_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~15\);

-- Location: LCCOMB_X24_Y16_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~18_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~17\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[968]~1853_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[968]~1397_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~17\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[968]~1853_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[968]~1397_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~19\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[968]~1853_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[968]~1397_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[968]~1853_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[968]~1397_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~17\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~18_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~19\);

-- Location: LCCOMB_X24_Y16_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~20_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~19\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[969]~1852_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[969]~1396_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~19\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[969]~1852_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[969]~1396_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~21\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[969]~1852_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[969]~1396_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[969]~1852_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[969]~1396_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~19\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~20_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~21\);

-- Location: LCCOMB_X29_Y16_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1002]~1428\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1002]~1428_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[969]~1852_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[969]~1396_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[969]~1852_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[969]~1396_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~20_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1002]~1428_combout\);

-- Location: LCCOMB_X30_Y22_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~0_combout\ = \NoTMR_instance|fault_tact_seed\(0) $ (GND)
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~1\ = CARRY(!\NoTMR_instance|fault_tact_seed\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|fault_tact_seed\(0),
	datad => VCC,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~0_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~1\);

-- Location: LCCOMB_X31_Y27_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~32_combout\ = (\NoTMR_instance|Mult0|auto_generated|op_1~26_combout\ & (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~31\ $ (GND))) # 
-- (!\NoTMR_instance|Mult0|auto_generated|op_1~26_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~31\ & VCC))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~33\ = CARRY((\NoTMR_instance|Mult0|auto_generated|op_1~26_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|op_1~26_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~31\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~32_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~33\);

-- Location: LCCOMB_X31_Y27_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ = !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~33\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~33\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\);

-- Location: LCCOMB_X31_Y27_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[560]~1560\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[560]~1560_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & 
-- ((\NoTMR_instance|Mult0|auto_generated|op_1~24_combout\))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~30_combout\,
	datab => \NoTMR_instance|Mult0|auto_generated|op_1~24_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[560]~1560_combout\);

-- Location: LCCOMB_X28_Y23_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~0_combout\ = \NoTMR_instance|Mult0|auto_generated|w473w\(1) $ (VCC)
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~1\ = CARRY(\NoTMR_instance|Mult0|auto_generated|w473w\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|w473w\(1),
	datad => VCC,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~0_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~1\);

-- Location: LCCOMB_X28_Y20_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[957]~1502\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[957]~1502_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[924]~1475_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~56_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~56_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[924]~1475_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[957]~1502_combout\);

-- Location: LCCOMB_X21_Y22_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[791]~1027\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[791]~1027_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~46_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[791]~1027_combout\);

-- Location: LCCOMB_X21_Y21_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[864]~1135\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[864]~1135_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~0_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~0_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[864]~1135_combout\);

-- Location: LCCOMB_X24_Y21_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~0_combout\ = \NoTMR_instance|Mult0|auto_generated|w473w\(3) $ (VCC)
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~1\ = CARRY(\NoTMR_instance|Mult0|auto_generated|w473w\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mult0|auto_generated|w473w\(3),
	datad => VCC,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~0_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~1\);

-- Location: LCCOMB_X24_Y21_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~2_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~1\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[864]~1134_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[864]~1135_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~1\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[864]~1134_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[864]~1135_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~3\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[864]~1134_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[864]~1135_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[864]~1134_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[864]~1135_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~1\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~2_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~3\);

-- Location: LCCOMB_X28_Y21_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[931]~1192\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[931]~1192_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~6_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~6_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[931]~1192_combout\);

-- Location: LCCOMB_X27_Y19_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[930]~1193\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[930]~1193_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~4_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~4_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[930]~1193_combout\);

-- Location: LCCOMB_X27_Y19_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[929]~1587\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[929]~1587_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & 
-- ((\NoTMR_instance|Mult0|auto_generated|w473w\(3)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~0_combout\,
	datab => \NoTMR_instance|Mult0|auto_generated|w473w\(3),
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[929]~1587_combout\);

-- Location: LCCOMB_X28_Y23_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~2_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~1\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[928]~1195_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[928]~1196_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~1\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[928]~1195_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[928]~1196_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~3\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[928]~1195_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[928]~1196_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[928]~1195_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[928]~1196_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~1\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~2_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~3\);

-- Location: LCCOMB_X28_Y23_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~4_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~3\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[929]~1194_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[929]~1587_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~3\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[929]~1194_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[929]~1587_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~5\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[929]~1194_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[929]~1587_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[929]~1194_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[929]~1587_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~3\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~4_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~5\);

-- Location: LCCOMB_X28_Y23_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~8_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~7\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[931]~1528_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[931]~1192_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~7\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[931]~1528_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[931]~1192_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~9\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[931]~1528_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[931]~1192_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[931]~1528_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[931]~1192_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~7\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~8_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~9\);

-- Location: LCCOMB_X29_Y22_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[964]~1225\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[964]~1225_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~8_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~8_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[964]~1225_combout\);

-- Location: LCCOMB_X30_Y22_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~2_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~1\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[960]~1197_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[960]~1198_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~1\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[960]~1197_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[960]~1198_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~3\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[960]~1197_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[960]~1198_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[960]~1197_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[960]~1198_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~1\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~2_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~3\);

-- Location: LCCOMB_X30_Y22_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~4_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~3\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[961]~1588_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[961]~1228_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~3\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[961]~1588_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[961]~1228_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~5\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[961]~1588_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[961]~1228_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[961]~1588_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[961]~1228_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~3\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~4_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~5\);

-- Location: LCCOMB_X30_Y22_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~8_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~7\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[963]~1226_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[963]~1557_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~7\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[963]~1226_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[963]~1557_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~9\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[963]~1226_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[963]~1557_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[963]~1226_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[963]~1557_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~7\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~8_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~9\);

-- Location: LCCOMB_X30_Y22_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~10_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[964]~1556_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~9\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[964]~1556_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[964]~1225_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~9\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[964]~1225_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~9\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~11\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[964]~1556_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[964]~1225_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[964]~1556_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[964]~1225_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~9\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~10_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~11\);

-- Location: LCCOMB_X30_Y22_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[997]~1234\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[997]~1234_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[964]~1556_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[964]~1225_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[964]~1556_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[964]~1225_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~10_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[997]~1234_combout\);

-- Location: LCCOMB_X31_Y20_N10
\NoTMR_instance|temp_fault_tact_generated~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|temp_fault_tact_generated~0_combout\ = !\NoTMR_instance|Equal25~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Equal25~20_combout\,
	combout => \NoTMR_instance|temp_fault_tact_generated~0_combout\);

-- Location: FF_X31_Y20_N11
\NoTMR_instance|temp_fault_tact_generated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|temp_fault_tact_generated~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|temp_fault_tact_generated~q\);

-- Location: FF_X30_Y22_N7
\NoTMR_instance|fault_tact_seed[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[997]~1234_combout\,
	ena => \NoTMR_instance|ALT_INV_temp_fault_tact_generated~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|fault_tact_seed\(5));

-- Location: LCCOMB_X31_Y28_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~0_combout\ = \NoTMR_instance|Mult0|auto_generated|w473w\(15) $ (VCC)
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~1\ = CARRY(\NoTMR_instance|Mult0|auto_generated|w473w\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|w473w\(15),
	datad => VCC,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~0_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~1\);

-- Location: LCCOMB_X31_Y28_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~2_combout\ = (\NoTMR_instance|Mult0|auto_generated|w473w\(16) & (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~1\ & VCC)) # (!\NoTMR_instance|Mult0|auto_generated|w473w\(16) & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~1\))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~3\ = CARRY((!\NoTMR_instance|Mult0|auto_generated|w473w\(16) & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|w473w\(16),
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~1\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~2_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~3\);

-- Location: LCCOMB_X32_Y28_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[513]~869\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[513]~869_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~2_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~2_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[513]~869_combout\);

-- Location: LCCOMB_X30_Y28_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~0_combout\ = \NoTMR_instance|Mult0|auto_generated|w473w\(14) $ (VCC)
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~1\ = CARRY(\NoTMR_instance|Mult0|auto_generated|w473w\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mult0|auto_generated|w473w\(14),
	datad => VCC,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~0_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~1\);

-- Location: LCCOMB_X30_Y28_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~2_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~1\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[512]~871_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[512]~870_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~1\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[512]~871_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[512]~870_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~3\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[512]~871_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[512]~870_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[512]~871_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[512]~870_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~1\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~2_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~3\);

-- Location: LCCOMB_X30_Y28_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~4_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~3\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[513]~868_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[513]~869_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~3\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[513]~868_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[513]~869_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~5\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[513]~868_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[513]~869_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[513]~868_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[513]~869_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~3\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~4_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~5\);

-- Location: LCCOMB_X29_Y27_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[546]~887\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[546]~887_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~4_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[546]~887_combout\);

-- Location: LCCOMB_X29_Y26_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[544]~890\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[544]~890_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~0_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[544]~890_combout\);

-- Location: LCCOMB_X30_Y26_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~0_combout\ = \NoTMR_instance|Mult0|auto_generated|w473w\(13) $ (VCC)
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~1\ = CARRY(\NoTMR_instance|Mult0|auto_generated|w473w\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|w473w\(13),
	datad => VCC,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~0_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~1\);

-- Location: LCCOMB_X30_Y26_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~2_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~1\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[544]~889_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[544]~890_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~1\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[544]~889_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[544]~890_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~3\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[544]~889_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[544]~890_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[544]~889_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[544]~890_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~1\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~2_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~3\);

-- Location: LCCOMB_X30_Y26_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~4_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~3\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[545]~1575_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[545]~888_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~3\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[545]~1575_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[545]~888_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~5\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[545]~1575_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[545]~888_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[545]~1575_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[545]~888_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~3\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~4_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~5\);

-- Location: LCCOMB_X30_Y26_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~6_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~5\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[546]~1574_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[546]~887_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~5\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[546]~1574_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[546]~887_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~7\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[546]~1574_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[546]~887_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[546]~1574_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[546]~887_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~5\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~6_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~7\);

-- Location: LCCOMB_X29_Y26_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[612]~1292\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[612]~1292_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[579]~1275_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~6_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[579]~1275_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~6_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[612]~1292_combout\);

-- Location: LCCOMB_X29_Y26_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[610]~928\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[610]~928_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~4_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[610]~928_combout\);

-- Location: LCCOMB_X32_Y26_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[576]~910\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[576]~910_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~0_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[576]~910_combout\);

-- Location: LCCOMB_X32_Y26_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~2_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~1\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[576]~909_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[576]~910_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~1\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[576]~909_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[576]~910_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~3\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[576]~909_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[576]~910_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[576]~909_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[576]~910_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~1\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~2_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~3\);

-- Location: LCCOMB_X32_Y26_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[609]~929\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[609]~929_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~2_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[609]~929_combout\);

-- Location: LCCOMB_X28_Y26_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~0_combout\ = \NoTMR_instance|Mult0|auto_generated|w473w\(11) $ (VCC)
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~1\ = CARRY(\NoTMR_instance|Mult0|auto_generated|w473w\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mult0|auto_generated|w473w\(11),
	datad => VCC,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~0_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~1\);

-- Location: LCCOMB_X28_Y26_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~2_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~1\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[608]~931_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[608]~930_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~1\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[608]~931_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[608]~930_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~3\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[608]~931_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[608]~930_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[608]~931_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[608]~930_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~1\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~2_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~3\);

-- Location: LCCOMB_X28_Y26_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~8_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~7\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[611]~927_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[611]~1293_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~7\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[611]~927_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[611]~1293_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~9\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[611]~927_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[611]~1293_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[611]~927_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[611]~1293_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~7\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~8_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~9\);

-- Location: LCCOMB_X28_Y26_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~10_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[612]~926_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~9\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[612]~926_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[612]~1292_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~9\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[612]~1292_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~9\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~11\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[612]~926_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[612]~1292_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[612]~926_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[612]~1292_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~9\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~10_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~11\);

-- Location: LCCOMB_X27_Y26_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[645]~947\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[645]~947_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~10_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~10_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[645]~947_combout\);

-- Location: LCCOMB_X27_Y26_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[644]~948\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[644]~948_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~8_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[644]~948_combout\);

-- Location: LCCOMB_X31_Y26_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[642]~1313\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[642]~1313_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[609]~1577_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~2_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[609]~1577_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~2_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[642]~1313_combout\);

-- Location: LCCOMB_X26_Y26_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[640]~952\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[640]~952_combout\ = (\NoTMR_instance|Mult0|auto_generated|w473w\(11) & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mult0|auto_generated|w473w\(11),
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[640]~952_combout\);

-- Location: LCCOMB_X26_Y26_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~0_combout\ = \NoTMR_instance|Mult0|auto_generated|w473w\(10) $ (VCC)
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~1\ = CARRY(\NoTMR_instance|Mult0|auto_generated|w473w\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mult0|auto_generated|w473w\(10),
	datad => VCC,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~0_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~1\);

-- Location: LCCOMB_X26_Y26_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~4_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~3\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[641]~1578_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[641]~951_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~3\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[641]~1578_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[641]~951_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~5\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[641]~1578_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[641]~951_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[641]~1578_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[641]~951_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~3\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~4_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~5\);

-- Location: LCCOMB_X26_Y26_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~10_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[644]~1311_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~9\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[644]~1311_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[644]~948_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~9\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[644]~948_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~9\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~11\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[644]~1311_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[644]~948_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[644]~1311_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[644]~948_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~9\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~10_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~11\);

-- Location: LCCOMB_X26_Y26_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~12_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~11\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[645]~1310_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[645]~947_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~11\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[645]~1310_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[645]~947_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~13\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[645]~1310_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[645]~947_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[645]~1310_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[645]~947_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~11\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~12_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~13\);

-- Location: LCCOMB_X27_Y25_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[711]~1349\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[711]~1349_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[678]~1329_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~12_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[678]~1329_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~12_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[711]~1349_combout\);

-- Location: LCCOMB_X23_Y23_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[744]~1370\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[744]~1370_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[711]~1349_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~14_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~14_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[711]~1349_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[744]~1370_combout\);

-- Location: LCCOMB_X26_Y27_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[677]~970\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[677]~970_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~10_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[677]~970_combout\);

-- Location: LCCOMB_X26_Y26_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[675]~1332\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[675]~1332_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[642]~1313_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~4_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~4_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[642]~1313_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[675]~1332_combout\);

-- Location: LCCOMB_X24_Y26_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[674]~973\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[674]~973_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~4_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[674]~973_combout\);

-- Location: LCCOMB_X24_Y27_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[672]~975\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[672]~975_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mult0|auto_generated|w473w\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mult0|auto_generated|w473w\(10),
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[672]~975_combout\);

-- Location: LCCOMB_X24_Y27_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~0_combout\ = \NoTMR_instance|Mult0|auto_generated|w473w\(9) $ (VCC)
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~1\ = CARRY(\NoTMR_instance|Mult0|auto_generated|w473w\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mult0|auto_generated|w473w\(9),
	datad => VCC,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~0_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~1\);

-- Location: LCCOMB_X24_Y27_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~2_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~1\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[672]~976_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[672]~975_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~1\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[672]~976_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[672]~975_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~3\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[672]~976_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[672]~975_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[672]~976_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[672]~975_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~1\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~2_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~3\);

-- Location: LCCOMB_X24_Y27_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~4_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~3\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[673]~974_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[673]~1579_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~3\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[673]~974_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[673]~1579_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~5\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[673]~974_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[673]~1579_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[673]~974_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[673]~1579_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~3\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~4_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~5\);

-- Location: LCCOMB_X24_Y27_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~6_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~5\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[674]~1333_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[674]~973_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~5\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[674]~1333_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[674]~973_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~7\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[674]~1333_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[674]~973_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[674]~1333_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[674]~973_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~5\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~6_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~7\);

-- Location: LCCOMB_X24_Y27_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~8_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~7\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[675]~972_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[675]~1332_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~7\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[675]~972_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[675]~1332_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~9\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[675]~972_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[675]~1332_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[675]~972_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[675]~1332_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~7\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~8_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~9\);

-- Location: LCCOMB_X24_Y27_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~10_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[676]~971_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~9\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[676]~971_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[676]~1331_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~9\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[676]~1331_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~9\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~11\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[676]~971_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[676]~1331_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[676]~971_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[676]~1331_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~9\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~10_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~11\);

-- Location: LCCOMB_X24_Y27_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~12_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~11\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[677]~1330_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[677]~970_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~11\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[677]~1330_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[677]~970_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~13\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[677]~1330_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[677]~970_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[677]~1330_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[677]~970_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~11\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~12_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~13\);

-- Location: LCCOMB_X23_Y25_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[710]~993\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[710]~993_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~12_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~12_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[710]~993_combout\);

-- Location: LCCOMB_X24_Y27_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[708]~995\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[708]~995_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~8_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[708]~995_combout\);

-- Location: LCCOMB_X23_Y27_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[705]~998\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[705]~998_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~2_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~2_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[705]~998_combout\);

-- Location: LCCOMB_X23_Y25_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~0_combout\ = \NoTMR_instance|Mult0|auto_generated|w473w\(8) $ (VCC)
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~1\ = CARRY(\NoTMR_instance|Mult0|auto_generated|w473w\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mult0|auto_generated|w473w\(8),
	datad => VCC,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~0_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~1\);

-- Location: LCCOMB_X23_Y25_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~2_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~1\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[704]~1000_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[704]~999_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~1\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[704]~1000_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[704]~999_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~3\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[704]~1000_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[704]~999_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[704]~1000_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[704]~999_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~1\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~2_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~3\);

-- Location: LCCOMB_X23_Y25_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~4_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~3\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[705]~1580_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[705]~998_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~3\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[705]~1580_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[705]~998_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~5\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[705]~1580_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[705]~998_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[705]~1580_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[705]~998_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~3\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~4_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~5\);

-- Location: LCCOMB_X23_Y25_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~6_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~5\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[706]~1354_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[706]~997_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~5\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[706]~1354_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[706]~997_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~7\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[706]~1354_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[706]~997_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[706]~1354_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[706]~997_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~5\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~6_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~7\);

-- Location: LCCOMB_X23_Y25_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~8_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~7\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[707]~996_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[707]~1353_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~7\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[707]~996_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[707]~1353_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~9\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[707]~996_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[707]~1353_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[707]~996_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[707]~1353_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~7\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~8_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~9\);

-- Location: LCCOMB_X23_Y25_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~10_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[708]~1352_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~9\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[708]~1352_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[708]~995_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~9\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[708]~995_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~9\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~11\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[708]~1352_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[708]~995_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[708]~1352_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[708]~995_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~9\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~10_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~11\);

-- Location: LCCOMB_X23_Y25_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~12_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~11\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[709]~1351_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[709]~994_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~11\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[709]~1351_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[709]~994_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~13\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[709]~1351_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[709]~994_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[709]~1351_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[709]~994_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~11\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~12_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~13\);

-- Location: LCCOMB_X23_Y25_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~14_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[710]~1350_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~13\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[710]~1350_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[710]~993_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~13\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[710]~993_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~13\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~15\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[710]~1350_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[710]~993_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[710]~1350_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[710]~993_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~13\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~14_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~15\);

-- Location: LCCOMB_X23_Y25_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[743]~1017\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[743]~1017_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~14_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~14_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[743]~1017_combout\);

-- Location: LCCOMB_X21_Y24_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[742]~1018\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[742]~1018_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~12_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~12_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[742]~1018_combout\);

-- Location: LCCOMB_X23_Y26_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[741]~1373\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[741]~1373_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[708]~1352_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~8_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[708]~1352_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~8_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[741]~1373_combout\);

-- Location: LCCOMB_X22_Y25_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[738]~1022\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[738]~1022_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~4_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~4_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[738]~1022_combout\);

-- Location: LCCOMB_X23_Y27_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[737]~1581\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[737]~1581_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & 
-- (\NoTMR_instance|Mult0|auto_generated|w473w\(9))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datab => \NoTMR_instance|Mult0|auto_generated|w473w\(9),
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~0_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[737]~1581_combout\);

-- Location: LCCOMB_X22_Y25_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~0_combout\ = \NoTMR_instance|Mult0|auto_generated|w473w\(7) $ (VCC)
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~1\ = CARRY(\NoTMR_instance|Mult0|auto_generated|w473w\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mult0|auto_generated|w473w\(7),
	datad => VCC,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~0_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~1\);

-- Location: LCCOMB_X22_Y25_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~2_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~1\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[736]~1024_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[736]~1025_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~1\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[736]~1024_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[736]~1025_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~3\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[736]~1024_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[736]~1025_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[736]~1024_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[736]~1025_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~1\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~2_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~3\);

-- Location: LCCOMB_X22_Y25_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~8_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~7\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[739]~1375_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[739]~1021_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~7\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[739]~1375_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[739]~1021_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~9\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[739]~1375_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[739]~1021_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[739]~1375_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[739]~1021_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~7\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~8_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~9\);

-- Location: LCCOMB_X22_Y25_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~10_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[740]~1374_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~9\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[740]~1374_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[740]~1020_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~9\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[740]~1020_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~9\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~11\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[740]~1374_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[740]~1020_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[740]~1374_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[740]~1020_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~9\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~10_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~11\);

-- Location: LCCOMB_X22_Y25_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~12_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~11\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[741]~1019_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[741]~1373_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~11\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[741]~1019_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[741]~1373_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~13\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[741]~1019_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[741]~1373_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[741]~1019_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[741]~1373_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~11\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~12_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~13\);

-- Location: LCCOMB_X22_Y25_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~16_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~15\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[743]~1371_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[743]~1017_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~15\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[743]~1371_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[743]~1017_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~17\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[743]~1371_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[743]~1017_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[743]~1371_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[743]~1017_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~15\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~16_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~17\);

-- Location: LCCOMB_X22_Y25_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~18_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[744]~1016_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~17\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[744]~1016_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[744]~1370_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~17\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[744]~1370_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~17\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~19\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[744]~1016_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[744]~1370_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[744]~1016_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[744]~1370_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~17\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~18_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~19\);

-- Location: LCCOMB_X23_Y23_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[777]~1041\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[777]~1041_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~18_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[777]~1041_combout\);

-- Location: LCCOMB_X21_Y25_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[776]~1042\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[776]~1042_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~16_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[776]~1042_combout\);

-- Location: LCCOMB_X23_Y26_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[774]~1395\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[774]~1395_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[741]~1373_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~10_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[741]~1373_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~10_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[774]~1395_combout\);

-- Location: LCCOMB_X21_Y25_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[772]~1046\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[772]~1046_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~8_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[772]~1046_combout\);

-- Location: LCCOMB_X22_Y26_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[769]~1582\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[769]~1582_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & 
-- (\NoTMR_instance|Mult0|auto_generated|w473w\(8))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datab => \NoTMR_instance|Mult0|auto_generated|w473w\(8),
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~0_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[769]~1582_combout\);

-- Location: LCCOMB_X22_Y23_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~0_combout\ = \NoTMR_instance|Mult0|auto_generated|w473w\(6) $ (VCC)
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~1\ = CARRY(\NoTMR_instance|Mult0|auto_generated|w473w\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mult0|auto_generated|w473w\(6),
	datad => VCC,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~0_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~1\);

-- Location: LCCOMB_X22_Y23_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~2_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~1\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[768]~1050_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[768]~1051_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~1\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[768]~1050_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[768]~1051_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~3\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[768]~1050_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[768]~1051_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[768]~1050_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[768]~1051_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~1\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~2_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~3\);

-- Location: LCCOMB_X22_Y23_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~4_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~3\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[769]~1049_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[769]~1582_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~3\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[769]~1049_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[769]~1582_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~5\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[769]~1049_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[769]~1582_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[769]~1049_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[769]~1582_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~3\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~4_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~5\);

-- Location: LCCOMB_X22_Y23_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~6_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~5\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[770]~1048_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[770]~1399_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~5\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[770]~1048_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[770]~1399_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~7\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[770]~1048_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[770]~1399_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[770]~1048_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[770]~1399_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~5\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~6_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~7\);

-- Location: LCCOMB_X22_Y23_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~12_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~11\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[773]~1396_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[773]~1045_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~11\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[773]~1396_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[773]~1045_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~13\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[773]~1396_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[773]~1045_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[773]~1396_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[773]~1045_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~11\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~12_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~13\);

-- Location: LCCOMB_X22_Y23_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~14_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[774]~1044_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~13\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[774]~1044_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[774]~1395_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~13\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[774]~1395_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~13\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~15\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[774]~1044_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[774]~1395_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[774]~1044_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[774]~1395_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~13\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~14_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~15\);

-- Location: LCCOMB_X22_Y23_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~16_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~15\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[775]~1043_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[775]~1394_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~15\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[775]~1043_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[775]~1394_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~17\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[775]~1043_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[775]~1394_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[775]~1043_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[775]~1394_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~15\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~16_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~17\);

-- Location: LCCOMB_X22_Y23_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~18_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[776]~1393_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~17\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[776]~1393_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[776]~1042_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~17\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[776]~1042_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~17\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~19\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[776]~1393_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[776]~1042_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[776]~1393_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[776]~1042_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~17\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~18_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~19\);

-- Location: LCCOMB_X22_Y23_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~20_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~19\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[777]~1392_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[777]~1041_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~19\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[777]~1392_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[777]~1041_combout\)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~21\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~19\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[777]~1392_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[777]~1041_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[777]~1392_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[777]~1041_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~19\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~20_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~21\);

-- Location: LCCOMB_X32_Y26_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[579]~906\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[579]~906_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~6_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[579]~906_combout\);

-- Location: LCCOMB_X31_Y26_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[545]~1575\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[545]~1575_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & 
-- (\NoTMR_instance|Mult0|auto_generated|w473w\(15))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|w473w\(15),
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~0_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[545]~1575_combout\);

-- Location: LCCOMB_X31_Y26_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[578]~1276\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[578]~1276_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[545]~1575_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~2_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[545]~1575_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[578]~1276_combout\);

-- Location: LCCOMB_X32_Y26_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~4_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~3\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[577]~908_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[577]~1576_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~3\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[577]~908_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[577]~1576_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~5\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[577]~908_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[577]~1576_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[577]~908_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[577]~1576_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~3\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~4_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~5\);

-- Location: LCCOMB_X32_Y26_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~8_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~7\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[579]~1275_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[579]~906_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~7\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[579]~1275_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[579]~906_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~9\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[579]~1275_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[579]~906_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[579]~1275_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[579]~906_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~7\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~8_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~9\);

-- Location: LCCOMB_X28_Y26_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[645]~1310\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[645]~1310_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[612]~1292_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[612]~1292_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~8_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[645]~1310_combout\);

-- Location: LCCOMB_X27_Y25_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[678]~1329\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[678]~1329_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[645]~1310_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[645]~1310_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~10_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[678]~1329_combout\);

-- Location: LCCOMB_X24_Y27_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~14_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[678]~969_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~13\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[678]~969_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[678]~1329_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~13\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[678]~1329_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~13\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~15\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[678]~969_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[678]~1329_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[678]~969_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[678]~1329_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~13\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~14_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~15\);

-- Location: LCCOMB_X24_Y23_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[711]~992\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[711]~992_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~14_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[711]~992_combout\);

-- Location: LCCOMB_X23_Y25_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~16_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~15\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[711]~1349_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[711]~992_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~15\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[711]~1349_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[711]~992_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~17\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[711]~1349_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[711]~992_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[711]~1349_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[711]~992_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~15\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~16_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~17\);

-- Location: LCCOMB_X23_Y23_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[777]~1392\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[777]~1392_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[744]~1370_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~16_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[744]~1370_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~16_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[777]~1392_combout\);

-- Location: LCCOMB_X23_Y23_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[810]~1415\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[810]~1415_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[777]~1392_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[777]~1392_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~18_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[810]~1415_combout\);

-- Location: LCCOMB_X23_Y23_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[843]~1439\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[843]~1439_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[810]~1415_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~20_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[810]~1415_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[843]~1439_combout\);

-- Location: LCCOMB_X21_Y23_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[810]~1067\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[810]~1067_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~20_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[810]~1067_combout\);

-- Location: LCCOMB_X20_Y23_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[809]~1068\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[809]~1068_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~18_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[809]~1068_combout\);

-- Location: LCCOMB_X21_Y23_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[807]~1070\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[807]~1070_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~14_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[807]~1070_combout\);

-- Location: LCCOMB_X21_Y21_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[806]~1071\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[806]~1071_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~12_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~12_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[806]~1071_combout\);

-- Location: LCCOMB_X21_Y21_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[801]~1583\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[801]~1583_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & 
-- ((\NoTMR_instance|Mult0|auto_generated|w473w\(7)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~0_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \NoTMR_instance|Mult0|auto_generated|w473w\(7),
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[801]~1583_combout\);

-- Location: LCCOMB_X31_Y28_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~4_combout\ = (\NoTMR_instance|Mult0|auto_generated|w473w\(17) & ((GND) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~3\))) # (!\NoTMR_instance|Mult0|auto_generated|w473w\(17) & 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~3\ $ (GND)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~5\ = CARRY((\NoTMR_instance|Mult0|auto_generated|w473w\(17)) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|w473w\(17),
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~3\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~4_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~5\);

-- Location: LCCOMB_X30_Y28_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[514]~867\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[514]~867_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~4_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[514]~867_combout\);

-- Location: LCCOMB_X30_Y28_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~6_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~5\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[514]~866_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[514]~867_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~5\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[514]~866_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[514]~867_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~7\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[514]~866_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[514]~867_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[514]~866_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[514]~867_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~5\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~6_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~7\);

-- Location: LCCOMB_X29_Y27_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[580]~1274\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[580]~1274_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[547]~1573_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[547]~1573_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~6_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[580]~1274_combout\);

-- Location: LCCOMB_X32_Y26_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~10_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[580]~905_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~9\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[580]~905_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[580]~1274_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~9\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[580]~1274_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~9\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~11\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[580]~905_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[580]~1274_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[580]~905_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[580]~1274_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~9\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~10_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~11\);

-- Location: LCCOMB_X27_Y26_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[646]~1309\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[646]~1309_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[613]~1291_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~10_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[613]~1291_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~10_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[646]~1309_combout\);

-- Location: LCCOMB_X27_Y26_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[613]~925\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[613]~925_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~10_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~10_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[613]~925_combout\);

-- Location: LCCOMB_X28_Y26_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~12_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~11\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[613]~1291_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[613]~925_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~11\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[613]~1291_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[613]~925_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~13\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[613]~1291_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[613]~925_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[613]~1291_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[613]~925_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~11\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~12_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~13\);

-- Location: LCCOMB_X27_Y26_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[679]~1328\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[679]~1328_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[646]~1309_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[646]~1309_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~12_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[679]~1328_combout\);

-- Location: LCCOMB_X27_Y26_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[646]~946\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[646]~946_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~12_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[646]~946_combout\);

-- Location: LCCOMB_X26_Y26_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~14_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[646]~1309_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~13\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[646]~1309_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[646]~946_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~13\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[646]~946_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~13\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~15\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[646]~1309_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[646]~946_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[646]~1309_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[646]~946_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~13\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~14_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~15\);

-- Location: LCCOMB_X24_Y25_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[712]~1348\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[712]~1348_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[679]~1328_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~14_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[679]~1328_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~14_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[712]~1348_combout\);

-- Location: LCCOMB_X24_Y27_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~16_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~15\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[679]~968_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[679]~1328_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~15\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[679]~968_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[679]~1328_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~17\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[679]~968_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[679]~1328_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[679]~968_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[679]~1328_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~15\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~16_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~17\);

-- Location: LCCOMB_X24_Y25_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[745]~1369\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[745]~1369_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[712]~1348_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[712]~1348_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~16_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[745]~1369_combout\);

-- Location: LCCOMB_X22_Y25_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~20_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~19\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[745]~1015_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[745]~1369_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~19\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[745]~1015_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[745]~1369_combout\)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~21\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~19\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[745]~1015_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[745]~1369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[745]~1015_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[745]~1369_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~19\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~20_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~21\);

-- Location: LCCOMB_X21_Y25_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[811]~1414\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[811]~1414_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[778]~1391_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[778]~1391_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~20_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[811]~1414_combout\);

-- Location: LCCOMB_X20_Y23_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~22_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~21\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[810]~1415_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[810]~1067_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~21\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[810]~1415_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[810]~1067_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~23\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[810]~1415_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[810]~1067_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[810]~1415_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[810]~1067_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~21\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~22_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~23\);

-- Location: LCCOMB_X20_Y23_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~24_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~23\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[811]~1066_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[811]~1414_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~23\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[811]~1066_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[811]~1414_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~25\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[811]~1066_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[811]~1414_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[811]~1066_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[811]~1414_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~23\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~24_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~25\);

-- Location: LCCOMB_X21_Y21_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[844]~1093\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[844]~1093_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~24_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[844]~1093_combout\);

-- Location: LCCOMB_X22_Y23_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[843]~1094\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[843]~1094_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~22_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~22_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[843]~1094_combout\);

-- Location: LCCOMB_X20_Y23_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~16_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~15\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[807]~1418_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[807]~1070_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~15\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[807]~1418_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[807]~1070_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~17\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[807]~1418_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[807]~1070_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[807]~1418_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[807]~1070_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~15\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~16_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~17\);

-- Location: LCCOMB_X20_Y21_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[840]~1097\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[840]~1097_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~16_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[840]~1097_combout\);

-- Location: LCCOMB_X23_Y21_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[837]~1100\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[837]~1100_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~10_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[837]~1100_combout\);

-- Location: LCCOMB_X20_Y25_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[803]~1422\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[803]~1422_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[770]~1399_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~4_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~4_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[770]~1399_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[803]~1422_combout\);

-- Location: LCCOMB_X20_Y21_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[836]~1446\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[836]~1446_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[803]~1422_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~6_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[803]~1422_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[836]~1446_combout\);

-- Location: LCCOMB_X20_Y23_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~4_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~3\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[801]~1076_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[801]~1583_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~3\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[801]~1076_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[801]~1583_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~5\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[801]~1076_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[801]~1583_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[801]~1076_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[801]~1583_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~3\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~4_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~5\);

-- Location: LCCOMB_X23_Y22_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[834]~1103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[834]~1103_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~4_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~4_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[834]~1103_combout\);

-- Location: LCCOMB_X26_Y19_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[832]~1105\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[832]~1105_combout\ = (\NoTMR_instance|Mult0|auto_generated|w473w\(5) & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mult0|auto_generated|w473w\(5),
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[832]~1105_combout\);

-- Location: LCCOMB_X22_Y21_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~0_combout\ = \NoTMR_instance|Mult0|auto_generated|w473w\(4) $ (VCC)
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~1\ = CARRY(\NoTMR_instance|Mult0|auto_generated|w473w\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mult0|auto_generated|w473w\(4),
	datad => VCC,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~0_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~1\);

-- Location: LCCOMB_X22_Y21_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~4_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~3\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[833]~1584_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[833]~1104_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~3\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[833]~1584_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[833]~1104_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~5\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[833]~1584_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[833]~1104_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[833]~1584_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[833]~1104_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~3\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~4_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~5\);

-- Location: LCCOMB_X22_Y21_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~6_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~5\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[834]~1448_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[834]~1103_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~5\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[834]~1448_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[834]~1103_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~7\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[834]~1448_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[834]~1103_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[834]~1448_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[834]~1103_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~5\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~6_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~7\);

-- Location: LCCOMB_X22_Y21_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~8_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~7\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[835]~1102_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[835]~1447_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~7\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[835]~1102_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[835]~1447_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~9\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[835]~1102_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[835]~1447_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[835]~1102_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[835]~1447_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~7\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~8_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~9\);

-- Location: LCCOMB_X22_Y21_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~10_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[836]~1101_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~9\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[836]~1101_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[836]~1446_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~9\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[836]~1446_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~9\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~11\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[836]~1101_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[836]~1446_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[836]~1101_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[836]~1446_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~9\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~10_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~11\);

-- Location: LCCOMB_X22_Y21_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~12_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~11\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[837]~1445_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[837]~1100_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~11\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[837]~1445_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[837]~1100_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~13\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[837]~1445_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[837]~1100_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[837]~1445_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[837]~1100_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~11\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~12_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~13\);

-- Location: LCCOMB_X22_Y21_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~14_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[838]~1099_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~13\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[838]~1099_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[838]~1444_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~13\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[838]~1444_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~13\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~15\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[838]~1099_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[838]~1444_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[838]~1099_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[838]~1444_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~13\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~14_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~15\);

-- Location: LCCOMB_X22_Y21_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~16_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~15\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[839]~1098_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[839]~1443_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~15\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[839]~1098_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[839]~1443_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~17\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[839]~1098_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[839]~1443_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[839]~1098_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[839]~1443_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~15\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~16_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~17\);

-- Location: LCCOMB_X22_Y21_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~18_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[840]~1442_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~17\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[840]~1442_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[840]~1097_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~17\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[840]~1097_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~17\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~19\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[840]~1442_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[840]~1097_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[840]~1442_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[840]~1097_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~17\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~18_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~19\);

-- Location: LCCOMB_X22_Y21_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~20_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~19\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[841]~1441_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[841]~1096_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~19\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[841]~1441_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[841]~1096_combout\)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~21\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~19\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[841]~1441_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[841]~1096_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[841]~1441_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[841]~1096_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~19\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~20_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~21\);

-- Location: LCCOMB_X22_Y21_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~22_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~21\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[842]~1095_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[842]~1440_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~21\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[842]~1095_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[842]~1440_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~23\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[842]~1095_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[842]~1440_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[842]~1095_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[842]~1440_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~21\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~22_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~23\);

-- Location: LCCOMB_X22_Y21_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~26_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~25\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[844]~1438_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[844]~1093_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~25\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[844]~1438_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[844]~1093_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~27\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[844]~1438_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[844]~1093_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[844]~1438_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[844]~1093_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~25\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~26_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~27\);

-- Location: LCCOMB_X23_Y21_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[877]~1121\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[877]~1121_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~26_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[877]~1121_combout\);

-- Location: LCCOMB_X20_Y21_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[875]~1123\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[875]~1123_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~22_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[875]~1123_combout\);

-- Location: LCCOMB_X24_Y21_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[873]~1125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[873]~1125_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~18_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[873]~1125_combout\);

-- Location: LCCOMB_X20_Y21_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[872]~1126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[872]~1126_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~16_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[872]~1126_combout\);

-- Location: LCCOMB_X21_Y21_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[871]~1127\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[871]~1127_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~14_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[871]~1127_combout\);

-- Location: LCCOMB_X23_Y21_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[870]~1128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[870]~1128_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~12_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~12_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[870]~1128_combout\);

-- Location: LCCOMB_X26_Y21_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[869]~1129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[869]~1129_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~10_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~10_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[869]~1129_combout\);

-- Location: LCCOMB_X24_Y22_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[868]~1130\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[868]~1130_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~8_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[868]~1130_combout\);

-- Location: LCCOMB_X23_Y20_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[867]~1131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[867]~1131_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~6_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[867]~1131_combout\);

-- Location: LCCOMB_X24_Y23_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[833]~1584\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[833]~1584_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & 
-- (\NoTMR_instance|Mult0|auto_generated|w473w\(6))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datab => \NoTMR_instance|Mult0|auto_generated|w473w\(6),
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~0_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[833]~1584_combout\);

-- Location: LCCOMB_X24_Y23_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[866]~1474\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[866]~1474_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[833]~1584_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~2_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~2_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[833]~1584_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[866]~1474_combout\);

-- Location: LCCOMB_X26_Y21_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[865]~1585\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[865]~1585_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & 
-- ((\NoTMR_instance|Mult0|auto_generated|w473w\(5)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~0_combout\,
	datab => \NoTMR_instance|Mult0|auto_generated|w473w\(5),
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[865]~1585_combout\);

-- Location: LCCOMB_X24_Y21_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~6_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~5\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[866]~1132_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[866]~1474_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~5\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[866]~1132_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[866]~1474_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~7\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[866]~1132_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[866]~1474_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[866]~1132_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[866]~1474_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~5\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~6_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~7\);

-- Location: LCCOMB_X24_Y21_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~10_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[868]~1472_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~9\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[868]~1472_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[868]~1130_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~9\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[868]~1130_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~9\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~11\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[868]~1472_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[868]~1130_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[868]~1472_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[868]~1130_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~9\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~10_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~11\);

-- Location: LCCOMB_X24_Y21_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~12_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~11\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[869]~1471_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[869]~1129_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~11\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[869]~1471_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[869]~1129_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~13\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[869]~1471_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[869]~1129_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[869]~1471_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[869]~1129_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~11\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~12_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~13\);

-- Location: LCCOMB_X24_Y21_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~14_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[870]~1470_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~13\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[870]~1470_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[870]~1128_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~13\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[870]~1128_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~13\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~15\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[870]~1470_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[870]~1128_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[870]~1470_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[870]~1128_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~13\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~14_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~15\);

-- Location: LCCOMB_X24_Y21_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~22_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~21\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[874]~1466_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[874]~1124_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~21\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[874]~1466_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[874]~1124_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~23\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[874]~1466_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[874]~1124_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[874]~1466_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[874]~1124_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~21\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~22_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~23\);

-- Location: LCCOMB_X24_Y21_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~24_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~23\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[875]~1465_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[875]~1123_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~23\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[875]~1465_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[875]~1123_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~25\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[875]~1465_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[875]~1123_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[875]~1465_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[875]~1123_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~23\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~24_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~25\);

-- Location: LCCOMB_X24_Y21_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~28_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~27\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[877]~1463_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[877]~1121_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~27\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[877]~1463_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[877]~1121_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~29\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[877]~1463_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[877]~1121_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[877]~1463_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[877]~1121_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~27\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~28_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~29\);

-- Location: LCCOMB_X27_Y23_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[910]~1150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[910]~1150_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~28_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[910]~1150_combout\);

-- Location: LCCOMB_X21_Y23_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[807]~1418\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[807]~1418_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[774]~1395_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~12_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[774]~1395_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~12_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[807]~1418_combout\);

-- Location: LCCOMB_X21_Y23_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[840]~1442\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[840]~1442_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[807]~1418_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~14_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[807]~1418_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[840]~1442_combout\);

-- Location: LCCOMB_X20_Y21_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[873]~1467\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[873]~1467_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[840]~1442_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~16_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~16_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[840]~1442_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[873]~1467_combout\);

-- Location: LCCOMB_X26_Y21_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[906]~1493\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[906]~1493_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[873]~1467_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~18_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~18_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[873]~1467_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[906]~1493_combout\);

-- Location: LCCOMB_X23_Y21_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[903]~1157\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[903]~1157_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~14_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[903]~1157_combout\);

-- Location: LCCOMB_X26_Y19_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[902]~1158\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[902]~1158_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~12_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~12_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[902]~1158_combout\);

-- Location: LCCOMB_X26_Y21_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[901]~1159\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[901]~1159_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~10_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[901]~1159_combout\);

-- Location: LCCOMB_X27_Y23_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[899]~1161\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[899]~1161_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~6_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[899]~1161_combout\);

-- Location: LCCOMB_X26_Y21_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[898]~1501\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[898]~1501_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[865]~1585_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~2_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~2_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[865]~1585_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[898]~1501_combout\);

-- Location: LCCOMB_X27_Y19_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[897]~1163\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[897]~1163_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~2_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~2_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[897]~1163_combout\);

-- Location: LCCOMB_X27_Y21_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~0_combout\ = \NoTMR_instance|Mult0|auto_generated|w473w\(2) $ (VCC)
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~1\ = CARRY(\NoTMR_instance|Mult0|auto_generated|w473w\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mult0|auto_generated|w473w\(2),
	datad => VCC,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~0_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~1\);

-- Location: LCCOMB_X27_Y21_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~2_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~1\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[896]~1164_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[896]~1165_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~1\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[896]~1164_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[896]~1165_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~3\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[896]~1164_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[896]~1165_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[896]~1164_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[896]~1165_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~1\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~2_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~3\);

-- Location: LCCOMB_X27_Y21_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~8_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~7\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[899]~1500_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[899]~1161_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~7\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[899]~1500_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[899]~1161_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~9\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[899]~1500_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[899]~1161_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[899]~1500_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[899]~1161_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~7\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~8_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~9\);

-- Location: LCCOMB_X27_Y21_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~10_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[900]~1160_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~9\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[900]~1160_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[900]~1499_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~9\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[900]~1499_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~9\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~11\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[900]~1160_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[900]~1499_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[900]~1160_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[900]~1499_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~9\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~10_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~11\);

-- Location: LCCOMB_X27_Y21_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~16_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~15\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[903]~1496_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[903]~1157_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~15\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[903]~1496_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[903]~1157_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~17\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[903]~1496_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[903]~1157_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[903]~1496_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[903]~1157_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~15\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~16_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~17\);

-- Location: LCCOMB_X27_Y21_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~18_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[904]~1156_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~17\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[904]~1156_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[904]~1495_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~17\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[904]~1495_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~17\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~19\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[904]~1156_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[904]~1495_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[904]~1156_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[904]~1495_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~17\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~18_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~19\);

-- Location: LCCOMB_X27_Y21_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~24_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~23\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[907]~1492_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[907]~1153_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~23\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[907]~1492_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[907]~1153_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~25\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[907]~1492_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[907]~1153_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[907]~1492_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[907]~1153_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~23\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~24_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~25\);

-- Location: LCCOMB_X27_Y21_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~28_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~27\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[909]~1151_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[909]~1490_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~27\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[909]~1151_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[909]~1490_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~29\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[909]~1151_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[909]~1490_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[909]~1151_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[909]~1490_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~27\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~28_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~29\);

-- Location: LCCOMB_X27_Y20_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~30_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[910]~1489_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~29\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[910]~1489_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[910]~1150_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~29\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[910]~1150_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~29\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~31\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[910]~1489_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[910]~1150_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[910]~1489_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[910]~1150_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~29\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~30_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~31\);

-- Location: LCCOMB_X23_Y23_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[910]~1489\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[910]~1489_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[877]~1463_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[877]~1463_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~26_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[910]~1489_combout\);

-- Location: LCCOMB_X27_Y23_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[943]~1516\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[943]~1516_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[910]~1489_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[910]~1489_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~28_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[943]~1516_combout\);

-- Location: LCCOMB_X27_Y23_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[976]~1544\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[976]~1544_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[943]~1516_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~30_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[943]~1516_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[976]~1544_combout\);

-- Location: LCCOMB_X26_Y20_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[942]~1517\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[942]~1517_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[909]~1490_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~26_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~26_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[909]~1490_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[942]~1517_combout\);

-- Location: LCCOMB_X27_Y23_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[937]~1186\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[937]~1186_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~18_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~18_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[937]~1186_combout\);

-- Location: LCCOMB_X28_Y21_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[936]~1187\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[936]~1187_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~16_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~16_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[936]~1187_combout\);

-- Location: LCCOMB_X27_Y23_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[932]~1191\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[932]~1191_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~8_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[932]~1191_combout\);

-- Location: LCCOMB_X28_Y23_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~12_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~11\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[933]~1526_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[933]~1190_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~11\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[933]~1526_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[933]~1190_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~13\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[933]~1526_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[933]~1190_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[933]~1526_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[933]~1190_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~11\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~12_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~13\);

-- Location: LCCOMB_X28_Y23_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~16_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~15\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[935]~1188_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[935]~1524_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~15\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[935]~1188_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[935]~1524_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~17\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[935]~1188_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[935]~1524_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[935]~1188_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[935]~1524_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~15\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~16_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~17\);

-- Location: LCCOMB_X28_Y23_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~18_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[936]~1523_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~17\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[936]~1523_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[936]~1187_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~17\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[936]~1187_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~17\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~19\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[936]~1523_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[936]~1187_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[936]~1523_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[936]~1187_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~17\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~18_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~19\);

-- Location: LCCOMB_X28_Y23_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~22_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~21\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[938]~1185_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[938]~1521_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~21\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[938]~1185_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[938]~1521_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~23\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[938]~1185_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[938]~1521_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[938]~1185_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[938]~1521_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~21\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~22_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~23\);

-- Location: LCCOMB_X28_Y23_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~24_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~23\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[939]~1184_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[939]~1520_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~23\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[939]~1184_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[939]~1520_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~25\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[939]~1184_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[939]~1520_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[939]~1184_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[939]~1520_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~23\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~24_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~25\);

-- Location: LCCOMB_X28_Y23_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~26_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~25\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[940]~1519_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[940]~1183_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~25\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[940]~1519_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[940]~1183_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~27\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[940]~1519_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[940]~1183_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[940]~1519_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[940]~1183_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~25\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~26_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~27\);

-- Location: LCCOMB_X28_Y23_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~28_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~27\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[941]~1182_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[941]~1518_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~27\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[941]~1182_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[941]~1518_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~29\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[941]~1182_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[941]~1518_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[941]~1182_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[941]~1518_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~27\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~28_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~29\);

-- Location: LCCOMB_X28_Y23_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~30_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[942]~1181_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~29\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[942]~1181_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[942]~1517_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~29\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[942]~1517_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~29\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~31\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[942]~1181_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[942]~1517_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[942]~1181_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[942]~1517_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~29\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~30_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~31\);

-- Location: LCCOMB_X28_Y21_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[975]~1214\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[975]~1214_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~30_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[975]~1214_combout\);

-- Location: LCCOMB_X31_Y23_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[974]~1215\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[974]~1215_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~28_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[974]~1215_combout\);

-- Location: LCCOMB_X31_Y23_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[972]~1217\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[972]~1217_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~24_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[972]~1217_combout\);

-- Location: LCCOMB_X29_Y23_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[968]~1552\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[968]~1552_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[935]~1524_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~14_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~14_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[935]~1524_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[968]~1552_combout\);

-- Location: LCCOMB_X30_Y22_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~12_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~11\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[965]~1224_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[965]~1555_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~11\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[965]~1224_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[965]~1555_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~13\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[965]~1224_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[965]~1555_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[965]~1224_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[965]~1555_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~11\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~12_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~13\);

-- Location: LCCOMB_X30_Y22_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~14_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[966]~1554_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~13\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[966]~1554_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[966]~1223_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~13\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[966]~1223_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~13\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~15\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[966]~1554_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[966]~1223_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[966]~1554_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[966]~1223_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~13\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~14_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~15\);

-- Location: LCCOMB_X30_Y21_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~16_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~15\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[967]~1222_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[967]~1553_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~15\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[967]~1222_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[967]~1553_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~17\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[967]~1222_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[967]~1553_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[967]~1222_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[967]~1553_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~15\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~16_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~17\);

-- Location: LCCOMB_X30_Y21_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~18_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[968]~1221_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~17\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[968]~1221_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[968]~1552_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~17\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[968]~1552_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~17\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~19\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[968]~1221_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[968]~1552_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[968]~1221_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[968]~1552_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~17\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~18_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~19\);

-- Location: LCCOMB_X30_Y21_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~22_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~21\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[970]~1219_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[970]~1550_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~21\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[970]~1219_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[970]~1550_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~23\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[970]~1219_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[970]~1550_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[970]~1219_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[970]~1550_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~21\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~22_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~23\);

-- Location: LCCOMB_X30_Y21_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~24_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~23\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[971]~1549_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[971]~1218_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~23\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[971]~1549_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[971]~1218_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~25\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[971]~1549_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[971]~1218_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[971]~1549_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[971]~1218_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~23\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~24_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~25\);

-- Location: LCCOMB_X30_Y21_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~28_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~27\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[973]~1547_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[973]~1216_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~27\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[973]~1547_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[973]~1216_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~29\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[973]~1547_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[973]~1216_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[973]~1547_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[973]~1216_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~27\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~28_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~29\);

-- Location: LCCOMB_X30_Y21_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~32_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~31\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[975]~1545_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[975]~1214_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~31\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[975]~1545_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[975]~1214_combout\)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~33\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~31\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[975]~1545_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[975]~1214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[975]~1545_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[975]~1214_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~31\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~32_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~33\);

-- Location: LCCOMB_X30_Y21_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~34_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~33\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[976]~1213_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[976]~1544_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~33\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[976]~1213_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[976]~1544_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~35\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[976]~1213_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[976]~1544_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[976]~1213_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[976]~1544_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~33\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~34_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~35\);

-- Location: LCCOMB_X27_Y22_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[943]~1180\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[943]~1180_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~30_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[943]~1180_combout\);

-- Location: LCCOMB_X28_Y22_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~32_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~31\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[943]~1516_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[943]~1180_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~31\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[943]~1516_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[943]~1180_combout\)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~33\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~31\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[943]~1516_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[943]~1180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[943]~1516_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[943]~1180_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~31\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~32_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~33\);

-- Location: LCCOMB_X29_Y22_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[976]~1213\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[976]~1213_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~32_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~32_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[976]~1213_combout\);

-- Location: LCCOMB_X30_Y23_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1009]~1246\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1009]~1246_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[976]~1544_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[976]~1213_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[976]~1544_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~34_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[976]~1213_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1009]~1246_combout\);

-- Location: FF_X30_Y23_N27
\NoTMR_instance|fault_tact_seed[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1009]~1246_combout\,
	ena => \NoTMR_instance|ALT_INV_temp_fault_tact_generated~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|fault_tact_seed\(17));

-- Location: DSPMULT_X34_Y23_N0
\NoTMR_instance|Mult0|auto_generated|mac_mult1\ : cycloneiii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \NoTMR_instance|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X20_Y23_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~2_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~1\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[800]~1078_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[800]~1077_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~1\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[800]~1078_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[800]~1077_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~3\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[800]~1078_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[800]~1077_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[800]~1078_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[800]~1077_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~1\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~2_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~3\);

-- Location: LCCOMB_X20_Y23_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~8_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~7\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[803]~1422_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[803]~1074_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~7\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[803]~1422_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[803]~1074_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~9\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[803]~1422_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[803]~1074_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[803]~1422_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[803]~1074_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~7\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~8_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~9\);

-- Location: LCCOMB_X20_Y23_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~10_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[804]~1073_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~9\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[804]~1073_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[804]~1421_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~9\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[804]~1421_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~9\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~11\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[804]~1073_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[804]~1421_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[804]~1073_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[804]~1421_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~9\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~10_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~11\);

-- Location: LCCOMB_X20_Y23_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~12_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~11\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[805]~1072_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[805]~1420_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~11\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[805]~1072_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[805]~1420_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~13\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[805]~1072_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[805]~1420_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[805]~1072_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[805]~1420_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~11\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~12_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~13\);

-- Location: LCCOMB_X20_Y23_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~18_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[808]~1417_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~17\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[808]~1417_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[808]~1069_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~17\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[808]~1069_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~17\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~19\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[808]~1417_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[808]~1069_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[808]~1417_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[808]~1069_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~17\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~18_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~19\);

-- Location: LCCOMB_X23_Y23_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[876]~1464\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[876]~1464_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[843]~1439_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[843]~1439_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~22_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[876]~1464_combout\);

-- Location: LCCOMB_X23_Y19_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[909]~1490\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[909]~1490_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[876]~1464_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~24_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~24_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[876]~1464_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[909]~1490_combout\);

-- Location: LCCOMB_X26_Y20_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[975]~1545\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[975]~1545_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[942]~1517_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~28_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~28_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[942]~1517_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[975]~1545_combout\);

-- Location: LCCOMB_X29_Y21_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1008]~1245\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1008]~1245_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[975]~1214_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[975]~1545_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[975]~1214_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[975]~1545_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~32_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1008]~1245_combout\);

-- Location: FF_X29_Y21_N1
\NoTMR_instance|fault_tact_seed[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1008]~1245_combout\,
	ena => \NoTMR_instance|ALT_INV_temp_fault_tact_generated~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|fault_tact_seed\(16));

-- Location: LCCOMB_X32_Y28_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[512]~870\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[512]~870_combout\ = (\NoTMR_instance|Mult0|auto_generated|w473w\(15) & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mult0|auto_generated|w473w\(15),
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[512]~870_combout\);

-- Location: LCCOMB_X30_Y26_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[545]~888\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[545]~888_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~2_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[545]~888_combout\);

-- Location: LCCOMB_X31_Y26_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[611]~1293\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[611]~1293_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[578]~1276_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~4_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[578]~1276_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~4_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[611]~1293_combout\);

-- Location: LCCOMB_X27_Y26_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[677]~1330\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[677]~1330_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[644]~1311_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[644]~1311_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~8_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[677]~1330_combout\);

-- Location: LCCOMB_X26_Y27_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[710]~1350\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[710]~1350_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[677]~1330_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[677]~1330_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~10_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[710]~1350_combout\);

-- Location: LCCOMB_X23_Y25_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[743]~1371\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[743]~1371_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[710]~1350_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~12_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~12_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[710]~1350_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[743]~1371_combout\);

-- Location: LCCOMB_X21_Y25_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[776]~1393\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[776]~1393_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[743]~1371_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~14_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~14_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[743]~1371_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[776]~1393_combout\);

-- Location: LCCOMB_X20_Y25_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[809]~1416\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[809]~1416_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[776]~1393_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~16_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~16_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[776]~1393_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[809]~1416_combout\);

-- Location: LCCOMB_X20_Y25_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[842]~1440\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[842]~1440_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[809]~1416_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~18_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~18_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[809]~1416_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[842]~1440_combout\);

-- Location: LCCOMB_X20_Y21_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[875]~1465\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[875]~1465_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[842]~1440_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~20_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~20_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[842]~1440_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[875]~1465_combout\);

-- Location: LCCOMB_X20_Y21_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[908]~1491\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[908]~1491_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[875]~1465_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[875]~1465_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~22_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[908]~1491_combout\);

-- Location: LCCOMB_X27_Y19_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[941]~1518\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[941]~1518_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[908]~1491_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[908]~1491_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~24_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[941]~1518_combout\);

-- Location: LCCOMB_X27_Y19_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[974]~1546\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[974]~1546_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[941]~1518_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~26_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~26_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[941]~1518_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[974]~1546_combout\);

-- Location: LCCOMB_X31_Y23_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1007]~1244\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1007]~1244_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[974]~1546_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[974]~1215_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~30_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[974]~1546_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[974]~1215_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1007]~1244_combout\);

-- Location: FF_X31_Y23_N17
\NoTMR_instance|fault_tact_seed[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1007]~1244_combout\,
	ena => \NoTMR_instance|ALT_INV_temp_fault_tact_generated~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|fault_tact_seed\(15));

-- Location: LCCOMB_X29_Y25_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[577]~1576\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[577]~1576_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & 
-- ((\NoTMR_instance|Mult0|auto_generated|w473w\(14)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~0_combout\,
	datab => \NoTMR_instance|Mult0|auto_generated|w473w\(14),
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[577]~1576_combout\);

-- Location: LCCOMB_X29_Y25_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[610]~1294\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[610]~1294_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[577]~1576_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[577]~1576_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~2_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[610]~1294_combout\);

-- Location: LCCOMB_X29_Y25_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[643]~1312\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[643]~1312_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[610]~1294_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~4_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[610]~1294_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[643]~1312_combout\);

-- Location: LCCOMB_X24_Y25_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[676]~1331\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[676]~1331_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[643]~1312_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~6_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~6_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[643]~1312_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[676]~1331_combout\);

-- Location: LCCOMB_X24_Y25_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[709]~994\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[709]~994_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~10_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~10_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[709]~994_combout\);

-- Location: LCCOMB_X21_Y23_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[775]~1394\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[775]~1394_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[742]~1372_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~12_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[742]~1372_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~12_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[775]~1394_combout\);

-- Location: LCCOMB_X21_Y23_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[808]~1069\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[808]~1069_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~16_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[808]~1069_combout\);

-- Location: LCCOMB_X26_Y20_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[841]~1096\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[841]~1096_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~18_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[841]~1096_combout\);

-- Location: LCCOMB_X23_Y21_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[874]~1124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[874]~1124_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~20_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[874]~1124_combout\);

-- Location: LCCOMB_X28_Y21_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[907]~1153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[907]~1153_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~22_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[907]~1153_combout\);

-- Location: LCCOMB_X27_Y23_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[940]~1183\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[940]~1183_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~24_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[940]~1183_combout\);

-- Location: LCCOMB_X31_Y23_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[973]~1216\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[973]~1216_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~26_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[973]~1216_combout\);

-- Location: LCCOMB_X31_Y23_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1006]~1243\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1006]~1243_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[973]~1547_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[973]~1216_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[973]~1547_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~28_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[973]~1216_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1006]~1243_combout\);

-- Location: FF_X31_Y23_N27
\NoTMR_instance|fault_tact_seed[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1006]~1243_combout\,
	ena => \NoTMR_instance|ALT_INV_temp_fault_tact_generated~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|fault_tact_seed\(14));

-- Location: LCCOMB_X29_Y26_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[608]~930\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[608]~930_combout\ = (\NoTMR_instance|Mult0|auto_generated|w473w\(12) & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mult0|auto_generated|w473w\(12),
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[608]~930_combout\);

-- Location: LCCOMB_X27_Y26_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[641]~951\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[641]~951_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~2_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~2_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[641]~951_combout\);

-- Location: LCCOMB_X23_Y26_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[707]~1353\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[707]~1353_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[674]~1333_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[674]~1333_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~4_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[707]~1353_combout\);

-- Location: LCCOMB_X22_Y25_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[740]~1020\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[740]~1020_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~8_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~8_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[740]~1020_combout\);

-- Location: LCCOMB_X21_Y21_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[773]~1045\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[773]~1045_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~10_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[773]~1045_combout\);

-- Location: LCCOMB_X24_Y25_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[740]~1374\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[740]~1374_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[707]~1353_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~6_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[707]~1353_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[740]~1374_combout\);

-- Location: LCCOMB_X22_Y25_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[773]~1396\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[773]~1396_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[740]~1374_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~8_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~8_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[740]~1374_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[773]~1396_combout\);

-- Location: LCCOMB_X21_Y21_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[806]~1419\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[806]~1419_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[773]~1396_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~10_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[773]~1396_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[806]~1419_combout\);

-- Location: LCCOMB_X21_Y21_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[839]~1443\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[839]~1443_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[806]~1419_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~12_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~12_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[806]~1419_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[839]~1443_combout\);

-- Location: LCCOMB_X26_Y21_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[905]~1494\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[905]~1494_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[872]~1468_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[872]~1468_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~16_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[905]~1494_combout\);

-- Location: LCCOMB_X28_Y21_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[938]~1521\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[938]~1521_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[905]~1494_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~18_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~18_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[905]~1494_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[938]~1521_combout\);

-- Location: LCCOMB_X31_Y23_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[971]~1218\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[971]~1218_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~22_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[971]~1218_combout\);

-- Location: LCCOMB_X31_Y23_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1004]~1241\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1004]~1241_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[971]~1549_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[971]~1218_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[971]~1549_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[971]~1218_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~24_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1004]~1241_combout\);

-- Location: FF_X31_Y23_N31
\NoTMR_instance|fault_tact_seed[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1004]~1241_combout\,
	ena => \NoTMR_instance|ALT_INV_temp_fault_tact_generated~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|fault_tact_seed\(12));

-- Location: LCCOMB_X27_Y27_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[673]~1579\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[673]~1579_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & 
-- (\NoTMR_instance|Mult0|auto_generated|w473w\(11))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|w473w\(11),
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~0_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[673]~1579_combout\);

-- Location: LCCOMB_X24_Y25_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[706]~997\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[706]~997_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~4_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~4_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[706]~997_combout\);

-- Location: LCCOMB_X21_Y25_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[739]~1021\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[739]~1021_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~6_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[739]~1021_combout\);

-- Location: LCCOMB_X21_Y25_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[805]~1420\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[805]~1420_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[772]~1397_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~8_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[772]~1397_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~8_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[805]~1420_combout\);

-- Location: LCCOMB_X21_Y21_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[838]~1444\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[838]~1444_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[805]~1420_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~10_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~10_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[805]~1420_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[838]~1444_combout\);

-- Location: LCCOMB_X23_Y20_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[871]~1469\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[871]~1469_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[838]~1444_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~12_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[838]~1444_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~12_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[871]~1469_combout\);

-- Location: LCCOMB_X23_Y20_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[904]~1495\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[904]~1495_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[871]~1469_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~14_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[871]~1469_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[904]~1495_combout\);

-- Location: LCCOMB_X28_Y21_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[937]~1522\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[937]~1522_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[904]~1495_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~16_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~16_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[904]~1495_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[937]~1522_combout\);

-- Location: LCCOMB_X26_Y23_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[970]~1550\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[970]~1550_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[937]~1522_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[937]~1522_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~18_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[970]~1550_combout\);

-- Location: LCCOMB_X31_Y23_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1003]~1240\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1003]~1240_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[970]~1219_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[970]~1550_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[970]~1219_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~22_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[970]~1550_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1003]~1240_combout\);

-- Location: FF_X31_Y23_N3
\NoTMR_instance|fault_tact_seed[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1003]~1240_combout\,
	ena => \NoTMR_instance|ALT_INV_temp_fault_tact_generated~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|fault_tact_seed\(11));

-- Location: LCCOMB_X23_Y26_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[705]~1580\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[705]~1580_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & 
-- (\NoTMR_instance|Mult0|auto_generated|w473w\(10))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|w473w\(10),
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~0_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[705]~1580_combout\);

-- Location: LCCOMB_X22_Y26_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[738]~1376\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[738]~1376_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[705]~1580_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[705]~1580_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~2_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[738]~1376_combout\);

-- Location: LCCOMB_X22_Y26_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[771]~1398\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[771]~1398_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[738]~1376_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~4_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[738]~1376_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~4_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[771]~1398_combout\);

-- Location: LCCOMB_X22_Y26_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[804]~1421\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[804]~1421_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[771]~1398_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~6_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~6_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[771]~1398_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[804]~1421_combout\);

-- Location: LCCOMB_X23_Y21_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[870]~1470\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[870]~1470_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[837]~1445_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[837]~1445_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~10_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[870]~1470_combout\);

-- Location: LCCOMB_X23_Y21_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[903]~1496\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[903]~1496_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[870]~1470_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~12_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~12_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[870]~1470_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[903]~1496_combout\);

-- Location: LCCOMB_X23_Y21_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[936]~1523\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[936]~1523_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[903]~1496_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[903]~1496_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~14_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[936]~1523_combout\);

-- Location: LCCOMB_X26_Y21_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[969]~1551\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[969]~1551_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[936]~1523_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[936]~1523_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~16_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[969]~1551_combout\);

-- Location: LCCOMB_X31_Y23_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[969]~1220\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[969]~1220_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~18_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[969]~1220_combout\);

-- Location: LCCOMB_X31_Y23_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1002]~1239\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1002]~1239_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[969]~1551_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[969]~1220_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~20_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[969]~1551_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[969]~1220_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1002]~1239_combout\);

-- Location: FF_X31_Y23_N21
\NoTMR_instance|fault_tact_seed[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1002]~1239_combout\,
	ena => \NoTMR_instance|ALT_INV_temp_fault_tact_generated~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|fault_tact_seed\(10));

-- Location: LCCOMB_X23_Y27_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[704]~999\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[704]~999_combout\ = (\NoTMR_instance|Mult0|auto_generated|w473w\(9) & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mult0|auto_generated|w473w\(9),
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[704]~999_combout\);

-- Location: LCCOMB_X20_Y25_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[770]~1399\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[770]~1399_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[737]~1581_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~2_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[737]~1581_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~2_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[770]~1399_combout\);

-- Location: LCCOMB_X20_Y23_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[803]~1074\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[803]~1074_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~6_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~6_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[803]~1074_combout\);

-- Location: LCCOMB_X20_Y21_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[869]~1471\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[869]~1471_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[836]~1446_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~8_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[836]~1446_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[869]~1471_combout\);

-- Location: LCCOMB_X29_Y23_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[902]~1497\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[902]~1497_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[869]~1471_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~10_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~10_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[869]~1471_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[902]~1497_combout\);

-- Location: LCCOMB_X29_Y23_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[935]~1524\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[935]~1524_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[902]~1497_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~12_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~12_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[902]~1497_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[935]~1524_combout\);

-- Location: LCCOMB_X29_Y23_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[968]~1221\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[968]~1221_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~16_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~16_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[968]~1221_combout\);

-- Location: LCCOMB_X30_Y23_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1001]~1238\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1001]~1238_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[968]~1552_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[968]~1221_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[968]~1552_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[968]~1221_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~18_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1001]~1238_combout\);

-- Location: FF_X30_Y23_N19
\NoTMR_instance|fault_tact_seed[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1001]~1238_combout\,
	ena => \NoTMR_instance|ALT_INV_temp_fault_tact_generated~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|fault_tact_seed\(9));

-- Location: LCCOMB_X22_Y26_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[736]~1025\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[736]~1025_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~0_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~0_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[736]~1025_combout\);

-- Location: LCCOMB_X23_Y22_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[802]~1423\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[802]~1423_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[769]~1582_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~2_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[769]~1582_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[802]~1423_combout\);

-- Location: LCCOMB_X23_Y19_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[835]~1447\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[835]~1447_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[802]~1423_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~4_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[802]~1423_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~4_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[835]~1447_combout\);

-- Location: LCCOMB_X24_Y22_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[901]~1498\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[901]~1498_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[868]~1472_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[868]~1472_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~8_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[901]~1498_combout\);

-- Location: LCCOMB_X27_Y22_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[934]~1525\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[934]~1525_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[901]~1498_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[901]~1498_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~10_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[934]~1525_combout\);

-- Location: LCCOMB_X27_Y22_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[967]~1553\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[967]~1553_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[934]~1525_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~12_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~12_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[934]~1525_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[967]~1553_combout\);

-- Location: LCCOMB_X30_Y23_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1000]~1237\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1000]~1237_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[967]~1222_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[967]~1553_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[967]~1222_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[967]~1553_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~16_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1000]~1237_combout\);

-- Location: FF_X30_Y23_N1
\NoTMR_instance|fault_tact_seed[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1000]~1237_combout\,
	ena => \NoTMR_instance|ALT_INV_temp_fault_tact_generated~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|fault_tact_seed\(8));

-- Location: LCCOMB_X23_Y23_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[768]~1051\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[768]~1051_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~0_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~0_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[768]~1051_combout\);

-- Location: LCCOMB_X23_Y22_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[834]~1448\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[834]~1448_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[801]~1583_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[801]~1583_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~2_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[834]~1448_combout\);

-- Location: LCCOMB_X23_Y22_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[867]~1473\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[867]~1473_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[834]~1448_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~4_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~4_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[834]~1448_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[867]~1473_combout\);

-- Location: LCCOMB_X23_Y22_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[900]~1499\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[900]~1499_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[867]~1473_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~6_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~6_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[867]~1473_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[900]~1499_combout\);

-- Location: LCCOMB_X27_Y22_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[933]~1190\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[933]~1190_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~10_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[933]~1190_combout\);

-- Location: LCCOMB_X29_Y23_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[966]~1223\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[966]~1223_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~12_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[966]~1223_combout\);

-- Location: LCCOMB_X30_Y22_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[999]~1236\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[999]~1236_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[966]~1554_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[966]~1223_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[966]~1554_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[966]~1223_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~14_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[999]~1236_combout\);

-- Location: FF_X30_Y22_N15
\NoTMR_instance|fault_tact_seed[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[999]~1236_combout\,
	ena => \NoTMR_instance|ALT_INV_temp_fault_tact_generated~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|fault_tact_seed\(7));

-- Location: LCCOMB_X22_Y23_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[800]~1077\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[800]~1077_combout\ = (\NoTMR_instance|Mult0|auto_generated|w473w\(6) & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mult0|auto_generated|w473w\(6),
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[800]~1077_combout\);

-- Location: LCCOMB_X22_Y21_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[833]~1104\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[833]~1104_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~2_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~2_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[833]~1104_combout\);

-- Location: LCCOMB_X24_Y23_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[899]~1500\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[899]~1500_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[866]~1474_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~4_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[866]~1474_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~4_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[899]~1500_combout\);

-- Location: LCCOMB_X27_Y23_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[932]~1527\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[932]~1527_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[899]~1500_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~6_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~6_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[899]~1500_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[932]~1527_combout\);

-- Location: LCCOMB_X27_Y23_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[965]~1555\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[965]~1555_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[932]~1527_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~8_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~8_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[932]~1527_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[965]~1555_combout\);

-- Location: LCCOMB_X30_Y22_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[998]~1235\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[998]~1235_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[965]~1224_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[965]~1555_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[965]~1224_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[965]~1555_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~12_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[998]~1235_combout\);

-- Location: FF_X30_Y22_N5
\NoTMR_instance|fault_tact_seed[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[998]~1235_combout\,
	ena => \NoTMR_instance|ALT_INV_temp_fault_tact_generated~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|fault_tact_seed\(6));

-- Location: LCCOMB_X26_Y21_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[897]~1586\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[897]~1586_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & 
-- (\NoTMR_instance|Mult0|auto_generated|w473w\(4))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|w473w\(4),
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~0_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[897]~1586_combout\);

-- Location: LCCOMB_X27_Y19_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[930]~1529\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[930]~1529_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[897]~1586_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~2_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~2_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[897]~1586_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[930]~1529_combout\);

-- Location: LCCOMB_X27_Y19_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[963]~1557\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[963]~1557_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[930]~1529_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~4_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~4_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[930]~1529_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[963]~1557_combout\);

-- Location: LCCOMB_X30_Y22_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[996]~1233\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[996]~1233_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[963]~1226_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[963]~1557_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[963]~1226_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[963]~1557_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~8_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[996]~1233_combout\);

-- Location: FF_X30_Y22_N9
\NoTMR_instance|fault_tact_seed[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[996]~1233_combout\,
	ena => \NoTMR_instance|ALT_INV_temp_fault_tact_generated~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|fault_tact_seed\(4));

-- Location: LCCOMB_X27_Y21_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[896]~1165\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[896]~1165_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~0_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~0_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[896]~1165_combout\);

-- Location: LCCOMB_X27_Y19_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[962]~1558\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[962]~1558_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[929]~1587_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~2_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[929]~1587_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[962]~1558_combout\);

-- Location: LCCOMB_X30_Y23_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[962]~1227\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[962]~1227_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~4_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[962]~1227_combout\);

-- Location: LCCOMB_X30_Y22_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[995]~1232\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[995]~1232_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[962]~1558_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[962]~1227_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~6_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[962]~1558_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[962]~1227_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[995]~1232_combout\);

-- Location: FF_X30_Y22_N3
\NoTMR_instance|fault_tact_seed[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[995]~1232_combout\,
	ena => \NoTMR_instance|ALT_INV_temp_fault_tact_generated~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|fault_tact_seed\(3));

-- Location: LCCOMB_X27_Y23_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[928]~1196\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[928]~1196_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~0_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[928]~1196_combout\);

-- Location: LCCOMB_X27_Y22_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[961]~1228\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[961]~1228_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~2_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[961]~1228_combout\);

-- Location: LCCOMB_X30_Y22_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[994]~1231\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[994]~1231_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[961]~1588_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[961]~1228_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[961]~1588_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[961]~1228_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~4_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[994]~1231_combout\);

-- Location: FF_X30_Y22_N1
\NoTMR_instance|fault_tact_seed[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[994]~1231_combout\,
	ena => \NoTMR_instance|ALT_INV_temp_fault_tact_generated~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|fault_tact_seed\(2));

-- Location: DSPMULT_X34_Y22_N0
\NoTMR_instance|Mult0|auto_generated|mac_mult3\ : cycloneiii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	dataa => \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAA_bus\,
	datab => \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \NoTMR_instance|Mult0|auto_generated|mac_mult3_DATAOUT_bus\);

-- Location: LCCOMB_X33_Y23_N0
\NoTMR_instance|Mult0|auto_generated|op_2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mult0|auto_generated|op_2~0_combout\ = (\NoTMR_instance|Mult0|auto_generated|mac_out6~dataout\ & (\NoTMR_instance|Mult0|auto_generated|mac_out4~dataout\ $ (VCC))) # (!\NoTMR_instance|Mult0|auto_generated|mac_out6~dataout\ & 
-- (\NoTMR_instance|Mult0|auto_generated|mac_out4~dataout\ & VCC))
-- \NoTMR_instance|Mult0|auto_generated|op_2~1\ = CARRY((\NoTMR_instance|Mult0|auto_generated|mac_out6~dataout\ & \NoTMR_instance|Mult0|auto_generated|mac_out4~dataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|mac_out6~dataout\,
	datab => \NoTMR_instance|Mult0|auto_generated|mac_out4~dataout\,
	datad => VCC,
	combout => \NoTMR_instance|Mult0|auto_generated|op_2~0_combout\,
	cout => \NoTMR_instance|Mult0|auto_generated|op_2~1\);

-- Location: LCCOMB_X32_Y23_N4
\NoTMR_instance|Mult0|auto_generated|op_1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mult0|auto_generated|op_1~0_combout\ = (\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT18\ & (\NoTMR_instance|Mult0|auto_generated|op_2~0_combout\ $ (VCC))) # (!\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT18\ & 
-- (\NoTMR_instance|Mult0|auto_generated|op_2~0_combout\ & VCC))
-- \NoTMR_instance|Mult0|auto_generated|op_1~1\ = CARRY((\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT18\ & \NoTMR_instance|Mult0|auto_generated|op_2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT18\,
	datab => \NoTMR_instance|Mult0|auto_generated|op_2~0_combout\,
	datad => VCC,
	combout => \NoTMR_instance|Mult0|auto_generated|op_1~0_combout\,
	cout => \NoTMR_instance|Mult0|auto_generated|op_1~1\);

-- Location: LCCOMB_X31_Y28_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~6_combout\ = (\NoTMR_instance|Mult0|auto_generated|op_1~0_combout\ & (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~5\ & VCC)) # (!\NoTMR_instance|Mult0|auto_generated|op_1~0_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~5\))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~7\ = CARRY((!\NoTMR_instance|Mult0|auto_generated|op_1~0_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|op_1~0_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~5\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~6_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~7\);

-- Location: LCCOMB_X29_Y27_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[548]~1572\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[548]~1572_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & 
-- (\NoTMR_instance|Mult0|auto_generated|op_1~0_combout\)) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datac => \NoTMR_instance|Mult0|auto_generated|op_1~0_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~6_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[548]~1572_combout\);

-- Location: LCCOMB_X29_Y26_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[547]~886\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[547]~886_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~6_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[547]~886_combout\);

-- Location: LCCOMB_X30_Y26_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~10_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[548]~885_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~9\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[548]~885_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[548]~1572_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~9\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[548]~1572_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~9\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~11\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[548]~885_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[548]~1572_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[548]~885_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[548]~1572_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~9\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~10_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~11\);

-- Location: LCCOMB_X30_Y26_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[581]~904\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[581]~904_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~10_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~10_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[581]~904_combout\);

-- Location: LCCOMB_X32_Y26_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~12_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~11\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[581]~1273_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[581]~904_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~11\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[581]~1273_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[581]~904_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~13\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[581]~1273_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[581]~904_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[581]~1273_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[581]~904_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~11\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~12_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~13\);

-- Location: LCCOMB_X27_Y27_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[647]~1308\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[647]~1308_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[614]~1290_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~12_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[614]~1290_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~12_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[647]~1308_combout\);

-- Location: LCCOMB_X26_Y26_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~16_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~15\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[647]~945_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[647]~1308_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~15\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[647]~945_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[647]~1308_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~17\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[647]~945_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[647]~1308_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[647]~945_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[647]~1308_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~15\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~16_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~17\);

-- Location: LCCOMB_X24_Y27_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[680]~967\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[680]~967_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~16_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[680]~967_combout\);

-- Location: LCCOMB_X24_Y27_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~18_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[680]~1327_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~17\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[680]~1327_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[680]~967_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~17\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[680]~967_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~17\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~19\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[680]~1327_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[680]~967_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[680]~1327_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[680]~967_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~17\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~18_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~19\);

-- Location: LCCOMB_X27_Y27_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[680]~1327\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[680]~1327_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[647]~1308_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~14_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~14_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[647]~1308_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[680]~1327_combout\);

-- Location: LCCOMB_X24_Y27_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[713]~1347\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[713]~1347_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[680]~1327_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~16_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~16_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[680]~1327_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[713]~1347_combout\);

-- Location: LCCOMB_X24_Y24_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[746]~1368\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[746]~1368_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[713]~1347_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~18_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[713]~1347_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[746]~1368_combout\);

-- Location: LCCOMB_X24_Y25_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[712]~991\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[712]~991_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~16_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~16_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[712]~991_combout\);

-- Location: LCCOMB_X23_Y25_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~20_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~19\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[713]~990_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[713]~1347_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~19\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[713]~990_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[713]~1347_combout\)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~21\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~19\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[713]~990_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[713]~1347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[713]~990_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[713]~1347_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~19\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~20_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~21\);

-- Location: LCCOMB_X24_Y24_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[779]~1390\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[779]~1390_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[746]~1368_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~20_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[746]~1368_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~20_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[779]~1390_combout\);

-- Location: LCCOMB_X26_Y24_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[812]~1413\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[812]~1413_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[779]~1390_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~22_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~22_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[779]~1390_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[812]~1413_combout\);

-- Location: LCCOMB_X20_Y23_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~26_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~25\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[812]~1065_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[812]~1413_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~25\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[812]~1065_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[812]~1413_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~27\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[812]~1065_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[812]~1413_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[812]~1065_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[812]~1413_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~25\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~26_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~27\);

-- Location: LCCOMB_X23_Y19_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[845]~1092\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[845]~1092_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~26_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[845]~1092_combout\);

-- Location: LCCOMB_X22_Y20_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~28_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~27\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[845]~1437_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[845]~1092_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~27\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[845]~1437_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[845]~1092_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~29\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[845]~1437_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[845]~1092_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[845]~1437_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[845]~1092_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~27\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~28_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~29\);

-- Location: LCCOMB_X23_Y20_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[878]~1120\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[878]~1120_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~28_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[878]~1120_combout\);

-- Location: LCCOMB_X24_Y20_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~30_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[878]~1462_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~29\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[878]~1462_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[878]~1120_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~29\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[878]~1120_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~29\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~31\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[878]~1462_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[878]~1120_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[878]~1462_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[878]~1120_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~29\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~30_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~31\);

-- Location: LCCOMB_X28_Y20_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[944]~1515\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[944]~1515_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[911]~1488_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[911]~1488_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~30_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[944]~1515_combout\);

-- Location: LCCOMB_X28_Y22_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~34_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~33\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[944]~1179_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[944]~1515_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~33\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[944]~1179_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[944]~1515_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~35\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[944]~1179_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[944]~1515_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[944]~1179_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[944]~1515_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~33\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~34_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~35\);

-- Location: LCCOMB_X29_Y21_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[977]~1212\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[977]~1212_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~34_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[977]~1212_combout\);

-- Location: LCCOMB_X30_Y21_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~36_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~35\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[977]~1543_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[977]~1212_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~35\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[977]~1543_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[977]~1212_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~37\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[977]~1543_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[977]~1212_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[977]~1543_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[977]~1212_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~35\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~36_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~37\);

-- Location: LCCOMB_X29_Y21_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1010]~1247\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1010]~1247_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[977]~1543_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[977]~1212_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[977]~1543_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~36_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[977]~1212_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1010]~1247_combout\);

-- Location: LCCOMB_X31_Y28_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~8_combout\ = (\NoTMR_instance|Mult0|auto_generated|op_1~2_combout\ & ((GND) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~7\))) # 
-- (!\NoTMR_instance|Mult0|auto_generated|op_1~2_combout\ & (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~7\ $ (GND)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~9\ = CARRY((\NoTMR_instance|Mult0|auto_generated|op_1~2_combout\) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mult0|auto_generated|op_1~2_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~7\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~8_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~9\);

-- Location: LCCOMB_X31_Y28_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~10_combout\ = (\NoTMR_instance|Mult0|auto_generated|op_1~4_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~9\)) # (!\NoTMR_instance|Mult0|auto_generated|op_1~4_combout\ & 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~9\) # (GND)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~11\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~9\) # (!\NoTMR_instance|Mult0|auto_generated|op_1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~9\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~10_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~11\);

-- Location: LCCOMB_X32_Y23_N6
\NoTMR_instance|Mult0|auto_generated|op_1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mult0|auto_generated|op_1~2_combout\ = (\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\NoTMR_instance|Mult0|auto_generated|op_2~2_combout\ & (\NoTMR_instance|Mult0|auto_generated|op_1~1\ & VCC)) # 
-- (!\NoTMR_instance|Mult0|auto_generated|op_2~2_combout\ & (!\NoTMR_instance|Mult0|auto_generated|op_1~1\)))) # (!\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((\NoTMR_instance|Mult0|auto_generated|op_2~2_combout\ & 
-- (!\NoTMR_instance|Mult0|auto_generated|op_1~1\)) # (!\NoTMR_instance|Mult0|auto_generated|op_2~2_combout\ & ((\NoTMR_instance|Mult0|auto_generated|op_1~1\) # (GND)))))
-- \NoTMR_instance|Mult0|auto_generated|op_1~3\ = CARRY((\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT19\ & (!\NoTMR_instance|Mult0|auto_generated|op_2~2_combout\ & !\NoTMR_instance|Mult0|auto_generated|op_1~1\)) # 
-- (!\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT19\ & ((!\NoTMR_instance|Mult0|auto_generated|op_1~1\) # (!\NoTMR_instance|Mult0|auto_generated|op_2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT19\,
	datab => \NoTMR_instance|Mult0|auto_generated|op_2~2_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mult0|auto_generated|op_1~1\,
	combout => \NoTMR_instance|Mult0|auto_generated|op_1~2_combout\,
	cout => \NoTMR_instance|Mult0|auto_generated|op_1~3\);

-- Location: LCCOMB_X32_Y23_N8
\NoTMR_instance|Mult0|auto_generated|op_1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mult0|auto_generated|op_1~4_combout\ = ((\NoTMR_instance|Mult0|auto_generated|op_2~4_combout\ $ (\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT20\ $ (!\NoTMR_instance|Mult0|auto_generated|op_1~3\)))) # (GND)
-- \NoTMR_instance|Mult0|auto_generated|op_1~5\ = CARRY((\NoTMR_instance|Mult0|auto_generated|op_2~4_combout\ & ((\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT20\) # (!\NoTMR_instance|Mult0|auto_generated|op_1~3\))) # 
-- (!\NoTMR_instance|Mult0|auto_generated|op_2~4_combout\ & (\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT20\ & !\NoTMR_instance|Mult0|auto_generated|op_1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|op_2~4_combout\,
	datab => \NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT20\,
	datad => VCC,
	cin => \NoTMR_instance|Mult0|auto_generated|op_1~3\,
	combout => \NoTMR_instance|Mult0|auto_generated|op_1~4_combout\,
	cout => \NoTMR_instance|Mult0|auto_generated|op_1~5\);

-- Location: LCCOMB_X31_Y24_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[550]~1570\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[550]~1570_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & 
-- ((\NoTMR_instance|Mult0|auto_generated|op_1~4_combout\))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~10_combout\,
	datac => \NoTMR_instance|Mult0|auto_generated|op_1~4_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[550]~1570_combout\);

-- Location: LCCOMB_X31_Y24_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[583]~1271\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[583]~1271_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[550]~1570_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~12_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~12_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[550]~1570_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[583]~1271_combout\);

-- Location: LCCOMB_X32_Y26_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~14_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[582]~1272_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~13\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[582]~1272_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[582]~903_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~13\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[582]~903_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~13\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~15\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[582]~1272_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[582]~903_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[582]~1272_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[582]~903_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~13\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~14_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~15\);

-- Location: LCCOMB_X32_Y26_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~16_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~15\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[583]~902_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[583]~1271_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~15\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[583]~902_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[583]~1271_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~17\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[583]~902_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[583]~1271_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[583]~902_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[583]~1271_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~15\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~16_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~17\);

-- Location: LCCOMB_X31_Y24_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[616]~1288\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[616]~1288_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[583]~1271_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~14_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~14_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[583]~1271_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[616]~1288_combout\);

-- Location: LCCOMB_X29_Y25_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[649]~1306\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[649]~1306_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[616]~1288_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~16_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[616]~1288_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[649]~1306_combout\);

-- Location: LCCOMB_X29_Y26_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[616]~922\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[616]~922_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~16_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~16_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[616]~922_combout\);

-- Location: LCCOMB_X28_Y26_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[614]~924\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[614]~924_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~12_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~12_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[614]~924_combout\);

-- Location: LCCOMB_X28_Y26_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~16_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~15\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[615]~1289_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[615]~923_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~15\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[615]~1289_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[615]~923_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~17\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[615]~1289_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[615]~923_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[615]~1289_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[615]~923_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~15\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~16_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~17\);

-- Location: LCCOMB_X28_Y26_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~18_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[616]~1288_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~17\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[616]~1288_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[616]~922_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~17\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[616]~922_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~17\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~19\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[616]~1288_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[616]~922_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[616]~1288_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[616]~922_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~17\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~18_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~19\);

-- Location: LCCOMB_X26_Y27_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[682]~1325\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[682]~1325_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[649]~1306_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[649]~1306_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~18_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[682]~1325_combout\);

-- Location: LCCOMB_X24_Y27_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~20_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~19\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[681]~966_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[681]~1326_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~19\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[681]~966_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[681]~1326_combout\)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~21\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~19\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[681]~966_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[681]~1326_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[681]~966_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[681]~1326_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~19\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~20_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~21\);

-- Location: LCCOMB_X24_Y27_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~22_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~21\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[682]~965_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[682]~1325_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~21\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[682]~965_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[682]~1325_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~23\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[682]~965_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[682]~1325_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[682]~965_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[682]~1325_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~21\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~22_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~23\);

-- Location: LCCOMB_X23_Y26_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[715]~988\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[715]~988_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~22_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~22_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[715]~988_combout\);

-- Location: LCCOMB_X23_Y25_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~22_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~21\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[714]~1346_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[714]~989_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~21\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[714]~1346_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[714]~989_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~23\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[714]~1346_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[714]~989_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[714]~1346_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[714]~989_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~21\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~22_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~23\);

-- Location: LCCOMB_X23_Y24_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~24_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~23\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[715]~1345_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[715]~988_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~23\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[715]~1345_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[715]~988_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~25\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[715]~1345_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[715]~988_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[715]~1345_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[715]~988_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~23\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~24_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~25\);

-- Location: LCCOMB_X26_Y27_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[715]~1345\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[715]~1345_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[682]~1325_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~20_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~20_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[682]~1325_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[715]~1345_combout\);

-- Location: LCCOMB_X23_Y23_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[748]~1366\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[748]~1366_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[715]~1345_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~22_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~22_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[715]~1345_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[748]~1366_combout\);

-- Location: LCCOMB_X23_Y23_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[781]~1388\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[781]~1388_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[748]~1366_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~24_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[748]~1366_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[781]~1388_combout\);

-- Location: LCCOMB_X21_Y25_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[746]~1014\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[746]~1014_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~20_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[746]~1014_combout\);

-- Location: LCCOMB_X22_Y25_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~22_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~21\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[746]~1368_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[746]~1014_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~21\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[746]~1368_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[746]~1014_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~23\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[746]~1368_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[746]~1014_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[746]~1368_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[746]~1014_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~21\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~22_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~23\);

-- Location: LCCOMB_X24_Y23_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[779]~1039\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[779]~1039_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~22_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~22_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[779]~1039_combout\);

-- Location: LCCOMB_X21_Y25_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[778]~1391\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[778]~1391_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[745]~1369_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~18_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~18_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[745]~1369_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[778]~1391_combout\);

-- Location: LCCOMB_X22_Y22_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~26_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~25\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[780]~1038_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[780]~1389_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~25\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[780]~1038_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[780]~1389_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~27\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[780]~1038_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[780]~1389_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[780]~1038_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[780]~1389_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~25\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~26_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~27\);

-- Location: LCCOMB_X22_Y22_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~28_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~27\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[781]~1037_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[781]~1388_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~27\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[781]~1037_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[781]~1388_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~29\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[781]~1037_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[781]~1388_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[781]~1037_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[781]~1388_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~27\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~28_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~29\);

-- Location: LCCOMB_X19_Y22_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[814]~1063\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[814]~1063_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~28_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[814]~1063_combout\);

-- Location: LCCOMB_X20_Y22_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~28_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~27\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[813]~1412_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[813]~1064_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~27\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[813]~1412_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[813]~1064_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~29\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[813]~1412_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[813]~1064_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[813]~1412_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[813]~1064_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~27\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~28_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~29\);

-- Location: LCCOMB_X20_Y22_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~30_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[814]~1411_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~29\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[814]~1411_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[814]~1063_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~29\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[814]~1063_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~29\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~31\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[814]~1411_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[814]~1063_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[814]~1411_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[814]~1063_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~29\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~30_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~31\);

-- Location: LCCOMB_X21_Y25_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[747]~1013\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[747]~1013_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~22_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[747]~1013_combout\);

-- Location: LCCOMB_X22_Y25_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~24_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~23\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[747]~1367_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[747]~1013_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~23\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[747]~1367_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[747]~1013_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~25\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[747]~1367_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[747]~1013_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[747]~1367_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[747]~1013_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~23\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~24_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~25\);

-- Location: LCCOMB_X22_Y24_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~26_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~25\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[748]~1012_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[748]~1366_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~25\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[748]~1012_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[748]~1366_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~27\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[748]~1012_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[748]~1366_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[748]~1012_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[748]~1366_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~25\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~26_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~27\);

-- Location: LCCOMB_X23_Y22_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[814]~1411\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[814]~1411_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[781]~1388_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[781]~1388_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~26_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[814]~1411_combout\);

-- Location: LCCOMB_X23_Y22_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[847]~1435\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[847]~1435_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[814]~1411_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[814]~1411_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~28_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[847]~1435_combout\);

-- Location: LCCOMB_X21_Y20_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[880]~1460\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[880]~1460_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[847]~1435_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~30_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[847]~1435_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[880]~1460_combout\);

-- Location: LCCOMB_X22_Y20_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~30_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[846]~1436_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~29\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[846]~1436_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[846]~1091_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~29\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[846]~1091_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~29\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~31\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[846]~1436_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[846]~1091_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[846]~1436_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[846]~1091_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~29\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~30_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~31\);

-- Location: LCCOMB_X22_Y20_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~32_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~31\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[847]~1090_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[847]~1435_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~31\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[847]~1090_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[847]~1435_combout\)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~33\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~31\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[847]~1090_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[847]~1435_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[847]~1090_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[847]~1435_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~31\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~32_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~33\);

-- Location: LCCOMB_X21_Y20_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[913]~1486\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[913]~1486_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[880]~1460_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[880]~1460_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~32_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[913]~1486_combout\);

-- Location: LCCOMB_X21_Y25_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[813]~1412\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[813]~1412_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[780]~1389_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[780]~1389_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~24_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[813]~1412_combout\);

-- Location: LCCOMB_X21_Y21_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[846]~1436\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[846]~1436_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[813]~1412_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~26_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~26_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[813]~1412_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[846]~1436_combout\);

-- Location: LCCOMB_X21_Y20_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[879]~1461\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[879]~1461_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[846]~1436_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~28_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~28_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[846]~1436_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[879]~1461_combout\);

-- Location: LCCOMB_X21_Y20_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[912]~1487\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[912]~1487_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[879]~1461_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~30_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~30_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[879]~1461_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[912]~1487_combout\);

-- Location: LCCOMB_X28_Y20_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[911]~1149\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[911]~1149_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~30_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~30_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[911]~1149_combout\);

-- Location: LCCOMB_X27_Y20_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~36_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~35\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[913]~1147_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[913]~1486_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~35\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[913]~1147_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[913]~1486_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~37\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[913]~1147_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[913]~1486_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[913]~1147_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[913]~1486_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~35\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~36_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~37\);

-- Location: LCCOMB_X28_Y20_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[946]~1177\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[946]~1177_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~36_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~36_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[946]~1177_combout\);

-- Location: LCCOMB_X28_Y22_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~38_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~37\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[946]~1513_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[946]~1177_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~37\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[946]~1513_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[946]~1177_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~39\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[946]~1513_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[946]~1177_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[946]~1513_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[946]~1177_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~37\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~38_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~39\);

-- Location: LCCOMB_X29_Y21_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[979]~1210\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[979]~1210_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~38_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[979]~1210_combout\);

-- Location: LCCOMB_X30_Y21_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~38_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~37\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[978]~1211_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[978]~1542_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~37\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[978]~1211_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[978]~1542_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~39\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[978]~1211_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[978]~1542_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[978]~1211_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[978]~1542_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~37\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~38_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~39\);

-- Location: LCCOMB_X30_Y21_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~40_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~39\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[979]~1541_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[979]~1210_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~39\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[979]~1541_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[979]~1210_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~41\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[979]~1541_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[979]~1210_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[979]~1541_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[979]~1210_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~39\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~40_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~41\);

-- Location: LCCOMB_X29_Y21_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1012]~1249\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1012]~1249_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[979]~1541_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[979]~1210_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[979]~1541_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[979]~1210_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~40_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1012]~1249_combout\);

-- Location: LCCOMB_X21_Y24_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[782]~1036\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[782]~1036_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~28_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~28_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[782]~1036_combout\);

-- Location: LCCOMB_X22_Y22_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~30_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[782]~1387_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~29\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[782]~1387_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[782]~1036_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~29\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[782]~1036_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~29\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~31\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[782]~1387_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[782]~1036_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[782]~1387_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[782]~1036_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~29\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~30_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~31\);

-- Location: LCCOMB_X21_Y22_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[815]~1062\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[815]~1062_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~30_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[815]~1062_combout\);

-- Location: LCCOMB_X20_Y22_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~32_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~31\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[815]~1410_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[815]~1062_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~31\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[815]~1410_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[815]~1062_combout\)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~33\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~31\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[815]~1410_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[815]~1062_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[815]~1410_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[815]~1062_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~31\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~32_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~33\);

-- Location: LCCOMB_X21_Y20_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[881]~1459\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[881]~1459_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[848]~1434_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[848]~1434_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~32_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[881]~1459_combout\);

-- Location: LCCOMB_X21_Y20_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[848]~1089\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[848]~1089_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~32_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~32_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[848]~1089_combout\);

-- Location: LCCOMB_X22_Y20_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~34_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~33\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[848]~1434_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[848]~1089_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~33\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[848]~1434_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[848]~1089_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~35\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[848]~1434_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[848]~1089_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[848]~1434_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[848]~1089_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~33\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~34_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~35\);

-- Location: LCCOMB_X23_Y20_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[914]~1485\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[914]~1485_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[881]~1459_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[881]~1459_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~34_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[914]~1485_combout\);

-- Location: LCCOMB_X27_Y20_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~38_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~37\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[914]~1146_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[914]~1485_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~37\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[914]~1146_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[914]~1485_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~39\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[914]~1146_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[914]~1485_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[914]~1146_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[914]~1485_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~37\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~38_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~39\);

-- Location: LCCOMB_X28_Y20_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[947]~1176\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[947]~1176_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~38_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[947]~1176_combout\);

-- Location: LCCOMB_X28_Y22_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~40_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~39\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[947]~1512_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[947]~1176_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~39\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[947]~1512_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[947]~1176_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~41\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[947]~1512_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[947]~1176_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[947]~1512_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[947]~1176_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~39\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~40_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~41\);

-- Location: LCCOMB_X29_Y21_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[980]~1209\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[980]~1209_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~40_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[980]~1209_combout\);

-- Location: LCCOMB_X30_Y21_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~42_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~41\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[980]~1540_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[980]~1209_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~41\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[980]~1540_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[980]~1209_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~43\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[980]~1540_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[980]~1209_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[980]~1540_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[980]~1209_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~41\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~42_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~43\);

-- Location: LCCOMB_X29_Y21_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1013]~1250\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1013]~1250_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[980]~1540_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[980]~1209_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[980]~1540_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[980]~1209_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~42_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1013]~1250_combout\);

-- Location: LCCOMB_X26_Y20_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[915]~1145\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[915]~1145_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~38_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~38_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[915]~1145_combout\);

-- Location: LCCOMB_X27_Y20_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~40_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~39\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[915]~1484_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[915]~1145_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~39\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[915]~1484_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[915]~1145_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~41\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[915]~1484_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[915]~1145_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[915]~1484_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[915]~1145_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~39\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~40_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~41\);

-- Location: LCCOMB_X26_Y22_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[981]~1539\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[981]~1539_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[948]~1511_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[948]~1511_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~40_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[981]~1539_combout\);

-- Location: LCCOMB_X26_Y22_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[948]~1175\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[948]~1175_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~40_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[948]~1175_combout\);

-- Location: LCCOMB_X28_Y22_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~42_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~41\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[948]~1511_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[948]~1175_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~41\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[948]~1511_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[948]~1175_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~43\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[948]~1511_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[948]~1175_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[948]~1511_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[948]~1175_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~41\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~42_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~43\);

-- Location: LCCOMB_X29_Y21_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[981]~1208\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[981]~1208_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~42_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[981]~1208_combout\);

-- Location: LCCOMB_X30_Y21_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~44_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~43\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[981]~1539_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[981]~1208_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~43\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[981]~1539_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[981]~1208_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~45\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[981]~1539_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[981]~1208_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[981]~1539_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[981]~1208_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~43\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~44_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~45\);

-- Location: LCCOMB_X29_Y21_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1014]~1251\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1014]~1251_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[981]~1208_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[981]~1539_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[981]~1208_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[981]~1539_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~44_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1014]~1251_combout\);

-- Location: LCCOMB_X33_Y23_N10
\NoTMR_instance|Mult0|auto_generated|op_2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mult0|auto_generated|op_2~10_combout\ = (\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT5\ & ((\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT5\ & (\NoTMR_instance|Mult0|auto_generated|op_2~9\ & VCC)) # 
-- (!\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT5\ & (!\NoTMR_instance|Mult0|auto_generated|op_2~9\)))) # (!\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT5\ & ((\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT5\ & 
-- (!\NoTMR_instance|Mult0|auto_generated|op_2~9\)) # (!\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT5\ & ((\NoTMR_instance|Mult0|auto_generated|op_2~9\) # (GND)))))
-- \NoTMR_instance|Mult0|auto_generated|op_2~11\ = CARRY((\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT5\ & (!\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT5\ & !\NoTMR_instance|Mult0|auto_generated|op_2~9\)) # 
-- (!\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT5\ & ((!\NoTMR_instance|Mult0|auto_generated|op_2~9\) # (!\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT5\,
	datab => \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT5\,
	datad => VCC,
	cin => \NoTMR_instance|Mult0|auto_generated|op_2~9\,
	combout => \NoTMR_instance|Mult0|auto_generated|op_2~10_combout\,
	cout => \NoTMR_instance|Mult0|auto_generated|op_2~11\);

-- Location: LCCOMB_X33_Y23_N12
\NoTMR_instance|Mult0|auto_generated|op_2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mult0|auto_generated|op_2~12_combout\ = ((\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT6\ $ (\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT6\ $ (!\NoTMR_instance|Mult0|auto_generated|op_2~11\)))) # (GND)
-- \NoTMR_instance|Mult0|auto_generated|op_2~13\ = CARRY((\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT6\ & ((\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT6\) # (!\NoTMR_instance|Mult0|auto_generated|op_2~11\))) # 
-- (!\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT6\ & (\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT6\ & !\NoTMR_instance|Mult0|auto_generated|op_2~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT6\,
	datab => \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT6\,
	datad => VCC,
	cin => \NoTMR_instance|Mult0|auto_generated|op_2~11\,
	combout => \NoTMR_instance|Mult0|auto_generated|op_2~12_combout\,
	cout => \NoTMR_instance|Mult0|auto_generated|op_2~13\);

-- Location: LCCOMB_X32_Y23_N10
\NoTMR_instance|Mult0|auto_generated|op_1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mult0|auto_generated|op_1~6_combout\ = (\NoTMR_instance|Mult0|auto_generated|op_2~6_combout\ & ((\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT21\ & (\NoTMR_instance|Mult0|auto_generated|op_1~5\ & VCC)) # 
-- (!\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT21\ & (!\NoTMR_instance|Mult0|auto_generated|op_1~5\)))) # (!\NoTMR_instance|Mult0|auto_generated|op_2~6_combout\ & ((\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT21\ & 
-- (!\NoTMR_instance|Mult0|auto_generated|op_1~5\)) # (!\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT21\ & ((\NoTMR_instance|Mult0|auto_generated|op_1~5\) # (GND)))))
-- \NoTMR_instance|Mult0|auto_generated|op_1~7\ = CARRY((\NoTMR_instance|Mult0|auto_generated|op_2~6_combout\ & (!\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT21\ & !\NoTMR_instance|Mult0|auto_generated|op_1~5\)) # 
-- (!\NoTMR_instance|Mult0|auto_generated|op_2~6_combout\ & ((!\NoTMR_instance|Mult0|auto_generated|op_1~5\) # (!\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|op_2~6_combout\,
	datab => \NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT21\,
	datad => VCC,
	cin => \NoTMR_instance|Mult0|auto_generated|op_1~5\,
	combout => \NoTMR_instance|Mult0|auto_generated|op_1~6_combout\,
	cout => \NoTMR_instance|Mult0|auto_generated|op_1~7\);

-- Location: LCCOMB_X32_Y23_N12
\NoTMR_instance|Mult0|auto_generated|op_1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mult0|auto_generated|op_1~8_combout\ = ((\NoTMR_instance|Mult0|auto_generated|op_2~8_combout\ $ (\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT22\ $ (!\NoTMR_instance|Mult0|auto_generated|op_1~7\)))) # (GND)
-- \NoTMR_instance|Mult0|auto_generated|op_1~9\ = CARRY((\NoTMR_instance|Mult0|auto_generated|op_2~8_combout\ & ((\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT22\) # (!\NoTMR_instance|Mult0|auto_generated|op_1~7\))) # 
-- (!\NoTMR_instance|Mult0|auto_generated|op_2~8_combout\ & (\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT22\ & !\NoTMR_instance|Mult0|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|op_2~8_combout\,
	datab => \NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT22\,
	datad => VCC,
	cin => \NoTMR_instance|Mult0|auto_generated|op_1~7\,
	combout => \NoTMR_instance|Mult0|auto_generated|op_1~8_combout\,
	cout => \NoTMR_instance|Mult0|auto_generated|op_1~9\);

-- Location: LCCOMB_X32_Y23_N14
\NoTMR_instance|Mult0|auto_generated|op_1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mult0|auto_generated|op_1~10_combout\ = (\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\NoTMR_instance|Mult0|auto_generated|op_2~10_combout\ & (\NoTMR_instance|Mult0|auto_generated|op_1~9\ & VCC)) # 
-- (!\NoTMR_instance|Mult0|auto_generated|op_2~10_combout\ & (!\NoTMR_instance|Mult0|auto_generated|op_1~9\)))) # (!\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((\NoTMR_instance|Mult0|auto_generated|op_2~10_combout\ & 
-- (!\NoTMR_instance|Mult0|auto_generated|op_1~9\)) # (!\NoTMR_instance|Mult0|auto_generated|op_2~10_combout\ & ((\NoTMR_instance|Mult0|auto_generated|op_1~9\) # (GND)))))
-- \NoTMR_instance|Mult0|auto_generated|op_1~11\ = CARRY((\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT23\ & (!\NoTMR_instance|Mult0|auto_generated|op_2~10_combout\ & !\NoTMR_instance|Mult0|auto_generated|op_1~9\)) # 
-- (!\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT23\ & ((!\NoTMR_instance|Mult0|auto_generated|op_1~9\) # (!\NoTMR_instance|Mult0|auto_generated|op_2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT23\,
	datab => \NoTMR_instance|Mult0|auto_generated|op_2~10_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mult0|auto_generated|op_1~9\,
	combout => \NoTMR_instance|Mult0|auto_generated|op_1~10_combout\,
	cout => \NoTMR_instance|Mult0|auto_generated|op_1~11\);

-- Location: LCCOMB_X32_Y23_N16
\NoTMR_instance|Mult0|auto_generated|op_1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mult0|auto_generated|op_1~12_combout\ = ((\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT24\ $ (\NoTMR_instance|Mult0|auto_generated|op_2~12_combout\ $ (!\NoTMR_instance|Mult0|auto_generated|op_1~11\)))) # (GND)
-- \NoTMR_instance|Mult0|auto_generated|op_1~13\ = CARRY((\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT24\ & ((\NoTMR_instance|Mult0|auto_generated|op_2~12_combout\) # (!\NoTMR_instance|Mult0|auto_generated|op_1~11\))) # 
-- (!\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT24\ & (\NoTMR_instance|Mult0|auto_generated|op_2~12_combout\ & !\NoTMR_instance|Mult0|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT24\,
	datab => \NoTMR_instance|Mult0|auto_generated|op_2~12_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mult0|auto_generated|op_1~11\,
	combout => \NoTMR_instance|Mult0|auto_generated|op_1~12_combout\,
	cout => \NoTMR_instance|Mult0|auto_generated|op_1~13\);

-- Location: LCCOMB_X31_Y28_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~14_combout\ = (\NoTMR_instance|Mult0|auto_generated|op_1~8_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~13\)) # (!\NoTMR_instance|Mult0|auto_generated|op_1~8_combout\ & 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~13\) # (GND)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~15\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~13\) # (!\NoTMR_instance|Mult0|auto_generated|op_1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mult0|auto_generated|op_1~8_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~13\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~14_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~15\);

-- Location: LCCOMB_X31_Y28_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~16_combout\ = (\NoTMR_instance|Mult0|auto_generated|op_1~10_combout\ & ((GND) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~15\))) # 
-- (!\NoTMR_instance|Mult0|auto_generated|op_1~10_combout\ & (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~15\ $ (GND)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~17\ = CARRY((\NoTMR_instance|Mult0|auto_generated|op_1~10_combout\) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mult0|auto_generated|op_1~10_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~15\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~16_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~17\);

-- Location: LCCOMB_X31_Y27_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~18_combout\ = (\NoTMR_instance|Mult0|auto_generated|op_1~12_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~17\)) # (!\NoTMR_instance|Mult0|auto_generated|op_1~12_combout\ & 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~17\) # (GND)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~19\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~17\) # (!\NoTMR_instance|Mult0|auto_generated|op_1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mult0|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~17\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~18_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~19\);

-- Location: LCCOMB_X32_Y27_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[521]~853\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[521]~853_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~18_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[521]~853_combout\);

-- Location: LCCOMB_X32_Y27_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[520]~854\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[520]~854_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mult0|auto_generated|op_1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \NoTMR_instance|Mult0|auto_generated|op_1~10_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[520]~854_combout\);

-- Location: LCCOMB_X31_Y24_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[519]~856\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[519]~856_combout\ = (\NoTMR_instance|Mult0|auto_generated|op_1~8_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mult0|auto_generated|op_1~8_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[519]~856_combout\);

-- Location: LCCOMB_X30_Y28_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[518]~858\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[518]~858_combout\ = (\NoTMR_instance|Mult0|auto_generated|op_1~6_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mult0|auto_generated|op_1~6_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[518]~858_combout\);

-- Location: LCCOMB_X31_Y24_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[517]~860\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[517]~860_combout\ = (\NoTMR_instance|Mult0|auto_generated|op_1~4_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mult0|auto_generated|op_1~4_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[517]~860_combout\);

-- Location: LCCOMB_X31_Y28_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[516]~863\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[516]~863_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~8_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[516]~863_combout\);

-- Location: LCCOMB_X29_Y28_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[515]~865\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[515]~865_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~6_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[515]~865_combout\);

-- Location: LCCOMB_X30_Y28_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~10_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[516]~862_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~9\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[516]~862_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[516]~863_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~9\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[516]~863_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~9\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~11\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[516]~862_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[516]~863_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[516]~862_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[516]~863_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~9\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~10_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~11\);

-- Location: LCCOMB_X30_Y28_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~12_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~11\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[517]~861_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[517]~860_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~11\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[517]~861_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[517]~860_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~13\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[517]~861_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[517]~860_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[517]~861_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[517]~860_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~11\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~12_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~13\);

-- Location: LCCOMB_X30_Y28_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~14_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[518]~859_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~13\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[518]~859_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[518]~858_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~13\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[518]~858_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~13\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~15\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[518]~859_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[518]~858_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[518]~859_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[518]~858_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~13\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~14_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~15\);

-- Location: LCCOMB_X30_Y27_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~18_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[520]~855_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~17\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[520]~855_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[520]~854_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~17\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[520]~854_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~17\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~19\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[520]~855_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[520]~854_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[520]~855_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[520]~854_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~17\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~18_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~19\);

-- Location: LCCOMB_X30_Y27_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~20_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~19\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[521]~852_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[521]~853_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~19\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[521]~852_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[521]~853_combout\)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~21\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~19\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[521]~852_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[521]~853_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[521]~852_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[521]~853_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~19\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~20_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~21\);

-- Location: LCCOMB_X32_Y27_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[554]~879\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[554]~879_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~20_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~20_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[554]~879_combout\);

-- Location: LCCOMB_X31_Y28_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[552]~1568\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[552]~1568_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & 
-- ((\NoTMR_instance|Mult0|auto_generated|op_1~8_combout\))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~14_combout\,
	datac => \NoTMR_instance|Mult0|auto_generated|op_1~8_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[552]~1568_combout\);

-- Location: LCCOMB_X29_Y26_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[551]~882\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[551]~882_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~14_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[551]~882_combout\);

-- Location: LCCOMB_X30_Y26_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[550]~883\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[550]~883_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~12_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[550]~883_combout\);

-- Location: LCCOMB_X30_Y26_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~12_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~11\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[549]~884_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[549]~1571_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~11\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[549]~884_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[549]~1571_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~13\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[549]~884_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[549]~1571_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[549]~884_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[549]~1571_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~11\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~12_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~13\);

-- Location: LCCOMB_X30_Y26_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~16_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~15\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[551]~1569_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[551]~882_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~15\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[551]~1569_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[551]~882_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~17\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[551]~1569_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[551]~882_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[551]~1569_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[551]~882_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~15\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~16_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~17\);

-- Location: LCCOMB_X30_Y26_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~18_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[552]~881_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~17\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[552]~881_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[552]~1568_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~17\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[552]~1568_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~17\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~19\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[552]~881_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[552]~1568_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[552]~881_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[552]~1568_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~17\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~18_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~19\);

-- Location: LCCOMB_X30_Y25_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~20_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~19\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[553]~880_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[553]~1567_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~19\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[553]~880_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[553]~1567_combout\)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~21\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~19\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[553]~880_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[553]~1567_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[553]~880_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[553]~1567_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~19\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~20_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~21\);

-- Location: LCCOMB_X30_Y25_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~22_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~21\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[554]~1566_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[554]~879_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~21\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[554]~1566_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[554]~879_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~23\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[554]~1566_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[554]~879_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[554]~1566_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[554]~879_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~21\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~22_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~23\);

-- Location: LCCOMB_X32_Y27_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[620]~1284\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[620]~1284_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[587]~1267_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[587]~1267_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~22_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[620]~1284_combout\);

-- Location: LCCOMB_X31_Y26_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[585]~900\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[585]~900_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~18_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[585]~900_combout\);

-- Location: LCCOMB_X31_Y26_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[584]~901\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[584]~901_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~16_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[584]~901_combout\);

-- Location: LCCOMB_X32_Y26_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~18_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[584]~1270_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~17\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[584]~1270_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[584]~901_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~17\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[584]~901_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~17\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~19\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[584]~1270_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[584]~901_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[584]~1270_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[584]~901_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~17\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~18_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~19\);

-- Location: LCCOMB_X32_Y25_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~20_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~19\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[585]~1269_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[585]~900_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~19\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[585]~1269_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[585]~900_combout\)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~21\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~19\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[585]~1269_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[585]~900_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[585]~1269_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[585]~900_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~19\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~20_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~21\);

-- Location: LCCOMB_X29_Y25_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[618]~920\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[618]~920_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~20_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[618]~920_combout\);

-- Location: LCCOMB_X27_Y26_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[617]~921\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[617]~921_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~18_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[617]~921_combout\);

-- Location: LCCOMB_X28_Y25_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~22_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~21\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[618]~1286_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[618]~920_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~21\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[618]~1286_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[618]~920_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~23\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[618]~1286_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[618]~920_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[618]~1286_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[618]~920_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~21\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~22_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~23\);

-- Location: LCCOMB_X28_Y25_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~24_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~23\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[619]~919_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[619]~1285_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~23\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[619]~919_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[619]~1285_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~25\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[619]~919_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[619]~1285_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[619]~919_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[619]~1285_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~23\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~24_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~25\);

-- Location: LCCOMB_X28_Y25_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~26_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~25\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[620]~918_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[620]~1284_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~25\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[620]~918_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[620]~1284_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~27\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[620]~918_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[620]~1284_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[620]~918_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[620]~1284_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~25\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~26_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~27\);

-- Location: LCCOMB_X32_Y27_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[554]~1566\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[554]~1566_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & 
-- (\NoTMR_instance|Mult0|auto_generated|op_1~12_combout\)) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|op_1~12_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~18_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[554]~1566_combout\);

-- Location: LCCOMB_X32_Y27_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[587]~1267\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[587]~1267_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[554]~1566_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~20_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[554]~1566_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[587]~1267_combout\);

-- Location: LCCOMB_X32_Y27_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[586]~1268\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[586]~1268_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[553]~1567_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~18_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[553]~1567_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[586]~1268_combout\);

-- Location: LCCOMB_X32_Y25_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~24_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~23\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[587]~898_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[587]~1267_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~23\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[587]~898_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[587]~1267_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~25\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[587]~898_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[587]~1267_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[587]~898_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[587]~1267_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~23\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~24_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~25\);

-- Location: LCCOMB_X32_Y27_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[653]~1302\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[653]~1302_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[620]~1284_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[620]~1284_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~24_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[653]~1302_combout\);

-- Location: LCCOMB_X26_Y27_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[686]~1321\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[686]~1321_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[653]~1302_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~26_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~26_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[653]~1302_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[686]~1321_combout\);

-- Location: LCCOMB_X23_Y27_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[719]~1341\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[719]~1341_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[686]~1321_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~28_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~28_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[686]~1321_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[719]~1341_combout\);

-- Location: LCCOMB_X29_Y25_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[651]~941\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[651]~941_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~22_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[651]~941_combout\);

-- Location: LCCOMB_X29_Y26_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[584]~1270\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[584]~1270_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[551]~1569_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[551]~1569_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~14_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[584]~1270_combout\);

-- Location: LCCOMB_X29_Y26_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[617]~1287\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[617]~1287_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[584]~1270_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[584]~1270_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~16_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[617]~1287_combout\);

-- Location: LCCOMB_X27_Y26_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[650]~1305\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[650]~1305_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[617]~1287_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[617]~1287_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~18_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[650]~1305_combout\);

-- Location: LCCOMB_X31_Y24_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[582]~1272\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[582]~1272_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[549]~1571_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~10_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[549]~1571_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~10_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[582]~1272_combout\);

-- Location: LCCOMB_X31_Y26_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[615]~1289\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[615]~1289_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[582]~1272_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[582]~1272_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~12_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[615]~1289_combout\);

-- Location: LCCOMB_X29_Y27_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[648]~1307\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[648]~1307_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[615]~1289_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~14_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~14_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[615]~1289_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[648]~1307_combout\);

-- Location: LCCOMB_X26_Y25_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~24_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~23\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[651]~1304_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[651]~941_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~23\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[651]~1304_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[651]~941_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~25\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[651]~1304_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[651]~941_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[651]~1304_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[651]~941_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~23\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~24_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~25\);

-- Location: LCCOMB_X24_Y25_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[684]~963\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[684]~963_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~24_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~24_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[684]~963_combout\);

-- Location: LCCOMB_X27_Y26_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[683]~1324\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[683]~1324_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[650]~1305_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~20_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~20_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[650]~1305_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[683]~1324_combout\);

-- Location: LCCOMB_X24_Y26_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~24_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~23\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[683]~964_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[683]~1324_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~23\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[683]~964_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[683]~1324_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~25\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[683]~964_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[683]~1324_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[683]~964_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[683]~1324_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~23\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~24_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~25\);

-- Location: LCCOMB_X24_Y26_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~26_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~25\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[684]~1323_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[684]~963_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~25\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[684]~1323_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[684]~963_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~27\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[684]~1323_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[684]~963_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[684]~1323_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[684]~963_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~25\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~26_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~27\);

-- Location: LCCOMB_X24_Y24_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[717]~986\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[717]~986_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~26_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[717]~986_combout\);

-- Location: LCCOMB_X23_Y26_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[716]~987\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[716]~987_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~24_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~24_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[716]~987_combout\);

-- Location: LCCOMB_X23_Y24_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~26_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~25\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[716]~1344_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[716]~987_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~25\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[716]~1344_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[716]~987_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~27\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[716]~1344_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[716]~987_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[716]~1344_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[716]~987_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~25\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~26_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~27\);

-- Location: LCCOMB_X23_Y24_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~28_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~27\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[717]~1343_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[717]~986_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~27\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[717]~1343_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[717]~986_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~29\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[717]~1343_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[717]~986_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[717]~1343_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[717]~986_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~27\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~28_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~29\);

-- Location: LCCOMB_X23_Y24_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~30_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[718]~985_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~29\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[718]~985_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[718]~1342_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~29\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[718]~1342_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~29\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~31\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[718]~985_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[718]~1342_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[718]~985_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[718]~1342_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~29\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~30_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~31\);

-- Location: LCCOMB_X23_Y24_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~32_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~31\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[719]~984_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[719]~1341_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~31\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[719]~984_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[719]~1341_combout\)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~33\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~31\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[719]~984_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[719]~1341_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[719]~984_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[719]~1341_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~31\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~32_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~33\);

-- Location: LCCOMB_X23_Y27_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[785]~1384\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[785]~1384_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[752]~1362_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~32_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[752]~1362_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~32_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[785]~1384_combout\);

-- Location: LCCOMB_X26_Y22_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[818]~1407\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[818]~1407_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[785]~1384_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~34_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~34_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[785]~1384_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[818]~1407_combout\);

-- Location: LCCOMB_X26_Y22_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[851]~1431\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[851]~1431_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[818]~1407_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~36_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~36_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[818]~1407_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[851]~1431_combout\);

-- Location: LCCOMB_X24_Y24_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[750]~1364\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[750]~1364_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[717]~1343_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[717]~1343_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~26_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[750]~1364_combout\);

-- Location: LCCOMB_X23_Y22_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[783]~1386\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[783]~1386_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[750]~1364_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[750]~1364_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~28_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[783]~1386_combout\);

-- Location: LCCOMB_X21_Y22_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[816]~1409\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[816]~1409_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[783]~1386_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~30_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~30_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[783]~1386_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[816]~1409_combout\);

-- Location: LCCOMB_X24_Y24_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[750]~1010\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[750]~1010_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~28_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~28_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[750]~1010_combout\);

-- Location: LCCOMB_X21_Y24_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[749]~1011\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[749]~1011_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~26_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~26_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[749]~1011_combout\);

-- Location: LCCOMB_X22_Y24_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~30_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[750]~1364_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~29\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[750]~1364_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[750]~1010_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~29\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[750]~1010_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~29\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~31\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[750]~1364_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[750]~1010_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[750]~1364_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[750]~1010_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~29\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~30_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~31\);

-- Location: LCCOMB_X21_Y22_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[783]~1035\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[783]~1035_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~30_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[783]~1035_combout\);

-- Location: LCCOMB_X22_Y22_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~32_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~31\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[783]~1386_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[783]~1035_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~31\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[783]~1386_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[783]~1035_combout\)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~33\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~31\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[783]~1386_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[783]~1035_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[783]~1386_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[783]~1035_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~31\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~32_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~33\);

-- Location: LCCOMB_X21_Y22_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[849]~1433\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[849]~1433_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[816]~1409_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[816]~1409_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~32_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[849]~1433_combout\);

-- Location: LCCOMB_X22_Y20_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~38_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~37\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[850]~1432_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[850]~1087_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~37\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[850]~1432_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[850]~1087_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~39\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[850]~1432_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[850]~1087_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[850]~1432_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[850]~1087_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~37\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~38_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~39\);

-- Location: LCCOMB_X22_Y20_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~40_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~39\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[851]~1086_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[851]~1431_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~39\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[851]~1086_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[851]~1431_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~41\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[851]~1086_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[851]~1431_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[851]~1086_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[851]~1431_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~39\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~40_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~41\);

-- Location: LCCOMB_X23_Y20_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[884]~1114\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[884]~1114_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~40_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[884]~1114_combout\);

-- Location: LCCOMB_X21_Y22_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[816]~1061\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[816]~1061_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~32_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[816]~1061_combout\);

-- Location: LCCOMB_X20_Y22_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~34_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~33\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[816]~1409_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[816]~1061_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~33\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[816]~1409_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[816]~1061_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~35\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[816]~1409_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[816]~1061_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[816]~1409_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[816]~1061_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~33\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~34_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~35\);

-- Location: LCCOMB_X23_Y21_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[882]~1458\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[882]~1458_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[849]~1433_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[849]~1433_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~34_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[882]~1458_combout\);

-- Location: LCCOMB_X21_Y20_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[880]~1118\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[880]~1118_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~32_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[880]~1118_combout\);

-- Location: LCCOMB_X24_Y20_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~32_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~31\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[879]~1461_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[879]~1119_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~31\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[879]~1461_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[879]~1119_combout\)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~33\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~31\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[879]~1461_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[879]~1119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[879]~1461_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[879]~1119_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~31\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~32_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~33\);

-- Location: LCCOMB_X24_Y20_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~40_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~39\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[883]~1457_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[883]~1115_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~39\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[883]~1457_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[883]~1115_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~41\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[883]~1457_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[883]~1115_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[883]~1457_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[883]~1115_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~39\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~40_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~41\);

-- Location: LCCOMB_X24_Y20_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~42_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~41\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[884]~1456_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[884]~1114_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~41\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[884]~1456_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[884]~1114_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~43\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[884]~1456_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[884]~1114_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[884]~1456_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[884]~1114_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~41\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~42_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~43\);

-- Location: LCCOMB_X20_Y22_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~36_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~35\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[817]~1060_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[817]~1408_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~35\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[817]~1060_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[817]~1408_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~37\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[817]~1060_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[817]~1408_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[817]~1060_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[817]~1408_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~35\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~36_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~37\);

-- Location: LCCOMB_X20_Y22_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~38_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~37\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[818]~1059_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[818]~1407_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~37\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[818]~1059_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[818]~1407_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~39\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[818]~1059_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[818]~1407_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[818]~1059_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[818]~1407_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~37\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~38_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~39\);

-- Location: LCCOMB_X26_Y22_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[884]~1456\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[884]~1456_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[851]~1431_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~38_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[851]~1431_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[884]~1456_combout\);

-- Location: LCCOMB_X26_Y22_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[917]~1482\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[917]~1482_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[884]~1456_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[884]~1456_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~40_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[917]~1482_combout\);

-- Location: LCCOMB_X26_Y22_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[950]~1509\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[950]~1509_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[917]~1482_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~42_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[917]~1482_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[950]~1509_combout\);

-- Location: LCCOMB_X28_Y22_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~44_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~43\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[949]~1174_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[949]~1510_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~43\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[949]~1174_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[949]~1510_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~45\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[949]~1174_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[949]~1510_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[949]~1174_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[949]~1510_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~43\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~44_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~45\);

-- Location: LCCOMB_X28_Y22_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~46_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~45\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[950]~1173_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[950]~1509_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~45\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[950]~1173_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[950]~1509_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~47\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[950]~1173_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[950]~1509_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[950]~1173_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[950]~1509_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~45\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~46_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~47\);

-- Location: LCCOMB_X29_Y20_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[983]~1206\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[983]~1206_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~46_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~46_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[983]~1206_combout\);

-- Location: LCCOMB_X30_Y20_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~48_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~47\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[983]~1537_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[983]~1206_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~47\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[983]~1537_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[983]~1206_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~49\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[983]~1537_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[983]~1206_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[983]~1537_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[983]~1206_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~47\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~48_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~49\);

-- Location: LCCOMB_X30_Y20_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1016]~1253\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1016]~1253_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[983]~1537_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[983]~1206_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[983]~1537_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[983]~1206_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~48_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1016]~1253_combout\);

-- Location: LCCOMB_X29_Y25_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[588]~897\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[588]~897_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~24_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~24_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[588]~897_combout\);

-- Location: LCCOMB_X32_Y25_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~26_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~25\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[588]~1266_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[588]~897_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~25\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[588]~1266_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[588]~897_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~27\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[588]~1266_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[588]~897_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[588]~1266_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[588]~897_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~25\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~26_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~27\);

-- Location: LCCOMB_X33_Y25_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[654]~1301\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[654]~1301_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[621]~1283_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~26_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[621]~1283_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~26_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[654]~1301_combout\);

-- Location: LCCOMB_X33_Y25_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[621]~917\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[621]~917_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~26_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~26_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[621]~917_combout\);

-- Location: LCCOMB_X28_Y25_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~28_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~27\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[621]~1283_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[621]~917_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~27\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[621]~1283_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[621]~917_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~29\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[621]~1283_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[621]~917_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[621]~1283_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[621]~917_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~27\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~28_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~29\);

-- Location: LCCOMB_X24_Y24_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[687]~1320\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[687]~1320_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[654]~1301_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[654]~1301_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~28_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[687]~1320_combout\);

-- Location: LCCOMB_X26_Y27_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[653]~939\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[653]~939_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~26_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[653]~939_combout\);

-- Location: LCCOMB_X26_Y24_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[652]~940\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[652]~940_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~24_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[652]~940_combout\);

-- Location: LCCOMB_X26_Y25_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~26_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~25\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[652]~1303_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[652]~940_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~25\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[652]~1303_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[652]~940_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~27\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[652]~1303_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[652]~940_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[652]~1303_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[652]~940_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~25\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~26_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~27\);

-- Location: LCCOMB_X26_Y25_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~30_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[654]~938_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~29\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[654]~938_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[654]~1301_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~29\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[654]~1301_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~29\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~31\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[654]~938_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[654]~1301_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[654]~938_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[654]~1301_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~29\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~30_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~31\);

-- Location: LCCOMB_X24_Y24_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[720]~1340\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[720]~1340_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[687]~1320_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[687]~1320_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~30_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[720]~1340_combout\);

-- Location: LCCOMB_X27_Y25_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[685]~962\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[685]~962_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~26_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~26_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[685]~962_combout\);

-- Location: LCCOMB_X24_Y26_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~32_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~31\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[687]~960_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[687]~1320_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~31\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[687]~960_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[687]~1320_combout\)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~33\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~31\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[687]~960_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[687]~1320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[687]~960_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[687]~1320_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~31\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~32_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~33\);

-- Location: LCCOMB_X24_Y24_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[753]~1361\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[753]~1361_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[720]~1340_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[720]~1340_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~32_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[753]~1361_combout\);

-- Location: LCCOMB_X23_Y27_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[752]~1008\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[752]~1008_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~32_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~32_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[752]~1008_combout\);

-- Location: LCCOMB_X22_Y24_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~32_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~31\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[751]~1363_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[751]~1009_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~31\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[751]~1363_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[751]~1009_combout\)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~33\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~31\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[751]~1363_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[751]~1009_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[751]~1363_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[751]~1009_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~31\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~32_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~33\);

-- Location: LCCOMB_X22_Y24_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~34_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~33\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[752]~1362_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[752]~1008_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~33\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[752]~1362_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[752]~1008_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~35\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[752]~1362_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[752]~1008_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[752]~1362_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[752]~1008_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~33\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~34_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~35\);

-- Location: LCCOMB_X22_Y24_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~36_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~35\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[753]~1007_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[753]~1361_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~35\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[753]~1007_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[753]~1361_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~37\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[753]~1007_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[753]~1361_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[753]~1007_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[753]~1361_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~35\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~36_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~37\);

-- Location: LCCOMB_X21_Y24_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[786]~1032\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[786]~1032_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~36_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~36_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[786]~1032_combout\);

-- Location: LCCOMB_X26_Y22_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[785]~1033\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[785]~1033_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~34_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~34_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[785]~1033_combout\);

-- Location: LCCOMB_X23_Y23_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[784]~1385\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[784]~1385_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[751]~1363_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~30_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[751]~1363_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~30_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[784]~1385_combout\);

-- Location: LCCOMB_X22_Y22_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~38_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~37\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[786]~1383_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[786]~1032_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~37\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[786]~1383_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[786]~1032_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~39\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[786]~1383_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[786]~1032_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[786]~1383_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[786]~1032_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~37\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~38_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~39\);

-- Location: LCCOMB_X24_Y24_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[720]~983\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[720]~983_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~32_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[720]~983_combout\);

-- Location: LCCOMB_X23_Y24_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~34_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~33\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[720]~1340_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[720]~983_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~33\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[720]~1340_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[720]~983_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~35\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[720]~1340_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[720]~983_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[720]~1340_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[720]~983_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~33\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~34_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~35\);

-- Location: LCCOMB_X21_Y22_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[786]~1383\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[786]~1383_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[753]~1361_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[753]~1361_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~34_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[786]~1383_combout\);

-- Location: LCCOMB_X21_Y22_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[819]~1406\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[819]~1406_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[786]~1383_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~36_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~36_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[786]~1383_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[819]~1406_combout\);

-- Location: LCCOMB_X21_Y22_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[852]~1430\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[852]~1430_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[819]~1406_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~38_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[819]~1406_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[852]~1430_combout\);

-- Location: LCCOMB_X21_Y22_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[885]~1455\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[885]~1455_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[852]~1430_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~40_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~40_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[852]~1430_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[885]~1455_combout\);

-- Location: LCCOMB_X24_Y20_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~44_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~43\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[885]~1113_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[885]~1455_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~43\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[885]~1113_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[885]~1455_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~45\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[885]~1113_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[885]~1455_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[885]~1113_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[885]~1455_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~43\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~44_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~45\);

-- Location: LCCOMB_X29_Y23_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[951]~1508\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[951]~1508_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[918]~1481_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[918]~1481_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~44_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[951]~1508_combout\);

-- Location: LCCOMB_X28_Y22_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~48_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~47\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[951]~1172_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[951]~1508_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~47\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[951]~1172_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[951]~1508_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~49\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[951]~1172_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[951]~1508_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[951]~1172_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[951]~1508_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~47\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~48_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~49\);

-- Location: LCCOMB_X29_Y23_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[984]~1205\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[984]~1205_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~48_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~48_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[984]~1205_combout\);

-- Location: LCCOMB_X27_Y19_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[918]~1142\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[918]~1142_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~44_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~44_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[918]~1142_combout\);

-- Location: LCCOMB_X26_Y20_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[917]~1143\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[917]~1143_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~42_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~42_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[917]~1143_combout\);

-- Location: LCCOMB_X28_Y21_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[883]~1457\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[883]~1457_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[850]~1432_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~36_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[850]~1432_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~36_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[883]~1457_combout\);

-- Location: LCCOMB_X28_Y21_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[916]~1483\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[916]~1483_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[883]~1457_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~38_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~38_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[883]~1457_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[916]~1483_combout\);

-- Location: LCCOMB_X27_Y20_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~42_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~41\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[916]~1144_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[916]~1483_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~41\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[916]~1144_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[916]~1483_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~43\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[916]~1144_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[916]~1483_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[916]~1144_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[916]~1483_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~41\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~42_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~43\);

-- Location: LCCOMB_X27_Y20_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~46_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~45\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[918]~1481_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[918]~1142_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~45\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[918]~1481_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[918]~1142_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~47\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[918]~1481_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[918]~1142_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[918]~1481_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[918]~1142_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~45\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~46_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~47\);

-- Location: LCCOMB_X29_Y23_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[984]~1536\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[984]~1536_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[951]~1508_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[951]~1508_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~46_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[984]~1536_combout\);

-- Location: LCCOMB_X30_Y20_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~50_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~49\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[984]~1205_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[984]~1536_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~49\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[984]~1205_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[984]~1536_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~51\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[984]~1205_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[984]~1536_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[984]~1205_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[984]~1536_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~49\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~50_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~51\);

-- Location: LCCOMB_X29_Y23_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1017]~1254\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1017]~1254_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[984]~1536_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[984]~1205_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[984]~1536_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[984]~1205_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~50_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1017]~1254_combout\);

-- Location: LCCOMB_X33_Y23_N14
\NoTMR_instance|Mult0|auto_generated|op_2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mult0|auto_generated|op_2~14_combout\ = (\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT7\ & ((\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT7\ & (\NoTMR_instance|Mult0|auto_generated|op_2~13\ & VCC)) # 
-- (!\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT7\ & (!\NoTMR_instance|Mult0|auto_generated|op_2~13\)))) # (!\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT7\ & ((\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT7\ & 
-- (!\NoTMR_instance|Mult0|auto_generated|op_2~13\)) # (!\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT7\ & ((\NoTMR_instance|Mult0|auto_generated|op_2~13\) # (GND)))))
-- \NoTMR_instance|Mult0|auto_generated|op_2~15\ = CARRY((\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT7\ & (!\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT7\ & !\NoTMR_instance|Mult0|auto_generated|op_2~13\)) # 
-- (!\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT7\ & ((!\NoTMR_instance|Mult0|auto_generated|op_2~13\) # (!\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT7\,
	datab => \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT7\,
	datad => VCC,
	cin => \NoTMR_instance|Mult0|auto_generated|op_2~13\,
	combout => \NoTMR_instance|Mult0|auto_generated|op_2~14_combout\,
	cout => \NoTMR_instance|Mult0|auto_generated|op_2~15\);

-- Location: LCCOMB_X33_Y23_N16
\NoTMR_instance|Mult0|auto_generated|op_2~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mult0|auto_generated|op_2~16_combout\ = ((\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT8\ $ (\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT8\ $ (!\NoTMR_instance|Mult0|auto_generated|op_2~15\)))) # (GND)
-- \NoTMR_instance|Mult0|auto_generated|op_2~17\ = CARRY((\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT8\ & ((\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT8\) # (!\NoTMR_instance|Mult0|auto_generated|op_2~15\))) # 
-- (!\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT8\ & (\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT8\ & !\NoTMR_instance|Mult0|auto_generated|op_2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT8\,
	datab => \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT8\,
	datad => VCC,
	cin => \NoTMR_instance|Mult0|auto_generated|op_2~15\,
	combout => \NoTMR_instance|Mult0|auto_generated|op_2~16_combout\,
	cout => \NoTMR_instance|Mult0|auto_generated|op_2~17\);

-- Location: LCCOMB_X32_Y23_N20
\NoTMR_instance|Mult0|auto_generated|op_1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mult0|auto_generated|op_1~16_combout\ = ((\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT26\ $ (\NoTMR_instance|Mult0|auto_generated|op_2~16_combout\ $ (!\NoTMR_instance|Mult0|auto_generated|op_1~15\)))) # (GND)
-- \NoTMR_instance|Mult0|auto_generated|op_1~17\ = CARRY((\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT26\ & ((\NoTMR_instance|Mult0|auto_generated|op_2~16_combout\) # (!\NoTMR_instance|Mult0|auto_generated|op_1~15\))) # 
-- (!\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT26\ & (\NoTMR_instance|Mult0|auto_generated|op_2~16_combout\ & !\NoTMR_instance|Mult0|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT26\,
	datab => \NoTMR_instance|Mult0|auto_generated|op_2~16_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mult0|auto_generated|op_1~15\,
	combout => \NoTMR_instance|Mult0|auto_generated|op_1~16_combout\,
	cout => \NoTMR_instance|Mult0|auto_generated|op_1~17\);

-- Location: LCCOMB_X31_Y26_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[523]~848\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[523]~848_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mult0|auto_generated|op_1~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datac => \NoTMR_instance|Mult0|auto_generated|op_1~16_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[523]~848_combout\);

-- Location: LCCOMB_X31_Y27_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~20_combout\ = (\NoTMR_instance|Mult0|auto_generated|op_1~14_combout\ & (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~19\ $ (GND))) # 
-- (!\NoTMR_instance|Mult0|auto_generated|op_1~14_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~19\ & VCC))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~21\ = CARRY((\NoTMR_instance|Mult0|auto_generated|op_1~14_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~19\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~20_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~21\);

-- Location: LCCOMB_X29_Y27_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[522]~851\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[522]~851_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~20_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[522]~851_combout\);

-- Location: LCCOMB_X30_Y27_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~22_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~21\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[522]~850_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[522]~851_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~21\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[522]~850_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[522]~851_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~23\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[522]~850_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[522]~851_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[522]~850_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[522]~851_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~21\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~22_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~23\);

-- Location: LCCOMB_X30_Y27_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~24_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~23\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[523]~849_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[523]~848_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~23\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[523]~849_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[523]~848_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~25\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[523]~849_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[523]~848_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[523]~849_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[523]~848_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~23\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~24_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~25\);

-- Location: LCCOMB_X31_Y25_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[589]~1265\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[589]~1265_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[556]~1564_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~24_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[556]~1564_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~24_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[589]~1265_combout\);

-- Location: LCCOMB_X32_Y25_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~28_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~27\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[589]~896_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[589]~1265_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~27\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[589]~896_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[589]~1265_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~29\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[589]~896_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[589]~1265_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[589]~896_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[589]~1265_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~27\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~28_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~29\);

-- Location: LCCOMB_X33_Y25_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[622]~916\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[622]~916_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~28_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[622]~916_combout\);

-- Location: LCCOMB_X28_Y25_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~30_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[622]~1282_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~29\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[622]~1282_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[622]~916_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~29\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[622]~916_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~29\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~31\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[622]~1282_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[622]~916_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[622]~1282_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[622]~916_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~29\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~30_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~31\);

-- Location: LCCOMB_X27_Y25_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[655]~937\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[655]~937_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~30_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[655]~937_combout\);

-- Location: LCCOMB_X26_Y25_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~32_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~31\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[655]~1300_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[655]~937_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~31\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[655]~1300_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[655]~937_combout\)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~33\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~31\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[655]~1300_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[655]~937_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[655]~1300_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[655]~937_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~31\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~32_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~33\);

-- Location: LCCOMB_X23_Y26_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[721]~1339\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[721]~1339_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[688]~1319_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[688]~1319_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~32_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[721]~1339_combout\);

-- Location: LCCOMB_X23_Y24_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~36_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~35\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[721]~982_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[721]~1339_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~35\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[721]~982_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[721]~1339_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~37\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[721]~982_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[721]~1339_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[721]~982_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[721]~1339_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~35\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~36_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~37\);

-- Location: LCCOMB_X24_Y23_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[787]~1382\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[787]~1382_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[754]~1360_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~36_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[754]~1360_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~36_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[787]~1382_combout\);

-- Location: LCCOMB_X22_Y22_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~40_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~39\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[787]~1031_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[787]~1382_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~39\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[787]~1031_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[787]~1382_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~41\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[787]~1031_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[787]~1382_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[787]~1031_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[787]~1382_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~39\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~40_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~41\);

-- Location: LCCOMB_X19_Y22_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[820]~1057\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[820]~1057_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~40_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[820]~1057_combout\);

-- Location: LCCOMB_X20_Y22_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~40_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~39\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[819]~1058_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[819]~1406_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~39\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[819]~1058_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[819]~1406_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~41\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[819]~1058_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[819]~1406_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[819]~1058_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[819]~1406_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~39\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~40_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~41\);

-- Location: LCCOMB_X20_Y22_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~42_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~41\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[820]~1405_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[820]~1057_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~41\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[820]~1405_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[820]~1057_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~43\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[820]~1405_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[820]~1057_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[820]~1405_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[820]~1057_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~41\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~42_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~43\);

-- Location: LCCOMB_X23_Y22_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[853]~1084\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[853]~1084_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~42_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~42_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[853]~1084_combout\);

-- Location: LCCOMB_X21_Y20_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[852]~1085\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[852]~1085_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~40_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~40_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[852]~1085_combout\);

-- Location: LCCOMB_X22_Y20_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~44_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~43\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[853]~1429_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[853]~1084_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~43\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[853]~1429_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[853]~1084_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~45\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[853]~1429_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[853]~1084_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[853]~1429_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[853]~1084_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~43\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~44_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~45\);

-- Location: LCCOMB_X24_Y23_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[919]~1480\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[919]~1480_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[886]~1454_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~44_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[886]~1454_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~44_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[919]~1480_combout\);

-- Location: LCCOMB_X27_Y20_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~48_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~47\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[919]~1141_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[919]~1480_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~47\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[919]~1141_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[919]~1480_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~49\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[919]~1141_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[919]~1480_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[919]~1141_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[919]~1480_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~47\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~48_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~49\);

-- Location: LCCOMB_X29_Y20_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[985]~1535\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[985]~1535_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[952]~1507_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[952]~1507_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~48_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[985]~1535_combout\);

-- Location: LCCOMB_X30_Y20_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~52_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~51\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[985]~1204_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[985]~1535_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~51\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[985]~1204_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[985]~1535_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~53\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[985]~1204_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[985]~1535_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[985]~1204_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[985]~1535_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~51\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~52_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~53\);

-- Location: LCCOMB_X30_Y20_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1018]~1255\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1018]~1255_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[985]~1204_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[985]~1535_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[985]~1204_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[985]~1535_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~52_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1018]~1255_combout\);

-- Location: LCCOMB_X33_Y23_N18
\NoTMR_instance|Mult0|auto_generated|op_2~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mult0|auto_generated|op_2~18_combout\ = (\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT9\ & (\NoTMR_instance|Mult0|auto_generated|op_2~17\ & VCC)) # 
-- (!\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT9\ & (!\NoTMR_instance|Mult0|auto_generated|op_2~17\)))) # (!\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT9\ & 
-- (!\NoTMR_instance|Mult0|auto_generated|op_2~17\)) # (!\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT9\ & ((\NoTMR_instance|Mult0|auto_generated|op_2~17\) # (GND)))))
-- \NoTMR_instance|Mult0|auto_generated|op_2~19\ = CARRY((\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT9\ & (!\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT9\ & !\NoTMR_instance|Mult0|auto_generated|op_2~17\)) # 
-- (!\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT9\ & ((!\NoTMR_instance|Mult0|auto_generated|op_2~17\) # (!\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT9\,
	datab => \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT9\,
	datad => VCC,
	cin => \NoTMR_instance|Mult0|auto_generated|op_2~17\,
	combout => \NoTMR_instance|Mult0|auto_generated|op_2~18_combout\,
	cout => \NoTMR_instance|Mult0|auto_generated|op_2~19\);

-- Location: LCCOMB_X32_Y23_N22
\NoTMR_instance|Mult0|auto_generated|op_1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mult0|auto_generated|op_1~18_combout\ = (\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\NoTMR_instance|Mult0|auto_generated|op_2~18_combout\ & (\NoTMR_instance|Mult0|auto_generated|op_1~17\ & VCC)) # 
-- (!\NoTMR_instance|Mult0|auto_generated|op_2~18_combout\ & (!\NoTMR_instance|Mult0|auto_generated|op_1~17\)))) # (!\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((\NoTMR_instance|Mult0|auto_generated|op_2~18_combout\ & 
-- (!\NoTMR_instance|Mult0|auto_generated|op_1~17\)) # (!\NoTMR_instance|Mult0|auto_generated|op_2~18_combout\ & ((\NoTMR_instance|Mult0|auto_generated|op_1~17\) # (GND)))))
-- \NoTMR_instance|Mult0|auto_generated|op_1~19\ = CARRY((\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT27\ & (!\NoTMR_instance|Mult0|auto_generated|op_2~18_combout\ & !\NoTMR_instance|Mult0|auto_generated|op_1~17\)) # 
-- (!\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT27\ & ((!\NoTMR_instance|Mult0|auto_generated|op_1~17\) # (!\NoTMR_instance|Mult0|auto_generated|op_2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT27\,
	datab => \NoTMR_instance|Mult0|auto_generated|op_2~18_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mult0|auto_generated|op_1~17\,
	combout => \NoTMR_instance|Mult0|auto_generated|op_1~18_combout\,
	cout => \NoTMR_instance|Mult0|auto_generated|op_1~19\);

-- Location: LCCOMB_X31_Y27_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~24_combout\ = (\NoTMR_instance|Mult0|auto_generated|op_1~18_combout\ & ((GND) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~23\))) # 
-- (!\NoTMR_instance|Mult0|auto_generated|op_1~18_combout\ & (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~23\ $ (GND)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~25\ = CARRY((\NoTMR_instance|Mult0|auto_generated|op_1~18_combout\) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mult0|auto_generated|op_1~18_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~23\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~24_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~25\);

-- Location: LCCOMB_X31_Y25_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[557]~1563\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[557]~1563_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & 
-- (\NoTMR_instance|Mult0|auto_generated|op_1~18_combout\)) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datab => \NoTMR_instance|Mult0|auto_generated|op_1~18_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~24_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[557]~1563_combout\);

-- Location: LCCOMB_X31_Y25_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[590]~1264\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[590]~1264_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[557]~1563_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~26_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~26_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[557]~1563_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[590]~1264_combout\);

-- Location: LCCOMB_X32_Y25_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~30_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[590]~895_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~29\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[590]~895_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[590]~1264_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~29\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[590]~1264_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~29\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~31\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[590]~895_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[590]~1264_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[590]~895_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[590]~1264_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~29\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~30_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~31\);

-- Location: LCCOMB_X31_Y25_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[623]~1281\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[623]~1281_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[590]~1264_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~28_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~28_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[590]~1264_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[623]~1281_combout\);

-- Location: LCCOMB_X31_Y25_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[656]~1299\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[656]~1299_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[623]~1281_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~30_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[623]~1281_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[656]~1299_combout\);

-- Location: LCCOMB_X28_Y27_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[689]~1318\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[689]~1318_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[656]~1299_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~32_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~32_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[656]~1299_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[689]~1318_combout\);

-- Location: LCCOMB_X23_Y27_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[722]~1338\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[722]~1338_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[689]~1318_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~34_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~34_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[689]~1318_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[722]~1338_combout\);

-- Location: LCCOMB_X23_Y27_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[755]~1359\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[755]~1359_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[722]~1338_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~36_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~36_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[722]~1338_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[755]~1359_combout\);

-- Location: LCCOMB_X21_Y24_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[788]~1381\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[788]~1381_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[755]~1359_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~38_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~38_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[755]~1359_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[788]~1381_combout\);

-- Location: LCCOMB_X22_Y22_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~42_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~41\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[788]~1030_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[788]~1381_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~41\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[788]~1030_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[788]~1381_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~43\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[788]~1030_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[788]~1381_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[788]~1030_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[788]~1381_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~41\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~42_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~43\);

-- Location: LCCOMB_X23_Y26_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[688]~959\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[688]~959_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~32_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[688]~959_combout\);

-- Location: LCCOMB_X24_Y26_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~34_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~33\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[688]~1319_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[688]~959_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~33\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[688]~1319_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[688]~959_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~35\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[688]~1319_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[688]~959_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[688]~1319_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[688]~959_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~33\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~34_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~35\);

-- Location: LCCOMB_X23_Y26_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[754]~1360\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[754]~1360_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[721]~1339_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~34_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[721]~1339_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[754]~1360_combout\);

-- Location: LCCOMB_X22_Y24_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~38_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~37\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[754]~1006_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[754]~1360_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~37\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[754]~1006_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[754]~1360_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~39\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[754]~1006_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[754]~1360_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[754]~1006_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[754]~1360_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~37\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~38_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~39\);

-- Location: LCCOMB_X22_Y24_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~40_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~39\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[755]~1005_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[755]~1359_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~39\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[755]~1005_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[755]~1359_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~41\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[755]~1005_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[755]~1359_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[755]~1005_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[755]~1359_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~39\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~40_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~41\);

-- Location: LCCOMB_X21_Y24_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[821]~1404\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[821]~1404_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[788]~1381_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~40_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[788]~1381_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~40_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[821]~1404_combout\);

-- Location: LCCOMB_X23_Y22_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[854]~1428\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[854]~1428_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[821]~1404_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~42_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[821]~1404_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[854]~1428_combout\);

-- Location: LCCOMB_X22_Y20_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~46_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~45\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[854]~1083_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[854]~1428_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~45\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[854]~1083_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[854]~1428_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~47\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[854]~1083_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[854]~1428_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[854]~1083_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[854]~1428_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~45\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~46_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~47\);

-- Location: LCCOMB_X23_Y20_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[887]~1111\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[887]~1111_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~46_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[887]~1111_combout\);

-- Location: LCCOMB_X24_Y23_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[820]~1405\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[820]~1405_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[787]~1382_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[787]~1382_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~38_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[820]~1405_combout\);

-- Location: LCCOMB_X24_Y23_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[853]~1429\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[853]~1429_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[820]~1405_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~40_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[820]~1405_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[853]~1429_combout\);

-- Location: LCCOMB_X24_Y23_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[886]~1454\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[886]~1454_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[853]~1429_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~42_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~42_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[853]~1429_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[886]~1454_combout\);

-- Location: LCCOMB_X24_Y20_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~48_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~47\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[887]~1453_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[887]~1111_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~47\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[887]~1453_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[887]~1111_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~49\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[887]~1453_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[887]~1111_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[887]~1453_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[887]~1111_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~47\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~48_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~49\);

-- Location: LCCOMB_X26_Y20_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[920]~1140\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[920]~1140_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~48_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~48_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[920]~1140_combout\);

-- Location: LCCOMB_X27_Y20_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~50_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~49\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[920]~1479_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[920]~1140_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~49\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[920]~1479_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[920]~1140_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~51\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[920]~1479_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[920]~1140_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[920]~1479_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[920]~1140_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~49\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~50_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~51\);

-- Location: LCCOMB_X20_Y22_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~44_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~43\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[821]~1056_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[821]~1404_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~43\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[821]~1056_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[821]~1404_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~45\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[821]~1056_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[821]~1404_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[821]~1056_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[821]~1404_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~43\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~44_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~45\);

-- Location: LCCOMB_X21_Y20_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[887]~1453\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[887]~1453_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[854]~1428_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[854]~1428_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~44_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[887]~1453_combout\);

-- Location: LCCOMB_X26_Y20_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[920]~1479\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[920]~1479_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[887]~1453_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~46_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~46_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[887]~1453_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[920]~1479_combout\);

-- Location: LCCOMB_X26_Y20_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[953]~1506\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[953]~1506_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[920]~1479_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~48_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~48_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[920]~1479_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[953]~1506_combout\);

-- Location: LCCOMB_X26_Y20_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[986]~1534\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[986]~1534_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[953]~1506_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~50_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[953]~1506_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[986]~1534_combout\);

-- Location: LCCOMB_X28_Y20_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[953]~1170\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[953]~1170_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~50_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~50_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[953]~1170_combout\);

-- Location: LCCOMB_X29_Y20_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[952]~1171\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[952]~1171_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~48_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~48_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[952]~1171_combout\);

-- Location: LCCOMB_X28_Y22_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~52_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~51\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[953]~1506_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[953]~1170_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~51\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[953]~1506_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[953]~1170_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~53\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[953]~1506_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[953]~1170_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[953]~1506_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[953]~1170_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~51\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~52_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~53\);

-- Location: LCCOMB_X30_Y23_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[986]~1203\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[986]~1203_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~52_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[986]~1203_combout\);

-- Location: LCCOMB_X30_Y20_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1019]~1256\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1019]~1256_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[986]~1534_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[986]~1203_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~54_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[986]~1534_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[986]~1203_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1019]~1256_combout\);

-- Location: LCCOMB_X26_Y24_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[789]~1029\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[789]~1029_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~42_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~42_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[789]~1029_combout\);

-- Location: LCCOMB_X22_Y22_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~44_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~43\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[789]~1380_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[789]~1029_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~43\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[789]~1380_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[789]~1029_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~45\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[789]~1380_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[789]~1029_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[789]~1380_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[789]~1029_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~43\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~44_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~45\);

-- Location: LCCOMB_X32_Y27_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[558]~1562\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[558]~1562_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & 
-- (\NoTMR_instance|Mult0|auto_generated|op_1~20_combout\)) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datab => \NoTMR_instance|Mult0|auto_generated|op_1~20_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~26_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[558]~1562_combout\);

-- Location: LCCOMB_X31_Y25_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[591]~1263\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[591]~1263_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[558]~1562_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[558]~1562_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~28_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[591]~1263_combout\);

-- Location: LCCOMB_X32_Y25_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~32_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~31\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[591]~894_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[591]~1263_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~31\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[591]~894_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[591]~1263_combout\)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~33\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~31\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[591]~894_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[591]~1263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[591]~894_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[591]~1263_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~31\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~32_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~33\);

-- Location: LCCOMB_X31_Y25_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[624]~914\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[624]~914_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~32_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[624]~914_combout\);

-- Location: LCCOMB_X31_Y25_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[623]~915\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[623]~915_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~30_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[623]~915_combout\);

-- Location: LCCOMB_X28_Y25_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~32_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~31\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[623]~1281_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[623]~915_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~31\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[623]~1281_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[623]~915_combout\)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~33\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~31\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[623]~1281_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[623]~915_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[623]~1281_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[623]~915_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~31\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~32_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~33\);

-- Location: LCCOMB_X28_Y25_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~34_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~33\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[624]~1280_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[624]~914_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~33\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[624]~1280_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[624]~914_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~35\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[624]~1280_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[624]~914_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[624]~1280_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[624]~914_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~33\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~34_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~35\);

-- Location: LCCOMB_X31_Y25_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[624]~1280\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[624]~1280_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[591]~1263_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~30_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~30_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[591]~1263_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[624]~1280_combout\);

-- Location: LCCOMB_X31_Y25_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[657]~1298\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[657]~1298_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[624]~1280_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~32_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[624]~1280_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[657]~1298_combout\);

-- Location: LCCOMB_X27_Y25_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[690]~1317\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[690]~1317_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[657]~1298_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~34_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[657]~1298_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[690]~1317_combout\);

-- Location: LCCOMB_X27_Y25_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[656]~936\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[656]~936_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~32_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[656]~936_combout\);

-- Location: LCCOMB_X26_Y25_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~34_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~33\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[656]~1299_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[656]~936_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~33\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[656]~1299_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[656]~936_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~35\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[656]~1299_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[656]~936_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[656]~1299_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[656]~936_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~33\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~34_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~35\);

-- Location: LCCOMB_X26_Y25_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~36_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~35\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[657]~935_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[657]~1298_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~35\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[657]~935_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[657]~1298_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~37\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[657]~935_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[657]~1298_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[657]~935_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[657]~1298_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~35\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~36_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~37\);

-- Location: LCCOMB_X27_Y25_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[723]~1337\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[723]~1337_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[690]~1317_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[690]~1317_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~36_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[723]~1337_combout\);

-- Location: LCCOMB_X23_Y24_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~40_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~39\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[723]~980_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[723]~1337_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~39\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[723]~980_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[723]~1337_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~41\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[723]~980_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[723]~1337_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[723]~980_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[723]~1337_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~39\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~40_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~41\);

-- Location: LCCOMB_X26_Y24_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[789]~1380\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[789]~1380_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[756]~1358_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[756]~1358_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~40_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[789]~1380_combout\);

-- Location: LCCOMB_X26_Y24_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[822]~1403\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[822]~1403_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[789]~1380_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~42_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~42_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[789]~1380_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[822]~1403_combout\);

-- Location: LCCOMB_X29_Y20_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[855]~1427\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[855]~1427_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[822]~1403_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~44_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[822]~1403_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[855]~1427_combout\);

-- Location: LCCOMB_X22_Y20_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~48_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~47\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[855]~1082_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[855]~1427_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~47\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[855]~1082_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[855]~1427_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~49\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[855]~1082_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[855]~1427_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[855]~1082_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[855]~1427_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~47\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~48_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~49\);

-- Location: LCCOMB_X21_Y20_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[888]~1110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[888]~1110_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~48_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~48_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[888]~1110_combout\);

-- Location: LCCOMB_X24_Y20_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~50_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~49\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[888]~1452_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[888]~1110_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~49\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[888]~1452_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[888]~1110_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~51\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[888]~1452_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[888]~1110_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[888]~1452_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[888]~1110_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~49\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~50_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~51\);

-- Location: LCCOMB_X28_Y20_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[921]~1139\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[921]~1139_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~50_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~50_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[921]~1139_combout\);

-- Location: LCCOMB_X27_Y20_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~52_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~51\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[921]~1478_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[921]~1139_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~51\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[921]~1478_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[921]~1139_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~53\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[921]~1478_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[921]~1139_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[921]~1478_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[921]~1139_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~51\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~52_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~53\);

-- Location: LCCOMB_X29_Y20_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[954]~1169\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[954]~1169_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~52_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~52_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[954]~1169_combout\);

-- Location: LCCOMB_X28_Y22_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~54_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~53\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[954]~1505_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[954]~1169_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~53\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[954]~1505_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[954]~1169_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~55\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[954]~1505_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[954]~1169_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[954]~1505_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[954]~1169_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~53\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~54_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~55\);

-- Location: LCCOMB_X28_Y20_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[987]~1202\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[987]~1202_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~54_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~54_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[987]~1202_combout\);

-- Location: LCCOMB_X30_Y20_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~56_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~55\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[987]~1533_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[987]~1202_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~55\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[987]~1533_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[987]~1202_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~57\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[987]~1533_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[987]~1202_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[987]~1533_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[987]~1202_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~55\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~56_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~57\);

-- Location: LCCOMB_X30_Y20_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1020]~1257\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1020]~1257_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[987]~1533_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[987]~1202_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[987]~1533_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~56_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[987]~1202_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1020]~1257_combout\);

-- Location: LCCOMB_X22_Y22_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~46_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~45\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[790]~1379_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[790]~1028_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~45\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[790]~1379_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[790]~1028_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~47\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[790]~1379_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[790]~1028_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[790]~1379_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[790]~1028_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~45\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~46_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~47\);

-- Location: LCCOMB_X24_Y22_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[856]~1426\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[856]~1426_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[823]~1402_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[823]~1402_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~46_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[856]~1426_combout\);

-- Location: LCCOMB_X24_Y22_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[889]~1451\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[889]~1451_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[856]~1426_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~48_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~48_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[856]~1426_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[889]~1451_combout\);

-- Location: LCCOMB_X22_Y20_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~50_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~49\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[856]~1081_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[856]~1426_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~49\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[856]~1081_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[856]~1426_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~51\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[856]~1081_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[856]~1426_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[856]~1081_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[856]~1426_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~49\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~50_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~51\);

-- Location: LCCOMB_X24_Y22_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[922]~1477\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[922]~1477_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[889]~1451_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[889]~1451_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~50_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[922]~1477_combout\);

-- Location: LCCOMB_X27_Y20_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~54_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~53\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[922]~1138_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[922]~1477_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~53\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[922]~1138_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[922]~1477_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~55\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[922]~1138_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[922]~1477_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[922]~1138_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[922]~1477_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~53\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~54_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~55\);

-- Location: LCCOMB_X27_Y22_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[955]~1168\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[955]~1168_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~54_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[955]~1168_combout\);

-- Location: LCCOMB_X28_Y22_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~56_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~55\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[955]~1504_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[955]~1168_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~55\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[955]~1504_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[955]~1168_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~57\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[955]~1504_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[955]~1168_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[955]~1504_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[955]~1168_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~55\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~56_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~57\);

-- Location: LCCOMB_X29_Y22_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[988]~1201\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[988]~1201_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~56_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[988]~1201_combout\);

-- Location: LCCOMB_X26_Y22_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[988]~1532\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[988]~1532_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[955]~1504_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[955]~1504_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~54_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[988]~1532_combout\);

-- Location: LCCOMB_X30_Y20_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1021]~1258\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1021]~1258_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[988]~1201_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[988]~1532_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~58_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[988]~1201_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[988]~1532_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1021]~1258_combout\);

-- Location: LCCOMB_X28_Y22_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~58_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~57\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[956]~1503_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[956]~1167_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~57\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[956]~1503_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[956]~1167_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~59\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[956]~1503_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[956]~1167_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[956]~1503_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[956]~1167_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~57\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~58_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~59\);

-- Location: LCCOMB_X29_Y22_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[989]~1200\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[989]~1200_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~58_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~58_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[989]~1200_combout\);

-- Location: LCCOMB_X27_Y22_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[989]~1531\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[989]~1531_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[956]~1503_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~56_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[956]~1503_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~56_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[989]~1531_combout\);

-- Location: LCCOMB_X30_Y20_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1022]~1259\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1022]~1259_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[989]~1200_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[989]~1531_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~60_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[989]~1200_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[989]~1531_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1022]~1259_combout\);

-- Location: DSPMULT_X34_Y21_N0
\NoTMR_instance|Mult0|auto_generated|mac_mult5\ : cycloneiii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "0",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => GND,
	signb => GND,
	clk => \clk~inputclkctrl_outclk\,
	aclr => GND,
	ena => \NoTMR_instance|ALT_INV_temp_fault_tact_generated~q\,
	dataa => \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAA_bus\,
	datab => \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \NoTMR_instance|Mult0|auto_generated|mac_mult5_DATAOUT_bus\);

-- Location: LCCOMB_X33_Y23_N2
\NoTMR_instance|Mult0|auto_generated|op_2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mult0|auto_generated|op_2~2_combout\ = (\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT1\ & (\NoTMR_instance|Mult0|auto_generated|op_2~1\ & VCC)) # 
-- (!\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT1\ & (!\NoTMR_instance|Mult0|auto_generated|op_2~1\)))) # (!\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT1\ & 
-- (!\NoTMR_instance|Mult0|auto_generated|op_2~1\)) # (!\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT1\ & ((\NoTMR_instance|Mult0|auto_generated|op_2~1\) # (GND)))))
-- \NoTMR_instance|Mult0|auto_generated|op_2~3\ = CARRY((\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT1\ & (!\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT1\ & !\NoTMR_instance|Mult0|auto_generated|op_2~1\)) # 
-- (!\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT1\ & ((!\NoTMR_instance|Mult0|auto_generated|op_2~1\) # (!\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT1\,
	datab => \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT1\,
	datad => VCC,
	cin => \NoTMR_instance|Mult0|auto_generated|op_2~1\,
	combout => \NoTMR_instance|Mult0|auto_generated|op_2~2_combout\,
	cout => \NoTMR_instance|Mult0|auto_generated|op_2~3\);

-- Location: LCCOMB_X31_Y28_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[553]~1567\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[553]~1567_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & 
-- (\NoTMR_instance|Mult0|auto_generated|op_1~10_combout\)) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datab => \NoTMR_instance|Mult0|auto_generated|op_1~10_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~16_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[553]~1567_combout\);

-- Location: LCCOMB_X32_Y27_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[619]~1285\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[619]~1285_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[586]~1268_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[586]~1268_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~20_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[619]~1285_combout\);

-- Location: LCCOMB_X27_Y25_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[685]~1322\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[685]~1322_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[652]~1303_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[652]~1303_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~24_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[685]~1322_combout\);

-- Location: LCCOMB_X24_Y25_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[718]~1342\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[718]~1342_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[685]~1322_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~26_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[685]~1322_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~26_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[718]~1342_combout\);

-- Location: LCCOMB_X21_Y24_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[751]~1009\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[751]~1009_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~30_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~30_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[751]~1009_combout\);

-- Location: LCCOMB_X23_Y23_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[817]~1408\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[817]~1408_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[784]~1385_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~32_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[784]~1385_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[817]~1408_combout\);

-- Location: LCCOMB_X23_Y21_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[850]~1087\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[850]~1087_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~36_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[850]~1087_combout\);

-- Location: LCCOMB_X28_Y20_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[883]~1115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[883]~1115_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~38_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[883]~1115_combout\);

-- Location: LCCOMB_X28_Y21_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[949]~1510\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[949]~1510_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[916]~1483_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[916]~1483_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~40_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[949]~1510_combout\);

-- Location: LCCOMB_X28_Y21_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[982]~1207\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[982]~1207_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~44_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[982]~1207_combout\);

-- Location: LCCOMB_X28_Y21_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[982]~1538\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[982]~1538_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[949]~1510_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[949]~1510_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~42_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[982]~1538_combout\);

-- Location: LCCOMB_X29_Y21_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1015]~1252\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1015]~1252_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[982]~1207_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[982]~1538_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~46_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[982]~1207_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[982]~1538_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1015]~1252_combout\);

-- Location: LCCOMB_X31_Y24_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[549]~1571\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[549]~1571_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & 
-- (\NoTMR_instance|Mult0|auto_generated|op_1~2_combout\)) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datab => \NoTMR_instance|Mult0|auto_generated|op_1~2_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~8_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[549]~1571_combout\);

-- Location: LCCOMB_X31_Y26_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[582]~903\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[582]~903_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~12_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[582]~903_combout\);

-- Location: LCCOMB_X29_Y27_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[615]~923\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[615]~923_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~14_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~14_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[615]~923_combout\);

-- Location: LCCOMB_X26_Y27_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[681]~1326\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[681]~1326_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[648]~1307_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~16_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[648]~1307_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[681]~1326_combout\);

-- Location: LCCOMB_X23_Y27_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[714]~989\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[714]~989_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~20_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[714]~989_combout\);

-- Location: LCCOMB_X26_Y27_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[714]~1346\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[714]~1346_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[681]~1326_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~18_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~18_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[681]~1326_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[714]~1346_combout\);

-- Location: LCCOMB_X24_Y25_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[747]~1367\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[747]~1367_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[714]~1346_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~20_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[714]~1346_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[747]~1367_combout\);

-- Location: LCCOMB_X21_Y25_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[780]~1389\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[780]~1389_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[747]~1367_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~22_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[747]~1367_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[780]~1389_combout\);

-- Location: LCCOMB_X19_Y22_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[813]~1064\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[813]~1064_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~26_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[813]~1064_combout\);

-- Location: LCCOMB_X21_Y20_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[846]~1091\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[846]~1091_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~28_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[846]~1091_combout\);

-- Location: LCCOMB_X21_Y20_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[879]~1119\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[879]~1119_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~30_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[879]~1119_combout\);

-- Location: LCCOMB_X23_Y20_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[945]~1514\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[945]~1514_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[912]~1487_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[912]~1487_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~32_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[945]~1514_combout\);

-- Location: LCCOMB_X29_Y20_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[978]~1542\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[978]~1542_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[945]~1514_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~34_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~34_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[945]~1514_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[978]~1542_combout\);

-- Location: LCCOMB_X29_Y21_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1011]~1248\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1011]~1248_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[978]~1211_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[978]~1542_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[978]~1211_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[978]~1542_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~38_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1011]~1248_combout\);

-- Location: LCCOMB_X33_Y23_N20
\NoTMR_instance|Mult0|auto_generated|op_2~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mult0|auto_generated|op_2~20_combout\ = ((\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT10\ $ (\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT10\ $ (!\NoTMR_instance|Mult0|auto_generated|op_2~19\)))) # (GND)
-- \NoTMR_instance|Mult0|auto_generated|op_2~21\ = CARRY((\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT10\ & ((\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT10\) # (!\NoTMR_instance|Mult0|auto_generated|op_2~19\))) # 
-- (!\NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT10\ & (\NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT10\ & !\NoTMR_instance|Mult0|auto_generated|op_2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|mac_out6~DATAOUT10\,
	datab => \NoTMR_instance|Mult0|auto_generated|mac_out4~DATAOUT10\,
	datad => VCC,
	cin => \NoTMR_instance|Mult0|auto_generated|op_2~19\,
	combout => \NoTMR_instance|Mult0|auto_generated|op_2~20_combout\,
	cout => \NoTMR_instance|Mult0|auto_generated|op_2~21\);

-- Location: LCCOMB_X32_Y23_N24
\NoTMR_instance|Mult0|auto_generated|op_1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mult0|auto_generated|op_1~20_combout\ = ((\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT28\ $ (\NoTMR_instance|Mult0|auto_generated|op_2~20_combout\ $ (!\NoTMR_instance|Mult0|auto_generated|op_1~19\)))) # (GND)
-- \NoTMR_instance|Mult0|auto_generated|op_1~21\ = CARRY((\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT28\ & ((\NoTMR_instance|Mult0|auto_generated|op_2~20_combout\) # (!\NoTMR_instance|Mult0|auto_generated|op_1~19\))) # 
-- (!\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT28\ & (\NoTMR_instance|Mult0|auto_generated|op_2~20_combout\ & !\NoTMR_instance|Mult0|auto_generated|op_1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT28\,
	datab => \NoTMR_instance|Mult0|auto_generated|op_2~20_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mult0|auto_generated|op_1~19\,
	combout => \NoTMR_instance|Mult0|auto_generated|op_1~20_combout\,
	cout => \NoTMR_instance|Mult0|auto_generated|op_1~21\);

-- Location: LCCOMB_X31_Y27_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~26_combout\ = (\NoTMR_instance|Mult0|auto_generated|op_1~20_combout\ & (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~25\ & VCC)) # (!\NoTMR_instance|Mult0|auto_generated|op_1~20_combout\ 
-- & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~25\))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~27\ = CARRY((!\NoTMR_instance|Mult0|auto_generated|op_1~20_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mult0|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~25\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~26_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~27\);

-- Location: LCCOMB_X31_Y27_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[525]~845\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[525]~845_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~26_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~26_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[525]~845_combout\);

-- Location: LCCOMB_X31_Y24_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[524]~847\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[524]~847_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~24_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[524]~847_combout\);

-- Location: LCCOMB_X30_Y27_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~28_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~27\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[525]~844_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[525]~845_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~27\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[525]~844_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[525]~845_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~29\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[525]~844_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[525]~845_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[525]~844_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[525]~845_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~27\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~28_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~29\);

-- Location: LCCOMB_X31_Y25_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[558]~875\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[558]~875_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~28_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[558]~875_combout\);

-- Location: LCCOMB_X31_Y26_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[556]~1564\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[556]~1564_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & 
-- ((\NoTMR_instance|Mult0|auto_generated|op_1~16_combout\))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~22_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datac => \NoTMR_instance|Mult0|auto_generated|op_1~16_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[556]~1564_combout\);

-- Location: LCCOMB_X29_Y27_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[555]~878\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[555]~878_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~22_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[555]~878_combout\);

-- Location: LCCOMB_X30_Y25_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~32_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~31\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[559]~1561_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[559]~874_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~31\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[559]~1561_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[559]~874_combout\)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~33\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~31\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[559]~1561_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[559]~874_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[559]~1561_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[559]~874_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~31\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~32_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~33\);

-- Location: LCCOMB_X30_Y25_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[592]~1262\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[592]~1262_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[559]~1561_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[559]~1561_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~30_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[592]~1262_combout\);

-- Location: LCCOMB_X29_Y25_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[625]~1279\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[625]~1279_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[592]~1262_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~32_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[592]~1262_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[625]~1279_combout\);

-- Location: LCCOMB_X28_Y25_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~36_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~35\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[625]~913_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[625]~1279_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~35\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[625]~913_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[625]~1279_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~37\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[625]~913_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[625]~1279_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[625]~913_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[625]~1279_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~35\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~36_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~37\);

-- Location: LCCOMB_X27_Y25_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[658]~934\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[658]~934_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~36_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[658]~934_combout\);

-- Location: LCCOMB_X26_Y25_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~38_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~37\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[658]~1297_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[658]~934_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~37\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[658]~1297_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[658]~934_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~39\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[658]~1297_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[658]~934_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[658]~1297_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[658]~934_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~37\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~38_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~39\);

-- Location: LCCOMB_X32_Y25_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[592]~893\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[592]~893_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~32_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[592]~893_combout\);

-- Location: LCCOMB_X32_Y25_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~34_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~33\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[592]~1262_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[592]~893_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~33\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[592]~1262_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[592]~893_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~35\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[592]~1262_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[592]~893_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[592]~1262_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[592]~893_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~33\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~34_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~35\);

-- Location: LCCOMB_X27_Y25_N2
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[658]~1297\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[658]~1297_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[625]~1279_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~34_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~34_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[625]~1279_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[658]~1297_combout\);

-- Location: LCCOMB_X27_Y25_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[691]~1316\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[691]~1316_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[658]~1297_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~36_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[658]~1297_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[691]~1316_combout\);

-- Location: LCCOMB_X24_Y24_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[724]~1336\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[724]~1336_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[691]~1316_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~38_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~38_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[691]~1316_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[724]~1336_combout\);

-- Location: LCCOMB_X23_Y24_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~42_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~41\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[724]~979_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[724]~1336_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~41\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[724]~979_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[724]~1336_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~43\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[724]~979_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[724]~1336_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[724]~979_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[724]~1336_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~41\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~42_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~43\);

-- Location: LCCOMB_X21_Y24_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[757]~1003\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[757]~1003_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~42_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~42_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[757]~1003_combout\);

-- Location: LCCOMB_X26_Y25_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[690]~957\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[690]~957_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~36_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[690]~957_combout\);

-- Location: LCCOMB_X23_Y27_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[689]~958\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[689]~958_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~34_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[689]~958_combout\);

-- Location: LCCOMB_X24_Y26_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~38_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~37\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[690]~1317_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[690]~957_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~37\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[690]~1317_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[690]~957_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~39\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[690]~1317_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[690]~957_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[690]~1317_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[690]~957_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~37\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~38_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~39\);

-- Location: LCCOMB_X26_Y24_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[756]~1358\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[756]~1358_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[723]~1337_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~38_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[723]~1337_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~38_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[756]~1358_combout\);

-- Location: LCCOMB_X22_Y24_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~44_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~43\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[757]~1357_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[757]~1003_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~43\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[757]~1357_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[757]~1003_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~45\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[757]~1357_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[757]~1003_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[757]~1357_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[757]~1003_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~43\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~44_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~45\);

-- Location: LCCOMB_X23_Y22_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[790]~1028\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[790]~1028_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~44_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[790]~1028_combout\);

-- Location: LCCOMB_X22_Y22_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~48_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~47\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[791]~1378_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[791]~1027_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~47\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[791]~1378_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[791]~1027_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~49\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[791]~1378_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[791]~1027_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[791]~1378_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[791]~1027_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~47\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~48_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~49\);

-- Location: LCCOMB_X21_Y22_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[857]~1425\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[857]~1425_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[824]~1401_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[824]~1401_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[857]~1425_combout\);

-- Location: LCCOMB_X24_Y22_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[890]~1450\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[890]~1450_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[857]~1425_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[857]~1425_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~50_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[890]~1450_combout\);

-- Location: LCCOMB_X24_Y20_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~54_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~53\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[890]~1108_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[890]~1450_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~53\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[890]~1108_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[890]~1450_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~55\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[890]~1108_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[890]~1450_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[890]~1108_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[890]~1450_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~53\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~54_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~55\);

-- Location: LCCOMB_X26_Y20_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[923]~1137\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[923]~1137_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~54_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~54_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[923]~1137_combout\);

-- Location: LCCOMB_X27_Y20_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~56_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~55\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[923]~1476_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[923]~1137_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~55\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[923]~1476_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[923]~1137_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~57\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[923]~1476_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[923]~1137_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[923]~1476_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[923]~1137_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~55\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~56_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~57\);

-- Location: LCCOMB_X27_Y22_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[956]~1167\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[956]~1167_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~56_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~56_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[956]~1167_combout\);

-- Location: LCCOMB_X28_Y22_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ = !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~61\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~61\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\);

-- Location: LCCOMB_X29_Y22_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[960]~1198\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[960]~1198_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~0_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~0_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[960]~1198_combout\);

-- Location: LCCOMB_X30_Y22_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[993]~1229\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[993]~1229_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[960]~1197_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[960]~1198_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[960]~1197_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[960]~1198_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~2_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[993]~1229_combout\);

-- Location: FF_X30_Y22_N13
\NoTMR_instance|fault_tact_seed[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[993]~1229_combout\,
	ena => \NoTMR_instance|ALT_INV_temp_fault_tact_generated~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|fault_tact_seed\(1));

-- Location: LCCOMB_X32_Y23_N26
\NoTMR_instance|Mult0|auto_generated|op_1~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mult0|auto_generated|op_1~22_combout\ = (\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\NoTMR_instance|Mult0|auto_generated|op_2~22_combout\ & (\NoTMR_instance|Mult0|auto_generated|op_1~21\ & VCC)) # 
-- (!\NoTMR_instance|Mult0|auto_generated|op_2~22_combout\ & (!\NoTMR_instance|Mult0|auto_generated|op_1~21\)))) # (!\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((\NoTMR_instance|Mult0|auto_generated|op_2~22_combout\ & 
-- (!\NoTMR_instance|Mult0|auto_generated|op_1~21\)) # (!\NoTMR_instance|Mult0|auto_generated|op_2~22_combout\ & ((\NoTMR_instance|Mult0|auto_generated|op_1~21\) # (GND)))))
-- \NoTMR_instance|Mult0|auto_generated|op_1~23\ = CARRY((\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT29\ & (!\NoTMR_instance|Mult0|auto_generated|op_2~22_combout\ & !\NoTMR_instance|Mult0|auto_generated|op_1~21\)) # 
-- (!\NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT29\ & ((!\NoTMR_instance|Mult0|auto_generated|op_1~21\) # (!\NoTMR_instance|Mult0|auto_generated|op_2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mult0|auto_generated|mac_out2~DATAOUT29\,
	datab => \NoTMR_instance|Mult0|auto_generated|op_2~22_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mult0|auto_generated|op_1~21\,
	combout => \NoTMR_instance|Mult0|auto_generated|op_1~22_combout\,
	cout => \NoTMR_instance|Mult0|auto_generated|op_1~23\);

-- Location: LCCOMB_X30_Y27_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[526]~842\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[526]~842_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mult0|auto_generated|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	datad => \NoTMR_instance|Mult0|auto_generated|op_1~22_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[526]~842_combout\);

-- Location: LCCOMB_X30_Y27_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~30_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[526]~843_combout\ & (((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~29\)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[526]~843_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[526]~842_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~29\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[526]~842_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~29\) # (GND)))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~31\ = CARRY(((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[526]~843_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[526]~842_combout\)) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[526]~843_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[526]~842_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~29\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~30_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~31\);

-- Location: LCCOMB_X30_Y25_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[559]~874\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[559]~874_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~30_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~30_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[559]~874_combout\);

-- Location: LCCOMB_X30_Y25_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~34_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~33\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[560]~873_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[560]~1560_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~33\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[560]~873_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[560]~1560_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~35\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[560]~873_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[560]~1560_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[560]~873_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[560]~1560_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~33\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~34_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~35\);

-- Location: LCCOMB_X30_Y25_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~36_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~35\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[561]~1559_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[561]~872_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~35\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[561]~1559_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[561]~872_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~37\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[561]~1559_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[561]~872_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[561]~1559_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[561]~872_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~35\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~36_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~37\);

-- Location: LCCOMB_X30_Y25_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[594]~891\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[594]~891_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~36_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[594]~891_combout\);

-- Location: LCCOMB_X31_Y27_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[593]~1261\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[593]~1261_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[560]~1560_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~32_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~32_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[560]~1560_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[593]~1261_combout\);

-- Location: LCCOMB_X32_Y25_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~36_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~35\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[593]~892_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[593]~1261_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~35\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[593]~892_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[593]~1261_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~37\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[593]~892_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[593]~1261_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[593]~892_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[593]~1261_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~35\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~36_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~37\);

-- Location: LCCOMB_X32_Y25_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ = \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~39\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~39\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\);

-- Location: LCCOMB_X32_Y25_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[626]~1278\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[626]~1278_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[593]~1261_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~34_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[593]~1261_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[626]~1278_combout\);

-- Location: LCCOMB_X31_Y25_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[659]~1296\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[659]~1296_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[626]~1278_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[626]~1278_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~36_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[659]~1296_combout\);

-- Location: LCCOMB_X26_Y25_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~40_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~39\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[659]~933_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[659]~1296_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~39\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[659]~933_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[659]~1296_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~41\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[659]~933_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[659]~1296_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[659]~933_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[659]~1296_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~39\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~40_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~41\);

-- Location: LCCOMB_X24_Y25_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[725]~1335\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[725]~1335_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[692]~1315_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[692]~1315_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~40_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[725]~1335_combout\);

-- Location: LCCOMB_X23_Y24_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~44_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~43\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[725]~978_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[725]~1335_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~43\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[725]~978_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[725]~1335_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~45\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[725]~978_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[725]~1335_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[725]~978_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[725]~1335_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~43\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~44_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~45\);

-- Location: LCCOMB_X22_Y24_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[758]~1002\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[758]~1002_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~44_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~44_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[758]~1002_combout\);

-- Location: LCCOMB_X22_Y24_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~46_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~45\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[758]~1356_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[758]~1002_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~45\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[758]~1356_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[758]~1002_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~47\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[758]~1356_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[758]~1002_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[758]~1356_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[758]~1002_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~45\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~46_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~47\);

-- Location: LCCOMB_X21_Y22_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[824]~1401\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[824]~1401_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[791]~1378_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~46_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[791]~1378_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~46_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[824]~1401_combout\);

-- Location: LCCOMB_X21_Y22_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[823]~1054\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[823]~1054_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~46_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~46_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[823]~1054_combout\);

-- Location: LCCOMB_X19_Y22_N6
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[822]~1055\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[822]~1055_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~44_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~44_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[822]~1055_combout\);

-- Location: LCCOMB_X20_Y22_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~50_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~49\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[824]~1053_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[824]~1401_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~49\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[824]~1053_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[824]~1401_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~51\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[824]~1053_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[824]~1401_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[824]~1053_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[824]~1401_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~49\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~50_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~51\);

-- Location: LCCOMB_X21_Y22_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[857]~1080\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[857]~1080_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~50_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[857]~1080_combout\);

-- Location: LCCOMB_X22_Y20_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~54_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~53\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[858]~1079_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[858]~1424_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~53\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[858]~1079_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[858]~1424_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~55\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[858]~1079_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[858]~1424_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[858]~1079_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[858]~1424_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~53\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~54_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~55\);

-- Location: LCCOMB_X22_Y20_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ = \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~55\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~55\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\);

-- Location: LCCOMB_X23_Y20_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[891]~1449\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[891]~1449_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[858]~1424_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~52_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~52_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[858]~1424_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[891]~1449_combout\);

-- Location: LCCOMB_X23_Y20_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[924]~1475\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[924]~1475_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[891]~1449_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[891]~1449_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~54_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[924]~1475_combout\);

-- Location: LCCOMB_X27_Y20_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~58_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~57\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[924]~1136_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[924]~1475_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~57\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[924]~1136_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[924]~1475_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~59\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[924]~1136_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[924]~1475_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[924]~1136_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[924]~1475_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~57\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~58_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~59\);

-- Location: LCCOMB_X27_Y20_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ = \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~59\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~59\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\);

-- Location: LCCOMB_X28_Y20_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[990]~1530\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[990]~1530_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[957]~1502_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~58_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[957]~1502_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[990]~1530_combout\);

-- Location: LCCOMB_X30_Y20_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~63_cout\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[990]~1199_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[990]~1530_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~61\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[990]~1199_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[990]~1530_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~61\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~63_cout\);

-- Location: LCCOMB_X30_Y20_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ = \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~63_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~63_cout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\);

-- Location: LCCOMB_X30_Y22_N10
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[992]~1230\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[992]~1230_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|fault_tact_seed\(0)))) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~0_combout\,
	datac => \NoTMR_instance|fault_tact_seed\(0),
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[992]~1230_combout\);

-- Location: FF_X30_Y22_N11
\NoTMR_instance|fault_tact_seed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[992]~1230_combout\,
	ena => \NoTMR_instance|ALT_INV_temp_fault_tact_generated~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|fault_tact_seed\(0));

-- Location: LCCOMB_X31_Y27_N12
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~30_combout\ = (\NoTMR_instance|Mult0|auto_generated|op_1~24_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~29\)) # (!\NoTMR_instance|Mult0|auto_generated|op_1~24_combout\ & 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~29\) # (GND)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~31\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~29\) # (!\NoTMR_instance|Mult0|auto_generated|op_1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mult0|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~29\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~30_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~31\);

-- Location: LCCOMB_X31_Y27_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[528]~839\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[528]~839_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~32_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~32_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[528]~839_combout\);

-- Location: LCCOMB_X30_Y27_N30
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[527]~841\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[527]~841_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~30_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~30_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[527]~841_combout\);

-- Location: LCCOMB_X30_Y27_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~34_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~33\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[528]~838_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[528]~839_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~33\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[528]~838_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[528]~839_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~35\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[528]~838_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[528]~839_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[528]~838_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[528]~839_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~33\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~34_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~35\);

-- Location: LCCOMB_X30_Y27_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ = \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~35\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~35\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\);

-- Location: LCCOMB_X30_Y27_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[561]~872\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[561]~872_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~36_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_8~34_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[561]~872_combout\);

-- Location: LCCOMB_X30_Y25_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ = !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~37\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~37\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\);

-- Location: LCCOMB_X29_Y25_N16
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[627]~1277\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[627]~1277_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[594]~1260_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[594]~1260_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~38_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_9~36_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[627]~1277_combout\);

-- Location: LCCOMB_X28_Y25_N18
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~40_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~39\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[627]~911_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[627]~1277_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~39\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[627]~911_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[627]~1277_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~41\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[627]~911_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[627]~1277_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[627]~911_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[627]~1277_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~39\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~40_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~41\);

-- Location: LCCOMB_X28_Y25_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ = !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~41\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~41\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\);

-- Location: LCCOMB_X28_Y25_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[660]~1295\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[660]~1295_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[627]~1277_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~38_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~38_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_10~40_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[627]~1277_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[660]~1295_combout\);

-- Location: LCCOMB_X26_Y25_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~42_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~41\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[660]~932_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[660]~1295_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~41\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[660]~932_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[660]~1295_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~43\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[660]~932_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[660]~1295_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[660]~932_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[660]~1295_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~41\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~42_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~43\);

-- Location: LCCOMB_X26_Y25_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ = \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~43\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~43\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\);

-- Location: LCCOMB_X26_Y25_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[693]~954\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[693]~954_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~42_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[693]~954_combout\);

-- Location: LCCOMB_X24_Y26_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[692]~955\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[692]~955_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~40_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~40_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[692]~955_combout\);

-- Location: LCCOMB_X24_Y26_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ = !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~45\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~45\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\);

-- Location: LCCOMB_X28_Y25_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[693]~1314\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[693]~1314_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[660]~1295_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~40_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~40_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[660]~1295_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[693]~1314_combout\);

-- Location: LCCOMB_X23_Y24_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[726]~1334\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[726]~1334_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[693]~1314_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~42_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~42_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_14~46_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[693]~1314_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[726]~1334_combout\);

-- Location: LCCOMB_X23_Y24_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~46_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~45\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[726]~977_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[726]~1334_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~45\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[726]~977_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[726]~1334_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~47\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[726]~977_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[726]~1334_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[726]~977_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[726]~1334_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~45\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~46_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~47\);

-- Location: LCCOMB_X23_Y24_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ = \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~47\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~47\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\);

-- Location: LCCOMB_X22_Y24_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[759]~1001\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[759]~1001_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~48_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_15~46_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[759]~1001_combout\);

-- Location: LCCOMB_X22_Y24_N22
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~48_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~47\ & ((((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[759]~1355_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[759]~1001_combout\))))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~47\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[759]~1355_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[759]~1001_combout\) # (GND))))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~49\ = CARRY((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[759]~1355_combout\) # ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[759]~1001_combout\) # 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[759]~1355_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[759]~1001_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~47\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~48_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~49\);

-- Location: LCCOMB_X22_Y24_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ = !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~49\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~49\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\);

-- Location: LCCOMB_X22_Y22_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[792]~1026\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[792]~1026_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[792]~1026_combout\);

-- Location: LCCOMB_X22_Y22_N24
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~50_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~49\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[792]~1377_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[792]~1026_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~49\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[792]~1377_combout\ & 
-- (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[792]~1026_combout\)))
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~51\ = CARRY((!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[792]~1377_combout\ & (!\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[792]~1026_combout\ & 
-- !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[792]~1377_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[792]~1026_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~49\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~50_combout\,
	cout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~51\);

-- Location: LCCOMB_X22_Y22_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ = \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~51\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~51\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\);

-- Location: LCCOMB_X20_Y22_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[825]~1052\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[825]~1052_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~50_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[825]~1052_combout\);

-- Location: LCCOMB_X20_Y22_N26
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ = !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~53\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~53\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\);

-- Location: LCCOMB_X21_Y22_N4
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[825]~1400\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[825]~1400_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[792]~1377_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[792]~1377_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_16~48_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[825]~1400_combout\);

-- Location: LCCOMB_X23_Y22_N14
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[858]~1424\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[858]~1424_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[825]~1400_combout\) # 
-- ((!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~52_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_18~54_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[825]~1400_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_17~50_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[858]~1424_combout\);

-- Location: LCCOMB_X23_Y20_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[891]~1107\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[891]~1107_combout\ = (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~56_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_19~54_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[891]~1107_combout\);

-- Location: LCCOMB_X24_Y20_N28
\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\ = !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~57\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~57\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\);

-- Location: LCCOMB_X26_Y21_N0
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[939]~1520\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[939]~1520_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[906]~1493_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~20_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~20_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_20~58_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[906]~1493_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[939]~1520_combout\);

-- Location: LCCOMB_X26_Y21_N20
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[972]~1548\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[972]~1548_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[939]~1520_combout\) # 
-- ((\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~22_combout\ & !\NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~22_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[939]~1520_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[972]~1548_combout\);

-- Location: LCCOMB_X31_Y23_N8
\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1005]~1242\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1005]~1242_combout\ = (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[972]~1548_combout\) # 
-- (\NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[972]~1217_combout\)))) # (!\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\ & (\NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~26_combout\,
	datab => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[972]~1548_combout\,
	datac => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[972]~1217_combout\,
	datad => \NoTMR_instance|Mod0|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1005]~1242_combout\);

-- Location: FF_X31_Y23_N9
\NoTMR_instance|fault_tact_seed[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod0|auto_generated|divider|divider|StageOut[1005]~1242_combout\,
	ena => \NoTMR_instance|ALT_INV_temp_fault_tact_generated~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|fault_tact_seed\(13));

-- Location: LCCOMB_X31_Y22_N2
\NoTMR_instance|clock_counter[0]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|clock_counter[0]~31_combout\ = \NoTMR_instance|clock_counter\(0) $ (VCC)
-- \NoTMR_instance|clock_counter[0]~32\ = CARRY(\NoTMR_instance|clock_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|clock_counter\(0),
	datad => VCC,
	combout => \NoTMR_instance|clock_counter[0]~31_combout\,
	cout => \NoTMR_instance|clock_counter[0]~32\);

-- Location: LCCOMB_X32_Y22_N6
\GTMR_instance|internal_data[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GTMR_instance|internal_data[0]~0_combout\ = !\GTMR_instance|internal_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \GTMR_instance|internal_data\(0),
	combout => \GTMR_instance|internal_data[0]~0_combout\);

-- Location: LCCOMB_X32_Y22_N0
\GTMR_instance|internal_start_stop~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GTMR_instance|internal_start_stop~0_combout\ = !\GTMR_instance|internal_start_stop~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \GTMR_instance|internal_start_stop~q\,
	combout => \GTMR_instance|internal_start_stop~0_combout\);

-- Location: FF_X32_Y22_N1
\GTMR_instance|internal_start_stop\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \start_stop~input_o\,
	d => \GTMR_instance|internal_start_stop~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GTMR_instance|internal_start_stop~q\);

-- Location: FF_X32_Y22_N7
\GTMR_instance|internal_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \GTMR_instance|internal_data[0]~0_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GTMR_instance|internal_data\(0));

-- Location: LCCOMB_X32_Y22_N10
\GTMR_instance|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GTMR_instance|Add0~0_combout\ = (\GTMR_instance|internal_data\(1) & (\GTMR_instance|internal_data\(0) $ (GND))) # (!\GTMR_instance|internal_data\(1) & (!\GTMR_instance|internal_data\(0) & VCC))
-- \GTMR_instance|Add0~1\ = CARRY((\GTMR_instance|internal_data\(1) & !\GTMR_instance|internal_data\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(1),
	datab => \GTMR_instance|internal_data\(0),
	datad => VCC,
	combout => \GTMR_instance|Add0~0_combout\,
	cout => \GTMR_instance|Add0~1\);

-- Location: LCCOMB_X32_Y22_N12
\GTMR_instance|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GTMR_instance|Add0~2_combout\ = (\GTMR_instance|internal_data\(2) & (!\GTMR_instance|Add0~1\)) # (!\GTMR_instance|internal_data\(2) & ((\GTMR_instance|Add0~1\) # (GND)))
-- \GTMR_instance|Add0~3\ = CARRY((!\GTMR_instance|Add0~1\) # (!\GTMR_instance|internal_data\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(2),
	datad => VCC,
	cin => \GTMR_instance|Add0~1\,
	combout => \GTMR_instance|Add0~2_combout\,
	cout => \GTMR_instance|Add0~3\);

-- Location: LCCOMB_X32_Y22_N14
\GTMR_instance|Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GTMR_instance|Add0~4_combout\ = (\GTMR_instance|internal_data\(3) & (\GTMR_instance|Add0~3\ $ (GND))) # (!\GTMR_instance|internal_data\(3) & (!\GTMR_instance|Add0~3\ & VCC))
-- \GTMR_instance|Add0~5\ = CARRY((\GTMR_instance|internal_data\(3) & !\GTMR_instance|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \GTMR_instance|internal_data\(3),
	datad => VCC,
	cin => \GTMR_instance|Add0~3\,
	combout => \GTMR_instance|Add0~4_combout\,
	cout => \GTMR_instance|Add0~5\);

-- Location: FF_X32_Y22_N15
\GTMR_instance|internal_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \GTMR_instance|Add0~4_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GTMR_instance|internal_data\(3));

-- Location: LCCOMB_X32_Y22_N16
\GTMR_instance|Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GTMR_instance|Add0~6_combout\ = (\GTMR_instance|internal_data\(4) & (!\GTMR_instance|Add0~5\)) # (!\GTMR_instance|internal_data\(4) & ((\GTMR_instance|Add0~5\) # (GND)))
-- \GTMR_instance|Add0~7\ = CARRY((!\GTMR_instance|Add0~5\) # (!\GTMR_instance|internal_data\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \GTMR_instance|internal_data\(4),
	datad => VCC,
	cin => \GTMR_instance|Add0~5\,
	combout => \GTMR_instance|Add0~6_combout\,
	cout => \GTMR_instance|Add0~7\);

-- Location: FF_X32_Y22_N17
\GTMR_instance|internal_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \GTMR_instance|Add0~6_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GTMR_instance|internal_data\(4));

-- Location: LCCOMB_X32_Y22_N18
\GTMR_instance|Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GTMR_instance|Add0~8_combout\ = (\GTMR_instance|internal_data\(5) & (\GTMR_instance|Add0~7\ $ (GND))) # (!\GTMR_instance|internal_data\(5) & (!\GTMR_instance|Add0~7\ & VCC))
-- \GTMR_instance|Add0~9\ = CARRY((\GTMR_instance|internal_data\(5) & !\GTMR_instance|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \GTMR_instance|internal_data\(5),
	datad => VCC,
	cin => \GTMR_instance|Add0~7\,
	combout => \GTMR_instance|Add0~8_combout\,
	cout => \GTMR_instance|Add0~9\);

-- Location: FF_X32_Y22_N19
\GTMR_instance|internal_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \GTMR_instance|Add0~8_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GTMR_instance|internal_data\(5));

-- Location: LCCOMB_X32_Y22_N20
\GTMR_instance|Add0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GTMR_instance|Add0~10_combout\ = (\GTMR_instance|internal_data\(6) & (!\GTMR_instance|Add0~9\)) # (!\GTMR_instance|internal_data\(6) & ((\GTMR_instance|Add0~9\) # (GND)))
-- \GTMR_instance|Add0~11\ = CARRY((!\GTMR_instance|Add0~9\) # (!\GTMR_instance|internal_data\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \GTMR_instance|internal_data\(6),
	datad => VCC,
	cin => \GTMR_instance|Add0~9\,
	combout => \GTMR_instance|Add0~10_combout\,
	cout => \GTMR_instance|Add0~11\);

-- Location: FF_X32_Y22_N21
\GTMR_instance|internal_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \GTMR_instance|Add0~10_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GTMR_instance|internal_data\(6));

-- Location: LCCOMB_X32_Y22_N22
\GTMR_instance|Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GTMR_instance|Add0~12_combout\ = (\GTMR_instance|internal_data\(7) & (\GTMR_instance|Add0~11\ $ (GND))) # (!\GTMR_instance|internal_data\(7) & (!\GTMR_instance|Add0~11\ & VCC))
-- \GTMR_instance|Add0~13\ = CARRY((\GTMR_instance|internal_data\(7) & !\GTMR_instance|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(7),
	datad => VCC,
	cin => \GTMR_instance|Add0~11\,
	combout => \GTMR_instance|Add0~12_combout\,
	cout => \GTMR_instance|Add0~13\);

-- Location: LCCOMB_X32_Y22_N24
\GTMR_instance|Add0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GTMR_instance|Add0~14_combout\ = (\GTMR_instance|internal_data\(8) & (!\GTMR_instance|Add0~13\)) # (!\GTMR_instance|internal_data\(8) & ((\GTMR_instance|Add0~13\) # (GND)))
-- \GTMR_instance|Add0~15\ = CARRY((!\GTMR_instance|Add0~13\) # (!\GTMR_instance|internal_data\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(8),
	datad => VCC,
	cin => \GTMR_instance|Add0~13\,
	combout => \GTMR_instance|Add0~14_combout\,
	cout => \GTMR_instance|Add0~15\);

-- Location: LCCOMB_X32_Y22_N26
\GTMR_instance|Add0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GTMR_instance|Add0~16_combout\ = (\GTMR_instance|internal_data\(9) & (\GTMR_instance|Add0~15\ $ (GND))) # (!\GTMR_instance|internal_data\(9) & (!\GTMR_instance|Add0~15\ & VCC))
-- \GTMR_instance|Add0~17\ = CARRY((\GTMR_instance|internal_data\(9) & !\GTMR_instance|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(9),
	datad => VCC,
	cin => \GTMR_instance|Add0~15\,
	combout => \GTMR_instance|Add0~16_combout\,
	cout => \GTMR_instance|Add0~17\);

-- Location: LCCOMB_X32_Y22_N28
\GTMR_instance|Add0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GTMR_instance|Add0~18_combout\ = (\GTMR_instance|internal_data\(10) & (!\GTMR_instance|Add0~17\)) # (!\GTMR_instance|internal_data\(10) & ((\GTMR_instance|Add0~17\) # (GND)))
-- \GTMR_instance|Add0~19\ = CARRY((!\GTMR_instance|Add0~17\) # (!\GTMR_instance|internal_data\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \GTMR_instance|internal_data\(10),
	datad => VCC,
	cin => \GTMR_instance|Add0~17\,
	combout => \GTMR_instance|Add0~18_combout\,
	cout => \GTMR_instance|Add0~19\);

-- Location: FF_X32_Y22_N29
\GTMR_instance|internal_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \GTMR_instance|Add0~18_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GTMR_instance|internal_data\(10));

-- Location: LCCOMB_X32_Y22_N30
\GTMR_instance|Add0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GTMR_instance|Add0~20_combout\ = (\GTMR_instance|internal_data\(11) & (\GTMR_instance|Add0~19\ $ (GND))) # (!\GTMR_instance|internal_data\(11) & (!\GTMR_instance|Add0~19\ & VCC))
-- \GTMR_instance|Add0~21\ = CARRY((\GTMR_instance|internal_data\(11) & !\GTMR_instance|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(11),
	datad => VCC,
	cin => \GTMR_instance|Add0~19\,
	combout => \GTMR_instance|Add0~20_combout\,
	cout => \GTMR_instance|Add0~21\);

-- Location: LCCOMB_X32_Y21_N0
\GTMR_instance|Add0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GTMR_instance|Add0~22_combout\ = (\GTMR_instance|internal_data\(12) & (!\GTMR_instance|Add0~21\)) # (!\GTMR_instance|internal_data\(12) & ((\GTMR_instance|Add0~21\) # (GND)))
-- \GTMR_instance|Add0~23\ = CARRY((!\GTMR_instance|Add0~21\) # (!\GTMR_instance|internal_data\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \GTMR_instance|internal_data\(12),
	datad => VCC,
	cin => \GTMR_instance|Add0~21\,
	combout => \GTMR_instance|Add0~22_combout\,
	cout => \GTMR_instance|Add0~23\);

-- Location: FF_X32_Y21_N1
\GTMR_instance|internal_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \GTMR_instance|Add0~22_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GTMR_instance|internal_data\(12));

-- Location: LCCOMB_X32_Y21_N2
\GTMR_instance|Add0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GTMR_instance|Add0~24_combout\ = (\GTMR_instance|internal_data\(13) & (\GTMR_instance|Add0~23\ $ (GND))) # (!\GTMR_instance|internal_data\(13) & (!\GTMR_instance|Add0~23\ & VCC))
-- \GTMR_instance|Add0~25\ = CARRY((\GTMR_instance|internal_data\(13) & !\GTMR_instance|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \GTMR_instance|internal_data\(13),
	datad => VCC,
	cin => \GTMR_instance|Add0~23\,
	combout => \GTMR_instance|Add0~24_combout\,
	cout => \GTMR_instance|Add0~25\);

-- Location: FF_X32_Y21_N3
\GTMR_instance|internal_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \GTMR_instance|Add0~24_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GTMR_instance|internal_data\(13));

-- Location: LCCOMB_X32_Y21_N4
\GTMR_instance|Add0~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GTMR_instance|Add0~26_combout\ = (\GTMR_instance|internal_data\(14) & (!\GTMR_instance|Add0~25\)) # (!\GTMR_instance|internal_data\(14) & ((\GTMR_instance|Add0~25\) # (GND)))
-- \GTMR_instance|Add0~27\ = CARRY((!\GTMR_instance|Add0~25\) # (!\GTMR_instance|internal_data\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \GTMR_instance|internal_data\(14),
	datad => VCC,
	cin => \GTMR_instance|Add0~25\,
	combout => \GTMR_instance|Add0~26_combout\,
	cout => \GTMR_instance|Add0~27\);

-- Location: FF_X32_Y21_N5
\GTMR_instance|internal_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \GTMR_instance|Add0~26_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GTMR_instance|internal_data\(14));

-- Location: LCCOMB_X32_Y21_N6
\GTMR_instance|Add0~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GTMR_instance|Add0~28_combout\ = (\GTMR_instance|internal_data\(15) & (\GTMR_instance|Add0~27\ $ (GND))) # (!\GTMR_instance|internal_data\(15) & (!\GTMR_instance|Add0~27\ & VCC))
-- \GTMR_instance|Add0~29\ = CARRY((\GTMR_instance|internal_data\(15) & !\GTMR_instance|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(15),
	datad => VCC,
	cin => \GTMR_instance|Add0~27\,
	combout => \GTMR_instance|Add0~28_combout\,
	cout => \GTMR_instance|Add0~29\);

-- Location: LCCOMB_X32_Y21_N8
\GTMR_instance|Add0~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GTMR_instance|Add0~30_combout\ = (\GTMR_instance|internal_data\(16) & (!\GTMR_instance|Add0~29\)) # (!\GTMR_instance|internal_data\(16) & ((\GTMR_instance|Add0~29\) # (GND)))
-- \GTMR_instance|Add0~31\ = CARRY((!\GTMR_instance|Add0~29\) # (!\GTMR_instance|internal_data\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \GTMR_instance|internal_data\(16),
	datad => VCC,
	cin => \GTMR_instance|Add0~29\,
	combout => \GTMR_instance|Add0~30_combout\,
	cout => \GTMR_instance|Add0~31\);

-- Location: FF_X32_Y21_N9
\GTMR_instance|internal_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \GTMR_instance|Add0~30_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GTMR_instance|internal_data\(16));

-- Location: LCCOMB_X32_Y21_N10
\GTMR_instance|Add0~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GTMR_instance|Add0~32_combout\ = (\GTMR_instance|internal_data\(17) & (\GTMR_instance|Add0~31\ $ (GND))) # (!\GTMR_instance|internal_data\(17) & (!\GTMR_instance|Add0~31\ & VCC))
-- \GTMR_instance|Add0~33\ = CARRY((\GTMR_instance|internal_data\(17) & !\GTMR_instance|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(17),
	datad => VCC,
	cin => \GTMR_instance|Add0~31\,
	combout => \GTMR_instance|Add0~32_combout\,
	cout => \GTMR_instance|Add0~33\);

-- Location: LCCOMB_X32_Y21_N12
\GTMR_instance|Add0~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GTMR_instance|Add0~34_combout\ = (\GTMR_instance|internal_data\(18) & (!\GTMR_instance|Add0~33\)) # (!\GTMR_instance|internal_data\(18) & ((\GTMR_instance|Add0~33\) # (GND)))
-- \GTMR_instance|Add0~35\ = CARRY((!\GTMR_instance|Add0~33\) # (!\GTMR_instance|internal_data\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(18),
	datad => VCC,
	cin => \GTMR_instance|Add0~33\,
	combout => \GTMR_instance|Add0~34_combout\,
	cout => \GTMR_instance|Add0~35\);

-- Location: LCCOMB_X32_Y21_N14
\GTMR_instance|Add0~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GTMR_instance|Add0~36_combout\ = (\GTMR_instance|internal_data\(19) & (\GTMR_instance|Add0~35\ $ (GND))) # (!\GTMR_instance|internal_data\(19) & (!\GTMR_instance|Add0~35\ & VCC))
-- \GTMR_instance|Add0~37\ = CARRY((\GTMR_instance|internal_data\(19) & !\GTMR_instance|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \GTMR_instance|internal_data\(19),
	datad => VCC,
	cin => \GTMR_instance|Add0~35\,
	combout => \GTMR_instance|Add0~36_combout\,
	cout => \GTMR_instance|Add0~37\);

-- Location: FF_X32_Y21_N15
\GTMR_instance|internal_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \GTMR_instance|Add0~36_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GTMR_instance|internal_data\(19));

-- Location: LCCOMB_X32_Y21_N16
\GTMR_instance|Add0~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GTMR_instance|Add0~38_combout\ = (\GTMR_instance|internal_data\(20) & (!\GTMR_instance|Add0~37\)) # (!\GTMR_instance|internal_data\(20) & ((\GTMR_instance|Add0~37\) # (GND)))
-- \GTMR_instance|Add0~39\ = CARRY((!\GTMR_instance|Add0~37\) # (!\GTMR_instance|internal_data\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \GTMR_instance|internal_data\(20),
	datad => VCC,
	cin => \GTMR_instance|Add0~37\,
	combout => \GTMR_instance|Add0~38_combout\,
	cout => \GTMR_instance|Add0~39\);

-- Location: FF_X32_Y21_N17
\GTMR_instance|internal_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \GTMR_instance|Add0~38_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GTMR_instance|internal_data\(20));

-- Location: LCCOMB_X32_Y21_N18
\GTMR_instance|Add0~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GTMR_instance|Add0~40_combout\ = (\GTMR_instance|internal_data\(21) & (\GTMR_instance|Add0~39\ $ (GND))) # (!\GTMR_instance|internal_data\(21) & (!\GTMR_instance|Add0~39\ & VCC))
-- \GTMR_instance|Add0~41\ = CARRY((\GTMR_instance|internal_data\(21) & !\GTMR_instance|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \GTMR_instance|internal_data\(21),
	datad => VCC,
	cin => \GTMR_instance|Add0~39\,
	combout => \GTMR_instance|Add0~40_combout\,
	cout => \GTMR_instance|Add0~41\);

-- Location: FF_X32_Y21_N19
\GTMR_instance|internal_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \GTMR_instance|Add0~40_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GTMR_instance|internal_data\(21));

-- Location: LCCOMB_X32_Y21_N20
\GTMR_instance|Add0~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GTMR_instance|Add0~42_combout\ = (\GTMR_instance|internal_data\(22) & (!\GTMR_instance|Add0~41\)) # (!\GTMR_instance|internal_data\(22) & ((\GTMR_instance|Add0~41\) # (GND)))
-- \GTMR_instance|Add0~43\ = CARRY((!\GTMR_instance|Add0~41\) # (!\GTMR_instance|internal_data\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \GTMR_instance|internal_data\(22),
	datad => VCC,
	cin => \GTMR_instance|Add0~41\,
	combout => \GTMR_instance|Add0~42_combout\,
	cout => \GTMR_instance|Add0~43\);

-- Location: FF_X32_Y21_N21
\GTMR_instance|internal_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \GTMR_instance|Add0~42_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GTMR_instance|internal_data\(22));

-- Location: LCCOMB_X33_Y21_N26
\GTMR_instance|temp_simulation_completed~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GTMR_instance|temp_simulation_completed~6_combout\ = (\GTMR_instance|internal_data\(19) & (\GTMR_instance|internal_data\(22) & (\GTMR_instance|internal_data\(20) & \GTMR_instance|internal_data\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(19),
	datab => \GTMR_instance|internal_data\(22),
	datac => \GTMR_instance|internal_data\(20),
	datad => \GTMR_instance|internal_data\(21),
	combout => \GTMR_instance|temp_simulation_completed~6_combout\);

-- Location: LCCOMB_X32_Y21_N22
\GTMR_instance|Add0~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GTMR_instance|Add0~44_combout\ = \GTMR_instance|internal_data\(23) $ (!\GTMR_instance|Add0~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(23),
	cin => \GTMR_instance|Add0~43\,
	combout => \GTMR_instance|Add0~44_combout\);

-- Location: FF_X32_Y21_N23
\GTMR_instance|internal_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \GTMR_instance|Add0~44_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GTMR_instance|internal_data\(23));

-- Location: LCCOMB_X33_Y21_N4
\GTMR_instance|temp_simulation_completed~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GTMR_instance|temp_simulation_completed~7_combout\ = (\GTMR_instance|temp_simulation_completed~6_combout\ & \GTMR_instance|internal_data\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \GTMR_instance|temp_simulation_completed~6_combout\,
	datad => \GTMR_instance|internal_data\(23),
	combout => \GTMR_instance|temp_simulation_completed~7_combout\);

-- Location: LCCOMB_X33_Y21_N24
\GTMR_instance|temp_simulation_completed~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GTMR_instance|temp_simulation_completed~1_combout\ = (\GTMR_instance|internal_data\(4) & (\GTMR_instance|internal_data\(5) & (\GTMR_instance|internal_data\(3) & \GTMR_instance|internal_data\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(4),
	datab => \GTMR_instance|internal_data\(5),
	datac => \GTMR_instance|internal_data\(3),
	datad => \GTMR_instance|internal_data\(6),
	combout => \GTMR_instance|temp_simulation_completed~1_combout\);

-- Location: FF_X32_Y22_N31
\GTMR_instance|internal_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \GTMR_instance|Add0~20_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GTMR_instance|internal_data\(11));

-- Location: LCCOMB_X33_Y21_N14
\GTMR_instance|temp_simulation_completed~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GTMR_instance|temp_simulation_completed~3_combout\ = (\GTMR_instance|internal_data\(13) & (\GTMR_instance|internal_data\(14) & (\GTMR_instance|internal_data\(12) & \GTMR_instance|internal_data\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(13),
	datab => \GTMR_instance|internal_data\(14),
	datac => \GTMR_instance|internal_data\(12),
	datad => \GTMR_instance|internal_data\(11),
	combout => \GTMR_instance|temp_simulation_completed~3_combout\);

-- Location: FF_X32_Y22_N11
\GTMR_instance|internal_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \GTMR_instance|Add0~0_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GTMR_instance|internal_data\(1));

-- Location: LCCOMB_X33_Y21_N18
\GTMR_instance|temp_simulation_completed~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GTMR_instance|temp_simulation_completed~0_combout\ = (\GTMR_instance|internal_data\(2) & (\GTMR_instance|internal_data\(1) & (!\GTMR_instance|internal_data\(0) & \GTMR_instance|internal_start_stop~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(2),
	datab => \GTMR_instance|internal_data\(1),
	datac => \GTMR_instance|internal_data\(0),
	datad => \GTMR_instance|internal_start_stop~q\,
	combout => \GTMR_instance|temp_simulation_completed~0_combout\);

-- Location: LCCOMB_X33_Y21_N0
\GTMR_instance|temp_simulation_completed~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GTMR_instance|temp_simulation_completed~4_combout\ = (\GTMR_instance|temp_simulation_completed~2_combout\ & (\GTMR_instance|temp_simulation_completed~1_combout\ & (\GTMR_instance|temp_simulation_completed~3_combout\ & 
-- \GTMR_instance|temp_simulation_completed~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|temp_simulation_completed~2_combout\,
	datab => \GTMR_instance|temp_simulation_completed~1_combout\,
	datac => \GTMR_instance|temp_simulation_completed~3_combout\,
	datad => \GTMR_instance|temp_simulation_completed~0_combout\,
	combout => \GTMR_instance|temp_simulation_completed~4_combout\);

-- Location: LCCOMB_X33_Y21_N10
\GTMR_instance|temp_simulation_completed~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \GTMR_instance|temp_simulation_completed~8_combout\ = (\GTMR_instance|temp_simulation_completed~q\) # ((\GTMR_instance|temp_simulation_completed~5_combout\ & (\GTMR_instance|temp_simulation_completed~7_combout\ & 
-- \GTMR_instance|temp_simulation_completed~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|temp_simulation_completed~5_combout\,
	datab => \GTMR_instance|temp_simulation_completed~7_combout\,
	datac => \GTMR_instance|temp_simulation_completed~q\,
	datad => \GTMR_instance|temp_simulation_completed~4_combout\,
	combout => \GTMR_instance|temp_simulation_completed~8_combout\);

-- Location: FF_X33_Y21_N11
\GTMR_instance|temp_simulation_completed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \GTMR_instance|temp_simulation_completed~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GTMR_instance|temp_simulation_completed~q\);

-- Location: LCCOMB_X32_Y22_N4
\NoTMR_instance|clock_counter[30]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|clock_counter[30]~35_combout\ = (!\GTMR_instance|temp_simulation_completed~q\ & \GTMR_instance|internal_start_stop~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GTMR_instance|temp_simulation_completed~q\,
	datad => \GTMR_instance|internal_start_stop~q\,
	combout => \NoTMR_instance|clock_counter[30]~35_combout\);

-- Location: FF_X31_Y22_N3
\NoTMR_instance|clock_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|clock_counter[0]~31_combout\,
	sclr => \NoTMR_instance|Equal25~20_combout\,
	ena => \NoTMR_instance|clock_counter[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|clock_counter\(0));

-- Location: LCCOMB_X31_Y22_N4
\NoTMR_instance|clock_counter[1]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|clock_counter[1]~33_combout\ = (\NoTMR_instance|clock_counter\(1) & (!\NoTMR_instance|clock_counter[0]~32\)) # (!\NoTMR_instance|clock_counter\(1) & ((\NoTMR_instance|clock_counter[0]~32\) # (GND)))
-- \NoTMR_instance|clock_counter[1]~34\ = CARRY((!\NoTMR_instance|clock_counter[0]~32\) # (!\NoTMR_instance|clock_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|clock_counter\(1),
	datad => VCC,
	cin => \NoTMR_instance|clock_counter[0]~32\,
	combout => \NoTMR_instance|clock_counter[1]~33_combout\,
	cout => \NoTMR_instance|clock_counter[1]~34\);

-- Location: FF_X31_Y22_N5
\NoTMR_instance|clock_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|clock_counter[1]~33_combout\,
	sclr => \NoTMR_instance|Equal25~20_combout\,
	ena => \NoTMR_instance|clock_counter[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|clock_counter\(1));

-- Location: LCCOMB_X31_Y22_N6
\NoTMR_instance|clock_counter[2]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|clock_counter[2]~36_combout\ = (\NoTMR_instance|clock_counter\(2) & (\NoTMR_instance|clock_counter[1]~34\ $ (GND))) # (!\NoTMR_instance|clock_counter\(2) & (!\NoTMR_instance|clock_counter[1]~34\ & VCC))
-- \NoTMR_instance|clock_counter[2]~37\ = CARRY((\NoTMR_instance|clock_counter\(2) & !\NoTMR_instance|clock_counter[1]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|clock_counter\(2),
	datad => VCC,
	cin => \NoTMR_instance|clock_counter[1]~34\,
	combout => \NoTMR_instance|clock_counter[2]~36_combout\,
	cout => \NoTMR_instance|clock_counter[2]~37\);

-- Location: LCCOMB_X31_Y22_N8
\NoTMR_instance|clock_counter[3]~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|clock_counter[3]~38_combout\ = (\NoTMR_instance|clock_counter\(3) & (!\NoTMR_instance|clock_counter[2]~37\)) # (!\NoTMR_instance|clock_counter\(3) & ((\NoTMR_instance|clock_counter[2]~37\) # (GND)))
-- \NoTMR_instance|clock_counter[3]~39\ = CARRY((!\NoTMR_instance|clock_counter[2]~37\) # (!\NoTMR_instance|clock_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|clock_counter\(3),
	datad => VCC,
	cin => \NoTMR_instance|clock_counter[2]~37\,
	combout => \NoTMR_instance|clock_counter[3]~38_combout\,
	cout => \NoTMR_instance|clock_counter[3]~39\);

-- Location: FF_X31_Y22_N9
\NoTMR_instance|clock_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|clock_counter[3]~38_combout\,
	sclr => \NoTMR_instance|Equal25~20_combout\,
	ena => \NoTMR_instance|clock_counter[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|clock_counter\(3));

-- Location: LCCOMB_X31_Y22_N14
\NoTMR_instance|clock_counter[6]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|clock_counter[6]~44_combout\ = (\NoTMR_instance|clock_counter\(6) & (\NoTMR_instance|clock_counter[5]~43\ $ (GND))) # (!\NoTMR_instance|clock_counter\(6) & (!\NoTMR_instance|clock_counter[5]~43\ & VCC))
-- \NoTMR_instance|clock_counter[6]~45\ = CARRY((\NoTMR_instance|clock_counter\(6) & !\NoTMR_instance|clock_counter[5]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|clock_counter\(6),
	datad => VCC,
	cin => \NoTMR_instance|clock_counter[5]~43\,
	combout => \NoTMR_instance|clock_counter[6]~44_combout\,
	cout => \NoTMR_instance|clock_counter[6]~45\);

-- Location: FF_X31_Y22_N15
\NoTMR_instance|clock_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|clock_counter[6]~44_combout\,
	sclr => \NoTMR_instance|Equal25~20_combout\,
	ena => \NoTMR_instance|clock_counter[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|clock_counter\(6));

-- Location: LCCOMB_X31_Y22_N16
\NoTMR_instance|clock_counter[7]~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|clock_counter[7]~46_combout\ = (\NoTMR_instance|clock_counter\(7) & (!\NoTMR_instance|clock_counter[6]~45\)) # (!\NoTMR_instance|clock_counter\(7) & ((\NoTMR_instance|clock_counter[6]~45\) # (GND)))
-- \NoTMR_instance|clock_counter[7]~47\ = CARRY((!\NoTMR_instance|clock_counter[6]~45\) # (!\NoTMR_instance|clock_counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|clock_counter\(7),
	datad => VCC,
	cin => \NoTMR_instance|clock_counter[6]~45\,
	combout => \NoTMR_instance|clock_counter[7]~46_combout\,
	cout => \NoTMR_instance|clock_counter[7]~47\);

-- Location: FF_X31_Y22_N17
\NoTMR_instance|clock_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|clock_counter[7]~46_combout\,
	sclr => \NoTMR_instance|Equal25~20_combout\,
	ena => \NoTMR_instance|clock_counter[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|clock_counter\(7));

-- Location: LCCOMB_X31_Y22_N18
\NoTMR_instance|clock_counter[8]~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|clock_counter[8]~48_combout\ = (\NoTMR_instance|clock_counter\(8) & (\NoTMR_instance|clock_counter[7]~47\ $ (GND))) # (!\NoTMR_instance|clock_counter\(8) & (!\NoTMR_instance|clock_counter[7]~47\ & VCC))
-- \NoTMR_instance|clock_counter[8]~49\ = CARRY((\NoTMR_instance|clock_counter\(8) & !\NoTMR_instance|clock_counter[7]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|clock_counter\(8),
	datad => VCC,
	cin => \NoTMR_instance|clock_counter[7]~47\,
	combout => \NoTMR_instance|clock_counter[8]~48_combout\,
	cout => \NoTMR_instance|clock_counter[8]~49\);

-- Location: FF_X31_Y22_N19
\NoTMR_instance|clock_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|clock_counter[8]~48_combout\,
	sclr => \NoTMR_instance|Equal25~20_combout\,
	ena => \NoTMR_instance|clock_counter[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|clock_counter\(8));

-- Location: LCCOMB_X31_Y22_N20
\NoTMR_instance|clock_counter[9]~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|clock_counter[9]~50_combout\ = (\NoTMR_instance|clock_counter\(9) & (!\NoTMR_instance|clock_counter[8]~49\)) # (!\NoTMR_instance|clock_counter\(9) & ((\NoTMR_instance|clock_counter[8]~49\) # (GND)))
-- \NoTMR_instance|clock_counter[9]~51\ = CARRY((!\NoTMR_instance|clock_counter[8]~49\) # (!\NoTMR_instance|clock_counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|clock_counter\(9),
	datad => VCC,
	cin => \NoTMR_instance|clock_counter[8]~49\,
	combout => \NoTMR_instance|clock_counter[9]~50_combout\,
	cout => \NoTMR_instance|clock_counter[9]~51\);

-- Location: FF_X31_Y22_N21
\NoTMR_instance|clock_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|clock_counter[9]~50_combout\,
	sclr => \NoTMR_instance|Equal25~20_combout\,
	ena => \NoTMR_instance|clock_counter[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|clock_counter\(9));

-- Location: LCCOMB_X31_Y22_N24
\NoTMR_instance|clock_counter[11]~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|clock_counter[11]~54_combout\ = (\NoTMR_instance|clock_counter\(11) & (!\NoTMR_instance|clock_counter[10]~53\)) # (!\NoTMR_instance|clock_counter\(11) & ((\NoTMR_instance|clock_counter[10]~53\) # (GND)))
-- \NoTMR_instance|clock_counter[11]~55\ = CARRY((!\NoTMR_instance|clock_counter[10]~53\) # (!\NoTMR_instance|clock_counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|clock_counter\(11),
	datad => VCC,
	cin => \NoTMR_instance|clock_counter[10]~53\,
	combout => \NoTMR_instance|clock_counter[11]~54_combout\,
	cout => \NoTMR_instance|clock_counter[11]~55\);

-- Location: FF_X31_Y22_N25
\NoTMR_instance|clock_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|clock_counter[11]~54_combout\,
	sclr => \NoTMR_instance|Equal25~20_combout\,
	ena => \NoTMR_instance|clock_counter[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|clock_counter\(11));

-- Location: FF_X31_Y22_N29
\NoTMR_instance|clock_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|clock_counter[13]~58_combout\,
	sclr => \NoTMR_instance|Equal25~20_combout\,
	ena => \NoTMR_instance|clock_counter[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|clock_counter\(13));

-- Location: LCCOMB_X31_Y22_N0
\NoTMR_instance|Equal25~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Equal25~7_combout\ = (\NoTMR_instance|clock_counter\(12) & (\NoTMR_instance|fault_tact_seed\(12) & (\NoTMR_instance|fault_tact_seed\(13) $ (!\NoTMR_instance|clock_counter\(13))))) # (!\NoTMR_instance|clock_counter\(12) & 
-- (!\NoTMR_instance|fault_tact_seed\(12) & (\NoTMR_instance|fault_tact_seed\(13) $ (!\NoTMR_instance|clock_counter\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|clock_counter\(12),
	datab => \NoTMR_instance|fault_tact_seed\(13),
	datac => \NoTMR_instance|fault_tact_seed\(12),
	datad => \NoTMR_instance|clock_counter\(13),
	combout => \NoTMR_instance|Equal25~7_combout\);

-- Location: LCCOMB_X30_Y23_N4
\NoTMR_instance|Equal25~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Equal25~5_combout\ = (\NoTMR_instance|clock_counter\(8) & (\NoTMR_instance|fault_tact_seed\(8) & (\NoTMR_instance|fault_tact_seed\(9) $ (!\NoTMR_instance|clock_counter\(9))))) # (!\NoTMR_instance|clock_counter\(8) & 
-- (!\NoTMR_instance|fault_tact_seed\(8) & (\NoTMR_instance|fault_tact_seed\(9) $ (!\NoTMR_instance|clock_counter\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|clock_counter\(8),
	datab => \NoTMR_instance|fault_tact_seed\(9),
	datac => \NoTMR_instance|clock_counter\(9),
	datad => \NoTMR_instance|fault_tact_seed\(8),
	combout => \NoTMR_instance|Equal25~5_combout\);

-- Location: LCCOMB_X31_Y23_N0
\NoTMR_instance|Equal25~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Equal25~6_combout\ = (\NoTMR_instance|clock_counter\(10) & (\NoTMR_instance|fault_tact_seed\(10) & (\NoTMR_instance|clock_counter\(11) $ (!\NoTMR_instance|fault_tact_seed\(11))))) # (!\NoTMR_instance|clock_counter\(10) & 
-- (!\NoTMR_instance|fault_tact_seed\(10) & (\NoTMR_instance|clock_counter\(11) $ (!\NoTMR_instance|fault_tact_seed\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|clock_counter\(10),
	datab => \NoTMR_instance|fault_tact_seed\(10),
	datac => \NoTMR_instance|clock_counter\(11),
	datad => \NoTMR_instance|fault_tact_seed\(11),
	combout => \NoTMR_instance|Equal25~6_combout\);

-- Location: LCCOMB_X31_Y23_N12
\NoTMR_instance|Equal25~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Equal25~9_combout\ = (\NoTMR_instance|Equal25~8_combout\ & (\NoTMR_instance|Equal25~7_combout\ & (\NoTMR_instance|Equal25~5_combout\ & \NoTMR_instance|Equal25~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Equal25~8_combout\,
	datab => \NoTMR_instance|Equal25~7_combout\,
	datac => \NoTMR_instance|Equal25~5_combout\,
	datad => \NoTMR_instance|Equal25~6_combout\,
	combout => \NoTMR_instance|Equal25~9_combout\);

-- Location: LCCOMB_X31_Y20_N20
\NoTMR_instance|Equal25~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Equal25~3_combout\ = (\NoTMR_instance|clock_counter\(7) & (\NoTMR_instance|fault_tact_seed\(7) & (\NoTMR_instance|fault_tact_seed\(6) $ (!\NoTMR_instance|clock_counter\(6))))) # (!\NoTMR_instance|clock_counter\(7) & 
-- (!\NoTMR_instance|fault_tact_seed\(7) & (\NoTMR_instance|fault_tact_seed\(6) $ (!\NoTMR_instance|clock_counter\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|clock_counter\(7),
	datab => \NoTMR_instance|fault_tact_seed\(7),
	datac => \NoTMR_instance|fault_tact_seed\(6),
	datad => \NoTMR_instance|clock_counter\(6),
	combout => \NoTMR_instance|Equal25~3_combout\);

-- Location: LCCOMB_X32_Y22_N2
\NoTMR_instance|Equal25~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Equal25~0_combout\ = (\NoTMR_instance|clock_counter\(0) & (!\NoTMR_instance|fault_tact_seed\(0) & (\NoTMR_instance|fault_tact_seed\(1) $ (!\NoTMR_instance|clock_counter\(1))))) # (!\NoTMR_instance|clock_counter\(0) & 
-- (\NoTMR_instance|fault_tact_seed\(0) & (\NoTMR_instance|fault_tact_seed\(1) $ (!\NoTMR_instance|clock_counter\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|clock_counter\(0),
	datab => \NoTMR_instance|fault_tact_seed\(1),
	datac => \NoTMR_instance|clock_counter\(1),
	datad => \NoTMR_instance|fault_tact_seed\(0),
	combout => \NoTMR_instance|Equal25~0_combout\);

-- Location: FF_X31_Y22_N7
\NoTMR_instance|clock_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|clock_counter[2]~36_combout\,
	sclr => \NoTMR_instance|Equal25~20_combout\,
	ena => \NoTMR_instance|clock_counter[30]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|clock_counter\(2));

-- Location: LCCOMB_X31_Y20_N24
\NoTMR_instance|Equal25~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Equal25~1_combout\ = (\NoTMR_instance|fault_tact_seed\(2) & (\NoTMR_instance|clock_counter\(2) & (\NoTMR_instance|clock_counter\(3) $ (!\NoTMR_instance|fault_tact_seed\(3))))) # (!\NoTMR_instance|fault_tact_seed\(2) & 
-- (!\NoTMR_instance|clock_counter\(2) & (\NoTMR_instance|clock_counter\(3) $ (!\NoTMR_instance|fault_tact_seed\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|fault_tact_seed\(2),
	datab => \NoTMR_instance|clock_counter\(3),
	datac => \NoTMR_instance|clock_counter\(2),
	datad => \NoTMR_instance|fault_tact_seed\(3),
	combout => \NoTMR_instance|Equal25~1_combout\);

-- Location: LCCOMB_X31_Y20_N18
\NoTMR_instance|Equal25~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Equal25~4_combout\ = (\NoTMR_instance|Equal25~2_combout\ & (\NoTMR_instance|Equal25~3_combout\ & (\NoTMR_instance|Equal25~0_combout\ & \NoTMR_instance|Equal25~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Equal25~2_combout\,
	datab => \NoTMR_instance|Equal25~3_combout\,
	datac => \NoTMR_instance|Equal25~0_combout\,
	datad => \NoTMR_instance|Equal25~1_combout\,
	combout => \NoTMR_instance|Equal25~4_combout\);

-- Location: LCCOMB_X31_Y20_N4
\NoTMR_instance|Equal25~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Equal25~20_combout\ = (\NoTMR_instance|Equal25~19_combout\ & (\NoTMR_instance|Equal25~9_combout\ & \NoTMR_instance|Equal25~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Equal25~19_combout\,
	datac => \NoTMR_instance|Equal25~9_combout\,
	datad => \NoTMR_instance|Equal25~4_combout\,
	combout => \NoTMR_instance|Equal25~20_combout\);

-- Location: FF_X29_Y16_N5
\NoTMR_instance|error_bit_seed[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1002]~1428_combout\,
	ena => \NoTMR_instance|Equal25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|error_bit_seed\(10));

-- Location: LCCOMB_X23_Y16_N14
\NoTMR_instance|Add1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Add1~12_combout\ = ((\NoTMR_instance|error_bit_seed\(6) $ (\NoTMR_instance|error_bit_seed\(7) $ (!\NoTMR_instance|Add1~11\)))) # (GND)
-- \NoTMR_instance|Add1~13\ = CARRY((\NoTMR_instance|error_bit_seed\(6) & ((\NoTMR_instance|error_bit_seed\(7)) # (!\NoTMR_instance|Add1~11\))) # (!\NoTMR_instance|error_bit_seed\(6) & (\NoTMR_instance|error_bit_seed\(7) & !\NoTMR_instance|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(6),
	datab => \NoTMR_instance|error_bit_seed\(7),
	datad => VCC,
	cin => \NoTMR_instance|Add1~11\,
	combout => \NoTMR_instance|Add1~12_combout\,
	cout => \NoTMR_instance|Add1~13\);

-- Location: LCCOMB_X23_Y16_N16
\NoTMR_instance|Add1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Add1~14_combout\ = (\NoTMR_instance|error_bit_seed\(8) & ((\NoTMR_instance|error_bit_seed\(7) & (\NoTMR_instance|Add1~13\ & VCC)) # (!\NoTMR_instance|error_bit_seed\(7) & (!\NoTMR_instance|Add1~13\)))) # 
-- (!\NoTMR_instance|error_bit_seed\(8) & ((\NoTMR_instance|error_bit_seed\(7) & (!\NoTMR_instance|Add1~13\)) # (!\NoTMR_instance|error_bit_seed\(7) & ((\NoTMR_instance|Add1~13\) # (GND)))))
-- \NoTMR_instance|Add1~15\ = CARRY((\NoTMR_instance|error_bit_seed\(8) & (!\NoTMR_instance|error_bit_seed\(7) & !\NoTMR_instance|Add1~13\)) # (!\NoTMR_instance|error_bit_seed\(8) & ((!\NoTMR_instance|Add1~13\) # (!\NoTMR_instance|error_bit_seed\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(8),
	datab => \NoTMR_instance|error_bit_seed\(7),
	datad => VCC,
	cin => \NoTMR_instance|Add1~13\,
	combout => \NoTMR_instance|Add1~14_combout\,
	cout => \NoTMR_instance|Add1~15\);

-- Location: LCCOMB_X23_Y16_N18
\NoTMR_instance|Add1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Add1~16_combout\ = ((\NoTMR_instance|error_bit_seed\(8) $ (\NoTMR_instance|error_bit_seed\(9) $ (!\NoTMR_instance|Add1~15\)))) # (GND)
-- \NoTMR_instance|Add1~17\ = CARRY((\NoTMR_instance|error_bit_seed\(8) & ((\NoTMR_instance|error_bit_seed\(9)) # (!\NoTMR_instance|Add1~15\))) # (!\NoTMR_instance|error_bit_seed\(8) & (\NoTMR_instance|error_bit_seed\(9) & !\NoTMR_instance|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(8),
	datab => \NoTMR_instance|error_bit_seed\(9),
	datad => VCC,
	cin => \NoTMR_instance|Add1~15\,
	combout => \NoTMR_instance|Add1~16_combout\,
	cout => \NoTMR_instance|Add1~17\);

-- Location: LCCOMB_X23_Y16_N20
\NoTMR_instance|Add1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Add1~18_combout\ = (\NoTMR_instance|error_bit_seed\(10) & ((\NoTMR_instance|error_bit_seed\(9) & (\NoTMR_instance|Add1~17\ & VCC)) # (!\NoTMR_instance|error_bit_seed\(9) & (!\NoTMR_instance|Add1~17\)))) # 
-- (!\NoTMR_instance|error_bit_seed\(10) & ((\NoTMR_instance|error_bit_seed\(9) & (!\NoTMR_instance|Add1~17\)) # (!\NoTMR_instance|error_bit_seed\(9) & ((\NoTMR_instance|Add1~17\) # (GND)))))
-- \NoTMR_instance|Add1~19\ = CARRY((\NoTMR_instance|error_bit_seed\(10) & (!\NoTMR_instance|error_bit_seed\(9) & !\NoTMR_instance|Add1~17\)) # (!\NoTMR_instance|error_bit_seed\(10) & ((!\NoTMR_instance|Add1~17\) # (!\NoTMR_instance|error_bit_seed\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(10),
	datab => \NoTMR_instance|error_bit_seed\(9),
	datad => VCC,
	cin => \NoTMR_instance|Add1~17\,
	combout => \NoTMR_instance|Add1~18_combout\,
	cout => \NoTMR_instance|Add1~19\);

-- Location: LCCOMB_X23_Y16_N22
\NoTMR_instance|Add1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Add1~20_combout\ = ((\NoTMR_instance|error_bit_seed\(11) $ (\NoTMR_instance|error_bit_seed\(10) $ (!\NoTMR_instance|Add1~19\)))) # (GND)
-- \NoTMR_instance|Add1~21\ = CARRY((\NoTMR_instance|error_bit_seed\(11) & ((\NoTMR_instance|error_bit_seed\(10)) # (!\NoTMR_instance|Add1~19\))) # (!\NoTMR_instance|error_bit_seed\(11) & (\NoTMR_instance|error_bit_seed\(10) & !\NoTMR_instance|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(11),
	datab => \NoTMR_instance|error_bit_seed\(10),
	datad => VCC,
	cin => \NoTMR_instance|Add1~19\,
	combout => \NoTMR_instance|Add1~20_combout\,
	cout => \NoTMR_instance|Add1~21\);

-- Location: LCCOMB_X23_Y16_N24
\NoTMR_instance|Add1~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Add1~22_combout\ = (\NoTMR_instance|error_bit_seed\(12) & ((\NoTMR_instance|error_bit_seed\(11) & (\NoTMR_instance|Add1~21\ & VCC)) # (!\NoTMR_instance|error_bit_seed\(11) & (!\NoTMR_instance|Add1~21\)))) # 
-- (!\NoTMR_instance|error_bit_seed\(12) & ((\NoTMR_instance|error_bit_seed\(11) & (!\NoTMR_instance|Add1~21\)) # (!\NoTMR_instance|error_bit_seed\(11) & ((\NoTMR_instance|Add1~21\) # (GND)))))
-- \NoTMR_instance|Add1~23\ = CARRY((\NoTMR_instance|error_bit_seed\(12) & (!\NoTMR_instance|error_bit_seed\(11) & !\NoTMR_instance|Add1~21\)) # (!\NoTMR_instance|error_bit_seed\(12) & ((!\NoTMR_instance|Add1~21\) # (!\NoTMR_instance|error_bit_seed\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(12),
	datab => \NoTMR_instance|error_bit_seed\(11),
	datad => VCC,
	cin => \NoTMR_instance|Add1~21\,
	combout => \NoTMR_instance|Add1~22_combout\,
	cout => \NoTMR_instance|Add1~23\);

-- Location: LCCOMB_X23_Y16_N26
\NoTMR_instance|Add1~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Add1~24_combout\ = ((\NoTMR_instance|error_bit_seed\(12) $ (\NoTMR_instance|error_bit_seed\(13) $ (!\NoTMR_instance|Add1~23\)))) # (GND)
-- \NoTMR_instance|Add1~25\ = CARRY((\NoTMR_instance|error_bit_seed\(12) & ((\NoTMR_instance|error_bit_seed\(13)) # (!\NoTMR_instance|Add1~23\))) # (!\NoTMR_instance|error_bit_seed\(12) & (\NoTMR_instance|error_bit_seed\(13) & !\NoTMR_instance|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(12),
	datab => \NoTMR_instance|error_bit_seed\(13),
	datad => VCC,
	cin => \NoTMR_instance|Add1~23\,
	combout => \NoTMR_instance|Add1~24_combout\,
	cout => \NoTMR_instance|Add1~25\);

-- Location: LCCOMB_X23_Y16_N28
\NoTMR_instance|Add1~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Add1~26_combout\ = (\NoTMR_instance|error_bit_seed\(14) & ((\NoTMR_instance|error_bit_seed\(13) & (\NoTMR_instance|Add1~25\ & VCC)) # (!\NoTMR_instance|error_bit_seed\(13) & (!\NoTMR_instance|Add1~25\)))) # 
-- (!\NoTMR_instance|error_bit_seed\(14) & ((\NoTMR_instance|error_bit_seed\(13) & (!\NoTMR_instance|Add1~25\)) # (!\NoTMR_instance|error_bit_seed\(13) & ((\NoTMR_instance|Add1~25\) # (GND)))))
-- \NoTMR_instance|Add1~27\ = CARRY((\NoTMR_instance|error_bit_seed\(14) & (!\NoTMR_instance|error_bit_seed\(13) & !\NoTMR_instance|Add1~25\)) # (!\NoTMR_instance|error_bit_seed\(14) & ((!\NoTMR_instance|Add1~25\) # (!\NoTMR_instance|error_bit_seed\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(14),
	datab => \NoTMR_instance|error_bit_seed\(13),
	datad => VCC,
	cin => \NoTMR_instance|Add1~25\,
	combout => \NoTMR_instance|Add1~26_combout\,
	cout => \NoTMR_instance|Add1~27\);

-- Location: LCCOMB_X23_Y16_N30
\NoTMR_instance|Add1~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Add1~28_combout\ = ((\NoTMR_instance|error_bit_seed\(15) $ (\NoTMR_instance|error_bit_seed\(14) $ (!\NoTMR_instance|Add1~27\)))) # (GND)
-- \NoTMR_instance|Add1~29\ = CARRY((\NoTMR_instance|error_bit_seed\(15) & ((\NoTMR_instance|error_bit_seed\(14)) # (!\NoTMR_instance|Add1~27\))) # (!\NoTMR_instance|error_bit_seed\(15) & (\NoTMR_instance|error_bit_seed\(14) & !\NoTMR_instance|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(15),
	datab => \NoTMR_instance|error_bit_seed\(14),
	datad => VCC,
	cin => \NoTMR_instance|Add1~27\,
	combout => \NoTMR_instance|Add1~28_combout\,
	cout => \NoTMR_instance|Add1~29\);

-- Location: LCCOMB_X19_Y11_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~0_combout\ = \NoTMR_instance|Add1~28_combout\ $ (VCC)
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~1\ = CARRY(\NoTMR_instance|Add1~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Add1~28_combout\,
	datad => VCC,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~0_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~1\);

-- Location: LCCOMB_X19_Y11_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~2_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~1\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[480]~1012_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[480]~1013_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~1\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[480]~1012_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[480]~1013_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~3\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[480]~1012_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[480]~1013_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[480]~1012_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[480]~1013_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~1\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~2_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~3\);

-- Location: LCCOMB_X19_Y11_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~4_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~3\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[481]~1011_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[481]~1010_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~3\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[481]~1011_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[481]~1010_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~5\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[481]~1011_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[481]~1010_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[481]~1011_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[481]~1010_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~3\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~4_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~5\);

-- Location: LCCOMB_X19_Y11_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~6_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[482]~1529_combout\ & (((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~5\)))) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[482]~1529_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[482]~1009_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~5\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[482]~1009_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~5\) # (GND)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~7\ = CARRY(((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[482]~1529_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[482]~1009_combout\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[482]~1529_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[482]~1009_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~5\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~6_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~7\);

-- Location: LCCOMB_X19_Y11_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~8_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~7\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[483]~1008_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[483]~1528_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~7\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[483]~1008_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[483]~1528_combout\)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~9\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~7\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[483]~1008_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[483]~1528_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[483]~1008_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[483]~1528_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~7\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~8_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~9\);

-- Location: LCCOMB_X19_Y11_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~10_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~9\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[484]~1527_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[484]~1007_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~9\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[484]~1527_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[484]~1007_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~11\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[484]~1527_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[484]~1007_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[484]~1527_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[484]~1007_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~9\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~10_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~11\);

-- Location: LCCOMB_X19_Y11_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~12_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~11\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[485]~1526_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[485]~1006_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~11\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[485]~1526_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[485]~1006_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~13\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[485]~1526_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[485]~1006_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[485]~1526_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[485]~1006_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~11\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~12_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~13\);

-- Location: LCCOMB_X19_Y11_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~14_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~13\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[486]~1525_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[486]~1005_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~13\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[486]~1525_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[486]~1005_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~15\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[486]~1525_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[486]~1005_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[486]~1525_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[486]~1005_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~13\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~14_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~15\);

-- Location: LCCOMB_X19_Y11_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~16_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~15\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[487]~1524_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[487]~1004_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~15\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[487]~1524_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[487]~1004_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~17\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[487]~1524_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[487]~1004_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[487]~1524_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[487]~1004_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~15\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~16_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~17\);

-- Location: LCCOMB_X19_Y10_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~18_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~17\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[488]~1003_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[488]~1523_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~17\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[488]~1003_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[488]~1523_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~19\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[488]~1003_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[488]~1523_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[488]~1003_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[488]~1523_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~17\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~18_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~19\);

-- Location: LCCOMB_X19_Y10_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~20_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~19\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[489]~1522_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[489]~1002_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~19\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[489]~1522_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[489]~1002_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~21\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[489]~1522_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[489]~1002_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[489]~1522_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[489]~1002_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~19\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~20_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~21\);

-- Location: LCCOMB_X19_Y10_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~24_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~23\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[491]~1520_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[491]~1000_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~23\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[491]~1520_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[491]~1000_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~25\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[491]~1520_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[491]~1000_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[491]~1520_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[491]~1000_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~23\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~24_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~25\);

-- Location: LCCOMB_X17_Y12_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[557]~1549\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[557]~1549_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[524]~1534_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~24_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[524]~1534_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~24_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[557]~1549_combout\);

-- Location: LCCOMB_X24_Y13_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[590]~1565\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[590]~1565_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[557]~1549_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~26_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~26_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[557]~1549_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[590]~1565_combout\);

-- Location: LCCOMB_X24_Y13_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[623]~1582\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[623]~1582_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[590]~1565_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~28_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~28_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[590]~1565_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[623]~1582_combout\);

-- Location: LCCOMB_X19_Y12_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[523]~1535\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[523]~1535_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[490]~1521_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~20_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[490]~1521_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~20_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[523]~1535_combout\);

-- Location: LCCOMB_X19_Y12_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[556]~1550\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[556]~1550_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[523]~1535_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~22_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~22_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[523]~1535_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[556]~1550_combout\);

-- Location: LCCOMB_X19_Y12_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[521]~1021\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[521]~1021_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~18_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[521]~1021_combout\);

-- Location: LCCOMB_X19_Y11_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[519]~1023\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[519]~1023_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~14_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[519]~1023_combout\);

-- Location: LCCOMB_X20_Y11_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[517]~1025\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[517]~1025_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~10_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[517]~1025_combout\);

-- Location: LCCOMB_X16_Y11_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[515]~1027\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[515]~1027_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~6_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[515]~1027_combout\);

-- Location: LCCOMB_X19_Y12_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[514]~1028\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[514]~1028_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~4_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~4_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[514]~1028_combout\);

-- Location: LCCOMB_X19_Y9_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[513]~1030\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[513]~1030_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~2_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~2_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[513]~1030_combout\);

-- Location: LCCOMB_X20_Y12_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[512]~1031\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[512]~1031_combout\ = (\NoTMR_instance|Add1~28_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Add1~28_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[512]~1031_combout\);

-- Location: LCCOMB_X20_Y11_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~0_combout\ = \NoTMR_instance|Add1~26_combout\ $ (VCC)
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~1\ = CARRY(\NoTMR_instance|Add1~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Add1~26_combout\,
	datad => VCC,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~0_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~1\);

-- Location: LCCOMB_X20_Y11_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~6_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[514]~1544_combout\ & (((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~5\)))) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[514]~1544_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[514]~1028_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~5\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[514]~1028_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~5\) # (GND)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~7\ = CARRY(((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[514]~1544_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[514]~1028_combout\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[514]~1544_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[514]~1028_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~5\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~6_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~7\);

-- Location: LCCOMB_X20_Y11_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~8_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~7\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[515]~1543_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[515]~1027_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~7\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[515]~1543_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[515]~1027_combout\)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~9\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~7\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[515]~1543_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[515]~1027_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[515]~1543_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[515]~1027_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~7\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~8_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~9\);

-- Location: LCCOMB_X20_Y11_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~10_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~9\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[516]~1026_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[516]~1542_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~9\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[516]~1026_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[516]~1542_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~11\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[516]~1026_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[516]~1542_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[516]~1026_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[516]~1542_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~9\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~10_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~11\);

-- Location: LCCOMB_X20_Y11_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~12_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~11\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[517]~1541_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[517]~1025_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~11\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[517]~1541_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[517]~1025_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~13\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[517]~1541_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[517]~1025_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[517]~1541_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[517]~1025_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~11\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~12_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~13\);

-- Location: LCCOMB_X20_Y11_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~14_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~13\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[518]~1024_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[518]~1540_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~13\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[518]~1024_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[518]~1540_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~15\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[518]~1024_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[518]~1540_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[518]~1024_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[518]~1540_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~13\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~14_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~15\);

-- Location: LCCOMB_X20_Y11_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~16_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~15\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[519]~1539_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[519]~1023_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~15\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[519]~1539_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[519]~1023_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~17\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[519]~1539_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[519]~1023_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[519]~1539_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[519]~1023_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~15\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~16_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~17\);

-- Location: LCCOMB_X20_Y10_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~18_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~17\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[520]~1538_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[520]~1022_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~17\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[520]~1538_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[520]~1022_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~19\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[520]~1538_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[520]~1022_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[520]~1538_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[520]~1022_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~17\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~18_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~19\);

-- Location: LCCOMB_X20_Y10_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~20_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~19\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[521]~1537_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[521]~1021_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~19\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[521]~1537_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[521]~1021_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~21\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[521]~1537_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[521]~1021_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[521]~1537_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[521]~1021_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~19\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~20_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~21\);

-- Location: LCCOMB_X21_Y12_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[554]~1040\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[554]~1040_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~20_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[554]~1040_combout\);

-- Location: LCCOMB_X20_Y11_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[550]~1044\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[550]~1044_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~12_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~12_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[550]~1044_combout\);

-- Location: LCCOMB_X15_Y11_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[549]~1557\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[549]~1557_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[516]~1542_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~8_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[516]~1542_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[549]~1557_combout\);

-- Location: LCCOMB_X15_Y10_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[515]~1543\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[515]~1543_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[482]~1529_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[482]~1529_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~4_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[515]~1543_combout\);

-- Location: LCCOMB_X15_Y10_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[548]~1558\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[548]~1558_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[515]~1543_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[515]~1543_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~6_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[548]~1558_combout\);

-- Location: LCCOMB_X21_Y12_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[547]~1047\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[547]~1047_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~6_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[547]~1047_combout\);

-- Location: LCCOMB_X20_Y12_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[545]~1049\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[545]~1049_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ & 
-- (\NoTMR_instance|Add1~28_combout\)) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	datab => \NoTMR_instance|Add1~28_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~0_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[545]~1049_combout\);

-- Location: LCCOMB_X21_Y11_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~2_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~1\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[544]~1051_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[544]~1052_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~1\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[544]~1051_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[544]~1052_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~3\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[544]~1051_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[544]~1052_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[544]~1051_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[544]~1052_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~1\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~2_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~3\);

-- Location: LCCOMB_X21_Y11_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~6_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[546]~1048_combout\ & (((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~5\)))) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[546]~1048_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[546]~1560_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~5\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[546]~1560_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~5\) # (GND)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~7\ = CARRY(((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[546]~1048_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[546]~1560_combout\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[546]~1048_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[546]~1560_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~5\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~6_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~7\);

-- Location: LCCOMB_X21_Y11_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~8_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~7\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[547]~1559_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[547]~1047_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~7\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[547]~1559_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[547]~1047_combout\)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~9\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~7\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[547]~1559_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[547]~1047_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[547]~1559_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[547]~1047_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~7\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~8_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~9\);

-- Location: LCCOMB_X21_Y11_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~10_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~9\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[548]~1046_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[548]~1558_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~9\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[548]~1046_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[548]~1558_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~11\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[548]~1046_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[548]~1558_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[548]~1046_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[548]~1558_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~9\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~10_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~11\);

-- Location: LCCOMB_X21_Y11_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~12_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~11\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[549]~1045_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[549]~1557_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~11\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[549]~1045_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[549]~1557_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~13\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[549]~1045_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[549]~1557_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[549]~1045_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[549]~1557_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~11\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~12_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~13\);

-- Location: LCCOMB_X21_Y11_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~14_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~13\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[550]~1556_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[550]~1044_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~13\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[550]~1556_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[550]~1044_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~15\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[550]~1556_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[550]~1044_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[550]~1556_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[550]~1044_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~13\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~14_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~15\);

-- Location: LCCOMB_X21_Y11_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~16_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~15\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[551]~1555_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[551]~1043_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~15\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[551]~1555_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[551]~1043_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~17\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[551]~1555_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[551]~1043_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[551]~1555_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[551]~1043_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~15\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~16_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~17\);

-- Location: LCCOMB_X21_Y11_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~18_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~17\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[552]~1042_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[552]~1554_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~17\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[552]~1042_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[552]~1554_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~19\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[552]~1042_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[552]~1554_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[552]~1042_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[552]~1554_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~17\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~18_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~19\);

-- Location: LCCOMB_X21_Y10_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~20_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~19\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[553]~1553_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[553]~1041_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~19\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[553]~1553_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[553]~1041_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~21\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[553]~1553_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[553]~1041_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[553]~1553_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[553]~1041_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~19\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~20_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~21\);

-- Location: LCCOMB_X21_Y10_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~24_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~23\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[555]~1551_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[555]~1039_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~23\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[555]~1551_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[555]~1039_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~25\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[555]~1551_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[555]~1039_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[555]~1551_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[555]~1039_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~23\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~24_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~25\);

-- Location: LCCOMB_X21_Y10_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~26_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~25\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[556]~1038_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[556]~1550_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~25\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[556]~1038_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[556]~1550_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~27\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[556]~1038_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[556]~1550_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[556]~1038_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[556]~1550_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~25\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~26_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~27\);

-- Location: LCCOMB_X22_Y9_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[589]~1058\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[589]~1058_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~26_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[589]~1058_combout\);

-- Location: LCCOMB_X28_Y15_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[587]~1568\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[587]~1568_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[554]~1552_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[554]~1552_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~20_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[587]~1568_combout\);

-- Location: LCCOMB_X19_Y11_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[487]~1524\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[487]~1524_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[454]~1511_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~12_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~12_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[454]~1511_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[487]~1524_combout\);

-- Location: LCCOMB_X20_Y14_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[520]~1538\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[520]~1538_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[487]~1524_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[487]~1524_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~14_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[520]~1538_combout\);

-- Location: LCCOMB_X20_Y14_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[553]~1553\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[553]~1553_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[520]~1538_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~16_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~16_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[520]~1538_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[553]~1553_combout\);

-- Location: LCCOMB_X26_Y14_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[586]~1569\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[586]~1569_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[553]~1553_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~18_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[553]~1553_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[586]~1569_combout\);

-- Location: LCCOMB_X28_Y12_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[585]~1570\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[585]~1570_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[552]~1554_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[552]~1554_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~16_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[585]~1570_combout\);

-- Location: LCCOMB_X20_Y12_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[551]~1555\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[551]~1555_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[518]~1540_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[518]~1540_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~12_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[551]~1555_combout\);

-- Location: LCCOMB_X21_Y12_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[584]~1571\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[584]~1571_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[551]~1555_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~14_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[551]~1555_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[584]~1571_combout\);

-- Location: LCCOMB_X14_Y11_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[451]~1514\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[451]~1514_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[418]~1502_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[418]~1502_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~4_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[451]~1514_combout\);

-- Location: LCCOMB_X14_Y11_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[484]~1527\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[484]~1527_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[451]~1514_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[451]~1514_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~6_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[484]~1527_combout\);

-- Location: LCCOMB_X14_Y11_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[517]~1541\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[517]~1541_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[484]~1527_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[484]~1527_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~8_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[517]~1541_combout\);

-- Location: LCCOMB_X14_Y11_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[550]~1556\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[550]~1556_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[517]~1541_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~10_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[517]~1541_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[550]~1556_combout\);

-- Location: LCCOMB_X27_Y12_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[583]~1572\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[583]~1572_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[550]~1556_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~12_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[550]~1556_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[583]~1572_combout\);

-- Location: LCCOMB_X21_Y11_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[582]~1065\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[582]~1065_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~12_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~12_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[582]~1065_combout\);

-- Location: LCCOMB_X22_Y11_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[581]~1066\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[581]~1066_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~10_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[581]~1066_combout\);

-- Location: LCCOMB_X22_Y11_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[580]~1067\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[580]~1067_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~8_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[580]~1067_combout\);

-- Location: LCCOMB_X22_Y14_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[579]~1576\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[579]~1576_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[546]~1560_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~4_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~4_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[546]~1560_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[579]~1576_combout\);

-- Location: LCCOMB_X23_Y14_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[578]~1577\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[578]~1577_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[545]~1049_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~2_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~2_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[545]~1049_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[578]~1577_combout\);

-- Location: LCCOMB_X22_Y9_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[577]~1071\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[577]~1071_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~2_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~2_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[577]~1071_combout\);

-- Location: LCCOMB_X22_Y11_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~2_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~1\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[576]~1072_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[576]~1073_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~1\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[576]~1072_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[576]~1073_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~3\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[576]~1072_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[576]~1073_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[576]~1072_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[576]~1073_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~1\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~2_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~3\);

-- Location: LCCOMB_X22_Y11_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~8_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~7\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[579]~1068_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[579]~1576_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~7\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[579]~1068_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[579]~1576_combout\)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~9\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~7\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[579]~1068_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[579]~1576_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[579]~1068_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[579]~1576_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~7\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~8_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~9\);

-- Location: LCCOMB_X22_Y11_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~10_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~9\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[580]~1575_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[580]~1067_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~9\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[580]~1575_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[580]~1067_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~11\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[580]~1575_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[580]~1067_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[580]~1575_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[580]~1067_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~9\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~10_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~11\);

-- Location: LCCOMB_X22_Y11_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~12_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~11\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[581]~1574_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[581]~1066_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~11\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[581]~1574_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[581]~1066_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~13\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[581]~1574_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[581]~1066_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[581]~1574_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[581]~1066_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~11\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~12_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~13\);

-- Location: LCCOMB_X22_Y11_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~16_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~15\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[583]~1064_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[583]~1572_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~15\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[583]~1064_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[583]~1572_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~17\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[583]~1064_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[583]~1572_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[583]~1064_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[583]~1572_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~15\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~16_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~17\);

-- Location: LCCOMB_X22_Y11_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~18_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~17\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[584]~1063_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[584]~1571_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~17\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[584]~1063_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[584]~1571_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~19\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[584]~1063_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[584]~1571_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[584]~1063_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[584]~1571_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~17\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~18_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~19\);

-- Location: LCCOMB_X22_Y10_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~20_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~19\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[585]~1062_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[585]~1570_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~19\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[585]~1062_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[585]~1570_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~21\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[585]~1062_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[585]~1570_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[585]~1062_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[585]~1570_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~19\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~20_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~21\);

-- Location: LCCOMB_X22_Y10_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~26_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~25\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[588]~1567_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[588]~1059_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~25\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[588]~1567_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[588]~1059_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~27\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[588]~1567_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[588]~1059_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[588]~1567_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[588]~1059_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~25\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~26_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~27\);

-- Location: LCCOMB_X22_Y10_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~28_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~27\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[589]~1566_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[589]~1058_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~27\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[589]~1566_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[589]~1058_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~29\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[589]~1566_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[589]~1058_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[589]~1566_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[589]~1058_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~27\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~28_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~29\);

-- Location: LCCOMB_X22_Y10_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~30_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~29\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[590]~1057_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[590]~1565_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~29\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[590]~1057_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[590]~1565_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~31\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[590]~1057_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[590]~1565_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[590]~1057_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[590]~1565_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~29\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~30_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~31\);

-- Location: LCCOMB_X24_Y13_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[656]~1600\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[656]~1600_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[623]~1582_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[623]~1582_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~30_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[656]~1600_combout\);

-- Location: LCCOMB_X24_Y13_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[689]~1619\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[689]~1619_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[656]~1600_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~32_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~32_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[656]~1600_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[689]~1619_combout\);

-- Location: LCCOMB_X23_Y13_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[622]~1583\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[622]~1583_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[589]~1566_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[589]~1566_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~26_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[622]~1583_combout\);

-- Location: LCCOMB_X23_Y13_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[655]~1601\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[655]~1601_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[622]~1583_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[622]~1583_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~28_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[655]~1601_combout\);

-- Location: LCCOMB_X14_Y10_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[555]~1551\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[555]~1551_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[522]~1536_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[522]~1536_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~20_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[555]~1551_combout\);

-- Location: LCCOMB_X24_Y12_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[588]~1567\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[588]~1567_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[555]~1551_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~22_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[555]~1551_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[588]~1567_combout\);

-- Location: LCCOMB_X24_Y12_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[621]~1584\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[621]~1584_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[588]~1567_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[588]~1567_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~24_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[621]~1584_combout\);

-- Location: LCCOMB_X28_Y15_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[620]~1585\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[620]~1585_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[587]~1568_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~22_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~22_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[587]~1568_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[620]~1585_combout\);

-- Location: LCCOMB_X23_Y11_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[617]~1084\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[617]~1084_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~18_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[617]~1084_combout\);

-- Location: LCCOMB_X22_Y11_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[616]~1085\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[616]~1085_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~16_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~16_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[616]~1085_combout\);

-- Location: LCCOMB_X29_Y15_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[581]~1574\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[581]~1574_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[548]~1558_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~8_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[548]~1558_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[581]~1574_combout\);

-- Location: LCCOMB_X29_Y15_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[614]~1591\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[614]~1591_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[581]~1574_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[581]~1574_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~10_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[614]~1591_combout\);

-- Location: LCCOMB_X23_Y9_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[612]~1089\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[612]~1089_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~8_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~8_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[612]~1089_combout\);

-- Location: LCCOMB_X23_Y14_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[611]~1594\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[611]~1594_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[578]~1577_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~4_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~4_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[578]~1577_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[611]~1594_combout\);

-- Location: LCCOMB_X28_Y16_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[609]~1092\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[609]~1092_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & 
-- ((\NoTMR_instance|Add1~24_combout\))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~0_combout\,
	datab => \NoTMR_instance|Add1~24_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[609]~1092_combout\);

-- Location: LCCOMB_X22_Y12_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[608]~1094\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[608]~1094_combout\ = (\NoTMR_instance|Add1~22_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Add1~22_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[608]~1094_combout\);

-- Location: LCCOMB_X23_Y11_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~2_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~1\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[608]~1095_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[608]~1094_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~1\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[608]~1095_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[608]~1094_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~3\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[608]~1095_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[608]~1094_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[608]~1095_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[608]~1094_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~1\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~2_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~3\);

-- Location: LCCOMB_X23_Y11_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~6_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[610]~1091_combout\ & (((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~5\)))) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[610]~1091_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[610]~1595_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~5\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[610]~1595_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~5\) # (GND)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~7\ = CARRY(((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[610]~1091_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[610]~1595_combout\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[610]~1091_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[610]~1595_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~5\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~6_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~7\);

-- Location: LCCOMB_X23_Y11_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~12_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~11\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[613]~1088_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[613]~1592_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~11\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[613]~1088_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[613]~1592_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~13\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[613]~1088_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[613]~1592_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[613]~1088_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[613]~1592_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~11\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~12_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~13\);

-- Location: LCCOMB_X23_Y11_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~18_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~17\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[616]~1589_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[616]~1085_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~17\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[616]~1589_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[616]~1085_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~19\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[616]~1589_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[616]~1085_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[616]~1589_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[616]~1085_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~17\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~18_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~19\);

-- Location: LCCOMB_X23_Y10_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~22_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~21\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[618]~1083_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[618]~1587_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~21\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[618]~1083_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[618]~1587_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~23\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[618]~1083_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[618]~1587_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[618]~1083_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[618]~1587_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~21\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~22_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~23\);

-- Location: LCCOMB_X23_Y10_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~24_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~23\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[619]~1082_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[619]~1586_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~23\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[619]~1082_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[619]~1586_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~25\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[619]~1082_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[619]~1586_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[619]~1082_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[619]~1586_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~23\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~24_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~25\);

-- Location: LCCOMB_X23_Y10_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~26_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~25\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[620]~1081_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[620]~1585_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~25\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[620]~1081_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[620]~1585_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~27\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[620]~1081_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[620]~1585_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[620]~1081_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[620]~1585_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~25\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~26_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~27\);

-- Location: LCCOMB_X23_Y10_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~28_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~27\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[621]~1080_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[621]~1584_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~27\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[621]~1080_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[621]~1584_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~29\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[621]~1080_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[621]~1584_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[621]~1080_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[621]~1584_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~27\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~28_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~29\);

-- Location: LCCOMB_X24_Y9_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[654]~1102\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[654]~1102_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~28_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[654]~1102_combout\);

-- Location: LCCOMB_X24_Y9_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[653]~1103\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[653]~1103_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~26_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[653]~1103_combout\);

-- Location: LCCOMB_X28_Y12_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[651]~1605\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[651]~1605_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[618]~1587_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[618]~1587_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~20_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[651]~1605_combout\);

-- Location: LCCOMB_X27_Y12_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[616]~1589\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[616]~1589_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[583]~1572_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[583]~1572_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~14_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[616]~1589_combout\);

-- Location: LCCOMB_X27_Y12_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[649]~1607\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[649]~1607_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[616]~1589_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[616]~1589_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~16_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[649]~1607_combout\);

-- Location: LCCOMB_X29_Y15_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[647]~1609\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[647]~1609_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[614]~1591_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[614]~1591_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~12_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[647]~1609_combout\);

-- Location: LCCOMB_X24_Y11_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[646]~1110\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[646]~1110_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~12_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~12_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[646]~1110_combout\);

-- Location: LCCOMB_X23_Y14_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[644]~1612\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[644]~1612_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[611]~1594_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~6_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~6_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[611]~1594_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[644]~1612_combout\);

-- Location: LCCOMB_X22_Y11_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~0_combout\ = \NoTMR_instance|Add1~22_combout\ $ (VCC)
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~1\ = CARRY(\NoTMR_instance|Add1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Add1~22_combout\,
	datad => VCC,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~0_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~1\);

-- Location: LCCOMB_X24_Y14_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[641]~1115\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[641]~1115_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & 
-- (\NoTMR_instance|Add1~22_combout\)) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Add1~22_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~0_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[641]~1115_combout\);

-- Location: LCCOMB_X24_Y9_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[640]~1117\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[640]~1117_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Add1~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Add1~20_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[640]~1117_combout\);

-- Location: LCCOMB_X24_Y11_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~4_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~3\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[641]~1116_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[641]~1115_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~3\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[641]~1116_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[641]~1115_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~5\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[641]~1116_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[641]~1115_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[641]~1116_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[641]~1115_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~3\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~4_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~5\);

-- Location: LCCOMB_X24_Y11_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~8_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~7\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[643]~1613_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[643]~1113_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~7\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[643]~1613_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[643]~1113_combout\)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~9\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~7\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[643]~1613_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[643]~1113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[643]~1613_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[643]~1113_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~7\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~8_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~9\);

-- Location: LCCOMB_X24_Y11_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~10_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~9\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[644]~1112_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[644]~1612_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~9\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[644]~1112_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[644]~1612_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~11\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[644]~1112_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[644]~1612_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[644]~1112_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[644]~1612_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~9\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~10_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~11\);

-- Location: LCCOMB_X24_Y11_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~12_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~11\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[645]~1111_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[645]~1611_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~11\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[645]~1111_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[645]~1611_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~13\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[645]~1111_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[645]~1611_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[645]~1111_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[645]~1611_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~11\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~12_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~13\);

-- Location: LCCOMB_X24_Y11_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~16_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~15\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[647]~1109_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[647]~1609_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~15\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[647]~1109_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[647]~1609_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~17\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[647]~1109_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[647]~1609_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[647]~1109_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[647]~1609_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~15\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~16_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~17\);

-- Location: LCCOMB_X24_Y11_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~18_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~17\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[648]~1108_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[648]~1608_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~17\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[648]~1108_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[648]~1608_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~19\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[648]~1108_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[648]~1608_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[648]~1108_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[648]~1608_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~17\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~18_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~19\);

-- Location: LCCOMB_X24_Y11_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~20_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~19\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[649]~1107_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[649]~1607_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~19\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[649]~1107_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[649]~1607_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~21\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[649]~1107_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[649]~1607_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[649]~1107_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[649]~1607_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~19\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~20_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~21\);

-- Location: LCCOMB_X24_Y10_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~22_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~21\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[650]~1106_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[650]~1606_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~21\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[650]~1106_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[650]~1606_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~23\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[650]~1106_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[650]~1606_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[650]~1106_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[650]~1606_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~21\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~22_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~23\);

-- Location: LCCOMB_X24_Y10_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~24_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~23\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[651]~1105_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[651]~1605_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~23\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[651]~1105_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[651]~1605_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~25\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[651]~1105_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[651]~1605_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[651]~1105_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[651]~1605_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~23\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~24_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~25\);

-- Location: LCCOMB_X24_Y10_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~28_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~27\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[653]~1603_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[653]~1103_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~27\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[653]~1603_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[653]~1103_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~29\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[653]~1603_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[653]~1103_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[653]~1603_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[653]~1103_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~27\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~28_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~29\);

-- Location: LCCOMB_X24_Y10_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~30_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~29\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[654]~1602_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[654]~1102_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~29\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[654]~1602_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[654]~1102_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~31\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[654]~1602_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[654]~1102_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[654]~1602_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[654]~1102_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~29\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~30_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~31\);

-- Location: LCCOMB_X24_Y10_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~32_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~31\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[655]~1101_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[655]~1601_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~31\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[655]~1101_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[655]~1601_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~33\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[655]~1101_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[655]~1601_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[655]~1101_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[655]~1601_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~31\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~32_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~33\);

-- Location: LCCOMB_X26_Y10_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[688]~1124\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[688]~1124_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~32_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[688]~1124_combout\);

-- Location: LCCOMB_X26_Y10_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[687]~1125\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[687]~1125_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~30_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~30_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[687]~1125_combout\);

-- Location: LCCOMB_X26_Y10_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[686]~1126\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[686]~1126_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~28_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~28_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[686]~1126_combout\);

-- Location: LCCOMB_X26_Y10_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[684]~1128\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[684]~1128_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~24_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~24_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[684]~1128_combout\);

-- Location: LCCOMB_X27_Y12_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[682]~1626\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[682]~1626_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[649]~1607_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~18_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[649]~1607_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[682]~1626_combout\);

-- Location: LCCOMB_X27_Y11_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[681]~1131\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[681]~1131_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~18_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~18_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[681]~1131_combout\);

-- Location: LCCOMB_X24_Y11_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[680]~1132\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[680]~1132_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~16_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~16_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[680]~1132_combout\);

-- Location: LCCOMB_X26_Y10_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[678]~1134\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[678]~1134_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~12_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[678]~1134_combout\);

-- Location: LCCOMB_X23_Y14_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[677]~1631\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[677]~1631_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[644]~1612_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~8_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~8_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[644]~1612_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[677]~1631_combout\);

-- Location: LCCOMB_X24_Y14_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[674]~1634\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[674]~1634_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[641]~1115_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[641]~1115_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~2_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[674]~1634_combout\);

-- Location: LCCOMB_X29_Y12_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[673]~1139\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[673]~1139_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & 
-- ((\NoTMR_instance|Add1~20_combout\))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~0_combout\,
	datab => \NoTMR_instance|Add1~20_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[673]~1139_combout\);

-- Location: LCCOMB_X27_Y11_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~2_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~1\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[672]~1142_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[672]~1141_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~1\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[672]~1142_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[672]~1141_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~3\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[672]~1142_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[672]~1141_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[672]~1142_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[672]~1141_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~1\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~2_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~3\);

-- Location: LCCOMB_X27_Y11_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~8_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~7\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[675]~1137_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[675]~1633_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~7\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[675]~1137_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[675]~1633_combout\)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~9\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~7\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[675]~1137_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[675]~1633_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[675]~1137_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[675]~1633_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~7\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~8_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~9\);

-- Location: LCCOMB_X27_Y11_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~10_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~9\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[676]~1632_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[676]~1136_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~9\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[676]~1632_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[676]~1136_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~11\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[676]~1632_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[676]~1136_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[676]~1632_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[676]~1136_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~9\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~10_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~11\);

-- Location: LCCOMB_X27_Y11_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~12_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~11\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[677]~1135_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[677]~1631_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~11\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[677]~1135_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[677]~1631_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~13\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[677]~1135_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[677]~1631_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[677]~1135_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[677]~1631_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~11\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~12_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~13\);

-- Location: LCCOMB_X27_Y11_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~16_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~15\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[679]~1133_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[679]~1629_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~15\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[679]~1133_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[679]~1629_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~17\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[679]~1133_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[679]~1629_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[679]~1133_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[679]~1629_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~15\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~16_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~17\);

-- Location: LCCOMB_X27_Y10_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~24_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~23\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[683]~1625_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[683]~1129_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~23\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[683]~1625_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[683]~1129_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~25\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[683]~1625_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[683]~1129_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[683]~1625_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[683]~1129_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~23\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~24_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~25\);

-- Location: LCCOMB_X27_Y10_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~26_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~25\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[684]~1624_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[684]~1128_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~25\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[684]~1624_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[684]~1128_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~27\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[684]~1624_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[684]~1128_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[684]~1624_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[684]~1128_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~25\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~26_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~27\);

-- Location: LCCOMB_X27_Y10_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~28_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~27\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[685]~1127_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[685]~1623_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~27\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[685]~1127_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[685]~1623_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~29\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[685]~1127_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[685]~1623_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[685]~1127_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[685]~1623_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~27\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~28_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~29\);

-- Location: LCCOMB_X27_Y10_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~30_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~29\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[686]~1622_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[686]~1126_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~29\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[686]~1622_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[686]~1126_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~31\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[686]~1622_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[686]~1126_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[686]~1622_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[686]~1126_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~29\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~30_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~31\);

-- Location: LCCOMB_X27_Y10_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~32_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~31\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[687]~1621_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[687]~1125_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~31\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[687]~1621_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[687]~1125_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~33\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[687]~1621_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[687]~1125_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[687]~1621_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[687]~1125_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~31\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~32_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~33\);

-- Location: LCCOMB_X27_Y10_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~36_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~35\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[689]~1123_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[689]~1619_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~35\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[689]~1123_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[689]~1619_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~37\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[689]~1123_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[689]~1619_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[689]~1123_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[689]~1619_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~35\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~36_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~37\);

-- Location: LCCOMB_X24_Y13_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[755]~1660\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[755]~1660_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[722]~1639_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~36_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[722]~1639_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~36_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[755]~1660_combout\);

-- Location: LCCOMB_X24_Y10_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~34_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~33\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[656]~1100_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[656]~1600_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~33\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[656]~1100_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[656]~1600_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~35\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[656]~1100_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[656]~1600_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[656]~1100_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[656]~1600_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~33\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~34_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~35\);

-- Location: LCCOMB_X24_Y13_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[722]~1639\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[722]~1639_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[689]~1619_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~34_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[689]~1619_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~34_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[722]~1639_combout\);

-- Location: LCCOMB_X23_Y13_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[688]~1620\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[688]~1620_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[655]~1601_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~30_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~30_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[655]~1601_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[688]~1620_combout\);

-- Location: LCCOMB_X23_Y13_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[721]~1640\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[721]~1640_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[688]~1620_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[688]~1620_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~32_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[721]~1640_combout\);

-- Location: LCCOMB_X28_Y10_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[719]~1150\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[719]~1150_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~30_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~30_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[719]~1150_combout\);

-- Location: LCCOMB_X26_Y14_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[718]~1643\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[718]~1643_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[685]~1623_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~26_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~26_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[685]~1623_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[718]~1643_combout\);

-- Location: LCCOMB_X26_Y10_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[716]~1153\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[716]~1153_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~24_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~24_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[716]~1153_combout\);

-- Location: LCCOMB_X27_Y12_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[715]~1646\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[715]~1646_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[682]~1626_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[682]~1626_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~20_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[715]~1646_combout\);

-- Location: LCCOMB_X29_Y15_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[680]~1628\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[680]~1628_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[647]~1609_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~14_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~14_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[647]~1609_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[680]~1628_combout\);

-- Location: LCCOMB_X29_Y15_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[713]~1648\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[713]~1648_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[680]~1628_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~16_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[680]~1628_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[713]~1648_combout\);

-- Location: LCCOMB_X28_Y11_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[712]~1157\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[712]~1157_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~16_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~16_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[712]~1157_combout\);

-- Location: LCCOMB_X27_Y9_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[710]~1159\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[710]~1159_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~12_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~12_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[710]~1159_combout\);

-- Location: LCCOMB_X28_Y16_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[708]~1653\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[708]~1653_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[675]~1633_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~6_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~6_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[675]~1633_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[708]~1653_combout\);

-- Location: LCCOMB_X28_Y14_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[707]~1654\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[707]~1654_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[674]~1634_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~4_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[674]~1634_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[707]~1654_combout\);

-- Location: LCCOMB_X28_Y11_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[706]~1163\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[706]~1163_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~4_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~4_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[706]~1163_combout\);

-- Location: LCCOMB_X27_Y9_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[705]~1165\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[705]~1165_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~2_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~2_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[705]~1165_combout\);

-- Location: LCCOMB_X28_Y11_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~2_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~1\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[704]~1166_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[704]~1167_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~1\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[704]~1166_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[704]~1167_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~3\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[704]~1166_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[704]~1167_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[704]~1166_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[704]~1167_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~1\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~2_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~3\);

-- Location: LCCOMB_X28_Y11_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~10_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~9\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[708]~1161_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[708]~1653_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~9\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[708]~1161_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[708]~1653_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~11\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[708]~1161_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[708]~1653_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[708]~1161_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[708]~1653_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~9\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~10_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~11\);

-- Location: LCCOMB_X28_Y11_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~12_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~11\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[709]~1652_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[709]~1160_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~11\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[709]~1652_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[709]~1160_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~13\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[709]~1652_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[709]~1160_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[709]~1652_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[709]~1160_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~11\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~12_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~13\);

-- Location: LCCOMB_X28_Y11_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~16_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~15\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[711]~1158_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[711]~1650_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~15\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[711]~1158_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[711]~1650_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~17\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[711]~1158_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[711]~1650_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[711]~1158_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[711]~1650_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~15\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~16_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~17\);

-- Location: LCCOMB_X28_Y11_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~20_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~19\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[713]~1156_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[713]~1648_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~19\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[713]~1156_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[713]~1648_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~21\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[713]~1156_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[713]~1648_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[713]~1156_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[713]~1648_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~19\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~20_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~21\);

-- Location: LCCOMB_X28_Y11_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~22_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~21\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[714]~1155_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[714]~1647_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~21\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[714]~1155_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[714]~1647_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~23\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[714]~1155_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[714]~1647_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[714]~1155_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[714]~1647_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~21\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~22_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~23\);

-- Location: LCCOMB_X28_Y10_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~26_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~25\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[716]~1645_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[716]~1153_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~25\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[716]~1645_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[716]~1153_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~27\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[716]~1645_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[716]~1153_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[716]~1645_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[716]~1153_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~25\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~26_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~27\);

-- Location: LCCOMB_X28_Y10_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~28_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~27\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[717]~1152_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[717]~1644_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~27\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[717]~1152_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[717]~1644_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~29\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[717]~1152_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[717]~1644_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[717]~1152_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[717]~1644_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~27\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~28_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~29\);

-- Location: LCCOMB_X28_Y10_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~30_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~29\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[718]~1151_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[718]~1643_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~29\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[718]~1151_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[718]~1643_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~31\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[718]~1151_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[718]~1643_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[718]~1151_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[718]~1643_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~29\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~30_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~31\);

-- Location: LCCOMB_X28_Y10_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~34_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~33\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[720]~1149_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[720]~1641_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~33\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[720]~1149_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[720]~1641_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~35\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[720]~1149_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[720]~1641_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[720]~1149_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[720]~1641_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~33\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~34_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~35\);

-- Location: LCCOMB_X28_Y10_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~38_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~37\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[722]~1147_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[722]~1639_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~37\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[722]~1147_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[722]~1639_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~39\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[722]~1147_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[722]~1639_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[722]~1147_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[722]~1639_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~37\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~38_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~39\);

-- Location: LCCOMB_X24_Y13_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[788]~1682\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[788]~1682_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[755]~1660_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[755]~1660_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~38_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[788]~1682_combout\);

-- Location: LCCOMB_X31_Y10_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[787]~1199\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[787]~1199_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~38_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~38_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[787]~1199_combout\);

-- Location: LCCOMB_X32_Y10_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~36_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~35\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[785]~1685_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[785]~1201_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~35\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[785]~1685_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[785]~1201_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~37\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[785]~1685_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[785]~1201_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[785]~1685_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[785]~1201_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~35\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~36_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~37\);

-- Location: LCCOMB_X32_Y10_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~38_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~37\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[786]~1200_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[786]~1684_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~37\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[786]~1200_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[786]~1684_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~39\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[786]~1200_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[786]~1684_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[786]~1200_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[786]~1684_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~37\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~38_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~39\);

-- Location: LCCOMB_X32_Y10_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~40_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~39\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[787]~1683_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[787]~1199_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~39\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[787]~1683_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[787]~1199_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~41\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[787]~1683_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[787]~1199_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[787]~1683_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[787]~1199_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~39\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~40_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~41\);

-- Location: LCCOMB_X32_Y10_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~42_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~41\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[788]~1198_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[788]~1682_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~41\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[788]~1198_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[788]~1682_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~43\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[788]~1198_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[788]~1682_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[788]~1198_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[788]~1682_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~41\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~42_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~43\);

-- Location: LCCOMB_X32_Y10_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~44_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~43\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[789]~1681_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[789]~1197_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~43\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[789]~1681_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[789]~1197_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~45\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[789]~1681_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[789]~1197_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[789]~1681_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[789]~1197_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~43\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~44_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~45\);

-- Location: LCCOMB_X32_Y10_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~46_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~45\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[790]~1680_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[790]~1196_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~45\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[790]~1680_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[790]~1196_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~47\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[790]~1680_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[790]~1196_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[790]~1680_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[790]~1196_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~45\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~46_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~47\);

-- Location: LCCOMB_X33_Y13_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[823]~1223\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[823]~1223_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[823]~1223_combout\);

-- Location: LCCOMB_X33_Y13_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[821]~1225\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[821]~1225_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~42_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~42_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[821]~1225_combout\);

-- Location: LCCOMB_X33_Y13_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[820]~1226\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[820]~1226_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~40_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[820]~1226_combout\);

-- Location: LCCOMB_X28_Y12_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[750]~1665\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[750]~1665_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[717]~1644_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[717]~1644_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~26_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[750]~1665_combout\);

-- Location: LCCOMB_X27_Y12_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[748]~1667\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[748]~1667_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[715]~1646_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~22_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~22_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[715]~1646_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[748]~1667_combout\);

-- Location: LCCOMB_X29_Y11_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[747]~1180\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[747]~1180_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~22_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~22_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[747]~1180_combout\);

-- Location: LCCOMB_X30_Y11_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[746]~1181\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[746]~1181_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~20_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~20_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[746]~1181_combout\);

-- Location: LCCOMB_X30_Y11_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[744]~1183\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[744]~1183_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~16_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~16_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[744]~1183_combout\);

-- Location: LCCOMB_X23_Y14_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[710]~1651\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[710]~1651_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[677]~1631_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[677]~1631_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~10_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[710]~1651_combout\);

-- Location: LCCOMB_X23_Y14_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[743]~1672\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[743]~1672_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[710]~1651_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~12_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~12_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[710]~1651_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[743]~1672_combout\);

-- Location: LCCOMB_X28_Y14_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[740]~1675\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[740]~1675_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[707]~1654_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~6_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~6_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[707]~1654_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[740]~1675_combout\);

-- Location: LCCOMB_X29_Y11_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[739]~1188\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[739]~1188_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~6_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~6_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[739]~1188_combout\);

-- Location: LCCOMB_X29_Y11_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[738]~1189\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[738]~1189_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~4_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~4_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[738]~1189_combout\);

-- Location: LCCOMB_X29_Y11_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[737]~1191\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[737]~1191_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~2_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~2_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[737]~1191_combout\);

-- Location: LCCOMB_X30_Y11_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~10_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~9\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[740]~1187_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[740]~1675_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~9\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[740]~1187_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[740]~1675_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~11\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[740]~1187_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[740]~1675_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[740]~1187_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[740]~1675_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~9\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~10_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~11\);

-- Location: LCCOMB_X30_Y11_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~12_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~11\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[741]~1186_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[741]~1674_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~11\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[741]~1186_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[741]~1674_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~13\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[741]~1186_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[741]~1674_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[741]~1186_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[741]~1674_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~11\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~12_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~13\);

-- Location: LCCOMB_X30_Y11_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~14_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~13\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[742]~1673_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[742]~1185_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~13\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[742]~1673_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[742]~1185_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~15\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[742]~1673_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[742]~1185_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[742]~1673_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[742]~1185_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~13\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~14_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~15\);

-- Location: LCCOMB_X30_Y11_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~16_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~15\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[743]~1184_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[743]~1672_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~15\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[743]~1184_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[743]~1672_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~17\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[743]~1184_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[743]~1672_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[743]~1184_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[743]~1672_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~15\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~16_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~17\);

-- Location: LCCOMB_X30_Y11_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~18_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~17\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[744]~1671_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[744]~1183_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~17\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[744]~1671_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[744]~1183_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~19\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[744]~1671_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[744]~1183_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[744]~1671_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[744]~1183_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~17\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~18_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~19\);

-- Location: LCCOMB_X30_Y11_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~20_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~19\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[745]~1182_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[745]~1670_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~19\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[745]~1182_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[745]~1670_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~21\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[745]~1182_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[745]~1670_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[745]~1182_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[745]~1670_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~19\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~20_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~21\);

-- Location: LCCOMB_X30_Y11_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~24_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~23\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[747]~1668_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[747]~1180_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~23\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[747]~1668_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[747]~1180_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~25\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[747]~1668_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[747]~1180_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[747]~1668_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[747]~1180_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~23\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~24_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~25\);

-- Location: LCCOMB_X30_Y10_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~26_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~25\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[748]~1179_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[748]~1667_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~25\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[748]~1179_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[748]~1667_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~27\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[748]~1179_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[748]~1667_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[748]~1179_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[748]~1667_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~25\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~26_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~27\);

-- Location: LCCOMB_X30_Y10_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~28_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~27\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[749]~1178_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[749]~1666_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~27\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[749]~1178_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[749]~1666_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~29\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[749]~1178_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[749]~1666_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[749]~1178_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[749]~1666_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~27\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~28_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~29\);

-- Location: LCCOMB_X30_Y10_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~30_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~29\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[750]~1177_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[750]~1665_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~29\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[750]~1177_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[750]~1665_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~31\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[750]~1177_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[750]~1665_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[750]~1177_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[750]~1665_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~29\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~30_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~31\);

-- Location: LCCOMB_X31_Y10_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[783]~1203\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[783]~1203_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~30_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[783]~1203_combout\);

-- Location: LCCOMB_X33_Y10_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[782]~1204\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[782]~1204_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~28_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~28_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[782]~1204_combout\);

-- Location: LCCOMB_X31_Y10_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[781]~1205\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[781]~1205_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~26_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[781]~1205_combout\);

-- Location: LCCOMB_X31_Y11_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[780]~1206\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[780]~1206_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~24_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~24_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[780]~1206_combout\);

-- Location: LCCOMB_X29_Y15_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[779]~1691\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[779]~1691_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[746]~1669_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[746]~1669_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~20_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[779]~1691_combout\);

-- Location: LCCOMB_X31_Y11_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[778]~1208\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[778]~1208_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~20_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~20_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[778]~1208_combout\);

-- Location: LCCOMB_X23_Y14_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[776]~1694\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[776]~1694_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[743]~1672_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~14_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~14_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[743]~1672_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[776]~1694_combout\);

-- Location: LCCOMB_X26_Y16_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[742]~1673\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[742]~1673_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[709]~1652_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[709]~1652_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~10_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[742]~1673_combout\);

-- Location: LCCOMB_X26_Y16_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[775]~1695\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[775]~1695_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[742]~1673_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[742]~1673_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~12_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[775]~1695_combout\);

-- Location: LCCOMB_X28_Y16_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[774]~1696\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[774]~1696_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[741]~1674_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[741]~1674_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~10_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[774]~1696_combout\);

-- Location: LCCOMB_X31_Y11_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[773]~1213\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[773]~1213_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~10_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~10_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[773]~1213_combout\);

-- Location: LCCOMB_X32_Y11_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~10_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~9\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[772]~1698_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[772]~1214_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~9\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[772]~1698_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[772]~1214_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~11\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[772]~1698_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[772]~1214_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[772]~1698_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[772]~1214_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~9\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~10_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~11\);

-- Location: LCCOMB_X32_Y11_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~12_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~11\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[773]~1697_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[773]~1213_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~11\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[773]~1697_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[773]~1213_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~13\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[773]~1697_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[773]~1213_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[773]~1697_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[773]~1213_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~11\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~12_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~13\);

-- Location: LCCOMB_X32_Y11_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~14_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~13\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[774]~1212_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[774]~1696_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~13\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[774]~1212_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[774]~1696_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~15\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[774]~1212_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[774]~1696_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[774]~1212_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[774]~1696_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~13\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~14_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~15\);

-- Location: LCCOMB_X32_Y11_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~16_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~15\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[775]~1211_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[775]~1695_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~15\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[775]~1211_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[775]~1695_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~17\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[775]~1211_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[775]~1695_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[775]~1211_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[775]~1695_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~15\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~16_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~17\);

-- Location: LCCOMB_X32_Y11_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~20_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~19\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[777]~1209_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[777]~1693_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~19\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[777]~1209_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[777]~1693_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~21\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[777]~1209_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[777]~1693_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[777]~1209_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[777]~1693_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~19\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~20_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~21\);

-- Location: LCCOMB_X32_Y11_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~22_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~21\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[778]~1692_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[778]~1208_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~21\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[778]~1692_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[778]~1208_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~23\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[778]~1692_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[778]~1208_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[778]~1692_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[778]~1208_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~21\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~22_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~23\);

-- Location: LCCOMB_X32_Y11_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~24_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~23\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[779]~1207_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[779]~1691_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~23\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[779]~1207_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[779]~1691_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~25\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[779]~1207_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[779]~1691_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[779]~1207_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[779]~1691_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~23\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~24_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~25\);

-- Location: LCCOMB_X32_Y10_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~28_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~27\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[781]~1689_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[781]~1205_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~27\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[781]~1689_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[781]~1205_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~29\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[781]~1689_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[781]~1205_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[781]~1689_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[781]~1205_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~27\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~28_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~29\);

-- Location: LCCOMB_X32_Y10_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~30_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~29\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[782]~1688_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[782]~1204_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~29\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[782]~1688_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[782]~1204_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~31\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[782]~1688_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[782]~1204_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[782]~1688_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[782]~1204_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~29\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~30_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~31\);

-- Location: LCCOMB_X32_Y10_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~32_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~31\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[783]~1687_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[783]~1203_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~31\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[783]~1687_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[783]~1203_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~33\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[783]~1687_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[783]~1203_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[783]~1687_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[783]~1203_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~31\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~32_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~33\);

-- Location: LCCOMB_X32_Y10_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~34_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~33\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[784]~1686_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[784]~1202_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~33\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[784]~1686_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[784]~1202_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~35\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[784]~1686_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[784]~1202_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[784]~1686_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[784]~1202_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~33\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~34_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~35\);

-- Location: LCCOMB_X33_Y13_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[817]~1229\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[817]~1229_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~34_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~34_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[817]~1229_combout\);

-- Location: LCCOMB_X32_Y12_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[816]~1230\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[816]~1230_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~32_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~32_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[816]~1230_combout\);

-- Location: LCCOMB_X33_Y13_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[814]~1232\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[814]~1232_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~28_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~28_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[814]~1232_combout\);

-- Location: LCCOMB_X32_Y14_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[812]~1234\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[812]~1234_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~24_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~24_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[812]~1234_combout\);

-- Location: LCCOMB_X23_Y14_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[809]~1717\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[809]~1717_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[776]~1694_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~16_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[776]~1694_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~16_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[809]~1717_combout\);

-- Location: LCCOMB_X33_Y11_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[807]~1239\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[807]~1239_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~14_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[807]~1239_combout\);

-- Location: LCCOMB_X28_Y14_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[773]~1697\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[773]~1697_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[740]~1675_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~8_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~8_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[740]~1675_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[773]~1697_combout\);

-- Location: LCCOMB_X28_Y14_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[806]~1720\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[806]~1720_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[773]~1697_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~10_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[773]~1697_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[806]~1720_combout\);

-- Location: LCCOMB_X32_Y14_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~12_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~11\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[805]~1721_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[805]~1241_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~11\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[805]~1721_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[805]~1241_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~13\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[805]~1721_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[805]~1241_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[805]~1721_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[805]~1241_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~11\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~12_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~13\);

-- Location: LCCOMB_X32_Y14_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~14_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~13\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[806]~1240_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[806]~1720_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~13\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[806]~1240_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[806]~1720_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~15\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[806]~1240_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[806]~1720_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[806]~1240_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[806]~1720_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~13\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~14_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~15\);

-- Location: LCCOMB_X32_Y14_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~18_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~17\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[808]~1238_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[808]~1718_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~17\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[808]~1238_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[808]~1718_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~19\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[808]~1238_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[808]~1718_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[808]~1238_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[808]~1718_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~17\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~18_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~19\);

-- Location: LCCOMB_X32_Y14_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~20_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~19\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[809]~1237_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[809]~1717_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~19\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[809]~1237_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[809]~1717_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~21\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[809]~1237_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[809]~1717_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[809]~1237_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[809]~1717_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~19\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~20_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~21\);

-- Location: LCCOMB_X32_Y14_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~22_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~21\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[810]~1716_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[810]~1236_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~21\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[810]~1716_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[810]~1236_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~23\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[810]~1716_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[810]~1236_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[810]~1716_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[810]~1236_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~21\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~22_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~23\);

-- Location: LCCOMB_X32_Y14_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~24_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~23\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[811]~1235_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[811]~1715_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~23\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[811]~1235_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[811]~1715_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~25\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[811]~1235_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[811]~1715_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[811]~1235_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[811]~1715_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~23\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~24_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~25\);

-- Location: LCCOMB_X32_Y14_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~26_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~25\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[812]~1714_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[812]~1234_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~25\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[812]~1714_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[812]~1234_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~27\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[812]~1714_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[812]~1234_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[812]~1714_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[812]~1234_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~25\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~26_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~27\);

-- Location: LCCOMB_X32_Y13_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~28_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~27\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[813]~1233_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[813]~1713_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~27\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[813]~1233_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[813]~1713_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~29\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[813]~1233_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[813]~1713_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[813]~1233_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[813]~1713_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~27\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~28_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~29\);

-- Location: LCCOMB_X32_Y13_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~30_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~29\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[814]~1712_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[814]~1232_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~29\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[814]~1712_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[814]~1232_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~31\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[814]~1712_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[814]~1232_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[814]~1712_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[814]~1232_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~29\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~30_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~31\);

-- Location: LCCOMB_X32_Y13_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~32_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~31\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[815]~1231_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[815]~1711_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~31\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[815]~1231_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[815]~1711_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~33\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[815]~1231_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[815]~1711_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[815]~1231_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[815]~1711_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~31\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~32_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~33\);

-- Location: LCCOMB_X32_Y13_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~38_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~37\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[818]~1708_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[818]~1228_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~37\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[818]~1708_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[818]~1228_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~39\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[818]~1708_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[818]~1228_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[818]~1708_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[818]~1228_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~37\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~38_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~39\);

-- Location: LCCOMB_X32_Y13_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~40_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~39\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[819]~1707_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[819]~1227_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~39\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[819]~1707_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[819]~1227_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~41\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[819]~1707_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[819]~1227_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[819]~1707_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[819]~1227_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~39\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~40_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~41\);

-- Location: LCCOMB_X32_Y13_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~42_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~41\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[820]~1706_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[820]~1226_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~41\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[820]~1706_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[820]~1226_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~43\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[820]~1706_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[820]~1226_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[820]~1706_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[820]~1226_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~41\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~42_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~43\);

-- Location: LCCOMB_X32_Y13_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~46_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~45\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[822]~1704_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[822]~1224_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~45\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[822]~1704_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[822]~1224_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~47\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[822]~1704_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[822]~1224_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[822]~1704_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[822]~1224_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~45\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~46_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~47\);

-- Location: LCCOMB_X32_Y13_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~48_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~47\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[823]~1703_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[823]~1223_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~47\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[823]~1703_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[823]~1223_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~49\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[823]~1703_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[823]~1223_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[823]~1703_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[823]~1223_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~47\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~48_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~49\);

-- Location: LCCOMB_X30_Y15_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[889]~1752\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[889]~1752_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[856]~1727_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[856]~1727_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~48_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[889]~1752_combout\);

-- Location: LCCOMB_X30_Y15_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[922]~1778\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[922]~1778_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[889]~1752_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~50_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~50_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[889]~1752_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[922]~1778_combout\);

-- Location: LCCOMB_X29_Y10_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[755]~1172\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[755]~1172_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~38_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[755]~1172_combout\);

-- Location: LCCOMB_X23_Y13_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[754]~1661\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[754]~1661_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[721]~1640_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~34_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~34_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[721]~1640_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[754]~1661_combout\);

-- Location: LCCOMB_X24_Y12_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[753]~1662\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[753]~1662_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[720]~1641_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~32_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[720]~1641_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[753]~1662_combout\);

-- Location: LCCOMB_X29_Y10_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[752]~1175\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[752]~1175_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~32_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~32_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[752]~1175_combout\);

-- Location: LCCOMB_X30_Y10_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~32_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~31\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[751]~1176_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[751]~1664_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~31\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[751]~1176_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[751]~1664_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~33\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[751]~1176_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[751]~1664_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[751]~1176_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[751]~1664_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~31\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~32_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~33\);

-- Location: LCCOMB_X30_Y10_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~40_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~39\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[755]~1660_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[755]~1172_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~39\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[755]~1660_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[755]~1172_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~41\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[755]~1660_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[755]~1172_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[755]~1660_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[755]~1172_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~39\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~40_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~41\);

-- Location: LCCOMB_X24_Y13_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[821]~1705\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[821]~1705_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[788]~1682_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~40_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[788]~1682_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~40_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[821]~1705_combout\);

-- Location: LCCOMB_X24_Y13_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[854]~1729\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[854]~1729_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[821]~1705_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[821]~1705_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~42_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[854]~1729_combout\);

-- Location: LCCOMB_X24_Y13_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[887]~1754\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[887]~1754_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[854]~1729_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~44_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~44_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[854]~1729_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[887]~1754_combout\);

-- Location: LCCOMB_X30_Y12_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[885]~1284\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[885]~1284_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~42_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~42_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[885]~1284_combout\);

-- Location: LCCOMB_X31_Y13_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[851]~1256\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[851]~1256_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~38_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~38_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[851]~1256_combout\);

-- Location: LCCOMB_X26_Y14_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[784]~1686\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[784]~1686_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[751]~1664_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[751]~1664_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~30_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[784]~1686_combout\);

-- Location: LCCOMB_X26_Y14_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[817]~1709\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[817]~1709_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[784]~1686_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[784]~1686_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~32_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[817]~1709_combout\);

-- Location: LCCOMB_X26_Y14_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[850]~1733\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[850]~1733_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[817]~1709_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~34_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~34_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[817]~1709_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[850]~1733_combout\);

-- Location: LCCOMB_X33_Y13_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[848]~1259\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[848]~1259_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~32_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[848]~1259_combout\);

-- Location: LCCOMB_X33_Y13_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[847]~1260\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[847]~1260_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~30_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[847]~1260_combout\);

-- Location: LCCOMB_X31_Y14_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[845]~1262\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[845]~1262_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~26_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~26_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[845]~1262_combout\);

-- Location: LCCOMB_X30_Y14_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[844]~1263\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[844]~1263_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~24_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[844]~1263_combout\);

-- Location: LCCOMB_X33_Y14_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[843]~1264\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[843]~1264_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~22_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~22_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[843]~1264_combout\);

-- Location: LCCOMB_X31_Y14_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[842]~1265\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[842]~1265_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~20_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[842]~1265_combout\);

-- Location: LCCOMB_X32_Y14_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[839]~1268\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[839]~1268_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~14_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~14_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[839]~1268_combout\);

-- Location: LCCOMB_X33_Y14_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[837]~1270\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[837]~1270_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~10_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[837]~1270_combout\);

-- Location: LCCOMB_X31_Y14_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[836]~1271\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[836]~1271_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~8_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~8_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[836]~1271_combout\);

-- Location: LCCOMB_X30_Y14_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~12_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~11\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[837]~1746_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[837]~1270_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~11\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[837]~1746_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[837]~1270_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~13\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[837]~1746_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[837]~1270_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[837]~1746_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[837]~1270_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~11\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~12_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~13\);

-- Location: LCCOMB_X30_Y14_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~14_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~13\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[838]~1745_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[838]~1269_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~13\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[838]~1745_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[838]~1269_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~15\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[838]~1745_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[838]~1269_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[838]~1745_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[838]~1269_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~13\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~14_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~15\);

-- Location: LCCOMB_X30_Y14_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~18_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~17\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[840]~1267_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[840]~1743_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~17\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[840]~1267_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[840]~1743_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~19\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[840]~1267_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[840]~1743_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[840]~1267_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[840]~1743_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~17\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~18_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~19\);

-- Location: LCCOMB_X30_Y14_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~20_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~19\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[841]~1742_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[841]~1266_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~19\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[841]~1742_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[841]~1266_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~21\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[841]~1742_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[841]~1266_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[841]~1742_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[841]~1266_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~19\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~20_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~21\);

-- Location: LCCOMB_X30_Y14_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~22_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~21\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[842]~1741_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[842]~1265_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~21\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[842]~1741_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[842]~1265_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~23\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[842]~1741_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[842]~1265_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[842]~1741_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[842]~1265_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~21\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~22_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~23\);

-- Location: LCCOMB_X30_Y14_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~24_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~23\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[843]~1740_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[843]~1264_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~23\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[843]~1740_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[843]~1264_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~25\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[843]~1740_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[843]~1264_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[843]~1740_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[843]~1264_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~23\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~24_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~25\);

-- Location: LCCOMB_X30_Y14_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~26_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~25\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[844]~1739_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[844]~1263_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~25\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[844]~1739_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[844]~1263_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~27\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[844]~1739_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[844]~1263_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[844]~1739_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[844]~1263_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~25\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~26_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~27\);

-- Location: LCCOMB_X30_Y13_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~28_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~27\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[845]~1738_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[845]~1262_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~27\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[845]~1738_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[845]~1262_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~29\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[845]~1738_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[845]~1262_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[845]~1738_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[845]~1262_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~27\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~28_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~29\);

-- Location: LCCOMB_X30_Y13_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~30_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~29\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[846]~1737_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[846]~1261_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~29\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[846]~1737_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[846]~1261_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~31\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[846]~1737_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[846]~1261_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[846]~1737_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[846]~1261_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~29\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~30_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~31\);

-- Location: LCCOMB_X30_Y13_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~32_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~31\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[847]~1736_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[847]~1260_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~31\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[847]~1736_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[847]~1260_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~33\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[847]~1736_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[847]~1260_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[847]~1736_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[847]~1260_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~31\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~32_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~33\);

-- Location: LCCOMB_X30_Y13_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~36_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~35\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[849]~1258_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[849]~1734_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~35\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[849]~1258_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[849]~1734_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~37\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[849]~1258_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[849]~1734_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[849]~1258_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[849]~1734_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~35\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~36_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~37\);

-- Location: LCCOMB_X30_Y13_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~38_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~37\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[850]~1257_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[850]~1733_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~37\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[850]~1257_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[850]~1733_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~39\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[850]~1257_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[850]~1733_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[850]~1257_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[850]~1733_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~37\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~38_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~39\);

-- Location: LCCOMB_X30_Y13_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~40_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~39\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[851]~1732_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[851]~1256_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~39\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[851]~1732_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[851]~1256_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~41\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[851]~1732_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[851]~1256_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[851]~1732_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[851]~1256_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~39\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~40_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~41\);

-- Location: LCCOMB_X30_Y12_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[884]~1285\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[884]~1285_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~40_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~40_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[884]~1285_combout\);

-- Location: LCCOMB_X30_Y12_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[883]~1286\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[883]~1286_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~38_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~38_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[883]~1286_combout\);

-- Location: LCCOMB_X30_Y15_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[880]~1289\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[880]~1289_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~32_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~32_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[880]~1289_combout\);

-- Location: LCCOMB_X30_Y12_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[879]~1290\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[879]~1290_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~30_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[879]~1290_combout\);

-- Location: LCCOMB_X29_Y15_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[878]~1763\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[878]~1763_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[845]~1738_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[845]~1738_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~26_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[878]~1763_combout\);

-- Location: LCCOMB_X29_Y14_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[876]~1293\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[876]~1293_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~24_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[876]~1293_combout\);

-- Location: LCCOMB_X23_Y14_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[875]~1766\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[875]~1766_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[842]~1741_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~20_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[842]~1741_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~20_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[875]~1766_combout\);

-- Location: LCCOMB_X28_Y14_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[839]~1744\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[839]~1744_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[806]~1720_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~12_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[806]~1720_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~12_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[839]~1744_combout\);

-- Location: LCCOMB_X28_Y14_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[872]~1769\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[872]~1769_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[839]~1744_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[839]~1744_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~14_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[872]~1769_combout\);

-- Location: LCCOMB_X30_Y12_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[870]~1299\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[870]~1299_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~12_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~12_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[870]~1299_combout\);

-- Location: LCCOMB_X29_Y14_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~16_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~15\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[871]~1770_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[871]~1298_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~15\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[871]~1770_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[871]~1298_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~17\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[871]~1770_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[871]~1298_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[871]~1770_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[871]~1298_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~15\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~16_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~17\);

-- Location: LCCOMB_X29_Y14_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~20_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~19\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[873]~1296_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[873]~1768_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~19\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[873]~1296_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[873]~1768_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~21\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[873]~1296_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[873]~1768_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[873]~1296_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[873]~1768_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~19\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~20_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~21\);

-- Location: LCCOMB_X29_Y14_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~22_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~21\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[874]~1767_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[874]~1295_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~21\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[874]~1767_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[874]~1295_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~23\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[874]~1767_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[874]~1295_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[874]~1767_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[874]~1295_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~21\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~22_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~23\);

-- Location: LCCOMB_X29_Y14_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~24_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~23\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[875]~1294_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[875]~1766_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~23\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[875]~1294_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[875]~1766_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~25\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[875]~1294_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[875]~1766_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[875]~1294_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[875]~1766_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~23\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~24_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~25\);

-- Location: LCCOMB_X29_Y14_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~26_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~25\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[876]~1765_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[876]~1293_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~25\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[876]~1765_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[876]~1293_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~27\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[876]~1765_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[876]~1293_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[876]~1765_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[876]~1293_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~25\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~26_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~27\);

-- Location: LCCOMB_X29_Y14_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~28_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~27\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[877]~1292_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[877]~1764_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~27\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[877]~1292_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[877]~1764_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~29\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[877]~1292_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[877]~1764_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[877]~1292_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[877]~1764_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~27\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~28_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~29\);

-- Location: LCCOMB_X29_Y13_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~30_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~29\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[878]~1291_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[878]~1763_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~29\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[878]~1291_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[878]~1763_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~31\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[878]~1291_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[878]~1763_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[878]~1291_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[878]~1763_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~29\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~30_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~31\);

-- Location: LCCOMB_X29_Y13_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~32_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~31\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[879]~1762_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[879]~1290_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~31\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[879]~1762_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[879]~1290_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~33\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[879]~1762_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[879]~1290_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[879]~1762_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[879]~1290_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~31\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~32_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~33\);

-- Location: LCCOMB_X29_Y13_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~34_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~33\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[880]~1761_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[880]~1289_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~33\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[880]~1761_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[880]~1289_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~35\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[880]~1761_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[880]~1289_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[880]~1761_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[880]~1289_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~33\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~34_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~35\);

-- Location: LCCOMB_X29_Y13_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~36_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~35\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[881]~1288_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[881]~1760_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~35\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[881]~1288_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[881]~1760_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~37\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[881]~1288_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[881]~1760_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[881]~1288_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[881]~1760_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~35\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~36_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~37\);

-- Location: LCCOMB_X29_Y13_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~38_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~37\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[882]~1759_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[882]~1287_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~37\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[882]~1759_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[882]~1287_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~39\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[882]~1759_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[882]~1287_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[882]~1759_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[882]~1287_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~37\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~38_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~39\);

-- Location: LCCOMB_X29_Y13_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~40_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~39\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[883]~1758_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[883]~1286_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~39\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[883]~1758_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[883]~1286_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~41\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[883]~1758_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[883]~1286_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[883]~1758_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[883]~1286_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~39\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~40_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~41\);

-- Location: LCCOMB_X29_Y13_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~44_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~43\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[885]~1756_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[885]~1284_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~43\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[885]~1756_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[885]~1284_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~45\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[885]~1756_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[885]~1284_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[885]~1756_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[885]~1284_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~43\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~44_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~45\);

-- Location: LCCOMB_X29_Y13_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~46_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~45\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[886]~1755_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[886]~1283_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~45\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[886]~1755_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[886]~1283_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~47\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[886]~1755_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[886]~1283_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[886]~1755_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[886]~1283_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~45\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~46_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~47\);

-- Location: LCCOMB_X29_Y13_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~48_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~47\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[887]~1282_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[887]~1754_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~47\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[887]~1282_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[887]~1754_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~49\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[887]~1282_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[887]~1754_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[887]~1282_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[887]~1754_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~47\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~48_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~49\);

-- Location: LCCOMB_X28_Y13_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[920]~1312\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[920]~1312_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[920]~1312_combout\);

-- Location: LCCOMB_X23_Y13_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[886]~1755\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[886]~1755_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[853]~1730_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[853]~1730_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~42_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[886]~1755_combout\);

-- Location: LCCOMB_X23_Y13_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[919]~1781\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[919]~1781_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[886]~1755_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~44_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~44_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[886]~1755_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[919]~1781_combout\);

-- Location: LCCOMB_X26_Y14_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[883]~1758\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[883]~1758_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[850]~1733_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~36_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~36_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[850]~1733_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[883]~1758_combout\);

-- Location: LCCOMB_X26_Y14_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[916]~1784\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[916]~1784_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[883]~1758_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~38_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~38_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[883]~1758_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[916]~1784_combout\);

-- Location: LCCOMB_X27_Y12_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[880]~1761\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[880]~1761_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[847]~1736_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~30_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[847]~1736_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~30_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[880]~1761_combout\);

-- Location: LCCOMB_X27_Y12_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[913]~1787\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[913]~1787_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[880]~1761_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[880]~1761_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~32_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[913]~1787_combout\);

-- Location: LCCOMB_X26_Y13_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[911]~1321\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[911]~1321_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~30_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~30_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[911]~1321_combout\);

-- Location: LCCOMB_X28_Y17_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[910]~1322\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[910]~1322_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~28_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~28_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[910]~1322_combout\);

-- Location: LCCOMB_X27_Y14_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[908]~1324\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[908]~1324_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~24_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[908]~1324_combout\);

-- Location: LCCOMB_X28_Y14_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[905]~1795\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[905]~1795_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[872]~1769_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~16_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~16_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[872]~1769_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[905]~1795_combout\);

-- Location: LCCOMB_X27_Y14_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~18_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~17\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[904]~1796_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[904]~1328_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~17\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[904]~1796_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[904]~1328_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~19\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[904]~1796_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[904]~1328_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[904]~1796_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[904]~1328_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~17\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~18_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~19\);

-- Location: LCCOMB_X27_Y14_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~20_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~19\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[905]~1327_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[905]~1795_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~19\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[905]~1327_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[905]~1795_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~21\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[905]~1327_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[905]~1795_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[905]~1327_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[905]~1795_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~19\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~20_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~21\);

-- Location: LCCOMB_X27_Y14_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~22_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~21\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[906]~1794_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[906]~1326_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~21\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[906]~1794_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[906]~1326_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~23\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[906]~1794_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[906]~1326_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[906]~1794_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[906]~1326_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~21\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~22_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~23\);

-- Location: LCCOMB_X27_Y14_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~24_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~23\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[907]~1793_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[907]~1325_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~23\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[907]~1793_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[907]~1325_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~25\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[907]~1793_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[907]~1325_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[907]~1793_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[907]~1325_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~23\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~24_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~25\);

-- Location: LCCOMB_X27_Y14_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~26_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~25\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[908]~1792_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[908]~1324_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~25\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[908]~1792_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[908]~1324_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~27\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[908]~1792_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[908]~1324_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[908]~1792_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[908]~1324_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~25\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~26_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~27\);

-- Location: LCCOMB_X27_Y14_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~28_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~27\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[909]~1323_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[909]~1791_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~27\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[909]~1323_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[909]~1791_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~29\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[909]~1323_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[909]~1791_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[909]~1323_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[909]~1791_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~27\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~28_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~29\);

-- Location: LCCOMB_X27_Y13_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~34_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~33\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[912]~1320_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[912]~1788_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~33\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[912]~1320_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[912]~1788_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~35\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[912]~1320_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[912]~1788_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[912]~1320_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[912]~1788_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~33\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~34_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~35\);

-- Location: LCCOMB_X27_Y13_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~36_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~35\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[913]~1319_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[913]~1787_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~35\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[913]~1319_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[913]~1787_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~37\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[913]~1319_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[913]~1787_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[913]~1319_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[913]~1787_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~35\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~36_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~37\);

-- Location: LCCOMB_X27_Y13_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~38_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~37\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[914]~1786_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[914]~1318_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~37\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[914]~1786_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[914]~1318_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~39\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[914]~1786_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[914]~1318_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[914]~1786_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[914]~1318_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~37\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~38_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~39\);

-- Location: LCCOMB_X27_Y13_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~40_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~39\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[915]~1785_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[915]~1317_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~39\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[915]~1785_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[915]~1317_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~41\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[915]~1785_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[915]~1317_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[915]~1785_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[915]~1317_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~39\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~40_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~41\);

-- Location: LCCOMB_X27_Y13_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~42_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~41\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[916]~1316_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[916]~1784_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~41\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[916]~1316_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[916]~1784_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~43\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[916]~1316_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[916]~1784_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[916]~1316_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[916]~1784_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~41\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~42_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~43\);

-- Location: LCCOMB_X27_Y13_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~44_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~43\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[917]~1315_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[917]~1783_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~43\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[917]~1315_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[917]~1783_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~45\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[917]~1315_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[917]~1783_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[917]~1315_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[917]~1783_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~43\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~44_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~45\);

-- Location: LCCOMB_X27_Y13_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~46_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~45\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[918]~1314_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[918]~1782_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~45\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[918]~1314_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[918]~1782_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~47\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[918]~1314_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[918]~1782_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[918]~1314_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[918]~1782_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~45\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~46_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~47\);

-- Location: LCCOMB_X27_Y13_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~50_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~49\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[920]~1780_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[920]~1312_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~49\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[920]~1780_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[920]~1312_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~51\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[920]~1780_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[920]~1312_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[920]~1780_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[920]~1312_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~49\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~50_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~51\);

-- Location: LCCOMB_X27_Y13_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~52_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~51\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[921]~1779_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[921]~1311_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~51\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[921]~1779_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[921]~1311_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~53\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[921]~1779_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[921]~1311_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[921]~1779_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[921]~1311_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~51\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~52_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~53\);

-- Location: LCCOMB_X27_Y13_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~54_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~53\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[922]~1310_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[922]~1778_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~53\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[922]~1310_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[922]~1778_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~55\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[922]~1310_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[922]~1778_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[922]~1310_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[922]~1778_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~53\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~54_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~55\);

-- Location: LCCOMB_X26_Y13_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[955]~1341\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[955]~1341_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[955]~1341_combout\);

-- Location: LCCOMB_X31_Y15_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[954]~1342\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[954]~1342_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~52_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~52_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[954]~1342_combout\);

-- Location: LCCOMB_X24_Y13_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[920]~1780\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[920]~1780_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[887]~1754_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~46_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~46_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[887]~1754_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[920]~1780_combout\);

-- Location: LCCOMB_X24_Y13_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[953]~1807\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[953]~1807_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[920]~1780_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[920]~1780_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~48_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[953]~1807_combout\);

-- Location: LCCOMB_X24_Y12_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[951]~1809\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[951]~1809_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[918]~1782_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[918]~1782_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[951]~1809_combout\);

-- Location: LCCOMB_X28_Y15_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[950]~1346\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[950]~1346_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[950]~1346_combout\);

-- Location: LCCOMB_X26_Y14_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[949]~1811\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[949]~1811_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[916]~1784_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~40_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[916]~1784_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~40_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[949]~1811_combout\);

-- Location: LCCOMB_X27_Y12_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[946]~1350\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[946]~1350_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~36_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[946]~1350_combout\);

-- Location: LCCOMB_X26_Y11_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[945]~1815\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[945]~1815_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[912]~1788_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~32_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[912]~1788_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~32_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[945]~1815_combout\);

-- Location: LCCOMB_X29_Y15_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[911]~1789\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[911]~1789_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[878]~1763_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~28_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[878]~1763_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[911]~1789_combout\);

-- Location: LCCOMB_X29_Y15_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[944]~1816\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[944]~1816_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[911]~1789_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~30_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~30_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[911]~1789_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[944]~1816_combout\);

-- Location: LCCOMB_X23_Y14_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[908]~1792\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[908]~1792_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[875]~1766_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~22_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[875]~1766_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[908]~1792_combout\);

-- Location: LCCOMB_X23_Y14_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[941]~1819\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[941]~1819_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[908]~1792_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[908]~1792_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~24_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[941]~1819_combout\);

-- Location: LCCOMB_X26_Y16_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[841]~1742\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[841]~1742_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[808]~1718_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[808]~1718_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~16_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[841]~1742_combout\);

-- Location: LCCOMB_X26_Y16_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[874]~1767\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[874]~1767_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[841]~1742_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~18_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~18_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[841]~1742_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[874]~1767_combout\);

-- Location: LCCOMB_X26_Y16_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[907]~1793\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[907]~1793_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[874]~1767_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~20_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~20_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[874]~1767_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[907]~1793_combout\);

-- Location: LCCOMB_X26_Y16_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[940]~1820\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[940]~1820_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[907]~1793_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~22_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[907]~1793_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[940]~1820_combout\);

-- Location: LCCOMB_X28_Y16_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[906]~1794\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[906]~1794_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[873]~1768_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~18_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[873]~1768_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~18_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[906]~1794_combout\);

-- Location: LCCOMB_X28_Y16_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[939]~1821\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[939]~1821_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[906]~1794_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~20_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[906]~1794_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[939]~1821_combout\);

-- Location: LCCOMB_X28_Y14_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[938]~1822\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[938]~1822_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[905]~1795_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~18_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~18_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[905]~1795_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[938]~1822_combout\);

-- Location: LCCOMB_X27_Y16_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~20_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~19\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[937]~1823_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[937]~1359_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~19\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[937]~1823_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[937]~1359_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~21\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[937]~1823_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[937]~1359_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[937]~1823_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[937]~1359_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~19\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~20_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~21\);

-- Location: LCCOMB_X27_Y16_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~22_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~21\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[938]~1358_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[938]~1822_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~21\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[938]~1358_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[938]~1822_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~23\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[938]~1358_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[938]~1822_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[938]~1358_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[938]~1822_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~21\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~22_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~23\);

-- Location: LCCOMB_X27_Y16_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~24_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~23\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[939]~1357_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[939]~1821_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~23\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[939]~1357_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[939]~1821_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~25\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[939]~1357_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[939]~1821_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[939]~1357_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[939]~1821_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~23\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~24_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~25\);

-- Location: LCCOMB_X27_Y16_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~30_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~29\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[942]~1818_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[942]~1354_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~29\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[942]~1818_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[942]~1354_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~31\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[942]~1818_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[942]~1354_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[942]~1818_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[942]~1354_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~29\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~30_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~31\);

-- Location: LCCOMB_X27_Y15_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~32_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~31\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[943]~1353_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[943]~1817_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~31\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[943]~1353_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[943]~1817_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~33\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[943]~1353_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[943]~1817_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[943]~1353_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[943]~1817_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~31\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~32_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~33\);

-- Location: LCCOMB_X27_Y15_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~34_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~33\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[944]~1352_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[944]~1816_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~33\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[944]~1352_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[944]~1816_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~35\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[944]~1352_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[944]~1816_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[944]~1352_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[944]~1816_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~33\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~34_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~35\);

-- Location: LCCOMB_X27_Y15_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~40_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~39\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[947]~1813_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[947]~1349_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~39\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[947]~1813_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[947]~1349_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~41\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[947]~1813_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[947]~1349_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[947]~1813_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[947]~1349_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~39\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~40_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~41\);

-- Location: LCCOMB_X27_Y15_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~42_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~41\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[948]~1812_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[948]~1348_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~41\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[948]~1812_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[948]~1348_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~43\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[948]~1812_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[948]~1348_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[948]~1812_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[948]~1348_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~41\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~42_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~43\);

-- Location: LCCOMB_X27_Y15_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~46_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~45\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[950]~1810_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[950]~1346_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~45\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[950]~1810_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[950]~1346_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~47\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[950]~1810_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[950]~1346_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[950]~1810_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[950]~1346_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~45\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~46_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~47\);

-- Location: LCCOMB_X27_Y15_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~50_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~49\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[952]~1344_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[952]~1808_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~49\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[952]~1344_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[952]~1808_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~51\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[952]~1344_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[952]~1808_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[952]~1344_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[952]~1808_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~49\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~50_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~51\);

-- Location: LCCOMB_X27_Y15_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~56_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~55\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[955]~1805_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[955]~1341_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~55\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[955]~1805_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[955]~1341_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~57\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[955]~1805_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[955]~1341_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[955]~1805_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[955]~1341_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~55\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~56_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~57\);

-- Location: LCCOMB_X27_Y15_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~58_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~57\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[956]~1340_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[956]~1804_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~57\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[956]~1340_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[956]~1804_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~59\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[956]~1340_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[956]~1804_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[956]~1340_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[956]~1804_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~57\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~58_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~59\);

-- Location: LCCOMB_X27_Y15_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~60_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~59\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[957]~1803_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[957]~1339_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~59\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[957]~1803_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[957]~1339_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~61\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[957]~1803_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[957]~1339_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[957]~1803_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[957]~1339_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~59\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~60_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~61\);

-- Location: LCCOMB_X24_Y15_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[990]~1375\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[990]~1375_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[990]~1375_combout\);

-- Location: LCCOMB_X31_Y13_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[856]~1251\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[856]~1251_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~48_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~48_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[856]~1251_combout\);

-- Location: LCCOMB_X31_Y13_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[855]~1728\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[855]~1728_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[822]~1704_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[822]~1704_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~44_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[855]~1728_combout\);

-- Location: LCCOMB_X31_Y13_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[853]~1254\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[853]~1254_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~42_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~42_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[853]~1254_combout\);

-- Location: LCCOMB_X30_Y13_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~42_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~41\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[852]~1731_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[852]~1255_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~41\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[852]~1731_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[852]~1255_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~43\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[852]~1731_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[852]~1255_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[852]~1731_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[852]~1255_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~41\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~42_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~43\);

-- Location: LCCOMB_X30_Y13_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~50_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~49\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[856]~1727_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[856]~1251_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~49\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[856]~1727_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[856]~1251_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~51\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[856]~1727_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[856]~1251_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[856]~1727_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[856]~1251_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~49\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~50_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~51\);

-- Location: LCCOMB_X30_Y13_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~52_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~51\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[857]~1726_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[857]~1250_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~51\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[857]~1726_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[857]~1250_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~53\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[857]~1726_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[857]~1250_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[857]~1726_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[857]~1250_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~51\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~52_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~53\);

-- Location: LCCOMB_X32_Y13_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~50_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~49\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[824]~1702_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[824]~1222_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~49\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[824]~1702_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[824]~1222_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~51\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[824]~1702_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[824]~1222_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[824]~1702_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[824]~1222_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~49\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~50_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~51\);

-- Location: LCCOMB_X17_Y12_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[261]~901\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[261]~901_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~10_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~10_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[261]~901_combout\);

-- Location: LCCOMB_X17_Y13_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~10_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~9\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[260]~902_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[260]~1450_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~9\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[260]~902_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[260]~1450_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~11\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[260]~902_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[260]~1450_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[260]~902_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[260]~1450_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~9\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~10_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~11\);

-- Location: LCCOMB_X17_Y13_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~12_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~11\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[261]~1449_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[261]~901_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~11\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[261]~1449_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[261]~901_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~13\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[261]~1449_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[261]~901_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[261]~1449_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[261]~901_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~11\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~12_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~13\);

-- Location: LCCOMB_X16_Y12_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[327]~1464\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[327]~1464_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[294]~1456_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~12_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[294]~1456_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[327]~1464_combout\);

-- Location: LCCOMB_X15_Y13_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~14_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~13\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[326]~925_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[326]~1465_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~13\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[326]~925_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[326]~1465_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~15\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[326]~925_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[326]~1465_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[326]~925_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[326]~1465_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~13\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~14_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~15\);

-- Location: LCCOMB_X15_Y13_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~16_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~15\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[327]~924_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[327]~1464_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~15\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[327]~924_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[327]~1464_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~17\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[327]~924_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[327]~1464_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[327]~924_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[327]~1464_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~15\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~16_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~17\);

-- Location: LCCOMB_X15_Y13_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~18_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~17\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[328]~1463_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[328]~923_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~17\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[328]~1463_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[328]~923_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~19\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[328]~1463_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[328]~923_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[328]~1463_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[328]~923_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~17\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~18_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~19\);

-- Location: LCCOMB_X14_Y12_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[361]~936\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[361]~936_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~18_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[361]~936_combout\);

-- Location: LCCOMB_X16_Y12_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[360]~937\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[360]~937_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~16_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~16_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[360]~937_combout\);

-- Location: LCCOMB_X15_Y12_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~12_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~11\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[357]~940_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[357]~1476_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~11\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[357]~940_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[357]~1476_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~13\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[357]~940_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[357]~1476_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[357]~940_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[357]~1476_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~11\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~12_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~13\);

-- Location: LCCOMB_X15_Y12_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~16_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~15\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[359]~1474_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[359]~938_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~15\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[359]~1474_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[359]~938_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~17\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[359]~1474_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[359]~938_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[359]~1474_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[359]~938_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~15\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~16_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~17\);

-- Location: LCCOMB_X15_Y12_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~18_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~17\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[360]~1473_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[360]~937_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~17\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[360]~1473_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[360]~937_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~19\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[360]~1473_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[360]~937_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[360]~1473_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[360]~937_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~17\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~18_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~19\);

-- Location: LCCOMB_X15_Y12_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~20_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~19\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[361]~1472_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[361]~936_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~19\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[361]~1472_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[361]~936_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~21\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[361]~1472_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[361]~936_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[361]~1472_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[361]~936_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~19\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~20_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~21\);

-- Location: LCCOMB_X17_Y9_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[394]~950\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[394]~950_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~20_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[394]~950_combout\);

-- Location: LCCOMB_X16_Y12_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[393]~951\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[393]~951_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~18_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~18_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[393]~951_combout\);

-- Location: LCCOMB_X16_Y12_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[392]~952\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[392]~952_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~16_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~16_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[392]~952_combout\);

-- Location: LCCOMB_X16_Y9_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~18_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~17\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[392]~1484_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[392]~952_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~17\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[392]~1484_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[392]~952_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~19\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[392]~1484_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[392]~952_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[392]~1484_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[392]~952_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~17\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~18_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~19\);

-- Location: LCCOMB_X16_Y9_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~20_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~19\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[393]~1483_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[393]~951_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~19\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[393]~1483_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[393]~951_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~21\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[393]~1483_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[393]~951_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[393]~1483_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[393]~951_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~19\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~20_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~21\);

-- Location: LCCOMB_X16_Y9_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~22_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~21\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[394]~1482_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[394]~950_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~21\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[394]~1482_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[394]~950_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~23\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[394]~1482_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[394]~950_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[394]~1482_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[394]~950_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~21\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~22_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~23\);

-- Location: LCCOMB_X16_Y9_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~24_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~23\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[395]~949_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[395]~1481_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~23\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[395]~949_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[395]~1481_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~25\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[395]~949_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[395]~1481_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[395]~949_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[395]~1481_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~23\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~24_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~25\);

-- Location: LCCOMB_X17_Y9_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[428]~964\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[428]~964_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~24_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~24_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[428]~964_combout\);

-- Location: LCCOMB_X19_Y13_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~10_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~9\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[228]~1443_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[228]~891_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~9\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[228]~1443_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[228]~891_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~11\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[228]~1443_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[228]~891_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[228]~1443_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[228]~891_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~9\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~10_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~11\);

-- Location: LCCOMB_X19_Y13_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~12_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~11\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[229]~890_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[229]~1442_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~11\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[229]~890_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[229]~1442_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~13\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[229]~890_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[229]~1442_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[229]~890_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[229]~1442_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~11\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~12_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~13\);

-- Location: LCCOMB_X14_Y13_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[262]~1448\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[262]~1448_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[229]~1442_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~10_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~10_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[229]~1442_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[262]~1448_combout\);

-- Location: LCCOMB_X14_Y13_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[295]~1455\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[295]~1455_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[262]~1448_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~12_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[262]~1448_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[295]~1455_combout\);

-- Location: LCCOMB_X14_Y13_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[328]~1463\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[328]~1463_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[295]~1455_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~14_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~14_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[295]~1455_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[328]~1463_combout\);

-- Location: LCCOMB_X14_Y13_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[361]~1472\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[361]~1472_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[328]~1463_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~16_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~16_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[328]~1463_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[361]~1472_combout\);

-- Location: LCCOMB_X15_Y10_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[394]~1482\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[394]~1482_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[361]~1472_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~18_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~18_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[361]~1472_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[394]~1482_combout\);

-- Location: LCCOMB_X15_Y10_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[427]~1493\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[427]~1493_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[394]~1482_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~20_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~20_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[394]~1482_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[427]~1493_combout\);

-- Location: LCCOMB_X17_Y9_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[424]~968\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[424]~968_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~16_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~16_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[424]~968_combout\);

-- Location: LCCOMB_X16_Y10_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~20_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~19\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[425]~967_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[425]~1495_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~19\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[425]~967_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[425]~1495_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~21\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[425]~967_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[425]~1495_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[425]~967_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[425]~1495_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~19\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~20_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~21\);

-- Location: LCCOMB_X16_Y10_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~22_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~21\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[426]~966_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[426]~1494_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~21\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[426]~966_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[426]~1494_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~23\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[426]~966_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[426]~1494_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[426]~966_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[426]~1494_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~21\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~22_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~23\);

-- Location: LCCOMB_X16_Y10_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~24_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~23\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[427]~965_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[427]~1493_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~23\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[427]~965_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[427]~1493_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~25\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[427]~965_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[427]~1493_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[427]~965_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[427]~1493_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~23\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~24_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~25\);

-- Location: LCCOMB_X16_Y10_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~26_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~25\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[428]~1492_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[428]~964_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~25\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[428]~1492_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[428]~964_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~27\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[428]~1492_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[428]~964_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[428]~1492_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[428]~964_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~25\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~26_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~27\);

-- Location: LCCOMB_X17_Y10_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[461]~980\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[461]~980_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~26_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[461]~980_combout\);

-- Location: LCCOMB_X15_Y10_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[460]~981\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[460]~981_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~24_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[460]~981_combout\);

-- Location: LCCOMB_X17_Y10_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~24_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~23\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[459]~1506_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[459]~982_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~23\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[459]~1506_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[459]~982_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~25\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[459]~1506_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[459]~982_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[459]~1506_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[459]~982_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~23\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~24_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~25\);

-- Location: LCCOMB_X17_Y10_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~28_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~27\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[461]~1504_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[461]~980_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~27\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[461]~1504_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[461]~980_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~29\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[461]~1504_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[461]~980_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[461]~1504_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[461]~980_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~27\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~28_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~29\);

-- Location: LCCOMB_X15_Y12_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[362]~935\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[362]~935_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~20_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[362]~935_combout\);

-- Location: LCCOMB_X15_Y12_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~22_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~21\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[362]~1471_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[362]~935_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~21\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[362]~1471_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[362]~935_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~23\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[362]~1471_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[362]~935_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[362]~1471_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[362]~935_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~21\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~22_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~23\);

-- Location: LCCOMB_X15_Y9_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[428]~1492\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[428]~1492_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[395]~1481_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~22_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[395]~1481_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[428]~1492_combout\);

-- Location: LCCOMB_X17_Y10_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[461]~1504\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[461]~1504_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[428]~1492_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[428]~1492_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~24_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[461]~1504_combout\);

-- Location: LCCOMB_X19_Y10_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[494]~1517\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[494]~1517_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[461]~1504_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~26_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~26_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[461]~1504_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[494]~1517_combout\);

-- Location: LCCOMB_X19_Y10_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[527]~1531\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[527]~1531_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[494]~1517_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~28_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[494]~1517_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[527]~1531_combout\);

-- Location: LCCOMB_X19_Y10_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[560]~1546\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[560]~1546_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[527]~1531_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~30_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~30_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[527]~1531_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[560]~1546_combout\);

-- Location: LCCOMB_X20_Y10_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[593]~1562\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[593]~1562_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[560]~1546_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[560]~1546_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~32_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[593]~1562_combout\);

-- Location: LCCOMB_X23_Y10_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[626]~1579\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[626]~1579_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[593]~1562_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~34_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~34_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[593]~1562_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[626]~1579_combout\);

-- Location: LCCOMB_X22_Y10_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[659]~1597\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[659]~1597_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[626]~1579_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~36_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~36_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[626]~1579_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[659]~1597_combout\);

-- Location: LCCOMB_X16_Y12_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[459]~1506\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[459]~1506_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[426]~1494_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~20_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[426]~1494_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[459]~1506_combout\);

-- Location: LCCOMB_X16_Y12_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[492]~1519\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[492]~1519_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[459]~1506_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~22_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~22_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[459]~1506_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[492]~1519_combout\);

-- Location: LCCOMB_X23_Y12_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[525]~1533\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[525]~1533_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[492]~1519_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~24_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[492]~1519_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[525]~1533_combout\);

-- Location: LCCOMB_X23_Y12_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[558]~1548\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[558]~1548_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[525]~1533_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~26_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[525]~1533_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[558]~1548_combout\);

-- Location: LCCOMB_X20_Y10_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~22_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~21\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[522]~1020_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[522]~1536_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~21\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[522]~1020_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[522]~1536_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~23\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[522]~1020_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[522]~1536_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[522]~1020_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[522]~1536_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~21\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~22_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~23\);

-- Location: LCCOMB_X20_Y10_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~26_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~25\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[524]~1018_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[524]~1534_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~25\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[524]~1018_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[524]~1534_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~27\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[524]~1018_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[524]~1534_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[524]~1018_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[524]~1534_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~25\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~26_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~27\);

-- Location: LCCOMB_X20_Y10_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~28_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~27\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[525]~1533_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[525]~1017_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~27\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[525]~1533_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[525]~1017_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~29\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[525]~1533_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[525]~1017_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[525]~1533_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[525]~1017_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~27\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~28_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~29\);

-- Location: LCCOMB_X23_Y12_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[591]~1564\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[591]~1564_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[558]~1548_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[558]~1548_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~28_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[591]~1564_combout\);

-- Location: LCCOMB_X22_Y10_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~34_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~33\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[592]~1563_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[592]~1055_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~33\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[592]~1563_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[592]~1055_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~35\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[592]~1563_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[592]~1055_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[592]~1563_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[592]~1055_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~33\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~34_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~35\);

-- Location: LCCOMB_X22_Y10_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~36_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~35\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[593]~1562_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[593]~1054_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~35\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[593]~1562_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[593]~1054_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~37\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[593]~1562_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[593]~1054_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[593]~1562_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[593]~1054_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~35\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~36_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~37\);

-- Location: LCCOMB_X22_Y10_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[626]~1075\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[626]~1075_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~36_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[626]~1075_combout\);

-- Location: LCCOMB_X22_Y10_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[625]~1076\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[625]~1076_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~34_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~34_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[625]~1076_combout\);

-- Location: LCCOMB_X21_Y10_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~30_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~29\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[558]~1548_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[558]~1036_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~29\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[558]~1548_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[558]~1036_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~31\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[558]~1548_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[558]~1036_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[558]~1548_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[558]~1036_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~29\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~30_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~31\);

-- Location: LCCOMB_X23_Y12_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[624]~1581\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[624]~1581_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[591]~1564_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[591]~1564_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~30_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[624]~1581_combout\);

-- Location: LCCOMB_X23_Y9_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[622]~1079\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[622]~1079_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~28_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[622]~1079_combout\);

-- Location: LCCOMB_X23_Y10_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~36_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~35\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[625]~1580_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[625]~1076_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~35\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[625]~1580_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[625]~1076_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~37\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[625]~1580_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[625]~1076_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[625]~1580_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[625]~1076_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~35\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~36_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~37\);

-- Location: LCCOMB_X23_Y10_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~38_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~37\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[626]~1579_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[626]~1075_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~37\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[626]~1579_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[626]~1075_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~39\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[626]~1579_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[626]~1075_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[626]~1579_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[626]~1075_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~37\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~38_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~39\);

-- Location: LCCOMB_X22_Y10_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[692]~1616\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[692]~1616_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[659]~1597_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[659]~1597_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~38_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[692]~1616_combout\);

-- Location: LCCOMB_X27_Y10_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~38_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~37\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[690]~1122_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[690]~1618_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~37\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[690]~1122_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[690]~1618_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~39\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[690]~1122_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[690]~1618_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[690]~1122_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[690]~1618_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~37\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~38_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~39\);

-- Location: LCCOMB_X27_Y10_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~42_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~41\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[692]~1120_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[692]~1616_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~41\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[692]~1120_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[692]~1616_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~43\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[692]~1120_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[692]~1616_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[692]~1120_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[692]~1616_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~41\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~42_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~43\);

-- Location: LCCOMB_X27_Y10_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[725]~1144\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[725]~1144_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~42_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[725]~1144_combout\);

-- Location: LCCOMB_X26_Y10_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[723]~1146\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[723]~1146_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~38_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~38_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[723]~1146_combout\);

-- Location: LCCOMB_X28_Y10_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~44_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~43\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[725]~1636_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[725]~1144_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~43\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[725]~1636_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[725]~1144_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~45\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[725]~1636_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[725]~1144_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[725]~1636_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[725]~1144_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~43\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~44_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~45\);

-- Location: LCCOMB_X31_Y10_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[791]~1679\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[791]~1679_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[758]~1657_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[758]~1657_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[791]~1679_combout\);

-- Location: LCCOMB_X31_Y10_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[824]~1702\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[824]~1702_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[791]~1679_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~46_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[791]~1679_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[824]~1702_combout\);

-- Location: LCCOMB_X28_Y13_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[857]~1726\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[857]~1726_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[824]~1702_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[824]~1702_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[857]~1726_combout\);

-- Location: LCCOMB_X28_Y13_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[890]~1751\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[890]~1751_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[857]~1726_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~50_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[857]~1726_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[890]~1751_combout\);

-- Location: LCCOMB_X28_Y13_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[923]~1777\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[923]~1777_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[890]~1751_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~52_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[890]~1751_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[923]~1777_combout\);

-- Location: LCCOMB_X27_Y13_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~56_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~55\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[923]~1309_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[923]~1777_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~55\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[923]~1309_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[923]~1777_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~57\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[923]~1309_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[923]~1777_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[923]~1309_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[923]~1777_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~55\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~56_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~57\);

-- Location: LCCOMB_X28_Y13_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[989]~1832\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[989]~1832_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[956]~1804_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[956]~1804_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~56_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[989]~1832_combout\);

-- Location: LCCOMB_X24_Y15_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[988]~1377\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[988]~1377_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[988]~1377_combout\);

-- Location: LCCOMB_X24_Y13_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[986]~1835\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[986]~1835_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[953]~1807_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[953]~1807_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~50_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[986]~1835_combout\);

-- Location: LCCOMB_X23_Y13_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[985]~1380\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[985]~1380_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~50_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~50_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[985]~1380_combout\);

-- Location: LCCOMB_X28_Y15_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[983]~1382\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[983]~1382_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~46_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~46_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[983]~1382_combout\);

-- Location: LCCOMB_X26_Y14_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[982]~1839\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[982]~1839_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[949]~1811_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~42_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[949]~1811_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[982]~1839_combout\);

-- Location: LCCOMB_X27_Y12_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[946]~1814\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[946]~1814_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[913]~1787_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~34_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[913]~1787_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[946]~1814_combout\);

-- Location: LCCOMB_X27_Y12_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[979]~1842\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[979]~1842_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[946]~1814_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~36_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~36_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[946]~1814_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[979]~1842_combout\);

-- Location: LCCOMB_X29_Y15_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[977]~1388\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[977]~1388_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~34_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~34_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[977]~1388_combout\);

-- Location: LCCOMB_X23_Y14_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[974]~1847\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[974]~1847_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[941]~1819_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~26_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[941]~1819_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[974]~1847_combout\);

-- Location: LCCOMB_X28_Y14_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[971]~1850\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[971]~1850_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[938]~1822_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~20_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[938]~1822_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[971]~1850_combout\);

-- Location: LCCOMB_X29_Y12_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[937]~1823\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[937]~1823_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[904]~1796_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[904]~1796_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~16_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[937]~1823_combout\);

-- Location: LCCOMB_X29_Y12_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[970]~1851\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[970]~1851_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[937]~1823_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~18_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~18_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[937]~1823_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[970]~1851_combout\);

-- Location: LCCOMB_X24_Y16_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~22_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~21\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[970]~1395_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[970]~1851_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~21\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[970]~1395_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[970]~1851_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~23\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[970]~1395_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[970]~1851_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[970]~1395_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[970]~1851_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~21\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~22_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~23\);

-- Location: LCCOMB_X24_Y16_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~24_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~23\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[971]~1394_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[971]~1850_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~23\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[971]~1394_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[971]~1850_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~25\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[971]~1394_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[971]~1850_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[971]~1394_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[971]~1850_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~23\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~24_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~25\);

-- Location: LCCOMB_X24_Y16_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~28_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~27\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[973]~1392_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[973]~1848_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~27\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[973]~1392_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[973]~1848_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~29\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[973]~1392_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[973]~1848_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[973]~1392_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[973]~1848_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~27\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~28_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~29\);

-- Location: LCCOMB_X24_Y16_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~32_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~31\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[975]~1846_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[975]~1390_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~31\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[975]~1846_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[975]~1390_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~33\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[975]~1846_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[975]~1390_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[975]~1846_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[975]~1390_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~31\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~32_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~33\);

-- Location: LCCOMB_X24_Y16_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~34_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~33\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[976]~1845_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[976]~1389_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~33\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[976]~1845_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[976]~1389_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~35\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[976]~1845_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[976]~1389_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[976]~1845_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[976]~1389_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~33\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~34_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~35\);

-- Location: LCCOMB_X24_Y16_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~38_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~37\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[978]~1387_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[978]~1843_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~37\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[978]~1387_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[978]~1843_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~39\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[978]~1387_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[978]~1843_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[978]~1387_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[978]~1843_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~37\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~38_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~39\);

-- Location: LCCOMB_X24_Y16_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~42_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~41\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[980]~1841_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[980]~1385_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~41\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[980]~1841_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[980]~1385_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~43\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[980]~1841_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[980]~1385_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[980]~1841_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[980]~1385_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~41\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~42_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~43\);

-- Location: LCCOMB_X24_Y16_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~44_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~43\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[981]~1840_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[981]~1384_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~43\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[981]~1840_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[981]~1384_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~45\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[981]~1840_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[981]~1384_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[981]~1840_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[981]~1384_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~43\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~44_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~45\);

-- Location: LCCOMB_X24_Y15_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~48_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~47\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[983]~1838_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[983]~1382_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~47\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[983]~1838_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[983]~1382_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~49\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[983]~1838_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[983]~1382_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[983]~1838_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[983]~1382_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~47\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~48_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~49\);

-- Location: LCCOMB_X24_Y15_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~50_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~49\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[984]~1381_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[984]~1837_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~49\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[984]~1381_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[984]~1837_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~51\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[984]~1381_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[984]~1837_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[984]~1381_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[984]~1837_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~49\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~50_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~51\);

-- Location: LCCOMB_X24_Y15_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~52_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~51\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[985]~1836_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[985]~1380_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~51\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[985]~1836_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[985]~1380_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~53\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[985]~1836_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[985]~1380_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[985]~1836_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[985]~1380_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~51\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~52_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~53\);

-- Location: LCCOMB_X24_Y15_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~56_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~55\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[987]~1378_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[987]~1834_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~55\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[987]~1378_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[987]~1834_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~57\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[987]~1378_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[987]~1834_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[987]~1378_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[987]~1834_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~55\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~56_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~57\);

-- Location: LCCOMB_X24_Y15_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~63_cout\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[990]~1831_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[990]~1375_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~61\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[990]~1831_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[990]~1375_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~61\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~63_cout\);

-- Location: LCCOMB_X24_Y15_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ = \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~63_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~63_cout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\);

-- Location: LCCOMB_X23_Y17_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[992]~1406\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[992]~1406_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|error_bit_seed\(0)))) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~0_combout\,
	datac => \NoTMR_instance|error_bit_seed\(0),
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[992]~1406_combout\);

-- Location: FF_X23_Y17_N25
\NoTMR_instance|error_bit_seed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[992]~1406_combout\,
	ena => \NoTMR_instance|Equal25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|error_bit_seed\(0));

-- Location: LCCOMB_X24_Y17_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~2_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~1\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[960]~1374_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[960]~1373_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~1\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[960]~1374_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[960]~1373_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~3\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[960]~1374_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[960]~1373_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[960]~1374_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[960]~1373_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~1\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~2_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~3\);

-- Location: LCCOMB_X24_Y17_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~4_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~3\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[961]~1371_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[961]~1372_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~3\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[961]~1371_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[961]~1372_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~5\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[961]~1371_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[961]~1372_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[961]~1371_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[961]~1372_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~3\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~4_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~5\);

-- Location: LCCOMB_X24_Y17_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~6_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[962]~1403_combout\ & (((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~5\)))) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[962]~1403_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[962]~1859_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~5\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[962]~1859_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~5\) # (GND)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~7\ = CARRY(((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[962]~1403_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[962]~1859_combout\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[962]~1403_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[962]~1859_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~5\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~6_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~7\);

-- Location: LCCOMB_X26_Y17_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[996]~1407\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[996]~1407_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[963]~1402_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[963]~1858_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[963]~1402_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[963]~1858_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~8_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[996]~1407_combout\);

-- Location: FF_X26_Y17_N31
\NoTMR_instance|error_bit_seed[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[996]~1407_combout\,
	ena => \NoTMR_instance|Equal25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|error_bit_seed\(4));

-- Location: LCCOMB_X31_Y13_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[865]~1304\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[865]~1304_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & 
-- ((\NoTMR_instance|Add1~8_combout\))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~0_combout\,
	datab => \NoTMR_instance|Add1~8_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[865]~1304_combout\);

-- Location: LCCOMB_X31_Y13_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[898]~1802\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[898]~1802_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[865]~1304_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~2_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~2_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[865]~1304_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[898]~1802_combout\);

-- Location: LCCOMB_X31_Y13_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[931]~1829\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[931]~1829_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[898]~1802_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~4_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~4_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[898]~1802_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[931]~1829_combout\);

-- Location: LCCOMB_X24_Y17_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[964]~1401\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[964]~1401_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~8_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[964]~1401_combout\);

-- Location: LCCOMB_X24_Y17_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[997]~1433\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[997]~1433_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[964]~1857_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[964]~1401_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[964]~1857_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[964]~1401_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~10_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[997]~1433_combout\);

-- Location: FF_X24_Y17_N9
\NoTMR_instance|error_bit_seed[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[997]~1433_combout\,
	ena => \NoTMR_instance|Equal25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|error_bit_seed\(5));

-- Location: LCCOMB_X31_Y11_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[768]~1220\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[768]~1220_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~0_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~0_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[768]~1220_combout\);

-- Location: LCCOMB_X31_Y10_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[834]~1749\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[834]~1749_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[801]~1245_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[801]~1245_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~2_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[834]~1749_combout\);

-- Location: LCCOMB_X30_Y16_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[867]~1302\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[867]~1302_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~6_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[867]~1302_combout\);

-- Location: LCCOMB_X30_Y16_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[900]~1332\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[900]~1332_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~8_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[900]~1332_combout\);

-- Location: LCCOMB_X31_Y10_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[933]~1827\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[933]~1827_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[900]~1800_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[900]~1800_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~8_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[933]~1827_combout\);

-- Location: LCCOMB_X24_Y17_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[966]~1855\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[966]~1855_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[933]~1827_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~10_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[933]~1827_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[966]~1855_combout\);

-- Location: LCCOMB_X24_Y17_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[999]~1431\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[999]~1431_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[966]~1399_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[966]~1855_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[966]~1399_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[966]~1855_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~14_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[999]~1431_combout\);

-- Location: FF_X24_Y17_N13
\NoTMR_instance|error_bit_seed[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[999]~1431_combout\,
	ena => \NoTMR_instance|Equal25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|error_bit_seed\(7));

-- Location: LCCOMB_X31_Y16_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[737]~1190\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[737]~1190_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & 
-- ((\NoTMR_instance|Add1~16_combout\))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~0_combout\,
	datab => \NoTMR_instance|Add1~16_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[737]~1190_combout\);

-- Location: LCCOMB_X31_Y16_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[770]~1700\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[770]~1700_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[737]~1190_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~2_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[737]~1190_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[770]~1700_combout\);

-- Location: LCCOMB_X31_Y16_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[803]~1723\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[803]~1723_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[770]~1700_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~4_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~4_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[770]~1700_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[803]~1723_combout\);

-- Location: LCCOMB_X31_Y16_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[869]~1772\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[869]~1772_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[836]~1747_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[836]~1747_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~8_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[869]~1772_combout\);

-- Location: LCCOMB_X31_Y16_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[902]~1798\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[902]~1798_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[869]~1772_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~10_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~10_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[869]~1772_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[902]~1798_combout\);

-- Location: LCCOMB_X31_Y16_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[935]~1361\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[935]~1361_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~14_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~14_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[935]~1361_combout\);

-- Location: LCCOMB_X31_Y16_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[968]~1397\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[968]~1397_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~16_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~16_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[968]~1397_combout\);

-- Location: LCCOMB_X31_Y16_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1001]~1429\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1001]~1429_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[968]~1853_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[968]~1397_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[968]~1853_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[968]~1397_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~18_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1001]~1429_combout\);

-- Location: FF_X31_Y16_N25
\NoTMR_instance|error_bit_seed[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1001]~1429_combout\,
	ena => \NoTMR_instance|Equal25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|error_bit_seed\(9));

-- Location: LCCOMB_X26_Y10_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[672]~1141\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[672]~1141_combout\ = (\NoTMR_instance|Add1~18_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Add1~18_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[672]~1141_combout\);

-- Location: LCCOMB_X29_Y16_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[738]~1677\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[738]~1677_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[705]~1164_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~2_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[705]~1164_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~2_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[738]~1677_combout\);

-- Location: LCCOMB_X29_Y16_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[771]~1699\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[771]~1699_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[738]~1677_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~4_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~4_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[738]~1677_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[771]~1699_combout\);

-- Location: LCCOMB_X32_Y11_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[805]~1241\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[805]~1241_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~10_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[805]~1241_combout\);

-- Location: LCCOMB_X33_Y14_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[838]~1269\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[838]~1269_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~12_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[838]~1269_combout\);

-- Location: LCCOMB_X31_Y14_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[871]~1298\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[871]~1298_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~14_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~14_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[871]~1298_combout\);

-- Location: LCCOMB_X26_Y12_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[904]~1328\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[904]~1328_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~16_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~16_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[904]~1328_combout\);

-- Location: LCCOMB_X26_Y17_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[937]~1359\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[937]~1359_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~18_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[937]~1359_combout\);

-- Location: LCCOMB_X29_Y12_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[970]~1395\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[970]~1395_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~20_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~20_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[970]~1395_combout\);

-- Location: LCCOMB_X29_Y12_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1003]~1427\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1003]~1427_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[970]~1851_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[970]~1395_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[970]~1851_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[970]~1395_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~22_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1003]~1427_combout\);

-- Location: FF_X29_Y12_N21
\NoTMR_instance|error_bit_seed[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1003]~1427_combout\,
	ena => \NoTMR_instance|Equal25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|error_bit_seed\(11));

-- Location: LCCOMB_X28_Y16_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[642]~1614\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[642]~1614_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[609]~1092_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~2_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[609]~1092_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[642]~1614_combout\);

-- Location: LCCOMB_X28_Y16_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[675]~1633\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[675]~1633_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[642]~1614_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~4_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~4_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[642]~1614_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[675]~1633_combout\);

-- Location: LCCOMB_X28_Y16_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[741]~1674\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[741]~1674_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[708]~1653_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~8_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[708]~1653_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[741]~1674_combout\);

-- Location: LCCOMB_X28_Y16_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[807]~1719\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[807]~1719_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[774]~1696_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[774]~1696_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~12_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[807]~1719_combout\);

-- Location: LCCOMB_X28_Y16_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[840]~1743\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[840]~1743_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[807]~1719_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~14_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~14_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[807]~1719_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[840]~1743_combout\);

-- Location: LCCOMB_X28_Y16_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[873]~1768\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[873]~1768_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[840]~1743_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~16_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~16_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[840]~1743_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[873]~1768_combout\);

-- Location: LCCOMB_X28_Y17_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[906]~1326\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[906]~1326_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~20_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~20_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[906]~1326_combout\);

-- Location: LCCOMB_X28_Y16_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[972]~1849\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[972]~1849_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[939]~1821_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~22_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[939]~1821_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[972]~1849_combout\);

-- Location: LCCOMB_X28_Y16_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[972]~1393\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[972]~1393_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~24_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[972]~1393_combout\);

-- Location: LCCOMB_X28_Y16_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1005]~1425\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1005]~1425_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[972]~1849_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[972]~1393_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~26_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[972]~1849_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[972]~1393_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1005]~1425_combout\);

-- Location: FF_X28_Y16_N21
\NoTMR_instance|error_bit_seed[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1005]~1425_combout\,
	ena => \NoTMR_instance|Equal25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|error_bit_seed\(13));

-- Location: LCCOMB_X33_Y11_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[544]~1052\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[544]~1052_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~0_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~0_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[544]~1052_combout\);

-- Location: LCCOMB_X26_Y16_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[577]~1070\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[577]~1070_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & 
-- ((\NoTMR_instance|Add1~26_combout\))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~0_combout\,
	datab => \NoTMR_instance|Add1~26_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[577]~1070_combout\);

-- Location: LCCOMB_X26_Y16_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[610]~1595\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[610]~1595_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[577]~1070_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~2_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[577]~1070_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[610]~1595_combout\);

-- Location: LCCOMB_X24_Y8_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[643]~1113\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[643]~1113_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~6_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~6_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[643]~1113_combout\);

-- Location: LCCOMB_X27_Y9_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[676]~1136\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[676]~1136_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~8_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~8_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[676]~1136_combout\);

-- Location: LCCOMB_X28_Y11_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[709]~1160\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[709]~1160_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~10_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~10_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[709]~1160_combout\);

-- Location: LCCOMB_X29_Y11_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[742]~1185\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[742]~1185_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~12_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~12_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[742]~1185_combout\);

-- Location: LCCOMB_X26_Y16_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[808]~1718\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[808]~1718_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[775]~1695_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~14_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[775]~1695_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[808]~1718_combout\);

-- Location: LCCOMB_X33_Y14_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[841]~1266\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[841]~1266_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~18_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[841]~1266_combout\);

-- Location: LCCOMB_X30_Y16_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[874]~1295\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[874]~1295_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~20_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~20_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[874]~1295_combout\);

-- Location: LCCOMB_X28_Y14_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[907]~1325\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[907]~1325_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~22_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[907]~1325_combout\);

-- Location: LCCOMB_X26_Y16_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[973]~1848\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[973]~1848_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[940]~1820_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~24_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[940]~1820_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[973]~1848_combout\);

-- Location: LCCOMB_X26_Y16_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1006]~1424\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1006]~1424_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[973]~1392_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[973]~1848_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[973]~1392_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[973]~1848_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~28_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1006]~1424_combout\);

-- Location: FF_X26_Y16_N17
\NoTMR_instance|error_bit_seed[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1006]~1424_combout\,
	ena => \NoTMR_instance|Equal25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|error_bit_seed\(14));

-- Location: LCCOMB_X23_Y12_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[513]~1029\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[513]~1029_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\ & 
-- (\NoTMR_instance|Add1~30_combout\)) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Add1~30_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~0_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[513]~1029_combout\);

-- Location: LCCOMB_X23_Y12_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[546]~1560\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[546]~1560_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[513]~1029_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[513]~1029_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~2_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[546]~1560_combout\);

-- Location: LCCOMB_X22_Y14_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[612]~1593\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[612]~1593_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[579]~1576_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[579]~1576_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~6_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[612]~1593_combout\);

-- Location: LCCOMB_X24_Y14_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[645]~1611\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[645]~1611_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[612]~1593_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~8_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~8_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[612]~1593_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[645]~1611_combout\);

-- Location: LCCOMB_X24_Y14_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[678]~1630\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[678]~1630_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[645]~1611_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~10_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~10_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[645]~1611_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[678]~1630_combout\);

-- Location: LCCOMB_X24_Y14_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[711]~1650\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[711]~1650_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[678]~1630_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~12_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~12_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[678]~1630_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[711]~1650_combout\);

-- Location: LCCOMB_X24_Y14_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[777]~1693\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[777]~1693_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[744]~1671_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[744]~1671_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~16_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[777]~1693_combout\);

-- Location: LCCOMB_X32_Y11_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[810]~1236\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[810]~1236_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~20_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~20_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[810]~1236_combout\);

-- Location: LCCOMB_X24_Y14_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[810]~1716\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[810]~1716_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[777]~1693_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~18_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[777]~1693_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[810]~1716_combout\);

-- Location: LCCOMB_X24_Y14_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[843]~1740\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[843]~1740_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[810]~1716_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~20_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~20_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[810]~1716_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[843]~1740_combout\);

-- Location: LCCOMB_X24_Y14_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[876]~1765\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[876]~1765_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[843]~1740_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~22_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[843]~1740_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[876]~1765_combout\);

-- Location: LCCOMB_X24_Y14_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[909]~1791\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[909]~1791_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[876]~1765_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~24_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~24_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[876]~1765_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[909]~1791_combout\);

-- Location: LCCOMB_X28_Y14_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[942]~1354\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[942]~1354_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~28_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~28_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[942]~1354_combout\);

-- Location: LCCOMB_X24_Y14_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[975]~1390\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[975]~1390_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~30_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~30_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[975]~1390_combout\);

-- Location: LCCOMB_X24_Y14_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[942]~1818\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[942]~1818_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[909]~1791_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~26_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[909]~1791_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[942]~1818_combout\);

-- Location: LCCOMB_X24_Y14_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[975]~1846\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[975]~1846_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[942]~1818_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~28_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[942]~1818_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[975]~1846_combout\);

-- Location: LCCOMB_X24_Y14_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1008]~1422\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1008]~1422_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[975]~1390_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[975]~1846_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[975]~1390_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~32_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[975]~1846_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1008]~1422_combout\);

-- Location: FF_X24_Y14_N9
\NoTMR_instance|error_bit_seed[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1008]~1422_combout\,
	ena => \NoTMR_instance|Equal25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|error_bit_seed\(16));

-- Location: LCCOMB_X20_Y12_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[481]~1010\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[481]~1010_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\ & 
-- (\NoTMR_instance|Add1~32_combout\)) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Add1~32_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~0_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[481]~1010_combout\);

-- Location: LCCOMB_X20_Y12_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[514]~1544\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[514]~1544_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[481]~1010_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[481]~1010_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~2_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[514]~1544_combout\);

-- Location: LCCOMB_X20_Y12_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[547]~1559\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[547]~1559_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[514]~1544_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~4_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~4_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[514]~1544_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[547]~1559_combout\);

-- Location: LCCOMB_X26_Y15_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[580]~1575\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[580]~1575_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[547]~1559_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~6_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~6_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[547]~1559_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[580]~1575_combout\);

-- Location: LCCOMB_X26_Y15_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[613]~1592\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[613]~1592_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[580]~1575_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[580]~1575_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~8_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[613]~1592_combout\);

-- Location: LCCOMB_X26_Y15_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[646]~1610\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[646]~1610_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[613]~1592_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~10_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[613]~1592_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~10_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[646]~1610_combout\);

-- Location: LCCOMB_X26_Y15_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[679]~1629\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[679]~1629_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[646]~1610_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~12_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[646]~1610_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[679]~1629_combout\);

-- Location: LCCOMB_X26_Y15_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[712]~1649\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[712]~1649_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[679]~1629_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~14_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~14_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[679]~1629_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[712]~1649_combout\);

-- Location: LCCOMB_X26_Y15_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[745]~1670\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[745]~1670_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[712]~1649_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~16_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~16_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[712]~1649_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[745]~1670_combout\);

-- Location: LCCOMB_X26_Y15_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[811]~1715\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[811]~1715_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[778]~1692_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~20_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[778]~1692_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~20_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[811]~1715_combout\);

-- Location: LCCOMB_X26_Y15_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[844]~1739\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[844]~1739_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[811]~1715_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[811]~1715_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~22_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[844]~1739_combout\);

-- Location: LCCOMB_X26_Y15_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[877]~1764\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[877]~1764_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[844]~1739_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~24_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~24_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[844]~1739_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[877]~1764_combout\);

-- Location: LCCOMB_X26_Y15_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[910]~1790\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[910]~1790_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[877]~1764_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[877]~1764_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~26_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[910]~1790_combout\);

-- Location: LCCOMB_X26_Y15_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[943]~1817\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[943]~1817_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[910]~1790_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~28_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~28_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[910]~1790_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[943]~1817_combout\);

-- Location: LCCOMB_X26_Y15_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[976]~1389\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[976]~1389_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~32_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~32_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[976]~1389_combout\);

-- Location: LCCOMB_X26_Y15_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1009]~1421\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1009]~1421_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[976]~1845_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[976]~1389_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[976]~1845_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[976]~1389_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~34_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1009]~1421_combout\);

-- Location: FF_X26_Y15_N9
\NoTMR_instance|error_bit_seed[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1009]~1421_combout\,
	ena => \NoTMR_instance|Equal25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|error_bit_seed\(17));

-- Location: LCCOMB_X15_Y11_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[417]~975\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[417]~975_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\ & 
-- ((\NoTMR_instance|Add1~36_combout\))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\ & (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~0_combout\,
	datab => \NoTMR_instance|Add1~36_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[417]~975_combout\);

-- Location: LCCOMB_X15_Y11_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[483]~1528\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[483]~1528_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[450]~1515_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~4_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[450]~1515_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~4_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[483]~1528_combout\);

-- Location: LCCOMB_X15_Y11_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[516]~1542\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[516]~1542_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[483]~1528_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~6_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~6_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[483]~1528_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[516]~1542_combout\);

-- Location: LCCOMB_X26_Y11_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[582]~1573\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[582]~1573_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[549]~1557_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~10_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[549]~1557_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[582]~1573_combout\);

-- Location: LCCOMB_X26_Y11_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[615]~1590\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[615]~1590_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[582]~1573_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[582]~1573_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~12_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[615]~1590_combout\);

-- Location: LCCOMB_X26_Y11_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[648]~1608\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[648]~1608_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[615]~1590_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~14_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~14_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[615]~1590_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[648]~1608_combout\);

-- Location: LCCOMB_X26_Y11_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[681]~1627\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[681]~1627_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[648]~1608_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~16_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~16_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[648]~1608_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[681]~1627_combout\);

-- Location: LCCOMB_X26_Y11_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[714]~1647\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[714]~1647_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[681]~1627_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[681]~1627_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~18_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[714]~1647_combout\);

-- Location: LCCOMB_X26_Y11_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[780]~1690\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[780]~1690_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[747]~1668_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~22_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[747]~1668_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~22_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[780]~1690_combout\);

-- Location: LCCOMB_X26_Y11_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[813]~1713\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[813]~1713_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[780]~1690_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~24_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~24_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[780]~1690_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[813]~1713_combout\);

-- Location: LCCOMB_X31_Y12_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[846]~1261\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[846]~1261_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~28_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[846]~1261_combout\);

-- Location: LCCOMB_X26_Y11_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[912]~1788\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[912]~1788_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[879]~1762_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[879]~1762_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~30_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[912]~1788_combout\);

-- Location: LCCOMB_X26_Y11_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[978]~1843\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[978]~1843_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[945]~1815_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~34_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[945]~1815_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~34_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[978]~1843_combout\);

-- Location: LCCOMB_X26_Y11_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1011]~1419\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1011]~1419_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[978]~1387_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[978]~1843_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[978]~1387_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[978]~1843_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~38_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1011]~1419_combout\);

-- Location: FF_X26_Y11_N5
\NoTMR_instance|error_bit_seed[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1011]~1419_combout\,
	ena => \NoTMR_instance|Equal25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|error_bit_seed\(19));

-- Location: LCCOMB_X23_Y15_N10
\NoTMR_instance|Add1~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Add1~40_combout\ = ((\NoTMR_instance|error_bit_seed\(20) $ (\NoTMR_instance|error_bit_seed\(21) $ (!\NoTMR_instance|Add1~39\)))) # (GND)
-- \NoTMR_instance|Add1~41\ = CARRY((\NoTMR_instance|error_bit_seed\(20) & ((\NoTMR_instance|error_bit_seed\(21)) # (!\NoTMR_instance|Add1~39\))) # (!\NoTMR_instance|error_bit_seed\(20) & (\NoTMR_instance|error_bit_seed\(21) & !\NoTMR_instance|Add1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(20),
	datab => \NoTMR_instance|error_bit_seed\(21),
	datad => VCC,
	cin => \NoTMR_instance|Add1~39\,
	combout => \NoTMR_instance|Add1~40_combout\,
	cout => \NoTMR_instance|Add1~41\);

-- Location: LCCOMB_X15_Y9_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[353]~944\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[353]~944_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\ & 
-- ((\NoTMR_instance|Add1~40_combout\))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\ & (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~0_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	datad => \NoTMR_instance|Add1~40_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[353]~944_combout\);

-- Location: LCCOMB_X15_Y11_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[419]~1501\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[419]~1501_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[386]~1490_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~4_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[386]~1490_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[419]~1501_combout\);

-- Location: LCCOMB_X15_Y11_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[452]~1513\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[452]~1513_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[419]~1501_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~6_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~6_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[419]~1501_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[452]~1513_combout\);

-- Location: LCCOMB_X15_Y11_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[485]~1526\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[485]~1526_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[452]~1513_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~8_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~8_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[452]~1513_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[485]~1526_combout\);

-- Location: LCCOMB_X20_Y11_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[518]~1540\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[518]~1540_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[485]~1526_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~10_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~10_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[485]~1526_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[518]~1540_combout\);

-- Location: LCCOMB_X20_Y11_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[551]~1043\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[551]~1043_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~14_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~14_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[551]~1043_combout\);

-- Location: LCCOMB_X26_Y12_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[617]~1588\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[617]~1588_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[584]~1571_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~16_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[584]~1571_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[617]~1588_combout\);

-- Location: LCCOMB_X26_Y12_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[650]~1606\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[650]~1606_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[617]~1588_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~18_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~18_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[617]~1588_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[650]~1606_combout\);

-- Location: LCCOMB_X29_Y10_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[683]~1129\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[683]~1129_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~22_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~22_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[683]~1129_combout\);

-- Location: LCCOMB_X26_Y12_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[749]~1666\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[749]~1666_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[716]~1645_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~24_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[716]~1645_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~24_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[749]~1666_combout\);

-- Location: LCCOMB_X26_Y12_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[782]~1688\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[782]~1688_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[749]~1666_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[749]~1666_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~26_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[782]~1688_combout\);

-- Location: LCCOMB_X26_Y12_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[815]~1711\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[815]~1711_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[782]~1688_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~28_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[782]~1688_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[815]~1711_combout\);

-- Location: LCCOMB_X26_Y12_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[848]~1735\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[848]~1735_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[815]~1711_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[815]~1711_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~30_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[848]~1735_combout\);

-- Location: LCCOMB_X26_Y12_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[881]~1760\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[881]~1760_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[848]~1735_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~32_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[848]~1735_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[881]~1760_combout\);

-- Location: LCCOMB_X26_Y13_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[914]~1318\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[914]~1318_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~36_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~36_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[914]~1318_combout\);

-- Location: LCCOMB_X26_Y13_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[947]~1349\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[947]~1349_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~38_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~38_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[947]~1349_combout\);

-- Location: LCCOMB_X26_Y12_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[980]~1385\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[980]~1385_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~40_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~40_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[980]~1385_combout\);

-- Location: LCCOMB_X26_Y12_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1013]~1417\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1013]~1417_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[980]~1841_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[980]~1385_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[980]~1841_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[980]~1385_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~42_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1013]~1417_combout\);

-- Location: FF_X26_Y12_N13
\NoTMR_instance|error_bit_seed[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1013]~1417_combout\,
	ena => \NoTMR_instance|Equal25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|error_bit_seed\(21));

-- Location: LCCOMB_X22_Y13_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[288]~919\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[288]~919_combout\ = (\NoTMR_instance|Add1~42_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Add1~42_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[288]~919_combout\);

-- Location: LCCOMB_X16_Y11_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[354]~1479\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[354]~1479_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[321]~930_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~2_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[321]~930_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~2_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[354]~1479_combout\);

-- Location: LCCOMB_X16_Y11_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[387]~1489\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[387]~1489_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[354]~1479_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~4_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~4_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[354]~1479_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[387]~1489_combout\);

-- Location: LCCOMB_X16_Y11_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[420]~1500\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[420]~1500_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[387]~1489_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~6_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~6_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[387]~1489_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[420]~1500_combout\);

-- Location: LCCOMB_X16_Y11_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[453]~1512\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[453]~1512_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[420]~1500_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~8_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~8_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[420]~1500_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[453]~1512_combout\);

-- Location: LCCOMB_X19_Y11_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[486]~1005\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[486]~1005_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~12_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~12_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[486]~1005_combout\);

-- Location: LCCOMB_X21_Y11_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[552]~1554\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[552]~1554_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[519]~1539_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[519]~1539_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~14_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[552]~1554_combout\);

-- Location: LCCOMB_X28_Y12_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[618]~1587\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[618]~1587_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[585]~1570_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~18_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[585]~1570_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[618]~1587_combout\);

-- Location: LCCOMB_X28_Y12_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[684]~1624\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[684]~1624_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[651]~1605_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~22_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[651]~1605_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~22_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[684]~1624_combout\);

-- Location: LCCOMB_X28_Y12_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[717]~1644\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[717]~1644_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[684]~1624_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~24_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~24_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[684]~1624_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[717]~1644_combout\);

-- Location: LCCOMB_X28_Y12_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[783]~1687\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[783]~1687_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[750]~1665_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~28_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[750]~1665_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~28_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[783]~1687_combout\);

-- Location: LCCOMB_X28_Y12_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[816]~1710\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[816]~1710_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[783]~1687_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~30_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~30_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[783]~1687_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[816]~1710_combout\);

-- Location: LCCOMB_X28_Y12_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[849]~1734\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[849]~1734_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[816]~1710_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[816]~1710_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~32_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[849]~1734_combout\);

-- Location: LCCOMB_X33_Y13_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[882]~1287\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[882]~1287_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~36_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[882]~1287_combout\);

-- Location: LCCOMB_X28_Y13_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[915]~1317\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[915]~1317_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~38_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~38_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[915]~1317_combout\);

-- Location: LCCOMB_X28_Y12_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[948]~1348\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[948]~1348_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~40_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~40_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[948]~1348_combout\);

-- Location: LCCOMB_X28_Y12_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[981]~1384\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[981]~1384_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~42_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~42_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[981]~1384_combout\);

-- Location: LCCOMB_X28_Y12_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1014]~1416\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1014]~1416_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[981]~1840_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[981]~1384_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[981]~1840_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[981]~1384_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~44_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1014]~1416_combout\);

-- Location: FF_X28_Y12_N17
\NoTMR_instance|error_bit_seed[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1014]~1416_combout\,
	ena => \NoTMR_instance|Equal25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|error_bit_seed\(22));

-- Location: LCCOMB_X23_Y15_N16
\NoTMR_instance|Add1~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Add1~46_combout\ = (\NoTMR_instance|error_bit_seed\(23) & ((\NoTMR_instance|error_bit_seed\(24) & (\NoTMR_instance|Add1~45\ & VCC)) # (!\NoTMR_instance|error_bit_seed\(24) & (!\NoTMR_instance|Add1~45\)))) # 
-- (!\NoTMR_instance|error_bit_seed\(23) & ((\NoTMR_instance|error_bit_seed\(24) & (!\NoTMR_instance|Add1~45\)) # (!\NoTMR_instance|error_bit_seed\(24) & ((\NoTMR_instance|Add1~45\) # (GND)))))
-- \NoTMR_instance|Add1~47\ = CARRY((\NoTMR_instance|error_bit_seed\(23) & (!\NoTMR_instance|error_bit_seed\(24) & !\NoTMR_instance|Add1~45\)) # (!\NoTMR_instance|error_bit_seed\(23) & ((!\NoTMR_instance|Add1~45\) # (!\NoTMR_instance|error_bit_seed\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(23),
	datab => \NoTMR_instance|error_bit_seed\(24),
	datad => VCC,
	cin => \NoTMR_instance|Add1~45\,
	combout => \NoTMR_instance|Add1~46_combout\,
	cout => \NoTMR_instance|Add1~47\);

-- Location: LCCOMB_X23_Y15_N20
\NoTMR_instance|Add1~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Add1~50_combout\ = (\NoTMR_instance|error_bit_seed\(26) & ((\NoTMR_instance|error_bit_seed\(25) & (\NoTMR_instance|Add1~49\ & VCC)) # (!\NoTMR_instance|error_bit_seed\(25) & (!\NoTMR_instance|Add1~49\)))) # 
-- (!\NoTMR_instance|error_bit_seed\(26) & ((\NoTMR_instance|error_bit_seed\(25) & (!\NoTMR_instance|Add1~49\)) # (!\NoTMR_instance|error_bit_seed\(25) & ((\NoTMR_instance|Add1~49\) # (GND)))))
-- \NoTMR_instance|Add1~51\ = CARRY((\NoTMR_instance|error_bit_seed\(26) & (!\NoTMR_instance|error_bit_seed\(25) & !\NoTMR_instance|Add1~49\)) # (!\NoTMR_instance|error_bit_seed\(26) & ((!\NoTMR_instance|Add1~49\) # (!\NoTMR_instance|error_bit_seed\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(26),
	datab => \NoTMR_instance|error_bit_seed\(25),
	datad => VCC,
	cin => \NoTMR_instance|Add1~49\,
	combout => \NoTMR_instance|Add1~50_combout\,
	cout => \NoTMR_instance|Add1~51\);

-- Location: LCCOMB_X21_Y14_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[160]~877\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[160]~877_combout\ = (\NoTMR_instance|Add1~50_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Add1~50_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[160]~877_combout\);

-- Location: LCCOMB_X20_Y15_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~2_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~1\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[160]~878_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[160]~877_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~1\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[160]~878_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[160]~877_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~3\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[160]~878_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[160]~877_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[160]~878_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[160]~877_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~1\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~2_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~3\);

-- Location: LCCOMB_X20_Y15_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~4_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~3\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[161]~876_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[161]~875_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~3\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[161]~876_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[161]~875_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~5\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[161]~876_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[161]~875_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[161]~876_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[161]~875_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~3\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~4_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~5\);

-- Location: LCCOMB_X20_Y15_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~6_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[162]~873_combout\ & (((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~5\)))) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[162]~873_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[162]~874_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~5\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[162]~874_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~5\) # (GND)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~7\ = CARRY(((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[162]~873_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[162]~874_combout\)) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[162]~873_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[162]~874_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~5\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~6_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~7\);

-- Location: LCCOMB_X20_Y13_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[195]~882\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[195]~882_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~6_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~6_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[195]~882_combout\);

-- Location: LCCOMB_X21_Y13_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[194]~1439\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[194]~1439_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[161]~875_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~2_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~2_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[161]~875_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[194]~1439_combout\);

-- Location: LCCOMB_X21_Y13_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[193]~885\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[193]~885_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~2_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~2_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[193]~885_combout\);

-- Location: LCCOMB_X21_Y13_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[192]~887\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[192]~887_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~0_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~0_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[192]~887_combout\);

-- Location: LCCOMB_X20_Y13_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~8_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~7\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[195]~1438_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[195]~882_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~7\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[195]~1438_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[195]~882_combout\)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~9\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~7\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[195]~1438_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[195]~882_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[195]~1438_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[195]~882_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~7\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~8_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~9\);

-- Location: LCCOMB_X20_Y13_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[228]~891\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[228]~891_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~8_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~8_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[228]~891_combout\);

-- Location: LCCOMB_X23_Y15_N24
\NoTMR_instance|Add1~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Add1~54_combout\ = (\NoTMR_instance|error_bit_seed\(27) & ((\NoTMR_instance|error_bit_seed\(28) & (\NoTMR_instance|Add1~53\ & VCC)) # (!\NoTMR_instance|error_bit_seed\(28) & (!\NoTMR_instance|Add1~53\)))) # 
-- (!\NoTMR_instance|error_bit_seed\(27) & ((\NoTMR_instance|error_bit_seed\(28) & (!\NoTMR_instance|Add1~53\)) # (!\NoTMR_instance|error_bit_seed\(28) & ((\NoTMR_instance|Add1~53\) # (GND)))))
-- \NoTMR_instance|Add1~55\ = CARRY((\NoTMR_instance|error_bit_seed\(27) & (!\NoTMR_instance|error_bit_seed\(28) & !\NoTMR_instance|Add1~53\)) # (!\NoTMR_instance|error_bit_seed\(27) & ((!\NoTMR_instance|Add1~53\) # (!\NoTMR_instance|error_bit_seed\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(27),
	datab => \NoTMR_instance|error_bit_seed\(28),
	datad => VCC,
	cin => \NoTMR_instance|Add1~53\,
	combout => \NoTMR_instance|Add1~54_combout\,
	cout => \NoTMR_instance|Add1~55\);

-- Location: LCCOMB_X22_Y15_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~2_combout\ = (\NoTMR_instance|Add1~54_combout\ & (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~1\ & VCC)) # (!\NoTMR_instance|Add1~54_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~1\))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~3\ = CARRY((!\NoTMR_instance|Add1~54_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Add1~54_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~1\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~2_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~3\);

-- Location: LCCOMB_X22_Y15_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[162]~873\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[162]~873_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\ & 
-- (\NoTMR_instance|Add1~54_combout\)) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\,
	datab => \NoTMR_instance|Add1~54_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~2_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[162]~873_combout\);

-- Location: LCCOMB_X22_Y15_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[195]~1438\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[195]~1438_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[162]~873_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~4_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~4_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[162]~873_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[195]~1438_combout\);

-- Location: LCCOMB_X14_Y13_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[228]~1443\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[228]~1443_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[195]~1438_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~6_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~6_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[195]~1438_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[228]~1443_combout\);

-- Location: LCCOMB_X14_Y13_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[261]~1449\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[261]~1449_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[228]~1443_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~8_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~8_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[228]~1443_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[261]~1449_combout\);

-- Location: LCCOMB_X16_Y12_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[294]~1456\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[294]~1456_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[261]~1449_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~10_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[261]~1449_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[294]~1456_combout\);

-- Location: LCCOMB_X20_Y13_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[293]~913\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[293]~913_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~10_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[293]~913_combout\);

-- Location: LCCOMB_X16_Y13_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~16_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~15\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[295]~1455_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[295]~911_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~15\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[295]~1455_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[295]~911_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~17\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[295]~1455_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[295]~911_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[295]~1455_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[295]~911_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~15\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~16_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~17\);

-- Location: LCCOMB_X16_Y13_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~18_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~17\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[296]~1454_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[296]~910_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~17\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[296]~1454_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[296]~910_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~19\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[296]~1454_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[296]~910_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[296]~1454_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[296]~910_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~17\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~18_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~19\);

-- Location: LCCOMB_X16_Y13_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\ = !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~21\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\);

-- Location: LCCOMB_X16_Y11_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[322]~1469\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[322]~1469_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[289]~917_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~2_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~2_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[289]~917_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[322]~1469_combout\);

-- Location: LCCOMB_X15_Y9_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[355]~1478\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[355]~1478_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[322]~1469_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~4_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~4_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[322]~1469_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[355]~1478_combout\);

-- Location: LCCOMB_X15_Y9_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[388]~1488\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[388]~1488_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[355]~1478_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~6_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~6_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[355]~1478_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[388]~1488_combout\);

-- Location: LCCOMB_X15_Y9_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[421]~1499\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[421]~1499_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[388]~1488_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~8_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~8_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[388]~1488_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[421]~1499_combout\);

-- Location: LCCOMB_X17_Y11_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[454]~1511\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[454]~1511_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[421]~1499_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~10_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~10_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[421]~1499_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[454]~1511_combout\);

-- Location: LCCOMB_X17_Y11_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[487]~1004\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[487]~1004_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~14_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~14_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[487]~1004_combout\);

-- Location: LCCOMB_X19_Y11_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[520]~1022\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[520]~1022_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~16_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~16_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[520]~1022_combout\);

-- Location: LCCOMB_X21_Y12_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[553]~1041\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[553]~1041_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~18_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[553]~1041_combout\);

-- Location: LCCOMB_X26_Y14_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[619]~1586\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[619]~1586_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[586]~1569_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[586]~1569_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~20_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[619]~1586_combout\);

-- Location: LCCOMB_X26_Y14_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[652]~1604\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[652]~1604_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[619]~1586_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~22_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~22_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[619]~1586_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[652]~1604_combout\);

-- Location: LCCOMB_X26_Y14_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[685]~1623\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[685]~1623_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[652]~1604_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[652]~1604_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~24_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[685]~1623_combout\);

-- Location: LCCOMB_X26_Y14_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[751]~1664\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[751]~1664_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[718]~1643_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[718]~1643_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~28_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[751]~1664_combout\);

-- Location: LCCOMB_X33_Y10_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[784]~1202\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[784]~1202_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~32_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~32_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[784]~1202_combout\);

-- Location: LCCOMB_X33_Y13_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[818]~1228\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[818]~1228_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~36_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[818]~1228_combout\);

-- Location: LCCOMB_X28_Y15_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[884]~1757\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[884]~1757_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[851]~1732_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[851]~1732_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~38_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[884]~1757_combout\);

-- Location: LCCOMB_X28_Y15_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[917]~1783\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[917]~1783_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[884]~1757_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[884]~1757_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~40_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[917]~1783_combout\);

-- Location: LCCOMB_X28_Y15_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[950]~1810\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[950]~1810_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[917]~1783_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~42_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~42_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[917]~1783_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[950]~1810_combout\);

-- Location: LCCOMB_X28_Y15_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[983]~1838\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[983]~1838_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[950]~1810_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~44_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~44_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[950]~1810_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[983]~1838_combout\);

-- Location: LCCOMB_X28_Y15_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1016]~1414\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1016]~1414_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[983]~1382_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[983]~1838_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[983]~1382_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[983]~1838_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1016]~1414_combout\);

-- Location: FF_X28_Y15_N17
\NoTMR_instance|error_bit_seed[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1016]~1414_combout\,
	ena => \NoTMR_instance|Equal25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|error_bit_seed\(24));

-- Location: LCCOMB_X19_Y15_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[224]~896\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[224]~896_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\ & \NoTMR_instance|Add1~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\,
	datad => \NoTMR_instance|Add1~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[224]~896_combout\);

-- Location: LCCOMB_X17_Y12_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[258]~904\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[258]~904_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~4_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~4_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[258]~904_combout\);

-- Location: LCCOMB_X14_Y13_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[291]~915\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[291]~915_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~6_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[291]~915_combout\);

-- Location: LCCOMB_X21_Y13_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[258]~1452\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[258]~1452_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[225]~894_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~2_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~2_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[225]~894_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[258]~1452_combout\);

-- Location: LCCOMB_X21_Y13_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[291]~1459\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[291]~1459_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[258]~1452_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~4_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~4_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[258]~1452_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[291]~1459_combout\);

-- Location: LCCOMB_X14_Y10_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[324]~1467\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[324]~1467_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[291]~1459_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~6_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~6_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[291]~1459_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[324]~1467_combout\);

-- Location: LCCOMB_X14_Y10_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[357]~1476\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[357]~1476_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[324]~1467_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~8_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[324]~1467_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[357]~1476_combout\);

-- Location: LCCOMB_X15_Y9_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[390]~954\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[390]~954_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~12_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~12_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[390]~954_combout\);

-- Location: LCCOMB_X14_Y10_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[423]~1497\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[423]~1497_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[390]~1486_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[390]~1486_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~12_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[423]~1497_combout\);

-- Location: LCCOMB_X14_Y10_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[456]~1509\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[456]~1509_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[423]~1497_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~14_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[423]~1497_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[456]~1509_combout\);

-- Location: LCCOMB_X14_Y10_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[489]~1522\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[489]~1522_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[456]~1509_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[456]~1509_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~16_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[489]~1522_combout\);

-- Location: LCCOMB_X14_Y10_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[522]~1536\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[522]~1536_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[489]~1522_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~18_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~18_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[489]~1522_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[522]~1536_combout\);

-- Location: LCCOMB_X21_Y12_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[555]~1039\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[555]~1039_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~22_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[555]~1039_combout\);

-- Location: LCCOMB_X22_Y9_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[588]~1059\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[588]~1059_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~24_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[588]~1059_combout\);

-- Location: LCCOMB_X24_Y12_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[654]~1602\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[654]~1602_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[621]~1584_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[621]~1584_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~26_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[654]~1602_combout\);

-- Location: LCCOMB_X24_Y12_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[687]~1621\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[687]~1621_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[654]~1602_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~28_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~28_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[654]~1602_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[687]~1621_combout\);

-- Location: LCCOMB_X24_Y12_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[720]~1641\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[720]~1641_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[687]~1621_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~30_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~30_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[687]~1621_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[720]~1641_combout\);

-- Location: LCCOMB_X24_Y12_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[786]~1684\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[786]~1684_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[753]~1662_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~34_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[753]~1662_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~34_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[786]~1684_combout\);

-- Location: LCCOMB_X33_Y13_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[819]~1227\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[819]~1227_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~38_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~38_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[819]~1227_combout\);

-- Location: LCCOMB_X33_Y13_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[852]~1255\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[852]~1255_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~40_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[852]~1255_combout\);

-- Location: LCCOMB_X24_Y12_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[852]~1731\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[852]~1731_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[819]~1707_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[819]~1707_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~38_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[852]~1731_combout\);

-- Location: LCCOMB_X24_Y12_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[885]~1756\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[885]~1756_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[852]~1731_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~40_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[852]~1731_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[885]~1756_combout\);

-- Location: LCCOMB_X24_Y12_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[918]~1782\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[918]~1782_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[885]~1756_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~42_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[885]~1756_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[918]~1782_combout\);

-- Location: LCCOMB_X24_Y12_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[984]~1837\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[984]~1837_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[951]~1809_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[951]~1809_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~46_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[984]~1837_combout\);

-- Location: LCCOMB_X24_Y12_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1017]~1413\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1017]~1413_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[984]~1381_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[984]~1837_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[984]~1381_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[984]~1837_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~50_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1017]~1413_combout\);

-- Location: FF_X24_Y12_N5
\NoTMR_instance|error_bit_seed[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1017]~1413_combout\,
	ena => \NoTMR_instance|Equal25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|error_bit_seed\(25));

-- Location: LCCOMB_X23_Y15_N22
\NoTMR_instance|Add1~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Add1~52_combout\ = ((\NoTMR_instance|error_bit_seed\(27) $ (\NoTMR_instance|error_bit_seed\(26) $ (!\NoTMR_instance|Add1~51\)))) # (GND)
-- \NoTMR_instance|Add1~53\ = CARRY((\NoTMR_instance|error_bit_seed\(27) & ((\NoTMR_instance|error_bit_seed\(26)) # (!\NoTMR_instance|Add1~51\))) # (!\NoTMR_instance|error_bit_seed\(27) & (\NoTMR_instance|error_bit_seed\(26) & !\NoTMR_instance|Add1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(27),
	datab => \NoTMR_instance|error_bit_seed\(26),
	datad => VCC,
	cin => \NoTMR_instance|Add1~51\,
	combout => \NoTMR_instance|Add1~52_combout\,
	cout => \NoTMR_instance|Add1~53\);

-- Location: LCCOMB_X22_Y15_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~4_combout\ = (\NoTMR_instance|Add1~56_combout\ & ((GND) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~3\))) # (!\NoTMR_instance|Add1~56_combout\ & 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~3\ $ (GND)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~5\ = CARRY((\NoTMR_instance|Add1~56_combout\) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Add1~56_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~3\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~4_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~5\);

-- Location: LCCOMB_X22_Y15_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~8_combout\ = (\NoTMR_instance|Add1~60_combout\ & (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~7\ $ (GND))) # (!\NoTMR_instance|Add1~60_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~7\ & VCC))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~9\ = CARRY((\NoTMR_instance|Add1~60_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Add1~60_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~7\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~8_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~9\);

-- Location: LCCOMB_X22_Y15_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\ = !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~9\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\);

-- Location: LCCOMB_X21_Y15_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[131]~860\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[131]~860_combout\ = (\NoTMR_instance|Add1~58_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Add1~58_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[131]~860_combout\);

-- Location: LCCOMB_X22_Y15_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[130]~862\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[130]~862_combout\ = (\NoTMR_instance|Add1~56_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Add1~56_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[130]~862_combout\);

-- Location: LCCOMB_X22_Y15_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[129]~865\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[129]~865_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~2_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~2_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[129]~865_combout\);

-- Location: LCCOMB_X22_Y15_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[128]~867\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[128]~867_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~0_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~0_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[128]~867_combout\);

-- Location: LCCOMB_X21_Y15_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~8_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~7\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[131]~861_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[131]~860_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~7\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[131]~861_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[131]~860_combout\)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~9\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~7\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[131]~861_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[131]~860_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[131]~861_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[131]~860_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~7\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~8_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~9\);

-- Location: LCCOMB_X21_Y15_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~10_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~9\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[132]~859_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[132]~858_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~9\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[132]~859_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[132]~858_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~11\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[132]~859_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[132]~858_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[132]~859_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[132]~858_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~9\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~10_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~11\);

-- Location: LCCOMB_X21_Y15_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\ = \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~11\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\);

-- Location: LCCOMB_X20_Y15_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[165]~868\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[165]~868_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~10_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[165]~868_combout\);

-- Location: LCCOMB_X20_Y15_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~8_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~7\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[163]~872_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[163]~871_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~7\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[163]~872_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[163]~871_combout\)))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~9\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~7\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[163]~872_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[163]~871_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[163]~872_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[163]~871_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~7\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~8_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~9\);

-- Location: LCCOMB_X20_Y15_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~10_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~9\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[164]~870_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[164]~869_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~9\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[164]~870_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[164]~869_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~11\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[164]~870_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[164]~869_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[164]~870_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[164]~869_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~9\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~10_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~11\);

-- Location: LCCOMB_X20_Y15_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~12_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~11\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[165]~1860_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[165]~868_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~11\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[165]~1860_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[165]~868_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~13\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[165]~1860_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[165]~868_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[165]~1860_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[165]~868_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~11\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~12_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~13\);

-- Location: LCCOMB_X20_Y15_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\ = !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~13\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\);

-- Location: LCCOMB_X21_Y13_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[227]~1444\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[227]~1444_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[194]~1439_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[194]~1439_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~4_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[227]~1444_combout\);

-- Location: LCCOMB_X21_Y13_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[260]~1450\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[260]~1450_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[227]~1444_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~6_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~6_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[227]~1444_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[260]~1450_combout\);

-- Location: LCCOMB_X17_Y12_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[293]~1457\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[293]~1457_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[260]~1450_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~8_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~8_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[260]~1450_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[293]~1457_combout\);

-- Location: LCCOMB_X17_Y12_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[326]~1465\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[326]~1465_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[293]~1457_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~10_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[293]~1457_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[326]~1465_combout\);

-- Location: LCCOMB_X14_Y12_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[359]~938\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[359]~938_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~14_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[359]~938_combout\);

-- Location: LCCOMB_X17_Y12_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[425]~1495\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[425]~1495_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[392]~1484_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[392]~1484_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~16_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[425]~1495_combout\);

-- Location: LCCOMB_X17_Y12_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[458]~1507\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[458]~1507_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[425]~1495_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[425]~1495_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~18_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[458]~1507_combout\);

-- Location: LCCOMB_X17_Y12_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[491]~1520\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[491]~1520_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[458]~1507_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[458]~1507_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~20_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[491]~1520_combout\);

-- Location: LCCOMB_X17_Y12_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[524]~1534\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[524]~1534_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[491]~1520_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[491]~1520_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~22_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[524]~1534_combout\);

-- Location: LCCOMB_X21_Y12_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[557]~1037\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[557]~1037_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~26_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[557]~1037_combout\);

-- Location: LCCOMB_X21_Y10_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~32_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~31\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[559]~1547_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[559]~1035_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~31\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[559]~1547_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[559]~1035_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~33\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[559]~1547_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[559]~1035_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[559]~1547_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[559]~1035_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~31\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~32_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~33\);

-- Location: LCCOMB_X21_Y10_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[592]~1055\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[592]~1055_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~32_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[592]~1055_combout\);

-- Location: LCCOMB_X29_Y10_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[658]~1598\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[658]~1598_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[625]~1580_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~34_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[625]~1580_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~34_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[658]~1598_combout\);

-- Location: LCCOMB_X29_Y10_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[691]~1617\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[691]~1617_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[658]~1598_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[658]~1598_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~36_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[691]~1617_combout\);

-- Location: LCCOMB_X23_Y10_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[658]~1098\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[658]~1098_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~36_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~36_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[658]~1098_combout\);

-- Location: LCCOMB_X24_Y10_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~38_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~37\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[658]~1598_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[658]~1098_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~37\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[658]~1598_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[658]~1098_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~39\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[658]~1598_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[658]~1098_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[658]~1598_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[658]~1098_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~37\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~38_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~39\);

-- Location: LCCOMB_X29_Y10_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[724]~1637\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[724]~1637_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[691]~1617_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[691]~1617_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~38_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[724]~1637_combout\);

-- Location: LCCOMB_X29_Y10_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[757]~1658\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[757]~1658_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[724]~1637_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~40_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~40_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[724]~1637_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[757]~1658_combout\);

-- Location: LCCOMB_X30_Y10_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~42_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~41\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[756]~1171_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[756]~1659_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~41\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[756]~1171_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[756]~1659_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~43\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[756]~1171_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[756]~1659_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[756]~1171_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[756]~1659_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~41\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~42_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~43\);

-- Location: LCCOMB_X30_Y10_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~44_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~43\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[757]~1170_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[757]~1658_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~43\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[757]~1170_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[757]~1658_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~45\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[757]~1170_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[757]~1658_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[757]~1170_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[757]~1658_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~43\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~44_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~45\);

-- Location: LCCOMB_X31_Y10_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[790]~1196\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[790]~1196_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[790]~1196_combout\);

-- Location: LCCOMB_X32_Y10_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~48_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~47\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[791]~1679_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[791]~1195_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~47\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[791]~1679_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[791]~1195_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~49\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[791]~1679_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[791]~1195_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[791]~1679_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[791]~1195_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~47\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~48_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~49\);

-- Location: LCCOMB_X32_Y10_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[824]~1222\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[824]~1222_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[824]~1222_combout\);

-- Location: LCCOMB_X32_Y13_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~52_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~51\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[825]~1701_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[825]~1221_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~51\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[825]~1701_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[825]~1221_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~53\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[825]~1701_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[825]~1221_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[825]~1701_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[825]~1221_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~51\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~52_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~53\);

-- Location: LCCOMB_X32_Y13_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ = !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~53\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~53\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\);

-- Location: LCCOMB_X31_Y13_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[857]~1250\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[857]~1250_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[857]~1250_combout\);

-- Location: LCCOMB_X30_Y13_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~54_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~53\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[858]~1249_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[858]~1725_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~53\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[858]~1249_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[858]~1725_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~55\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[858]~1249_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[858]~1725_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[858]~1249_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[858]~1725_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~53\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~54_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~55\);

-- Location: LCCOMB_X30_Y13_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ = \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~55\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~55\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\);

-- Location: LCCOMB_X30_Y15_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[886]~1283\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[886]~1283_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~44_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~44_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[886]~1283_combout\);

-- Location: LCCOMB_X23_Y13_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[952]~1808\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[952]~1808_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[919]~1781_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~46_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[919]~1781_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~46_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[952]~1808_combout\);

-- Location: LCCOMB_X23_Y13_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[985]~1836\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[985]~1836_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[952]~1808_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~48_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~48_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[952]~1808_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[985]~1836_combout\);

-- Location: LCCOMB_X23_Y13_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1018]~1412\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1018]~1412_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[985]~1380_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[985]~1836_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[985]~1380_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[985]~1836_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~52_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1018]~1412_combout\);

-- Location: FF_X23_Y13_N13
\NoTMR_instance|error_bit_seed[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1018]~1412_combout\,
	ena => \NoTMR_instance|Equal25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|error_bit_seed\(26));

-- Location: LCCOMB_X23_Y15_N26
\NoTMR_instance|Add1~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Add1~56_combout\ = ((\NoTMR_instance|error_bit_seed\(29) $ (\NoTMR_instance|error_bit_seed\(28) $ (!\NoTMR_instance|Add1~55\)))) # (GND)
-- \NoTMR_instance|Add1~57\ = CARRY((\NoTMR_instance|error_bit_seed\(29) & ((\NoTMR_instance|error_bit_seed\(28)) # (!\NoTMR_instance|Add1~55\))) # (!\NoTMR_instance|error_bit_seed\(29) & (\NoTMR_instance|error_bit_seed\(28) & !\NoTMR_instance|Add1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(29),
	datab => \NoTMR_instance|error_bit_seed\(28),
	datad => VCC,
	cin => \NoTMR_instance|Add1~55\,
	combout => \NoTMR_instance|Add1~56_combout\,
	cout => \NoTMR_instance|Add1~57\);

-- Location: LCCOMB_X21_Y15_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[163]~871\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[163]~871_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\ & 
-- (\NoTMR_instance|Add1~56_combout\)) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Add1~56_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~4_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[163]~871_combout\);

-- Location: LCCOMB_X21_Y15_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[196]~1437\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[196]~1437_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[163]~871_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~6_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~6_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[163]~871_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[196]~1437_combout\);

-- Location: LCCOMB_X20_Y13_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[229]~1442\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[229]~1442_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[196]~1437_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~8_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[196]~1437_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[229]~1442_combout\);

-- Location: LCCOMB_X19_Y13_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~14_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~13\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[230]~889_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[230]~1441_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~13\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[230]~889_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[230]~1441_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~15\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[230]~889_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[230]~1441_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[230]~889_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[230]~1441_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~13\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~14_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~15\);

-- Location: LCCOMB_X19_Y13_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~16_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~15\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[231]~1440_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[231]~888_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~15\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[231]~1440_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[231]~888_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~17\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[231]~1440_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[231]~888_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[231]~1440_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[231]~888_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~15\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~16_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~17\);

-- Location: LCCOMB_X19_Y13_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\ = !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~17\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\);

-- Location: LCCOMB_X19_Y13_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[262]~900\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[262]~900_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~12_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~12_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[262]~900_combout\);

-- Location: LCCOMB_X17_Y13_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~14_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~13\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[262]~1448_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[262]~900_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~13\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[262]~1448_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[262]~900_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~15\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[262]~1448_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[262]~900_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[262]~1448_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[262]~900_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~13\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~14_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~15\);

-- Location: LCCOMB_X17_Y13_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~16_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~15\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[263]~1447_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[263]~899_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~15\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[263]~1447_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[263]~899_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~17\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[263]~1447_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[263]~899_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[263]~1447_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[263]~899_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~15\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~16_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~17\);

-- Location: LCCOMB_X17_Y13_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~18_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~17\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[264]~1446_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[264]~898_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~17\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[264]~1446_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[264]~898_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~19\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[264]~1446_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[264]~898_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[264]~1446_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[264]~898_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~17\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~18_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~19\);

-- Location: LCCOMB_X17_Y13_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\ = \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~19\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\);

-- Location: LCCOMB_X17_Y13_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[295]~911\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[295]~911_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~14_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[295]~911_combout\);

-- Location: LCCOMB_X16_Y13_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[328]~923\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[328]~923_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~16_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~16_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[328]~923_combout\);

-- Location: LCCOMB_X15_Y13_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~20_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~19\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[329]~922_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[329]~1462_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~19\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[329]~922_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[329]~1462_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~21\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[329]~922_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[329]~1462_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[329]~922_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[329]~1462_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~19\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~20_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~21\);

-- Location: LCCOMB_X15_Y13_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[362]~1471\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[362]~1471_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[329]~1462_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[329]~1462_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~18_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[362]~1471_combout\);

-- Location: LCCOMB_X15_Y9_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[395]~1481\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[395]~1481_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[362]~1471_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~20_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[362]~1471_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[395]~1481_combout\);

-- Location: LCCOMB_X16_Y9_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~26_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~25\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[396]~948_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[396]~1480_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~25\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[396]~948_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[396]~1480_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~27\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[396]~948_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[396]~1480_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[396]~948_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[396]~1480_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~25\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~26_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~27\);

-- Location: LCCOMB_X16_Y9_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\ = \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~27\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~27\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\);

-- Location: LCCOMB_X16_Y12_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[360]~1473\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[360]~1473_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[327]~1464_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~14_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~14_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[327]~1464_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[360]~1473_combout\);

-- Location: LCCOMB_X16_Y12_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[393]~1483\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[393]~1483_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[360]~1473_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~16_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~16_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[360]~1473_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[393]~1483_combout\);

-- Location: LCCOMB_X16_Y12_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[426]~1494\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[426]~1494_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[393]~1483_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~18_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~18_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[393]~1483_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[426]~1494_combout\);

-- Location: LCCOMB_X16_Y11_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[459]~982\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[459]~982_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~22_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[459]~982_combout\);

-- Location: LCCOMB_X19_Y12_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[492]~999\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[492]~999_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~24_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~24_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[492]~999_combout\);

-- Location: LCCOMB_X19_Y10_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~26_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~25\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[492]~1519_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[492]~999_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~25\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[492]~1519_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[492]~999_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~27\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[492]~1519_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[492]~999_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[492]~1519_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[492]~999_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~25\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~26_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~27\);

-- Location: LCCOMB_X19_Y10_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[525]~1017\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[525]~1017_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~26_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~26_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[525]~1017_combout\);

-- Location: LCCOMB_X20_Y10_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~32_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~31\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[527]~1531_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[527]~1015_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~31\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[527]~1531_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[527]~1015_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~33\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[527]~1531_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[527]~1015_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[527]~1531_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[527]~1015_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~31\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~32_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~33\);

-- Location: LCCOMB_X20_Y10_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[560]~1034\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[560]~1034_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~32_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~32_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[560]~1034_combout\);

-- Location: LCCOMB_X21_Y10_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~34_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~33\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[560]~1546_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[560]~1034_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~33\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[560]~1546_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[560]~1034_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~35\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[560]~1546_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[560]~1034_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[560]~1546_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[560]~1034_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~33\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~34_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~35\);

-- Location: LCCOMB_X21_Y10_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[593]~1054\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[593]~1054_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~34_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~34_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[593]~1054_combout\);

-- Location: LCCOMB_X22_Y10_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~38_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~37\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[594]~1561_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[594]~1053_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~37\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[594]~1561_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[594]~1053_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~39\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[594]~1561_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[594]~1053_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[594]~1561_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[594]~1053_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~37\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~38_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~39\);

-- Location: LCCOMB_X22_Y10_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ = \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~39\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~39\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\);

-- Location: LCCOMB_X23_Y12_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[657]~1599\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[657]~1599_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[624]~1581_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~32_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~32_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[624]~1581_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[657]~1599_combout\);

-- Location: LCCOMB_X23_Y12_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[690]~1618\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[690]~1618_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[657]~1599_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~34_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~34_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[657]~1599_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[690]~1618_combout\);

-- Location: LCCOMB_X23_Y12_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[756]~1659\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[756]~1659_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[723]~1638_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[723]~1638_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~38_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[756]~1659_combout\);

-- Location: LCCOMB_X33_Y10_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[789]~1197\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[789]~1197_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~42_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~42_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[789]~1197_combout\);

-- Location: LCCOMB_X33_Y10_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[822]~1224\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[822]~1224_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[822]~1224_combout\);

-- Location: LCCOMB_X31_Y13_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[888]~1753\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[888]~1753_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[855]~1728_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~46_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[855]~1728_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[888]~1753_combout\);

-- Location: LCCOMB_X29_Y13_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~50_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~49\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[888]~1281_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[888]~1753_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~49\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[888]~1281_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[888]~1753_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~51\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[888]~1281_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[888]~1753_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[888]~1281_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[888]~1753_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~49\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~50_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~51\);

-- Location: LCCOMB_X26_Y13_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[921]~1311\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[921]~1311_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~50_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~50_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[921]~1311_combout\);

-- Location: LCCOMB_X31_Y13_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[987]~1834\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[987]~1834_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[954]~1806_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[954]~1806_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~52_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[987]~1834_combout\);

-- Location: LCCOMB_X24_Y15_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1020]~1410\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1020]~1410_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[987]~1378_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[987]~1834_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[987]~1378_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[987]~1834_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~56_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1020]~1410_combout\);

-- Location: FF_X24_Y15_N23
\NoTMR_instance|error_bit_seed[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1020]~1410_combout\,
	ena => \NoTMR_instance|Equal25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|error_bit_seed\(28));

-- Location: LCCOMB_X23_Y15_N28
\NoTMR_instance|Add1~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Add1~58_combout\ = (\NoTMR_instance|error_bit_seed\(29) & ((\NoTMR_instance|error_bit_seed\(30) & (\NoTMR_instance|Add1~57\ & VCC)) # (!\NoTMR_instance|error_bit_seed\(30) & (!\NoTMR_instance|Add1~57\)))) # 
-- (!\NoTMR_instance|error_bit_seed\(29) & ((\NoTMR_instance|error_bit_seed\(30) & (!\NoTMR_instance|Add1~57\)) # (!\NoTMR_instance|error_bit_seed\(30) & ((\NoTMR_instance|Add1~57\) # (GND)))))
-- \NoTMR_instance|Add1~59\ = CARRY((\NoTMR_instance|error_bit_seed\(29) & (!\NoTMR_instance|error_bit_seed\(30) & !\NoTMR_instance|Add1~57\)) # (!\NoTMR_instance|error_bit_seed\(29) & ((!\NoTMR_instance|Add1~57\) # (!\NoTMR_instance|error_bit_seed\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(29),
	datab => \NoTMR_instance|error_bit_seed\(30),
	datad => VCC,
	cin => \NoTMR_instance|Add1~57\,
	combout => \NoTMR_instance|Add1~58_combout\,
	cout => \NoTMR_instance|Add1~59\);

-- Location: LCCOMB_X20_Y15_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[164]~869\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[164]~869_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\ & 
-- ((\NoTMR_instance|Add1~58_combout\))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\ & (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~6_combout\,
	datab => \NoTMR_instance|Add1~58_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[164]~869_combout\);

-- Location: LCCOMB_X20_Y15_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[197]~1436\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[197]~1436_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[164]~869_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~8_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[164]~869_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[197]~1436_combout\);

-- Location: LCCOMB_X19_Y13_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[230]~1441\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[230]~1441_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[197]~1436_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~10_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[197]~1436_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[230]~1441_combout\);

-- Location: LCCOMB_X19_Y13_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[263]~899\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[263]~899_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~14_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~14_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[263]~899_combout\);

-- Location: LCCOMB_X20_Y15_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[197]~880\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[197]~880_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~10_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[197]~880_combout\);

-- Location: LCCOMB_X20_Y13_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~12_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~11\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[197]~1436_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[197]~880_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~11\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[197]~1436_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[197]~880_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~13\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[197]~1436_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[197]~880_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[197]~1436_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[197]~880_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~11\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~12_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~13\);

-- Location: LCCOMB_X19_Y13_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[263]~1447\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[263]~1447_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[230]~1441_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~12_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[230]~1441_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~12_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[263]~1447_combout\);

-- Location: LCCOMB_X19_Y13_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[296]~1454\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[296]~1454_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[263]~1447_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~14_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~14_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[263]~1447_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[296]~1454_combout\);

-- Location: LCCOMB_X15_Y13_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[329]~1462\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[329]~1462_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[296]~1454_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~16_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[296]~1454_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[329]~1462_combout\);

-- Location: LCCOMB_X15_Y12_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[363]~934\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[363]~934_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~22_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~22_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[363]~934_combout\);

-- Location: LCCOMB_X15_Y12_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~24_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~23\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[363]~1470_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[363]~934_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~23\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[363]~1470_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[363]~934_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~25\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[363]~1470_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[363]~934_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[363]~1470_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[363]~934_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~23\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~24_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~25\);

-- Location: LCCOMB_X15_Y12_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\ = !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~25\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\);

-- Location: LCCOMB_X16_Y12_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[429]~1491\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[429]~1491_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[396]~1480_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[396]~1480_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~24_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[429]~1491_combout\);

-- Location: LCCOMB_X17_Y10_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[462]~1503\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[462]~1503_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[429]~1491_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[429]~1491_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~26_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[462]~1503_combout\);

-- Location: LCCOMB_X17_Y10_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~30_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~29\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[462]~979_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[462]~1503_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~29\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[462]~979_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[462]~1503_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~31\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[462]~979_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[462]~1503_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[462]~979_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[462]~1503_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~29\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~30_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~31\);

-- Location: LCCOMB_X17_Y10_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\ = \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~31\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~31\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\);

-- Location: LCCOMB_X17_Y10_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[494]~997\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[494]~997_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~28_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~28_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[494]~997_combout\);

-- Location: LCCOMB_X15_Y10_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[460]~1505\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[460]~1505_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[427]~1493_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[427]~1493_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~22_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[460]~1505_combout\);

-- Location: LCCOMB_X15_Y10_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[493]~1518\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[493]~1518_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[460]~1505_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~24_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[460]~1505_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[493]~1518_combout\);

-- Location: LCCOMB_X19_Y10_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~30_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~29\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[494]~1517_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[494]~997_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~29\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[494]~1517_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[494]~997_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~31\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[494]~1517_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[494]~997_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[494]~1517_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[494]~997_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~29\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~30_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~31\);

-- Location: LCCOMB_X19_Y10_N14
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~32_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~31\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[495]~996_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[495]~1516_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~31\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[495]~996_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[495]~1516_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~33\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[495]~996_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[495]~1516_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[495]~996_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[495]~1516_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~31\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~32_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~33\);

-- Location: LCCOMB_X19_Y10_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ = !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~33\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~33\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\);

-- Location: LCCOMB_X20_Y10_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[527]~1015\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[527]~1015_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~30_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[527]~1015_combout\);

-- Location: LCCOMB_X20_Y10_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~34_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~33\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[528]~1530_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[528]~1014_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~33\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[528]~1530_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[528]~1014_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~35\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[528]~1530_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[528]~1014_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[528]~1530_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[528]~1014_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~33\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~34_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~35\);

-- Location: LCCOMB_X17_Y10_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[528]~1530\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[528]~1530_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[495]~1516_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[495]~1516_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~30_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[528]~1530_combout\);

-- Location: LCCOMB_X21_Y10_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[561]~1545\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[561]~1545_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[528]~1530_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~32_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[528]~1530_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[561]~1545_combout\);

-- Location: LCCOMB_X20_Y10_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[594]~1561\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[594]~1561_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[561]~1545_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~34_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[561]~1545_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[594]~1561_combout\);

-- Location: LCCOMB_X21_Y10_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~36_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~35\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[561]~1545_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[561]~1033_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~35\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[561]~1545_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[561]~1033_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~37\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[561]~1545_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[561]~1033_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[561]~1545_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[561]~1033_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~35\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~36_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~37\);

-- Location: LCCOMB_X21_Y10_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[627]~1578\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[627]~1578_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[594]~1561_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[594]~1561_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~36_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[627]~1578_combout\);

-- Location: LCCOMB_X23_Y10_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~40_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~39\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[627]~1074_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[627]~1578_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~39\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[627]~1074_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[627]~1578_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~41\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[627]~1074_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[627]~1578_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[627]~1074_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[627]~1578_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~39\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~40_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~41\);

-- Location: LCCOMB_X23_Y10_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ = !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~41\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~41\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\);

-- Location: LCCOMB_X23_Y10_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[660]~1096\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[660]~1096_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~40_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~40_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[660]~1096_combout\);

-- Location: LCCOMB_X23_Y10_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[659]~1097\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[659]~1097_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~38_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[659]~1097_combout\);

-- Location: LCCOMB_X24_Y10_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ = \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~43\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~43\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\);

-- Location: LCCOMB_X27_Y10_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[726]~1635\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[726]~1635_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[693]~1615_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~42_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~42_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[693]~1615_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[726]~1635_combout\);

-- Location: LCCOMB_X28_Y10_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~46_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~45\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[726]~1143_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[726]~1635_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~45\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[726]~1143_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[726]~1635_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~47\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[726]~1143_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[726]~1635_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[726]~1143_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[726]~1635_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~45\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~46_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~47\);

-- Location: LCCOMB_X28_Y10_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ = \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~47\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~47\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\);

-- Location: LCCOMB_X29_Y10_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[758]~1169\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[758]~1169_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[758]~1169_combout\);

-- Location: LCCOMB_X30_Y10_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~46_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~45\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[758]~1657_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[758]~1169_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~45\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[758]~1657_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[758]~1169_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~47\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[758]~1657_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[758]~1169_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[758]~1657_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[758]~1169_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~45\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~46_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~47\);

-- Location: LCCOMB_X31_Y10_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[791]~1195\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[791]~1195_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~46_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[791]~1195_combout\);

-- Location: LCCOMB_X32_Y10_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~50_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~49\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[792]~1678_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[792]~1194_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~49\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[792]~1678_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[792]~1194_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~51\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[792]~1678_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[792]~1194_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[792]~1678_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[792]~1194_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~49\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~50_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~51\);

-- Location: LCCOMB_X32_Y10_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ = \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~51\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~51\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\);

-- Location: LCCOMB_X32_Y13_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[825]~1221\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[825]~1221_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[825]~1221_combout\);

-- Location: LCCOMB_X28_Y13_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[891]~1750\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[891]~1750_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[858]~1725_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~52_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[858]~1725_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[891]~1750_combout\);

-- Location: LCCOMB_X30_Y12_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[889]~1280\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[889]~1280_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~50_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~50_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[889]~1280_combout\);

-- Location: LCCOMB_X29_Y13_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ = !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~57\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~57\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\);

-- Location: LCCOMB_X28_Y13_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[956]~1804\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[956]~1804_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[923]~1777_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~54_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~54_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[923]~1777_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[956]~1804_combout\);

-- Location: LCCOMB_X24_Y15_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[989]~1376\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[989]~1376_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[989]~1376_combout\);

-- Location: LCCOMB_X24_Y15_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1022]~1408\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1022]~1408_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[989]~1376_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[989]~1832_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~60_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[989]~1376_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[989]~1832_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1022]~1408_combout\);

-- Location: FF_X24_Y15_N19
\NoTMR_instance|error_bit_seed[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1022]~1408_combout\,
	ena => \NoTMR_instance|Equal25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|error_bit_seed\(30));

-- Location: LCCOMB_X23_Y15_N30
\NoTMR_instance|Add1~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Add1~60_combout\ = \NoTMR_instance|Add1~59\ $ (!\NoTMR_instance|error_bit_seed\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \NoTMR_instance|error_bit_seed\(30),
	cin => \NoTMR_instance|Add1~59\,
	combout => \NoTMR_instance|Add1~60_combout\);

-- Location: LCCOMB_X21_Y15_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[132]~858\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[132]~858_combout\ = (\NoTMR_instance|Add1~60_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Add1~60_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[132]~858_combout\);

-- Location: LCCOMB_X20_Y15_N10
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[165]~1860\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[165]~1860_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\ & 
-- (\NoTMR_instance|Add1~60_combout\)) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Add1~60_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~8_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_25~10_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[165]~1860_combout\);

-- Location: LCCOMB_X20_Y15_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[198]~1435\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[198]~1435_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[165]~1860_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~12_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_26~10_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[165]~1860_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[198]~1435_combout\);

-- Location: LCCOMB_X20_Y13_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~14_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~13\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[198]~879_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[198]~1435_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~13\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[198]~879_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[198]~1435_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~15\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[198]~879_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[198]~1435_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[198]~879_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[198]~1435_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~13\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~14_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~15\);

-- Location: LCCOMB_X20_Y13_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\ = \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~15\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\);

-- Location: LCCOMB_X19_Y13_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[231]~888\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[231]~888_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~14_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[231]~888_combout\);

-- Location: LCCOMB_X17_Y13_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[264]~898\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[264]~898_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~16_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~16_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[264]~898_combout\);

-- Location: LCCOMB_X20_Y15_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[231]~1440\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[231]~1440_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[198]~1435_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~14_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_27~12_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[198]~1435_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[231]~1440_combout\);

-- Location: LCCOMB_X20_Y13_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[264]~1446\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[264]~1446_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[231]~1440_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~14_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~14_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_28~16_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[231]~1440_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[264]~1446_combout\);

-- Location: LCCOMB_X16_Y12_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[297]~1453\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[297]~1453_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[264]~1446_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~18_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_29~16_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[264]~1446_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[297]~1453_combout\);

-- Location: LCCOMB_X16_Y12_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[330]~1461\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[330]~1461_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[297]~1453_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~20_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_30~18_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[297]~1453_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[330]~1461_combout\);

-- Location: LCCOMB_X16_Y12_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[363]~1470\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[363]~1470_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[330]~1461_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~20_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~20_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[330]~1461_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_1~22_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[363]~1470_combout\);

-- Location: LCCOMB_X16_Y12_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[396]~1480\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[396]~1480_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[363]~1470_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~24_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[363]~1470_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_2~22_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_3~26_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[396]~1480_combout\);

-- Location: LCCOMB_X16_Y9_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[429]~963\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[429]~963_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~26_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~26_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_4~28_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[429]~963_combout\);

-- Location: LCCOMB_X16_Y10_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\ = !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~29\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~29\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\);

-- Location: LCCOMB_X17_Y10_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[495]~1516\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[495]~1516_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[462]~1503_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~28_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~28_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_5~30_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[462]~1503_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_6~32_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[495]~1516_combout\);

-- Location: LCCOMB_X19_Y10_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[528]~1014\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[528]~1014_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~32_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~32_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_7~34_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[528]~1014_combout\);

-- Location: LCCOMB_X20_Y10_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ = \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~35\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~35\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\);

-- Location: LCCOMB_X20_Y10_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[561]~1033\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[561]~1033_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~36_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_8~34_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[561]~1033_combout\);

-- Location: LCCOMB_X21_Y10_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ = !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~37\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~37\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\);

-- Location: LCCOMB_X21_Y10_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[594]~1053\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[594]~1053_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~38_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_9~36_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[594]~1053_combout\);

-- Location: LCCOMB_X24_Y10_N26
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[660]~1596\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[660]~1596_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[627]~1578_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~40_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_10~38_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[627]~1578_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[660]~1596_combout\);

-- Location: LCCOMB_X27_Y10_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[693]~1615\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[693]~1615_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[660]~1596_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~42_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[660]~1596_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_12~40_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_13~44_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[693]~1615_combout\);

-- Location: LCCOMB_X27_Y10_N20
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~44_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~43\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[693]~1119_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[693]~1615_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~43\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[693]~1119_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[693]~1615_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~45\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[693]~1119_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[693]~1615_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[693]~1119_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[693]~1615_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~43\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~44_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~45\);

-- Location: LCCOMB_X27_Y10_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ = !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~45\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~45\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\);

-- Location: LCCOMB_X30_Y10_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[759]~1656\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[759]~1656_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[726]~1635_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[726]~1635_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~46_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_14~44_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[759]~1656_combout\);

-- Location: LCCOMB_X30_Y10_N22
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~48_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~47\ & ((((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[759]~1168_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[759]~1656_combout\))))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~47\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[759]~1168_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[759]~1656_combout\) # (GND))))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~49\ = CARRY((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[759]~1168_combout\) # ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[759]~1656_combout\) # 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[759]~1168_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[759]~1656_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~47\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~48_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~49\);

-- Location: LCCOMB_X30_Y10_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ = !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~49\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~49\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\);

-- Location: LCCOMB_X32_Y10_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[792]~1194\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[792]~1194_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~48_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[792]~1194_combout\);

-- Location: LCCOMB_X33_Y10_N2
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[792]~1678\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[792]~1678_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[759]~1656_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[759]~1656_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~48_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_15~46_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[792]~1678_combout\);

-- Location: LCCOMB_X32_Y13_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[825]~1701\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[825]~1701_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[792]~1678_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~50_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[792]~1678_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_16~48_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[825]~1701_combout\);

-- Location: LCCOMB_X28_Y13_N12
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[858]~1725\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[858]~1725_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[825]~1701_combout\) # 
-- ((!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~52_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_17~50_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_18~54_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[825]~1701_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[858]~1725_combout\);

-- Location: LCCOMB_X28_Y13_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[924]~1776\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[924]~1776_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[891]~1750_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~54_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[891]~1750_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~54_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_19~56_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_20~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[924]~1776_combout\);

-- Location: LCCOMB_X27_Y13_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~58_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~57\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[924]~1308_combout\) # 
-- (\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[924]~1776_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~57\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[924]~1308_combout\ & 
-- (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[924]~1776_combout\)))
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~59\ = CARRY((!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[924]~1308_combout\ & (!\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[924]~1776_combout\ & 
-- !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[924]~1308_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[924]~1776_combout\,
	datad => VCC,
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~57\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~58_combout\,
	cout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~59\);

-- Location: LCCOMB_X27_Y13_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ = \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~59\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~59\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\);

-- Location: LCCOMB_X26_Y13_N4
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[957]~1339\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[957]~1339_combout\ = (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~58_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[957]~1339_combout\);

-- Location: LCCOMB_X27_Y15_N30
\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ = !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~61\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~61\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\);

-- Location: LCCOMB_X23_Y17_N16
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[960]~1374\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[960]~1374_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~0_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~0_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[960]~1374_combout\);

-- Location: LCCOMB_X23_Y16_N0
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[993]~1405\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[993]~1405_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[960]~1373_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[960]~1374_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[960]~1373_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[960]~1374_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~2_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[993]~1405_combout\);

-- Location: FF_X23_Y16_N1
\NoTMR_instance|error_bit_seed[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[993]~1405_combout\,
	ena => \NoTMR_instance|Equal25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|error_bit_seed\(1));

-- Location: LCCOMB_X26_Y17_N18
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[961]~1371\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[961]~1371_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & 
-- ((\NoTMR_instance|Add1~2_combout\))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\ & (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~0_combout\,
	datab => \NoTMR_instance|Add1~2_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_21~60_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[961]~1371_combout\);

-- Location: LCCOMB_X26_Y17_N24
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[994]~1404\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[994]~1404_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[961]~1372_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[961]~1371_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[961]~1372_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[961]~1371_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~4_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[994]~1404_combout\);

-- Location: FF_X26_Y17_N25
\NoTMR_instance|error_bit_seed[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[994]~1404_combout\,
	ena => \NoTMR_instance|Equal25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|error_bit_seed\(2));

-- Location: LCCOMB_X28_Y14_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[971]~1394\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[971]~1394_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~22_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~22_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[971]~1394_combout\);

-- Location: LCCOMB_X28_Y14_N28
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1004]~1426\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1004]~1426_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[971]~1850_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[971]~1394_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[971]~1850_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[971]~1394_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~24_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1004]~1426_combout\);

-- Location: FF_X28_Y14_N29
\NoTMR_instance|error_bit_seed[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[1004]~1426_combout\,
	ena => \NoTMR_instance|Equal25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|error_bit_seed\(12));

-- Location: LCCOMB_X26_Y17_N20
\NoTMR_instance|process_3~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|process_3~6_combout\ = (!\NoTMR_instance|error_bit_seed\(13) & (!\NoTMR_instance|error_bit_seed\(12) & (!\NoTMR_instance|error_bit_seed\(11) & !\NoTMR_instance|error_bit_seed\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(13),
	datab => \NoTMR_instance|error_bit_seed\(12),
	datac => \NoTMR_instance|error_bit_seed\(11),
	datad => \NoTMR_instance|error_bit_seed\(14),
	combout => \NoTMR_instance|process_3~6_combout\);

-- Location: LCCOMB_X27_Y17_N16
\NoTMR_instance|process_3~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|process_3~7_combout\ = (!\NoTMR_instance|error_bit_seed\(8) & (!\NoTMR_instance|error_bit_seed\(7) & (!\NoTMR_instance|error_bit_seed\(9) & !\NoTMR_instance|error_bit_seed\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(8),
	datab => \NoTMR_instance|error_bit_seed\(7),
	datac => \NoTMR_instance|error_bit_seed\(9),
	datad => \NoTMR_instance|error_bit_seed\(10),
	combout => \NoTMR_instance|process_3~7_combout\);

-- Location: LCCOMB_X27_Y17_N14
\NoTMR_instance|process_3~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|process_3~8_combout\ = (!\NoTMR_instance|error_bit_seed\(6) & (\NoTMR_instance|process_3~6_combout\ & (!\NoTMR_instance|error_bit_seed\(5) & \NoTMR_instance|process_3~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(6),
	datab => \NoTMR_instance|process_3~6_combout\,
	datac => \NoTMR_instance|error_bit_seed\(5),
	datad => \NoTMR_instance|process_3~7_combout\,
	combout => \NoTMR_instance|process_3~8_combout\);

-- Location: LCCOMB_X27_Y17_N10
\NoTMR_instance|process_3~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|process_3~16_combout\ = (\NoTMR_instance|process_3~5_combout\ & (!\NoTMR_instance|error_bit_seed\(4) & (\NoTMR_instance|process_3~8_combout\ & \NoTMR_instance|Equal25~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|process_3~5_combout\,
	datab => \NoTMR_instance|error_bit_seed\(4),
	datac => \NoTMR_instance|process_3~8_combout\,
	datad => \NoTMR_instance|Equal25~20_combout\,
	combout => \NoTMR_instance|process_3~16_combout\);

-- Location: LCCOMB_X33_Y20_N6
\NoTMR_instance|process_3~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|process_3~19_combout\ = (!\NoTMR_instance|error_bit_seed\(1) & (\NoTMR_instance|error_bit_seed\(2) & (\NoTMR_instance|process_3~16_combout\ & \NoTMR_instance|error_bit_seed\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(1),
	datab => \NoTMR_instance|error_bit_seed\(2),
	datac => \NoTMR_instance|process_3~16_combout\,
	datad => \NoTMR_instance|error_bit_seed\(0),
	combout => \NoTMR_instance|process_3~19_combout\);

-- Location: FF_X32_Y22_N25
\GTMR_instance|internal_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \GTMR_instance|Add0~14_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GTMR_instance|internal_data\(8));

-- Location: FF_X32_Y21_N7
\GTMR_instance|internal_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \GTMR_instance|Add0~28_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GTMR_instance|internal_data\(15));

-- Location: LCCOMB_X32_Y21_N28
\NoTMR_instance|CRC24~61\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~61_combout\ = \GTMR_instance|internal_data\(3) $ (\GTMR_instance|internal_data\(4) $ (\GTMR_instance|internal_data\(0) $ (!\GTMR_instance|internal_data\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(3),
	datab => \GTMR_instance|internal_data\(4),
	datac => \GTMR_instance|internal_data\(0),
	datad => \GTMR_instance|internal_data\(10),
	combout => \NoTMR_instance|CRC24~61_combout\);

-- Location: LCCOMB_X33_Y21_N12
\NoTMR_instance|CRC24~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~62_combout\ = \NoTMR_instance|CRC24~60_combout\ $ (\GTMR_instance|internal_data\(8) $ (\GTMR_instance|internal_data\(15) $ (\NoTMR_instance|CRC24~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|CRC24~60_combout\,
	datab => \GTMR_instance|internal_data\(8),
	datac => \GTMR_instance|internal_data\(15),
	datad => \NoTMR_instance|CRC24~61_combout\,
	combout => \NoTMR_instance|CRC24~62_combout\);

-- Location: LCCOMB_X32_Y24_N14
\NoTMR_instance|CRC24~63\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~63_combout\ = \NoTMR_instance|CRC24~62_combout\ $ (((!\NoTMR_instance|error_bit_seed\(3) & \NoTMR_instance|process_3~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(3),
	datac => \NoTMR_instance|process_3~19_combout\,
	datad => \NoTMR_instance|CRC24~62_combout\,
	combout => \NoTMR_instance|CRC24~63_combout\);

-- Location: FF_X32_Y24_N15
\NoTMR_instance|CRC24[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|CRC24~63_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|CRC24\(3));

-- Location: LCCOMB_X33_Y20_N20
\NoTMR_instance|process_3~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|process_3~18_combout\ = (\NoTMR_instance|error_bit_seed\(1) & (\NoTMR_instance|error_bit_seed\(0) & \NoTMR_instance|process_3~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(1),
	datab => \NoTMR_instance|error_bit_seed\(0),
	datac => \NoTMR_instance|process_3~16_combout\,
	combout => \NoTMR_instance|process_3~18_combout\);

-- Location: LCCOMB_X27_Y17_N8
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[962]~1403\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[962]~1403_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~4_combout\ & !\NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~4_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_23~62_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[962]~1403_combout\);

-- Location: LCCOMB_X27_Y17_N6
\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[995]~1434\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[995]~1434_combout\ = (\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[962]~1859_combout\) # 
-- ((\NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[962]~1403_combout\)))) # (!\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\ & (((\NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[962]~1859_combout\,
	datab => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[962]~1403_combout\,
	datac => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~6_combout\,
	datad => \NoTMR_instance|Mod1|auto_generated|divider|divider|op_24~64_combout\,
	combout => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[995]~1434_combout\);

-- Location: FF_X27_Y17_N7
\NoTMR_instance|error_bit_seed[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|Mod1|auto_generated|divider|divider|StageOut[995]~1434_combout\,
	ena => \NoTMR_instance|Equal25~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|error_bit_seed\(3));

-- Location: LCCOMB_X32_Y24_N8
\NoTMR_instance|CRC24~67\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~67_combout\ = \NoTMR_instance|CRC24~66_combout\ $ (((!\NoTMR_instance|error_bit_seed\(2) & (\NoTMR_instance|process_3~18_combout\ & !\NoTMR_instance|error_bit_seed\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|CRC24~66_combout\,
	datab => \NoTMR_instance|error_bit_seed\(2),
	datac => \NoTMR_instance|process_3~18_combout\,
	datad => \NoTMR_instance|error_bit_seed\(3),
	combout => \NoTMR_instance|CRC24~67_combout\);

-- Location: FF_X32_Y24_N9
\NoTMR_instance|CRC24[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|CRC24~67_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|CRC24\(1));

-- Location: LCCOMB_X32_Y24_N10
\Mux0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux0~12_combout\ = (tx_counter(1) & (\GTMR_instance|temp_simulation_completed~q\)) # (!tx_counter(1) & (!\GTMR_instance|temp_simulation_completed~q\ & \NoTMR_instance|CRC24\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tx_counter(1),
	datab => \GTMR_instance|temp_simulation_completed~q\,
	datac => \NoTMR_instance|CRC24\(1),
	combout => \Mux0~12_combout\);

-- Location: LCCOMB_X32_Y24_N20
\Mux0~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux0~13_combout\ = (tx_counter(1) & ((tx_counter(2)) # ((\NoTMR_instance|CRC24\(3) & !\Mux0~12_combout\)))) # (!tx_counter(1) & (((!tx_counter(2) & \Mux0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tx_counter(1),
	datab => \NoTMR_instance|CRC24\(3),
	datac => tx_counter(2),
	datad => \Mux0~12_combout\,
	combout => \Mux0~13_combout\);

-- Location: FF_X32_Y22_N13
\GTMR_instance|internal_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \GTMR_instance|Add0~2_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GTMR_instance|internal_data\(2));

-- Location: LCCOMB_X33_Y22_N26
\NoTMR_instance|CRC24~57\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~57_combout\ = \GTMR_instance|internal_data\(10) $ (\GTMR_instance|internal_data\(15) $ (\GTMR_instance|internal_data\(2) $ (\GTMR_instance|internal_data\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(10),
	datab => \GTMR_instance|internal_data\(15),
	datac => \GTMR_instance|internal_data\(2),
	datad => \GTMR_instance|internal_data\(11),
	combout => \NoTMR_instance|CRC24~57_combout\);

-- Location: FF_X32_Y22_N27
\GTMR_instance|internal_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \GTMR_instance|Add0~16_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GTMR_instance|internal_data\(9));

-- Location: LCCOMB_X35_Y21_N14
\NoTMR_instance|CRC24~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~21_combout\ = \GTMR_instance|internal_data\(5) $ (\GTMR_instance|internal_data\(6) $ (\GTMR_instance|internal_data\(23) $ (\GTMR_instance|internal_data\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(5),
	datab => \GTMR_instance|internal_data\(6),
	datac => \GTMR_instance|internal_data\(23),
	datad => \GTMR_instance|internal_data\(12),
	combout => \NoTMR_instance|CRC24~21_combout\);

-- Location: LCCOMB_X36_Y21_N0
\NoTMR_instance|CRC24~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~56_combout\ = \GTMR_instance|internal_data\(9) $ (\NoTMR_instance|CRC24~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \GTMR_instance|internal_data\(9),
	datad => \NoTMR_instance|CRC24~21_combout\,
	combout => \NoTMR_instance|CRC24~56_combout\);

-- Location: LCCOMB_X33_Y22_N8
\NoTMR_instance|CRC24~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~58_combout\ = \GTMR_instance|internal_data\(17) $ (\GTMR_instance|internal_data\(19) $ (\NoTMR_instance|CRC24~57_combout\ $ (\NoTMR_instance|CRC24~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(17),
	datab => \GTMR_instance|internal_data\(19),
	datac => \NoTMR_instance|CRC24~57_combout\,
	datad => \NoTMR_instance|CRC24~56_combout\,
	combout => \NoTMR_instance|CRC24~58_combout\);

-- Location: LCCOMB_X32_Y24_N28
\NoTMR_instance|CRC24~59\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~59_combout\ = \NoTMR_instance|CRC24~58_combout\ $ (((\NoTMR_instance|process_3~18_combout\ & (!\NoTMR_instance|error_bit_seed\(3) & \NoTMR_instance|error_bit_seed\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|process_3~18_combout\,
	datab => \NoTMR_instance|error_bit_seed\(3),
	datac => \NoTMR_instance|error_bit_seed\(2),
	datad => \NoTMR_instance|CRC24~58_combout\,
	combout => \NoTMR_instance|CRC24~59_combout\);

-- Location: FF_X32_Y24_N29
\NoTMR_instance|CRC24[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|CRC24~59_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|CRC24\(5));

-- Location: LCCOMB_X32_Y24_N24
\Mux0~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux0~15_combout\ = (\Mux0~14_combout\ & (\Mux0~13_combout\)) # (!\Mux0~14_combout\ & ((\Mux0~13_combout\ & (!tx_counter(2))) # (!\Mux0~13_combout\ & (tx_counter(2) & \NoTMR_instance|CRC24\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~14_combout\,
	datab => \Mux0~13_combout\,
	datac => tx_counter(2),
	datad => \NoTMR_instance|CRC24\(5),
	combout => \Mux0~15_combout\);

-- Location: LCCOMB_X33_Y24_N8
\NoTMR_instance|process_3~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|process_3~12_combout\ = (!\NoTMR_instance|error_bit_seed\(1) & \NoTMR_instance|error_bit_seed\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|error_bit_seed\(1),
	datac => \NoTMR_instance|error_bit_seed\(2),
	combout => \NoTMR_instance|process_3~12_combout\);

-- Location: FF_X32_Y21_N13
\GTMR_instance|internal_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \GTMR_instance|Add0~34_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GTMR_instance|internal_data\(18));

-- Location: LCCOMB_X36_Y21_N6
\NoTMR_instance|CRC24~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~14_combout\ = \GTMR_instance|internal_data\(22) $ (\GTMR_instance|internal_data\(18) $ (\GTMR_instance|internal_data\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(22),
	datab => \GTMR_instance|internal_data\(18),
	datac => \GTMR_instance|internal_data\(11),
	combout => \NoTMR_instance|CRC24~14_combout\);

-- Location: LCCOMB_X35_Y22_N22
\NoTMR_instance|CRC24~70\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~70_combout\ = \GTMR_instance|internal_data\(10) $ (\GTMR_instance|internal_data\(14) $ (\NoTMR_instance|CRC24~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(10),
	datab => \GTMR_instance|internal_data\(14),
	datad => \NoTMR_instance|CRC24~14_combout\,
	combout => \NoTMR_instance|CRC24~70_combout\);

-- Location: LCCOMB_X35_Y22_N18
\NoTMR_instance|CRC24~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~30_combout\ = \GTMR_instance|internal_data\(4) $ (\GTMR_instance|internal_data\(5) $ (\GTMR_instance|internal_data\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(4),
	datac => \GTMR_instance|internal_data\(5),
	datad => \GTMR_instance|internal_data\(1),
	combout => \NoTMR_instance|CRC24~30_combout\);

-- Location: LCCOMB_X35_Y22_N10
\NoTMR_instance|CRC24~71\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~71_combout\ = \GTMR_instance|internal_data\(8) $ (\GTMR_instance|internal_data\(16) $ (\GTMR_instance|internal_data\(9) $ (\NoTMR_instance|CRC24~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(8),
	datab => \GTMR_instance|internal_data\(16),
	datac => \GTMR_instance|internal_data\(9),
	datad => \NoTMR_instance|CRC24~30_combout\,
	combout => \NoTMR_instance|CRC24~71_combout\);

-- Location: LCCOMB_X35_Y22_N26
\NoTMR_instance|CRC24~72\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~72_combout\ = \NoTMR_instance|CRC24~70_combout\ $ (\NoTMR_instance|CRC24~71_combout\ $ (((\NoTMR_instance|process_3~22_combout\ & \NoTMR_instance|process_3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|process_3~22_combout\,
	datab => \NoTMR_instance|process_3~12_combout\,
	datac => \NoTMR_instance|CRC24~70_combout\,
	datad => \NoTMR_instance|CRC24~71_combout\,
	combout => \NoTMR_instance|CRC24~72_combout\);

-- Location: FF_X35_Y22_N27
\NoTMR_instance|CRC24[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|CRC24~72_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|CRC24\(4));

-- Location: FF_X32_Y22_N23
\GTMR_instance|internal_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \GTMR_instance|Add0~12_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GTMR_instance|internal_data\(7));

-- Location: LCCOMB_X35_Y21_N18
\NoTMR_instance|CRC24~80\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~80_combout\ = \GTMR_instance|internal_data\(12) $ (\GTMR_instance|internal_data\(16) $ (\GTMR_instance|internal_data\(18) $ (\GTMR_instance|internal_data\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(12),
	datab => \GTMR_instance|internal_data\(16),
	datac => \GTMR_instance|internal_data\(18),
	datad => \GTMR_instance|internal_data\(6),
	combout => \NoTMR_instance|CRC24~80_combout\);

-- Location: LCCOMB_X35_Y21_N20
\NoTMR_instance|CRC24~81\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~81_combout\ = \GTMR_instance|internal_data\(20) $ (\GTMR_instance|internal_data\(7) $ (\GTMR_instance|internal_data\(3) $ (\NoTMR_instance|CRC24~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(20),
	datab => \GTMR_instance|internal_data\(7),
	datac => \GTMR_instance|internal_data\(3),
	datad => \NoTMR_instance|CRC24~80_combout\,
	combout => \NoTMR_instance|CRC24~81_combout\);

-- Location: LCCOMB_X35_Y21_N24
\NoTMR_instance|CRC24~76\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~76_combout\ = \GTMR_instance|internal_data\(9) $ (\GTMR_instance|internal_data\(2) $ (\GTMR_instance|internal_data\(23) $ (!\GTMR_instance|internal_data\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(9),
	datab => \GTMR_instance|internal_data\(2),
	datac => \GTMR_instance|internal_data\(23),
	datad => \GTMR_instance|internal_data\(0),
	combout => \NoTMR_instance|CRC24~76_combout\);

-- Location: LCCOMB_X35_Y21_N10
\NoTMR_instance|CRC24~77\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~77_combout\ = \GTMR_instance|internal_data\(5) $ (\NoTMR_instance|CRC24~76_combout\ $ (\GTMR_instance|internal_data\(21) $ (\GTMR_instance|internal_data\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(5),
	datab => \NoTMR_instance|CRC24~76_combout\,
	datac => \GTMR_instance|internal_data\(21),
	datad => \GTMR_instance|internal_data\(14),
	combout => \NoTMR_instance|CRC24~77_combout\);

-- Location: LCCOMB_X33_Y20_N24
\NoTMR_instance|process_3~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|process_3~22_combout\ = (!\NoTMR_instance|error_bit_seed\(0) & (\NoTMR_instance|process_3~16_combout\ & !\NoTMR_instance|error_bit_seed\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NoTMR_instance|error_bit_seed\(0),
	datac => \NoTMR_instance|process_3~16_combout\,
	datad => \NoTMR_instance|error_bit_seed\(3),
	combout => \NoTMR_instance|process_3~22_combout\);

-- Location: LCCOMB_X33_Y20_N22
\NoTMR_instance|CRC24~82\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~82_combout\ = \NoTMR_instance|CRC24~81_combout\ $ (\NoTMR_instance|CRC24~77_combout\ $ (((\NoTMR_instance|process_3~0_combout\ & \NoTMR_instance|process_3~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|process_3~0_combout\,
	datab => \NoTMR_instance|CRC24~81_combout\,
	datac => \NoTMR_instance|CRC24~77_combout\,
	datad => \NoTMR_instance|process_3~22_combout\,
	combout => \NoTMR_instance|CRC24~82_combout\);

-- Location: FF_X33_Y20_N23
\NoTMR_instance|CRC24[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|CRC24~82_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|CRC24\(6));

-- Location: LCCOMB_X33_Y20_N8
\NoTMR_instance|process_3~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|process_3~15_combout\ = (!\NoTMR_instance|error_bit_seed\(1) & !\NoTMR_instance|error_bit_seed\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(1),
	datad => \NoTMR_instance|error_bit_seed\(2),
	combout => \NoTMR_instance|process_3~15_combout\);

-- Location: LCCOMB_X35_Y21_N28
\NoTMR_instance|CRC24~78\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~78_combout\ = \GTMR_instance|internal_data\(13) $ (\GTMR_instance|internal_data\(11) $ (\GTMR_instance|internal_data\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GTMR_instance|internal_data\(13),
	datac => \GTMR_instance|internal_data\(11),
	datad => \GTMR_instance|internal_data\(10),
	combout => \NoTMR_instance|CRC24~78_combout\);

-- Location: LCCOMB_X33_Y20_N16
\NoTMR_instance|CRC24~79\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~79_combout\ = \NoTMR_instance|CRC24~77_combout\ $ (\NoTMR_instance|CRC24~78_combout\ $ (((\NoTMR_instance|process_3~22_combout\ & \NoTMR_instance|process_3~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|CRC24~77_combout\,
	datab => \NoTMR_instance|process_3~22_combout\,
	datac => \NoTMR_instance|process_3~15_combout\,
	datad => \NoTMR_instance|CRC24~78_combout\,
	combout => \NoTMR_instance|CRC24~79_combout\);

-- Location: FF_X33_Y20_N17
\NoTMR_instance|CRC24[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|CRC24~79_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|CRC24\(0));

-- Location: LCCOMB_X35_Y25_N2
\Mux0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux0~16_combout\ = (\GTMR_instance|temp_simulation_completed~q\ & ((tx_counter(1)))) # (!\GTMR_instance|temp_simulation_completed~q\ & (\NoTMR_instance|CRC24\(0) & !tx_counter(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GTMR_instance|temp_simulation_completed~q\,
	datac => \NoTMR_instance|CRC24\(0),
	datad => tx_counter(1),
	combout => \Mux0~16_combout\);

-- Location: LCCOMB_X35_Y25_N12
\Mux0~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux0~17_combout\ = (tx_counter(1) & ((tx_counter(2)) # ((\NoTMR_instance|CRC24\(2) & !\Mux0~16_combout\)))) # (!tx_counter(1) & (((!tx_counter(2) & \Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|CRC24\(2),
	datab => tx_counter(1),
	datac => tx_counter(2),
	datad => \Mux0~16_combout\,
	combout => \Mux0~17_combout\);

-- Location: LCCOMB_X35_Y25_N18
\Mux0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux0~18_combout\ = (\GTMR_instance|temp_simulation_completed~q\ & ((!\Mux0~17_combout\))) # (!\GTMR_instance|temp_simulation_completed~q\ & (\NoTMR_instance|CRC24\(6) & \Mux0~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GTMR_instance|temp_simulation_completed~q\,
	datac => \NoTMR_instance|CRC24\(6),
	datad => \Mux0~17_combout\,
	combout => \Mux0~18_combout\);

-- Location: LCCOMB_X35_Y25_N4
\Mux0~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux0~19_combout\ = (\Mux0~17_combout\ & (((\Mux0~18_combout\)) # (!tx_counter(2)))) # (!\Mux0~17_combout\ & (tx_counter(2) & (\NoTMR_instance|CRC24\(4) & !\Mux0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~17_combout\,
	datab => tx_counter(2),
	datac => \NoTMR_instance|CRC24\(4),
	datad => \Mux0~18_combout\,
	combout => \Mux0~19_combout\);

-- Location: LCCOMB_X32_Y24_N2
\Mux0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux0~20_combout\ = (tx_counter(3) & (((tx_counter(0))))) # (!tx_counter(3) & ((tx_counter(0) & (\Mux0~15_combout\)) # (!tx_counter(0) & ((\Mux0~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tx_counter(3),
	datab => \Mux0~15_combout\,
	datac => tx_counter(0),
	datad => \Mux0~19_combout\,
	combout => \Mux0~20_combout\);

-- Location: FF_X32_Y21_N11
\GTMR_instance|internal_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \GTMR_instance|Add0~32_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \GTMR_instance|internal_data\(17));

-- Location: LCCOMB_X35_Y22_N20
\NoTMR_instance|CRC24~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~40_combout\ = \GTMR_instance|internal_data\(12) $ (\GTMR_instance|internal_data\(16) $ (\GTMR_instance|internal_data\(5) $ (\GTMR_instance|internal_data\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(12),
	datab => \GTMR_instance|internal_data\(16),
	datac => \GTMR_instance|internal_data\(5),
	datad => \GTMR_instance|internal_data\(19),
	combout => \NoTMR_instance|CRC24~40_combout\);

-- Location: LCCOMB_X35_Y22_N30
\NoTMR_instance|CRC24~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~41_combout\ = \GTMR_instance|internal_data\(7) $ (\GTMR_instance|internal_data\(13) $ (\NoTMR_instance|CRC24~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GTMR_instance|internal_data\(7),
	datac => \GTMR_instance|internal_data\(13),
	datad => \NoTMR_instance|CRC24~40_combout\,
	combout => \NoTMR_instance|CRC24~41_combout\);

-- Location: LCCOMB_X35_Y22_N12
\NoTMR_instance|CRC24~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~54_combout\ = \GTMR_instance|internal_data\(2) $ (\GTMR_instance|Add0~0_combout\ $ (\GTMR_instance|internal_data\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GTMR_instance|internal_data\(2),
	datac => \GTMR_instance|Add0~0_combout\,
	datad => \GTMR_instance|internal_data\(4),
	combout => \NoTMR_instance|CRC24~54_combout\);

-- Location: LCCOMB_X35_Y22_N8
\NoTMR_instance|CRC24~83\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~83_combout\ = \NoTMR_instance|CRC24~70_combout\ $ (\GTMR_instance|internal_data\(17) $ (\NoTMR_instance|CRC24~41_combout\ $ (\NoTMR_instance|CRC24~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|CRC24~70_combout\,
	datab => \GTMR_instance|internal_data\(17),
	datac => \NoTMR_instance|CRC24~41_combout\,
	datad => \NoTMR_instance|CRC24~54_combout\,
	combout => \NoTMR_instance|CRC24~83_combout\);

-- Location: LCCOMB_X32_Y24_N16
\NoTMR_instance|CRC24~84\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~84_combout\ = \NoTMR_instance|CRC24~83_combout\ $ (((\NoTMR_instance|error_bit_seed\(3) & \NoTMR_instance|process_3~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(3),
	datac => \NoTMR_instance|process_3~19_combout\,
	datad => \NoTMR_instance|CRC24~83_combout\,
	combout => \NoTMR_instance|CRC24~84_combout\);

-- Location: FF_X32_Y24_N17
\NoTMR_instance|CRC24[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|CRC24~84_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|CRC24\(11));

-- Location: LCCOMB_X35_Y21_N30
\NoTMR_instance|CRC24~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~37_combout\ = \NoTMR_instance|CRC24~36_combout\ $ (\GTMR_instance|internal_data\(18) $ (\NoTMR_instance|CRC24~21_combout\ $ (\GTMR_instance|internal_data\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|CRC24~36_combout\,
	datab => \GTMR_instance|internal_data\(18),
	datac => \NoTMR_instance|CRC24~21_combout\,
	datad => \GTMR_instance|internal_data\(16),
	combout => \NoTMR_instance|CRC24~37_combout\);

-- Location: LCCOMB_X35_Y21_N4
\NoTMR_instance|CRC24~86\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~86_combout\ = \NoTMR_instance|CRC24~85_combout\ $ (\GTMR_instance|internal_data\(15) $ (\NoTMR_instance|CRC24~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|CRC24~85_combout\,
	datab => \GTMR_instance|internal_data\(15),
	datac => \NoTMR_instance|CRC24~37_combout\,
	combout => \NoTMR_instance|CRC24~86_combout\);

-- Location: LCCOMB_X32_Y24_N18
\NoTMR_instance|CRC24~87\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~87_combout\ = \NoTMR_instance|CRC24~86_combout\ $ (((\NoTMR_instance|process_3~18_combout\ & (\NoTMR_instance|error_bit_seed\(3) & \NoTMR_instance|error_bit_seed\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|process_3~18_combout\,
	datab => \NoTMR_instance|error_bit_seed\(3),
	datac => \NoTMR_instance|error_bit_seed\(2),
	datad => \NoTMR_instance|CRC24~86_combout\,
	combout => \NoTMR_instance|CRC24~87_combout\);

-- Location: FF_X32_Y24_N19
\NoTMR_instance|CRC24[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|CRC24~87_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|CRC24\(13));

-- Location: LCCOMB_X32_Y24_N12
\Mux0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux0~22_combout\ = (\Mux0~21_combout\ & (tx_counter(2) $ ((!tx_counter(1))))) # (!\Mux0~21_combout\ & (tx_counter(2) & ((tx_counter(1)) # (\NoTMR_instance|CRC24\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~21_combout\,
	datab => tx_counter(2),
	datac => tx_counter(1),
	datad => \NoTMR_instance|CRC24\(13),
	combout => \Mux0~22_combout\);

-- Location: LCCOMB_X32_Y24_N4
\Mux0~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux0~24_combout\ = (\Mux0~23_combout\ & (((\Mux0~22_combout\)))) # (!\Mux0~23_combout\ & ((tx_counter(1) & (\NoTMR_instance|CRC24\(11) & !\Mux0~22_combout\)) # (!tx_counter(1) & ((\Mux0~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~23_combout\,
	datab => \NoTMR_instance|CRC24\(11),
	datac => tx_counter(1),
	datad => \Mux0~22_combout\,
	combout => \Mux0~24_combout\);

-- Location: LCCOMB_X35_Y25_N24
\Mux0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux0~8_combout\ = (\GTMR_instance|temp_simulation_completed~q\ & ((tx_counter(1)))) # (!\GTMR_instance|temp_simulation_completed~q\ & (\NoTMR_instance|CRC24\(8) & !tx_counter(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|CRC24\(8),
	datac => \GTMR_instance|temp_simulation_completed~q\,
	datad => tx_counter(1),
	combout => \Mux0~8_combout\);

-- Location: LCCOMB_X31_Y19_N0
\NoTMR_instance|process_3~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|process_3~17_combout\ = (\NoTMR_instance|error_bit_seed\(3) & (!\NoTMR_instance|error_bit_seed\(0) & \NoTMR_instance|process_3~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(3),
	datac => \NoTMR_instance|error_bit_seed\(0),
	datad => \NoTMR_instance|process_3~16_combout\,
	combout => \NoTMR_instance|process_3~17_combout\);

-- Location: LCCOMB_X35_Y22_N6
\NoTMR_instance|process_3~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|process_3~14_combout\ = (\NoTMR_instance|error_bit_seed\(1) & !\NoTMR_instance|error_bit_seed\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|error_bit_seed\(1),
	datad => \NoTMR_instance|error_bit_seed\(2),
	combout => \NoTMR_instance|process_3~14_combout\);

-- Location: LCCOMB_X32_Y22_N8
\NoTMR_instance|CRC24~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~18_combout\ = \GTMR_instance|internal_data\(8) $ (\GTMR_instance|internal_data\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(8),
	datac => \GTMR_instance|internal_data\(11),
	combout => \NoTMR_instance|CRC24~18_combout\);

-- Location: LCCOMB_X32_Y21_N30
\NoTMR_instance|CRC24~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~32_combout\ = \GTMR_instance|internal_data\(18) $ (\GTMR_instance|internal_data\(20) $ (\GTMR_instance|internal_data\(15) $ (\NoTMR_instance|CRC24~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(18),
	datab => \GTMR_instance|internal_data\(20),
	datac => \GTMR_instance|internal_data\(15),
	datad => \NoTMR_instance|CRC24~18_combout\,
	combout => \NoTMR_instance|CRC24~32_combout\);

-- Location: LCCOMB_X33_Y22_N30
\NoTMR_instance|CRC24~49\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~49_combout\ = \NoTMR_instance|CRC24~48_combout\ $ (\NoTMR_instance|CRC24~32_combout\ $ (((\NoTMR_instance|process_3~17_combout\ & \NoTMR_instance|process_3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|CRC24~48_combout\,
	datab => \NoTMR_instance|process_3~17_combout\,
	datac => \NoTMR_instance|process_3~14_combout\,
	datad => \NoTMR_instance|CRC24~32_combout\,
	combout => \NoTMR_instance|CRC24~49_combout\);

-- Location: FF_X32_Y22_N5
\NoTMR_instance|CRC24[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \NoTMR_instance|CRC24~49_combout\,
	sload => VCC,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|CRC24\(10));

-- Location: LCCOMB_X33_Y25_N8
\Mux0~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux0~9_combout\ = (tx_counter(2) & (tx_counter(1))) # (!tx_counter(2) & ((tx_counter(1) & (!\Mux0~8_combout\ & \NoTMR_instance|CRC24\(10))) # (!tx_counter(1) & (\Mux0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tx_counter(2),
	datab => tx_counter(1),
	datac => \Mux0~8_combout\,
	datad => \NoTMR_instance|CRC24\(10),
	combout => \Mux0~9_combout\);

-- Location: LCCOMB_X33_Y22_N20
\NoTMR_instance|CRC24~45\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~45_combout\ = \GTMR_instance|internal_data\(3) $ (\GTMR_instance|internal_data\(5) $ (\GTMR_instance|internal_data\(2) $ (\GTMR_instance|internal_data\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(3),
	datab => \GTMR_instance|internal_data\(5),
	datac => \GTMR_instance|internal_data\(2),
	datad => \GTMR_instance|internal_data\(1),
	combout => \NoTMR_instance|CRC24~45_combout\);

-- Location: LCCOMB_X33_Y22_N14
\NoTMR_instance|CRC24~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~46_combout\ = \GTMR_instance|internal_data\(12) $ (\NoTMR_instance|CRC24~32_combout\ $ (\GTMR_instance|internal_data\(13) $ (\NoTMR_instance|CRC24~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GTMR_instance|internal_data\(12),
	datab => \NoTMR_instance|CRC24~32_combout\,
	datac => \GTMR_instance|internal_data\(13),
	datad => \NoTMR_instance|CRC24~45_combout\,
	combout => \NoTMR_instance|CRC24~46_combout\);

-- Location: LCCOMB_X33_Y22_N0
\NoTMR_instance|CRC24~47\ : cycloneiii_lcell_comb
-- Equation(s):
-- \NoTMR_instance|CRC24~47_combout\ = \NoTMR_instance|CRC24~44_combout\ $ (\NoTMR_instance|CRC24~46_combout\ $ (((\NoTMR_instance|process_3~17_combout\ & \NoTMR_instance|process_3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NoTMR_instance|CRC24~44_combout\,
	datab => \NoTMR_instance|process_3~17_combout\,
	datac => \NoTMR_instance|CRC24~46_combout\,
	datad => \NoTMR_instance|process_3~12_combout\,
	combout => \NoTMR_instance|CRC24~47_combout\);

-- Location: FF_X33_Y22_N1
\NoTMR_instance|CRC24[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \NoTMR_instance|CRC24~47_combout\,
	ena => \GTMR_instance|internal_start_stop~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \NoTMR_instance|CRC24\(12));

-- Location: LCCOMB_X33_Y24_N28
\Mux0~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux0~11_combout\ = (\Mux0~10_combout\ & (\Mux0~9_combout\)) # (!\Mux0~10_combout\ & ((\Mux0~9_combout\ & (!tx_counter(2))) # (!\Mux0~9_combout\ & (tx_counter(2) & \NoTMR_instance|CRC24\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mux0~10_combout\,
	datab => \Mux0~9_combout\,
	datac => tx_counter(2),
	datad => \NoTMR_instance|CRC24\(12),
	combout => \Mux0~11_combout\);

-- Location: LCCOMB_X32_Y24_N6
\Mux0~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mux0~25_combout\ = (tx_counter(3) & ((\Mux0~20_combout\ & (\Mux0~24_combout\)) # (!\Mux0~20_combout\ & ((\Mux0~11_combout\))))) # (!tx_counter(3) & (\Mux0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tx_counter(3),
	datab => \Mux0~20_combout\,
	datac => \Mux0~24_combout\,
	datad => \Mux0~11_combout\,
	combout => \Mux0~25_combout\);

-- Location: LCCOMB_X36_Y24_N12
\tx_out~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \tx_out~1_combout\ = (!\LessThan0~9_combout\ & ((tx_counter(4) & (\tx_out~0_combout\)) # (!tx_counter(4) & ((\Mux0~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tx_out~0_combout\,
	datab => tx_counter(4),
	datac => \Mux0~25_combout\,
	datad => \LessThan0~9_combout\,
	combout => \tx_out~1_combout\);

-- Location: FF_X36_Y24_N13
tx_out : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \tx_out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \tx_out~q\);

ww_tx_pin <= \tx_pin~output_o\;
END structure;


