
002LED_Tasks.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a6c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000248  08008bfc  08008bfc  00018bfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008e44  08008e44  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  08008e44  08008e44  00018e44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008e4c  08008e4c  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008e4c  08008e4c  00018e4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008e50  08008e50  00018e50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08008e54  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020080  2**0
                  CONTENTS
 10 .bss          000138b0  20000080  20000080  00020080  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20013930  20013930  00020080  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017450  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003517  00000000  00000000  00037500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014e0  00000000  00000000  0003aa18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001328  00000000  00000000  0003bef8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024ce2  00000000  00000000  0003d220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000172c3  00000000  00000000  00061f02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000da849  00000000  00000000  000791c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00153a0e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005e8c  00000000  00000000  00153a60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008be4 	.word	0x08008be4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	08008be4 	.word	0x08008be4

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	; 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	20012f4c 	.word	0x20012f4c
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b974 	b.w	8000610 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	4604      	mov	r4, r0
 8000348:	468e      	mov	lr, r1
 800034a:	2b00      	cmp	r3, #0
 800034c:	d14d      	bne.n	80003ea <__udivmoddi4+0xaa>
 800034e:	428a      	cmp	r2, r1
 8000350:	4694      	mov	ip, r2
 8000352:	d969      	bls.n	8000428 <__udivmoddi4+0xe8>
 8000354:	fab2 f282 	clz	r2, r2
 8000358:	b152      	cbz	r2, 8000370 <__udivmoddi4+0x30>
 800035a:	fa01 f302 	lsl.w	r3, r1, r2
 800035e:	f1c2 0120 	rsb	r1, r2, #32
 8000362:	fa20 f101 	lsr.w	r1, r0, r1
 8000366:	fa0c fc02 	lsl.w	ip, ip, r2
 800036a:	ea41 0e03 	orr.w	lr, r1, r3
 800036e:	4094      	lsls	r4, r2
 8000370:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000374:	0c21      	lsrs	r1, r4, #16
 8000376:	fbbe f6f8 	udiv	r6, lr, r8
 800037a:	fa1f f78c 	uxth.w	r7, ip
 800037e:	fb08 e316 	mls	r3, r8, r6, lr
 8000382:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000386:	fb06 f107 	mul.w	r1, r6, r7
 800038a:	4299      	cmp	r1, r3
 800038c:	d90a      	bls.n	80003a4 <__udivmoddi4+0x64>
 800038e:	eb1c 0303 	adds.w	r3, ip, r3
 8000392:	f106 30ff 	add.w	r0, r6, #4294967295
 8000396:	f080 811f 	bcs.w	80005d8 <__udivmoddi4+0x298>
 800039a:	4299      	cmp	r1, r3
 800039c:	f240 811c 	bls.w	80005d8 <__udivmoddi4+0x298>
 80003a0:	3e02      	subs	r6, #2
 80003a2:	4463      	add	r3, ip
 80003a4:	1a5b      	subs	r3, r3, r1
 80003a6:	b2a4      	uxth	r4, r4
 80003a8:	fbb3 f0f8 	udiv	r0, r3, r8
 80003ac:	fb08 3310 	mls	r3, r8, r0, r3
 80003b0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003b4:	fb00 f707 	mul.w	r7, r0, r7
 80003b8:	42a7      	cmp	r7, r4
 80003ba:	d90a      	bls.n	80003d2 <__udivmoddi4+0x92>
 80003bc:	eb1c 0404 	adds.w	r4, ip, r4
 80003c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c4:	f080 810a 	bcs.w	80005dc <__udivmoddi4+0x29c>
 80003c8:	42a7      	cmp	r7, r4
 80003ca:	f240 8107 	bls.w	80005dc <__udivmoddi4+0x29c>
 80003ce:	4464      	add	r4, ip
 80003d0:	3802      	subs	r0, #2
 80003d2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003d6:	1be4      	subs	r4, r4, r7
 80003d8:	2600      	movs	r6, #0
 80003da:	b11d      	cbz	r5, 80003e4 <__udivmoddi4+0xa4>
 80003dc:	40d4      	lsrs	r4, r2
 80003de:	2300      	movs	r3, #0
 80003e0:	e9c5 4300 	strd	r4, r3, [r5]
 80003e4:	4631      	mov	r1, r6
 80003e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d909      	bls.n	8000402 <__udivmoddi4+0xc2>
 80003ee:	2d00      	cmp	r5, #0
 80003f0:	f000 80ef 	beq.w	80005d2 <__udivmoddi4+0x292>
 80003f4:	2600      	movs	r6, #0
 80003f6:	e9c5 0100 	strd	r0, r1, [r5]
 80003fa:	4630      	mov	r0, r6
 80003fc:	4631      	mov	r1, r6
 80003fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000402:	fab3 f683 	clz	r6, r3
 8000406:	2e00      	cmp	r6, #0
 8000408:	d14a      	bne.n	80004a0 <__udivmoddi4+0x160>
 800040a:	428b      	cmp	r3, r1
 800040c:	d302      	bcc.n	8000414 <__udivmoddi4+0xd4>
 800040e:	4282      	cmp	r2, r0
 8000410:	f200 80f9 	bhi.w	8000606 <__udivmoddi4+0x2c6>
 8000414:	1a84      	subs	r4, r0, r2
 8000416:	eb61 0303 	sbc.w	r3, r1, r3
 800041a:	2001      	movs	r0, #1
 800041c:	469e      	mov	lr, r3
 800041e:	2d00      	cmp	r5, #0
 8000420:	d0e0      	beq.n	80003e4 <__udivmoddi4+0xa4>
 8000422:	e9c5 4e00 	strd	r4, lr, [r5]
 8000426:	e7dd      	b.n	80003e4 <__udivmoddi4+0xa4>
 8000428:	b902      	cbnz	r2, 800042c <__udivmoddi4+0xec>
 800042a:	deff      	udf	#255	; 0xff
 800042c:	fab2 f282 	clz	r2, r2
 8000430:	2a00      	cmp	r2, #0
 8000432:	f040 8092 	bne.w	800055a <__udivmoddi4+0x21a>
 8000436:	eba1 010c 	sub.w	r1, r1, ip
 800043a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800043e:	fa1f fe8c 	uxth.w	lr, ip
 8000442:	2601      	movs	r6, #1
 8000444:	0c20      	lsrs	r0, r4, #16
 8000446:	fbb1 f3f7 	udiv	r3, r1, r7
 800044a:	fb07 1113 	mls	r1, r7, r3, r1
 800044e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000452:	fb0e f003 	mul.w	r0, lr, r3
 8000456:	4288      	cmp	r0, r1
 8000458:	d908      	bls.n	800046c <__udivmoddi4+0x12c>
 800045a:	eb1c 0101 	adds.w	r1, ip, r1
 800045e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x12a>
 8000464:	4288      	cmp	r0, r1
 8000466:	f200 80cb 	bhi.w	8000600 <__udivmoddi4+0x2c0>
 800046a:	4643      	mov	r3, r8
 800046c:	1a09      	subs	r1, r1, r0
 800046e:	b2a4      	uxth	r4, r4
 8000470:	fbb1 f0f7 	udiv	r0, r1, r7
 8000474:	fb07 1110 	mls	r1, r7, r0, r1
 8000478:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800047c:	fb0e fe00 	mul.w	lr, lr, r0
 8000480:	45a6      	cmp	lr, r4
 8000482:	d908      	bls.n	8000496 <__udivmoddi4+0x156>
 8000484:	eb1c 0404 	adds.w	r4, ip, r4
 8000488:	f100 31ff 	add.w	r1, r0, #4294967295
 800048c:	d202      	bcs.n	8000494 <__udivmoddi4+0x154>
 800048e:	45a6      	cmp	lr, r4
 8000490:	f200 80bb 	bhi.w	800060a <__udivmoddi4+0x2ca>
 8000494:	4608      	mov	r0, r1
 8000496:	eba4 040e 	sub.w	r4, r4, lr
 800049a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800049e:	e79c      	b.n	80003da <__udivmoddi4+0x9a>
 80004a0:	f1c6 0720 	rsb	r7, r6, #32
 80004a4:	40b3      	lsls	r3, r6
 80004a6:	fa22 fc07 	lsr.w	ip, r2, r7
 80004aa:	ea4c 0c03 	orr.w	ip, ip, r3
 80004ae:	fa20 f407 	lsr.w	r4, r0, r7
 80004b2:	fa01 f306 	lsl.w	r3, r1, r6
 80004b6:	431c      	orrs	r4, r3
 80004b8:	40f9      	lsrs	r1, r7
 80004ba:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80004be:	fa00 f306 	lsl.w	r3, r0, r6
 80004c2:	fbb1 f8f9 	udiv	r8, r1, r9
 80004c6:	0c20      	lsrs	r0, r4, #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fb09 1118 	mls	r1, r9, r8, r1
 80004d0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004d4:	fb08 f00e 	mul.w	r0, r8, lr
 80004d8:	4288      	cmp	r0, r1
 80004da:	fa02 f206 	lsl.w	r2, r2, r6
 80004de:	d90b      	bls.n	80004f8 <__udivmoddi4+0x1b8>
 80004e0:	eb1c 0101 	adds.w	r1, ip, r1
 80004e4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004e8:	f080 8088 	bcs.w	80005fc <__udivmoddi4+0x2bc>
 80004ec:	4288      	cmp	r0, r1
 80004ee:	f240 8085 	bls.w	80005fc <__udivmoddi4+0x2bc>
 80004f2:	f1a8 0802 	sub.w	r8, r8, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1a09      	subs	r1, r1, r0
 80004fa:	b2a4      	uxth	r4, r4
 80004fc:	fbb1 f0f9 	udiv	r0, r1, r9
 8000500:	fb09 1110 	mls	r1, r9, r0, r1
 8000504:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000508:	fb00 fe0e 	mul.w	lr, r0, lr
 800050c:	458e      	cmp	lr, r1
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x1e2>
 8000510:	eb1c 0101 	adds.w	r1, ip, r1
 8000514:	f100 34ff 	add.w	r4, r0, #4294967295
 8000518:	d26c      	bcs.n	80005f4 <__udivmoddi4+0x2b4>
 800051a:	458e      	cmp	lr, r1
 800051c:	d96a      	bls.n	80005f4 <__udivmoddi4+0x2b4>
 800051e:	3802      	subs	r0, #2
 8000520:	4461      	add	r1, ip
 8000522:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000526:	fba0 9402 	umull	r9, r4, r0, r2
 800052a:	eba1 010e 	sub.w	r1, r1, lr
 800052e:	42a1      	cmp	r1, r4
 8000530:	46c8      	mov	r8, r9
 8000532:	46a6      	mov	lr, r4
 8000534:	d356      	bcc.n	80005e4 <__udivmoddi4+0x2a4>
 8000536:	d053      	beq.n	80005e0 <__udivmoddi4+0x2a0>
 8000538:	b15d      	cbz	r5, 8000552 <__udivmoddi4+0x212>
 800053a:	ebb3 0208 	subs.w	r2, r3, r8
 800053e:	eb61 010e 	sbc.w	r1, r1, lr
 8000542:	fa01 f707 	lsl.w	r7, r1, r7
 8000546:	fa22 f306 	lsr.w	r3, r2, r6
 800054a:	40f1      	lsrs	r1, r6
 800054c:	431f      	orrs	r7, r3
 800054e:	e9c5 7100 	strd	r7, r1, [r5]
 8000552:	2600      	movs	r6, #0
 8000554:	4631      	mov	r1, r6
 8000556:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800055a:	f1c2 0320 	rsb	r3, r2, #32
 800055e:	40d8      	lsrs	r0, r3
 8000560:	fa0c fc02 	lsl.w	ip, ip, r2
 8000564:	fa21 f303 	lsr.w	r3, r1, r3
 8000568:	4091      	lsls	r1, r2
 800056a:	4301      	orrs	r1, r0
 800056c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000570:	fa1f fe8c 	uxth.w	lr, ip
 8000574:	fbb3 f0f7 	udiv	r0, r3, r7
 8000578:	fb07 3610 	mls	r6, r7, r0, r3
 800057c:	0c0b      	lsrs	r3, r1, #16
 800057e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000582:	fb00 f60e 	mul.w	r6, r0, lr
 8000586:	429e      	cmp	r6, r3
 8000588:	fa04 f402 	lsl.w	r4, r4, r2
 800058c:	d908      	bls.n	80005a0 <__udivmoddi4+0x260>
 800058e:	eb1c 0303 	adds.w	r3, ip, r3
 8000592:	f100 38ff 	add.w	r8, r0, #4294967295
 8000596:	d22f      	bcs.n	80005f8 <__udivmoddi4+0x2b8>
 8000598:	429e      	cmp	r6, r3
 800059a:	d92d      	bls.n	80005f8 <__udivmoddi4+0x2b8>
 800059c:	3802      	subs	r0, #2
 800059e:	4463      	add	r3, ip
 80005a0:	1b9b      	subs	r3, r3, r6
 80005a2:	b289      	uxth	r1, r1
 80005a4:	fbb3 f6f7 	udiv	r6, r3, r7
 80005a8:	fb07 3316 	mls	r3, r7, r6, r3
 80005ac:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005b0:	fb06 f30e 	mul.w	r3, r6, lr
 80005b4:	428b      	cmp	r3, r1
 80005b6:	d908      	bls.n	80005ca <__udivmoddi4+0x28a>
 80005b8:	eb1c 0101 	adds.w	r1, ip, r1
 80005bc:	f106 38ff 	add.w	r8, r6, #4294967295
 80005c0:	d216      	bcs.n	80005f0 <__udivmoddi4+0x2b0>
 80005c2:	428b      	cmp	r3, r1
 80005c4:	d914      	bls.n	80005f0 <__udivmoddi4+0x2b0>
 80005c6:	3e02      	subs	r6, #2
 80005c8:	4461      	add	r1, ip
 80005ca:	1ac9      	subs	r1, r1, r3
 80005cc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005d0:	e738      	b.n	8000444 <__udivmoddi4+0x104>
 80005d2:	462e      	mov	r6, r5
 80005d4:	4628      	mov	r0, r5
 80005d6:	e705      	b.n	80003e4 <__udivmoddi4+0xa4>
 80005d8:	4606      	mov	r6, r0
 80005da:	e6e3      	b.n	80003a4 <__udivmoddi4+0x64>
 80005dc:	4618      	mov	r0, r3
 80005de:	e6f8      	b.n	80003d2 <__udivmoddi4+0x92>
 80005e0:	454b      	cmp	r3, r9
 80005e2:	d2a9      	bcs.n	8000538 <__udivmoddi4+0x1f8>
 80005e4:	ebb9 0802 	subs.w	r8, r9, r2
 80005e8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005ec:	3801      	subs	r0, #1
 80005ee:	e7a3      	b.n	8000538 <__udivmoddi4+0x1f8>
 80005f0:	4646      	mov	r6, r8
 80005f2:	e7ea      	b.n	80005ca <__udivmoddi4+0x28a>
 80005f4:	4620      	mov	r0, r4
 80005f6:	e794      	b.n	8000522 <__udivmoddi4+0x1e2>
 80005f8:	4640      	mov	r0, r8
 80005fa:	e7d1      	b.n	80005a0 <__udivmoddi4+0x260>
 80005fc:	46d0      	mov	r8, sl
 80005fe:	e77b      	b.n	80004f8 <__udivmoddi4+0x1b8>
 8000600:	3b02      	subs	r3, #2
 8000602:	4461      	add	r1, ip
 8000604:	e732      	b.n	800046c <__udivmoddi4+0x12c>
 8000606:	4630      	mov	r0, r6
 8000608:	e709      	b.n	800041e <__udivmoddi4+0xde>
 800060a:	4464      	add	r4, ip
 800060c:	3802      	subs	r0, #2
 800060e:	e742      	b.n	8000496 <__udivmoddi4+0x156>

08000610 <__aeabi_idiv0>:
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop

08000614 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b086      	sub	sp, #24
 8000618:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800061a:	f000 fcb7 	bl	8000f8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800061e:	f000 f87d 	bl	800071c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000622:	f000 f8e5 	bl	80007f0 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  // enable CYCCNT counter
  DWT_CTRL |= (1 << 0);
 8000626:	4b30      	ldr	r3, [pc, #192]	; (80006e8 <main+0xd4>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	4a2f      	ldr	r2, [pc, #188]	; (80006e8 <main+0xd4>)
 800062c:	f043 0301 	orr.w	r3, r3, #1
 8000630:	6013      	str	r3, [r2, #0]

  SEGGER_UART_init(500000);
 8000632:	482e      	ldr	r0, [pc, #184]	; (80006ec <main+0xd8>)
 8000634:	f004 fede 	bl	80053f4 <SEGGER_UART_init>

  SEGGER_SYSVIEW_Conf();
 8000638:	f004 fc4a 	bl	8004ed0 <SEGGER_SYSVIEW_Conf>
  printf(" start here");
 800063c:	482c      	ldr	r0, [pc, #176]	; (80006f0 <main+0xdc>)
 800063e:	f007 fadf 	bl	8007c00 <iprintf>

  status = xTaskCreate(LED_green_handler, "TASK_GREEN", 200, NULL, 3, &task_green_handle);
 8000642:	4b2c      	ldr	r3, [pc, #176]	; (80006f4 <main+0xe0>)
 8000644:	9301      	str	r3, [sp, #4]
 8000646:	2303      	movs	r3, #3
 8000648:	9300      	str	r3, [sp, #0]
 800064a:	2300      	movs	r3, #0
 800064c:	22c8      	movs	r2, #200	; 0xc8
 800064e:	492a      	ldr	r1, [pc, #168]	; (80006f8 <main+0xe4>)
 8000650:	482a      	ldr	r0, [pc, #168]	; (80006fc <main+0xe8>)
 8000652:	f002 fae3 	bl	8002c1c <xTaskCreate>
 8000656:	60f8      	str	r0, [r7, #12]

  configASSERT(status == pdPASS);
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	2b01      	cmp	r3, #1
 800065c:	d00a      	beq.n	8000674 <main+0x60>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 800065e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000662:	f383 8811 	msr	BASEPRI, r3
 8000666:	f3bf 8f6f 	isb	sy
 800066a:	f3bf 8f4f 	dsb	sy
 800066e:	60bb      	str	r3, [r7, #8]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8000670:	bf00      	nop
 8000672:	e7fe      	b.n	8000672 <main+0x5e>

  next_task_handle = task_green_handle;
 8000674:	4b1f      	ldr	r3, [pc, #124]	; (80006f4 <main+0xe0>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	4a21      	ldr	r2, [pc, #132]	; (8000700 <main+0xec>)
 800067a:	6013      	str	r3, [r2, #0]

  status = xTaskCreate(LED_orange_handler, "TASK_ORANGE", 200, NULL, 2, &task_orange_handle);
 800067c:	4b21      	ldr	r3, [pc, #132]	; (8000704 <main+0xf0>)
 800067e:	9301      	str	r3, [sp, #4]
 8000680:	2302      	movs	r3, #2
 8000682:	9300      	str	r3, [sp, #0]
 8000684:	2300      	movs	r3, #0
 8000686:	22c8      	movs	r2, #200	; 0xc8
 8000688:	491f      	ldr	r1, [pc, #124]	; (8000708 <main+0xf4>)
 800068a:	4820      	ldr	r0, [pc, #128]	; (800070c <main+0xf8>)
 800068c:	f002 fac6 	bl	8002c1c <xTaskCreate>
 8000690:	60f8      	str	r0, [r7, #12]

  configASSERT(status == pdPASS);
 8000692:	68fb      	ldr	r3, [r7, #12]
 8000694:	2b01      	cmp	r3, #1
 8000696:	d00a      	beq.n	80006ae <main+0x9a>
        __asm volatile
 8000698:	f04f 0350 	mov.w	r3, #80	; 0x50
 800069c:	f383 8811 	msr	BASEPRI, r3
 80006a0:	f3bf 8f6f 	isb	sy
 80006a4:	f3bf 8f4f 	dsb	sy
 80006a8:	607b      	str	r3, [r7, #4]
    }
 80006aa:	bf00      	nop
 80006ac:	e7fe      	b.n	80006ac <main+0x98>

  status = xTaskCreate(LED_red_handler, "TASK_RED", 200, NULL, 1, &task_red_handle);
 80006ae:	4b18      	ldr	r3, [pc, #96]	; (8000710 <main+0xfc>)
 80006b0:	9301      	str	r3, [sp, #4]
 80006b2:	2301      	movs	r3, #1
 80006b4:	9300      	str	r3, [sp, #0]
 80006b6:	2300      	movs	r3, #0
 80006b8:	22c8      	movs	r2, #200	; 0xc8
 80006ba:	4916      	ldr	r1, [pc, #88]	; (8000714 <main+0x100>)
 80006bc:	4816      	ldr	r0, [pc, #88]	; (8000718 <main+0x104>)
 80006be:	f002 faad 	bl	8002c1c <xTaskCreate>
 80006c2:	60f8      	str	r0, [r7, #12]

  configASSERT(status == pdPASS);
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	2b01      	cmp	r3, #1
 80006c8:	d00a      	beq.n	80006e0 <main+0xcc>
        __asm volatile
 80006ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80006ce:	f383 8811 	msr	BASEPRI, r3
 80006d2:	f3bf 8f6f 	isb	sy
 80006d6:	f3bf 8f4f 	dsb	sy
 80006da:	603b      	str	r3, [r7, #0]
    }
 80006dc:	bf00      	nop
 80006de:	e7fe      	b.n	80006de <main+0xca>

  // start task scheduler
  vTaskStartScheduler();
 80006e0:	f002 fcc4 	bl	800306c <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006e4:	e7fe      	b.n	80006e4 <main+0xd0>
 80006e6:	bf00      	nop
 80006e8:	e0001000 	.word	0xe0001000
 80006ec:	0007a120 	.word	0x0007a120
 80006f0:	08008bfc 	.word	0x08008bfc
 80006f4:	2000009c 	.word	0x2000009c
 80006f8:	08008c08 	.word	0x08008c08
 80006fc:	08000aed 	.word	0x08000aed
 8000700:	200000a8 	.word	0x200000a8
 8000704:	200000a0 	.word	0x200000a0
 8000708:	08008c14 	.word	0x08008c14
 800070c:	08000b59 	.word	0x08000b59
 8000710:	200000a4 	.word	0x200000a4
 8000714:	08008c20 	.word	0x08008c20
 8000718:	08000bc5 	.word	0x08000bc5

0800071c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b094      	sub	sp, #80	; 0x50
 8000720:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000722:	f107 0320 	add.w	r3, r7, #32
 8000726:	2230      	movs	r2, #48	; 0x30
 8000728:	2100      	movs	r1, #0
 800072a:	4618      	mov	r0, r3
 800072c:	f007 fa60 	bl	8007bf0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000730:	f107 030c 	add.w	r3, r7, #12
 8000734:	2200      	movs	r2, #0
 8000736:	601a      	str	r2, [r3, #0]
 8000738:	605a      	str	r2, [r3, #4]
 800073a:	609a      	str	r2, [r3, #8]
 800073c:	60da      	str	r2, [r3, #12]
 800073e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000740:	2300      	movs	r3, #0
 8000742:	60bb      	str	r3, [r7, #8]
 8000744:	4b28      	ldr	r3, [pc, #160]	; (80007e8 <SystemClock_Config+0xcc>)
 8000746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000748:	4a27      	ldr	r2, [pc, #156]	; (80007e8 <SystemClock_Config+0xcc>)
 800074a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800074e:	6413      	str	r3, [r2, #64]	; 0x40
 8000750:	4b25      	ldr	r3, [pc, #148]	; (80007e8 <SystemClock_Config+0xcc>)
 8000752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000754:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000758:	60bb      	str	r3, [r7, #8]
 800075a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800075c:	2300      	movs	r3, #0
 800075e:	607b      	str	r3, [r7, #4]
 8000760:	4b22      	ldr	r3, [pc, #136]	; (80007ec <SystemClock_Config+0xd0>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	4a21      	ldr	r2, [pc, #132]	; (80007ec <SystemClock_Config+0xd0>)
 8000766:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800076a:	6013      	str	r3, [r2, #0]
 800076c:	4b1f      	ldr	r3, [pc, #124]	; (80007ec <SystemClock_Config+0xd0>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000774:	607b      	str	r3, [r7, #4]
 8000776:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000778:	2302      	movs	r3, #2
 800077a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800077c:	2301      	movs	r3, #1
 800077e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000780:	2310      	movs	r3, #16
 8000782:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000784:	2302      	movs	r3, #2
 8000786:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000788:	2300      	movs	r3, #0
 800078a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800078c:	2308      	movs	r3, #8
 800078e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8000790:	2332      	movs	r3, #50	; 0x32
 8000792:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000794:	2302      	movs	r3, #2
 8000796:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000798:	2307      	movs	r3, #7
 800079a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800079c:	f107 0320 	add.w	r3, r7, #32
 80007a0:	4618      	mov	r0, r3
 80007a2:	f000 ff0b 	bl	80015bc <HAL_RCC_OscConfig>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d001      	beq.n	80007b0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80007ac:	f000 fa54 	bl	8000c58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007b0:	230f      	movs	r3, #15
 80007b2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007b4:	2302      	movs	r3, #2
 80007b6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80007b8:	2380      	movs	r3, #128	; 0x80
 80007ba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007bc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80007c0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007c6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80007c8:	f107 030c 	add.w	r3, r7, #12
 80007cc:	2100      	movs	r1, #0
 80007ce:	4618      	mov	r0, r3
 80007d0:	f001 f96c 	bl	8001aac <HAL_RCC_ClockConfig>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d001      	beq.n	80007de <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80007da:	f000 fa3d 	bl	8000c58 <Error_Handler>
  }
}
 80007de:	bf00      	nop
 80007e0:	3750      	adds	r7, #80	; 0x50
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	bf00      	nop
 80007e8:	40023800 	.word	0x40023800
 80007ec:	40007000 	.word	0x40007000

080007f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b08c      	sub	sp, #48	; 0x30
 80007f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007f6:	f107 031c 	add.w	r3, r7, #28
 80007fa:	2200      	movs	r2, #0
 80007fc:	601a      	str	r2, [r3, #0]
 80007fe:	605a      	str	r2, [r3, #4]
 8000800:	609a      	str	r2, [r3, #8]
 8000802:	60da      	str	r2, [r3, #12]
 8000804:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000806:	2300      	movs	r3, #0
 8000808:	61bb      	str	r3, [r7, #24]
 800080a:	4ba6      	ldr	r3, [pc, #664]	; (8000aa4 <MX_GPIO_Init+0x2b4>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080e:	4aa5      	ldr	r2, [pc, #660]	; (8000aa4 <MX_GPIO_Init+0x2b4>)
 8000810:	f043 0310 	orr.w	r3, r3, #16
 8000814:	6313      	str	r3, [r2, #48]	; 0x30
 8000816:	4ba3      	ldr	r3, [pc, #652]	; (8000aa4 <MX_GPIO_Init+0x2b4>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081a:	f003 0310 	and.w	r3, r3, #16
 800081e:	61bb      	str	r3, [r7, #24]
 8000820:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000822:	2300      	movs	r3, #0
 8000824:	617b      	str	r3, [r7, #20]
 8000826:	4b9f      	ldr	r3, [pc, #636]	; (8000aa4 <MX_GPIO_Init+0x2b4>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082a:	4a9e      	ldr	r2, [pc, #632]	; (8000aa4 <MX_GPIO_Init+0x2b4>)
 800082c:	f043 0304 	orr.w	r3, r3, #4
 8000830:	6313      	str	r3, [r2, #48]	; 0x30
 8000832:	4b9c      	ldr	r3, [pc, #624]	; (8000aa4 <MX_GPIO_Init+0x2b4>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000836:	f003 0304 	and.w	r3, r3, #4
 800083a:	617b      	str	r3, [r7, #20]
 800083c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800083e:	2300      	movs	r3, #0
 8000840:	613b      	str	r3, [r7, #16]
 8000842:	4b98      	ldr	r3, [pc, #608]	; (8000aa4 <MX_GPIO_Init+0x2b4>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000846:	4a97      	ldr	r2, [pc, #604]	; (8000aa4 <MX_GPIO_Init+0x2b4>)
 8000848:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800084c:	6313      	str	r3, [r2, #48]	; 0x30
 800084e:	4b95      	ldr	r3, [pc, #596]	; (8000aa4 <MX_GPIO_Init+0x2b4>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000852:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000856:	613b      	str	r3, [r7, #16]
 8000858:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800085a:	2300      	movs	r3, #0
 800085c:	60fb      	str	r3, [r7, #12]
 800085e:	4b91      	ldr	r3, [pc, #580]	; (8000aa4 <MX_GPIO_Init+0x2b4>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000862:	4a90      	ldr	r2, [pc, #576]	; (8000aa4 <MX_GPIO_Init+0x2b4>)
 8000864:	f043 0301 	orr.w	r3, r3, #1
 8000868:	6313      	str	r3, [r2, #48]	; 0x30
 800086a:	4b8e      	ldr	r3, [pc, #568]	; (8000aa4 <MX_GPIO_Init+0x2b4>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086e:	f003 0301 	and.w	r3, r3, #1
 8000872:	60fb      	str	r3, [r7, #12]
 8000874:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000876:	2300      	movs	r3, #0
 8000878:	60bb      	str	r3, [r7, #8]
 800087a:	4b8a      	ldr	r3, [pc, #552]	; (8000aa4 <MX_GPIO_Init+0x2b4>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087e:	4a89      	ldr	r2, [pc, #548]	; (8000aa4 <MX_GPIO_Init+0x2b4>)
 8000880:	f043 0302 	orr.w	r3, r3, #2
 8000884:	6313      	str	r3, [r2, #48]	; 0x30
 8000886:	4b87      	ldr	r3, [pc, #540]	; (8000aa4 <MX_GPIO_Init+0x2b4>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088a:	f003 0302 	and.w	r3, r3, #2
 800088e:	60bb      	str	r3, [r7, #8]
 8000890:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000892:	2300      	movs	r3, #0
 8000894:	607b      	str	r3, [r7, #4]
 8000896:	4b83      	ldr	r3, [pc, #524]	; (8000aa4 <MX_GPIO_Init+0x2b4>)
 8000898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089a:	4a82      	ldr	r2, [pc, #520]	; (8000aa4 <MX_GPIO_Init+0x2b4>)
 800089c:	f043 0308 	orr.w	r3, r3, #8
 80008a0:	6313      	str	r3, [r2, #48]	; 0x30
 80008a2:	4b80      	ldr	r3, [pc, #512]	; (8000aa4 <MX_GPIO_Init+0x2b4>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a6:	f003 0308 	and.w	r3, r3, #8
 80008aa:	607b      	str	r3, [r7, #4]
 80008ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80008ae:	2200      	movs	r2, #0
 80008b0:	2108      	movs	r1, #8
 80008b2:	487d      	ldr	r0, [pc, #500]	; (8000aa8 <MX_GPIO_Init+0x2b8>)
 80008b4:	f000 fe2a 	bl	800150c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80008b8:	2201      	movs	r2, #1
 80008ba:	2101      	movs	r1, #1
 80008bc:	487b      	ldr	r0, [pc, #492]	; (8000aac <MX_GPIO_Init+0x2bc>)
 80008be:	f000 fe25 	bl	800150c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80008c2:	2200      	movs	r2, #0
 80008c4:	f24f 0110 	movw	r1, #61456	; 0xf010
 80008c8:	4879      	ldr	r0, [pc, #484]	; (8000ab0 <MX_GPIO_Init+0x2c0>)
 80008ca:	f000 fe1f 	bl	800150c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80008ce:	2308      	movs	r3, #8
 80008d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008d2:	2301      	movs	r3, #1
 80008d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d6:	2300      	movs	r3, #0
 80008d8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008da:	2300      	movs	r3, #0
 80008dc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80008de:	f107 031c 	add.w	r3, r7, #28
 80008e2:	4619      	mov	r1, r3
 80008e4:	4870      	ldr	r0, [pc, #448]	; (8000aa8 <MX_GPIO_Init+0x2b8>)
 80008e6:	f000 fc75 	bl	80011d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80008ea:	2301      	movs	r3, #1
 80008ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ee:	2301      	movs	r3, #1
 80008f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f2:	2300      	movs	r3, #0
 80008f4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f6:	2300      	movs	r3, #0
 80008f8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80008fa:	f107 031c 	add.w	r3, r7, #28
 80008fe:	4619      	mov	r1, r3
 8000900:	486a      	ldr	r0, [pc, #424]	; (8000aac <MX_GPIO_Init+0x2bc>)
 8000902:	f000 fc67 	bl	80011d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000906:	2308      	movs	r3, #8
 8000908:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800090a:	2302      	movs	r3, #2
 800090c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090e:	2300      	movs	r3, #0
 8000910:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000912:	2300      	movs	r3, #0
 8000914:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000916:	2305      	movs	r3, #5
 8000918:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800091a:	f107 031c 	add.w	r3, r7, #28
 800091e:	4619      	mov	r1, r3
 8000920:	4862      	ldr	r0, [pc, #392]	; (8000aac <MX_GPIO_Init+0x2bc>)
 8000922:	f000 fc57 	bl	80011d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000926:	2301      	movs	r3, #1
 8000928:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800092a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800092e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000930:	2300      	movs	r3, #0
 8000932:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000934:	f107 031c 	add.w	r3, r7, #28
 8000938:	4619      	mov	r1, r3
 800093a:	485e      	ldr	r0, [pc, #376]	; (8000ab4 <MX_GPIO_Init+0x2c4>)
 800093c:	f000 fc4a 	bl	80011d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000940:	2310      	movs	r3, #16
 8000942:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000944:	2302      	movs	r3, #2
 8000946:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000948:	2300      	movs	r3, #0
 800094a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094c:	2300      	movs	r3, #0
 800094e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000950:	2306      	movs	r3, #6
 8000952:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000954:	f107 031c 	add.w	r3, r7, #28
 8000958:	4619      	mov	r1, r3
 800095a:	4856      	ldr	r0, [pc, #344]	; (8000ab4 <MX_GPIO_Init+0x2c4>)
 800095c:	f000 fc3a 	bl	80011d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000960:	23e0      	movs	r3, #224	; 0xe0
 8000962:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000964:	2302      	movs	r3, #2
 8000966:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000968:	2300      	movs	r3, #0
 800096a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800096c:	2300      	movs	r3, #0
 800096e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000970:	2305      	movs	r3, #5
 8000972:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000974:	f107 031c 	add.w	r3, r7, #28
 8000978:	4619      	mov	r1, r3
 800097a:	484e      	ldr	r0, [pc, #312]	; (8000ab4 <MX_GPIO_Init+0x2c4>)
 800097c:	f000 fc2a 	bl	80011d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000980:	2304      	movs	r3, #4
 8000982:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000984:	2300      	movs	r3, #0
 8000986:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000988:	2300      	movs	r3, #0
 800098a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800098c:	f107 031c 	add.w	r3, r7, #28
 8000990:	4619      	mov	r1, r3
 8000992:	4849      	ldr	r0, [pc, #292]	; (8000ab8 <MX_GPIO_Init+0x2c8>)
 8000994:	f000 fc1e 	bl	80011d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000998:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800099c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800099e:	2302      	movs	r3, #2
 80009a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a2:	2300      	movs	r3, #0
 80009a4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a6:	2300      	movs	r3, #0
 80009a8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80009aa:	2305      	movs	r3, #5
 80009ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80009ae:	f107 031c 	add.w	r3, r7, #28
 80009b2:	4619      	mov	r1, r3
 80009b4:	4840      	ldr	r0, [pc, #256]	; (8000ab8 <MX_GPIO_Init+0x2c8>)
 80009b6:	f000 fc0d 	bl	80011d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80009ba:	f24f 0310 	movw	r3, #61456	; 0xf010
 80009be:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009c0:	2301      	movs	r3, #1
 80009c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c4:	2300      	movs	r3, #0
 80009c6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009c8:	2300      	movs	r3, #0
 80009ca:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009cc:	f107 031c 	add.w	r3, r7, #28
 80009d0:	4619      	mov	r1, r3
 80009d2:	4837      	ldr	r0, [pc, #220]	; (8000ab0 <MX_GPIO_Init+0x2c0>)
 80009d4:	f000 fbfe 	bl	80011d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80009d8:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80009dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009de:	2302      	movs	r3, #2
 80009e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e2:	2300      	movs	r3, #0
 80009e4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e6:	2300      	movs	r3, #0
 80009e8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80009ea:	2306      	movs	r3, #6
 80009ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009ee:	f107 031c 	add.w	r3, r7, #28
 80009f2:	4619      	mov	r1, r3
 80009f4:	482d      	ldr	r0, [pc, #180]	; (8000aac <MX_GPIO_Init+0x2bc>)
 80009f6:	f000 fbed 	bl	80011d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80009fa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80009fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a00:	2300      	movs	r3, #0
 8000a02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a04:	2300      	movs	r3, #0
 8000a06:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8000a08:	f107 031c 	add.w	r3, r7, #28
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	4829      	ldr	r0, [pc, #164]	; (8000ab4 <MX_GPIO_Init+0x2c4>)
 8000a10:	f000 fbe0 	bl	80011d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8000a14:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000a18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a1a:	2302      	movs	r3, #2
 8000a1c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a22:	2300      	movs	r3, #0
 8000a24:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000a26:	230a      	movs	r3, #10
 8000a28:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a2a:	f107 031c 	add.w	r3, r7, #28
 8000a2e:	4619      	mov	r1, r3
 8000a30:	4820      	ldr	r0, [pc, #128]	; (8000ab4 <MX_GPIO_Init+0x2c4>)
 8000a32:	f000 fbcf 	bl	80011d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000a36:	2320      	movs	r3, #32
 8000a38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a42:	f107 031c 	add.w	r3, r7, #28
 8000a46:	4619      	mov	r1, r3
 8000a48:	4819      	ldr	r0, [pc, #100]	; (8000ab0 <MX_GPIO_Init+0x2c0>)
 8000a4a:	f000 fbc3 	bl	80011d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000a4e:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000a52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a54:	2312      	movs	r3, #18
 8000a56:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a60:	2304      	movs	r3, #4
 8000a62:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a64:	f107 031c 	add.w	r3, r7, #28
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4813      	ldr	r0, [pc, #76]	; (8000ab8 <MX_GPIO_Init+0x2c8>)
 8000a6c:	f000 fbb2 	bl	80011d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000a70:	2302      	movs	r3, #2
 8000a72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a74:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000a78:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000a7e:	f107 031c 	add.w	r3, r7, #28
 8000a82:	4619      	mov	r1, r3
 8000a84:	4808      	ldr	r0, [pc, #32]	; (8000aa8 <MX_GPIO_Init+0x2b8>)
 8000a86:	f000 fba5 	bl	80011d4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 6, 0);
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	2106      	movs	r1, #6
 8000a8e:	2006      	movs	r0, #6
 8000a90:	f000 fb76 	bl	8001180 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000a94:	2006      	movs	r0, #6
 8000a96:	f000 fb8f 	bl	80011b8 <HAL_NVIC_EnableIRQ>

}
 8000a9a:	bf00      	nop
 8000a9c:	3730      	adds	r7, #48	; 0x30
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	40023800 	.word	0x40023800
 8000aa8:	40021000 	.word	0x40021000
 8000aac:	40020800 	.word	0x40020800
 8000ab0:	40020c00 	.word	0x40020c00
 8000ab4:	40020000 	.word	0x40020000
 8000ab8:	40020400 	.word	0x40020400

08000abc <button_interrupt_handler>:

/* USER CODE BEGIN 4 */
void button_interrupt_handler(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b082      	sub	sp, #8
 8000ac0:	af02      	add	r7, sp, #8
	traceISR_ENTER();
 8000ac2:	f006 fd4b 	bl	800755c <SEGGER_SYSVIEW_RecordEnterISR>
	xTaskNotifyFromISR(next_task_handle,0,eNoAction,NULL);
 8000ac6:	4b08      	ldr	r3, [pc, #32]	; (8000ae8 <button_interrupt_handler+0x2c>)
 8000ac8:	6818      	ldr	r0, [r3, #0]
 8000aca:	2300      	movs	r3, #0
 8000acc:	9301      	str	r3, [sp, #4]
 8000ace:	2300      	movs	r3, #0
 8000ad0:	9300      	str	r3, [sp, #0]
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	2100      	movs	r1, #0
 8000ad8:	f003 f8d4 	bl	8003c84 <xTaskGenericNotifyFromISR>
	traceISR_EXIT();
 8000adc:	f006 fd80 	bl	80075e0 <SEGGER_SYSVIEW_RecordExitISR>
}
 8000ae0:	bf00      	nop
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	200000a8 	.word	0x200000a8

08000aec <LED_green_handler>:

static void LED_green_handler(void* parameters)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b086      	sub	sp, #24
 8000af0:	af02      	add	r7, sp, #8
 8000af2:	6078      	str	r0, [r7, #4]
	BaseType_t status;
	while(1)
	{
		printf("%s\n", (char*)parameters);
 8000af4:	6878      	ldr	r0, [r7, #4]
 8000af6:	f007 f909 	bl	8007d0c <puts>
		// GREEN LED: LD12
		SEGGER_SYSVIEW_PrintfTarget("Toggling green LED");
 8000afa:	4813      	ldr	r0, [pc, #76]	; (8000b48 <LED_green_handler+0x5c>)
 8000afc:	f006 ff80 	bl	8007a00 <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOD, LED_GREEN_PIN);
 8000b00:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b04:	4811      	ldr	r0, [pc, #68]	; (8000b4c <LED_green_handler+0x60>)
 8000b06:	f000 fd1a 	bl	800153e <HAL_GPIO_TogglePin>
		status = xTaskNotifyWait(0, 0, NULL, pdMS_TO_TICKS(1000));
 8000b0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b0e:	9300      	str	r3, [sp, #0]
 8000b10:	2300      	movs	r3, #0
 8000b12:	2200      	movs	r2, #0
 8000b14:	2100      	movs	r1, #0
 8000b16:	2000      	movs	r0, #0
 8000b18:	f003 f82c 	bl	8003b74 <xTaskGenericNotifyWait>
 8000b1c:	60f8      	str	r0, [r7, #12]
		if(status == pdTRUE)
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	2b01      	cmp	r3, #1
 8000b22:	d1e7      	bne.n	8000af4 <LED_green_handler+0x8>
		{
			portENTER_CRITICAL();
 8000b24:	f003 fece 	bl	80048c4 <vPortEnterCritical>
			next_task_handle = task_orange_handle;
 8000b28:	4b09      	ldr	r3, [pc, #36]	; (8000b50 <LED_green_handler+0x64>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4a09      	ldr	r2, [pc, #36]	; (8000b54 <LED_green_handler+0x68>)
 8000b2e:	6013      	str	r3, [r2, #0]
			HAL_GPIO_WritePin(GPIOD, LED_GREEN_PIN, GPIO_PIN_SET);
 8000b30:	2201      	movs	r2, #1
 8000b32:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b36:	4805      	ldr	r0, [pc, #20]	; (8000b4c <LED_green_handler+0x60>)
 8000b38:	f000 fce8 	bl	800150c <HAL_GPIO_WritePin>
			//SEGGER_SYSVIEW_PrintfTarget("Delete green task");
			portEXIT_CRITICAL();
 8000b3c:	f003 fef2 	bl	8004924 <vPortExitCritical>
			vTaskDelete(NULL);
 8000b40:	2000      	movs	r0, #0
 8000b42:	f002 f9e5 	bl	8002f10 <vTaskDelete>
		printf("%s\n", (char*)parameters);
 8000b46:	e7d5      	b.n	8000af4 <LED_green_handler+0x8>
 8000b48:	08008c2c 	.word	0x08008c2c
 8000b4c:	40020c00 	.word	0x40020c00
 8000b50:	200000a0 	.word	0x200000a0
 8000b54:	200000a8 	.word	0x200000a8

08000b58 <LED_orange_handler>:
		}
	}
}

static void LED_orange_handler(void* parameters)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b086      	sub	sp, #24
 8000b5c:	af02      	add	r7, sp, #8
 8000b5e:	6078      	str	r0, [r7, #4]
	BaseType_t status;
	while(1)
	{
		printf("%s\n", (char*)parameters);
 8000b60:	6878      	ldr	r0, [r7, #4]
 8000b62:	f007 f8d3 	bl	8007d0c <puts>
		// ORANGE LED: LD13
		SEGGER_SYSVIEW_PrintfTarget("Toggling orange LED");
 8000b66:	4813      	ldr	r0, [pc, #76]	; (8000bb4 <LED_orange_handler+0x5c>)
 8000b68:	f006 ff4a 	bl	8007a00 <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOD, LED_ORANGE_PIN);
 8000b6c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b70:	4811      	ldr	r0, [pc, #68]	; (8000bb8 <LED_orange_handler+0x60>)
 8000b72:	f000 fce4 	bl	800153e <HAL_GPIO_TogglePin>
		status = xTaskNotifyWait(0, 0, NULL, pdMS_TO_TICKS(800));
 8000b76:	f44f 7348 	mov.w	r3, #800	; 0x320
 8000b7a:	9300      	str	r3, [sp, #0]
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	2200      	movs	r2, #0
 8000b80:	2100      	movs	r1, #0
 8000b82:	2000      	movs	r0, #0
 8000b84:	f002 fff6 	bl	8003b74 <xTaskGenericNotifyWait>
 8000b88:	60f8      	str	r0, [r7, #12]
		if(status == pdTRUE)
 8000b8a:	68fb      	ldr	r3, [r7, #12]
 8000b8c:	2b01      	cmp	r3, #1
 8000b8e:	d1e7      	bne.n	8000b60 <LED_orange_handler+0x8>
		{
			portENTER_CRITICAL();
 8000b90:	f003 fe98 	bl	80048c4 <vPortEnterCritical>
			next_task_handle = task_red_handle;
 8000b94:	4b09      	ldr	r3, [pc, #36]	; (8000bbc <LED_orange_handler+0x64>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4a09      	ldr	r2, [pc, #36]	; (8000bc0 <LED_orange_handler+0x68>)
 8000b9a:	6013      	str	r3, [r2, #0]
			HAL_GPIO_WritePin(GPIOD, LED_ORANGE_PIN, GPIO_PIN_SET);
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ba2:	4805      	ldr	r0, [pc, #20]	; (8000bb8 <LED_orange_handler+0x60>)
 8000ba4:	f000 fcb2 	bl	800150c <HAL_GPIO_WritePin>
			//SEGGER_SYSVIEW_PrintfTarget("Delete orange task");
			portEXIT_CRITICAL();
 8000ba8:	f003 febc 	bl	8004924 <vPortExitCritical>
			vTaskDelete(NULL);
 8000bac:	2000      	movs	r0, #0
 8000bae:	f002 f9af 	bl	8002f10 <vTaskDelete>
		printf("%s\n", (char*)parameters);
 8000bb2:	e7d5      	b.n	8000b60 <LED_orange_handler+0x8>
 8000bb4:	08008c40 	.word	0x08008c40
 8000bb8:	40020c00 	.word	0x40020c00
 8000bbc:	200000a4 	.word	0x200000a4
 8000bc0:	200000a8 	.word	0x200000a8

08000bc4 <LED_red_handler>:
		}
	}
}

static void LED_red_handler(void* parameters)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b086      	sub	sp, #24
 8000bc8:	af02      	add	r7, sp, #8
 8000bca:	6078      	str	r0, [r7, #4]
	BaseType_t status;
	while(1)
	{
		printf("%s\n", (char*)parameters);
 8000bcc:	6878      	ldr	r0, [r7, #4]
 8000bce:	f007 f89d 	bl	8007d0c <puts>
		// RED LED: LD14
		SEGGER_SYSVIEW_PrintfTarget("Toggling red LED");
 8000bd2:	4814      	ldr	r0, [pc, #80]	; (8000c24 <LED_red_handler+0x60>)
 8000bd4:	f006 ff14 	bl	8007a00 <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOD, LED_RED_PIN);
 8000bd8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000bdc:	4812      	ldr	r0, [pc, #72]	; (8000c28 <LED_red_handler+0x64>)
 8000bde:	f000 fcae 	bl	800153e <HAL_GPIO_TogglePin>
		status =  xTaskNotifyWait(0, 0, NULL, pdMS_TO_TICKS(400));
 8000be2:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8000be6:	9300      	str	r3, [sp, #0]
 8000be8:	2300      	movs	r3, #0
 8000bea:	2200      	movs	r2, #0
 8000bec:	2100      	movs	r1, #0
 8000bee:	2000      	movs	r0, #0
 8000bf0:	f002 ffc0 	bl	8003b74 <xTaskGenericNotifyWait>
 8000bf4:	60f8      	str	r0, [r7, #12]
		if(status == pdTRUE)
 8000bf6:	68fb      	ldr	r3, [r7, #12]
 8000bf8:	2b01      	cmp	r3, #1
 8000bfa:	d1e7      	bne.n	8000bcc <LED_red_handler+0x8>
		{
			portENTER_CRITICAL();
 8000bfc:	f003 fe62 	bl	80048c4 <vPortEnterCritical>
			next_task_handle = NULL;
 8000c00:	4b0a      	ldr	r3, [pc, #40]	; (8000c2c <LED_red_handler+0x68>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOD, LED_RED_PIN, GPIO_PIN_SET);
 8000c06:	2201      	movs	r2, #1
 8000c08:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c0c:	4806      	ldr	r0, [pc, #24]	; (8000c28 <LED_red_handler+0x64>)
 8000c0e:	f000 fc7d 	bl	800150c <HAL_GPIO_WritePin>
			SEGGER_SYSVIEW_PrintfTarget("Delete button task");
 8000c12:	4807      	ldr	r0, [pc, #28]	; (8000c30 <LED_red_handler+0x6c>)
 8000c14:	f006 fef4 	bl	8007a00 <SEGGER_SYSVIEW_PrintfTarget>
			//vTaskDelete(task_btn_handle);
			//SEGGER_SYSVIEW_PrintfTarget("Delete Red task");
			portEXIT_CRITICAL();
 8000c18:	f003 fe84 	bl	8004924 <vPortExitCritical>
			vTaskDelete(NULL);
 8000c1c:	2000      	movs	r0, #0
 8000c1e:	f002 f977 	bl	8002f10 <vTaskDelete>
		printf("%s\n", (char*)parameters);
 8000c22:	e7d3      	b.n	8000bcc <LED_red_handler+0x8>
 8000c24:	08008c54 	.word	0x08008c54
 8000c28:	40020c00 	.word	0x40020c00
 8000c2c:	200000a8 	.word	0x200000a8
 8000c30:	08008c68 	.word	0x08008c68

08000c34 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b082      	sub	sp, #8
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4a04      	ldr	r2, [pc, #16]	; (8000c54 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c42:	4293      	cmp	r3, r2
 8000c44:	d101      	bne.n	8000c4a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000c46:	f000 f9c3 	bl	8000fd0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c4a:	bf00      	nop
 8000c4c:	3708      	adds	r7, #8
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	40001000 	.word	0x40001000

08000c58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c5c:	b672      	cpsid	i
}
 8000c5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c60:	e7fe      	b.n	8000c60 <Error_Handler+0x8>
	...

08000c64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b082      	sub	sp, #8
 8000c68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	607b      	str	r3, [r7, #4]
 8000c6e:	4b10      	ldr	r3, [pc, #64]	; (8000cb0 <HAL_MspInit+0x4c>)
 8000c70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c72:	4a0f      	ldr	r2, [pc, #60]	; (8000cb0 <HAL_MspInit+0x4c>)
 8000c74:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c78:	6453      	str	r3, [r2, #68]	; 0x44
 8000c7a:	4b0d      	ldr	r3, [pc, #52]	; (8000cb0 <HAL_MspInit+0x4c>)
 8000c7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c82:	607b      	str	r3, [r7, #4]
 8000c84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c86:	2300      	movs	r3, #0
 8000c88:	603b      	str	r3, [r7, #0]
 8000c8a:	4b09      	ldr	r3, [pc, #36]	; (8000cb0 <HAL_MspInit+0x4c>)
 8000c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c8e:	4a08      	ldr	r2, [pc, #32]	; (8000cb0 <HAL_MspInit+0x4c>)
 8000c90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c94:	6413      	str	r3, [r2, #64]	; 0x40
 8000c96:	4b06      	ldr	r3, [pc, #24]	; (8000cb0 <HAL_MspInit+0x4c>)
 8000c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c9e:	603b      	str	r3, [r7, #0]
 8000ca0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
  vInitPrioGroupValue();
 8000ca2:	f003 fd91 	bl	80047c8 <vInitPrioGroupValue>
  /* USER CODE END MspInit 1 */
}
 8000ca6:	bf00      	nop
 8000ca8:	3708      	adds	r7, #8
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	40023800 	.word	0x40023800

08000cb4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b08e      	sub	sp, #56	; 0x38
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	60fb      	str	r3, [r7, #12]
 8000cc8:	4b33      	ldr	r3, [pc, #204]	; (8000d98 <HAL_InitTick+0xe4>)
 8000cca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ccc:	4a32      	ldr	r2, [pc, #200]	; (8000d98 <HAL_InitTick+0xe4>)
 8000cce:	f043 0310 	orr.w	r3, r3, #16
 8000cd2:	6413      	str	r3, [r2, #64]	; 0x40
 8000cd4:	4b30      	ldr	r3, [pc, #192]	; (8000d98 <HAL_InitTick+0xe4>)
 8000cd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cd8:	f003 0310 	and.w	r3, r3, #16
 8000cdc:	60fb      	str	r3, [r7, #12]
 8000cde:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000ce0:	f107 0210 	add.w	r2, r7, #16
 8000ce4:	f107 0314 	add.w	r3, r7, #20
 8000ce8:	4611      	mov	r1, r2
 8000cea:	4618      	mov	r0, r3
 8000cec:	f001 f8ea 	bl	8001ec4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000cf0:	6a3b      	ldr	r3, [r7, #32]
 8000cf2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000cf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d103      	bne.n	8000d02 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000cfa:	f001 f8cf 	bl	8001e9c <HAL_RCC_GetPCLK1Freq>
 8000cfe:	6378      	str	r0, [r7, #52]	; 0x34
 8000d00:	e004      	b.n	8000d0c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000d02:	f001 f8cb 	bl	8001e9c <HAL_RCC_GetPCLK1Freq>
 8000d06:	4603      	mov	r3, r0
 8000d08:	005b      	lsls	r3, r3, #1
 8000d0a:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d0e:	4a23      	ldr	r2, [pc, #140]	; (8000d9c <HAL_InitTick+0xe8>)
 8000d10:	fba2 2303 	umull	r2, r3, r2, r3
 8000d14:	0c9b      	lsrs	r3, r3, #18
 8000d16:	3b01      	subs	r3, #1
 8000d18:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000d1a:	4b21      	ldr	r3, [pc, #132]	; (8000da0 <HAL_InitTick+0xec>)
 8000d1c:	4a21      	ldr	r2, [pc, #132]	; (8000da4 <HAL_InitTick+0xf0>)
 8000d1e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000d20:	4b1f      	ldr	r3, [pc, #124]	; (8000da0 <HAL_InitTick+0xec>)
 8000d22:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000d26:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000d28:	4a1d      	ldr	r2, [pc, #116]	; (8000da0 <HAL_InitTick+0xec>)
 8000d2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d2c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000d2e:	4b1c      	ldr	r3, [pc, #112]	; (8000da0 <HAL_InitTick+0xec>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d34:	4b1a      	ldr	r3, [pc, #104]	; (8000da0 <HAL_InitTick+0xec>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d3a:	4b19      	ldr	r3, [pc, #100]	; (8000da0 <HAL_InitTick+0xec>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000d40:	4817      	ldr	r0, [pc, #92]	; (8000da0 <HAL_InitTick+0xec>)
 8000d42:	f001 f8f1 	bl	8001f28 <HAL_TIM_Base_Init>
 8000d46:	4603      	mov	r3, r0
 8000d48:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000d4c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d11b      	bne.n	8000d8c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000d54:	4812      	ldr	r0, [pc, #72]	; (8000da0 <HAL_InitTick+0xec>)
 8000d56:	f001 f941 	bl	8001fdc <HAL_TIM_Base_Start_IT>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000d60:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d111      	bne.n	8000d8c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000d68:	2036      	movs	r0, #54	; 0x36
 8000d6a:	f000 fa25 	bl	80011b8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	2b0f      	cmp	r3, #15
 8000d72:	d808      	bhi.n	8000d86 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000d74:	2200      	movs	r2, #0
 8000d76:	6879      	ldr	r1, [r7, #4]
 8000d78:	2036      	movs	r0, #54	; 0x36
 8000d7a:	f000 fa01 	bl	8001180 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d7e:	4a0a      	ldr	r2, [pc, #40]	; (8000da8 <HAL_InitTick+0xf4>)
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	6013      	str	r3, [r2, #0]
 8000d84:	e002      	b.n	8000d8c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000d86:	2301      	movs	r3, #1
 8000d88:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000d8c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000d90:	4618      	mov	r0, r3
 8000d92:	3738      	adds	r7, #56	; 0x38
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}
 8000d98:	40023800 	.word	0x40023800
 8000d9c:	431bde83 	.word	0x431bde83
 8000da0:	200000ac 	.word	0x200000ac
 8000da4:	40001000 	.word	0x40001000
 8000da8:	20000004 	.word	0x20000004

08000dac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000db0:	e7fe      	b.n	8000db0 <NMI_Handler+0x4>

08000db2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000db2:	b480      	push	{r7}
 8000db4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000db6:	e7fe      	b.n	8000db6 <HardFault_Handler+0x4>

08000db8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000dbc:	e7fe      	b.n	8000dbc <MemManage_Handler+0x4>

08000dbe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dbe:	b480      	push	{r7}
 8000dc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000dc2:	e7fe      	b.n	8000dc2 <BusFault_Handler+0x4>

08000dc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000dc8:	e7fe      	b.n	8000dc8 <UsageFault_Handler+0x4>

08000dca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dca:	b480      	push	{r7}
 8000dcc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000dce:	bf00      	nop
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd6:	4770      	bx	lr

08000dd8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
	button_interrupt_handler();
 8000ddc:	f7ff fe6e 	bl	8000abc <button_interrupt_handler>

	// clear EXTI 0 pending bit in the EXTI pending register
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000de0:	2001      	movs	r0, #1
 8000de2:	f000 fbc7 	bl	8001574 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000de6:	2001      	movs	r0, #1
 8000de8:	f000 fbc4 	bl	8001574 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000dec:	bf00      	nop
 8000dee:	bd80      	pop	{r7, pc}

08000df0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000df4:	4802      	ldr	r0, [pc, #8]	; (8000e00 <TIM6_DAC_IRQHandler+0x10>)
 8000df6:	f001 f961 	bl	80020bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000dfa:	bf00      	nop
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	200000ac 	.word	0x200000ac

08000e04 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b086      	sub	sp, #24
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	60f8      	str	r0, [r7, #12]
 8000e0c:	60b9      	str	r1, [r7, #8]
 8000e0e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e10:	2300      	movs	r3, #0
 8000e12:	617b      	str	r3, [r7, #20]
 8000e14:	e00a      	b.n	8000e2c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000e16:	f3af 8000 	nop.w
 8000e1a:	4601      	mov	r1, r0
 8000e1c:	68bb      	ldr	r3, [r7, #8]
 8000e1e:	1c5a      	adds	r2, r3, #1
 8000e20:	60ba      	str	r2, [r7, #8]
 8000e22:	b2ca      	uxtb	r2, r1
 8000e24:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e26:	697b      	ldr	r3, [r7, #20]
 8000e28:	3301      	adds	r3, #1
 8000e2a:	617b      	str	r3, [r7, #20]
 8000e2c:	697a      	ldr	r2, [r7, #20]
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	429a      	cmp	r2, r3
 8000e32:	dbf0      	blt.n	8000e16 <_read+0x12>
	}

return len;
 8000e34:	687b      	ldr	r3, [r7, #4]
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	3718      	adds	r7, #24
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}

08000e3e <_close>:
	}
	return len;
}

int _close(int file)
{
 8000e3e:	b480      	push	{r7}
 8000e40:	b083      	sub	sp, #12
 8000e42:	af00      	add	r7, sp, #0
 8000e44:	6078      	str	r0, [r7, #4]
	return -1;
 8000e46:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	370c      	adds	r7, #12
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e54:	4770      	bx	lr

08000e56 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e56:	b480      	push	{r7}
 8000e58:	b083      	sub	sp, #12
 8000e5a:	af00      	add	r7, sp, #0
 8000e5c:	6078      	str	r0, [r7, #4]
 8000e5e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000e66:	605a      	str	r2, [r3, #4]
	return 0;
 8000e68:	2300      	movs	r3, #0
}
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	370c      	adds	r7, #12
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e74:	4770      	bx	lr

08000e76 <_isatty>:

int _isatty(int file)
{
 8000e76:	b480      	push	{r7}
 8000e78:	b083      	sub	sp, #12
 8000e7a:	af00      	add	r7, sp, #0
 8000e7c:	6078      	str	r0, [r7, #4]
	return 1;
 8000e7e:	2301      	movs	r3, #1
}
 8000e80:	4618      	mov	r0, r3
 8000e82:	370c      	adds	r7, #12
 8000e84:	46bd      	mov	sp, r7
 8000e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8a:	4770      	bx	lr

08000e8c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	b085      	sub	sp, #20
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	60f8      	str	r0, [r7, #12]
 8000e94:	60b9      	str	r1, [r7, #8]
 8000e96:	607a      	str	r2, [r7, #4]
	return 0;
 8000e98:	2300      	movs	r3, #0
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	3714      	adds	r7, #20
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea4:	4770      	bx	lr
	...

08000ea8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b086      	sub	sp, #24
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000eb0:	4a14      	ldr	r2, [pc, #80]	; (8000f04 <_sbrk+0x5c>)
 8000eb2:	4b15      	ldr	r3, [pc, #84]	; (8000f08 <_sbrk+0x60>)
 8000eb4:	1ad3      	subs	r3, r2, r3
 8000eb6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000eb8:	697b      	ldr	r3, [r7, #20]
 8000eba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ebc:	4b13      	ldr	r3, [pc, #76]	; (8000f0c <_sbrk+0x64>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d102      	bne.n	8000eca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ec4:	4b11      	ldr	r3, [pc, #68]	; (8000f0c <_sbrk+0x64>)
 8000ec6:	4a12      	ldr	r2, [pc, #72]	; (8000f10 <_sbrk+0x68>)
 8000ec8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000eca:	4b10      	ldr	r3, [pc, #64]	; (8000f0c <_sbrk+0x64>)
 8000ecc:	681a      	ldr	r2, [r3, #0]
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	4413      	add	r3, r2
 8000ed2:	693a      	ldr	r2, [r7, #16]
 8000ed4:	429a      	cmp	r2, r3
 8000ed6:	d207      	bcs.n	8000ee8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ed8:	f006 fe42 	bl	8007b60 <__errno>
 8000edc:	4603      	mov	r3, r0
 8000ede:	220c      	movs	r2, #12
 8000ee0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ee2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ee6:	e009      	b.n	8000efc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ee8:	4b08      	ldr	r3, [pc, #32]	; (8000f0c <_sbrk+0x64>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000eee:	4b07      	ldr	r3, [pc, #28]	; (8000f0c <_sbrk+0x64>)
 8000ef0:	681a      	ldr	r2, [r3, #0]
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	4413      	add	r3, r2
 8000ef6:	4a05      	ldr	r2, [pc, #20]	; (8000f0c <_sbrk+0x64>)
 8000ef8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000efa:	68fb      	ldr	r3, [r7, #12]
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	3718      	adds	r7, #24
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	20020000 	.word	0x20020000
 8000f08:	00000400 	.word	0x00000400
 8000f0c:	200000f4 	.word	0x200000f4
 8000f10:	20013930 	.word	0x20013930

08000f14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f18:	4b06      	ldr	r3, [pc, #24]	; (8000f34 <SystemInit+0x20>)
 8000f1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f1e:	4a05      	ldr	r2, [pc, #20]	; (8000f34 <SystemInit+0x20>)
 8000f20:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f24:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f28:	bf00      	nop
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f30:	4770      	bx	lr
 8000f32:	bf00      	nop
 8000f34:	e000ed00 	.word	0xe000ed00

08000f38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000f38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f70 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f3c:	480d      	ldr	r0, [pc, #52]	; (8000f74 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000f3e:	490e      	ldr	r1, [pc, #56]	; (8000f78 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000f40:	4a0e      	ldr	r2, [pc, #56]	; (8000f7c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000f42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f44:	e002      	b.n	8000f4c <LoopCopyDataInit>

08000f46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f4a:	3304      	adds	r3, #4

08000f4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f50:	d3f9      	bcc.n	8000f46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f52:	4a0b      	ldr	r2, [pc, #44]	; (8000f80 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000f54:	4c0b      	ldr	r4, [pc, #44]	; (8000f84 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000f56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f58:	e001      	b.n	8000f5e <LoopFillZerobss>

08000f5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f5c:	3204      	adds	r2, #4

08000f5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f60:	d3fb      	bcc.n	8000f5a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000f62:	f7ff ffd7 	bl	8000f14 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f66:	f006 fe01 	bl	8007b6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f6a:	f7ff fb53 	bl	8000614 <main>
  bx  lr    
 8000f6e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000f70:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f78:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8000f7c:	08008e54 	.word	0x08008e54
  ldr r2, =_sbss
 8000f80:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8000f84:	20013930 	.word	0x20013930

08000f88 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f88:	e7fe      	b.n	8000f88 <ADC_IRQHandler>
	...

08000f8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f90:	4b0e      	ldr	r3, [pc, #56]	; (8000fcc <HAL_Init+0x40>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	4a0d      	ldr	r2, [pc, #52]	; (8000fcc <HAL_Init+0x40>)
 8000f96:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f9a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f9c:	4b0b      	ldr	r3, [pc, #44]	; (8000fcc <HAL_Init+0x40>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4a0a      	ldr	r2, [pc, #40]	; (8000fcc <HAL_Init+0x40>)
 8000fa2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000fa6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fa8:	4b08      	ldr	r3, [pc, #32]	; (8000fcc <HAL_Init+0x40>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	4a07      	ldr	r2, [pc, #28]	; (8000fcc <HAL_Init+0x40>)
 8000fae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fb2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fb4:	2003      	movs	r0, #3
 8000fb6:	f000 f8d8 	bl	800116a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fba:	2000      	movs	r0, #0
 8000fbc:	f7ff fe7a 	bl	8000cb4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fc0:	f7ff fe50 	bl	8000c64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fc4:	2300      	movs	r3, #0
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	40023c00 	.word	0x40023c00

08000fd0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fd4:	4b06      	ldr	r3, [pc, #24]	; (8000ff0 <HAL_IncTick+0x20>)
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	461a      	mov	r2, r3
 8000fda:	4b06      	ldr	r3, [pc, #24]	; (8000ff4 <HAL_IncTick+0x24>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	4413      	add	r3, r2
 8000fe0:	4a04      	ldr	r2, [pc, #16]	; (8000ff4 <HAL_IncTick+0x24>)
 8000fe2:	6013      	str	r3, [r2, #0]
}
 8000fe4:	bf00      	nop
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop
 8000ff0:	20000008 	.word	0x20000008
 8000ff4:	200000f8 	.word	0x200000f8

08000ff8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	af00      	add	r7, sp, #0
  return uwTick;
 8000ffc:	4b03      	ldr	r3, [pc, #12]	; (800100c <HAL_GetTick+0x14>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
}
 8001000:	4618      	mov	r0, r3
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop
 800100c:	200000f8 	.word	0x200000f8

08001010 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001010:	b480      	push	{r7}
 8001012:	b085      	sub	sp, #20
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	f003 0307 	and.w	r3, r3, #7
 800101e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001020:	4b0c      	ldr	r3, [pc, #48]	; (8001054 <__NVIC_SetPriorityGrouping+0x44>)
 8001022:	68db      	ldr	r3, [r3, #12]
 8001024:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001026:	68ba      	ldr	r2, [r7, #8]
 8001028:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800102c:	4013      	ands	r3, r2
 800102e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001034:	68bb      	ldr	r3, [r7, #8]
 8001036:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001038:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800103c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001040:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001042:	4a04      	ldr	r2, [pc, #16]	; (8001054 <__NVIC_SetPriorityGrouping+0x44>)
 8001044:	68bb      	ldr	r3, [r7, #8]
 8001046:	60d3      	str	r3, [r2, #12]
}
 8001048:	bf00      	nop
 800104a:	3714      	adds	r7, #20
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr
 8001054:	e000ed00 	.word	0xe000ed00

08001058 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800105c:	4b04      	ldr	r3, [pc, #16]	; (8001070 <__NVIC_GetPriorityGrouping+0x18>)
 800105e:	68db      	ldr	r3, [r3, #12]
 8001060:	0a1b      	lsrs	r3, r3, #8
 8001062:	f003 0307 	and.w	r3, r3, #7
}
 8001066:	4618      	mov	r0, r3
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr
 8001070:	e000ed00 	.word	0xe000ed00

08001074 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001074:	b480      	push	{r7}
 8001076:	b083      	sub	sp, #12
 8001078:	af00      	add	r7, sp, #0
 800107a:	4603      	mov	r3, r0
 800107c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800107e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001082:	2b00      	cmp	r3, #0
 8001084:	db0b      	blt.n	800109e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001086:	79fb      	ldrb	r3, [r7, #7]
 8001088:	f003 021f 	and.w	r2, r3, #31
 800108c:	4907      	ldr	r1, [pc, #28]	; (80010ac <__NVIC_EnableIRQ+0x38>)
 800108e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001092:	095b      	lsrs	r3, r3, #5
 8001094:	2001      	movs	r0, #1
 8001096:	fa00 f202 	lsl.w	r2, r0, r2
 800109a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800109e:	bf00      	nop
 80010a0:	370c      	adds	r7, #12
 80010a2:	46bd      	mov	sp, r7
 80010a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop
 80010ac:	e000e100 	.word	0xe000e100

080010b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	4603      	mov	r3, r0
 80010b8:	6039      	str	r1, [r7, #0]
 80010ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	db0a      	blt.n	80010da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	b2da      	uxtb	r2, r3
 80010c8:	490c      	ldr	r1, [pc, #48]	; (80010fc <__NVIC_SetPriority+0x4c>)
 80010ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ce:	0112      	lsls	r2, r2, #4
 80010d0:	b2d2      	uxtb	r2, r2
 80010d2:	440b      	add	r3, r1
 80010d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010d8:	e00a      	b.n	80010f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	b2da      	uxtb	r2, r3
 80010de:	4908      	ldr	r1, [pc, #32]	; (8001100 <__NVIC_SetPriority+0x50>)
 80010e0:	79fb      	ldrb	r3, [r7, #7]
 80010e2:	f003 030f 	and.w	r3, r3, #15
 80010e6:	3b04      	subs	r3, #4
 80010e8:	0112      	lsls	r2, r2, #4
 80010ea:	b2d2      	uxtb	r2, r2
 80010ec:	440b      	add	r3, r1
 80010ee:	761a      	strb	r2, [r3, #24]
}
 80010f0:	bf00      	nop
 80010f2:	370c      	adds	r7, #12
 80010f4:	46bd      	mov	sp, r7
 80010f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fa:	4770      	bx	lr
 80010fc:	e000e100 	.word	0xe000e100
 8001100:	e000ed00 	.word	0xe000ed00

08001104 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001104:	b480      	push	{r7}
 8001106:	b089      	sub	sp, #36	; 0x24
 8001108:	af00      	add	r7, sp, #0
 800110a:	60f8      	str	r0, [r7, #12]
 800110c:	60b9      	str	r1, [r7, #8]
 800110e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	f003 0307 	and.w	r3, r3, #7
 8001116:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001118:	69fb      	ldr	r3, [r7, #28]
 800111a:	f1c3 0307 	rsb	r3, r3, #7
 800111e:	2b04      	cmp	r3, #4
 8001120:	bf28      	it	cs
 8001122:	2304      	movcs	r3, #4
 8001124:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001126:	69fb      	ldr	r3, [r7, #28]
 8001128:	3304      	adds	r3, #4
 800112a:	2b06      	cmp	r3, #6
 800112c:	d902      	bls.n	8001134 <NVIC_EncodePriority+0x30>
 800112e:	69fb      	ldr	r3, [r7, #28]
 8001130:	3b03      	subs	r3, #3
 8001132:	e000      	b.n	8001136 <NVIC_EncodePriority+0x32>
 8001134:	2300      	movs	r3, #0
 8001136:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001138:	f04f 32ff 	mov.w	r2, #4294967295
 800113c:	69bb      	ldr	r3, [r7, #24]
 800113e:	fa02 f303 	lsl.w	r3, r2, r3
 8001142:	43da      	mvns	r2, r3
 8001144:	68bb      	ldr	r3, [r7, #8]
 8001146:	401a      	ands	r2, r3
 8001148:	697b      	ldr	r3, [r7, #20]
 800114a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800114c:	f04f 31ff 	mov.w	r1, #4294967295
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	fa01 f303 	lsl.w	r3, r1, r3
 8001156:	43d9      	mvns	r1, r3
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800115c:	4313      	orrs	r3, r2
         );
}
 800115e:	4618      	mov	r0, r3
 8001160:	3724      	adds	r7, #36	; 0x24
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr

0800116a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800116a:	b580      	push	{r7, lr}
 800116c:	b082      	sub	sp, #8
 800116e:	af00      	add	r7, sp, #0
 8001170:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001172:	6878      	ldr	r0, [r7, #4]
 8001174:	f7ff ff4c 	bl	8001010 <__NVIC_SetPriorityGrouping>
}
 8001178:	bf00      	nop
 800117a:	3708      	adds	r7, #8
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}

08001180 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001180:	b580      	push	{r7, lr}
 8001182:	b086      	sub	sp, #24
 8001184:	af00      	add	r7, sp, #0
 8001186:	4603      	mov	r3, r0
 8001188:	60b9      	str	r1, [r7, #8]
 800118a:	607a      	str	r2, [r7, #4]
 800118c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800118e:	2300      	movs	r3, #0
 8001190:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001192:	f7ff ff61 	bl	8001058 <__NVIC_GetPriorityGrouping>
 8001196:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001198:	687a      	ldr	r2, [r7, #4]
 800119a:	68b9      	ldr	r1, [r7, #8]
 800119c:	6978      	ldr	r0, [r7, #20]
 800119e:	f7ff ffb1 	bl	8001104 <NVIC_EncodePriority>
 80011a2:	4602      	mov	r2, r0
 80011a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011a8:	4611      	mov	r1, r2
 80011aa:	4618      	mov	r0, r3
 80011ac:	f7ff ff80 	bl	80010b0 <__NVIC_SetPriority>
}
 80011b0:	bf00      	nop
 80011b2:	3718      	adds	r7, #24
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}

080011b8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af00      	add	r7, sp, #0
 80011be:	4603      	mov	r3, r0
 80011c0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011c6:	4618      	mov	r0, r3
 80011c8:	f7ff ff54 	bl	8001074 <__NVIC_EnableIRQ>
}
 80011cc:	bf00      	nop
 80011ce:	3708      	adds	r7, #8
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b089      	sub	sp, #36	; 0x24
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
 80011dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80011de:	2300      	movs	r3, #0
 80011e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80011e2:	2300      	movs	r3, #0
 80011e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80011e6:	2300      	movs	r3, #0
 80011e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011ea:	2300      	movs	r3, #0
 80011ec:	61fb      	str	r3, [r7, #28]
 80011ee:	e16b      	b.n	80014c8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80011f0:	2201      	movs	r2, #1
 80011f2:	69fb      	ldr	r3, [r7, #28]
 80011f4:	fa02 f303 	lsl.w	r3, r2, r3
 80011f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	697a      	ldr	r2, [r7, #20]
 8001200:	4013      	ands	r3, r2
 8001202:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001204:	693a      	ldr	r2, [r7, #16]
 8001206:	697b      	ldr	r3, [r7, #20]
 8001208:	429a      	cmp	r2, r3
 800120a:	f040 815a 	bne.w	80014c2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	f003 0303 	and.w	r3, r3, #3
 8001216:	2b01      	cmp	r3, #1
 8001218:	d005      	beq.n	8001226 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001222:	2b02      	cmp	r3, #2
 8001224:	d130      	bne.n	8001288 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	689b      	ldr	r3, [r3, #8]
 800122a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800122c:	69fb      	ldr	r3, [r7, #28]
 800122e:	005b      	lsls	r3, r3, #1
 8001230:	2203      	movs	r2, #3
 8001232:	fa02 f303 	lsl.w	r3, r2, r3
 8001236:	43db      	mvns	r3, r3
 8001238:	69ba      	ldr	r2, [r7, #24]
 800123a:	4013      	ands	r3, r2
 800123c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	68da      	ldr	r2, [r3, #12]
 8001242:	69fb      	ldr	r3, [r7, #28]
 8001244:	005b      	lsls	r3, r3, #1
 8001246:	fa02 f303 	lsl.w	r3, r2, r3
 800124a:	69ba      	ldr	r2, [r7, #24]
 800124c:	4313      	orrs	r3, r2
 800124e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	69ba      	ldr	r2, [r7, #24]
 8001254:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	685b      	ldr	r3, [r3, #4]
 800125a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800125c:	2201      	movs	r2, #1
 800125e:	69fb      	ldr	r3, [r7, #28]
 8001260:	fa02 f303 	lsl.w	r3, r2, r3
 8001264:	43db      	mvns	r3, r3
 8001266:	69ba      	ldr	r2, [r7, #24]
 8001268:	4013      	ands	r3, r2
 800126a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	091b      	lsrs	r3, r3, #4
 8001272:	f003 0201 	and.w	r2, r3, #1
 8001276:	69fb      	ldr	r3, [r7, #28]
 8001278:	fa02 f303 	lsl.w	r3, r2, r3
 800127c:	69ba      	ldr	r2, [r7, #24]
 800127e:	4313      	orrs	r3, r2
 8001280:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	69ba      	ldr	r2, [r7, #24]
 8001286:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	f003 0303 	and.w	r3, r3, #3
 8001290:	2b03      	cmp	r3, #3
 8001292:	d017      	beq.n	80012c4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	68db      	ldr	r3, [r3, #12]
 8001298:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800129a:	69fb      	ldr	r3, [r7, #28]
 800129c:	005b      	lsls	r3, r3, #1
 800129e:	2203      	movs	r2, #3
 80012a0:	fa02 f303 	lsl.w	r3, r2, r3
 80012a4:	43db      	mvns	r3, r3
 80012a6:	69ba      	ldr	r2, [r7, #24]
 80012a8:	4013      	ands	r3, r2
 80012aa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	689a      	ldr	r2, [r3, #8]
 80012b0:	69fb      	ldr	r3, [r7, #28]
 80012b2:	005b      	lsls	r3, r3, #1
 80012b4:	fa02 f303 	lsl.w	r3, r2, r3
 80012b8:	69ba      	ldr	r2, [r7, #24]
 80012ba:	4313      	orrs	r3, r2
 80012bc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	69ba      	ldr	r2, [r7, #24]
 80012c2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	f003 0303 	and.w	r3, r3, #3
 80012cc:	2b02      	cmp	r3, #2
 80012ce:	d123      	bne.n	8001318 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80012d0:	69fb      	ldr	r3, [r7, #28]
 80012d2:	08da      	lsrs	r2, r3, #3
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	3208      	adds	r2, #8
 80012d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80012de:	69fb      	ldr	r3, [r7, #28]
 80012e0:	f003 0307 	and.w	r3, r3, #7
 80012e4:	009b      	lsls	r3, r3, #2
 80012e6:	220f      	movs	r2, #15
 80012e8:	fa02 f303 	lsl.w	r3, r2, r3
 80012ec:	43db      	mvns	r3, r3
 80012ee:	69ba      	ldr	r2, [r7, #24]
 80012f0:	4013      	ands	r3, r2
 80012f2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	691a      	ldr	r2, [r3, #16]
 80012f8:	69fb      	ldr	r3, [r7, #28]
 80012fa:	f003 0307 	and.w	r3, r3, #7
 80012fe:	009b      	lsls	r3, r3, #2
 8001300:	fa02 f303 	lsl.w	r3, r2, r3
 8001304:	69ba      	ldr	r2, [r7, #24]
 8001306:	4313      	orrs	r3, r2
 8001308:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800130a:	69fb      	ldr	r3, [r7, #28]
 800130c:	08da      	lsrs	r2, r3, #3
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	3208      	adds	r2, #8
 8001312:	69b9      	ldr	r1, [r7, #24]
 8001314:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800131e:	69fb      	ldr	r3, [r7, #28]
 8001320:	005b      	lsls	r3, r3, #1
 8001322:	2203      	movs	r2, #3
 8001324:	fa02 f303 	lsl.w	r3, r2, r3
 8001328:	43db      	mvns	r3, r3
 800132a:	69ba      	ldr	r2, [r7, #24]
 800132c:	4013      	ands	r3, r2
 800132e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	f003 0203 	and.w	r2, r3, #3
 8001338:	69fb      	ldr	r3, [r7, #28]
 800133a:	005b      	lsls	r3, r3, #1
 800133c:	fa02 f303 	lsl.w	r3, r2, r3
 8001340:	69ba      	ldr	r2, [r7, #24]
 8001342:	4313      	orrs	r3, r2
 8001344:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	69ba      	ldr	r2, [r7, #24]
 800134a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001354:	2b00      	cmp	r3, #0
 8001356:	f000 80b4 	beq.w	80014c2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800135a:	2300      	movs	r3, #0
 800135c:	60fb      	str	r3, [r7, #12]
 800135e:	4b60      	ldr	r3, [pc, #384]	; (80014e0 <HAL_GPIO_Init+0x30c>)
 8001360:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001362:	4a5f      	ldr	r2, [pc, #380]	; (80014e0 <HAL_GPIO_Init+0x30c>)
 8001364:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001368:	6453      	str	r3, [r2, #68]	; 0x44
 800136a:	4b5d      	ldr	r3, [pc, #372]	; (80014e0 <HAL_GPIO_Init+0x30c>)
 800136c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800136e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001372:	60fb      	str	r3, [r7, #12]
 8001374:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001376:	4a5b      	ldr	r2, [pc, #364]	; (80014e4 <HAL_GPIO_Init+0x310>)
 8001378:	69fb      	ldr	r3, [r7, #28]
 800137a:	089b      	lsrs	r3, r3, #2
 800137c:	3302      	adds	r3, #2
 800137e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001382:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001384:	69fb      	ldr	r3, [r7, #28]
 8001386:	f003 0303 	and.w	r3, r3, #3
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	220f      	movs	r2, #15
 800138e:	fa02 f303 	lsl.w	r3, r2, r3
 8001392:	43db      	mvns	r3, r3
 8001394:	69ba      	ldr	r2, [r7, #24]
 8001396:	4013      	ands	r3, r2
 8001398:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	4a52      	ldr	r2, [pc, #328]	; (80014e8 <HAL_GPIO_Init+0x314>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	d02b      	beq.n	80013fa <HAL_GPIO_Init+0x226>
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	4a51      	ldr	r2, [pc, #324]	; (80014ec <HAL_GPIO_Init+0x318>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d025      	beq.n	80013f6 <HAL_GPIO_Init+0x222>
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	4a50      	ldr	r2, [pc, #320]	; (80014f0 <HAL_GPIO_Init+0x31c>)
 80013ae:	4293      	cmp	r3, r2
 80013b0:	d01f      	beq.n	80013f2 <HAL_GPIO_Init+0x21e>
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	4a4f      	ldr	r2, [pc, #316]	; (80014f4 <HAL_GPIO_Init+0x320>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d019      	beq.n	80013ee <HAL_GPIO_Init+0x21a>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	4a4e      	ldr	r2, [pc, #312]	; (80014f8 <HAL_GPIO_Init+0x324>)
 80013be:	4293      	cmp	r3, r2
 80013c0:	d013      	beq.n	80013ea <HAL_GPIO_Init+0x216>
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	4a4d      	ldr	r2, [pc, #308]	; (80014fc <HAL_GPIO_Init+0x328>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d00d      	beq.n	80013e6 <HAL_GPIO_Init+0x212>
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	4a4c      	ldr	r2, [pc, #304]	; (8001500 <HAL_GPIO_Init+0x32c>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d007      	beq.n	80013e2 <HAL_GPIO_Init+0x20e>
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	4a4b      	ldr	r2, [pc, #300]	; (8001504 <HAL_GPIO_Init+0x330>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d101      	bne.n	80013de <HAL_GPIO_Init+0x20a>
 80013da:	2307      	movs	r3, #7
 80013dc:	e00e      	b.n	80013fc <HAL_GPIO_Init+0x228>
 80013de:	2308      	movs	r3, #8
 80013e0:	e00c      	b.n	80013fc <HAL_GPIO_Init+0x228>
 80013e2:	2306      	movs	r3, #6
 80013e4:	e00a      	b.n	80013fc <HAL_GPIO_Init+0x228>
 80013e6:	2305      	movs	r3, #5
 80013e8:	e008      	b.n	80013fc <HAL_GPIO_Init+0x228>
 80013ea:	2304      	movs	r3, #4
 80013ec:	e006      	b.n	80013fc <HAL_GPIO_Init+0x228>
 80013ee:	2303      	movs	r3, #3
 80013f0:	e004      	b.n	80013fc <HAL_GPIO_Init+0x228>
 80013f2:	2302      	movs	r3, #2
 80013f4:	e002      	b.n	80013fc <HAL_GPIO_Init+0x228>
 80013f6:	2301      	movs	r3, #1
 80013f8:	e000      	b.n	80013fc <HAL_GPIO_Init+0x228>
 80013fa:	2300      	movs	r3, #0
 80013fc:	69fa      	ldr	r2, [r7, #28]
 80013fe:	f002 0203 	and.w	r2, r2, #3
 8001402:	0092      	lsls	r2, r2, #2
 8001404:	4093      	lsls	r3, r2
 8001406:	69ba      	ldr	r2, [r7, #24]
 8001408:	4313      	orrs	r3, r2
 800140a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800140c:	4935      	ldr	r1, [pc, #212]	; (80014e4 <HAL_GPIO_Init+0x310>)
 800140e:	69fb      	ldr	r3, [r7, #28]
 8001410:	089b      	lsrs	r3, r3, #2
 8001412:	3302      	adds	r3, #2
 8001414:	69ba      	ldr	r2, [r7, #24]
 8001416:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800141a:	4b3b      	ldr	r3, [pc, #236]	; (8001508 <HAL_GPIO_Init+0x334>)
 800141c:	689b      	ldr	r3, [r3, #8]
 800141e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001420:	693b      	ldr	r3, [r7, #16]
 8001422:	43db      	mvns	r3, r3
 8001424:	69ba      	ldr	r2, [r7, #24]
 8001426:	4013      	ands	r3, r2
 8001428:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001432:	2b00      	cmp	r3, #0
 8001434:	d003      	beq.n	800143e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001436:	69ba      	ldr	r2, [r7, #24]
 8001438:	693b      	ldr	r3, [r7, #16]
 800143a:	4313      	orrs	r3, r2
 800143c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800143e:	4a32      	ldr	r2, [pc, #200]	; (8001508 <HAL_GPIO_Init+0x334>)
 8001440:	69bb      	ldr	r3, [r7, #24]
 8001442:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001444:	4b30      	ldr	r3, [pc, #192]	; (8001508 <HAL_GPIO_Init+0x334>)
 8001446:	68db      	ldr	r3, [r3, #12]
 8001448:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800144a:	693b      	ldr	r3, [r7, #16]
 800144c:	43db      	mvns	r3, r3
 800144e:	69ba      	ldr	r2, [r7, #24]
 8001450:	4013      	ands	r3, r2
 8001452:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	685b      	ldr	r3, [r3, #4]
 8001458:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800145c:	2b00      	cmp	r3, #0
 800145e:	d003      	beq.n	8001468 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001460:	69ba      	ldr	r2, [r7, #24]
 8001462:	693b      	ldr	r3, [r7, #16]
 8001464:	4313      	orrs	r3, r2
 8001466:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001468:	4a27      	ldr	r2, [pc, #156]	; (8001508 <HAL_GPIO_Init+0x334>)
 800146a:	69bb      	ldr	r3, [r7, #24]
 800146c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800146e:	4b26      	ldr	r3, [pc, #152]	; (8001508 <HAL_GPIO_Init+0x334>)
 8001470:	685b      	ldr	r3, [r3, #4]
 8001472:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001474:	693b      	ldr	r3, [r7, #16]
 8001476:	43db      	mvns	r3, r3
 8001478:	69ba      	ldr	r2, [r7, #24]
 800147a:	4013      	ands	r3, r2
 800147c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001486:	2b00      	cmp	r3, #0
 8001488:	d003      	beq.n	8001492 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800148a:	69ba      	ldr	r2, [r7, #24]
 800148c:	693b      	ldr	r3, [r7, #16]
 800148e:	4313      	orrs	r3, r2
 8001490:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001492:	4a1d      	ldr	r2, [pc, #116]	; (8001508 <HAL_GPIO_Init+0x334>)
 8001494:	69bb      	ldr	r3, [r7, #24]
 8001496:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001498:	4b1b      	ldr	r3, [pc, #108]	; (8001508 <HAL_GPIO_Init+0x334>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800149e:	693b      	ldr	r3, [r7, #16]
 80014a0:	43db      	mvns	r3, r3
 80014a2:	69ba      	ldr	r2, [r7, #24]
 80014a4:	4013      	ands	r3, r2
 80014a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d003      	beq.n	80014bc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80014b4:	69ba      	ldr	r2, [r7, #24]
 80014b6:	693b      	ldr	r3, [r7, #16]
 80014b8:	4313      	orrs	r3, r2
 80014ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80014bc:	4a12      	ldr	r2, [pc, #72]	; (8001508 <HAL_GPIO_Init+0x334>)
 80014be:	69bb      	ldr	r3, [r7, #24]
 80014c0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014c2:	69fb      	ldr	r3, [r7, #28]
 80014c4:	3301      	adds	r3, #1
 80014c6:	61fb      	str	r3, [r7, #28]
 80014c8:	69fb      	ldr	r3, [r7, #28]
 80014ca:	2b0f      	cmp	r3, #15
 80014cc:	f67f ae90 	bls.w	80011f0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80014d0:	bf00      	nop
 80014d2:	bf00      	nop
 80014d4:	3724      	adds	r7, #36	; 0x24
 80014d6:	46bd      	mov	sp, r7
 80014d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014dc:	4770      	bx	lr
 80014de:	bf00      	nop
 80014e0:	40023800 	.word	0x40023800
 80014e4:	40013800 	.word	0x40013800
 80014e8:	40020000 	.word	0x40020000
 80014ec:	40020400 	.word	0x40020400
 80014f0:	40020800 	.word	0x40020800
 80014f4:	40020c00 	.word	0x40020c00
 80014f8:	40021000 	.word	0x40021000
 80014fc:	40021400 	.word	0x40021400
 8001500:	40021800 	.word	0x40021800
 8001504:	40021c00 	.word	0x40021c00
 8001508:	40013c00 	.word	0x40013c00

0800150c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800150c:	b480      	push	{r7}
 800150e:	b083      	sub	sp, #12
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
 8001514:	460b      	mov	r3, r1
 8001516:	807b      	strh	r3, [r7, #2]
 8001518:	4613      	mov	r3, r2
 800151a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800151c:	787b      	ldrb	r3, [r7, #1]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d003      	beq.n	800152a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001522:	887a      	ldrh	r2, [r7, #2]
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001528:	e003      	b.n	8001532 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800152a:	887b      	ldrh	r3, [r7, #2]
 800152c:	041a      	lsls	r2, r3, #16
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	619a      	str	r2, [r3, #24]
}
 8001532:	bf00      	nop
 8001534:	370c      	adds	r7, #12
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr

0800153e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800153e:	b480      	push	{r7}
 8001540:	b085      	sub	sp, #20
 8001542:	af00      	add	r7, sp, #0
 8001544:	6078      	str	r0, [r7, #4]
 8001546:	460b      	mov	r3, r1
 8001548:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	695b      	ldr	r3, [r3, #20]
 800154e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001550:	887a      	ldrh	r2, [r7, #2]
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	4013      	ands	r3, r2
 8001556:	041a      	lsls	r2, r3, #16
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	43d9      	mvns	r1, r3
 800155c:	887b      	ldrh	r3, [r7, #2]
 800155e:	400b      	ands	r3, r1
 8001560:	431a      	orrs	r2, r3
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	619a      	str	r2, [r3, #24]
}
 8001566:	bf00      	nop
 8001568:	3714      	adds	r7, #20
 800156a:	46bd      	mov	sp, r7
 800156c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001570:	4770      	bx	lr
	...

08001574 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b082      	sub	sp, #8
 8001578:	af00      	add	r7, sp, #0
 800157a:	4603      	mov	r3, r0
 800157c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800157e:	4b08      	ldr	r3, [pc, #32]	; (80015a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001580:	695a      	ldr	r2, [r3, #20]
 8001582:	88fb      	ldrh	r3, [r7, #6]
 8001584:	4013      	ands	r3, r2
 8001586:	2b00      	cmp	r3, #0
 8001588:	d006      	beq.n	8001598 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800158a:	4a05      	ldr	r2, [pc, #20]	; (80015a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800158c:	88fb      	ldrh	r3, [r7, #6]
 800158e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001590:	88fb      	ldrh	r3, [r7, #6]
 8001592:	4618      	mov	r0, r3
 8001594:	f000 f806 	bl	80015a4 <HAL_GPIO_EXTI_Callback>
  }
}
 8001598:	bf00      	nop
 800159a:	3708      	adds	r7, #8
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	40013c00 	.word	0x40013c00

080015a4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b083      	sub	sp, #12
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	4603      	mov	r3, r0
 80015ac:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80015ae:	bf00      	nop
 80015b0:	370c      	adds	r7, #12
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
	...

080015bc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b086      	sub	sp, #24
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d101      	bne.n	80015ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015ca:	2301      	movs	r3, #1
 80015cc:	e267      	b.n	8001a9e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f003 0301 	and.w	r3, r3, #1
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d075      	beq.n	80016c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80015da:	4b88      	ldr	r3, [pc, #544]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 80015dc:	689b      	ldr	r3, [r3, #8]
 80015de:	f003 030c 	and.w	r3, r3, #12
 80015e2:	2b04      	cmp	r3, #4
 80015e4:	d00c      	beq.n	8001600 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80015e6:	4b85      	ldr	r3, [pc, #532]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 80015e8:	689b      	ldr	r3, [r3, #8]
 80015ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80015ee:	2b08      	cmp	r3, #8
 80015f0:	d112      	bne.n	8001618 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80015f2:	4b82      	ldr	r3, [pc, #520]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80015fe:	d10b      	bne.n	8001618 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001600:	4b7e      	ldr	r3, [pc, #504]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001608:	2b00      	cmp	r3, #0
 800160a:	d05b      	beq.n	80016c4 <HAL_RCC_OscConfig+0x108>
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	2b00      	cmp	r3, #0
 8001612:	d157      	bne.n	80016c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001614:	2301      	movs	r3, #1
 8001616:	e242      	b.n	8001a9e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001620:	d106      	bne.n	8001630 <HAL_RCC_OscConfig+0x74>
 8001622:	4b76      	ldr	r3, [pc, #472]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4a75      	ldr	r2, [pc, #468]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 8001628:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800162c:	6013      	str	r3, [r2, #0]
 800162e:	e01d      	b.n	800166c <HAL_RCC_OscConfig+0xb0>
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001638:	d10c      	bne.n	8001654 <HAL_RCC_OscConfig+0x98>
 800163a:	4b70      	ldr	r3, [pc, #448]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4a6f      	ldr	r2, [pc, #444]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 8001640:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001644:	6013      	str	r3, [r2, #0]
 8001646:	4b6d      	ldr	r3, [pc, #436]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	4a6c      	ldr	r2, [pc, #432]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 800164c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001650:	6013      	str	r3, [r2, #0]
 8001652:	e00b      	b.n	800166c <HAL_RCC_OscConfig+0xb0>
 8001654:	4b69      	ldr	r3, [pc, #420]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a68      	ldr	r2, [pc, #416]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 800165a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800165e:	6013      	str	r3, [r2, #0]
 8001660:	4b66      	ldr	r3, [pc, #408]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a65      	ldr	r2, [pc, #404]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 8001666:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800166a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d013      	beq.n	800169c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001674:	f7ff fcc0 	bl	8000ff8 <HAL_GetTick>
 8001678:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800167a:	e008      	b.n	800168e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800167c:	f7ff fcbc 	bl	8000ff8 <HAL_GetTick>
 8001680:	4602      	mov	r2, r0
 8001682:	693b      	ldr	r3, [r7, #16]
 8001684:	1ad3      	subs	r3, r2, r3
 8001686:	2b64      	cmp	r3, #100	; 0x64
 8001688:	d901      	bls.n	800168e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800168a:	2303      	movs	r3, #3
 800168c:	e207      	b.n	8001a9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800168e:	4b5b      	ldr	r3, [pc, #364]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001696:	2b00      	cmp	r3, #0
 8001698:	d0f0      	beq.n	800167c <HAL_RCC_OscConfig+0xc0>
 800169a:	e014      	b.n	80016c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800169c:	f7ff fcac 	bl	8000ff8 <HAL_GetTick>
 80016a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016a2:	e008      	b.n	80016b6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016a4:	f7ff fca8 	bl	8000ff8 <HAL_GetTick>
 80016a8:	4602      	mov	r2, r0
 80016aa:	693b      	ldr	r3, [r7, #16]
 80016ac:	1ad3      	subs	r3, r2, r3
 80016ae:	2b64      	cmp	r3, #100	; 0x64
 80016b0:	d901      	bls.n	80016b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80016b2:	2303      	movs	r3, #3
 80016b4:	e1f3      	b.n	8001a9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016b6:	4b51      	ldr	r3, [pc, #324]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d1f0      	bne.n	80016a4 <HAL_RCC_OscConfig+0xe8>
 80016c2:	e000      	b.n	80016c6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f003 0302 	and.w	r3, r3, #2
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d063      	beq.n	800179a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80016d2:	4b4a      	ldr	r3, [pc, #296]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 80016d4:	689b      	ldr	r3, [r3, #8]
 80016d6:	f003 030c 	and.w	r3, r3, #12
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d00b      	beq.n	80016f6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80016de:	4b47      	ldr	r3, [pc, #284]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 80016e0:	689b      	ldr	r3, [r3, #8]
 80016e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80016e6:	2b08      	cmp	r3, #8
 80016e8:	d11c      	bne.n	8001724 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80016ea:	4b44      	ldr	r3, [pc, #272]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d116      	bne.n	8001724 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016f6:	4b41      	ldr	r3, [pc, #260]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f003 0302 	and.w	r3, r3, #2
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d005      	beq.n	800170e <HAL_RCC_OscConfig+0x152>
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	68db      	ldr	r3, [r3, #12]
 8001706:	2b01      	cmp	r3, #1
 8001708:	d001      	beq.n	800170e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800170a:	2301      	movs	r3, #1
 800170c:	e1c7      	b.n	8001a9e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800170e:	4b3b      	ldr	r3, [pc, #236]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	691b      	ldr	r3, [r3, #16]
 800171a:	00db      	lsls	r3, r3, #3
 800171c:	4937      	ldr	r1, [pc, #220]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 800171e:	4313      	orrs	r3, r2
 8001720:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001722:	e03a      	b.n	800179a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	68db      	ldr	r3, [r3, #12]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d020      	beq.n	800176e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800172c:	4b34      	ldr	r3, [pc, #208]	; (8001800 <HAL_RCC_OscConfig+0x244>)
 800172e:	2201      	movs	r2, #1
 8001730:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001732:	f7ff fc61 	bl	8000ff8 <HAL_GetTick>
 8001736:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001738:	e008      	b.n	800174c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800173a:	f7ff fc5d 	bl	8000ff8 <HAL_GetTick>
 800173e:	4602      	mov	r2, r0
 8001740:	693b      	ldr	r3, [r7, #16]
 8001742:	1ad3      	subs	r3, r2, r3
 8001744:	2b02      	cmp	r3, #2
 8001746:	d901      	bls.n	800174c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001748:	2303      	movs	r3, #3
 800174a:	e1a8      	b.n	8001a9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800174c:	4b2b      	ldr	r3, [pc, #172]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f003 0302 	and.w	r3, r3, #2
 8001754:	2b00      	cmp	r3, #0
 8001756:	d0f0      	beq.n	800173a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001758:	4b28      	ldr	r3, [pc, #160]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	691b      	ldr	r3, [r3, #16]
 8001764:	00db      	lsls	r3, r3, #3
 8001766:	4925      	ldr	r1, [pc, #148]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 8001768:	4313      	orrs	r3, r2
 800176a:	600b      	str	r3, [r1, #0]
 800176c:	e015      	b.n	800179a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800176e:	4b24      	ldr	r3, [pc, #144]	; (8001800 <HAL_RCC_OscConfig+0x244>)
 8001770:	2200      	movs	r2, #0
 8001772:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001774:	f7ff fc40 	bl	8000ff8 <HAL_GetTick>
 8001778:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800177a:	e008      	b.n	800178e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800177c:	f7ff fc3c 	bl	8000ff8 <HAL_GetTick>
 8001780:	4602      	mov	r2, r0
 8001782:	693b      	ldr	r3, [r7, #16]
 8001784:	1ad3      	subs	r3, r2, r3
 8001786:	2b02      	cmp	r3, #2
 8001788:	d901      	bls.n	800178e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800178a:	2303      	movs	r3, #3
 800178c:	e187      	b.n	8001a9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800178e:	4b1b      	ldr	r3, [pc, #108]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f003 0302 	and.w	r3, r3, #2
 8001796:	2b00      	cmp	r3, #0
 8001798:	d1f0      	bne.n	800177c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f003 0308 	and.w	r3, r3, #8
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d036      	beq.n	8001814 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	695b      	ldr	r3, [r3, #20]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d016      	beq.n	80017dc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017ae:	4b15      	ldr	r3, [pc, #84]	; (8001804 <HAL_RCC_OscConfig+0x248>)
 80017b0:	2201      	movs	r2, #1
 80017b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017b4:	f7ff fc20 	bl	8000ff8 <HAL_GetTick>
 80017b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017ba:	e008      	b.n	80017ce <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017bc:	f7ff fc1c 	bl	8000ff8 <HAL_GetTick>
 80017c0:	4602      	mov	r2, r0
 80017c2:	693b      	ldr	r3, [r7, #16]
 80017c4:	1ad3      	subs	r3, r2, r3
 80017c6:	2b02      	cmp	r3, #2
 80017c8:	d901      	bls.n	80017ce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80017ca:	2303      	movs	r3, #3
 80017cc:	e167      	b.n	8001a9e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017ce:	4b0b      	ldr	r3, [pc, #44]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 80017d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80017d2:	f003 0302 	and.w	r3, r3, #2
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d0f0      	beq.n	80017bc <HAL_RCC_OscConfig+0x200>
 80017da:	e01b      	b.n	8001814 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017dc:	4b09      	ldr	r3, [pc, #36]	; (8001804 <HAL_RCC_OscConfig+0x248>)
 80017de:	2200      	movs	r2, #0
 80017e0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017e2:	f7ff fc09 	bl	8000ff8 <HAL_GetTick>
 80017e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017e8:	e00e      	b.n	8001808 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017ea:	f7ff fc05 	bl	8000ff8 <HAL_GetTick>
 80017ee:	4602      	mov	r2, r0
 80017f0:	693b      	ldr	r3, [r7, #16]
 80017f2:	1ad3      	subs	r3, r2, r3
 80017f4:	2b02      	cmp	r3, #2
 80017f6:	d907      	bls.n	8001808 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80017f8:	2303      	movs	r3, #3
 80017fa:	e150      	b.n	8001a9e <HAL_RCC_OscConfig+0x4e2>
 80017fc:	40023800 	.word	0x40023800
 8001800:	42470000 	.word	0x42470000
 8001804:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001808:	4b88      	ldr	r3, [pc, #544]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 800180a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800180c:	f003 0302 	and.w	r3, r3, #2
 8001810:	2b00      	cmp	r3, #0
 8001812:	d1ea      	bne.n	80017ea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f003 0304 	and.w	r3, r3, #4
 800181c:	2b00      	cmp	r3, #0
 800181e:	f000 8097 	beq.w	8001950 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001822:	2300      	movs	r3, #0
 8001824:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001826:	4b81      	ldr	r3, [pc, #516]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 8001828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800182a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800182e:	2b00      	cmp	r3, #0
 8001830:	d10f      	bne.n	8001852 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001832:	2300      	movs	r3, #0
 8001834:	60bb      	str	r3, [r7, #8]
 8001836:	4b7d      	ldr	r3, [pc, #500]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 8001838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800183a:	4a7c      	ldr	r2, [pc, #496]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 800183c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001840:	6413      	str	r3, [r2, #64]	; 0x40
 8001842:	4b7a      	ldr	r3, [pc, #488]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 8001844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001846:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800184a:	60bb      	str	r3, [r7, #8]
 800184c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800184e:	2301      	movs	r3, #1
 8001850:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001852:	4b77      	ldr	r3, [pc, #476]	; (8001a30 <HAL_RCC_OscConfig+0x474>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800185a:	2b00      	cmp	r3, #0
 800185c:	d118      	bne.n	8001890 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800185e:	4b74      	ldr	r3, [pc, #464]	; (8001a30 <HAL_RCC_OscConfig+0x474>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a73      	ldr	r2, [pc, #460]	; (8001a30 <HAL_RCC_OscConfig+0x474>)
 8001864:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001868:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800186a:	f7ff fbc5 	bl	8000ff8 <HAL_GetTick>
 800186e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001870:	e008      	b.n	8001884 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001872:	f7ff fbc1 	bl	8000ff8 <HAL_GetTick>
 8001876:	4602      	mov	r2, r0
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	2b02      	cmp	r3, #2
 800187e:	d901      	bls.n	8001884 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001880:	2303      	movs	r3, #3
 8001882:	e10c      	b.n	8001a9e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001884:	4b6a      	ldr	r3, [pc, #424]	; (8001a30 <HAL_RCC_OscConfig+0x474>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800188c:	2b00      	cmp	r3, #0
 800188e:	d0f0      	beq.n	8001872 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	689b      	ldr	r3, [r3, #8]
 8001894:	2b01      	cmp	r3, #1
 8001896:	d106      	bne.n	80018a6 <HAL_RCC_OscConfig+0x2ea>
 8001898:	4b64      	ldr	r3, [pc, #400]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 800189a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800189c:	4a63      	ldr	r2, [pc, #396]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 800189e:	f043 0301 	orr.w	r3, r3, #1
 80018a2:	6713      	str	r3, [r2, #112]	; 0x70
 80018a4:	e01c      	b.n	80018e0 <HAL_RCC_OscConfig+0x324>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	689b      	ldr	r3, [r3, #8]
 80018aa:	2b05      	cmp	r3, #5
 80018ac:	d10c      	bne.n	80018c8 <HAL_RCC_OscConfig+0x30c>
 80018ae:	4b5f      	ldr	r3, [pc, #380]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 80018b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018b2:	4a5e      	ldr	r2, [pc, #376]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 80018b4:	f043 0304 	orr.w	r3, r3, #4
 80018b8:	6713      	str	r3, [r2, #112]	; 0x70
 80018ba:	4b5c      	ldr	r3, [pc, #368]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 80018bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018be:	4a5b      	ldr	r2, [pc, #364]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 80018c0:	f043 0301 	orr.w	r3, r3, #1
 80018c4:	6713      	str	r3, [r2, #112]	; 0x70
 80018c6:	e00b      	b.n	80018e0 <HAL_RCC_OscConfig+0x324>
 80018c8:	4b58      	ldr	r3, [pc, #352]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 80018ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018cc:	4a57      	ldr	r2, [pc, #348]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 80018ce:	f023 0301 	bic.w	r3, r3, #1
 80018d2:	6713      	str	r3, [r2, #112]	; 0x70
 80018d4:	4b55      	ldr	r3, [pc, #340]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 80018d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018d8:	4a54      	ldr	r2, [pc, #336]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 80018da:	f023 0304 	bic.w	r3, r3, #4
 80018de:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d015      	beq.n	8001914 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018e8:	f7ff fb86 	bl	8000ff8 <HAL_GetTick>
 80018ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018ee:	e00a      	b.n	8001906 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018f0:	f7ff fb82 	bl	8000ff8 <HAL_GetTick>
 80018f4:	4602      	mov	r2, r0
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80018fe:	4293      	cmp	r3, r2
 8001900:	d901      	bls.n	8001906 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001902:	2303      	movs	r3, #3
 8001904:	e0cb      	b.n	8001a9e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001906:	4b49      	ldr	r3, [pc, #292]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 8001908:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800190a:	f003 0302 	and.w	r3, r3, #2
 800190e:	2b00      	cmp	r3, #0
 8001910:	d0ee      	beq.n	80018f0 <HAL_RCC_OscConfig+0x334>
 8001912:	e014      	b.n	800193e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001914:	f7ff fb70 	bl	8000ff8 <HAL_GetTick>
 8001918:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800191a:	e00a      	b.n	8001932 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800191c:	f7ff fb6c 	bl	8000ff8 <HAL_GetTick>
 8001920:	4602      	mov	r2, r0
 8001922:	693b      	ldr	r3, [r7, #16]
 8001924:	1ad3      	subs	r3, r2, r3
 8001926:	f241 3288 	movw	r2, #5000	; 0x1388
 800192a:	4293      	cmp	r3, r2
 800192c:	d901      	bls.n	8001932 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800192e:	2303      	movs	r3, #3
 8001930:	e0b5      	b.n	8001a9e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001932:	4b3e      	ldr	r3, [pc, #248]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 8001934:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001936:	f003 0302 	and.w	r3, r3, #2
 800193a:	2b00      	cmp	r3, #0
 800193c:	d1ee      	bne.n	800191c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800193e:	7dfb      	ldrb	r3, [r7, #23]
 8001940:	2b01      	cmp	r3, #1
 8001942:	d105      	bne.n	8001950 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001944:	4b39      	ldr	r3, [pc, #228]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 8001946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001948:	4a38      	ldr	r2, [pc, #224]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 800194a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800194e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	699b      	ldr	r3, [r3, #24]
 8001954:	2b00      	cmp	r3, #0
 8001956:	f000 80a1 	beq.w	8001a9c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800195a:	4b34      	ldr	r3, [pc, #208]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 800195c:	689b      	ldr	r3, [r3, #8]
 800195e:	f003 030c 	and.w	r3, r3, #12
 8001962:	2b08      	cmp	r3, #8
 8001964:	d05c      	beq.n	8001a20 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	699b      	ldr	r3, [r3, #24]
 800196a:	2b02      	cmp	r3, #2
 800196c:	d141      	bne.n	80019f2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800196e:	4b31      	ldr	r3, [pc, #196]	; (8001a34 <HAL_RCC_OscConfig+0x478>)
 8001970:	2200      	movs	r2, #0
 8001972:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001974:	f7ff fb40 	bl	8000ff8 <HAL_GetTick>
 8001978:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800197a:	e008      	b.n	800198e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800197c:	f7ff fb3c 	bl	8000ff8 <HAL_GetTick>
 8001980:	4602      	mov	r2, r0
 8001982:	693b      	ldr	r3, [r7, #16]
 8001984:	1ad3      	subs	r3, r2, r3
 8001986:	2b02      	cmp	r3, #2
 8001988:	d901      	bls.n	800198e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800198a:	2303      	movs	r3, #3
 800198c:	e087      	b.n	8001a9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800198e:	4b27      	ldr	r3, [pc, #156]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001996:	2b00      	cmp	r3, #0
 8001998:	d1f0      	bne.n	800197c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	69da      	ldr	r2, [r3, #28]
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6a1b      	ldr	r3, [r3, #32]
 80019a2:	431a      	orrs	r2, r3
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019a8:	019b      	lsls	r3, r3, #6
 80019aa:	431a      	orrs	r2, r3
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019b0:	085b      	lsrs	r3, r3, #1
 80019b2:	3b01      	subs	r3, #1
 80019b4:	041b      	lsls	r3, r3, #16
 80019b6:	431a      	orrs	r2, r3
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019bc:	061b      	lsls	r3, r3, #24
 80019be:	491b      	ldr	r1, [pc, #108]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 80019c0:	4313      	orrs	r3, r2
 80019c2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019c4:	4b1b      	ldr	r3, [pc, #108]	; (8001a34 <HAL_RCC_OscConfig+0x478>)
 80019c6:	2201      	movs	r2, #1
 80019c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019ca:	f7ff fb15 	bl	8000ff8 <HAL_GetTick>
 80019ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019d0:	e008      	b.n	80019e4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019d2:	f7ff fb11 	bl	8000ff8 <HAL_GetTick>
 80019d6:	4602      	mov	r2, r0
 80019d8:	693b      	ldr	r3, [r7, #16]
 80019da:	1ad3      	subs	r3, r2, r3
 80019dc:	2b02      	cmp	r3, #2
 80019de:	d901      	bls.n	80019e4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80019e0:	2303      	movs	r3, #3
 80019e2:	e05c      	b.n	8001a9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019e4:	4b11      	ldr	r3, [pc, #68]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d0f0      	beq.n	80019d2 <HAL_RCC_OscConfig+0x416>
 80019f0:	e054      	b.n	8001a9c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019f2:	4b10      	ldr	r3, [pc, #64]	; (8001a34 <HAL_RCC_OscConfig+0x478>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019f8:	f7ff fafe 	bl	8000ff8 <HAL_GetTick>
 80019fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019fe:	e008      	b.n	8001a12 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a00:	f7ff fafa 	bl	8000ff8 <HAL_GetTick>
 8001a04:	4602      	mov	r2, r0
 8001a06:	693b      	ldr	r3, [r7, #16]
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	2b02      	cmp	r3, #2
 8001a0c:	d901      	bls.n	8001a12 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001a0e:	2303      	movs	r3, #3
 8001a10:	e045      	b.n	8001a9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a12:	4b06      	ldr	r3, [pc, #24]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d1f0      	bne.n	8001a00 <HAL_RCC_OscConfig+0x444>
 8001a1e:	e03d      	b.n	8001a9c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	699b      	ldr	r3, [r3, #24]
 8001a24:	2b01      	cmp	r3, #1
 8001a26:	d107      	bne.n	8001a38 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	e038      	b.n	8001a9e <HAL_RCC_OscConfig+0x4e2>
 8001a2c:	40023800 	.word	0x40023800
 8001a30:	40007000 	.word	0x40007000
 8001a34:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001a38:	4b1b      	ldr	r3, [pc, #108]	; (8001aa8 <HAL_RCC_OscConfig+0x4ec>)
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	699b      	ldr	r3, [r3, #24]
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	d028      	beq.n	8001a98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a50:	429a      	cmp	r2, r3
 8001a52:	d121      	bne.n	8001a98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a5e:	429a      	cmp	r2, r3
 8001a60:	d11a      	bne.n	8001a98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001a62:	68fa      	ldr	r2, [r7, #12]
 8001a64:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001a68:	4013      	ands	r3, r2
 8001a6a:	687a      	ldr	r2, [r7, #4]
 8001a6c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001a6e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d111      	bne.n	8001a98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a7e:	085b      	lsrs	r3, r3, #1
 8001a80:	3b01      	subs	r3, #1
 8001a82:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001a84:	429a      	cmp	r2, r3
 8001a86:	d107      	bne.n	8001a98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a92:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d001      	beq.n	8001a9c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	e000      	b.n	8001a9e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001a9c:	2300      	movs	r3, #0
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	3718      	adds	r7, #24
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	40023800 	.word	0x40023800

08001aac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b084      	sub	sp, #16
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
 8001ab4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d101      	bne.n	8001ac0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001abc:	2301      	movs	r3, #1
 8001abe:	e0cc      	b.n	8001c5a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ac0:	4b68      	ldr	r3, [pc, #416]	; (8001c64 <HAL_RCC_ClockConfig+0x1b8>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f003 0307 	and.w	r3, r3, #7
 8001ac8:	683a      	ldr	r2, [r7, #0]
 8001aca:	429a      	cmp	r2, r3
 8001acc:	d90c      	bls.n	8001ae8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ace:	4b65      	ldr	r3, [pc, #404]	; (8001c64 <HAL_RCC_ClockConfig+0x1b8>)
 8001ad0:	683a      	ldr	r2, [r7, #0]
 8001ad2:	b2d2      	uxtb	r2, r2
 8001ad4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ad6:	4b63      	ldr	r3, [pc, #396]	; (8001c64 <HAL_RCC_ClockConfig+0x1b8>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f003 0307 	and.w	r3, r3, #7
 8001ade:	683a      	ldr	r2, [r7, #0]
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	d001      	beq.n	8001ae8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e0b8      	b.n	8001c5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f003 0302 	and.w	r3, r3, #2
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d020      	beq.n	8001b36 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f003 0304 	and.w	r3, r3, #4
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d005      	beq.n	8001b0c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b00:	4b59      	ldr	r3, [pc, #356]	; (8001c68 <HAL_RCC_ClockConfig+0x1bc>)
 8001b02:	689b      	ldr	r3, [r3, #8]
 8001b04:	4a58      	ldr	r2, [pc, #352]	; (8001c68 <HAL_RCC_ClockConfig+0x1bc>)
 8001b06:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001b0a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f003 0308 	and.w	r3, r3, #8
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d005      	beq.n	8001b24 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b18:	4b53      	ldr	r3, [pc, #332]	; (8001c68 <HAL_RCC_ClockConfig+0x1bc>)
 8001b1a:	689b      	ldr	r3, [r3, #8]
 8001b1c:	4a52      	ldr	r2, [pc, #328]	; (8001c68 <HAL_RCC_ClockConfig+0x1bc>)
 8001b1e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001b22:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b24:	4b50      	ldr	r3, [pc, #320]	; (8001c68 <HAL_RCC_ClockConfig+0x1bc>)
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	494d      	ldr	r1, [pc, #308]	; (8001c68 <HAL_RCC_ClockConfig+0x1bc>)
 8001b32:	4313      	orrs	r3, r2
 8001b34:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f003 0301 	and.w	r3, r3, #1
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d044      	beq.n	8001bcc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	2b01      	cmp	r3, #1
 8001b48:	d107      	bne.n	8001b5a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b4a:	4b47      	ldr	r3, [pc, #284]	; (8001c68 <HAL_RCC_ClockConfig+0x1bc>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d119      	bne.n	8001b8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	e07f      	b.n	8001c5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	2b02      	cmp	r3, #2
 8001b60:	d003      	beq.n	8001b6a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b66:	2b03      	cmp	r3, #3
 8001b68:	d107      	bne.n	8001b7a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b6a:	4b3f      	ldr	r3, [pc, #252]	; (8001c68 <HAL_RCC_ClockConfig+0x1bc>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d109      	bne.n	8001b8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e06f      	b.n	8001c5a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b7a:	4b3b      	ldr	r3, [pc, #236]	; (8001c68 <HAL_RCC_ClockConfig+0x1bc>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f003 0302 	and.w	r3, r3, #2
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d101      	bne.n	8001b8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b86:	2301      	movs	r3, #1
 8001b88:	e067      	b.n	8001c5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b8a:	4b37      	ldr	r3, [pc, #220]	; (8001c68 <HAL_RCC_ClockConfig+0x1bc>)
 8001b8c:	689b      	ldr	r3, [r3, #8]
 8001b8e:	f023 0203 	bic.w	r2, r3, #3
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	4934      	ldr	r1, [pc, #208]	; (8001c68 <HAL_RCC_ClockConfig+0x1bc>)
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b9c:	f7ff fa2c 	bl	8000ff8 <HAL_GetTick>
 8001ba0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ba2:	e00a      	b.n	8001bba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ba4:	f7ff fa28 	bl	8000ff8 <HAL_GetTick>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d901      	bls.n	8001bba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	e04f      	b.n	8001c5a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bba:	4b2b      	ldr	r3, [pc, #172]	; (8001c68 <HAL_RCC_ClockConfig+0x1bc>)
 8001bbc:	689b      	ldr	r3, [r3, #8]
 8001bbe:	f003 020c 	and.w	r2, r3, #12
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	009b      	lsls	r3, r3, #2
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	d1eb      	bne.n	8001ba4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001bcc:	4b25      	ldr	r3, [pc, #148]	; (8001c64 <HAL_RCC_ClockConfig+0x1b8>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f003 0307 	and.w	r3, r3, #7
 8001bd4:	683a      	ldr	r2, [r7, #0]
 8001bd6:	429a      	cmp	r2, r3
 8001bd8:	d20c      	bcs.n	8001bf4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bda:	4b22      	ldr	r3, [pc, #136]	; (8001c64 <HAL_RCC_ClockConfig+0x1b8>)
 8001bdc:	683a      	ldr	r2, [r7, #0]
 8001bde:	b2d2      	uxtb	r2, r2
 8001be0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001be2:	4b20      	ldr	r3, [pc, #128]	; (8001c64 <HAL_RCC_ClockConfig+0x1b8>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f003 0307 	and.w	r3, r3, #7
 8001bea:	683a      	ldr	r2, [r7, #0]
 8001bec:	429a      	cmp	r2, r3
 8001bee:	d001      	beq.n	8001bf4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	e032      	b.n	8001c5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f003 0304 	and.w	r3, r3, #4
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d008      	beq.n	8001c12 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c00:	4b19      	ldr	r3, [pc, #100]	; (8001c68 <HAL_RCC_ClockConfig+0x1bc>)
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	68db      	ldr	r3, [r3, #12]
 8001c0c:	4916      	ldr	r1, [pc, #88]	; (8001c68 <HAL_RCC_ClockConfig+0x1bc>)
 8001c0e:	4313      	orrs	r3, r2
 8001c10:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f003 0308 	and.w	r3, r3, #8
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d009      	beq.n	8001c32 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c1e:	4b12      	ldr	r3, [pc, #72]	; (8001c68 <HAL_RCC_ClockConfig+0x1bc>)
 8001c20:	689b      	ldr	r3, [r3, #8]
 8001c22:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	691b      	ldr	r3, [r3, #16]
 8001c2a:	00db      	lsls	r3, r3, #3
 8001c2c:	490e      	ldr	r1, [pc, #56]	; (8001c68 <HAL_RCC_ClockConfig+0x1bc>)
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001c32:	f000 f821 	bl	8001c78 <HAL_RCC_GetSysClockFreq>
 8001c36:	4602      	mov	r2, r0
 8001c38:	4b0b      	ldr	r3, [pc, #44]	; (8001c68 <HAL_RCC_ClockConfig+0x1bc>)
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	091b      	lsrs	r3, r3, #4
 8001c3e:	f003 030f 	and.w	r3, r3, #15
 8001c42:	490a      	ldr	r1, [pc, #40]	; (8001c6c <HAL_RCC_ClockConfig+0x1c0>)
 8001c44:	5ccb      	ldrb	r3, [r1, r3]
 8001c46:	fa22 f303 	lsr.w	r3, r2, r3
 8001c4a:	4a09      	ldr	r2, [pc, #36]	; (8001c70 <HAL_RCC_ClockConfig+0x1c4>)
 8001c4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001c4e:	4b09      	ldr	r3, [pc, #36]	; (8001c74 <HAL_RCC_ClockConfig+0x1c8>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4618      	mov	r0, r3
 8001c54:	f7ff f82e 	bl	8000cb4 <HAL_InitTick>

  return HAL_OK;
 8001c58:	2300      	movs	r3, #0
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3710      	adds	r7, #16
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	40023c00 	.word	0x40023c00
 8001c68:	40023800 	.word	0x40023800
 8001c6c:	08008d58 	.word	0x08008d58
 8001c70:	20000000 	.word	0x20000000
 8001c74:	20000004 	.word	0x20000004

08001c78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001c7c:	b094      	sub	sp, #80	; 0x50
 8001c7e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001c80:	2300      	movs	r3, #0
 8001c82:	647b      	str	r3, [r7, #68]	; 0x44
 8001c84:	2300      	movs	r3, #0
 8001c86:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001c88:	2300      	movs	r3, #0
 8001c8a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001c90:	4b79      	ldr	r3, [pc, #484]	; (8001e78 <HAL_RCC_GetSysClockFreq+0x200>)
 8001c92:	689b      	ldr	r3, [r3, #8]
 8001c94:	f003 030c 	and.w	r3, r3, #12
 8001c98:	2b08      	cmp	r3, #8
 8001c9a:	d00d      	beq.n	8001cb8 <HAL_RCC_GetSysClockFreq+0x40>
 8001c9c:	2b08      	cmp	r3, #8
 8001c9e:	f200 80e1 	bhi.w	8001e64 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d002      	beq.n	8001cac <HAL_RCC_GetSysClockFreq+0x34>
 8001ca6:	2b04      	cmp	r3, #4
 8001ca8:	d003      	beq.n	8001cb2 <HAL_RCC_GetSysClockFreq+0x3a>
 8001caa:	e0db      	b.n	8001e64 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001cac:	4b73      	ldr	r3, [pc, #460]	; (8001e7c <HAL_RCC_GetSysClockFreq+0x204>)
 8001cae:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001cb0:	e0db      	b.n	8001e6a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001cb2:	4b73      	ldr	r3, [pc, #460]	; (8001e80 <HAL_RCC_GetSysClockFreq+0x208>)
 8001cb4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001cb6:	e0d8      	b.n	8001e6a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001cb8:	4b6f      	ldr	r3, [pc, #444]	; (8001e78 <HAL_RCC_GetSysClockFreq+0x200>)
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001cc0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001cc2:	4b6d      	ldr	r3, [pc, #436]	; (8001e78 <HAL_RCC_GetSysClockFreq+0x200>)
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d063      	beq.n	8001d96 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cce:	4b6a      	ldr	r3, [pc, #424]	; (8001e78 <HAL_RCC_GetSysClockFreq+0x200>)
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	099b      	lsrs	r3, r3, #6
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	63bb      	str	r3, [r7, #56]	; 0x38
 8001cd8:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001cda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001cdc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ce0:	633b      	str	r3, [r7, #48]	; 0x30
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	637b      	str	r3, [r7, #52]	; 0x34
 8001ce6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001cea:	4622      	mov	r2, r4
 8001cec:	462b      	mov	r3, r5
 8001cee:	f04f 0000 	mov.w	r0, #0
 8001cf2:	f04f 0100 	mov.w	r1, #0
 8001cf6:	0159      	lsls	r1, r3, #5
 8001cf8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001cfc:	0150      	lsls	r0, r2, #5
 8001cfe:	4602      	mov	r2, r0
 8001d00:	460b      	mov	r3, r1
 8001d02:	4621      	mov	r1, r4
 8001d04:	1a51      	subs	r1, r2, r1
 8001d06:	6139      	str	r1, [r7, #16]
 8001d08:	4629      	mov	r1, r5
 8001d0a:	eb63 0301 	sbc.w	r3, r3, r1
 8001d0e:	617b      	str	r3, [r7, #20]
 8001d10:	f04f 0200 	mov.w	r2, #0
 8001d14:	f04f 0300 	mov.w	r3, #0
 8001d18:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001d1c:	4659      	mov	r1, fp
 8001d1e:	018b      	lsls	r3, r1, #6
 8001d20:	4651      	mov	r1, sl
 8001d22:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001d26:	4651      	mov	r1, sl
 8001d28:	018a      	lsls	r2, r1, #6
 8001d2a:	4651      	mov	r1, sl
 8001d2c:	ebb2 0801 	subs.w	r8, r2, r1
 8001d30:	4659      	mov	r1, fp
 8001d32:	eb63 0901 	sbc.w	r9, r3, r1
 8001d36:	f04f 0200 	mov.w	r2, #0
 8001d3a:	f04f 0300 	mov.w	r3, #0
 8001d3e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001d42:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001d46:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001d4a:	4690      	mov	r8, r2
 8001d4c:	4699      	mov	r9, r3
 8001d4e:	4623      	mov	r3, r4
 8001d50:	eb18 0303 	adds.w	r3, r8, r3
 8001d54:	60bb      	str	r3, [r7, #8]
 8001d56:	462b      	mov	r3, r5
 8001d58:	eb49 0303 	adc.w	r3, r9, r3
 8001d5c:	60fb      	str	r3, [r7, #12]
 8001d5e:	f04f 0200 	mov.w	r2, #0
 8001d62:	f04f 0300 	mov.w	r3, #0
 8001d66:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001d6a:	4629      	mov	r1, r5
 8001d6c:	024b      	lsls	r3, r1, #9
 8001d6e:	4621      	mov	r1, r4
 8001d70:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001d74:	4621      	mov	r1, r4
 8001d76:	024a      	lsls	r2, r1, #9
 8001d78:	4610      	mov	r0, r2
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d7e:	2200      	movs	r2, #0
 8001d80:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d82:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001d84:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001d88:	f7fe fac2 	bl	8000310 <__aeabi_uldivmod>
 8001d8c:	4602      	mov	r2, r0
 8001d8e:	460b      	mov	r3, r1
 8001d90:	4613      	mov	r3, r2
 8001d92:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001d94:	e058      	b.n	8001e48 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d96:	4b38      	ldr	r3, [pc, #224]	; (8001e78 <HAL_RCC_GetSysClockFreq+0x200>)
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	099b      	lsrs	r3, r3, #6
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	4618      	mov	r0, r3
 8001da0:	4611      	mov	r1, r2
 8001da2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001da6:	623b      	str	r3, [r7, #32]
 8001da8:	2300      	movs	r3, #0
 8001daa:	627b      	str	r3, [r7, #36]	; 0x24
 8001dac:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001db0:	4642      	mov	r2, r8
 8001db2:	464b      	mov	r3, r9
 8001db4:	f04f 0000 	mov.w	r0, #0
 8001db8:	f04f 0100 	mov.w	r1, #0
 8001dbc:	0159      	lsls	r1, r3, #5
 8001dbe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001dc2:	0150      	lsls	r0, r2, #5
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	460b      	mov	r3, r1
 8001dc8:	4641      	mov	r1, r8
 8001dca:	ebb2 0a01 	subs.w	sl, r2, r1
 8001dce:	4649      	mov	r1, r9
 8001dd0:	eb63 0b01 	sbc.w	fp, r3, r1
 8001dd4:	f04f 0200 	mov.w	r2, #0
 8001dd8:	f04f 0300 	mov.w	r3, #0
 8001ddc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001de0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001de4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001de8:	ebb2 040a 	subs.w	r4, r2, sl
 8001dec:	eb63 050b 	sbc.w	r5, r3, fp
 8001df0:	f04f 0200 	mov.w	r2, #0
 8001df4:	f04f 0300 	mov.w	r3, #0
 8001df8:	00eb      	lsls	r3, r5, #3
 8001dfa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001dfe:	00e2      	lsls	r2, r4, #3
 8001e00:	4614      	mov	r4, r2
 8001e02:	461d      	mov	r5, r3
 8001e04:	4643      	mov	r3, r8
 8001e06:	18e3      	adds	r3, r4, r3
 8001e08:	603b      	str	r3, [r7, #0]
 8001e0a:	464b      	mov	r3, r9
 8001e0c:	eb45 0303 	adc.w	r3, r5, r3
 8001e10:	607b      	str	r3, [r7, #4]
 8001e12:	f04f 0200 	mov.w	r2, #0
 8001e16:	f04f 0300 	mov.w	r3, #0
 8001e1a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001e1e:	4629      	mov	r1, r5
 8001e20:	028b      	lsls	r3, r1, #10
 8001e22:	4621      	mov	r1, r4
 8001e24:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001e28:	4621      	mov	r1, r4
 8001e2a:	028a      	lsls	r2, r1, #10
 8001e2c:	4610      	mov	r0, r2
 8001e2e:	4619      	mov	r1, r3
 8001e30:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001e32:	2200      	movs	r2, #0
 8001e34:	61bb      	str	r3, [r7, #24]
 8001e36:	61fa      	str	r2, [r7, #28]
 8001e38:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e3c:	f7fe fa68 	bl	8000310 <__aeabi_uldivmod>
 8001e40:	4602      	mov	r2, r0
 8001e42:	460b      	mov	r3, r1
 8001e44:	4613      	mov	r3, r2
 8001e46:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001e48:	4b0b      	ldr	r3, [pc, #44]	; (8001e78 <HAL_RCC_GetSysClockFreq+0x200>)
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	0c1b      	lsrs	r3, r3, #16
 8001e4e:	f003 0303 	and.w	r3, r3, #3
 8001e52:	3301      	adds	r3, #1
 8001e54:	005b      	lsls	r3, r3, #1
 8001e56:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001e58:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001e5a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e60:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001e62:	e002      	b.n	8001e6a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001e64:	4b05      	ldr	r3, [pc, #20]	; (8001e7c <HAL_RCC_GetSysClockFreq+0x204>)
 8001e66:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001e68:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e6a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	3750      	adds	r7, #80	; 0x50
 8001e70:	46bd      	mov	sp, r7
 8001e72:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e76:	bf00      	nop
 8001e78:	40023800 	.word	0x40023800
 8001e7c:	00f42400 	.word	0x00f42400
 8001e80:	007a1200 	.word	0x007a1200

08001e84 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e88:	4b03      	ldr	r3, [pc, #12]	; (8001e98 <HAL_RCC_GetHCLKFreq+0x14>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr
 8001e96:	bf00      	nop
 8001e98:	20000000 	.word	0x20000000

08001e9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001ea0:	f7ff fff0 	bl	8001e84 <HAL_RCC_GetHCLKFreq>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	4b05      	ldr	r3, [pc, #20]	; (8001ebc <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ea8:	689b      	ldr	r3, [r3, #8]
 8001eaa:	0a9b      	lsrs	r3, r3, #10
 8001eac:	f003 0307 	and.w	r3, r3, #7
 8001eb0:	4903      	ldr	r1, [pc, #12]	; (8001ec0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001eb2:	5ccb      	ldrb	r3, [r1, r3]
 8001eb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	40023800 	.word	0x40023800
 8001ec0:	08008d68 	.word	0x08008d68

08001ec4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	220f      	movs	r2, #15
 8001ed2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001ed4:	4b12      	ldr	r3, [pc, #72]	; (8001f20 <HAL_RCC_GetClockConfig+0x5c>)
 8001ed6:	689b      	ldr	r3, [r3, #8]
 8001ed8:	f003 0203 	and.w	r2, r3, #3
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001ee0:	4b0f      	ldr	r3, [pc, #60]	; (8001f20 <HAL_RCC_GetClockConfig+0x5c>)
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001eec:	4b0c      	ldr	r3, [pc, #48]	; (8001f20 <HAL_RCC_GetClockConfig+0x5c>)
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001ef8:	4b09      	ldr	r3, [pc, #36]	; (8001f20 <HAL_RCC_GetClockConfig+0x5c>)
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	08db      	lsrs	r3, r3, #3
 8001efe:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001f06:	4b07      	ldr	r3, [pc, #28]	; (8001f24 <HAL_RCC_GetClockConfig+0x60>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f003 0207 	and.w	r2, r3, #7
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	601a      	str	r2, [r3, #0]
}
 8001f12:	bf00      	nop
 8001f14:	370c      	adds	r7, #12
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
 8001f1e:	bf00      	nop
 8001f20:	40023800 	.word	0x40023800
 8001f24:	40023c00 	.word	0x40023c00

08001f28 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b082      	sub	sp, #8
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d101      	bne.n	8001f3a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f36:	2301      	movs	r3, #1
 8001f38:	e041      	b.n	8001fbe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d106      	bne.n	8001f54 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f4e:	6878      	ldr	r0, [r7, #4]
 8001f50:	f000 f839 	bl	8001fc6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2202      	movs	r2, #2
 8001f58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	3304      	adds	r3, #4
 8001f64:	4619      	mov	r1, r3
 8001f66:	4610      	mov	r0, r2
 8001f68:	f000 f9d8 	bl	800231c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2201      	movs	r2, #1
 8001f70:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2201      	movs	r2, #1
 8001f78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2201      	movs	r2, #1
 8001f80:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2201      	movs	r2, #1
 8001f88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2201      	movs	r2, #1
 8001f90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2201      	movs	r2, #1
 8001f98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2201      	movs	r2, #1
 8001fb0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001fbc:	2300      	movs	r3, #0
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	3708      	adds	r7, #8
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}

08001fc6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001fc6:	b480      	push	{r7}
 8001fc8:	b083      	sub	sp, #12
 8001fca:	af00      	add	r7, sp, #0
 8001fcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001fce:	bf00      	nop
 8001fd0:	370c      	adds	r7, #12
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr
	...

08001fdc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b085      	sub	sp, #20
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fea:	b2db      	uxtb	r3, r3
 8001fec:	2b01      	cmp	r3, #1
 8001fee:	d001      	beq.n	8001ff4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	e04e      	b.n	8002092 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2202      	movs	r2, #2
 8001ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	68da      	ldr	r2, [r3, #12]
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f042 0201 	orr.w	r2, r2, #1
 800200a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a23      	ldr	r2, [pc, #140]	; (80020a0 <HAL_TIM_Base_Start_IT+0xc4>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d022      	beq.n	800205c <HAL_TIM_Base_Start_IT+0x80>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800201e:	d01d      	beq.n	800205c <HAL_TIM_Base_Start_IT+0x80>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a1f      	ldr	r2, [pc, #124]	; (80020a4 <HAL_TIM_Base_Start_IT+0xc8>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d018      	beq.n	800205c <HAL_TIM_Base_Start_IT+0x80>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4a1e      	ldr	r2, [pc, #120]	; (80020a8 <HAL_TIM_Base_Start_IT+0xcc>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d013      	beq.n	800205c <HAL_TIM_Base_Start_IT+0x80>
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a1c      	ldr	r2, [pc, #112]	; (80020ac <HAL_TIM_Base_Start_IT+0xd0>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d00e      	beq.n	800205c <HAL_TIM_Base_Start_IT+0x80>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4a1b      	ldr	r2, [pc, #108]	; (80020b0 <HAL_TIM_Base_Start_IT+0xd4>)
 8002044:	4293      	cmp	r3, r2
 8002046:	d009      	beq.n	800205c <HAL_TIM_Base_Start_IT+0x80>
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a19      	ldr	r2, [pc, #100]	; (80020b4 <HAL_TIM_Base_Start_IT+0xd8>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d004      	beq.n	800205c <HAL_TIM_Base_Start_IT+0x80>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a18      	ldr	r2, [pc, #96]	; (80020b8 <HAL_TIM_Base_Start_IT+0xdc>)
 8002058:	4293      	cmp	r3, r2
 800205a:	d111      	bne.n	8002080 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	f003 0307 	and.w	r3, r3, #7
 8002066:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	2b06      	cmp	r3, #6
 800206c:	d010      	beq.n	8002090 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f042 0201 	orr.w	r2, r2, #1
 800207c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800207e:	e007      	b.n	8002090 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	681a      	ldr	r2, [r3, #0]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f042 0201 	orr.w	r2, r2, #1
 800208e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002090:	2300      	movs	r3, #0
}
 8002092:	4618      	mov	r0, r3
 8002094:	3714      	adds	r7, #20
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr
 800209e:	bf00      	nop
 80020a0:	40010000 	.word	0x40010000
 80020a4:	40000400 	.word	0x40000400
 80020a8:	40000800 	.word	0x40000800
 80020ac:	40000c00 	.word	0x40000c00
 80020b0:	40010400 	.word	0x40010400
 80020b4:	40014000 	.word	0x40014000
 80020b8:	40001800 	.word	0x40001800

080020bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b082      	sub	sp, #8
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	691b      	ldr	r3, [r3, #16]
 80020ca:	f003 0302 	and.w	r3, r3, #2
 80020ce:	2b02      	cmp	r3, #2
 80020d0:	d122      	bne.n	8002118 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	68db      	ldr	r3, [r3, #12]
 80020d8:	f003 0302 	and.w	r3, r3, #2
 80020dc:	2b02      	cmp	r3, #2
 80020de:	d11b      	bne.n	8002118 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f06f 0202 	mvn.w	r2, #2
 80020e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2201      	movs	r2, #1
 80020ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	699b      	ldr	r3, [r3, #24]
 80020f6:	f003 0303 	and.w	r3, r3, #3
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d003      	beq.n	8002106 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80020fe:	6878      	ldr	r0, [r7, #4]
 8002100:	f000 f8ee 	bl	80022e0 <HAL_TIM_IC_CaptureCallback>
 8002104:	e005      	b.n	8002112 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002106:	6878      	ldr	r0, [r7, #4]
 8002108:	f000 f8e0 	bl	80022cc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800210c:	6878      	ldr	r0, [r7, #4]
 800210e:	f000 f8f1 	bl	80022f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2200      	movs	r2, #0
 8002116:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	691b      	ldr	r3, [r3, #16]
 800211e:	f003 0304 	and.w	r3, r3, #4
 8002122:	2b04      	cmp	r3, #4
 8002124:	d122      	bne.n	800216c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	68db      	ldr	r3, [r3, #12]
 800212c:	f003 0304 	and.w	r3, r3, #4
 8002130:	2b04      	cmp	r3, #4
 8002132:	d11b      	bne.n	800216c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f06f 0204 	mvn.w	r2, #4
 800213c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2202      	movs	r2, #2
 8002142:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	699b      	ldr	r3, [r3, #24]
 800214a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800214e:	2b00      	cmp	r3, #0
 8002150:	d003      	beq.n	800215a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002152:	6878      	ldr	r0, [r7, #4]
 8002154:	f000 f8c4 	bl	80022e0 <HAL_TIM_IC_CaptureCallback>
 8002158:	e005      	b.n	8002166 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800215a:	6878      	ldr	r0, [r7, #4]
 800215c:	f000 f8b6 	bl	80022cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002160:	6878      	ldr	r0, [r7, #4]
 8002162:	f000 f8c7 	bl	80022f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2200      	movs	r2, #0
 800216a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	691b      	ldr	r3, [r3, #16]
 8002172:	f003 0308 	and.w	r3, r3, #8
 8002176:	2b08      	cmp	r3, #8
 8002178:	d122      	bne.n	80021c0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	68db      	ldr	r3, [r3, #12]
 8002180:	f003 0308 	and.w	r3, r3, #8
 8002184:	2b08      	cmp	r3, #8
 8002186:	d11b      	bne.n	80021c0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f06f 0208 	mvn.w	r2, #8
 8002190:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2204      	movs	r2, #4
 8002196:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	69db      	ldr	r3, [r3, #28]
 800219e:	f003 0303 	and.w	r3, r3, #3
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d003      	beq.n	80021ae <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021a6:	6878      	ldr	r0, [r7, #4]
 80021a8:	f000 f89a 	bl	80022e0 <HAL_TIM_IC_CaptureCallback>
 80021ac:	e005      	b.n	80021ba <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021ae:	6878      	ldr	r0, [r7, #4]
 80021b0:	f000 f88c 	bl	80022cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021b4:	6878      	ldr	r0, [r7, #4]
 80021b6:	f000 f89d 	bl	80022f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2200      	movs	r2, #0
 80021be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	691b      	ldr	r3, [r3, #16]
 80021c6:	f003 0310 	and.w	r3, r3, #16
 80021ca:	2b10      	cmp	r3, #16
 80021cc:	d122      	bne.n	8002214 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	68db      	ldr	r3, [r3, #12]
 80021d4:	f003 0310 	and.w	r3, r3, #16
 80021d8:	2b10      	cmp	r3, #16
 80021da:	d11b      	bne.n	8002214 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f06f 0210 	mvn.w	r2, #16
 80021e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2208      	movs	r2, #8
 80021ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	69db      	ldr	r3, [r3, #28]
 80021f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d003      	beq.n	8002202 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021fa:	6878      	ldr	r0, [r7, #4]
 80021fc:	f000 f870 	bl	80022e0 <HAL_TIM_IC_CaptureCallback>
 8002200:	e005      	b.n	800220e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002202:	6878      	ldr	r0, [r7, #4]
 8002204:	f000 f862 	bl	80022cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002208:	6878      	ldr	r0, [r7, #4]
 800220a:	f000 f873 	bl	80022f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2200      	movs	r2, #0
 8002212:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	691b      	ldr	r3, [r3, #16]
 800221a:	f003 0301 	and.w	r3, r3, #1
 800221e:	2b01      	cmp	r3, #1
 8002220:	d10e      	bne.n	8002240 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	68db      	ldr	r3, [r3, #12]
 8002228:	f003 0301 	and.w	r3, r3, #1
 800222c:	2b01      	cmp	r3, #1
 800222e:	d107      	bne.n	8002240 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f06f 0201 	mvn.w	r2, #1
 8002238:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	f7fe fcfa 	bl	8000c34 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	691b      	ldr	r3, [r3, #16]
 8002246:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800224a:	2b80      	cmp	r3, #128	; 0x80
 800224c:	d10e      	bne.n	800226c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	68db      	ldr	r3, [r3, #12]
 8002254:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002258:	2b80      	cmp	r3, #128	; 0x80
 800225a:	d107      	bne.n	800226c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002264:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002266:	6878      	ldr	r0, [r7, #4]
 8002268:	f000 f902 	bl	8002470 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	691b      	ldr	r3, [r3, #16]
 8002272:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002276:	2b40      	cmp	r3, #64	; 0x40
 8002278:	d10e      	bne.n	8002298 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	68db      	ldr	r3, [r3, #12]
 8002280:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002284:	2b40      	cmp	r3, #64	; 0x40
 8002286:	d107      	bne.n	8002298 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002290:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002292:	6878      	ldr	r0, [r7, #4]
 8002294:	f000 f838 	bl	8002308 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	691b      	ldr	r3, [r3, #16]
 800229e:	f003 0320 	and.w	r3, r3, #32
 80022a2:	2b20      	cmp	r3, #32
 80022a4:	d10e      	bne.n	80022c4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	68db      	ldr	r3, [r3, #12]
 80022ac:	f003 0320 	and.w	r3, r3, #32
 80022b0:	2b20      	cmp	r3, #32
 80022b2:	d107      	bne.n	80022c4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f06f 0220 	mvn.w	r2, #32
 80022bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	f000 f8cc 	bl	800245c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80022c4:	bf00      	nop
 80022c6:	3708      	adds	r7, #8
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}

080022cc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b083      	sub	sp, #12
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80022d4:	bf00      	nop
 80022d6:	370c      	adds	r7, #12
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr

080022e0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80022e8:	bf00      	nop
 80022ea:	370c      	adds	r7, #12
 80022ec:	46bd      	mov	sp, r7
 80022ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f2:	4770      	bx	lr

080022f4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80022fc:	bf00      	nop
 80022fe:	370c      	adds	r7, #12
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr

08002308 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002308:	b480      	push	{r7}
 800230a:	b083      	sub	sp, #12
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002310:	bf00      	nop
 8002312:	370c      	adds	r7, #12
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr

0800231c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800231c:	b480      	push	{r7}
 800231e:	b085      	sub	sp, #20
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
 8002324:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	4a40      	ldr	r2, [pc, #256]	; (8002430 <TIM_Base_SetConfig+0x114>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d013      	beq.n	800235c <TIM_Base_SetConfig+0x40>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800233a:	d00f      	beq.n	800235c <TIM_Base_SetConfig+0x40>
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	4a3d      	ldr	r2, [pc, #244]	; (8002434 <TIM_Base_SetConfig+0x118>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d00b      	beq.n	800235c <TIM_Base_SetConfig+0x40>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	4a3c      	ldr	r2, [pc, #240]	; (8002438 <TIM_Base_SetConfig+0x11c>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d007      	beq.n	800235c <TIM_Base_SetConfig+0x40>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	4a3b      	ldr	r2, [pc, #236]	; (800243c <TIM_Base_SetConfig+0x120>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d003      	beq.n	800235c <TIM_Base_SetConfig+0x40>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	4a3a      	ldr	r2, [pc, #232]	; (8002440 <TIM_Base_SetConfig+0x124>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d108      	bne.n	800236e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002362:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	68fa      	ldr	r2, [r7, #12]
 800236a:	4313      	orrs	r3, r2
 800236c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	4a2f      	ldr	r2, [pc, #188]	; (8002430 <TIM_Base_SetConfig+0x114>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d02b      	beq.n	80023ce <TIM_Base_SetConfig+0xb2>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800237c:	d027      	beq.n	80023ce <TIM_Base_SetConfig+0xb2>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	4a2c      	ldr	r2, [pc, #176]	; (8002434 <TIM_Base_SetConfig+0x118>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d023      	beq.n	80023ce <TIM_Base_SetConfig+0xb2>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	4a2b      	ldr	r2, [pc, #172]	; (8002438 <TIM_Base_SetConfig+0x11c>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d01f      	beq.n	80023ce <TIM_Base_SetConfig+0xb2>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	4a2a      	ldr	r2, [pc, #168]	; (800243c <TIM_Base_SetConfig+0x120>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d01b      	beq.n	80023ce <TIM_Base_SetConfig+0xb2>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	4a29      	ldr	r2, [pc, #164]	; (8002440 <TIM_Base_SetConfig+0x124>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d017      	beq.n	80023ce <TIM_Base_SetConfig+0xb2>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	4a28      	ldr	r2, [pc, #160]	; (8002444 <TIM_Base_SetConfig+0x128>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d013      	beq.n	80023ce <TIM_Base_SetConfig+0xb2>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	4a27      	ldr	r2, [pc, #156]	; (8002448 <TIM_Base_SetConfig+0x12c>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d00f      	beq.n	80023ce <TIM_Base_SetConfig+0xb2>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	4a26      	ldr	r2, [pc, #152]	; (800244c <TIM_Base_SetConfig+0x130>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d00b      	beq.n	80023ce <TIM_Base_SetConfig+0xb2>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	4a25      	ldr	r2, [pc, #148]	; (8002450 <TIM_Base_SetConfig+0x134>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d007      	beq.n	80023ce <TIM_Base_SetConfig+0xb2>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4a24      	ldr	r2, [pc, #144]	; (8002454 <TIM_Base_SetConfig+0x138>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d003      	beq.n	80023ce <TIM_Base_SetConfig+0xb2>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	4a23      	ldr	r2, [pc, #140]	; (8002458 <TIM_Base_SetConfig+0x13c>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d108      	bne.n	80023e0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80023d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	68db      	ldr	r3, [r3, #12]
 80023da:	68fa      	ldr	r2, [r7, #12]
 80023dc:	4313      	orrs	r3, r2
 80023de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	695b      	ldr	r3, [r3, #20]
 80023ea:	4313      	orrs	r3, r2
 80023ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	68fa      	ldr	r2, [r7, #12]
 80023f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	689a      	ldr	r2, [r3, #8]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	681a      	ldr	r2, [r3, #0]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	4a0a      	ldr	r2, [pc, #40]	; (8002430 <TIM_Base_SetConfig+0x114>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d003      	beq.n	8002414 <TIM_Base_SetConfig+0xf8>
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	4a0c      	ldr	r2, [pc, #48]	; (8002440 <TIM_Base_SetConfig+0x124>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d103      	bne.n	800241c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	691a      	ldr	r2, [r3, #16]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2201      	movs	r2, #1
 8002420:	615a      	str	r2, [r3, #20]
}
 8002422:	bf00      	nop
 8002424:	3714      	adds	r7, #20
 8002426:	46bd      	mov	sp, r7
 8002428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242c:	4770      	bx	lr
 800242e:	bf00      	nop
 8002430:	40010000 	.word	0x40010000
 8002434:	40000400 	.word	0x40000400
 8002438:	40000800 	.word	0x40000800
 800243c:	40000c00 	.word	0x40000c00
 8002440:	40010400 	.word	0x40010400
 8002444:	40014000 	.word	0x40014000
 8002448:	40014400 	.word	0x40014400
 800244c:	40014800 	.word	0x40014800
 8002450:	40001800 	.word	0x40001800
 8002454:	40001c00 	.word	0x40001c00
 8002458:	40002000 	.word	0x40002000

0800245c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800245c:	b480      	push	{r7}
 800245e:	b083      	sub	sp, #12
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002464:	bf00      	nop
 8002466:	370c      	adds	r7, #12
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr

08002470 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002470:	b480      	push	{r7}
 8002472:	b083      	sub	sp, #12
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002478:	bf00      	nop
 800247a:	370c      	adds	r7, #12
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr

08002484 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	f103 0208 	add.w	r2, r3, #8
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	f04f 32ff 	mov.w	r2, #4294967295
 800249c:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	f103 0208 	add.w	r2, r3, #8
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	f103 0208 	add.w	r2, r3, #8
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2200      	movs	r2, #0
 80024b6:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80024b8:	bf00      	nop
 80024ba:	370c      	adds	r7, #12
 80024bc:	46bd      	mov	sp, r7
 80024be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c2:	4770      	bx	lr

080024c4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80024c4:	b480      	push	{r7}
 80024c6:	b083      	sub	sp, #12
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2200      	movs	r2, #0
 80024d0:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80024d2:	bf00      	nop
 80024d4:	370c      	adds	r7, #12
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr

080024de <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 80024de:	b480      	push	{r7}
 80024e0:	b085      	sub	sp, #20
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	6078      	str	r0, [r7, #4]
 80024e6:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	68fa      	ldr	r2, [r7, #12]
 80024f2:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	689a      	ldr	r2, [r3, #8]
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	683a      	ldr	r2, [r7, #0]
 8002502:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	683a      	ldr	r2, [r7, #0]
 8002508:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	687a      	ldr	r2, [r7, #4]
 800250e:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	1c5a      	adds	r2, r3, #1
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	601a      	str	r2, [r3, #0]
}
 800251a:	bf00      	nop
 800251c:	3714      	adds	r7, #20
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr

08002526 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8002526:	b480      	push	{r7}
 8002528:	b085      	sub	sp, #20
 800252a:	af00      	add	r7, sp, #0
 800252c:	6078      	str	r0, [r7, #4]
 800252e:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8002536:	68bb      	ldr	r3, [r7, #8]
 8002538:	f1b3 3fff 	cmp.w	r3, #4294967295
 800253c:	d103      	bne.n	8002546 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	691b      	ldr	r3, [r3, #16]
 8002542:	60fb      	str	r3, [r7, #12]
 8002544:	e00c      	b.n	8002560 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	3308      	adds	r3, #8
 800254a:	60fb      	str	r3, [r7, #12]
 800254c:	e002      	b.n	8002554 <vListInsert+0x2e>
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	60fb      	str	r3, [r7, #12]
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	68ba      	ldr	r2, [r7, #8]
 800255c:	429a      	cmp	r2, r3
 800255e:	d2f6      	bcs.n	800254e <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	685a      	ldr	r2, [r3, #4]
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	683a      	ldr	r2, [r7, #0]
 800256e:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	68fa      	ldr	r2, [r7, #12]
 8002574:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	683a      	ldr	r2, [r7, #0]
 800257a:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	687a      	ldr	r2, [r7, #4]
 8002580:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	1c5a      	adds	r2, r3, #1
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	601a      	str	r2, [r3, #0]
}
 800258c:	bf00      	nop
 800258e:	3714      	adds	r7, #20
 8002590:	46bd      	mov	sp, r7
 8002592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002596:	4770      	bx	lr

08002598 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002598:	b480      	push	{r7}
 800259a:	b085      	sub	sp, #20
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	691b      	ldr	r3, [r3, #16]
 80025a4:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	687a      	ldr	r2, [r7, #4]
 80025ac:	6892      	ldr	r2, [r2, #8]
 80025ae:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	687a      	ldr	r2, [r7, #4]
 80025b6:	6852      	ldr	r2, [r2, #4]
 80025b8:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	687a      	ldr	r2, [r7, #4]
 80025c0:	429a      	cmp	r2, r3
 80025c2:	d103      	bne.n	80025cc <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	689a      	ldr	r2, [r3, #8]
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2200      	movs	r2, #0
 80025d0:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	1e5a      	subs	r2, r3, #1
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	3714      	adds	r7, #20
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr

080025ec <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b086      	sub	sp, #24
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
 80025f4:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 80025f6:	2301      	movs	r3, #1
 80025f8:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 80025fe:	693b      	ldr	r3, [r7, #16]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d10a      	bne.n	800261a <xQueueGenericReset+0x2e>
        __asm volatile
 8002604:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002608:	f383 8811 	msr	BASEPRI, r3
 800260c:	f3bf 8f6f 	isb	sy
 8002610:	f3bf 8f4f 	dsb	sy
 8002614:	60fb      	str	r3, [r7, #12]
    }
 8002616:	bf00      	nop
 8002618:	e7fe      	b.n	8002618 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d052      	beq.n	80026c6 <xQueueGenericReset+0xda>
        ( pxQueue->uxLength >= 1U ) &&
 8002620:	693b      	ldr	r3, [r7, #16]
 8002622:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 8002624:	2b00      	cmp	r3, #0
 8002626:	d04e      	beq.n	80026c6 <xQueueGenericReset+0xda>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8002628:	693b      	ldr	r3, [r7, #16]
 800262a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002630:	2100      	movs	r1, #0
 8002632:	fba3 2302 	umull	r2, r3, r3, r2
 8002636:	2b00      	cmp	r3, #0
 8002638:	d000      	beq.n	800263c <xQueueGenericReset+0x50>
 800263a:	2101      	movs	r1, #1
 800263c:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 800263e:	2b00      	cmp	r3, #0
 8002640:	d141      	bne.n	80026c6 <xQueueGenericReset+0xda>
    {
        taskENTER_CRITICAL();
 8002642:	f002 f93f 	bl	80048c4 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800264e:	6939      	ldr	r1, [r7, #16]
 8002650:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002652:	fb01 f303 	mul.w	r3, r1, r3
 8002656:	441a      	add	r2, r3
 8002658:	693b      	ldr	r3, [r7, #16]
 800265a:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	2200      	movs	r2, #0
 8002660:	639a      	str	r2, [r3, #56]	; 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	693b      	ldr	r3, [r7, #16]
 8002668:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002672:	3b01      	subs	r3, #1
 8002674:	6939      	ldr	r1, [r7, #16]
 8002676:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002678:	fb01 f303 	mul.w	r3, r1, r3
 800267c:	441a      	add	r2, r3
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	22ff      	movs	r2, #255	; 0xff
 8002686:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 800268a:	693b      	ldr	r3, [r7, #16]
 800268c:	22ff      	movs	r2, #255	; 0xff
 800268e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

            if( xNewQueue == pdFALSE )
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d109      	bne.n	80026ac <xQueueGenericReset+0xc0>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	691b      	ldr	r3, [r3, #16]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d00f      	beq.n	80026c0 <xQueueGenericReset+0xd4>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80026a0:	693b      	ldr	r3, [r7, #16]
 80026a2:	3310      	adds	r3, #16
 80026a4:	4618      	mov	r0, r3
 80026a6:	f001 f83b 	bl	8003720 <xTaskRemoveFromEventList>
 80026aa:	e009      	b.n	80026c0 <xQueueGenericReset+0xd4>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80026ac:	693b      	ldr	r3, [r7, #16]
 80026ae:	3310      	adds	r3, #16
 80026b0:	4618      	mov	r0, r3
 80026b2:	f7ff fee7 	bl	8002484 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	3324      	adds	r3, #36	; 0x24
 80026ba:	4618      	mov	r0, r3
 80026bc:	f7ff fee2 	bl	8002484 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 80026c0:	f002 f930 	bl	8004924 <vPortExitCritical>
 80026c4:	e001      	b.n	80026ca <xQueueGenericReset+0xde>
    }
    else
    {
        xReturn = pdFAIL;
 80026c6:	2300      	movs	r3, #0
 80026c8:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d10a      	bne.n	80026e6 <xQueueGenericReset+0xfa>
        __asm volatile
 80026d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026d4:	f383 8811 	msr	BASEPRI, r3
 80026d8:	f3bf 8f6f 	isb	sy
 80026dc:	f3bf 8f4f 	dsb	sy
 80026e0:	60bb      	str	r3, [r7, #8]
    }
 80026e2:	bf00      	nop
 80026e4:	e7fe      	b.n	80026e4 <xQueueGenericReset+0xf8>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 80026e6:	697b      	ldr	r3, [r7, #20]
}
 80026e8:	4618      	mov	r0, r3
 80026ea:	3718      	adds	r7, #24
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}

080026f0 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b08a      	sub	sp, #40	; 0x28
 80026f4:	af02      	add	r7, sp, #8
 80026f6:	60f8      	str	r0, [r7, #12]
 80026f8:	60b9      	str	r1, [r7, #8]
 80026fa:	4613      	mov	r3, r2
 80026fc:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 80026fe:	2300      	movs	r3, #0
 8002700:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d02e      	beq.n	8002766 <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8002708:	2100      	movs	r1, #0
 800270a:	68ba      	ldr	r2, [r7, #8]
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	fba3 2302 	umull	r2, r3, r3, r2
 8002712:	2b00      	cmp	r3, #0
 8002714:	d000      	beq.n	8002718 <xQueueGenericCreate+0x28>
 8002716:	2101      	movs	r1, #1
 8002718:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800271a:	2b00      	cmp	r3, #0
 800271c:	d123      	bne.n	8002766 <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	68ba      	ldr	r2, [r7, #8]
 8002722:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8002726:	f113 0f51 	cmn.w	r3, #81	; 0x51
 800272a:	d81c      	bhi.n	8002766 <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	68ba      	ldr	r2, [r7, #8]
 8002730:	fb02 f303 	mul.w	r3, r2, r3
 8002734:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002736:	69bb      	ldr	r3, [r7, #24]
 8002738:	3350      	adds	r3, #80	; 0x50
 800273a:	4618      	mov	r0, r3
 800273c:	f002 f9ee 	bl	8004b1c <pvPortMalloc>
 8002740:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d01c      	beq.n	8002782 <xQueueGenericCreate+0x92>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002748:	69fb      	ldr	r3, [r7, #28]
 800274a:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	3350      	adds	r3, #80	; 0x50
 8002750:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002752:	79fa      	ldrb	r2, [r7, #7]
 8002754:	69fb      	ldr	r3, [r7, #28]
 8002756:	9300      	str	r3, [sp, #0]
 8002758:	4613      	mov	r3, r2
 800275a:	697a      	ldr	r2, [r7, #20]
 800275c:	68b9      	ldr	r1, [r7, #8]
 800275e:	68f8      	ldr	r0, [r7, #12]
 8002760:	f000 f814 	bl	800278c <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8002764:	e00d      	b.n	8002782 <xQueueGenericCreate+0x92>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d10a      	bne.n	8002782 <xQueueGenericCreate+0x92>
        __asm volatile
 800276c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002770:	f383 8811 	msr	BASEPRI, r3
 8002774:	f3bf 8f6f 	isb	sy
 8002778:	f3bf 8f4f 	dsb	sy
 800277c:	613b      	str	r3, [r7, #16]
    }
 800277e:	bf00      	nop
 8002780:	e7fe      	b.n	8002780 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8002782:	69fb      	ldr	r3, [r7, #28]
    }
 8002784:	4618      	mov	r0, r3
 8002786:	3720      	adds	r7, #32
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}

0800278c <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b084      	sub	sp, #16
 8002790:	af00      	add	r7, sp, #0
 8002792:	60f8      	str	r0, [r7, #12]
 8002794:	60b9      	str	r1, [r7, #8]
 8002796:	607a      	str	r2, [r7, #4]
 8002798:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 800279a:	68bb      	ldr	r3, [r7, #8]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d103      	bne.n	80027a8 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80027a0:	69bb      	ldr	r3, [r7, #24]
 80027a2:	69ba      	ldr	r2, [r7, #24]
 80027a4:	601a      	str	r2, [r3, #0]
 80027a6:	e002      	b.n	80027ae <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80027a8:	69bb      	ldr	r3, [r7, #24]
 80027aa:	687a      	ldr	r2, [r7, #4]
 80027ac:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80027ae:	69bb      	ldr	r3, [r7, #24]
 80027b0:	68fa      	ldr	r2, [r7, #12]
 80027b2:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80027b4:	69bb      	ldr	r3, [r7, #24]
 80027b6:	68ba      	ldr	r2, [r7, #8]
 80027b8:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80027ba:	2101      	movs	r1, #1
 80027bc:	69b8      	ldr	r0, [r7, #24]
 80027be:	f7ff ff15 	bl	80025ec <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 80027c2:	69bb      	ldr	r3, [r7, #24]
 80027c4:	78fa      	ldrb	r2, [r7, #3]
 80027c6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    {
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 80027ca:	78fb      	ldrb	r3, [r7, #3]
 80027cc:	68ba      	ldr	r2, [r7, #8]
 80027ce:	68f9      	ldr	r1, [r7, #12]
 80027d0:	2073      	movs	r0, #115	; 0x73
 80027d2:	f004 fa43 	bl	8006c5c <SEGGER_SYSVIEW_RecordU32x3>
}
 80027d6:	bf00      	nop
 80027d8:	3710      	adds	r7, #16
 80027da:	46bd      	mov	sp, r7
 80027dc:	bd80      	pop	{r7, pc}
	...

080027e0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80027e0:	b590      	push	{r4, r7, lr}
 80027e2:	b08f      	sub	sp, #60	; 0x3c
 80027e4:	af02      	add	r7, sp, #8
 80027e6:	60f8      	str	r0, [r7, #12]
 80027e8:	60b9      	str	r1, [r7, #8]
 80027ea:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80027ec:	2300      	movs	r3, #0
 80027ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80027f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d10a      	bne.n	8002810 <xQueueReceive+0x30>
        __asm volatile
 80027fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027fe:	f383 8811 	msr	BASEPRI, r3
 8002802:	f3bf 8f6f 	isb	sy
 8002806:	f3bf 8f4f 	dsb	sy
 800280a:	623b      	str	r3, [r7, #32]
    }
 800280c:	bf00      	nop
 800280e:	e7fe      	b.n	800280e <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d103      	bne.n	800281e <xQueueReceive+0x3e>
 8002816:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800281a:	2b00      	cmp	r3, #0
 800281c:	d101      	bne.n	8002822 <xQueueReceive+0x42>
 800281e:	2301      	movs	r3, #1
 8002820:	e000      	b.n	8002824 <xQueueReceive+0x44>
 8002822:	2300      	movs	r3, #0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d10a      	bne.n	800283e <xQueueReceive+0x5e>
        __asm volatile
 8002828:	f04f 0350 	mov.w	r3, #80	; 0x50
 800282c:	f383 8811 	msr	BASEPRI, r3
 8002830:	f3bf 8f6f 	isb	sy
 8002834:	f3bf 8f4f 	dsb	sy
 8002838:	61fb      	str	r3, [r7, #28]
    }
 800283a:	bf00      	nop
 800283c:	e7fe      	b.n	800283c <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800283e:	f001 f97b 	bl	8003b38 <xTaskGetSchedulerState>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d102      	bne.n	800284e <xQueueReceive+0x6e>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d101      	bne.n	8002852 <xQueueReceive+0x72>
 800284e:	2301      	movs	r3, #1
 8002850:	e000      	b.n	8002854 <xQueueReceive+0x74>
 8002852:	2300      	movs	r3, #0
 8002854:	2b00      	cmp	r3, #0
 8002856:	d10a      	bne.n	800286e <xQueueReceive+0x8e>
        __asm volatile
 8002858:	f04f 0350 	mov.w	r3, #80	; 0x50
 800285c:	f383 8811 	msr	BASEPRI, r3
 8002860:	f3bf 8f6f 	isb	sy
 8002864:	f3bf 8f4f 	dsb	sy
 8002868:	61bb      	str	r3, [r7, #24]
    }
 800286a:	bf00      	nop
 800286c:	e7fe      	b.n	800286c <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800286e:	f002 f829 	bl	80048c4 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002872:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002874:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002876:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800287a:	2b00      	cmp	r3, #0
 800287c:	d024      	beq.n	80028c8 <xQueueReceive+0xe8>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 800287e:	68b9      	ldr	r1, [r7, #8]
 8002880:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002882:	f000 f8b3 	bl	80029ec <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 8002886:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002888:	4618      	mov	r0, r3
 800288a:	f004 ffc3 	bl	8007814 <SEGGER_SYSVIEW_ShrinkId>
 800288e:	4604      	mov	r4, r0
 8002890:	2000      	movs	r0, #0
 8002892:	f004 ffbf 	bl	8007814 <SEGGER_SYSVIEW_ShrinkId>
 8002896:	4602      	mov	r2, r0
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2101      	movs	r1, #1
 800289c:	9100      	str	r1, [sp, #0]
 800289e:	4621      	mov	r1, r4
 80028a0:	205c      	movs	r0, #92	; 0x5c
 80028a2:	f004 fa51 	bl	8006d48 <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80028a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028a8:	1e5a      	subs	r2, r3, #1
 80028aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028ac:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80028ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028b0:	691b      	ldr	r3, [r3, #16]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d004      	beq.n	80028c0 <xQueueReceive+0xe0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80028b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028b8:	3310      	adds	r3, #16
 80028ba:	4618      	mov	r0, r3
 80028bc:	f000 ff30 	bl	8003720 <xTaskRemoveFromEventList>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80028c0:	f002 f830 	bl	8004924 <vPortExitCritical>
                return pdPASS;
 80028c4:	2301      	movs	r3, #1
 80028c6:	e08a      	b.n	80029de <xQueueReceive+0x1fe>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d113      	bne.n	80028f6 <xQueueReceive+0x116>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80028ce:	f002 f829 	bl	8004924 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 80028d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028d4:	4618      	mov	r0, r3
 80028d6:	f004 ff9d 	bl	8007814 <SEGGER_SYSVIEW_ShrinkId>
 80028da:	4604      	mov	r4, r0
 80028dc:	2000      	movs	r0, #0
 80028de:	f004 ff99 	bl	8007814 <SEGGER_SYSVIEW_ShrinkId>
 80028e2:	4602      	mov	r2, r0
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2101      	movs	r1, #1
 80028e8:	9100      	str	r1, [sp, #0]
 80028ea:	4621      	mov	r1, r4
 80028ec:	205c      	movs	r0, #92	; 0x5c
 80028ee:	f004 fa2b 	bl	8006d48 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 80028f2:	2300      	movs	r3, #0
 80028f4:	e073      	b.n	80029de <xQueueReceive+0x1fe>
                }
                else if( xEntryTimeSet == pdFALSE )
 80028f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d106      	bne.n	800290a <xQueueReceive+0x12a>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80028fc:	f107 0310 	add.w	r3, r7, #16
 8002900:	4618      	mov	r0, r3
 8002902:	f000 ffe5 	bl	80038d0 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002906:	2301      	movs	r3, #1
 8002908:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800290a:	f002 f80b 	bl	8004924 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800290e:	f000 fc13 	bl	8003138 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002912:	f001 ffd7 	bl	80048c4 <vPortEnterCritical>
 8002916:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002918:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800291c:	b25b      	sxtb	r3, r3
 800291e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002922:	d103      	bne.n	800292c <xQueueReceive+0x14c>
 8002924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002926:	2200      	movs	r2, #0
 8002928:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800292c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800292e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002932:	b25b      	sxtb	r3, r3
 8002934:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002938:	d103      	bne.n	8002942 <xQueueReceive+0x162>
 800293a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800293c:	2200      	movs	r2, #0
 800293e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002942:	f001 ffef 	bl	8004924 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002946:	1d3a      	adds	r2, r7, #4
 8002948:	f107 0310 	add.w	r3, r7, #16
 800294c:	4611      	mov	r1, r2
 800294e:	4618      	mov	r0, r3
 8002950:	f000 ffd4 	bl	80038fc <xTaskCheckForTimeOut>
 8002954:	4603      	mov	r3, r0
 8002956:	2b00      	cmp	r3, #0
 8002958:	d124      	bne.n	80029a4 <xQueueReceive+0x1c4>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800295a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800295c:	f000 f8be 	bl	8002adc <prvIsQueueEmpty>
 8002960:	4603      	mov	r3, r0
 8002962:	2b00      	cmp	r3, #0
 8002964:	d018      	beq.n	8002998 <xQueueReceive+0x1b8>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002966:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002968:	3324      	adds	r3, #36	; 0x24
 800296a:	687a      	ldr	r2, [r7, #4]
 800296c:	4611      	mov	r1, r2
 800296e:	4618      	mov	r0, r3
 8002970:	f000 fe6a 	bl	8003648 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8002974:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002976:	f000 f85f 	bl	8002a38 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800297a:	f000 fbeb 	bl	8003154 <xTaskResumeAll>
 800297e:	4603      	mov	r3, r0
 8002980:	2b00      	cmp	r3, #0
 8002982:	f47f af74 	bne.w	800286e <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 8002986:	4b18      	ldr	r3, [pc, #96]	; (80029e8 <xQueueReceive+0x208>)
 8002988:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800298c:	601a      	str	r2, [r3, #0]
 800298e:	f3bf 8f4f 	dsb	sy
 8002992:	f3bf 8f6f 	isb	sy
 8002996:	e76a      	b.n	800286e <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8002998:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800299a:	f000 f84d 	bl	8002a38 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800299e:	f000 fbd9 	bl	8003154 <xTaskResumeAll>
 80029a2:	e764      	b.n	800286e <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80029a4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80029a6:	f000 f847 	bl	8002a38 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80029aa:	f000 fbd3 	bl	8003154 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80029ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80029b0:	f000 f894 	bl	8002adc <prvIsQueueEmpty>
 80029b4:	4603      	mov	r3, r0
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	f43f af59 	beq.w	800286e <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 80029bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029be:	4618      	mov	r0, r3
 80029c0:	f004 ff28 	bl	8007814 <SEGGER_SYSVIEW_ShrinkId>
 80029c4:	4604      	mov	r4, r0
 80029c6:	2000      	movs	r0, #0
 80029c8:	f004 ff24 	bl	8007814 <SEGGER_SYSVIEW_ShrinkId>
 80029cc:	4602      	mov	r2, r0
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2101      	movs	r1, #1
 80029d2:	9100      	str	r1, [sp, #0]
 80029d4:	4621      	mov	r1, r4
 80029d6:	205c      	movs	r0, #92	; 0x5c
 80029d8:	f004 f9b6 	bl	8006d48 <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 80029dc:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80029de:	4618      	mov	r0, r3
 80029e0:	3734      	adds	r7, #52	; 0x34
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd90      	pop	{r4, r7, pc}
 80029e6:	bf00      	nop
 80029e8:	e000ed04 	.word	0xe000ed04

080029ec <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b082      	sub	sp, #8
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
 80029f4:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d018      	beq.n	8002a30 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	68da      	ldr	r2, [r3, #12]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a06:	441a      	add	r2, r3
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	68da      	ldr	r2, [r3, #12]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	429a      	cmp	r2, r3
 8002a16:	d303      	bcc.n	8002a20 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	68d9      	ldr	r1, [r3, #12]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a28:	461a      	mov	r2, r3
 8002a2a:	6838      	ldr	r0, [r7, #0]
 8002a2c:	f005 f8d2 	bl	8007bd4 <memcpy>
    }
}
 8002a30:	bf00      	nop
 8002a32:	3708      	adds	r7, #8
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}

08002a38 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b084      	sub	sp, #16
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002a40:	f001 ff40 	bl	80048c4 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002a4a:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002a4c:	e011      	b.n	8002a72 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d012      	beq.n	8002a7c <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	3324      	adds	r3, #36	; 0x24
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f000 fe60 	bl	8003720 <xTaskRemoveFromEventList>
 8002a60:	4603      	mov	r3, r0
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d001      	beq.n	8002a6a <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8002a66:	f000 ffaf 	bl	80039c8 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8002a6a:	7bfb      	ldrb	r3, [r7, #15]
 8002a6c:	3b01      	subs	r3, #1
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002a72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	dce9      	bgt.n	8002a4e <prvUnlockQueue+0x16>
 8002a7a:	e000      	b.n	8002a7e <prvUnlockQueue+0x46>
                    break;
 8002a7c:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	22ff      	movs	r2, #255	; 0xff
 8002a82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8002a86:	f001 ff4d 	bl	8004924 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8002a8a:	f001 ff1b 	bl	80048c4 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002a94:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002a96:	e011      	b.n	8002abc <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	691b      	ldr	r3, [r3, #16]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d012      	beq.n	8002ac6 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	3310      	adds	r3, #16
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f000 fe3b 	bl	8003720 <xTaskRemoveFromEventList>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d001      	beq.n	8002ab4 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8002ab0:	f000 ff8a 	bl	80039c8 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8002ab4:	7bbb      	ldrb	r3, [r7, #14]
 8002ab6:	3b01      	subs	r3, #1
 8002ab8:	b2db      	uxtb	r3, r3
 8002aba:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002abc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	dce9      	bgt.n	8002a98 <prvUnlockQueue+0x60>
 8002ac4:	e000      	b.n	8002ac8 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8002ac6:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	22ff      	movs	r2, #255	; 0xff
 8002acc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8002ad0:	f001 ff28 	bl	8004924 <vPortExitCritical>
}
 8002ad4:	bf00      	nop
 8002ad6:	3710      	adds	r7, #16
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}

08002adc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b084      	sub	sp, #16
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002ae4:	f001 feee 	bl	80048c4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d102      	bne.n	8002af6 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8002af0:	2301      	movs	r3, #1
 8002af2:	60fb      	str	r3, [r7, #12]
 8002af4:	e001      	b.n	8002afa <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8002af6:	2300      	movs	r3, #0
 8002af8:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002afa:	f001 ff13 	bl	8004924 <vPortExitCritical>

    return xReturn;
 8002afe:	68fb      	ldr	r3, [r7, #12]
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	3710      	adds	r7, #16
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}

08002b08 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b086      	sub	sp, #24
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
 8002b10:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8002b12:	2300      	movs	r3, #0
 8002b14:	613b      	str	r3, [r7, #16]

        configASSERT( xQueue );
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d10a      	bne.n	8002b32 <vQueueAddToRegistry+0x2a>
        __asm volatile
 8002b1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b20:	f383 8811 	msr	BASEPRI, r3
 8002b24:	f3bf 8f6f 	isb	sy
 8002b28:	f3bf 8f4f 	dsb	sy
 8002b2c:	60fb      	str	r3, [r7, #12]
    }
 8002b2e:	bf00      	nop
 8002b30:	e7fe      	b.n	8002b30 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d024      	beq.n	8002b82 <vQueueAddToRegistry+0x7a>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002b38:	2300      	movs	r3, #0
 8002b3a:	617b      	str	r3, [r7, #20]
 8002b3c:	e01e      	b.n	8002b7c <vQueueAddToRegistry+0x74>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8002b3e:	4a1c      	ldr	r2, [pc, #112]	; (8002bb0 <vQueueAddToRegistry+0xa8>)
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	00db      	lsls	r3, r3, #3
 8002b44:	4413      	add	r3, r2
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	687a      	ldr	r2, [r7, #4]
 8002b4a:	429a      	cmp	r2, r3
 8002b4c:	d105      	bne.n	8002b5a <vQueueAddToRegistry+0x52>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	00db      	lsls	r3, r3, #3
 8002b52:	4a17      	ldr	r2, [pc, #92]	; (8002bb0 <vQueueAddToRegistry+0xa8>)
 8002b54:	4413      	add	r3, r2
 8002b56:	613b      	str	r3, [r7, #16]
                    break;
 8002b58:	e013      	b.n	8002b82 <vQueueAddToRegistry+0x7a>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d10a      	bne.n	8002b76 <vQueueAddToRegistry+0x6e>
 8002b60:	4a13      	ldr	r2, [pc, #76]	; (8002bb0 <vQueueAddToRegistry+0xa8>)
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d104      	bne.n	8002b76 <vQueueAddToRegistry+0x6e>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	00db      	lsls	r3, r3, #3
 8002b70:	4a0f      	ldr	r2, [pc, #60]	; (8002bb0 <vQueueAddToRegistry+0xa8>)
 8002b72:	4413      	add	r3, r2
 8002b74:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002b76:	697b      	ldr	r3, [r7, #20]
 8002b78:	3301      	adds	r3, #1
 8002b7a:	617b      	str	r3, [r7, #20]
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	2b07      	cmp	r3, #7
 8002b80:	d9dd      	bls.n	8002b3e <vQueueAddToRegistry+0x36>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d00f      	beq.n	8002ba8 <vQueueAddToRegistry+0xa0>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	683a      	ldr	r2, [r7, #0]
 8002b8c:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	687a      	ldr	r2, [r7, #4]
 8002b92:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	4618      	mov	r0, r3
 8002b98:	f004 fe3c 	bl	8007814 <SEGGER_SYSVIEW_ShrinkId>
 8002b9c:	4601      	mov	r1, r0
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	461a      	mov	r2, r3
 8002ba2:	2071      	movs	r0, #113	; 0x71
 8002ba4:	f004 f800 	bl	8006ba8 <SEGGER_SYSVIEW_RecordU32x2>
        }
    }
 8002ba8:	bf00      	nop
 8002baa:	3718      	adds	r7, #24
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bd80      	pop	{r7, pc}
 8002bb0:	200000fc 	.word	0x200000fc

08002bb4 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b086      	sub	sp, #24
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	60f8      	str	r0, [r7, #12]
 8002bbc:	60b9      	str	r1, [r7, #8]
 8002bbe:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8002bc4:	f001 fe7e 	bl	80048c4 <vPortEnterCritical>
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002bce:	b25b      	sxtb	r3, r3
 8002bd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bd4:	d103      	bne.n	8002bde <vQueueWaitForMessageRestricted+0x2a>
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002bde:	697b      	ldr	r3, [r7, #20]
 8002be0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002be4:	b25b      	sxtb	r3, r3
 8002be6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bea:	d103      	bne.n	8002bf4 <vQueueWaitForMessageRestricted+0x40>
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002bf4:	f001 fe96 	bl	8004924 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002bf8:	697b      	ldr	r3, [r7, #20]
 8002bfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d106      	bne.n	8002c0e <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	3324      	adds	r3, #36	; 0x24
 8002c04:	687a      	ldr	r2, [r7, #4]
 8002c06:	68b9      	ldr	r1, [r7, #8]
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f000 fd41 	bl	8003690 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8002c0e:	6978      	ldr	r0, [r7, #20]
 8002c10:	f7ff ff12 	bl	8002a38 <prvUnlockQueue>
    }
 8002c14:	bf00      	nop
 8002c16:	3718      	adds	r7, #24
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}

08002c1c <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b08c      	sub	sp, #48	; 0x30
 8002c20:	af04      	add	r7, sp, #16
 8002c22:	60f8      	str	r0, [r7, #12]
 8002c24:	60b9      	str	r1, [r7, #8]
 8002c26:	603b      	str	r3, [r7, #0]
 8002c28:	4613      	mov	r3, r2
 8002c2a:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002c2c:	88fb      	ldrh	r3, [r7, #6]
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	4618      	mov	r0, r3
 8002c32:	f001 ff73 	bl	8004b1c <pvPortMalloc>
 8002c36:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d013      	beq.n	8002c66 <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002c3e:	2058      	movs	r0, #88	; 0x58
 8002c40:	f001 ff6c 	bl	8004b1c <pvPortMalloc>
 8002c44:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d008      	beq.n	8002c5e <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8002c4c:	2258      	movs	r2, #88	; 0x58
 8002c4e:	2100      	movs	r1, #0
 8002c50:	69f8      	ldr	r0, [r7, #28]
 8002c52:	f004 ffcd 	bl	8007bf0 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8002c56:	69fb      	ldr	r3, [r7, #28]
 8002c58:	697a      	ldr	r2, [r7, #20]
 8002c5a:	631a      	str	r2, [r3, #48]	; 0x30
 8002c5c:	e005      	b.n	8002c6a <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8002c5e:	6978      	ldr	r0, [r7, #20]
 8002c60:	f002 f816 	bl	8004c90 <vPortFree>
 8002c64:	e001      	b.n	8002c6a <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8002c66:	2300      	movs	r3, #0
 8002c68:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002c6a:	69fb      	ldr	r3, [r7, #28]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d013      	beq.n	8002c98 <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002c70:	88fa      	ldrh	r2, [r7, #6]
 8002c72:	2300      	movs	r3, #0
 8002c74:	9303      	str	r3, [sp, #12]
 8002c76:	69fb      	ldr	r3, [r7, #28]
 8002c78:	9302      	str	r3, [sp, #8]
 8002c7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c7c:	9301      	str	r3, [sp, #4]
 8002c7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c80:	9300      	str	r3, [sp, #0]
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	68b9      	ldr	r1, [r7, #8]
 8002c86:	68f8      	ldr	r0, [r7, #12]
 8002c88:	f000 f80e 	bl	8002ca8 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002c8c:	69f8      	ldr	r0, [r7, #28]
 8002c8e:	f000 f899 	bl	8002dc4 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8002c92:	2301      	movs	r3, #1
 8002c94:	61bb      	str	r3, [r7, #24]
 8002c96:	e002      	b.n	8002c9e <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002c98:	f04f 33ff 	mov.w	r3, #4294967295
 8002c9c:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8002c9e:	69bb      	ldr	r3, [r7, #24]
    }
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	3720      	adds	r7, #32
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}

08002ca8 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b088      	sub	sp, #32
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	60f8      	str	r0, [r7, #12]
 8002cb0:	60b9      	str	r1, [r7, #8]
 8002cb2:	607a      	str	r2, [r7, #4]
 8002cb4:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002cb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cb8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	009b      	lsls	r3, r3, #2
 8002cbe:	461a      	mov	r2, r3
 8002cc0:	21a5      	movs	r1, #165	; 0xa5
 8002cc2:	f004 ff95 	bl	8007bf0 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002cc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cc8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002cd0:	3b01      	subs	r3, #1
 8002cd2:	009b      	lsls	r3, r3, #2
 8002cd4:	4413      	add	r3, r2
 8002cd6:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002cd8:	69bb      	ldr	r3, [r7, #24]
 8002cda:	f023 0307 	bic.w	r3, r3, #7
 8002cde:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002ce0:	69bb      	ldr	r3, [r7, #24]
 8002ce2:	f003 0307 	and.w	r3, r3, #7
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d00a      	beq.n	8002d00 <prvInitialiseNewTask+0x58>
        __asm volatile
 8002cea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cee:	f383 8811 	msr	BASEPRI, r3
 8002cf2:	f3bf 8f6f 	isb	sy
 8002cf6:	f3bf 8f4f 	dsb	sy
 8002cfa:	617b      	str	r3, [r7, #20]
    }
 8002cfc:	bf00      	nop
 8002cfe:	e7fe      	b.n	8002cfe <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d01e      	beq.n	8002d44 <prvInitialiseNewTask+0x9c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002d06:	2300      	movs	r3, #0
 8002d08:	61fb      	str	r3, [r7, #28]
 8002d0a:	e012      	b.n	8002d32 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002d0c:	68ba      	ldr	r2, [r7, #8]
 8002d0e:	69fb      	ldr	r3, [r7, #28]
 8002d10:	4413      	add	r3, r2
 8002d12:	7819      	ldrb	r1, [r3, #0]
 8002d14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d16:	69fb      	ldr	r3, [r7, #28]
 8002d18:	4413      	add	r3, r2
 8002d1a:	3334      	adds	r3, #52	; 0x34
 8002d1c:	460a      	mov	r2, r1
 8002d1e:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002d20:	68ba      	ldr	r2, [r7, #8]
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	4413      	add	r3, r2
 8002d26:	781b      	ldrb	r3, [r3, #0]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d006      	beq.n	8002d3a <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002d2c:	69fb      	ldr	r3, [r7, #28]
 8002d2e:	3301      	adds	r3, #1
 8002d30:	61fb      	str	r3, [r7, #28]
 8002d32:	69fb      	ldr	r3, [r7, #28]
 8002d34:	2b09      	cmp	r3, #9
 8002d36:	d9e9      	bls.n	8002d0c <prvInitialiseNewTask+0x64>
 8002d38:	e000      	b.n	8002d3c <prvInitialiseNewTask+0x94>
            {
                break;
 8002d3a:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002d3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d3e:	2200      	movs	r2, #0
 8002d40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8002d44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d46:	2b04      	cmp	r3, #4
 8002d48:	d90a      	bls.n	8002d60 <prvInitialiseNewTask+0xb8>
        __asm volatile
 8002d4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d4e:	f383 8811 	msr	BASEPRI, r3
 8002d52:	f3bf 8f6f 	isb	sy
 8002d56:	f3bf 8f4f 	dsb	sy
 8002d5a:	613b      	str	r3, [r7, #16]
    }
 8002d5c:	bf00      	nop
 8002d5e:	e7fe      	b.n	8002d5e <prvInitialiseNewTask+0xb6>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002d60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d62:	2b04      	cmp	r3, #4
 8002d64:	d901      	bls.n	8002d6a <prvInitialiseNewTask+0xc2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002d66:	2304      	movs	r3, #4
 8002d68:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002d6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d6c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002d6e:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8002d70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d72:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002d74:	649a      	str	r2, [r3, #72]	; 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002d76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d78:	3304      	adds	r3, #4
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f7ff fba2 	bl	80024c4 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002d80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d82:	3318      	adds	r3, #24
 8002d84:	4618      	mov	r0, r3
 8002d86:	f7ff fb9d 	bl	80024c4 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002d8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d8e:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002d90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d92:	f1c3 0205 	rsb	r2, r3, #5
 8002d96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d98:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002d9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d9e:	625a      	str	r2, [r3, #36]	; 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002da0:	683a      	ldr	r2, [r7, #0]
 8002da2:	68f9      	ldr	r1, [r7, #12]
 8002da4:	69b8      	ldr	r0, [r7, #24]
 8002da6:	f001 fbdf 	bl	8004568 <pxPortInitialiseStack>
 8002daa:	4602      	mov	r2, r0
 8002dac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dae:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8002db0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d002      	beq.n	8002dbc <prvInitialiseNewTask+0x114>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002db6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002db8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002dba:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002dbc:	bf00      	nop
 8002dbe:	3720      	adds	r7, #32
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bd80      	pop	{r7, pc}

08002dc4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8002dc4:	b5b0      	push	{r4, r5, r7, lr}
 8002dc6:	b086      	sub	sp, #24
 8002dc8:	af02      	add	r7, sp, #8
 8002dca:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8002dcc:	f001 fd7a 	bl	80048c4 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8002dd0:	4b49      	ldr	r3, [pc, #292]	; (8002ef8 <prvAddNewTaskToReadyList+0x134>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	3301      	adds	r3, #1
 8002dd6:	4a48      	ldr	r2, [pc, #288]	; (8002ef8 <prvAddNewTaskToReadyList+0x134>)
 8002dd8:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8002dda:	4b48      	ldr	r3, [pc, #288]	; (8002efc <prvAddNewTaskToReadyList+0x138>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d109      	bne.n	8002df6 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8002de2:	4a46      	ldr	r2, [pc, #280]	; (8002efc <prvAddNewTaskToReadyList+0x138>)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002de8:	4b43      	ldr	r3, [pc, #268]	; (8002ef8 <prvAddNewTaskToReadyList+0x134>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d110      	bne.n	8002e12 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8002df0:	f000 fe08 	bl	8003a04 <prvInitialiseTaskLists>
 8002df4:	e00d      	b.n	8002e12 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8002df6:	4b42      	ldr	r3, [pc, #264]	; (8002f00 <prvAddNewTaskToReadyList+0x13c>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d109      	bne.n	8002e12 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002dfe:	4b3f      	ldr	r3, [pc, #252]	; (8002efc <prvAddNewTaskToReadyList+0x138>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e08:	429a      	cmp	r2, r3
 8002e0a:	d802      	bhi.n	8002e12 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8002e0c:	4a3b      	ldr	r2, [pc, #236]	; (8002efc <prvAddNewTaskToReadyList+0x138>)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8002e12:	4b3c      	ldr	r3, [pc, #240]	; (8002f04 <prvAddNewTaskToReadyList+0x140>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	3301      	adds	r3, #1
 8002e18:	4a3a      	ldr	r2, [pc, #232]	; (8002f04 <prvAddNewTaskToReadyList+0x140>)
 8002e1a:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002e1c:	4b39      	ldr	r3, [pc, #228]	; (8002f04 <prvAddNewTaskToReadyList+0x140>)
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	641a      	str	r2, [r3, #64]	; 0x40
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d016      	beq.n	8002e58 <prvAddNewTaskToReadyList+0x94>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f004 fc2b 	bl	8007688 <SEGGER_SYSVIEW_OnTaskCreate>
 8002e32:	6878      	ldr	r0, [r7, #4]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e42:	461d      	mov	r5, r3
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	461c      	mov	r4, r3
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e4e:	1ae3      	subs	r3, r4, r3
 8002e50:	9300      	str	r3, [sp, #0]
 8002e52:	462b      	mov	r3, r5
 8002e54:	f002 f8de 	bl	8005014 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f004 fc98 	bl	8007790 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e64:	2201      	movs	r2, #1
 8002e66:	409a      	lsls	r2, r3
 8002e68:	4b27      	ldr	r3, [pc, #156]	; (8002f08 <prvAddNewTaskToReadyList+0x144>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	4a26      	ldr	r2, [pc, #152]	; (8002f08 <prvAddNewTaskToReadyList+0x144>)
 8002e70:	6013      	str	r3, [r2, #0]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e76:	4925      	ldr	r1, [pc, #148]	; (8002f0c <prvAddNewTaskToReadyList+0x148>)
 8002e78:	4613      	mov	r3, r2
 8002e7a:	009b      	lsls	r3, r3, #2
 8002e7c:	4413      	add	r3, r2
 8002e7e:	009b      	lsls	r3, r3, #2
 8002e80:	440b      	add	r3, r1
 8002e82:	3304      	adds	r3, #4
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	60fb      	str	r3, [r7, #12]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	68fa      	ldr	r2, [r7, #12]
 8002e8c:	609a      	str	r2, [r3, #8]
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	689a      	ldr	r2, [r3, #8]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	60da      	str	r2, [r3, #12]
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	689b      	ldr	r3, [r3, #8]
 8002e9a:	687a      	ldr	r2, [r7, #4]
 8002e9c:	3204      	adds	r2, #4
 8002e9e:	605a      	str	r2, [r3, #4]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	1d1a      	adds	r2, r3, #4
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	609a      	str	r2, [r3, #8]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002eac:	4613      	mov	r3, r2
 8002eae:	009b      	lsls	r3, r3, #2
 8002eb0:	4413      	add	r3, r2
 8002eb2:	009b      	lsls	r3, r3, #2
 8002eb4:	4a15      	ldr	r2, [pc, #84]	; (8002f0c <prvAddNewTaskToReadyList+0x148>)
 8002eb6:	441a      	add	r2, r3
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	615a      	str	r2, [r3, #20]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ec0:	4912      	ldr	r1, [pc, #72]	; (8002f0c <prvAddNewTaskToReadyList+0x148>)
 8002ec2:	4613      	mov	r3, r2
 8002ec4:	009b      	lsls	r3, r3, #2
 8002ec6:	4413      	add	r3, r2
 8002ec8:	009b      	lsls	r3, r3, #2
 8002eca:	440b      	add	r3, r1
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	1c59      	adds	r1, r3, #1
 8002ed0:	480e      	ldr	r0, [pc, #56]	; (8002f0c <prvAddNewTaskToReadyList+0x148>)
 8002ed2:	4613      	mov	r3, r2
 8002ed4:	009b      	lsls	r3, r3, #2
 8002ed6:	4413      	add	r3, r2
 8002ed8:	009b      	lsls	r3, r3, #2
 8002eda:	4403      	add	r3, r0
 8002edc:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8002ede:	f001 fd21 	bl	8004924 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8002ee2:	4b07      	ldr	r3, [pc, #28]	; (8002f00 <prvAddNewTaskToReadyList+0x13c>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d001      	beq.n	8002eee <prvAddNewTaskToReadyList+0x12a>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002eea:	4b04      	ldr	r3, [pc, #16]	; (8002efc <prvAddNewTaskToReadyList+0x138>)
 8002eec:	681b      	ldr	r3, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002eee:	bf00      	nop
 8002ef0:	3710      	adds	r7, #16
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bdb0      	pop	{r4, r5, r7, pc}
 8002ef6:	bf00      	nop
 8002ef8:	20000214 	.word	0x20000214
 8002efc:	2000013c 	.word	0x2000013c
 8002f00:	20000220 	.word	0x20000220
 8002f04:	20000230 	.word	0x20000230
 8002f08:	2000021c 	.word	0x2000021c
 8002f0c:	20000140 	.word	0x20000140

08002f10 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    void vTaskDelete( TaskHandle_t xTaskToDelete )
    {
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b084      	sub	sp, #16
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
        TCB_t * pxTCB;

        taskENTER_CRITICAL();
 8002f18:	f001 fcd4 	bl	80048c4 <vPortEnterCritical>
        {
            /* If null is passed in here then it is the calling task that is
             * being deleted. */
            pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d102      	bne.n	8002f28 <vTaskDelete+0x18>
 8002f22:	4b48      	ldr	r3, [pc, #288]	; (8003044 <vTaskDelete+0x134>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	e000      	b.n	8002f2a <vTaskDelete+0x1a>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	60fb      	str	r3, [r7, #12]

            /* Remove task from the ready/delayed list. */
            if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	3304      	adds	r3, #4
 8002f30:	4618      	mov	r0, r3
 8002f32:	f7ff fb31 	bl	8002598 <uxListRemove>
 8002f36:	4603      	mov	r3, r0
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d115      	bne.n	8002f68 <vTaskDelete+0x58>
            {
                taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f40:	4941      	ldr	r1, [pc, #260]	; (8003048 <vTaskDelete+0x138>)
 8002f42:	4613      	mov	r3, r2
 8002f44:	009b      	lsls	r3, r3, #2
 8002f46:	4413      	add	r3, r2
 8002f48:	009b      	lsls	r3, r3, #2
 8002f4a:	440b      	add	r3, r1
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d10a      	bne.n	8002f68 <vTaskDelete+0x58>
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f56:	2201      	movs	r2, #1
 8002f58:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5c:	43da      	mvns	r2, r3
 8002f5e:	4b3b      	ldr	r3, [pc, #236]	; (800304c <vTaskDelete+0x13c>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4013      	ands	r3, r2
 8002f64:	4a39      	ldr	r2, [pc, #228]	; (800304c <vTaskDelete+0x13c>)
 8002f66:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }

            /* Is the task waiting on an event also? */
            if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d004      	beq.n	8002f7a <vTaskDelete+0x6a>
            {
                ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	3318      	adds	r3, #24
 8002f74:	4618      	mov	r0, r3
 8002f76:	f7ff fb0f 	bl	8002598 <uxListRemove>

            /* Increment the uxTaskNumber also so kernel aware debuggers can
             * detect that the task lists need re-generating.  This is done before
             * portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
             * not return. */
            uxTaskNumber++;
 8002f7a:	4b35      	ldr	r3, [pc, #212]	; (8003050 <vTaskDelete+0x140>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	3301      	adds	r3, #1
 8002f80:	4a33      	ldr	r2, [pc, #204]	; (8003050 <vTaskDelete+0x140>)
 8002f82:	6013      	str	r3, [r2, #0]

            if( pxTCB == pxCurrentTCB )
 8002f84:	4b2f      	ldr	r3, [pc, #188]	; (8003044 <vTaskDelete+0x134>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	68fa      	ldr	r2, [r7, #12]
 8002f8a:	429a      	cmp	r2, r3
 8002f8c:	d118      	bne.n	8002fc0 <vTaskDelete+0xb0>
                /* A task is deleting itself.  This cannot complete within the
                 * task itself, as a context switch to another task is required.
                 * Place the task in the termination list.  The idle task will
                 * check the termination list and free up any memory allocated by
                 * the scheduler for the TCB and stack of the deleted task. */
                vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	3304      	adds	r3, #4
 8002f92:	4619      	mov	r1, r3
 8002f94:	482f      	ldr	r0, [pc, #188]	; (8003054 <vTaskDelete+0x144>)
 8002f96:	f7ff faa2 	bl	80024de <vListInsertEnd>

                /* Increment the ucTasksDeleted variable so the idle task knows
                 * there is a task that has been deleted and that it should therefore
                 * check the xTasksWaitingTermination list. */
                ++uxDeletedTasksWaitingCleanUp;
 8002f9a:	4b2f      	ldr	r3, [pc, #188]	; (8003058 <vTaskDelete+0x148>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	3301      	adds	r3, #1
 8002fa0:	4a2d      	ldr	r2, [pc, #180]	; (8003058 <vTaskDelete+0x148>)
 8002fa2:	6013      	str	r3, [r2, #0]

                /* Call the delete hook before portPRE_TASK_DELETE_HOOK() as
                 * portPRE_TASK_DELETE_HOOK() does not return in the Win32 port. */
                traceTASK_DELETE( pxTCB );
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f004 fc34 	bl	8007814 <SEGGER_SYSVIEW_ShrinkId>
 8002fac:	4603      	mov	r3, r0
 8002fae:	4619      	mov	r1, r3
 8002fb0:	2022      	movs	r0, #34	; 0x22
 8002fb2:	f003 fdbd 	bl	8006b30 <SEGGER_SYSVIEW_RecordU32>
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	4618      	mov	r0, r3
 8002fba:	f002 f893 	bl	80050e4 <SYSVIEW_DeleteTask>
 8002fbe:	e013      	b.n	8002fe8 <vTaskDelete+0xd8>
                 * required. */
                portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
            }
            else
            {
                --uxCurrentNumberOfTasks;
 8002fc0:	4b26      	ldr	r3, [pc, #152]	; (800305c <vTaskDelete+0x14c>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	3b01      	subs	r3, #1
 8002fc6:	4a25      	ldr	r2, [pc, #148]	; (800305c <vTaskDelete+0x14c>)
 8002fc8:	6013      	str	r3, [r2, #0]
                traceTASK_DELETE( pxTCB );
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f004 fc21 	bl	8007814 <SEGGER_SYSVIEW_ShrinkId>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	4619      	mov	r1, r3
 8002fd6:	2022      	movs	r0, #34	; 0x22
 8002fd8:	f003 fdaa 	bl	8006b30 <SEGGER_SYSVIEW_RecordU32>
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f002 f880 	bl	80050e4 <SYSVIEW_DeleteTask>

                /* Reset the next expected unblock time in case it referred to
                 * the task that has just been deleted. */
                prvResetNextTaskUnblockTime();
 8002fe4:	f000 fd8c 	bl	8003b00 <prvResetNextTaskUnblockTime>
            }
        }
        taskEXIT_CRITICAL();
 8002fe8:	f001 fc9c 	bl	8004924 <vPortExitCritical>

        /* If the task is not deleting itself, call prvDeleteTCB from outside of
         * critical section. If a task deletes itself, prvDeleteTCB is called
         * from prvCheckTasksWaitingTermination which is called from Idle task. */
        if( pxTCB != pxCurrentTCB )
 8002fec:	4b15      	ldr	r3, [pc, #84]	; (8003044 <vTaskDelete+0x134>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	68fa      	ldr	r2, [r7, #12]
 8002ff2:	429a      	cmp	r2, r3
 8002ff4:	d002      	beq.n	8002ffc <vTaskDelete+0xec>
        {
            prvDeleteTCB( pxTCB );
 8002ff6:	68f8      	ldr	r0, [r7, #12]
 8002ff8:	f000 fd72 	bl	8003ae0 <prvDeleteTCB>
        }

        /* Force a reschedule if it is the currently running task that has just
         * been deleted. */
        if( xSchedulerRunning != pdFALSE )
 8002ffc:	4b18      	ldr	r3, [pc, #96]	; (8003060 <vTaskDelete+0x150>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d01b      	beq.n	800303c <vTaskDelete+0x12c>
        {
            if( pxTCB == pxCurrentTCB )
 8003004:	4b0f      	ldr	r3, [pc, #60]	; (8003044 <vTaskDelete+0x134>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	68fa      	ldr	r2, [r7, #12]
 800300a:	429a      	cmp	r2, r3
 800300c:	d116      	bne.n	800303c <vTaskDelete+0x12c>
            {
                configASSERT( uxSchedulerSuspended == 0 );
 800300e:	4b15      	ldr	r3, [pc, #84]	; (8003064 <vTaskDelete+0x154>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d00a      	beq.n	800302c <vTaskDelete+0x11c>
        __asm volatile
 8003016:	f04f 0350 	mov.w	r3, #80	; 0x50
 800301a:	f383 8811 	msr	BASEPRI, r3
 800301e:	f3bf 8f6f 	isb	sy
 8003022:	f3bf 8f4f 	dsb	sy
 8003026:	60bb      	str	r3, [r7, #8]
    }
 8003028:	bf00      	nop
 800302a:	e7fe      	b.n	800302a <vTaskDelete+0x11a>
                portYIELD_WITHIN_API();
 800302c:	4b0e      	ldr	r3, [pc, #56]	; (8003068 <vTaskDelete+0x158>)
 800302e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003032:	601a      	str	r2, [r3, #0]
 8003034:	f3bf 8f4f 	dsb	sy
 8003038:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 800303c:	bf00      	nop
 800303e:	3710      	adds	r7, #16
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}
 8003044:	2000013c 	.word	0x2000013c
 8003048:	20000140 	.word	0x20000140
 800304c:	2000021c 	.word	0x2000021c
 8003050:	20000230 	.word	0x20000230
 8003054:	200001e8 	.word	0x200001e8
 8003058:	200001fc 	.word	0x200001fc
 800305c:	20000214 	.word	0x20000214
 8003060:	20000220 	.word	0x20000220
 8003064:	2000023c 	.word	0x2000023c
 8003068:	e000ed04 	.word	0xe000ed04

0800306c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b086      	sub	sp, #24
 8003070:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 8003072:	4b29      	ldr	r3, [pc, #164]	; (8003118 <vTaskStartScheduler+0xac>)
 8003074:	9301      	str	r3, [sp, #4]
 8003076:	2300      	movs	r3, #0
 8003078:	9300      	str	r3, [sp, #0]
 800307a:	2300      	movs	r3, #0
 800307c:	2282      	movs	r2, #130	; 0x82
 800307e:	4927      	ldr	r1, [pc, #156]	; (800311c <vTaskStartScheduler+0xb0>)
 8003080:	4827      	ldr	r0, [pc, #156]	; (8003120 <vTaskStartScheduler+0xb4>)
 8003082:	f7ff fdcb 	bl	8002c1c <xTaskCreate>
 8003086:	60f8      	str	r0, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	2b01      	cmp	r3, #1
 800308c:	d102      	bne.n	8003094 <vTaskStartScheduler+0x28>
        {
            xReturn = xTimerCreateTimerTask();
 800308e:	f000 ffe7 	bl	8004060 <xTimerCreateTimerTask>
 8003092:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2b01      	cmp	r3, #1
 8003098:	d129      	bne.n	80030ee <vTaskStartScheduler+0x82>
        __asm volatile
 800309a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800309e:	f383 8811 	msr	BASEPRI, r3
 80030a2:	f3bf 8f6f 	isb	sy
 80030a6:	f3bf 8f4f 	dsb	sy
 80030aa:	60bb      	str	r3, [r7, #8]
    }
 80030ac:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 80030ae:	4b1d      	ldr	r3, [pc, #116]	; (8003124 <vTaskStartScheduler+0xb8>)
 80030b0:	f04f 32ff 	mov.w	r2, #4294967295
 80030b4:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80030b6:	4b1c      	ldr	r3, [pc, #112]	; (8003128 <vTaskStartScheduler+0xbc>)
 80030b8:	2201      	movs	r2, #1
 80030ba:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80030bc:	4b1b      	ldr	r3, [pc, #108]	; (800312c <vTaskStartScheduler+0xc0>)
 80030be:	2200      	movs	r2, #0
 80030c0:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 80030c2:	4b1b      	ldr	r3, [pc, #108]	; (8003130 <vTaskStartScheduler+0xc4>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	3334      	adds	r3, #52	; 0x34
 80030c8:	2205      	movs	r2, #5
 80030ca:	4914      	ldr	r1, [pc, #80]	; (800311c <vTaskStartScheduler+0xb0>)
 80030cc:	4618      	mov	r0, r3
 80030ce:	f004 fd71 	bl	8007bb4 <memcmp>
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d005      	beq.n	80030e4 <vTaskStartScheduler+0x78>
 80030d8:	4b15      	ldr	r3, [pc, #84]	; (8003130 <vTaskStartScheduler+0xc4>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4618      	mov	r0, r3
 80030de:	f004 fb15 	bl	800770c <SEGGER_SYSVIEW_OnTaskStartExec>
 80030e2:	e001      	b.n	80030e8 <vTaskStartScheduler+0x7c>
 80030e4:	f004 fab4 	bl	8007650 <SEGGER_SYSVIEW_OnIdle>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 80030e8:	f001 facc 	bl	8004684 <xPortStartScheduler>
 80030ec:	e00e      	b.n	800310c <vTaskStartScheduler+0xa0>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030f4:	d10a      	bne.n	800310c <vTaskStartScheduler+0xa0>
        __asm volatile
 80030f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030fa:	f383 8811 	msr	BASEPRI, r3
 80030fe:	f3bf 8f6f 	isb	sy
 8003102:	f3bf 8f4f 	dsb	sy
 8003106:	607b      	str	r3, [r7, #4]
    }
 8003108:	bf00      	nop
 800310a:	e7fe      	b.n	800310a <vTaskStartScheduler+0x9e>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800310c:	4b09      	ldr	r3, [pc, #36]	; (8003134 <vTaskStartScheduler+0xc8>)
 800310e:	681b      	ldr	r3, [r3, #0]
}
 8003110:	bf00      	nop
 8003112:	3710      	adds	r7, #16
 8003114:	46bd      	mov	sp, r7
 8003116:	bd80      	pop	{r7, pc}
 8003118:	20000238 	.word	0x20000238
 800311c:	08008c7c 	.word	0x08008c7c
 8003120:	080039e1 	.word	0x080039e1
 8003124:	20000234 	.word	0x20000234
 8003128:	20000220 	.word	0x20000220
 800312c:	20000218 	.word	0x20000218
 8003130:	2000013c 	.word	0x2000013c
 8003134:	2000000c 	.word	0x2000000c

08003138 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003138:	b480      	push	{r7}
 800313a:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 800313c:	4b04      	ldr	r3, [pc, #16]	; (8003150 <vTaskSuspendAll+0x18>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	3301      	adds	r3, #1
 8003142:	4a03      	ldr	r2, [pc, #12]	; (8003150 <vTaskSuspendAll+0x18>)
 8003144:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8003146:	bf00      	nop
 8003148:	46bd      	mov	sp, r7
 800314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314e:	4770      	bx	lr
 8003150:	2000023c 	.word	0x2000023c

08003154 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b088      	sub	sp, #32
 8003158:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800315a:	2300      	movs	r3, #0
 800315c:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 800315e:	2300      	movs	r3, #0
 8003160:	617b      	str	r3, [r7, #20]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8003162:	4b6d      	ldr	r3, [pc, #436]	; (8003318 <xTaskResumeAll+0x1c4>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d10a      	bne.n	8003180 <xTaskResumeAll+0x2c>
        __asm volatile
 800316a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800316e:	f383 8811 	msr	BASEPRI, r3
 8003172:	f3bf 8f6f 	isb	sy
 8003176:	f3bf 8f4f 	dsb	sy
 800317a:	607b      	str	r3, [r7, #4]
    }
 800317c:	bf00      	nop
 800317e:	e7fe      	b.n	800317e <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8003180:	f001 fba0 	bl	80048c4 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8003184:	4b64      	ldr	r3, [pc, #400]	; (8003318 <xTaskResumeAll+0x1c4>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	3b01      	subs	r3, #1
 800318a:	4a63      	ldr	r2, [pc, #396]	; (8003318 <xTaskResumeAll+0x1c4>)
 800318c:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800318e:	4b62      	ldr	r3, [pc, #392]	; (8003318 <xTaskResumeAll+0x1c4>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	2b00      	cmp	r3, #0
 8003194:	f040 80b8 	bne.w	8003308 <xTaskResumeAll+0x1b4>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003198:	4b60      	ldr	r3, [pc, #384]	; (800331c <xTaskResumeAll+0x1c8>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	2b00      	cmp	r3, #0
 800319e:	f000 80b3 	beq.w	8003308 <xTaskResumeAll+0x1b4>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80031a2:	e08e      	b.n	80032c2 <xTaskResumeAll+0x16e>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80031a4:	4b5e      	ldr	r3, [pc, #376]	; (8003320 <xTaskResumeAll+0x1cc>)
 80031a6:	68db      	ldr	r3, [r3, #12]
 80031a8:	68db      	ldr	r3, [r3, #12]
 80031aa:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80031ac:	69fb      	ldr	r3, [r7, #28]
 80031ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031b0:	613b      	str	r3, [r7, #16]
 80031b2:	69fb      	ldr	r3, [r7, #28]
 80031b4:	69db      	ldr	r3, [r3, #28]
 80031b6:	69fa      	ldr	r2, [r7, #28]
 80031b8:	6a12      	ldr	r2, [r2, #32]
 80031ba:	609a      	str	r2, [r3, #8]
 80031bc:	69fb      	ldr	r3, [r7, #28]
 80031be:	6a1b      	ldr	r3, [r3, #32]
 80031c0:	69fa      	ldr	r2, [r7, #28]
 80031c2:	69d2      	ldr	r2, [r2, #28]
 80031c4:	605a      	str	r2, [r3, #4]
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	685a      	ldr	r2, [r3, #4]
 80031ca:	69fb      	ldr	r3, [r7, #28]
 80031cc:	3318      	adds	r3, #24
 80031ce:	429a      	cmp	r2, r3
 80031d0:	d103      	bne.n	80031da <xTaskResumeAll+0x86>
 80031d2:	69fb      	ldr	r3, [r7, #28]
 80031d4:	6a1a      	ldr	r2, [r3, #32]
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	605a      	str	r2, [r3, #4]
 80031da:	69fb      	ldr	r3, [r7, #28]
 80031dc:	2200      	movs	r2, #0
 80031de:	629a      	str	r2, [r3, #40]	; 0x28
 80031e0:	693b      	ldr	r3, [r7, #16]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	1e5a      	subs	r2, r3, #1
 80031e6:	693b      	ldr	r3, [r7, #16]
 80031e8:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80031ea:	69fb      	ldr	r3, [r7, #28]
 80031ec:	695b      	ldr	r3, [r3, #20]
 80031ee:	60fb      	str	r3, [r7, #12]
 80031f0:	69fb      	ldr	r3, [r7, #28]
 80031f2:	689b      	ldr	r3, [r3, #8]
 80031f4:	69fa      	ldr	r2, [r7, #28]
 80031f6:	68d2      	ldr	r2, [r2, #12]
 80031f8:	609a      	str	r2, [r3, #8]
 80031fa:	69fb      	ldr	r3, [r7, #28]
 80031fc:	68db      	ldr	r3, [r3, #12]
 80031fe:	69fa      	ldr	r2, [r7, #28]
 8003200:	6892      	ldr	r2, [r2, #8]
 8003202:	605a      	str	r2, [r3, #4]
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	685a      	ldr	r2, [r3, #4]
 8003208:	69fb      	ldr	r3, [r7, #28]
 800320a:	3304      	adds	r3, #4
 800320c:	429a      	cmp	r2, r3
 800320e:	d103      	bne.n	8003218 <xTaskResumeAll+0xc4>
 8003210:	69fb      	ldr	r3, [r7, #28]
 8003212:	68da      	ldr	r2, [r3, #12]
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	605a      	str	r2, [r3, #4]
 8003218:	69fb      	ldr	r3, [r7, #28]
 800321a:	2200      	movs	r2, #0
 800321c:	615a      	str	r2, [r3, #20]
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	1e5a      	subs	r2, r3, #1
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8003228:	69fb      	ldr	r3, [r7, #28]
 800322a:	4618      	mov	r0, r3
 800322c:	f004 fab0 	bl	8007790 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003230:	69fb      	ldr	r3, [r7, #28]
 8003232:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003234:	2201      	movs	r2, #1
 8003236:	409a      	lsls	r2, r3
 8003238:	4b3a      	ldr	r3, [pc, #232]	; (8003324 <xTaskResumeAll+0x1d0>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4313      	orrs	r3, r2
 800323e:	4a39      	ldr	r2, [pc, #228]	; (8003324 <xTaskResumeAll+0x1d0>)
 8003240:	6013      	str	r3, [r2, #0]
 8003242:	69fb      	ldr	r3, [r7, #28]
 8003244:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003246:	4938      	ldr	r1, [pc, #224]	; (8003328 <xTaskResumeAll+0x1d4>)
 8003248:	4613      	mov	r3, r2
 800324a:	009b      	lsls	r3, r3, #2
 800324c:	4413      	add	r3, r2
 800324e:	009b      	lsls	r3, r3, #2
 8003250:	440b      	add	r3, r1
 8003252:	3304      	adds	r3, #4
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	60bb      	str	r3, [r7, #8]
 8003258:	69fb      	ldr	r3, [r7, #28]
 800325a:	68ba      	ldr	r2, [r7, #8]
 800325c:	609a      	str	r2, [r3, #8]
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	689a      	ldr	r2, [r3, #8]
 8003262:	69fb      	ldr	r3, [r7, #28]
 8003264:	60da      	str	r2, [r3, #12]
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	689b      	ldr	r3, [r3, #8]
 800326a:	69fa      	ldr	r2, [r7, #28]
 800326c:	3204      	adds	r2, #4
 800326e:	605a      	str	r2, [r3, #4]
 8003270:	69fb      	ldr	r3, [r7, #28]
 8003272:	1d1a      	adds	r2, r3, #4
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	609a      	str	r2, [r3, #8]
 8003278:	69fb      	ldr	r3, [r7, #28]
 800327a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800327c:	4613      	mov	r3, r2
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	4413      	add	r3, r2
 8003282:	009b      	lsls	r3, r3, #2
 8003284:	4a28      	ldr	r2, [pc, #160]	; (8003328 <xTaskResumeAll+0x1d4>)
 8003286:	441a      	add	r2, r3
 8003288:	69fb      	ldr	r3, [r7, #28]
 800328a:	615a      	str	r2, [r3, #20]
 800328c:	69fb      	ldr	r3, [r7, #28]
 800328e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003290:	4925      	ldr	r1, [pc, #148]	; (8003328 <xTaskResumeAll+0x1d4>)
 8003292:	4613      	mov	r3, r2
 8003294:	009b      	lsls	r3, r3, #2
 8003296:	4413      	add	r3, r2
 8003298:	009b      	lsls	r3, r3, #2
 800329a:	440b      	add	r3, r1
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	1c59      	adds	r1, r3, #1
 80032a0:	4821      	ldr	r0, [pc, #132]	; (8003328 <xTaskResumeAll+0x1d4>)
 80032a2:	4613      	mov	r3, r2
 80032a4:	009b      	lsls	r3, r3, #2
 80032a6:	4413      	add	r3, r2
 80032a8:	009b      	lsls	r3, r3, #2
 80032aa:	4403      	add	r3, r0
 80032ac:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80032ae:	69fb      	ldr	r3, [r7, #28]
 80032b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032b2:	4b1e      	ldr	r3, [pc, #120]	; (800332c <xTaskResumeAll+0x1d8>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032b8:	429a      	cmp	r2, r3
 80032ba:	d302      	bcc.n	80032c2 <xTaskResumeAll+0x16e>
                    {
                        xYieldPending = pdTRUE;
 80032bc:	4b1c      	ldr	r3, [pc, #112]	; (8003330 <xTaskResumeAll+0x1dc>)
 80032be:	2201      	movs	r2, #1
 80032c0:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80032c2:	4b17      	ldr	r3, [pc, #92]	; (8003320 <xTaskResumeAll+0x1cc>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	f47f af6c 	bne.w	80031a4 <xTaskResumeAll+0x50>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 80032cc:	69fb      	ldr	r3, [r7, #28]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d001      	beq.n	80032d6 <xTaskResumeAll+0x182>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80032d2:	f000 fc15 	bl	8003b00 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80032d6:	4b17      	ldr	r3, [pc, #92]	; (8003334 <xTaskResumeAll+0x1e0>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	61bb      	str	r3, [r7, #24]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80032dc:	69bb      	ldr	r3, [r7, #24]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d010      	beq.n	8003304 <xTaskResumeAll+0x1b0>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80032e2:	f000 f84b 	bl	800337c <xTaskIncrementTick>
 80032e6:	4603      	mov	r3, r0
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d002      	beq.n	80032f2 <xTaskResumeAll+0x19e>
                            {
                                xYieldPending = pdTRUE;
 80032ec:	4b10      	ldr	r3, [pc, #64]	; (8003330 <xTaskResumeAll+0x1dc>)
 80032ee:	2201      	movs	r2, #1
 80032f0:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 80032f2:	69bb      	ldr	r3, [r7, #24]
 80032f4:	3b01      	subs	r3, #1
 80032f6:	61bb      	str	r3, [r7, #24]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 80032f8:	69bb      	ldr	r3, [r7, #24]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d1f1      	bne.n	80032e2 <xTaskResumeAll+0x18e>

                        xPendedTicks = 0;
 80032fe:	4b0d      	ldr	r3, [pc, #52]	; (8003334 <xTaskResumeAll+0x1e0>)
 8003300:	2200      	movs	r2, #0
 8003302:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8003304:	4b0a      	ldr	r3, [pc, #40]	; (8003330 <xTaskResumeAll+0x1dc>)
 8003306:	681b      	ldr	r3, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8003308:	f001 fb0c 	bl	8004924 <vPortExitCritical>

    return xAlreadyYielded;
 800330c:	697b      	ldr	r3, [r7, #20]
}
 800330e:	4618      	mov	r0, r3
 8003310:	3720      	adds	r7, #32
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}
 8003316:	bf00      	nop
 8003318:	2000023c 	.word	0x2000023c
 800331c:	20000214 	.word	0x20000214
 8003320:	200001d4 	.word	0x200001d4
 8003324:	2000021c 	.word	0x2000021c
 8003328:	20000140 	.word	0x20000140
 800332c:	2000013c 	.word	0x2000013c
 8003330:	20000228 	.word	0x20000228
 8003334:	20000224 	.word	0x20000224

08003338 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003338:	b480      	push	{r7}
 800333a:	b083      	sub	sp, #12
 800333c:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 800333e:	4b05      	ldr	r3, [pc, #20]	; (8003354 <xTaskGetTickCount+0x1c>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8003344:	687b      	ldr	r3, [r7, #4]
}
 8003346:	4618      	mov	r0, r3
 8003348:	370c      	adds	r7, #12
 800334a:	46bd      	mov	sp, r7
 800334c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003350:	4770      	bx	lr
 8003352:	bf00      	nop
 8003354:	20000218 	.word	0x20000218

08003358 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b082      	sub	sp, #8
 800335c:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800335e:	f001 fb9d 	bl	8004a9c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8003362:	2300      	movs	r3, #0
 8003364:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8003366:	4b04      	ldr	r3, [pc, #16]	; (8003378 <xTaskGetTickCountFromISR+0x20>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 800336c:	683b      	ldr	r3, [r7, #0]
}
 800336e:	4618      	mov	r0, r3
 8003370:	3708      	adds	r7, #8
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}
 8003376:	bf00      	nop
 8003378:	20000218 	.word	0x20000218

0800337c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b08a      	sub	sp, #40	; 0x28
 8003380:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8003382:	2300      	movs	r3, #0
 8003384:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003386:	4b70      	ldr	r3, [pc, #448]	; (8003548 <xTaskIncrementTick+0x1cc>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	2b00      	cmp	r3, #0
 800338c:	f040 80d1 	bne.w	8003532 <xTaskIncrementTick+0x1b6>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003390:	4b6e      	ldr	r3, [pc, #440]	; (800354c <xTaskIncrementTick+0x1d0>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	3301      	adds	r3, #1
 8003396:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8003398:	4a6c      	ldr	r2, [pc, #432]	; (800354c <xTaskIncrementTick+0x1d0>)
 800339a:	6a3b      	ldr	r3, [r7, #32]
 800339c:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800339e:	6a3b      	ldr	r3, [r7, #32]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d120      	bne.n	80033e6 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 80033a4:	4b6a      	ldr	r3, [pc, #424]	; (8003550 <xTaskIncrementTick+0x1d4>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d00a      	beq.n	80033c4 <xTaskIncrementTick+0x48>
        __asm volatile
 80033ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033b2:	f383 8811 	msr	BASEPRI, r3
 80033b6:	f3bf 8f6f 	isb	sy
 80033ba:	f3bf 8f4f 	dsb	sy
 80033be:	607b      	str	r3, [r7, #4]
    }
 80033c0:	bf00      	nop
 80033c2:	e7fe      	b.n	80033c2 <xTaskIncrementTick+0x46>
 80033c4:	4b62      	ldr	r3, [pc, #392]	; (8003550 <xTaskIncrementTick+0x1d4>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	61fb      	str	r3, [r7, #28]
 80033ca:	4b62      	ldr	r3, [pc, #392]	; (8003554 <xTaskIncrementTick+0x1d8>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	4a60      	ldr	r2, [pc, #384]	; (8003550 <xTaskIncrementTick+0x1d4>)
 80033d0:	6013      	str	r3, [r2, #0]
 80033d2:	4a60      	ldr	r2, [pc, #384]	; (8003554 <xTaskIncrementTick+0x1d8>)
 80033d4:	69fb      	ldr	r3, [r7, #28]
 80033d6:	6013      	str	r3, [r2, #0]
 80033d8:	4b5f      	ldr	r3, [pc, #380]	; (8003558 <xTaskIncrementTick+0x1dc>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	3301      	adds	r3, #1
 80033de:	4a5e      	ldr	r2, [pc, #376]	; (8003558 <xTaskIncrementTick+0x1dc>)
 80033e0:	6013      	str	r3, [r2, #0]
 80033e2:	f000 fb8d 	bl	8003b00 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80033e6:	4b5d      	ldr	r3, [pc, #372]	; (800355c <xTaskIncrementTick+0x1e0>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	6a3a      	ldr	r2, [r7, #32]
 80033ec:	429a      	cmp	r2, r3
 80033ee:	f0c0 80a5 	bcc.w	800353c <xTaskIncrementTick+0x1c0>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80033f2:	4b57      	ldr	r3, [pc, #348]	; (8003550 <xTaskIncrementTick+0x1d4>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d104      	bne.n	8003406 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80033fc:	4b57      	ldr	r3, [pc, #348]	; (800355c <xTaskIncrementTick+0x1e0>)
 80033fe:	f04f 32ff 	mov.w	r2, #4294967295
 8003402:	601a      	str	r2, [r3, #0]
                    break;
 8003404:	e09a      	b.n	800353c <xTaskIncrementTick+0x1c0>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003406:	4b52      	ldr	r3, [pc, #328]	; (8003550 <xTaskIncrementTick+0x1d4>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	68db      	ldr	r3, [r3, #12]
 800340c:	68db      	ldr	r3, [r3, #12]
 800340e:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003410:	69bb      	ldr	r3, [r7, #24]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8003416:	6a3a      	ldr	r2, [r7, #32]
 8003418:	697b      	ldr	r3, [r7, #20]
 800341a:	429a      	cmp	r2, r3
 800341c:	d203      	bcs.n	8003426 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800341e:	4a4f      	ldr	r2, [pc, #316]	; (800355c <xTaskIncrementTick+0x1e0>)
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8003424:	e08a      	b.n	800353c <xTaskIncrementTick+0x1c0>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8003426:	69bb      	ldr	r3, [r7, #24]
 8003428:	695b      	ldr	r3, [r3, #20]
 800342a:	613b      	str	r3, [r7, #16]
 800342c:	69bb      	ldr	r3, [r7, #24]
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	69ba      	ldr	r2, [r7, #24]
 8003432:	68d2      	ldr	r2, [r2, #12]
 8003434:	609a      	str	r2, [r3, #8]
 8003436:	69bb      	ldr	r3, [r7, #24]
 8003438:	68db      	ldr	r3, [r3, #12]
 800343a:	69ba      	ldr	r2, [r7, #24]
 800343c:	6892      	ldr	r2, [r2, #8]
 800343e:	605a      	str	r2, [r3, #4]
 8003440:	693b      	ldr	r3, [r7, #16]
 8003442:	685a      	ldr	r2, [r3, #4]
 8003444:	69bb      	ldr	r3, [r7, #24]
 8003446:	3304      	adds	r3, #4
 8003448:	429a      	cmp	r2, r3
 800344a:	d103      	bne.n	8003454 <xTaskIncrementTick+0xd8>
 800344c:	69bb      	ldr	r3, [r7, #24]
 800344e:	68da      	ldr	r2, [r3, #12]
 8003450:	693b      	ldr	r3, [r7, #16]
 8003452:	605a      	str	r2, [r3, #4]
 8003454:	69bb      	ldr	r3, [r7, #24]
 8003456:	2200      	movs	r2, #0
 8003458:	615a      	str	r2, [r3, #20]
 800345a:	693b      	ldr	r3, [r7, #16]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	1e5a      	subs	r2, r3, #1
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003464:	69bb      	ldr	r3, [r7, #24]
 8003466:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003468:	2b00      	cmp	r3, #0
 800346a:	d01e      	beq.n	80034aa <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003470:	60fb      	str	r3, [r7, #12]
 8003472:	69bb      	ldr	r3, [r7, #24]
 8003474:	69db      	ldr	r3, [r3, #28]
 8003476:	69ba      	ldr	r2, [r7, #24]
 8003478:	6a12      	ldr	r2, [r2, #32]
 800347a:	609a      	str	r2, [r3, #8]
 800347c:	69bb      	ldr	r3, [r7, #24]
 800347e:	6a1b      	ldr	r3, [r3, #32]
 8003480:	69ba      	ldr	r2, [r7, #24]
 8003482:	69d2      	ldr	r2, [r2, #28]
 8003484:	605a      	str	r2, [r3, #4]
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	685a      	ldr	r2, [r3, #4]
 800348a:	69bb      	ldr	r3, [r7, #24]
 800348c:	3318      	adds	r3, #24
 800348e:	429a      	cmp	r2, r3
 8003490:	d103      	bne.n	800349a <xTaskIncrementTick+0x11e>
 8003492:	69bb      	ldr	r3, [r7, #24]
 8003494:	6a1a      	ldr	r2, [r3, #32]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	605a      	str	r2, [r3, #4]
 800349a:	69bb      	ldr	r3, [r7, #24]
 800349c:	2200      	movs	r2, #0
 800349e:	629a      	str	r2, [r3, #40]	; 0x28
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	1e5a      	subs	r2, r3, #1
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80034aa:	69bb      	ldr	r3, [r7, #24]
 80034ac:	4618      	mov	r0, r3
 80034ae:	f004 f96f 	bl	8007790 <SEGGER_SYSVIEW_OnTaskStartReady>
 80034b2:	69bb      	ldr	r3, [r7, #24]
 80034b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034b6:	2201      	movs	r2, #1
 80034b8:	409a      	lsls	r2, r3
 80034ba:	4b29      	ldr	r3, [pc, #164]	; (8003560 <xTaskIncrementTick+0x1e4>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4313      	orrs	r3, r2
 80034c0:	4a27      	ldr	r2, [pc, #156]	; (8003560 <xTaskIncrementTick+0x1e4>)
 80034c2:	6013      	str	r3, [r2, #0]
 80034c4:	69bb      	ldr	r3, [r7, #24]
 80034c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034c8:	4926      	ldr	r1, [pc, #152]	; (8003564 <xTaskIncrementTick+0x1e8>)
 80034ca:	4613      	mov	r3, r2
 80034cc:	009b      	lsls	r3, r3, #2
 80034ce:	4413      	add	r3, r2
 80034d0:	009b      	lsls	r3, r3, #2
 80034d2:	440b      	add	r3, r1
 80034d4:	3304      	adds	r3, #4
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	60bb      	str	r3, [r7, #8]
 80034da:	69bb      	ldr	r3, [r7, #24]
 80034dc:	68ba      	ldr	r2, [r7, #8]
 80034de:	609a      	str	r2, [r3, #8]
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	689a      	ldr	r2, [r3, #8]
 80034e4:	69bb      	ldr	r3, [r7, #24]
 80034e6:	60da      	str	r2, [r3, #12]
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	689b      	ldr	r3, [r3, #8]
 80034ec:	69ba      	ldr	r2, [r7, #24]
 80034ee:	3204      	adds	r2, #4
 80034f0:	605a      	str	r2, [r3, #4]
 80034f2:	69bb      	ldr	r3, [r7, #24]
 80034f4:	1d1a      	adds	r2, r3, #4
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	609a      	str	r2, [r3, #8]
 80034fa:	69bb      	ldr	r3, [r7, #24]
 80034fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034fe:	4613      	mov	r3, r2
 8003500:	009b      	lsls	r3, r3, #2
 8003502:	4413      	add	r3, r2
 8003504:	009b      	lsls	r3, r3, #2
 8003506:	4a17      	ldr	r2, [pc, #92]	; (8003564 <xTaskIncrementTick+0x1e8>)
 8003508:	441a      	add	r2, r3
 800350a:	69bb      	ldr	r3, [r7, #24]
 800350c:	615a      	str	r2, [r3, #20]
 800350e:	69bb      	ldr	r3, [r7, #24]
 8003510:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003512:	4914      	ldr	r1, [pc, #80]	; (8003564 <xTaskIncrementTick+0x1e8>)
 8003514:	4613      	mov	r3, r2
 8003516:	009b      	lsls	r3, r3, #2
 8003518:	4413      	add	r3, r2
 800351a:	009b      	lsls	r3, r3, #2
 800351c:	440b      	add	r3, r1
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	1c59      	adds	r1, r3, #1
 8003522:	4810      	ldr	r0, [pc, #64]	; (8003564 <xTaskIncrementTick+0x1e8>)
 8003524:	4613      	mov	r3, r2
 8003526:	009b      	lsls	r3, r3, #2
 8003528:	4413      	add	r3, r2
 800352a:	009b      	lsls	r3, r3, #2
 800352c:	4403      	add	r3, r0
 800352e:	6019      	str	r1, [r3, #0]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003530:	e75f      	b.n	80033f2 <xTaskIncrementTick+0x76>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8003532:	4b0d      	ldr	r3, [pc, #52]	; (8003568 <xTaskIncrementTick+0x1ec>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	3301      	adds	r3, #1
 8003538:	4a0b      	ldr	r2, [pc, #44]	; (8003568 <xTaskIncrementTick+0x1ec>)
 800353a:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 800353c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800353e:	4618      	mov	r0, r3
 8003540:	3728      	adds	r7, #40	; 0x28
 8003542:	46bd      	mov	sp, r7
 8003544:	bd80      	pop	{r7, pc}
 8003546:	bf00      	nop
 8003548:	2000023c 	.word	0x2000023c
 800354c:	20000218 	.word	0x20000218
 8003550:	200001cc 	.word	0x200001cc
 8003554:	200001d0 	.word	0x200001d0
 8003558:	2000022c 	.word	0x2000022c
 800355c:	20000234 	.word	0x20000234
 8003560:	2000021c 	.word	0x2000021c
 8003564:	20000140 	.word	0x20000140
 8003568:	20000224 	.word	0x20000224

0800356c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b086      	sub	sp, #24
 8003570:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003572:	4b2f      	ldr	r3, [pc, #188]	; (8003630 <vTaskSwitchContext+0xc4>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d003      	beq.n	8003582 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800357a:	4b2e      	ldr	r3, [pc, #184]	; (8003634 <vTaskSwitchContext+0xc8>)
 800357c:	2201      	movs	r2, #1
 800357e:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8003580:	e052      	b.n	8003628 <vTaskSwitchContext+0xbc>
        xYieldPending = pdFALSE;
 8003582:	4b2c      	ldr	r3, [pc, #176]	; (8003634 <vTaskSwitchContext+0xc8>)
 8003584:	2200      	movs	r2, #0
 8003586:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003588:	4b2b      	ldr	r3, [pc, #172]	; (8003638 <vTaskSwitchContext+0xcc>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	fab3 f383 	clz	r3, r3
 8003594:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8003596:	7afb      	ldrb	r3, [r7, #11]
 8003598:	f1c3 031f 	rsb	r3, r3, #31
 800359c:	617b      	str	r3, [r7, #20]
 800359e:	4927      	ldr	r1, [pc, #156]	; (800363c <vTaskSwitchContext+0xd0>)
 80035a0:	697a      	ldr	r2, [r7, #20]
 80035a2:	4613      	mov	r3, r2
 80035a4:	009b      	lsls	r3, r3, #2
 80035a6:	4413      	add	r3, r2
 80035a8:	009b      	lsls	r3, r3, #2
 80035aa:	440b      	add	r3, r1
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d10a      	bne.n	80035c8 <vTaskSwitchContext+0x5c>
        __asm volatile
 80035b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035b6:	f383 8811 	msr	BASEPRI, r3
 80035ba:	f3bf 8f6f 	isb	sy
 80035be:	f3bf 8f4f 	dsb	sy
 80035c2:	607b      	str	r3, [r7, #4]
    }
 80035c4:	bf00      	nop
 80035c6:	e7fe      	b.n	80035c6 <vTaskSwitchContext+0x5a>
 80035c8:	697a      	ldr	r2, [r7, #20]
 80035ca:	4613      	mov	r3, r2
 80035cc:	009b      	lsls	r3, r3, #2
 80035ce:	4413      	add	r3, r2
 80035d0:	009b      	lsls	r3, r3, #2
 80035d2:	4a1a      	ldr	r2, [pc, #104]	; (800363c <vTaskSwitchContext+0xd0>)
 80035d4:	4413      	add	r3, r2
 80035d6:	613b      	str	r3, [r7, #16]
 80035d8:	693b      	ldr	r3, [r7, #16]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	685a      	ldr	r2, [r3, #4]
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	605a      	str	r2, [r3, #4]
 80035e2:	693b      	ldr	r3, [r7, #16]
 80035e4:	685a      	ldr	r2, [r3, #4]
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	3308      	adds	r3, #8
 80035ea:	429a      	cmp	r2, r3
 80035ec:	d104      	bne.n	80035f8 <vTaskSwitchContext+0x8c>
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	685a      	ldr	r2, [r3, #4]
 80035f4:	693b      	ldr	r3, [r7, #16]
 80035f6:	605a      	str	r2, [r3, #4]
 80035f8:	693b      	ldr	r3, [r7, #16]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	68db      	ldr	r3, [r3, #12]
 80035fe:	4a10      	ldr	r2, [pc, #64]	; (8003640 <vTaskSwitchContext+0xd4>)
 8003600:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 8003602:	4b0f      	ldr	r3, [pc, #60]	; (8003640 <vTaskSwitchContext+0xd4>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	3334      	adds	r3, #52	; 0x34
 8003608:	2205      	movs	r2, #5
 800360a:	490e      	ldr	r1, [pc, #56]	; (8003644 <vTaskSwitchContext+0xd8>)
 800360c:	4618      	mov	r0, r3
 800360e:	f004 fad1 	bl	8007bb4 <memcmp>
 8003612:	4603      	mov	r3, r0
 8003614:	2b00      	cmp	r3, #0
 8003616:	d005      	beq.n	8003624 <vTaskSwitchContext+0xb8>
 8003618:	4b09      	ldr	r3, [pc, #36]	; (8003640 <vTaskSwitchContext+0xd4>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4618      	mov	r0, r3
 800361e:	f004 f875 	bl	800770c <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8003622:	e001      	b.n	8003628 <vTaskSwitchContext+0xbc>
        traceTASK_SWITCHED_IN();
 8003624:	f004 f814 	bl	8007650 <SEGGER_SYSVIEW_OnIdle>
}
 8003628:	bf00      	nop
 800362a:	3718      	adds	r7, #24
 800362c:	46bd      	mov	sp, r7
 800362e:	bd80      	pop	{r7, pc}
 8003630:	2000023c 	.word	0x2000023c
 8003634:	20000228 	.word	0x20000228
 8003638:	2000021c 	.word	0x2000021c
 800363c:	20000140 	.word	0x20000140
 8003640:	2000013c 	.word	0x2000013c
 8003644:	08008c7c 	.word	0x08008c7c

08003648 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b084      	sub	sp, #16
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
 8003650:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d10a      	bne.n	800366e <vTaskPlaceOnEventList+0x26>
        __asm volatile
 8003658:	f04f 0350 	mov.w	r3, #80	; 0x50
 800365c:	f383 8811 	msr	BASEPRI, r3
 8003660:	f3bf 8f6f 	isb	sy
 8003664:	f3bf 8f4f 	dsb	sy
 8003668:	60fb      	str	r3, [r7, #12]
    }
 800366a:	bf00      	nop
 800366c:	e7fe      	b.n	800366c <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800366e:	4b07      	ldr	r3, [pc, #28]	; (800368c <vTaskPlaceOnEventList+0x44>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	3318      	adds	r3, #24
 8003674:	4619      	mov	r1, r3
 8003676:	6878      	ldr	r0, [r7, #4]
 8003678:	f7fe ff55 	bl	8002526 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800367c:	2101      	movs	r1, #1
 800367e:	6838      	ldr	r0, [r7, #0]
 8003680:	f000 fc6e 	bl	8003f60 <prvAddCurrentTaskToDelayedList>
}
 8003684:	bf00      	nop
 8003686:	3710      	adds	r7, #16
 8003688:	46bd      	mov	sp, r7
 800368a:	bd80      	pop	{r7, pc}
 800368c:	2000013c 	.word	0x2000013c

08003690 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8003690:	b580      	push	{r7, lr}
 8003692:	b086      	sub	sp, #24
 8003694:	af00      	add	r7, sp, #0
 8003696:	60f8      	str	r0, [r7, #12]
 8003698:	60b9      	str	r1, [r7, #8]
 800369a:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d10a      	bne.n	80036b8 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 80036a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036a6:	f383 8811 	msr	BASEPRI, r3
 80036aa:	f3bf 8f6f 	isb	sy
 80036ae:	f3bf 8f4f 	dsb	sy
 80036b2:	613b      	str	r3, [r7, #16]
    }
 80036b4:	bf00      	nop
 80036b6:	e7fe      	b.n	80036b6 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	617b      	str	r3, [r7, #20]
 80036be:	4b17      	ldr	r3, [pc, #92]	; (800371c <vTaskPlaceOnEventListRestricted+0x8c>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	697a      	ldr	r2, [r7, #20]
 80036c4:	61da      	str	r2, [r3, #28]
 80036c6:	4b15      	ldr	r3, [pc, #84]	; (800371c <vTaskPlaceOnEventListRestricted+0x8c>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	697a      	ldr	r2, [r7, #20]
 80036cc:	6892      	ldr	r2, [r2, #8]
 80036ce:	621a      	str	r2, [r3, #32]
 80036d0:	4b12      	ldr	r3, [pc, #72]	; (800371c <vTaskPlaceOnEventListRestricted+0x8c>)
 80036d2:	681a      	ldr	r2, [r3, #0]
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	689b      	ldr	r3, [r3, #8]
 80036d8:	3218      	adds	r2, #24
 80036da:	605a      	str	r2, [r3, #4]
 80036dc:	4b0f      	ldr	r3, [pc, #60]	; (800371c <vTaskPlaceOnEventListRestricted+0x8c>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f103 0218 	add.w	r2, r3, #24
 80036e4:	697b      	ldr	r3, [r7, #20]
 80036e6:	609a      	str	r2, [r3, #8]
 80036e8:	4b0c      	ldr	r3, [pc, #48]	; (800371c <vTaskPlaceOnEventListRestricted+0x8c>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	68fa      	ldr	r2, [r7, #12]
 80036ee:	629a      	str	r2, [r3, #40]	; 0x28
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	1c5a      	adds	r2, r3, #1
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d002      	beq.n	8003706 <vTaskPlaceOnEventListRestricted+0x76>
        {
            xTicksToWait = portMAX_DELAY;
 8003700:	f04f 33ff 	mov.w	r3, #4294967295
 8003704:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 8003706:	2024      	movs	r0, #36	; 0x24
 8003708:	f003 f9f4 	bl	8006af4 <SEGGER_SYSVIEW_RecordVoid>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800370c:	6879      	ldr	r1, [r7, #4]
 800370e:	68b8      	ldr	r0, [r7, #8]
 8003710:	f000 fc26 	bl	8003f60 <prvAddCurrentTaskToDelayedList>
    }
 8003714:	bf00      	nop
 8003716:	3718      	adds	r7, #24
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}
 800371c:	2000013c 	.word	0x2000013c

08003720 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b08a      	sub	sp, #40	; 0x28
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	68db      	ldr	r3, [r3, #12]
 800372c:	68db      	ldr	r3, [r3, #12]
 800372e:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8003730:	6a3b      	ldr	r3, [r7, #32]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d10a      	bne.n	800374c <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 8003736:	f04f 0350 	mov.w	r3, #80	; 0x50
 800373a:	f383 8811 	msr	BASEPRI, r3
 800373e:	f3bf 8f6f 	isb	sy
 8003742:	f3bf 8f4f 	dsb	sy
 8003746:	60fb      	str	r3, [r7, #12]
    }
 8003748:	bf00      	nop
 800374a:	e7fe      	b.n	800374a <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 800374c:	6a3b      	ldr	r3, [r7, #32]
 800374e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003750:	61fb      	str	r3, [r7, #28]
 8003752:	6a3b      	ldr	r3, [r7, #32]
 8003754:	69db      	ldr	r3, [r3, #28]
 8003756:	6a3a      	ldr	r2, [r7, #32]
 8003758:	6a12      	ldr	r2, [r2, #32]
 800375a:	609a      	str	r2, [r3, #8]
 800375c:	6a3b      	ldr	r3, [r7, #32]
 800375e:	6a1b      	ldr	r3, [r3, #32]
 8003760:	6a3a      	ldr	r2, [r7, #32]
 8003762:	69d2      	ldr	r2, [r2, #28]
 8003764:	605a      	str	r2, [r3, #4]
 8003766:	69fb      	ldr	r3, [r7, #28]
 8003768:	685a      	ldr	r2, [r3, #4]
 800376a:	6a3b      	ldr	r3, [r7, #32]
 800376c:	3318      	adds	r3, #24
 800376e:	429a      	cmp	r2, r3
 8003770:	d103      	bne.n	800377a <xTaskRemoveFromEventList+0x5a>
 8003772:	6a3b      	ldr	r3, [r7, #32]
 8003774:	6a1a      	ldr	r2, [r3, #32]
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	605a      	str	r2, [r3, #4]
 800377a:	6a3b      	ldr	r3, [r7, #32]
 800377c:	2200      	movs	r2, #0
 800377e:	629a      	str	r2, [r3, #40]	; 0x28
 8003780:	69fb      	ldr	r3, [r7, #28]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	1e5a      	subs	r2, r3, #1
 8003786:	69fb      	ldr	r3, [r7, #28]
 8003788:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800378a:	4b4b      	ldr	r3, [pc, #300]	; (80038b8 <xTaskRemoveFromEventList+0x198>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d162      	bne.n	8003858 <xTaskRemoveFromEventList+0x138>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8003792:	6a3b      	ldr	r3, [r7, #32]
 8003794:	695b      	ldr	r3, [r3, #20]
 8003796:	617b      	str	r3, [r7, #20]
 8003798:	6a3b      	ldr	r3, [r7, #32]
 800379a:	689b      	ldr	r3, [r3, #8]
 800379c:	6a3a      	ldr	r2, [r7, #32]
 800379e:	68d2      	ldr	r2, [r2, #12]
 80037a0:	609a      	str	r2, [r3, #8]
 80037a2:	6a3b      	ldr	r3, [r7, #32]
 80037a4:	68db      	ldr	r3, [r3, #12]
 80037a6:	6a3a      	ldr	r2, [r7, #32]
 80037a8:	6892      	ldr	r2, [r2, #8]
 80037aa:	605a      	str	r2, [r3, #4]
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	685a      	ldr	r2, [r3, #4]
 80037b0:	6a3b      	ldr	r3, [r7, #32]
 80037b2:	3304      	adds	r3, #4
 80037b4:	429a      	cmp	r2, r3
 80037b6:	d103      	bne.n	80037c0 <xTaskRemoveFromEventList+0xa0>
 80037b8:	6a3b      	ldr	r3, [r7, #32]
 80037ba:	68da      	ldr	r2, [r3, #12]
 80037bc:	697b      	ldr	r3, [r7, #20]
 80037be:	605a      	str	r2, [r3, #4]
 80037c0:	6a3b      	ldr	r3, [r7, #32]
 80037c2:	2200      	movs	r2, #0
 80037c4:	615a      	str	r2, [r3, #20]
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	1e5a      	subs	r2, r3, #1
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 80037d0:	6a3b      	ldr	r3, [r7, #32]
 80037d2:	4618      	mov	r0, r3
 80037d4:	f003 ffdc 	bl	8007790 <SEGGER_SYSVIEW_OnTaskStartReady>
 80037d8:	6a3b      	ldr	r3, [r7, #32]
 80037da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037dc:	2201      	movs	r2, #1
 80037de:	409a      	lsls	r2, r3
 80037e0:	4b36      	ldr	r3, [pc, #216]	; (80038bc <xTaskRemoveFromEventList+0x19c>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4313      	orrs	r3, r2
 80037e6:	4a35      	ldr	r2, [pc, #212]	; (80038bc <xTaskRemoveFromEventList+0x19c>)
 80037e8:	6013      	str	r3, [r2, #0]
 80037ea:	6a3b      	ldr	r3, [r7, #32]
 80037ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037ee:	4934      	ldr	r1, [pc, #208]	; (80038c0 <xTaskRemoveFromEventList+0x1a0>)
 80037f0:	4613      	mov	r3, r2
 80037f2:	009b      	lsls	r3, r3, #2
 80037f4:	4413      	add	r3, r2
 80037f6:	009b      	lsls	r3, r3, #2
 80037f8:	440b      	add	r3, r1
 80037fa:	3304      	adds	r3, #4
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	613b      	str	r3, [r7, #16]
 8003800:	6a3b      	ldr	r3, [r7, #32]
 8003802:	693a      	ldr	r2, [r7, #16]
 8003804:	609a      	str	r2, [r3, #8]
 8003806:	693b      	ldr	r3, [r7, #16]
 8003808:	689a      	ldr	r2, [r3, #8]
 800380a:	6a3b      	ldr	r3, [r7, #32]
 800380c:	60da      	str	r2, [r3, #12]
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	6a3a      	ldr	r2, [r7, #32]
 8003814:	3204      	adds	r2, #4
 8003816:	605a      	str	r2, [r3, #4]
 8003818:	6a3b      	ldr	r3, [r7, #32]
 800381a:	1d1a      	adds	r2, r3, #4
 800381c:	693b      	ldr	r3, [r7, #16]
 800381e:	609a      	str	r2, [r3, #8]
 8003820:	6a3b      	ldr	r3, [r7, #32]
 8003822:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003824:	4613      	mov	r3, r2
 8003826:	009b      	lsls	r3, r3, #2
 8003828:	4413      	add	r3, r2
 800382a:	009b      	lsls	r3, r3, #2
 800382c:	4a24      	ldr	r2, [pc, #144]	; (80038c0 <xTaskRemoveFromEventList+0x1a0>)
 800382e:	441a      	add	r2, r3
 8003830:	6a3b      	ldr	r3, [r7, #32]
 8003832:	615a      	str	r2, [r3, #20]
 8003834:	6a3b      	ldr	r3, [r7, #32]
 8003836:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003838:	4921      	ldr	r1, [pc, #132]	; (80038c0 <xTaskRemoveFromEventList+0x1a0>)
 800383a:	4613      	mov	r3, r2
 800383c:	009b      	lsls	r3, r3, #2
 800383e:	4413      	add	r3, r2
 8003840:	009b      	lsls	r3, r3, #2
 8003842:	440b      	add	r3, r1
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	1c59      	adds	r1, r3, #1
 8003848:	481d      	ldr	r0, [pc, #116]	; (80038c0 <xTaskRemoveFromEventList+0x1a0>)
 800384a:	4613      	mov	r3, r2
 800384c:	009b      	lsls	r3, r3, #2
 800384e:	4413      	add	r3, r2
 8003850:	009b      	lsls	r3, r3, #2
 8003852:	4403      	add	r3, r0
 8003854:	6019      	str	r1, [r3, #0]
 8003856:	e01b      	b.n	8003890 <xTaskRemoveFromEventList+0x170>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003858:	4b1a      	ldr	r3, [pc, #104]	; (80038c4 <xTaskRemoveFromEventList+0x1a4>)
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	61bb      	str	r3, [r7, #24]
 800385e:	6a3b      	ldr	r3, [r7, #32]
 8003860:	69ba      	ldr	r2, [r7, #24]
 8003862:	61da      	str	r2, [r3, #28]
 8003864:	69bb      	ldr	r3, [r7, #24]
 8003866:	689a      	ldr	r2, [r3, #8]
 8003868:	6a3b      	ldr	r3, [r7, #32]
 800386a:	621a      	str	r2, [r3, #32]
 800386c:	69bb      	ldr	r3, [r7, #24]
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	6a3a      	ldr	r2, [r7, #32]
 8003872:	3218      	adds	r2, #24
 8003874:	605a      	str	r2, [r3, #4]
 8003876:	6a3b      	ldr	r3, [r7, #32]
 8003878:	f103 0218 	add.w	r2, r3, #24
 800387c:	69bb      	ldr	r3, [r7, #24]
 800387e:	609a      	str	r2, [r3, #8]
 8003880:	6a3b      	ldr	r3, [r7, #32]
 8003882:	4a10      	ldr	r2, [pc, #64]	; (80038c4 <xTaskRemoveFromEventList+0x1a4>)
 8003884:	629a      	str	r2, [r3, #40]	; 0x28
 8003886:	4b0f      	ldr	r3, [pc, #60]	; (80038c4 <xTaskRemoveFromEventList+0x1a4>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	3301      	adds	r3, #1
 800388c:	4a0d      	ldr	r2, [pc, #52]	; (80038c4 <xTaskRemoveFromEventList+0x1a4>)
 800388e:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003890:	6a3b      	ldr	r3, [r7, #32]
 8003892:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003894:	4b0c      	ldr	r3, [pc, #48]	; (80038c8 <xTaskRemoveFromEventList+0x1a8>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800389a:	429a      	cmp	r2, r3
 800389c:	d905      	bls.n	80038aa <xTaskRemoveFromEventList+0x18a>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 800389e:	2301      	movs	r3, #1
 80038a0:	627b      	str	r3, [r7, #36]	; 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 80038a2:	4b0a      	ldr	r3, [pc, #40]	; (80038cc <xTaskRemoveFromEventList+0x1ac>)
 80038a4:	2201      	movs	r2, #1
 80038a6:	601a      	str	r2, [r3, #0]
 80038a8:	e001      	b.n	80038ae <xTaskRemoveFromEventList+0x18e>
    }
    else
    {
        xReturn = pdFALSE;
 80038aa:	2300      	movs	r3, #0
 80038ac:	627b      	str	r3, [r7, #36]	; 0x24
    }

    return xReturn;
 80038ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	3728      	adds	r7, #40	; 0x28
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}
 80038b8:	2000023c 	.word	0x2000023c
 80038bc:	2000021c 	.word	0x2000021c
 80038c0:	20000140 	.word	0x20000140
 80038c4:	200001d4 	.word	0x200001d4
 80038c8:	2000013c 	.word	0x2000013c
 80038cc:	20000228 	.word	0x20000228

080038d0 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80038d0:	b480      	push	{r7}
 80038d2:	b083      	sub	sp, #12
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80038d8:	4b06      	ldr	r3, [pc, #24]	; (80038f4 <vTaskInternalSetTimeOutState+0x24>)
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80038e0:	4b05      	ldr	r3, [pc, #20]	; (80038f8 <vTaskInternalSetTimeOutState+0x28>)
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	605a      	str	r2, [r3, #4]
}
 80038e8:	bf00      	nop
 80038ea:	370c      	adds	r7, #12
 80038ec:	46bd      	mov	sp, r7
 80038ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f2:	4770      	bx	lr
 80038f4:	2000022c 	.word	0x2000022c
 80038f8:	20000218 	.word	0x20000218

080038fc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b088      	sub	sp, #32
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
 8003904:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d10a      	bne.n	8003922 <xTaskCheckForTimeOut+0x26>
        __asm volatile
 800390c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003910:	f383 8811 	msr	BASEPRI, r3
 8003914:	f3bf 8f6f 	isb	sy
 8003918:	f3bf 8f4f 	dsb	sy
 800391c:	613b      	str	r3, [r7, #16]
    }
 800391e:	bf00      	nop
 8003920:	e7fe      	b.n	8003920 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d10a      	bne.n	800393e <xTaskCheckForTimeOut+0x42>
        __asm volatile
 8003928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800392c:	f383 8811 	msr	BASEPRI, r3
 8003930:	f3bf 8f6f 	isb	sy
 8003934:	f3bf 8f4f 	dsb	sy
 8003938:	60fb      	str	r3, [r7, #12]
    }
 800393a:	bf00      	nop
 800393c:	e7fe      	b.n	800393c <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 800393e:	f000 ffc1 	bl	80048c4 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8003942:	4b1f      	ldr	r3, [pc, #124]	; (80039c0 <xTaskCheckForTimeOut+0xc4>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	69ba      	ldr	r2, [r7, #24]
 800394e:	1ad3      	subs	r3, r2, r3
 8003950:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f1b3 3fff 	cmp.w	r3, #4294967295
 800395a:	d102      	bne.n	8003962 <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 800395c:	2300      	movs	r3, #0
 800395e:	61fb      	str	r3, [r7, #28]
 8003960:	e026      	b.n	80039b0 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681a      	ldr	r2, [r3, #0]
 8003966:	4b17      	ldr	r3, [pc, #92]	; (80039c4 <xTaskCheckForTimeOut+0xc8>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	429a      	cmp	r2, r3
 800396c:	d00a      	beq.n	8003984 <xTaskCheckForTimeOut+0x88>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	69ba      	ldr	r2, [r7, #24]
 8003974:	429a      	cmp	r2, r3
 8003976:	d305      	bcc.n	8003984 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8003978:	2301      	movs	r3, #1
 800397a:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	2200      	movs	r2, #0
 8003980:	601a      	str	r2, [r3, #0]
 8003982:	e015      	b.n	80039b0 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	697a      	ldr	r2, [r7, #20]
 800398a:	429a      	cmp	r2, r3
 800398c:	d20b      	bcs.n	80039a6 <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	697b      	ldr	r3, [r7, #20]
 8003994:	1ad2      	subs	r2, r2, r3
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800399a:	6878      	ldr	r0, [r7, #4]
 800399c:	f7ff ff98 	bl	80038d0 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 80039a0:	2300      	movs	r3, #0
 80039a2:	61fb      	str	r3, [r7, #28]
 80039a4:	e004      	b.n	80039b0 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	2200      	movs	r2, #0
 80039aa:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 80039ac:	2301      	movs	r3, #1
 80039ae:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 80039b0:	f000 ffb8 	bl	8004924 <vPortExitCritical>

    return xReturn;
 80039b4:	69fb      	ldr	r3, [r7, #28]
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3720      	adds	r7, #32
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	bf00      	nop
 80039c0:	20000218 	.word	0x20000218
 80039c4:	2000022c 	.word	0x2000022c

080039c8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80039c8:	b480      	push	{r7}
 80039ca:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 80039cc:	4b03      	ldr	r3, [pc, #12]	; (80039dc <vTaskMissedYield+0x14>)
 80039ce:	2201      	movs	r2, #1
 80039d0:	601a      	str	r2, [r3, #0]
}
 80039d2:	bf00      	nop
 80039d4:	46bd      	mov	sp, r7
 80039d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039da:	4770      	bx	lr
 80039dc:	20000228 	.word	0x20000228

080039e0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b082      	sub	sp, #8
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80039e8:	f000 f84c 	bl	8003a84 <prvCheckTasksWaitingTermination>
        {
            /* If we are not using preemption we keep forcing a task switch to
             * see if any other task has become available.  If we are using
             * preemption we don't need to do this as any task becoming available
             * will automatically get the processor anyway. */
            taskYIELD();
 80039ec:	4b04      	ldr	r3, [pc, #16]	; (8003a00 <prvIdleTask+0x20>)
 80039ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80039f2:	601a      	str	r2, [r3, #0]
 80039f4:	f3bf 8f4f 	dsb	sy
 80039f8:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80039fc:	e7f4      	b.n	80039e8 <prvIdleTask+0x8>
 80039fe:	bf00      	nop
 8003a00:	e000ed04 	.word	0xe000ed04

08003a04 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b082      	sub	sp, #8
 8003a08:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	607b      	str	r3, [r7, #4]
 8003a0e:	e00c      	b.n	8003a2a <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003a10:	687a      	ldr	r2, [r7, #4]
 8003a12:	4613      	mov	r3, r2
 8003a14:	009b      	lsls	r3, r3, #2
 8003a16:	4413      	add	r3, r2
 8003a18:	009b      	lsls	r3, r3, #2
 8003a1a:	4a12      	ldr	r2, [pc, #72]	; (8003a64 <prvInitialiseTaskLists+0x60>)
 8003a1c:	4413      	add	r3, r2
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f7fe fd30 	bl	8002484 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	3301      	adds	r3, #1
 8003a28:	607b      	str	r3, [r7, #4]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2b04      	cmp	r3, #4
 8003a2e:	d9ef      	bls.n	8003a10 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8003a30:	480d      	ldr	r0, [pc, #52]	; (8003a68 <prvInitialiseTaskLists+0x64>)
 8003a32:	f7fe fd27 	bl	8002484 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8003a36:	480d      	ldr	r0, [pc, #52]	; (8003a6c <prvInitialiseTaskLists+0x68>)
 8003a38:	f7fe fd24 	bl	8002484 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8003a3c:	480c      	ldr	r0, [pc, #48]	; (8003a70 <prvInitialiseTaskLists+0x6c>)
 8003a3e:	f7fe fd21 	bl	8002484 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8003a42:	480c      	ldr	r0, [pc, #48]	; (8003a74 <prvInitialiseTaskLists+0x70>)
 8003a44:	f7fe fd1e 	bl	8002484 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8003a48:	480b      	ldr	r0, [pc, #44]	; (8003a78 <prvInitialiseTaskLists+0x74>)
 8003a4a:	f7fe fd1b 	bl	8002484 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8003a4e:	4b0b      	ldr	r3, [pc, #44]	; (8003a7c <prvInitialiseTaskLists+0x78>)
 8003a50:	4a05      	ldr	r2, [pc, #20]	; (8003a68 <prvInitialiseTaskLists+0x64>)
 8003a52:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003a54:	4b0a      	ldr	r3, [pc, #40]	; (8003a80 <prvInitialiseTaskLists+0x7c>)
 8003a56:	4a05      	ldr	r2, [pc, #20]	; (8003a6c <prvInitialiseTaskLists+0x68>)
 8003a58:	601a      	str	r2, [r3, #0]
}
 8003a5a:	bf00      	nop
 8003a5c:	3708      	adds	r7, #8
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}
 8003a62:	bf00      	nop
 8003a64:	20000140 	.word	0x20000140
 8003a68:	200001a4 	.word	0x200001a4
 8003a6c:	200001b8 	.word	0x200001b8
 8003a70:	200001d4 	.word	0x200001d4
 8003a74:	200001e8 	.word	0x200001e8
 8003a78:	20000200 	.word	0x20000200
 8003a7c:	200001cc 	.word	0x200001cc
 8003a80:	200001d0 	.word	0x200001d0

08003a84 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b082      	sub	sp, #8
 8003a88:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003a8a:	e019      	b.n	8003ac0 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 8003a8c:	f000 ff1a 	bl	80048c4 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a90:	4b10      	ldr	r3, [pc, #64]	; (8003ad4 <prvCheckTasksWaitingTermination+0x50>)
 8003a92:	68db      	ldr	r3, [r3, #12]
 8003a94:	68db      	ldr	r3, [r3, #12]
 8003a96:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	3304      	adds	r3, #4
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	f7fe fd7b 	bl	8002598 <uxListRemove>
                --uxCurrentNumberOfTasks;
 8003aa2:	4b0d      	ldr	r3, [pc, #52]	; (8003ad8 <prvCheckTasksWaitingTermination+0x54>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	3b01      	subs	r3, #1
 8003aa8:	4a0b      	ldr	r2, [pc, #44]	; (8003ad8 <prvCheckTasksWaitingTermination+0x54>)
 8003aaa:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 8003aac:	4b0b      	ldr	r3, [pc, #44]	; (8003adc <prvCheckTasksWaitingTermination+0x58>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	3b01      	subs	r3, #1
 8003ab2:	4a0a      	ldr	r2, [pc, #40]	; (8003adc <prvCheckTasksWaitingTermination+0x58>)
 8003ab4:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8003ab6:	f000 ff35 	bl	8004924 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 8003aba:	6878      	ldr	r0, [r7, #4]
 8003abc:	f000 f810 	bl	8003ae0 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003ac0:	4b06      	ldr	r3, [pc, #24]	; (8003adc <prvCheckTasksWaitingTermination+0x58>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d1e1      	bne.n	8003a8c <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8003ac8:	bf00      	nop
 8003aca:	bf00      	nop
 8003acc:	3708      	adds	r7, #8
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	bf00      	nop
 8003ad4:	200001e8 	.word	0x200001e8
 8003ad8:	20000214 	.word	0x20000214
 8003adc:	200001fc 	.word	0x200001fc

08003ae0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b082      	sub	sp, #8
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aec:	4618      	mov	r0, r3
 8003aee:	f001 f8cf 	bl	8004c90 <vPortFree>
            vPortFree( pxTCB );
 8003af2:	6878      	ldr	r0, [r7, #4]
 8003af4:	f001 f8cc 	bl	8004c90 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8003af8:	bf00      	nop
 8003afa:	3708      	adds	r7, #8
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}

08003b00 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003b00:	b480      	push	{r7}
 8003b02:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003b04:	4b0a      	ldr	r3, [pc, #40]	; (8003b30 <prvResetNextTaskUnblockTime+0x30>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d104      	bne.n	8003b18 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8003b0e:	4b09      	ldr	r3, [pc, #36]	; (8003b34 <prvResetNextTaskUnblockTime+0x34>)
 8003b10:	f04f 32ff 	mov.w	r2, #4294967295
 8003b14:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8003b16:	e005      	b.n	8003b24 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003b18:	4b05      	ldr	r3, [pc, #20]	; (8003b30 <prvResetNextTaskUnblockTime+0x30>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	68db      	ldr	r3, [r3, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a04      	ldr	r2, [pc, #16]	; (8003b34 <prvResetNextTaskUnblockTime+0x34>)
 8003b22:	6013      	str	r3, [r2, #0]
}
 8003b24:	bf00      	nop
 8003b26:	46bd      	mov	sp, r7
 8003b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2c:	4770      	bx	lr
 8003b2e:	bf00      	nop
 8003b30:	200001cc 	.word	0x200001cc
 8003b34:	20000234 	.word	0x20000234

08003b38 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8003b38:	b480      	push	{r7}
 8003b3a:	b083      	sub	sp, #12
 8003b3c:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8003b3e:	4b0b      	ldr	r3, [pc, #44]	; (8003b6c <xTaskGetSchedulerState+0x34>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d102      	bne.n	8003b4c <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8003b46:	2301      	movs	r3, #1
 8003b48:	607b      	str	r3, [r7, #4]
 8003b4a:	e008      	b.n	8003b5e <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003b4c:	4b08      	ldr	r3, [pc, #32]	; (8003b70 <xTaskGetSchedulerState+0x38>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d102      	bne.n	8003b5a <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8003b54:	2302      	movs	r3, #2
 8003b56:	607b      	str	r3, [r7, #4]
 8003b58:	e001      	b.n	8003b5e <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8003b5e:	687b      	ldr	r3, [r7, #4]
    }
 8003b60:	4618      	mov	r0, r3
 8003b62:	370c      	adds	r7, #12
 8003b64:	46bd      	mov	sp, r7
 8003b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6a:	4770      	bx	lr
 8003b6c:	20000220 	.word	0x20000220
 8003b70:	2000023c 	.word	0x2000023c

08003b74 <xTaskGenericNotifyWait>:
    BaseType_t xTaskGenericNotifyWait( UBaseType_t uxIndexToWait,
                                       uint32_t ulBitsToClearOnEntry,
                                       uint32_t ulBitsToClearOnExit,
                                       uint32_t * pulNotificationValue,
                                       TickType_t xTicksToWait )
    {
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b088      	sub	sp, #32
 8003b78:	af02      	add	r7, sp, #8
 8003b7a:	60f8      	str	r0, [r7, #12]
 8003b7c:	60b9      	str	r1, [r7, #8]
 8003b7e:	607a      	str	r2, [r7, #4]
 8003b80:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn;

        configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d00a      	beq.n	8003b9e <xTaskGenericNotifyWait+0x2a>
        __asm volatile
 8003b88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b8c:	f383 8811 	msr	BASEPRI, r3
 8003b90:	f3bf 8f6f 	isb	sy
 8003b94:	f3bf 8f4f 	dsb	sy
 8003b98:	613b      	str	r3, [r7, #16]
    }
 8003b9a:	bf00      	nop
 8003b9c:	e7fe      	b.n	8003b9c <xTaskGenericNotifyWait+0x28>

        taskENTER_CRITICAL();
 8003b9e:	f000 fe91 	bl	80048c4 <vPortEnterCritical>
        {
            /* Only block if a notification is not already pending. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8003ba2:	4b36      	ldr	r3, [pc, #216]	; (8003c7c <xTaskGenericNotifyWait+0x108>)
 8003ba4:	681a      	ldr	r2, [r3, #0]
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	4413      	add	r3, r2
 8003baa:	3354      	adds	r3, #84	; 0x54
 8003bac:	781b      	ldrb	r3, [r3, #0]
 8003bae:	b2db      	uxtb	r3, r3
 8003bb0:	2b02      	cmp	r3, #2
 8003bb2:	d022      	beq.n	8003bfa <xTaskGenericNotifyWait+0x86>
            {
                /* Clear bits in the task's notification value as bits may get
                 * set  by the notifying task or interrupt.  This can be used to
                 * clear the value to zero. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnEntry;
 8003bb4:	4b31      	ldr	r3, [pc, #196]	; (8003c7c <xTaskGenericNotifyWait+0x108>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	68fa      	ldr	r2, [r7, #12]
 8003bba:	3214      	adds	r2, #20
 8003bbc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003bc0:	68ba      	ldr	r2, [r7, #8]
 8003bc2:	43d2      	mvns	r2, r2
 8003bc4:	4011      	ands	r1, r2
 8003bc6:	68fa      	ldr	r2, [r7, #12]
 8003bc8:	3214      	adds	r2, #20
 8003bca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

                /* Mark this task as waiting for a notification. */
                pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskWAITING_NOTIFICATION;
 8003bce:	4b2b      	ldr	r3, [pc, #172]	; (8003c7c <xTaskGenericNotifyWait+0x108>)
 8003bd0:	681a      	ldr	r2, [r3, #0]
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	4413      	add	r3, r2
 8003bd6:	3354      	adds	r3, #84	; 0x54
 8003bd8:	2201      	movs	r2, #1
 8003bda:	701a      	strb	r2, [r3, #0]

                if( xTicksToWait > ( TickType_t ) 0 )
 8003bdc:	6a3b      	ldr	r3, [r7, #32]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d00b      	beq.n	8003bfa <xTaskGenericNotifyWait+0x86>
                {
                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003be2:	2101      	movs	r1, #1
 8003be4:	6a38      	ldr	r0, [r7, #32]
 8003be6:	f000 f9bb 	bl	8003f60 <prvAddCurrentTaskToDelayedList>

                    /* All ports are written to allow a yield in a critical
                     * section (some will yield immediately, others wait until the
                     * critical section exits) - but it is not something that
                     * application code should ever do. */
                    portYIELD_WITHIN_API();
 8003bea:	4b25      	ldr	r3, [pc, #148]	; (8003c80 <xTaskGenericNotifyWait+0x10c>)
 8003bec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003bf0:	601a      	str	r2, [r3, #0]
 8003bf2:	f3bf 8f4f 	dsb	sy
 8003bf6:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8003bfa:	f000 fe93 	bl	8004924 <vPortExitCritical>

        taskENTER_CRITICAL();
 8003bfe:	f000 fe61 	bl	80048c4 <vPortEnterCritical>
        {
            traceTASK_NOTIFY_WAIT(  );
 8003c02:	683a      	ldr	r2, [r7, #0]
 8003c04:	6a3b      	ldr	r3, [r7, #32]
 8003c06:	9300      	str	r3, [sp, #0]
 8003c08:	4613      	mov	r3, r2
 8003c0a:	687a      	ldr	r2, [r7, #4]
 8003c0c:	68b9      	ldr	r1, [r7, #8]
 8003c0e:	2040      	movs	r0, #64	; 0x40
 8003c10:	f003 f89a 	bl	8006d48 <SEGGER_SYSVIEW_RecordU32x4>

            if( pulNotificationValue != NULL )
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d007      	beq.n	8003c2a <xTaskGenericNotifyWait+0xb6>
            {
                /* Output the current notification value, which may or may not
                 * have changed. */
                *pulNotificationValue = pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ];
 8003c1a:	4b18      	ldr	r3, [pc, #96]	; (8003c7c <xTaskGenericNotifyWait+0x108>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	68fa      	ldr	r2, [r7, #12]
 8003c20:	3214      	adds	r2, #20
 8003c22:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	601a      	str	r2, [r3, #0]

            /* If ucNotifyValue is set then either the task never entered the
             * blocked state (because a notification was already pending) or the
             * task unblocked because of a notification.  Otherwise the task
             * unblocked because of a timeout. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8003c2a:	4b14      	ldr	r3, [pc, #80]	; (8003c7c <xTaskGenericNotifyWait+0x108>)
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	4413      	add	r3, r2
 8003c32:	3354      	adds	r3, #84	; 0x54
 8003c34:	781b      	ldrb	r3, [r3, #0]
 8003c36:	b2db      	uxtb	r3, r3
 8003c38:	2b02      	cmp	r3, #2
 8003c3a:	d002      	beq.n	8003c42 <xTaskGenericNotifyWait+0xce>
            {
                /* A notification was not received. */
                xReturn = pdFALSE;
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	617b      	str	r3, [r7, #20]
 8003c40:	e00e      	b.n	8003c60 <xTaskGenericNotifyWait+0xec>
            }
            else
            {
                /* A notification was already pending or a notification was
                 * received while the task was waiting. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnExit;
 8003c42:	4b0e      	ldr	r3, [pc, #56]	; (8003c7c <xTaskGenericNotifyWait+0x108>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	68fa      	ldr	r2, [r7, #12]
 8003c48:	3214      	adds	r2, #20
 8003c4a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003c4e:	687a      	ldr	r2, [r7, #4]
 8003c50:	43d2      	mvns	r2, r2
 8003c52:	4011      	ands	r1, r2
 8003c54:	68fa      	ldr	r2, [r7, #12]
 8003c56:	3214      	adds	r2, #20
 8003c58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                xReturn = pdTRUE;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	617b      	str	r3, [r7, #20]
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
 8003c60:	4b06      	ldr	r3, [pc, #24]	; (8003c7c <xTaskGenericNotifyWait+0x108>)
 8003c62:	681a      	ldr	r2, [r3, #0]
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	4413      	add	r3, r2
 8003c68:	3354      	adds	r3, #84	; 0x54
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 8003c6e:	f000 fe59 	bl	8004924 <vPortExitCritical>

        return xReturn;
 8003c72:	697b      	ldr	r3, [r7, #20]
    }
 8003c74:	4618      	mov	r0, r3
 8003c76:	3718      	adds	r7, #24
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}
 8003c7c:	2000013c 	.word	0x2000013c
 8003c80:	e000ed04 	.word	0xe000ed04

08003c84 <xTaskGenericNotifyFromISR>:
                                          UBaseType_t uxIndexToNotify,
                                          uint32_t ulValue,
                                          eNotifyAction eAction,
                                          uint32_t * pulPreviousNotificationValue,
                                          BaseType_t * pxHigherPriorityTaskWoken )
    {
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b094      	sub	sp, #80	; 0x50
 8003c88:	af02      	add	r7, sp, #8
 8003c8a:	60f8      	str	r0, [r7, #12]
 8003c8c:	60b9      	str	r1, [r7, #8]
 8003c8e:	607a      	str	r2, [r7, #4]
 8003c90:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        uint8_t ucOriginalNotifyState;
        BaseType_t xReturn = pdPASS;
 8003c92:	2301      	movs	r3, #1
 8003c94:	647b      	str	r3, [r7, #68]	; 0x44
        UBaseType_t uxSavedInterruptStatus;

        configASSERT( xTaskToNotify );
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d10a      	bne.n	8003cb2 <xTaskGenericNotifyFromISR+0x2e>
        __asm volatile
 8003c9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ca0:	f383 8811 	msr	BASEPRI, r3
 8003ca4:	f3bf 8f6f 	isb	sy
 8003ca8:	f3bf 8f4f 	dsb	sy
 8003cac:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8003cae:	bf00      	nop
 8003cb0:	e7fe      	b.n	8003cb0 <xTaskGenericNotifyFromISR+0x2c>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d00a      	beq.n	8003cce <xTaskGenericNotifyFromISR+0x4a>
        __asm volatile
 8003cb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cbc:	f383 8811 	msr	BASEPRI, r3
 8003cc0:	f3bf 8f6f 	isb	sy
 8003cc4:	f3bf 8f4f 	dsb	sy
 8003cc8:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8003cca:	bf00      	nop
 8003ccc:	e7fe      	b.n	8003ccc <xTaskGenericNotifyFromISR+0x48>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003cce:	f000 fee5 	bl	8004a9c <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	643b      	str	r3, [r7, #64]	; 0x40

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8003cd6:	f3ef 8211 	mrs	r2, BASEPRI
 8003cda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cde:	f383 8811 	msr	BASEPRI, r3
 8003ce2:	f3bf 8f6f 	isb	sy
 8003ce6:	f3bf 8f4f 	dsb	sy
 8003cea:	623a      	str	r2, [r7, #32]
 8003cec:	61fb      	str	r3, [r7, #28]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 8003cee:	6a3b      	ldr	r3, [r7, #32]

        uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003cf0:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
            if( pulPreviousNotificationValue != NULL )
 8003cf2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d006      	beq.n	8003d06 <xTaskGenericNotifyFromISR+0x82>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 8003cf8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003cfa:	68ba      	ldr	r2, [r7, #8]
 8003cfc:	3214      	adds	r2, #20
 8003cfe:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003d02:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d04:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 8003d06:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003d08:	68bb      	ldr	r3, [r7, #8]
 8003d0a:	4413      	add	r3, r2
 8003d0c:	3354      	adds	r3, #84	; 0x54
 8003d0e:	781b      	ldrb	r3, [r3, #0]
 8003d10:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 8003d14:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003d16:	68bb      	ldr	r3, [r7, #8]
 8003d18:	4413      	add	r3, r2
 8003d1a:	3354      	adds	r3, #84	; 0x54
 8003d1c:	2202      	movs	r2, #2
 8003d1e:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 8003d20:	78fb      	ldrb	r3, [r7, #3]
 8003d22:	2b04      	cmp	r3, #4
 8003d24:	d83b      	bhi.n	8003d9e <xTaskGenericNotifyFromISR+0x11a>
 8003d26:	a201      	add	r2, pc, #4	; (adr r2, 8003d2c <xTaskGenericNotifyFromISR+0xa8>)
 8003d28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d2c:	08003dbd 	.word	0x08003dbd
 8003d30:	08003d41 	.word	0x08003d41
 8003d34:	08003d5d 	.word	0x08003d5d
 8003d38:	08003d75 	.word	0x08003d75
 8003d3c:	08003d83 	.word	0x08003d83
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 8003d40:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d42:	68ba      	ldr	r2, [r7, #8]
 8003d44:	3214      	adds	r2, #20
 8003d46:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	ea42 0103 	orr.w	r1, r2, r3
 8003d50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d52:	68ba      	ldr	r2, [r7, #8]
 8003d54:	3214      	adds	r2, #20
 8003d56:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8003d5a:	e032      	b.n	8003dc2 <xTaskGenericNotifyFromISR+0x13e>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8003d5c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d5e:	68ba      	ldr	r2, [r7, #8]
 8003d60:	3214      	adds	r2, #20
 8003d62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d66:	1c59      	adds	r1, r3, #1
 8003d68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d6a:	68ba      	ldr	r2, [r7, #8]
 8003d6c:	3214      	adds	r2, #20
 8003d6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8003d72:	e026      	b.n	8003dc2 <xTaskGenericNotifyFromISR+0x13e>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8003d74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d76:	68ba      	ldr	r2, [r7, #8]
 8003d78:	3214      	adds	r2, #20
 8003d7a:	6879      	ldr	r1, [r7, #4]
 8003d7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8003d80:	e01f      	b.n	8003dc2 <xTaskGenericNotifyFromISR+0x13e>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8003d82:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8003d86:	2b02      	cmp	r3, #2
 8003d88:	d006      	beq.n	8003d98 <xTaskGenericNotifyFromISR+0x114>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8003d8a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d8c:	68ba      	ldr	r2, [r7, #8]
 8003d8e:	3214      	adds	r2, #20
 8003d90:	6879      	ldr	r1, [r7, #4]
 8003d92:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 8003d96:	e014      	b.n	8003dc2 <xTaskGenericNotifyFromISR+0x13e>
                        xReturn = pdFAIL;
 8003d98:	2300      	movs	r3, #0
 8003d9a:	647b      	str	r3, [r7, #68]	; 0x44
                    break;
 8003d9c:	e011      	b.n	8003dc2 <xTaskGenericNotifyFromISR+0x13e>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 8003d9e:	4b69      	ldr	r3, [pc, #420]	; (8003f44 <xTaskGenericNotifyFromISR+0x2c0>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d00c      	beq.n	8003dc0 <xTaskGenericNotifyFromISR+0x13c>
        __asm volatile
 8003da6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003daa:	f383 8811 	msr	BASEPRI, r3
 8003dae:	f3bf 8f6f 	isb	sy
 8003db2:	f3bf 8f4f 	dsb	sy
 8003db6:	61bb      	str	r3, [r7, #24]
    }
 8003db8:	bf00      	nop
 8003dba:	e7fe      	b.n	8003dba <xTaskGenericNotifyFromISR+0x136>
                    break;
 8003dbc:	bf00      	nop
 8003dbe:	e000      	b.n	8003dc2 <xTaskGenericNotifyFromISR+0x13e>
                    break;
 8003dc0:	bf00      	nop
            }

            traceTASK_NOTIFY_FROM_ISR(  );
 8003dc2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f003 fd25 	bl	8007814 <SEGGER_SYSVIEW_ShrinkId>
 8003dca:	78f9      	ldrb	r1, [r7, #3]
 8003dcc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003dce:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003dd0:	9201      	str	r2, [sp, #4]
 8003dd2:	9300      	str	r3, [sp, #0]
 8003dd4:	460b      	mov	r3, r1
 8003dd6:	687a      	ldr	r2, [r7, #4]
 8003dd8:	4601      	mov	r1, r0
 8003dda:	203f      	movs	r0, #63	; 0x3f
 8003ddc:	f003 f846 	bl	8006e6c <SEGGER_SYSVIEW_RecordU32x5>

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8003de0:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8003de4:	2b01      	cmp	r3, #1
 8003de6:	f040 80a2 	bne.w	8003f2e <xTaskGenericNotifyFromISR+0x2aa>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8003dea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003dec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d00a      	beq.n	8003e08 <xTaskGenericNotifyFromISR+0x184>
        __asm volatile
 8003df2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003df6:	f383 8811 	msr	BASEPRI, r3
 8003dfa:	f3bf 8f6f 	isb	sy
 8003dfe:	f3bf 8f4f 	dsb	sy
 8003e02:	617b      	str	r3, [r7, #20]
    }
 8003e04:	bf00      	nop
 8003e06:	e7fe      	b.n	8003e06 <xTaskGenericNotifyFromISR+0x182>

                if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003e08:	4b4f      	ldr	r3, [pc, #316]	; (8003f48 <xTaskGenericNotifyFromISR+0x2c4>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d162      	bne.n	8003ed6 <xTaskGenericNotifyFromISR+0x252>
                {
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8003e10:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e12:	695b      	ldr	r3, [r3, #20]
 8003e14:	633b      	str	r3, [r7, #48]	; 0x30
 8003e16:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e18:	689b      	ldr	r3, [r3, #8]
 8003e1a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003e1c:	68d2      	ldr	r2, [r2, #12]
 8003e1e:	609a      	str	r2, [r3, #8]
 8003e20:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e22:	68db      	ldr	r3, [r3, #12]
 8003e24:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003e26:	6892      	ldr	r2, [r2, #8]
 8003e28:	605a      	str	r2, [r3, #4]
 8003e2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e2c:	685a      	ldr	r2, [r3, #4]
 8003e2e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e30:	3304      	adds	r3, #4
 8003e32:	429a      	cmp	r2, r3
 8003e34:	d103      	bne.n	8003e3e <xTaskGenericNotifyFromISR+0x1ba>
 8003e36:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e38:	68da      	ldr	r2, [r3, #12]
 8003e3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e3c:	605a      	str	r2, [r3, #4]
 8003e3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e40:	2200      	movs	r2, #0
 8003e42:	615a      	str	r2, [r3, #20]
 8003e44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	1e5a      	subs	r2, r3, #1
 8003e4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e4c:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8003e4e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e50:	4618      	mov	r0, r3
 8003e52:	f003 fc9d 	bl	8007790 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003e56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	409a      	lsls	r2, r3
 8003e5e:	4b3b      	ldr	r3, [pc, #236]	; (8003f4c <xTaskGenericNotifyFromISR+0x2c8>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4313      	orrs	r3, r2
 8003e64:	4a39      	ldr	r2, [pc, #228]	; (8003f4c <xTaskGenericNotifyFromISR+0x2c8>)
 8003e66:	6013      	str	r3, [r2, #0]
 8003e68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e6c:	4938      	ldr	r1, [pc, #224]	; (8003f50 <xTaskGenericNotifyFromISR+0x2cc>)
 8003e6e:	4613      	mov	r3, r2
 8003e70:	009b      	lsls	r3, r3, #2
 8003e72:	4413      	add	r3, r2
 8003e74:	009b      	lsls	r3, r3, #2
 8003e76:	440b      	add	r3, r1
 8003e78:	3304      	adds	r3, #4
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003e7e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e80:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e82:	609a      	str	r2, [r3, #8]
 8003e84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e86:	689a      	ldr	r2, [r3, #8]
 8003e88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e8a:	60da      	str	r2, [r3, #12]
 8003e8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003e92:	3204      	adds	r2, #4
 8003e94:	605a      	str	r2, [r3, #4]
 8003e96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e98:	1d1a      	adds	r2, r3, #4
 8003e9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e9c:	609a      	str	r2, [r3, #8]
 8003e9e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ea0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ea2:	4613      	mov	r3, r2
 8003ea4:	009b      	lsls	r3, r3, #2
 8003ea6:	4413      	add	r3, r2
 8003ea8:	009b      	lsls	r3, r3, #2
 8003eaa:	4a29      	ldr	r2, [pc, #164]	; (8003f50 <xTaskGenericNotifyFromISR+0x2cc>)
 8003eac:	441a      	add	r2, r3
 8003eae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003eb0:	615a      	str	r2, [r3, #20]
 8003eb2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003eb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003eb6:	4926      	ldr	r1, [pc, #152]	; (8003f50 <xTaskGenericNotifyFromISR+0x2cc>)
 8003eb8:	4613      	mov	r3, r2
 8003eba:	009b      	lsls	r3, r3, #2
 8003ebc:	4413      	add	r3, r2
 8003ebe:	009b      	lsls	r3, r3, #2
 8003ec0:	440b      	add	r3, r1
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	1c59      	adds	r1, r3, #1
 8003ec6:	4822      	ldr	r0, [pc, #136]	; (8003f50 <xTaskGenericNotifyFromISR+0x2cc>)
 8003ec8:	4613      	mov	r3, r2
 8003eca:	009b      	lsls	r3, r3, #2
 8003ecc:	4413      	add	r3, r2
 8003ece:	009b      	lsls	r3, r3, #2
 8003ed0:	4403      	add	r3, r0
 8003ed2:	6019      	str	r1, [r3, #0]
 8003ed4:	e01b      	b.n	8003f0e <xTaskGenericNotifyFromISR+0x28a>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    listINSERT_END( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8003ed6:	4b1f      	ldr	r3, [pc, #124]	; (8003f54 <xTaskGenericNotifyFromISR+0x2d0>)
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	637b      	str	r3, [r7, #52]	; 0x34
 8003edc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ede:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003ee0:	61da      	str	r2, [r3, #28]
 8003ee2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ee4:	689a      	ldr	r2, [r3, #8]
 8003ee6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ee8:	621a      	str	r2, [r3, #32]
 8003eea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003ef0:	3218      	adds	r2, #24
 8003ef2:	605a      	str	r2, [r3, #4]
 8003ef4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ef6:	f103 0218 	add.w	r2, r3, #24
 8003efa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003efc:	609a      	str	r2, [r3, #8]
 8003efe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f00:	4a14      	ldr	r2, [pc, #80]	; (8003f54 <xTaskGenericNotifyFromISR+0x2d0>)
 8003f02:	629a      	str	r2, [r3, #40]	; 0x28
 8003f04:	4b13      	ldr	r3, [pc, #76]	; (8003f54 <xTaskGenericNotifyFromISR+0x2d0>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	3301      	adds	r3, #1
 8003f0a:	4a12      	ldr	r2, [pc, #72]	; (8003f54 <xTaskGenericNotifyFromISR+0x2d0>)
 8003f0c:	6013      	str	r3, [r2, #0]
                }

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003f0e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f12:	4b11      	ldr	r3, [pc, #68]	; (8003f58 <xTaskGenericNotifyFromISR+0x2d4>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f18:	429a      	cmp	r2, r3
 8003f1a:	d908      	bls.n	8003f2e <xTaskGenericNotifyFromISR+0x2aa>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    if( pxHigherPriorityTaskWoken != NULL )
 8003f1c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d002      	beq.n	8003f28 <xTaskGenericNotifyFromISR+0x2a4>
                    {
                        *pxHigherPriorityTaskWoken = pdTRUE;
 8003f22:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f24:	2201      	movs	r2, #1
 8003f26:	601a      	str	r2, [r3, #0]
                    }

                    /* Mark that a yield is pending in case the user is not
                     * using the "xHigherPriorityTaskWoken" parameter to an ISR
                     * safe FreeRTOS function. */
                    xYieldPending = pdTRUE;
 8003f28:	4b0c      	ldr	r3, [pc, #48]	; (8003f5c <xTaskGenericNotifyFromISR+0x2d8>)
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	601a      	str	r2, [r3, #0]
 8003f2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f30:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8003f38:	bf00      	nop
                }
            }
        }
        portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

        return xReturn;
 8003f3a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    }
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	3748      	adds	r7, #72	; 0x48
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd80      	pop	{r7, pc}
 8003f44:	20000218 	.word	0x20000218
 8003f48:	2000023c 	.word	0x2000023c
 8003f4c:	2000021c 	.word	0x2000021c
 8003f50:	20000140 	.word	0x20000140
 8003f54:	200001d4 	.word	0x200001d4
 8003f58:	2000013c 	.word	0x2000013c
 8003f5c:	20000228 	.word	0x20000228

08003f60 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b086      	sub	sp, #24
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
 8003f68:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8003f6a:	4b36      	ldr	r3, [pc, #216]	; (8004044 <prvAddCurrentTaskToDelayedList+0xe4>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003f70:	4b35      	ldr	r3, [pc, #212]	; (8004048 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	3304      	adds	r3, #4
 8003f76:	4618      	mov	r0, r3
 8003f78:	f7fe fb0e 	bl	8002598 <uxListRemove>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d10b      	bne.n	8003f9a <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003f82:	4b31      	ldr	r3, [pc, #196]	; (8004048 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f88:	2201      	movs	r2, #1
 8003f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f8e:	43da      	mvns	r2, r3
 8003f90:	4b2e      	ldr	r3, [pc, #184]	; (800404c <prvAddCurrentTaskToDelayedList+0xec>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4013      	ands	r3, r2
 8003f96:	4a2d      	ldr	r2, [pc, #180]	; (800404c <prvAddCurrentTaskToDelayedList+0xec>)
 8003f98:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fa0:	d124      	bne.n	8003fec <prvAddCurrentTaskToDelayedList+0x8c>
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d021      	beq.n	8003fec <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003fa8:	4b29      	ldr	r3, [pc, #164]	; (8004050 <prvAddCurrentTaskToDelayedList+0xf0>)
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	613b      	str	r3, [r7, #16]
 8003fae:	4b26      	ldr	r3, [pc, #152]	; (8004048 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	693a      	ldr	r2, [r7, #16]
 8003fb4:	609a      	str	r2, [r3, #8]
 8003fb6:	4b24      	ldr	r3, [pc, #144]	; (8004048 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	693a      	ldr	r2, [r7, #16]
 8003fbc:	6892      	ldr	r2, [r2, #8]
 8003fbe:	60da      	str	r2, [r3, #12]
 8003fc0:	4b21      	ldr	r3, [pc, #132]	; (8004048 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003fc2:	681a      	ldr	r2, [r3, #0]
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	689b      	ldr	r3, [r3, #8]
 8003fc8:	3204      	adds	r2, #4
 8003fca:	605a      	str	r2, [r3, #4]
 8003fcc:	4b1e      	ldr	r3, [pc, #120]	; (8004048 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	1d1a      	adds	r2, r3, #4
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	609a      	str	r2, [r3, #8]
 8003fd6:	4b1c      	ldr	r3, [pc, #112]	; (8004048 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a1d      	ldr	r2, [pc, #116]	; (8004050 <prvAddCurrentTaskToDelayedList+0xf0>)
 8003fdc:	615a      	str	r2, [r3, #20]
 8003fde:	4b1c      	ldr	r3, [pc, #112]	; (8004050 <prvAddCurrentTaskToDelayedList+0xf0>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	3301      	adds	r3, #1
 8003fe4:	4a1a      	ldr	r2, [pc, #104]	; (8004050 <prvAddCurrentTaskToDelayedList+0xf0>)
 8003fe6:	6013      	str	r3, [r2, #0]
 8003fe8:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8003fea:	e026      	b.n	800403a <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8003fec:	697a      	ldr	r2, [r7, #20]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	4413      	add	r3, r2
 8003ff2:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003ff4:	4b14      	ldr	r3, [pc, #80]	; (8004048 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	68fa      	ldr	r2, [r7, #12]
 8003ffa:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8003ffc:	68fa      	ldr	r2, [r7, #12]
 8003ffe:	697b      	ldr	r3, [r7, #20]
 8004000:	429a      	cmp	r2, r3
 8004002:	d209      	bcs.n	8004018 <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004004:	4b13      	ldr	r3, [pc, #76]	; (8004054 <prvAddCurrentTaskToDelayedList+0xf4>)
 8004006:	681a      	ldr	r2, [r3, #0]
 8004008:	4b0f      	ldr	r3, [pc, #60]	; (8004048 <prvAddCurrentTaskToDelayedList+0xe8>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	3304      	adds	r3, #4
 800400e:	4619      	mov	r1, r3
 8004010:	4610      	mov	r0, r2
 8004012:	f7fe fa88 	bl	8002526 <vListInsert>
}
 8004016:	e010      	b.n	800403a <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004018:	4b0f      	ldr	r3, [pc, #60]	; (8004058 <prvAddCurrentTaskToDelayedList+0xf8>)
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	4b0a      	ldr	r3, [pc, #40]	; (8004048 <prvAddCurrentTaskToDelayedList+0xe8>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	3304      	adds	r3, #4
 8004022:	4619      	mov	r1, r3
 8004024:	4610      	mov	r0, r2
 8004026:	f7fe fa7e 	bl	8002526 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 800402a:	4b0c      	ldr	r3, [pc, #48]	; (800405c <prvAddCurrentTaskToDelayedList+0xfc>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	68fa      	ldr	r2, [r7, #12]
 8004030:	429a      	cmp	r2, r3
 8004032:	d202      	bcs.n	800403a <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 8004034:	4a09      	ldr	r2, [pc, #36]	; (800405c <prvAddCurrentTaskToDelayedList+0xfc>)
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	6013      	str	r3, [r2, #0]
}
 800403a:	bf00      	nop
 800403c:	3718      	adds	r7, #24
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}
 8004042:	bf00      	nop
 8004044:	20000218 	.word	0x20000218
 8004048:	2000013c 	.word	0x2000013c
 800404c:	2000021c 	.word	0x2000021c
 8004050:	20000200 	.word	0x20000200
 8004054:	200001d0 	.word	0x200001d0
 8004058:	200001cc 	.word	0x200001cc
 800405c:	20000234 	.word	0x20000234

08004060 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8004060:	b580      	push	{r7, lr}
 8004062:	b084      	sub	sp, #16
 8004064:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8004066:	2300      	movs	r3, #0
 8004068:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800406a:	f000 fa47 	bl	80044fc <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800406e:	4b11      	ldr	r3, [pc, #68]	; (80040b4 <xTimerCreateTimerTask+0x54>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d00b      	beq.n	800408e <xTimerCreateTimerTask+0x2e>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 8004076:	4b10      	ldr	r3, [pc, #64]	; (80040b8 <xTimerCreateTimerTask+0x58>)
 8004078:	9301      	str	r3, [sp, #4]
 800407a:	2302      	movs	r3, #2
 800407c:	9300      	str	r3, [sp, #0]
 800407e:	2300      	movs	r3, #0
 8004080:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004084:	490d      	ldr	r1, [pc, #52]	; (80040bc <xTimerCreateTimerTask+0x5c>)
 8004086:	480e      	ldr	r0, [pc, #56]	; (80040c0 <xTimerCreateTimerTask+0x60>)
 8004088:	f7fe fdc8 	bl	8002c1c <xTaskCreate>
 800408c:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d10a      	bne.n	80040aa <xTimerCreateTimerTask+0x4a>
        __asm volatile
 8004094:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004098:	f383 8811 	msr	BASEPRI, r3
 800409c:	f3bf 8f6f 	isb	sy
 80040a0:	f3bf 8f4f 	dsb	sy
 80040a4:	603b      	str	r3, [r7, #0]
    }
 80040a6:	bf00      	nop
 80040a8:	e7fe      	b.n	80040a8 <xTimerCreateTimerTask+0x48>
        return xReturn;
 80040aa:	687b      	ldr	r3, [r7, #4]
    }
 80040ac:	4618      	mov	r0, r3
 80040ae:	3708      	adds	r7, #8
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}
 80040b4:	20000270 	.word	0x20000270
 80040b8:	20000274 	.word	0x20000274
 80040bc:	08008c84 	.word	0x08008c84
 80040c0:	08004169 	.word	0x08004169

080040c4 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b084      	sub	sp, #16
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	60f8      	str	r0, [r7, #12]
 80040cc:	60b9      	str	r1, [r7, #8]
 80040ce:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80040d0:	e008      	b.n	80040e4 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	699b      	ldr	r3, [r3, #24]
 80040d6:	68ba      	ldr	r2, [r7, #8]
 80040d8:	4413      	add	r3, r2
 80040da:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	6a1b      	ldr	r3, [r3, #32]
 80040e0:	68f8      	ldr	r0, [r7, #12]
 80040e2:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	699a      	ldr	r2, [r3, #24]
 80040e8:	68bb      	ldr	r3, [r7, #8]
 80040ea:	18d1      	adds	r1, r2, r3
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	687a      	ldr	r2, [r7, #4]
 80040f0:	68f8      	ldr	r0, [r7, #12]
 80040f2:	f000 f8dd 	bl	80042b0 <prvInsertTimerInActiveList>
 80040f6:	4603      	mov	r3, r0
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d1ea      	bne.n	80040d2 <prvReloadTimer+0xe>
        }
    }
 80040fc:	bf00      	nop
 80040fe:	bf00      	nop
 8004100:	3710      	adds	r7, #16
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}
	...

08004108 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8004108:	b580      	push	{r7, lr}
 800410a:	b084      	sub	sp, #16
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
 8004110:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004112:	4b14      	ldr	r3, [pc, #80]	; (8004164 <prvProcessExpiredTimer+0x5c>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	68db      	ldr	r3, [r3, #12]
 8004118:	68db      	ldr	r3, [r3, #12]
 800411a:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	3304      	adds	r3, #4
 8004120:	4618      	mov	r0, r3
 8004122:	f7fe fa39 	bl	8002598 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800412c:	f003 0304 	and.w	r3, r3, #4
 8004130:	2b00      	cmp	r3, #0
 8004132:	d005      	beq.n	8004140 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8004134:	683a      	ldr	r2, [r7, #0]
 8004136:	6879      	ldr	r1, [r7, #4]
 8004138:	68f8      	ldr	r0, [r7, #12]
 800413a:	f7ff ffc3 	bl	80040c4 <prvReloadTimer>
 800413e:	e008      	b.n	8004152 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004146:	f023 0301 	bic.w	r3, r3, #1
 800414a:	b2da      	uxtb	r2, r3
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	6a1b      	ldr	r3, [r3, #32]
 8004156:	68f8      	ldr	r0, [r7, #12]
 8004158:	4798      	blx	r3
    }
 800415a:	bf00      	nop
 800415c:	3710      	adds	r7, #16
 800415e:	46bd      	mov	sp, r7
 8004160:	bd80      	pop	{r7, pc}
 8004162:	bf00      	nop
 8004164:	20000268 	.word	0x20000268

08004168 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8004168:	b580      	push	{r7, lr}
 800416a:	b084      	sub	sp, #16
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004170:	f107 0308 	add.w	r3, r7, #8
 8004174:	4618      	mov	r0, r3
 8004176:	f000 f857 	bl	8004228 <prvGetNextExpireTime>
 800417a:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800417c:	68bb      	ldr	r3, [r7, #8]
 800417e:	4619      	mov	r1, r3
 8004180:	68f8      	ldr	r0, [r7, #12]
 8004182:	f000 f803 	bl	800418c <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8004186:	f000 f8d5 	bl	8004334 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800418a:	e7f1      	b.n	8004170 <prvTimerTask+0x8>

0800418c <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 800418c:	b580      	push	{r7, lr}
 800418e:	b084      	sub	sp, #16
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
 8004194:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8004196:	f7fe ffcf 	bl	8003138 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800419a:	f107 0308 	add.w	r3, r7, #8
 800419e:	4618      	mov	r0, r3
 80041a0:	f000 f866 	bl	8004270 <prvSampleTimeNow>
 80041a4:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d130      	bne.n	800420e <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d10a      	bne.n	80041c8 <prvProcessTimerOrBlockTask+0x3c>
 80041b2:	687a      	ldr	r2, [r7, #4]
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	429a      	cmp	r2, r3
 80041b8:	d806      	bhi.n	80041c8 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 80041ba:	f7fe ffcb 	bl	8003154 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80041be:	68f9      	ldr	r1, [r7, #12]
 80041c0:	6878      	ldr	r0, [r7, #4]
 80041c2:	f7ff ffa1 	bl	8004108 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 80041c6:	e024      	b.n	8004212 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d008      	beq.n	80041e0 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80041ce:	4b13      	ldr	r3, [pc, #76]	; (800421c <prvProcessTimerOrBlockTask+0x90>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d101      	bne.n	80041dc <prvProcessTimerOrBlockTask+0x50>
 80041d8:	2301      	movs	r3, #1
 80041da:	e000      	b.n	80041de <prvProcessTimerOrBlockTask+0x52>
 80041dc:	2300      	movs	r3, #0
 80041de:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80041e0:	4b0f      	ldr	r3, [pc, #60]	; (8004220 <prvProcessTimerOrBlockTask+0x94>)
 80041e2:	6818      	ldr	r0, [r3, #0]
 80041e4:	687a      	ldr	r2, [r7, #4]
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	1ad3      	subs	r3, r2, r3
 80041ea:	683a      	ldr	r2, [r7, #0]
 80041ec:	4619      	mov	r1, r3
 80041ee:	f7fe fce1 	bl	8002bb4 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 80041f2:	f7fe ffaf 	bl	8003154 <xTaskResumeAll>
 80041f6:	4603      	mov	r3, r0
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d10a      	bne.n	8004212 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 80041fc:	4b09      	ldr	r3, [pc, #36]	; (8004224 <prvProcessTimerOrBlockTask+0x98>)
 80041fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004202:	601a      	str	r2, [r3, #0]
 8004204:	f3bf 8f4f 	dsb	sy
 8004208:	f3bf 8f6f 	isb	sy
    }
 800420c:	e001      	b.n	8004212 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800420e:	f7fe ffa1 	bl	8003154 <xTaskResumeAll>
    }
 8004212:	bf00      	nop
 8004214:	3710      	adds	r7, #16
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}
 800421a:	bf00      	nop
 800421c:	2000026c 	.word	0x2000026c
 8004220:	20000270 	.word	0x20000270
 8004224:	e000ed04 	.word	0xe000ed04

08004228 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8004228:	b480      	push	{r7}
 800422a:	b085      	sub	sp, #20
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004230:	4b0e      	ldr	r3, [pc, #56]	; (800426c <prvGetNextExpireTime+0x44>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d101      	bne.n	800423e <prvGetNextExpireTime+0x16>
 800423a:	2201      	movs	r2, #1
 800423c:	e000      	b.n	8004240 <prvGetNextExpireTime+0x18>
 800423e:	2200      	movs	r2, #0
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d105      	bne.n	8004258 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800424c:	4b07      	ldr	r3, [pc, #28]	; (800426c <prvGetNextExpireTime+0x44>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	68db      	ldr	r3, [r3, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	60fb      	str	r3, [r7, #12]
 8004256:	e001      	b.n	800425c <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8004258:	2300      	movs	r3, #0
 800425a:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 800425c:	68fb      	ldr	r3, [r7, #12]
    }
 800425e:	4618      	mov	r0, r3
 8004260:	3714      	adds	r7, #20
 8004262:	46bd      	mov	sp, r7
 8004264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004268:	4770      	bx	lr
 800426a:	bf00      	nop
 800426c:	20000268 	.word	0x20000268

08004270 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8004270:	b580      	push	{r7, lr}
 8004272:	b084      	sub	sp, #16
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8004278:	f7ff f85e 	bl	8003338 <xTaskGetTickCount>
 800427c:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800427e:	4b0b      	ldr	r3, [pc, #44]	; (80042ac <prvSampleTimeNow+0x3c>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	68fa      	ldr	r2, [r7, #12]
 8004284:	429a      	cmp	r2, r3
 8004286:	d205      	bcs.n	8004294 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8004288:	f000 f912 	bl	80044b0 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2201      	movs	r2, #1
 8004290:	601a      	str	r2, [r3, #0]
 8004292:	e002      	b.n	800429a <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2200      	movs	r2, #0
 8004298:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800429a:	4a04      	ldr	r2, [pc, #16]	; (80042ac <prvSampleTimeNow+0x3c>)
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 80042a0:	68fb      	ldr	r3, [r7, #12]
    }
 80042a2:	4618      	mov	r0, r3
 80042a4:	3710      	adds	r7, #16
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}
 80042aa:	bf00      	nop
 80042ac:	20000278 	.word	0x20000278

080042b0 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b086      	sub	sp, #24
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	60f8      	str	r0, [r7, #12]
 80042b8:	60b9      	str	r1, [r7, #8]
 80042ba:	607a      	str	r2, [r7, #4]
 80042bc:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 80042be:	2300      	movs	r3, #0
 80042c0:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	68ba      	ldr	r2, [r7, #8]
 80042c6:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	68fa      	ldr	r2, [r7, #12]
 80042cc:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 80042ce:	68ba      	ldr	r2, [r7, #8]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	429a      	cmp	r2, r3
 80042d4:	d812      	bhi.n	80042fc <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80042d6:	687a      	ldr	r2, [r7, #4]
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	1ad2      	subs	r2, r2, r3
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	699b      	ldr	r3, [r3, #24]
 80042e0:	429a      	cmp	r2, r3
 80042e2:	d302      	bcc.n	80042ea <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 80042e4:	2301      	movs	r3, #1
 80042e6:	617b      	str	r3, [r7, #20]
 80042e8:	e01b      	b.n	8004322 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80042ea:	4b10      	ldr	r3, [pc, #64]	; (800432c <prvInsertTimerInActiveList+0x7c>)
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	3304      	adds	r3, #4
 80042f2:	4619      	mov	r1, r3
 80042f4:	4610      	mov	r0, r2
 80042f6:	f7fe f916 	bl	8002526 <vListInsert>
 80042fa:	e012      	b.n	8004322 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80042fc:	687a      	ldr	r2, [r7, #4]
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	429a      	cmp	r2, r3
 8004302:	d206      	bcs.n	8004312 <prvInsertTimerInActiveList+0x62>
 8004304:	68ba      	ldr	r2, [r7, #8]
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	429a      	cmp	r2, r3
 800430a:	d302      	bcc.n	8004312 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 800430c:	2301      	movs	r3, #1
 800430e:	617b      	str	r3, [r7, #20]
 8004310:	e007      	b.n	8004322 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004312:	4b07      	ldr	r3, [pc, #28]	; (8004330 <prvInsertTimerInActiveList+0x80>)
 8004314:	681a      	ldr	r2, [r3, #0]
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	3304      	adds	r3, #4
 800431a:	4619      	mov	r1, r3
 800431c:	4610      	mov	r0, r2
 800431e:	f7fe f902 	bl	8002526 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8004322:	697b      	ldr	r3, [r7, #20]
    }
 8004324:	4618      	mov	r0, r3
 8004326:	3718      	adds	r7, #24
 8004328:	46bd      	mov	sp, r7
 800432a:	bd80      	pop	{r7, pc}
 800432c:	2000026c 	.word	0x2000026c
 8004330:	20000268 	.word	0x20000268

08004334 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8004334:	b580      	push	{r7, lr}
 8004336:	b088      	sub	sp, #32
 8004338:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800433a:	e0a6      	b.n	800448a <prvProcessReceivedCommands+0x156>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	2b00      	cmp	r3, #0
 8004340:	f2c0 80a2 	blt.w	8004488 <prvProcessReceivedCommands+0x154>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004344:	693b      	ldr	r3, [r7, #16]
 8004346:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004348:	69fb      	ldr	r3, [r7, #28]
 800434a:	695b      	ldr	r3, [r3, #20]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d004      	beq.n	800435a <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004350:	69fb      	ldr	r3, [r7, #28]
 8004352:	3304      	adds	r3, #4
 8004354:	4618      	mov	r0, r3
 8004356:	f7fe f91f 	bl	8002598 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800435a:	1d3b      	adds	r3, r7, #4
 800435c:	4618      	mov	r0, r3
 800435e:	f7ff ff87 	bl	8004270 <prvSampleTimeNow>
 8004362:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	3b01      	subs	r3, #1
 8004368:	2b08      	cmp	r3, #8
 800436a:	f200 808e 	bhi.w	800448a <prvProcessReceivedCommands+0x156>
 800436e:	a201      	add	r2, pc, #4	; (adr r2, 8004374 <prvProcessReceivedCommands+0x40>)
 8004370:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004374:	08004399 	.word	0x08004399
 8004378:	08004399 	.word	0x08004399
 800437c:	08004401 	.word	0x08004401
 8004380:	08004415 	.word	0x08004415
 8004384:	0800445f 	.word	0x0800445f
 8004388:	08004399 	.word	0x08004399
 800438c:	08004399 	.word	0x08004399
 8004390:	08004401 	.word	0x08004401
 8004394:	08004415 	.word	0x08004415
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004398:	69fb      	ldr	r3, [r7, #28]
 800439a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800439e:	f043 0301 	orr.w	r3, r3, #1
 80043a2:	b2da      	uxtb	r2, r3
 80043a4:	69fb      	ldr	r3, [r7, #28]
 80043a6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80043aa:	68fa      	ldr	r2, [r7, #12]
 80043ac:	69fb      	ldr	r3, [r7, #28]
 80043ae:	699b      	ldr	r3, [r3, #24]
 80043b0:	18d1      	adds	r1, r2, r3
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	69ba      	ldr	r2, [r7, #24]
 80043b6:	69f8      	ldr	r0, [r7, #28]
 80043b8:	f7ff ff7a 	bl	80042b0 <prvInsertTimerInActiveList>
 80043bc:	4603      	mov	r3, r0
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d063      	beq.n	800448a <prvProcessReceivedCommands+0x156>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80043c2:	69fb      	ldr	r3, [r7, #28]
 80043c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80043c8:	f003 0304 	and.w	r3, r3, #4
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d009      	beq.n	80043e4 <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 80043d0:	68fa      	ldr	r2, [r7, #12]
 80043d2:	69fb      	ldr	r3, [r7, #28]
 80043d4:	699b      	ldr	r3, [r3, #24]
 80043d6:	4413      	add	r3, r2
 80043d8:	69ba      	ldr	r2, [r7, #24]
 80043da:	4619      	mov	r1, r3
 80043dc:	69f8      	ldr	r0, [r7, #28]
 80043de:	f7ff fe71 	bl	80040c4 <prvReloadTimer>
 80043e2:	e008      	b.n	80043f6 <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80043e4:	69fb      	ldr	r3, [r7, #28]
 80043e6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80043ea:	f023 0301 	bic.w	r3, r3, #1
 80043ee:	b2da      	uxtb	r2, r3
 80043f0:	69fb      	ldr	r3, [r7, #28]
 80043f2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80043f6:	69fb      	ldr	r3, [r7, #28]
 80043f8:	6a1b      	ldr	r3, [r3, #32]
 80043fa:	69f8      	ldr	r0, [r7, #28]
 80043fc:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 80043fe:	e044      	b.n	800448a <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004400:	69fb      	ldr	r3, [r7, #28]
 8004402:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004406:	f023 0301 	bic.w	r3, r3, #1
 800440a:	b2da      	uxtb	r2, r3
 800440c:	69fb      	ldr	r3, [r7, #28]
 800440e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8004412:	e03a      	b.n	800448a <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004414:	69fb      	ldr	r3, [r7, #28]
 8004416:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800441a:	f043 0301 	orr.w	r3, r3, #1
 800441e:	b2da      	uxtb	r2, r3
 8004420:	69fb      	ldr	r3, [r7, #28]
 8004422:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004426:	68fa      	ldr	r2, [r7, #12]
 8004428:	69fb      	ldr	r3, [r7, #28]
 800442a:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800442c:	69fb      	ldr	r3, [r7, #28]
 800442e:	699b      	ldr	r3, [r3, #24]
 8004430:	2b00      	cmp	r3, #0
 8004432:	d10a      	bne.n	800444a <prvProcessReceivedCommands+0x116>
        __asm volatile
 8004434:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004438:	f383 8811 	msr	BASEPRI, r3
 800443c:	f3bf 8f6f 	isb	sy
 8004440:	f3bf 8f4f 	dsb	sy
 8004444:	617b      	str	r3, [r7, #20]
    }
 8004446:	bf00      	nop
 8004448:	e7fe      	b.n	8004448 <prvProcessReceivedCommands+0x114>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800444a:	69fb      	ldr	r3, [r7, #28]
 800444c:	699a      	ldr	r2, [r3, #24]
 800444e:	69bb      	ldr	r3, [r7, #24]
 8004450:	18d1      	adds	r1, r2, r3
 8004452:	69bb      	ldr	r3, [r7, #24]
 8004454:	69ba      	ldr	r2, [r7, #24]
 8004456:	69f8      	ldr	r0, [r7, #28]
 8004458:	f7ff ff2a 	bl	80042b0 <prvInsertTimerInActiveList>
                        break;
 800445c:	e015      	b.n	800448a <prvProcessReceivedCommands+0x156>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800445e:	69fb      	ldr	r3, [r7, #28]
 8004460:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004464:	f003 0302 	and.w	r3, r3, #2
 8004468:	2b00      	cmp	r3, #0
 800446a:	d103      	bne.n	8004474 <prvProcessReceivedCommands+0x140>
                            {
                                vPortFree( pxTimer );
 800446c:	69f8      	ldr	r0, [r7, #28]
 800446e:	f000 fc0f 	bl	8004c90 <vPortFree>
 8004472:	e00a      	b.n	800448a <prvProcessReceivedCommands+0x156>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004474:	69fb      	ldr	r3, [r7, #28]
 8004476:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800447a:	f023 0301 	bic.w	r3, r3, #1
 800447e:	b2da      	uxtb	r2, r3
 8004480:	69fb      	ldr	r3, [r7, #28]
 8004482:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8004486:	e000      	b.n	800448a <prvProcessReceivedCommands+0x156>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 8004488:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800448a:	4b08      	ldr	r3, [pc, #32]	; (80044ac <prvProcessReceivedCommands+0x178>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f107 0108 	add.w	r1, r7, #8
 8004492:	2200      	movs	r2, #0
 8004494:	4618      	mov	r0, r3
 8004496:	f7fe f9a3 	bl	80027e0 <xQueueReceive>
 800449a:	4603      	mov	r3, r0
 800449c:	2b00      	cmp	r3, #0
 800449e:	f47f af4d 	bne.w	800433c <prvProcessReceivedCommands+0x8>
        }
    }
 80044a2:	bf00      	nop
 80044a4:	bf00      	nop
 80044a6:	3720      	adds	r7, #32
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}
 80044ac:	20000270 	.word	0x20000270

080044b0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b082      	sub	sp, #8
 80044b4:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80044b6:	e009      	b.n	80044cc <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80044b8:	4b0e      	ldr	r3, [pc, #56]	; (80044f4 <prvSwitchTimerLists+0x44>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	68db      	ldr	r3, [r3, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 80044c2:	f04f 31ff 	mov.w	r1, #4294967295
 80044c6:	6838      	ldr	r0, [r7, #0]
 80044c8:	f7ff fe1e 	bl	8004108 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80044cc:	4b09      	ldr	r3, [pc, #36]	; (80044f4 <prvSwitchTimerLists+0x44>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d1f0      	bne.n	80044b8 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 80044d6:	4b07      	ldr	r3, [pc, #28]	; (80044f4 <prvSwitchTimerLists+0x44>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 80044dc:	4b06      	ldr	r3, [pc, #24]	; (80044f8 <prvSwitchTimerLists+0x48>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a04      	ldr	r2, [pc, #16]	; (80044f4 <prvSwitchTimerLists+0x44>)
 80044e2:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 80044e4:	4a04      	ldr	r2, [pc, #16]	; (80044f8 <prvSwitchTimerLists+0x48>)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6013      	str	r3, [r2, #0]
    }
 80044ea:	bf00      	nop
 80044ec:	3708      	adds	r7, #8
 80044ee:	46bd      	mov	sp, r7
 80044f0:	bd80      	pop	{r7, pc}
 80044f2:	bf00      	nop
 80044f4:	20000268 	.word	0x20000268
 80044f8:	2000026c 	.word	0x2000026c

080044fc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 80044fc:	b580      	push	{r7, lr}
 80044fe:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8004500:	f000 f9e0 	bl	80048c4 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8004504:	4b12      	ldr	r3, [pc, #72]	; (8004550 <prvCheckForValidListAndQueue+0x54>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d11d      	bne.n	8004548 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 800450c:	4811      	ldr	r0, [pc, #68]	; (8004554 <prvCheckForValidListAndQueue+0x58>)
 800450e:	f7fd ffb9 	bl	8002484 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8004512:	4811      	ldr	r0, [pc, #68]	; (8004558 <prvCheckForValidListAndQueue+0x5c>)
 8004514:	f7fd ffb6 	bl	8002484 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8004518:	4b10      	ldr	r3, [pc, #64]	; (800455c <prvCheckForValidListAndQueue+0x60>)
 800451a:	4a0e      	ldr	r2, [pc, #56]	; (8004554 <prvCheckForValidListAndQueue+0x58>)
 800451c:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800451e:	4b10      	ldr	r3, [pc, #64]	; (8004560 <prvCheckForValidListAndQueue+0x64>)
 8004520:	4a0d      	ldr	r2, [pc, #52]	; (8004558 <prvCheckForValidListAndQueue+0x5c>)
 8004522:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8004524:	2200      	movs	r2, #0
 8004526:	210c      	movs	r1, #12
 8004528:	200a      	movs	r0, #10
 800452a:	f7fe f8e1 	bl	80026f0 <xQueueGenericCreate>
 800452e:	4603      	mov	r3, r0
 8004530:	4a07      	ldr	r2, [pc, #28]	; (8004550 <prvCheckForValidListAndQueue+0x54>)
 8004532:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8004534:	4b06      	ldr	r3, [pc, #24]	; (8004550 <prvCheckForValidListAndQueue+0x54>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d005      	beq.n	8004548 <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800453c:	4b04      	ldr	r3, [pc, #16]	; (8004550 <prvCheckForValidListAndQueue+0x54>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4908      	ldr	r1, [pc, #32]	; (8004564 <prvCheckForValidListAndQueue+0x68>)
 8004542:	4618      	mov	r0, r3
 8004544:	f7fe fae0 	bl	8002b08 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8004548:	f000 f9ec 	bl	8004924 <vPortExitCritical>
    }
 800454c:	bf00      	nop
 800454e:	bd80      	pop	{r7, pc}
 8004550:	20000270 	.word	0x20000270
 8004554:	20000240 	.word	0x20000240
 8004558:	20000254 	.word	0x20000254
 800455c:	20000268 	.word	0x20000268
 8004560:	2000026c 	.word	0x2000026c
 8004564:	08008c8c 	.word	0x08008c8c

08004568 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8004568:	b480      	push	{r7}
 800456a:	b085      	sub	sp, #20
 800456c:	af00      	add	r7, sp, #0
 800456e:	60f8      	str	r0, [r7, #12]
 8004570:	60b9      	str	r1, [r7, #8]
 8004572:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	3b04      	subs	r3, #4
 8004578:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004580:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	3b04      	subs	r3, #4
 8004586:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	f023 0201 	bic.w	r2, r3, #1
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	3b04      	subs	r3, #4
 8004596:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8004598:	4a0c      	ldr	r2, [pc, #48]	; (80045cc <pxPortInitialiseStack+0x64>)
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	3b14      	subs	r3, #20
 80045a2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 80045a4:	687a      	ldr	r2, [r7, #4]
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	3b04      	subs	r3, #4
 80045ae:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f06f 0202 	mvn.w	r2, #2
 80045b6:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	3b20      	subs	r3, #32
 80045bc:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80045be:	68fb      	ldr	r3, [r7, #12]
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	3714      	adds	r7, #20
 80045c4:	46bd      	mov	sp, r7
 80045c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ca:	4770      	bx	lr
 80045cc:	080045d1 	.word	0x080045d1

080045d0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80045d0:	b480      	push	{r7}
 80045d2:	b085      	sub	sp, #20
 80045d4:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 80045d6:	2300      	movs	r3, #0
 80045d8:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80045da:	4b12      	ldr	r3, [pc, #72]	; (8004624 <prvTaskExitError+0x54>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045e2:	d00a      	beq.n	80045fa <prvTaskExitError+0x2a>
        __asm volatile
 80045e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045e8:	f383 8811 	msr	BASEPRI, r3
 80045ec:	f3bf 8f6f 	isb	sy
 80045f0:	f3bf 8f4f 	dsb	sy
 80045f4:	60fb      	str	r3, [r7, #12]
    }
 80045f6:	bf00      	nop
 80045f8:	e7fe      	b.n	80045f8 <prvTaskExitError+0x28>
        __asm volatile
 80045fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045fe:	f383 8811 	msr	BASEPRI, r3
 8004602:	f3bf 8f6f 	isb	sy
 8004606:	f3bf 8f4f 	dsb	sy
 800460a:	60bb      	str	r3, [r7, #8]
    }
 800460c:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800460e:	bf00      	nop
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d0fc      	beq.n	8004610 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8004616:	bf00      	nop
 8004618:	bf00      	nop
 800461a:	3714      	adds	r7, #20
 800461c:	46bd      	mov	sp, r7
 800461e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004622:	4770      	bx	lr
 8004624:	20000010 	.word	0x20000010
	...

08004630 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8004630:	4b07      	ldr	r3, [pc, #28]	; (8004650 <pxCurrentTCBConst2>)
 8004632:	6819      	ldr	r1, [r3, #0]
 8004634:	6808      	ldr	r0, [r1, #0]
 8004636:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800463a:	f380 8809 	msr	PSP, r0
 800463e:	f3bf 8f6f 	isb	sy
 8004642:	f04f 0000 	mov.w	r0, #0
 8004646:	f380 8811 	msr	BASEPRI, r0
 800464a:	4770      	bx	lr
 800464c:	f3af 8000 	nop.w

08004650 <pxCurrentTCBConst2>:
 8004650:	2000013c 	.word	0x2000013c
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8004654:	bf00      	nop
 8004656:	bf00      	nop

08004658 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8004658:	4808      	ldr	r0, [pc, #32]	; (800467c <prvPortStartFirstTask+0x24>)
 800465a:	6800      	ldr	r0, [r0, #0]
 800465c:	6800      	ldr	r0, [r0, #0]
 800465e:	f380 8808 	msr	MSP, r0
 8004662:	f04f 0000 	mov.w	r0, #0
 8004666:	f380 8814 	msr	CONTROL, r0
 800466a:	b662      	cpsie	i
 800466c:	b661      	cpsie	f
 800466e:	f3bf 8f4f 	dsb	sy
 8004672:	f3bf 8f6f 	isb	sy
 8004676:	df00      	svc	0
 8004678:	bf00      	nop
 800467a:	0000      	.short	0x0000
 800467c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8004680:	bf00      	nop
 8004682:	bf00      	nop

08004684 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b086      	sub	sp, #24
 8004688:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800468a:	4b46      	ldr	r3, [pc, #280]	; (80047a4 <xPortStartScheduler+0x120>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4a46      	ldr	r2, [pc, #280]	; (80047a8 <xPortStartScheduler+0x124>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d10a      	bne.n	80046aa <xPortStartScheduler+0x26>
        __asm volatile
 8004694:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004698:	f383 8811 	msr	BASEPRI, r3
 800469c:	f3bf 8f6f 	isb	sy
 80046a0:	f3bf 8f4f 	dsb	sy
 80046a4:	613b      	str	r3, [r7, #16]
    }
 80046a6:	bf00      	nop
 80046a8:	e7fe      	b.n	80046a8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80046aa:	4b3e      	ldr	r3, [pc, #248]	; (80047a4 <xPortStartScheduler+0x120>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a3f      	ldr	r2, [pc, #252]	; (80047ac <xPortStartScheduler+0x128>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d10a      	bne.n	80046ca <xPortStartScheduler+0x46>
        __asm volatile
 80046b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046b8:	f383 8811 	msr	BASEPRI, r3
 80046bc:	f3bf 8f6f 	isb	sy
 80046c0:	f3bf 8f4f 	dsb	sy
 80046c4:	60fb      	str	r3, [r7, #12]
    }
 80046c6:	bf00      	nop
 80046c8:	e7fe      	b.n	80046c8 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80046ca:	4b39      	ldr	r3, [pc, #228]	; (80047b0 <xPortStartScheduler+0x12c>)
 80046cc:	617b      	str	r3, [r7, #20]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 80046ce:	697b      	ldr	r3, [r7, #20]
 80046d0:	781b      	ldrb	r3, [r3, #0]
 80046d2:	b2db      	uxtb	r3, r3
 80046d4:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	22ff      	movs	r2, #255	; 0xff
 80046da:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80046dc:	697b      	ldr	r3, [r7, #20]
 80046de:	781b      	ldrb	r3, [r3, #0]
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80046e4:	78fb      	ldrb	r3, [r7, #3]
 80046e6:	b2db      	uxtb	r3, r3
 80046e8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80046ec:	b2da      	uxtb	r2, r3
 80046ee:	4b31      	ldr	r3, [pc, #196]	; (80047b4 <xPortStartScheduler+0x130>)
 80046f0:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80046f2:	4b31      	ldr	r3, [pc, #196]	; (80047b8 <xPortStartScheduler+0x134>)
 80046f4:	2207      	movs	r2, #7
 80046f6:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80046f8:	e009      	b.n	800470e <xPortStartScheduler+0x8a>
        {
            ulMaxPRIGROUPValue--;
 80046fa:	4b2f      	ldr	r3, [pc, #188]	; (80047b8 <xPortStartScheduler+0x134>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	3b01      	subs	r3, #1
 8004700:	4a2d      	ldr	r2, [pc, #180]	; (80047b8 <xPortStartScheduler+0x134>)
 8004702:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004704:	78fb      	ldrb	r3, [r7, #3]
 8004706:	b2db      	uxtb	r3, r3
 8004708:	005b      	lsls	r3, r3, #1
 800470a:	b2db      	uxtb	r3, r3
 800470c:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800470e:	78fb      	ldrb	r3, [r7, #3]
 8004710:	b2db      	uxtb	r3, r3
 8004712:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004716:	2b80      	cmp	r3, #128	; 0x80
 8004718:	d0ef      	beq.n	80046fa <xPortStartScheduler+0x76>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800471a:	4b27      	ldr	r3, [pc, #156]	; (80047b8 <xPortStartScheduler+0x134>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f1c3 0307 	rsb	r3, r3, #7
 8004722:	2b04      	cmp	r3, #4
 8004724:	d00a      	beq.n	800473c <xPortStartScheduler+0xb8>
        __asm volatile
 8004726:	f04f 0350 	mov.w	r3, #80	; 0x50
 800472a:	f383 8811 	msr	BASEPRI, r3
 800472e:	f3bf 8f6f 	isb	sy
 8004732:	f3bf 8f4f 	dsb	sy
 8004736:	60bb      	str	r3, [r7, #8]
    }
 8004738:	bf00      	nop
 800473a:	e7fe      	b.n	800473a <xPortStartScheduler+0xb6>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800473c:	4b1e      	ldr	r3, [pc, #120]	; (80047b8 <xPortStartScheduler+0x134>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	021b      	lsls	r3, r3, #8
 8004742:	4a1d      	ldr	r2, [pc, #116]	; (80047b8 <xPortStartScheduler+0x134>)
 8004744:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004746:	4b1c      	ldr	r3, [pc, #112]	; (80047b8 <xPortStartScheduler+0x134>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800474e:	4a1a      	ldr	r2, [pc, #104]	; (80047b8 <xPortStartScheduler+0x134>)
 8004750:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	b2da      	uxtb	r2, r3
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800475a:	4b18      	ldr	r3, [pc, #96]	; (80047bc <xPortStartScheduler+0x138>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a17      	ldr	r2, [pc, #92]	; (80047bc <xPortStartScheduler+0x138>)
 8004760:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004764:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8004766:	4b15      	ldr	r3, [pc, #84]	; (80047bc <xPortStartScheduler+0x138>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a14      	ldr	r2, [pc, #80]	; (80047bc <xPortStartScheduler+0x138>)
 800476c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004770:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8004772:	f000 f963 	bl	8004a3c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8004776:	4b12      	ldr	r3, [pc, #72]	; (80047c0 <xPortStartScheduler+0x13c>)
 8004778:	2200      	movs	r2, #0
 800477a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800477c:	f000 f982 	bl	8004a84 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004780:	4b10      	ldr	r3, [pc, #64]	; (80047c4 <xPortStartScheduler+0x140>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a0f      	ldr	r2, [pc, #60]	; (80047c4 <xPortStartScheduler+0x140>)
 8004786:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800478a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800478c:	f7ff ff64 	bl	8004658 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8004790:	f7fe feec 	bl	800356c <vTaskSwitchContext>
    prvTaskExitError();
 8004794:	f7ff ff1c 	bl	80045d0 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8004798:	2300      	movs	r3, #0
}
 800479a:	4618      	mov	r0, r3
 800479c:	3718      	adds	r7, #24
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}
 80047a2:	bf00      	nop
 80047a4:	e000ed00 	.word	0xe000ed00
 80047a8:	410fc271 	.word	0x410fc271
 80047ac:	410fc270 	.word	0x410fc270
 80047b0:	e000e400 	.word	0xe000e400
 80047b4:	2000027c 	.word	0x2000027c
 80047b8:	20000280 	.word	0x20000280
 80047bc:	e000ed20 	.word	0xe000ed20
 80047c0:	20000010 	.word	0x20000010
 80047c4:	e000ef34 	.word	0xe000ef34

080047c8 <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b087      	sub	sp, #28
 80047cc:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80047ce:	4b37      	ldr	r3, [pc, #220]	; (80048ac <vInitPrioGroupValue+0xe4>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a37      	ldr	r2, [pc, #220]	; (80048b0 <vInitPrioGroupValue+0xe8>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d10a      	bne.n	80047ee <vInitPrioGroupValue+0x26>
        __asm volatile
 80047d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047dc:	f383 8811 	msr	BASEPRI, r3
 80047e0:	f3bf 8f6f 	isb	sy
 80047e4:	f3bf 8f4f 	dsb	sy
 80047e8:	613b      	str	r3, [r7, #16]
    }
 80047ea:	bf00      	nop
 80047ec:	e7fe      	b.n	80047ec <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80047ee:	4b2f      	ldr	r3, [pc, #188]	; (80048ac <vInitPrioGroupValue+0xe4>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4a30      	ldr	r2, [pc, #192]	; (80048b4 <vInitPrioGroupValue+0xec>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d10a      	bne.n	800480e <vInitPrioGroupValue+0x46>
        __asm volatile
 80047f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047fc:	f383 8811 	msr	BASEPRI, r3
 8004800:	f3bf 8f6f 	isb	sy
 8004804:	f3bf 8f4f 	dsb	sy
 8004808:	60fb      	str	r3, [r7, #12]
    }
 800480a:	bf00      	nop
 800480c:	e7fe      	b.n	800480c <vInitPrioGroupValue+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800480e:	4b2a      	ldr	r3, [pc, #168]	; (80048b8 <vInitPrioGroupValue+0xf0>)
 8004810:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004812:	697b      	ldr	r3, [r7, #20]
 8004814:	781b      	ldrb	r3, [r3, #0]
 8004816:	b2db      	uxtb	r3, r3
 8004818:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800481a:	697b      	ldr	r3, [r7, #20]
 800481c:	22ff      	movs	r2, #255	; 0xff
 800481e:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	781b      	ldrb	r3, [r3, #0]
 8004824:	b2db      	uxtb	r3, r3
 8004826:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004828:	78fb      	ldrb	r3, [r7, #3]
 800482a:	b2db      	uxtb	r3, r3
 800482c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004830:	b2da      	uxtb	r2, r3
 8004832:	4b22      	ldr	r3, [pc, #136]	; (80048bc <vInitPrioGroupValue+0xf4>)
 8004834:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004836:	4b22      	ldr	r3, [pc, #136]	; (80048c0 <vInitPrioGroupValue+0xf8>)
 8004838:	2207      	movs	r2, #7
 800483a:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800483c:	e009      	b.n	8004852 <vInitPrioGroupValue+0x8a>
            {
                ulMaxPRIGROUPValue--;
 800483e:	4b20      	ldr	r3, [pc, #128]	; (80048c0 <vInitPrioGroupValue+0xf8>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	3b01      	subs	r3, #1
 8004844:	4a1e      	ldr	r2, [pc, #120]	; (80048c0 <vInitPrioGroupValue+0xf8>)
 8004846:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004848:	78fb      	ldrb	r3, [r7, #3]
 800484a:	b2db      	uxtb	r3, r3
 800484c:	005b      	lsls	r3, r3, #1
 800484e:	b2db      	uxtb	r3, r3
 8004850:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004852:	78fb      	ldrb	r3, [r7, #3]
 8004854:	b2db      	uxtb	r3, r3
 8004856:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800485a:	2b80      	cmp	r3, #128	; 0x80
 800485c:	d0ef      	beq.n	800483e <vInitPrioGroupValue+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800485e:	4b18      	ldr	r3, [pc, #96]	; (80048c0 <vInitPrioGroupValue+0xf8>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f1c3 0307 	rsb	r3, r3, #7
 8004866:	2b04      	cmp	r3, #4
 8004868:	d00a      	beq.n	8004880 <vInitPrioGroupValue+0xb8>
        __asm volatile
 800486a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800486e:	f383 8811 	msr	BASEPRI, r3
 8004872:	f3bf 8f6f 	isb	sy
 8004876:	f3bf 8f4f 	dsb	sy
 800487a:	60bb      	str	r3, [r7, #8]
    }
 800487c:	bf00      	nop
 800487e:	e7fe      	b.n	800487e <vInitPrioGroupValue+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004880:	4b0f      	ldr	r3, [pc, #60]	; (80048c0 <vInitPrioGroupValue+0xf8>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	021b      	lsls	r3, r3, #8
 8004886:	4a0e      	ldr	r2, [pc, #56]	; (80048c0 <vInitPrioGroupValue+0xf8>)
 8004888:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800488a:	4b0d      	ldr	r3, [pc, #52]	; (80048c0 <vInitPrioGroupValue+0xf8>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004892:	4a0b      	ldr	r2, [pc, #44]	; (80048c0 <vInitPrioGroupValue+0xf8>)
 8004894:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	b2da      	uxtb	r2, r3
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 800489e:	bf00      	nop
 80048a0:	371c      	adds	r7, #28
 80048a2:	46bd      	mov	sp, r7
 80048a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a8:	4770      	bx	lr
 80048aa:	bf00      	nop
 80048ac:	e000ed00 	.word	0xe000ed00
 80048b0:	410fc271 	.word	0x410fc271
 80048b4:	410fc270 	.word	0x410fc270
 80048b8:	e000e400 	.word	0xe000e400
 80048bc:	2000027c 	.word	0x2000027c
 80048c0:	20000280 	.word	0x20000280

080048c4 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80048c4:	b480      	push	{r7}
 80048c6:	b083      	sub	sp, #12
 80048c8:	af00      	add	r7, sp, #0
        __asm volatile
 80048ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048ce:	f383 8811 	msr	BASEPRI, r3
 80048d2:	f3bf 8f6f 	isb	sy
 80048d6:	f3bf 8f4f 	dsb	sy
 80048da:	607b      	str	r3, [r7, #4]
    }
 80048dc:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80048de:	4b0f      	ldr	r3, [pc, #60]	; (800491c <vPortEnterCritical+0x58>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	3301      	adds	r3, #1
 80048e4:	4a0d      	ldr	r2, [pc, #52]	; (800491c <vPortEnterCritical+0x58>)
 80048e6:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80048e8:	4b0c      	ldr	r3, [pc, #48]	; (800491c <vPortEnterCritical+0x58>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	2b01      	cmp	r3, #1
 80048ee:	d10f      	bne.n	8004910 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80048f0:	4b0b      	ldr	r3, [pc, #44]	; (8004920 <vPortEnterCritical+0x5c>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	b2db      	uxtb	r3, r3
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d00a      	beq.n	8004910 <vPortEnterCritical+0x4c>
        __asm volatile
 80048fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048fe:	f383 8811 	msr	BASEPRI, r3
 8004902:	f3bf 8f6f 	isb	sy
 8004906:	f3bf 8f4f 	dsb	sy
 800490a:	603b      	str	r3, [r7, #0]
    }
 800490c:	bf00      	nop
 800490e:	e7fe      	b.n	800490e <vPortEnterCritical+0x4a>
    }
}
 8004910:	bf00      	nop
 8004912:	370c      	adds	r7, #12
 8004914:	46bd      	mov	sp, r7
 8004916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491a:	4770      	bx	lr
 800491c:	20000010 	.word	0x20000010
 8004920:	e000ed04 	.word	0xe000ed04

08004924 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004924:	b480      	push	{r7}
 8004926:	b083      	sub	sp, #12
 8004928:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800492a:	4b12      	ldr	r3, [pc, #72]	; (8004974 <vPortExitCritical+0x50>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d10a      	bne.n	8004948 <vPortExitCritical+0x24>
        __asm volatile
 8004932:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004936:	f383 8811 	msr	BASEPRI, r3
 800493a:	f3bf 8f6f 	isb	sy
 800493e:	f3bf 8f4f 	dsb	sy
 8004942:	607b      	str	r3, [r7, #4]
    }
 8004944:	bf00      	nop
 8004946:	e7fe      	b.n	8004946 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8004948:	4b0a      	ldr	r3, [pc, #40]	; (8004974 <vPortExitCritical+0x50>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	3b01      	subs	r3, #1
 800494e:	4a09      	ldr	r2, [pc, #36]	; (8004974 <vPortExitCritical+0x50>)
 8004950:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8004952:	4b08      	ldr	r3, [pc, #32]	; (8004974 <vPortExitCritical+0x50>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d105      	bne.n	8004966 <vPortExitCritical+0x42>
 800495a:	2300      	movs	r3, #0
 800495c:	603b      	str	r3, [r7, #0]
        __asm volatile
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	f383 8811 	msr	BASEPRI, r3
    }
 8004964:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8004966:	bf00      	nop
 8004968:	370c      	adds	r7, #12
 800496a:	46bd      	mov	sp, r7
 800496c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004970:	4770      	bx	lr
 8004972:	bf00      	nop
 8004974:	20000010 	.word	0x20000010
	...

08004980 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8004980:	f3ef 8009 	mrs	r0, PSP
 8004984:	f3bf 8f6f 	isb	sy
 8004988:	4b15      	ldr	r3, [pc, #84]	; (80049e0 <pxCurrentTCBConst>)
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	f01e 0f10 	tst.w	lr, #16
 8004990:	bf08      	it	eq
 8004992:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004996:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800499a:	6010      	str	r0, [r2, #0]
 800499c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80049a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80049a4:	f380 8811 	msr	BASEPRI, r0
 80049a8:	f3bf 8f4f 	dsb	sy
 80049ac:	f3bf 8f6f 	isb	sy
 80049b0:	f7fe fddc 	bl	800356c <vTaskSwitchContext>
 80049b4:	f04f 0000 	mov.w	r0, #0
 80049b8:	f380 8811 	msr	BASEPRI, r0
 80049bc:	bc09      	pop	{r0, r3}
 80049be:	6819      	ldr	r1, [r3, #0]
 80049c0:	6808      	ldr	r0, [r1, #0]
 80049c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049c6:	f01e 0f10 	tst.w	lr, #16
 80049ca:	bf08      	it	eq
 80049cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80049d0:	f380 8809 	msr	PSP, r0
 80049d4:	f3bf 8f6f 	isb	sy
 80049d8:	4770      	bx	lr
 80049da:	bf00      	nop
 80049dc:	f3af 8000 	nop.w

080049e0 <pxCurrentTCBConst>:
 80049e0:	2000013c 	.word	0x2000013c
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80049e4:	bf00      	nop
 80049e6:	bf00      	nop

080049e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b082      	sub	sp, #8
 80049ec:	af00      	add	r7, sp, #0
        __asm volatile
 80049ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049f2:	f383 8811 	msr	BASEPRI, r3
 80049f6:	f3bf 8f6f 	isb	sy
 80049fa:	f3bf 8f4f 	dsb	sy
 80049fe:	607b      	str	r3, [r7, #4]
    }
 8004a00:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 8004a02:	f002 fdab 	bl	800755c <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8004a06:	f7fe fcb9 	bl	800337c <xTaskIncrementTick>
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d006      	beq.n	8004a1e <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 8004a10:	f002 fe02 	bl	8007618 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004a14:	4b08      	ldr	r3, [pc, #32]	; (8004a38 <SysTick_Handler+0x50>)
 8004a16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a1a:	601a      	str	r2, [r3, #0]
 8004a1c:	e001      	b.n	8004a22 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 8004a1e:	f002 fddf 	bl	80075e0 <SEGGER_SYSVIEW_RecordExitISR>
 8004a22:	2300      	movs	r3, #0
 8004a24:	603b      	str	r3, [r7, #0]
        __asm volatile
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	f383 8811 	msr	BASEPRI, r3
    }
 8004a2c:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 8004a2e:	bf00      	nop
 8004a30:	3708      	adds	r7, #8
 8004a32:	46bd      	mov	sp, r7
 8004a34:	bd80      	pop	{r7, pc}
 8004a36:	bf00      	nop
 8004a38:	e000ed04 	.word	0xe000ed04

08004a3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004a40:	4b0b      	ldr	r3, [pc, #44]	; (8004a70 <vPortSetupTimerInterrupt+0x34>)
 8004a42:	2200      	movs	r2, #0
 8004a44:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004a46:	4b0b      	ldr	r3, [pc, #44]	; (8004a74 <vPortSetupTimerInterrupt+0x38>)
 8004a48:	2200      	movs	r2, #0
 8004a4a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004a4c:	4b0a      	ldr	r3, [pc, #40]	; (8004a78 <vPortSetupTimerInterrupt+0x3c>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a0a      	ldr	r2, [pc, #40]	; (8004a7c <vPortSetupTimerInterrupt+0x40>)
 8004a52:	fba2 2303 	umull	r2, r3, r2, r3
 8004a56:	099b      	lsrs	r3, r3, #6
 8004a58:	4a09      	ldr	r2, [pc, #36]	; (8004a80 <vPortSetupTimerInterrupt+0x44>)
 8004a5a:	3b01      	subs	r3, #1
 8004a5c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004a5e:	4b04      	ldr	r3, [pc, #16]	; (8004a70 <vPortSetupTimerInterrupt+0x34>)
 8004a60:	2207      	movs	r2, #7
 8004a62:	601a      	str	r2, [r3, #0]
}
 8004a64:	bf00      	nop
 8004a66:	46bd      	mov	sp, r7
 8004a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6c:	4770      	bx	lr
 8004a6e:	bf00      	nop
 8004a70:	e000e010 	.word	0xe000e010
 8004a74:	e000e018 	.word	0xe000e018
 8004a78:	20000000 	.word	0x20000000
 8004a7c:	10624dd3 	.word	0x10624dd3
 8004a80:	e000e014 	.word	0xe000e014

08004a84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8004a84:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004a94 <vPortEnableVFP+0x10>
 8004a88:	6801      	ldr	r1, [r0, #0]
 8004a8a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004a8e:	6001      	str	r1, [r0, #0]
 8004a90:	4770      	bx	lr
 8004a92:	0000      	.short	0x0000
 8004a94:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8004a98:	bf00      	nop
 8004a9a:	bf00      	nop

08004a9c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8004a9c:	b480      	push	{r7}
 8004a9e:	b085      	sub	sp, #20
 8004aa0:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8004aa2:	f3ef 8305 	mrs	r3, IPSR
 8004aa6:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	2b0f      	cmp	r3, #15
 8004aac:	d914      	bls.n	8004ad8 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004aae:	4a17      	ldr	r2, [pc, #92]	; (8004b0c <vPortValidateInterruptPriority+0x70>)
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	4413      	add	r3, r2
 8004ab4:	781b      	ldrb	r3, [r3, #0]
 8004ab6:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004ab8:	4b15      	ldr	r3, [pc, #84]	; (8004b10 <vPortValidateInterruptPriority+0x74>)
 8004aba:	781b      	ldrb	r3, [r3, #0]
 8004abc:	7afa      	ldrb	r2, [r7, #11]
 8004abe:	429a      	cmp	r2, r3
 8004ac0:	d20a      	bcs.n	8004ad8 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8004ac2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ac6:	f383 8811 	msr	BASEPRI, r3
 8004aca:	f3bf 8f6f 	isb	sy
 8004ace:	f3bf 8f4f 	dsb	sy
 8004ad2:	607b      	str	r3, [r7, #4]
    }
 8004ad4:	bf00      	nop
 8004ad6:	e7fe      	b.n	8004ad6 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004ad8:	4b0e      	ldr	r3, [pc, #56]	; (8004b14 <vPortValidateInterruptPriority+0x78>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004ae0:	4b0d      	ldr	r3, [pc, #52]	; (8004b18 <vPortValidateInterruptPriority+0x7c>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	429a      	cmp	r2, r3
 8004ae6:	d90a      	bls.n	8004afe <vPortValidateInterruptPriority+0x62>
        __asm volatile
 8004ae8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aec:	f383 8811 	msr	BASEPRI, r3
 8004af0:	f3bf 8f6f 	isb	sy
 8004af4:	f3bf 8f4f 	dsb	sy
 8004af8:	603b      	str	r3, [r7, #0]
    }
 8004afa:	bf00      	nop
 8004afc:	e7fe      	b.n	8004afc <vPortValidateInterruptPriority+0x60>
    }
 8004afe:	bf00      	nop
 8004b00:	3714      	adds	r7, #20
 8004b02:	46bd      	mov	sp, r7
 8004b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b08:	4770      	bx	lr
 8004b0a:	bf00      	nop
 8004b0c:	e000e3f0 	.word	0xe000e3f0
 8004b10:	2000027c 	.word	0x2000027c
 8004b14:	e000ed0c 	.word	0xe000ed0c
 8004b18:	20000280 	.word	0x20000280

08004b1c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b08a      	sub	sp, #40	; 0x28
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8004b24:	2300      	movs	r3, #0
 8004b26:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 8004b28:	f7fe fb06 	bl	8003138 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8004b2c:	4b53      	ldr	r3, [pc, #332]	; (8004c7c <pvPortMalloc+0x160>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d101      	bne.n	8004b38 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8004b34:	f000 f908 	bl	8004d48 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d012      	beq.n	8004b64 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8004b3e:	2208      	movs	r2, #8
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	f003 0307 	and.w	r3, r3, #7
 8004b46:	1ad3      	subs	r3, r2, r3
 8004b48:	3308      	adds	r3, #8
 8004b4a:	61bb      	str	r3, [r7, #24]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8004b4c:	69bb      	ldr	r3, [r7, #24]
 8004b4e:	43db      	mvns	r3, r3
 8004b50:	687a      	ldr	r2, [r7, #4]
 8004b52:	429a      	cmp	r2, r3
 8004b54:	d804      	bhi.n	8004b60 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 8004b56:	687a      	ldr	r2, [r7, #4]
 8004b58:	69bb      	ldr	r3, [r7, #24]
 8004b5a:	4413      	add	r3, r2
 8004b5c:	607b      	str	r3, [r7, #4]
 8004b5e:	e001      	b.n	8004b64 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 8004b60:	2300      	movs	r3, #0
 8004b62:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	db70      	blt.n	8004c4c <pvPortMalloc+0x130>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d06d      	beq.n	8004c4c <pvPortMalloc+0x130>
 8004b70:	4b43      	ldr	r3, [pc, #268]	; (8004c80 <pvPortMalloc+0x164>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	687a      	ldr	r2, [r7, #4]
 8004b76:	429a      	cmp	r2, r3
 8004b78:	d868      	bhi.n	8004c4c <pvPortMalloc+0x130>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8004b7a:	4b42      	ldr	r3, [pc, #264]	; (8004c84 <pvPortMalloc+0x168>)
 8004b7c:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8004b7e:	4b41      	ldr	r3, [pc, #260]	; (8004c84 <pvPortMalloc+0x168>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004b84:	e004      	b.n	8004b90 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 8004b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b88:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8004b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	687a      	ldr	r2, [r7, #4]
 8004b96:	429a      	cmp	r2, r3
 8004b98:	d903      	bls.n	8004ba2 <pvPortMalloc+0x86>
 8004b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d1f1      	bne.n	8004b86 <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8004ba2:	4b36      	ldr	r3, [pc, #216]	; (8004c7c <pvPortMalloc+0x160>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ba8:	429a      	cmp	r2, r3
 8004baa:	d04f      	beq.n	8004c4c <pvPortMalloc+0x130>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004bac:	6a3b      	ldr	r3, [r7, #32]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	2208      	movs	r2, #8
 8004bb2:	4413      	add	r3, r2
 8004bb4:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bb8:	681a      	ldr	r2, [r3, #0]
 8004bba:	6a3b      	ldr	r3, [r7, #32]
 8004bbc:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bc0:	685a      	ldr	r2, [r3, #4]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	1ad2      	subs	r2, r2, r3
 8004bc6:	2308      	movs	r3, #8
 8004bc8:	005b      	lsls	r3, r3, #1
 8004bca:	429a      	cmp	r2, r3
 8004bcc:	d91f      	bls.n	8004c0e <pvPortMalloc+0xf2>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004bce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	4413      	add	r3, r2
 8004bd4:	617b      	str	r3, [r7, #20]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	f003 0307 	and.w	r3, r3, #7
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d00a      	beq.n	8004bf6 <pvPortMalloc+0xda>
        __asm volatile
 8004be0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004be4:	f383 8811 	msr	BASEPRI, r3
 8004be8:	f3bf 8f6f 	isb	sy
 8004bec:	f3bf 8f4f 	dsb	sy
 8004bf0:	613b      	str	r3, [r7, #16]
    }
 8004bf2:	bf00      	nop
 8004bf4:	e7fe      	b.n	8004bf4 <pvPortMalloc+0xd8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bf8:	685a      	ldr	r2, [r3, #4]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	1ad2      	subs	r2, r2, r3
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8004c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c04:	687a      	ldr	r2, [r7, #4]
 8004c06:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004c08:	6978      	ldr	r0, [r7, #20]
 8004c0a:	f000 f8f9 	bl	8004e00 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004c0e:	4b1c      	ldr	r3, [pc, #112]	; (8004c80 <pvPortMalloc+0x164>)
 8004c10:	681a      	ldr	r2, [r3, #0]
 8004c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	1ad3      	subs	r3, r2, r3
 8004c18:	4a19      	ldr	r2, [pc, #100]	; (8004c80 <pvPortMalloc+0x164>)
 8004c1a:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004c1c:	4b18      	ldr	r3, [pc, #96]	; (8004c80 <pvPortMalloc+0x164>)
 8004c1e:	681a      	ldr	r2, [r3, #0]
 8004c20:	4b19      	ldr	r3, [pc, #100]	; (8004c88 <pvPortMalloc+0x16c>)
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	429a      	cmp	r2, r3
 8004c26:	d203      	bcs.n	8004c30 <pvPortMalloc+0x114>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004c28:	4b15      	ldr	r3, [pc, #84]	; (8004c80 <pvPortMalloc+0x164>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4a16      	ldr	r2, [pc, #88]	; (8004c88 <pvPortMalloc+0x16c>)
 8004c2e:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8004c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c3a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8004c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c3e:	2200      	movs	r2, #0
 8004c40:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8004c42:	4b12      	ldr	r3, [pc, #72]	; (8004c8c <pvPortMalloc+0x170>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	3301      	adds	r3, #1
 8004c48:	4a10      	ldr	r2, [pc, #64]	; (8004c8c <pvPortMalloc+0x170>)
 8004c4a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8004c4c:	f7fe fa82 	bl	8003154 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004c50:	69fb      	ldr	r3, [r7, #28]
 8004c52:	f003 0307 	and.w	r3, r3, #7
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d00a      	beq.n	8004c70 <pvPortMalloc+0x154>
        __asm volatile
 8004c5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c5e:	f383 8811 	msr	BASEPRI, r3
 8004c62:	f3bf 8f6f 	isb	sy
 8004c66:	f3bf 8f4f 	dsb	sy
 8004c6a:	60fb      	str	r3, [r7, #12]
    }
 8004c6c:	bf00      	nop
 8004c6e:	e7fe      	b.n	8004c6e <pvPortMalloc+0x152>
    return pvReturn;
 8004c70:	69fb      	ldr	r3, [r7, #28]
}
 8004c72:	4618      	mov	r0, r3
 8004c74:	3728      	adds	r7, #40	; 0x28
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bd80      	pop	{r7, pc}
 8004c7a:	bf00      	nop
 8004c7c:	20012e8c 	.word	0x20012e8c
 8004c80:	20012e90 	.word	0x20012e90
 8004c84:	20012e84 	.word	0x20012e84
 8004c88:	20012e94 	.word	0x20012e94
 8004c8c:	20012e98 	.word	0x20012e98

08004c90 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b086      	sub	sp, #24
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d049      	beq.n	8004d36 <vPortFree+0xa6>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8004ca2:	2308      	movs	r3, #8
 8004ca4:	425b      	negs	r3, r3
 8004ca6:	697a      	ldr	r2, [r7, #20]
 8004ca8:	4413      	add	r3, r2
 8004caa:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	613b      	str	r3, [r7, #16]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	db0a      	blt.n	8004cce <vPortFree+0x3e>
        __asm volatile
 8004cb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cbc:	f383 8811 	msr	BASEPRI, r3
 8004cc0:	f3bf 8f6f 	isb	sy
 8004cc4:	f3bf 8f4f 	dsb	sy
 8004cc8:	60fb      	str	r3, [r7, #12]
    }
 8004cca:	bf00      	nop
 8004ccc:	e7fe      	b.n	8004ccc <vPortFree+0x3c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004cce:	693b      	ldr	r3, [r7, #16]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d00a      	beq.n	8004cec <vPortFree+0x5c>
        __asm volatile
 8004cd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cda:	f383 8811 	msr	BASEPRI, r3
 8004cde:	f3bf 8f6f 	isb	sy
 8004ce2:	f3bf 8f4f 	dsb	sy
 8004ce6:	60bb      	str	r3, [r7, #8]
    }
 8004ce8:	bf00      	nop
 8004cea:	e7fe      	b.n	8004cea <vPortFree+0x5a>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8004cec:	693b      	ldr	r3, [r7, #16]
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	0fdb      	lsrs	r3, r3, #31
 8004cf2:	f003 0301 	and.w	r3, r3, #1
 8004cf6:	b2db      	uxtb	r3, r3
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d01c      	beq.n	8004d36 <vPortFree+0xa6>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8004cfc:	693b      	ldr	r3, [r7, #16]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d118      	bne.n	8004d36 <vPortFree+0xa6>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8004d04:	693b      	ldr	r3, [r7, #16]
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 8004d10:	f7fe fa12 	bl	8003138 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8004d14:	693b      	ldr	r3, [r7, #16]
 8004d16:	685a      	ldr	r2, [r3, #4]
 8004d18:	4b09      	ldr	r3, [pc, #36]	; (8004d40 <vPortFree+0xb0>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4413      	add	r3, r2
 8004d1e:	4a08      	ldr	r2, [pc, #32]	; (8004d40 <vPortFree+0xb0>)
 8004d20:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004d22:	6938      	ldr	r0, [r7, #16]
 8004d24:	f000 f86c 	bl	8004e00 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8004d28:	4b06      	ldr	r3, [pc, #24]	; (8004d44 <vPortFree+0xb4>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	3301      	adds	r3, #1
 8004d2e:	4a05      	ldr	r2, [pc, #20]	; (8004d44 <vPortFree+0xb4>)
 8004d30:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8004d32:	f7fe fa0f 	bl	8003154 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8004d36:	bf00      	nop
 8004d38:	3718      	adds	r7, #24
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bd80      	pop	{r7, pc}
 8004d3e:	bf00      	nop
 8004d40:	20012e90 	.word	0x20012e90
 8004d44:	20012e9c 	.word	0x20012e9c

08004d48 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8004d48:	b480      	push	{r7}
 8004d4a:	b085      	sub	sp, #20
 8004d4c:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004d4e:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8004d52:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8004d54:	4b25      	ldr	r3, [pc, #148]	; (8004dec <prvHeapInit+0xa4>)
 8004d56:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	f003 0307 	and.w	r3, r3, #7
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d00c      	beq.n	8004d7c <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	3307      	adds	r3, #7
 8004d66:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	f023 0307 	bic.w	r3, r3, #7
 8004d6e:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 8004d70:	68ba      	ldr	r2, [r7, #8]
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	1ad3      	subs	r3, r2, r3
 8004d76:	4a1d      	ldr	r2, [pc, #116]	; (8004dec <prvHeapInit+0xa4>)
 8004d78:	4413      	add	r3, r2
 8004d7a:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004d80:	4a1b      	ldr	r2, [pc, #108]	; (8004df0 <prvHeapInit+0xa8>)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8004d86:	4b1a      	ldr	r3, [pc, #104]	; (8004df0 <prvHeapInit+0xa8>)
 8004d88:	2200      	movs	r2, #0
 8004d8a:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	68ba      	ldr	r2, [r7, #8]
 8004d90:	4413      	add	r3, r2
 8004d92:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8004d94:	2208      	movs	r2, #8
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	1a9b      	subs	r3, r3, r2
 8004d9a:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	f023 0307 	bic.w	r3, r3, #7
 8004da2:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	4a13      	ldr	r2, [pc, #76]	; (8004df4 <prvHeapInit+0xac>)
 8004da8:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8004daa:	4b12      	ldr	r3, [pc, #72]	; (8004df4 <prvHeapInit+0xac>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	2200      	movs	r2, #0
 8004db0:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8004db2:	4b10      	ldr	r3, [pc, #64]	; (8004df4 <prvHeapInit+0xac>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	2200      	movs	r2, #0
 8004db8:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	68fa      	ldr	r2, [r7, #12]
 8004dc2:	1ad2      	subs	r2, r2, r3
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004dc8:	4b0a      	ldr	r3, [pc, #40]	; (8004df4 <prvHeapInit+0xac>)
 8004dca:	681a      	ldr	r2, [r3, #0]
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	4a08      	ldr	r2, [pc, #32]	; (8004df8 <prvHeapInit+0xb0>)
 8004dd6:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	685b      	ldr	r3, [r3, #4]
 8004ddc:	4a07      	ldr	r2, [pc, #28]	; (8004dfc <prvHeapInit+0xb4>)
 8004dde:	6013      	str	r3, [r2, #0]
}
 8004de0:	bf00      	nop
 8004de2:	3714      	adds	r7, #20
 8004de4:	46bd      	mov	sp, r7
 8004de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dea:	4770      	bx	lr
 8004dec:	20000284 	.word	0x20000284
 8004df0:	20012e84 	.word	0x20012e84
 8004df4:	20012e8c 	.word	0x20012e8c
 8004df8:	20012e94 	.word	0x20012e94
 8004dfc:	20012e90 	.word	0x20012e90

08004e00 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8004e00:	b480      	push	{r7}
 8004e02:	b085      	sub	sp, #20
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004e08:	4b28      	ldr	r3, [pc, #160]	; (8004eac <prvInsertBlockIntoFreeList+0xac>)
 8004e0a:	60fb      	str	r3, [r7, #12]
 8004e0c:	e002      	b.n	8004e14 <prvInsertBlockIntoFreeList+0x14>
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	60fb      	str	r3, [r7, #12]
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	687a      	ldr	r2, [r7, #4]
 8004e1a:	429a      	cmp	r2, r3
 8004e1c:	d8f7      	bhi.n	8004e0e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	68ba      	ldr	r2, [r7, #8]
 8004e28:	4413      	add	r3, r2
 8004e2a:	687a      	ldr	r2, [r7, #4]
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	d108      	bne.n	8004e42 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	685a      	ldr	r2, [r3, #4]
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	441a      	add	r2, r3
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	68ba      	ldr	r2, [r7, #8]
 8004e4c:	441a      	add	r2, r3
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	429a      	cmp	r2, r3
 8004e54:	d118      	bne.n	8004e88 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681a      	ldr	r2, [r3, #0]
 8004e5a:	4b15      	ldr	r3, [pc, #84]	; (8004eb0 <prvInsertBlockIntoFreeList+0xb0>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	429a      	cmp	r2, r3
 8004e60:	d00d      	beq.n	8004e7e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	685a      	ldr	r2, [r3, #4]
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	685b      	ldr	r3, [r3, #4]
 8004e6c:	441a      	add	r2, r3
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	681a      	ldr	r2, [r3, #0]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	601a      	str	r2, [r3, #0]
 8004e7c:	e008      	b.n	8004e90 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004e7e:	4b0c      	ldr	r3, [pc, #48]	; (8004eb0 <prvInsertBlockIntoFreeList+0xb0>)
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	601a      	str	r2, [r3, #0]
 8004e86:	e003      	b.n	8004e90 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8004e90:	68fa      	ldr	r2, [r7, #12]
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	429a      	cmp	r2, r3
 8004e96:	d002      	beq.n	8004e9e <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	687a      	ldr	r2, [r7, #4]
 8004e9c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004e9e:	bf00      	nop
 8004ea0:	3714      	adds	r7, #20
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea8:	4770      	bx	lr
 8004eaa:	bf00      	nop
 8004eac:	20012e84 	.word	0x20012e84
 8004eb0:	20012e8c 	.word	0x20012e8c

08004eb4 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8004eb8:	4803      	ldr	r0, [pc, #12]	; (8004ec8 <_cbSendSystemDesc+0x14>)
 8004eba:	f002 faf9 	bl	80074b0 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8004ebe:	4803      	ldr	r0, [pc, #12]	; (8004ecc <_cbSendSystemDesc+0x18>)
 8004ec0:	f002 faf6 	bl	80074b0 <SEGGER_SYSVIEW_SendSysDesc>
}
 8004ec4:	bf00      	nop
 8004ec6:	bd80      	pop	{r7, pc}
 8004ec8:	08008c94 	.word	0x08008c94
 8004ecc:	08008cd4 	.word	0x08008cd4

08004ed0 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8004ed4:	4b06      	ldr	r3, [pc, #24]	; (8004ef0 <SEGGER_SYSVIEW_Conf+0x20>)
 8004ed6:	6818      	ldr	r0, [r3, #0]
 8004ed8:	4b05      	ldr	r3, [pc, #20]	; (8004ef0 <SEGGER_SYSVIEW_Conf+0x20>)
 8004eda:	6819      	ldr	r1, [r3, #0]
 8004edc:	4b05      	ldr	r3, [pc, #20]	; (8004ef4 <SEGGER_SYSVIEW_Conf+0x24>)
 8004ede:	4a06      	ldr	r2, [pc, #24]	; (8004ef8 <SEGGER_SYSVIEW_Conf+0x28>)
 8004ee0:	f001 fdb4 	bl	8006a4c <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8004ee4:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8004ee8:	f001 fdf4 	bl	8006ad4 <SEGGER_SYSVIEW_SetRAMBase>
}
 8004eec:	bf00      	nop
 8004eee:	bd80      	pop	{r7, pc}
 8004ef0:	20000000 	.word	0x20000000
 8004ef4:	08004eb5 	.word	0x08004eb5
 8004ef8:	08008d70 	.word	0x08008d70

08004efc <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8004efc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004efe:	b085      	sub	sp, #20
 8004f00:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8004f02:	2300      	movs	r3, #0
 8004f04:	607b      	str	r3, [r7, #4]
 8004f06:	e033      	b.n	8004f70 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8004f08:	491e      	ldr	r1, [pc, #120]	; (8004f84 <_cbSendTaskList+0x88>)
 8004f0a:	687a      	ldr	r2, [r7, #4]
 8004f0c:	4613      	mov	r3, r2
 8004f0e:	009b      	lsls	r3, r3, #2
 8004f10:	4413      	add	r3, r2
 8004f12:	009b      	lsls	r3, r3, #2
 8004f14:	440b      	add	r3, r1
 8004f16:	6818      	ldr	r0, [r3, #0]
 8004f18:	491a      	ldr	r1, [pc, #104]	; (8004f84 <_cbSendTaskList+0x88>)
 8004f1a:	687a      	ldr	r2, [r7, #4]
 8004f1c:	4613      	mov	r3, r2
 8004f1e:	009b      	lsls	r3, r3, #2
 8004f20:	4413      	add	r3, r2
 8004f22:	009b      	lsls	r3, r3, #2
 8004f24:	440b      	add	r3, r1
 8004f26:	3304      	adds	r3, #4
 8004f28:	6819      	ldr	r1, [r3, #0]
 8004f2a:	4c16      	ldr	r4, [pc, #88]	; (8004f84 <_cbSendTaskList+0x88>)
 8004f2c:	687a      	ldr	r2, [r7, #4]
 8004f2e:	4613      	mov	r3, r2
 8004f30:	009b      	lsls	r3, r3, #2
 8004f32:	4413      	add	r3, r2
 8004f34:	009b      	lsls	r3, r3, #2
 8004f36:	4423      	add	r3, r4
 8004f38:	3308      	adds	r3, #8
 8004f3a:	681c      	ldr	r4, [r3, #0]
 8004f3c:	4d11      	ldr	r5, [pc, #68]	; (8004f84 <_cbSendTaskList+0x88>)
 8004f3e:	687a      	ldr	r2, [r7, #4]
 8004f40:	4613      	mov	r3, r2
 8004f42:	009b      	lsls	r3, r3, #2
 8004f44:	4413      	add	r3, r2
 8004f46:	009b      	lsls	r3, r3, #2
 8004f48:	442b      	add	r3, r5
 8004f4a:	330c      	adds	r3, #12
 8004f4c:	681d      	ldr	r5, [r3, #0]
 8004f4e:	4e0d      	ldr	r6, [pc, #52]	; (8004f84 <_cbSendTaskList+0x88>)
 8004f50:	687a      	ldr	r2, [r7, #4]
 8004f52:	4613      	mov	r3, r2
 8004f54:	009b      	lsls	r3, r3, #2
 8004f56:	4413      	add	r3, r2
 8004f58:	009b      	lsls	r3, r3, #2
 8004f5a:	4433      	add	r3, r6
 8004f5c:	3310      	adds	r3, #16
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	9300      	str	r3, [sp, #0]
 8004f62:	462b      	mov	r3, r5
 8004f64:	4622      	mov	r2, r4
 8004f66:	f000 f979 	bl	800525c <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	3301      	adds	r3, #1
 8004f6e:	607b      	str	r3, [r7, #4]
 8004f70:	4b05      	ldr	r3, [pc, #20]	; (8004f88 <_cbSendTaskList+0x8c>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	687a      	ldr	r2, [r7, #4]
 8004f76:	429a      	cmp	r2, r3
 8004f78:	d3c6      	bcc.n	8004f08 <_cbSendTaskList+0xc>
  }
}
 8004f7a:	bf00      	nop
 8004f7c:	bf00      	nop
 8004f7e:	370c      	adds	r7, #12
 8004f80:	46bd      	mov	sp, r7
 8004f82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f84:	20012ea0 	.word	0x20012ea0
 8004f88:	20012f40 	.word	0x20012f40

08004f8c <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8004f8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f90:	b082      	sub	sp, #8
 8004f92:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8004f94:	f7fe f9e0 	bl	8003358 <xTaskGetTickCountFromISR>
 8004f98:	4603      	mov	r3, r0
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	469a      	mov	sl, r3
 8004f9e:	4693      	mov	fp, r2
 8004fa0:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8004fa4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004fa8:	4602      	mov	r2, r0
 8004faa:	460b      	mov	r3, r1
 8004fac:	f04f 0a00 	mov.w	sl, #0
 8004fb0:	f04f 0b00 	mov.w	fp, #0
 8004fb4:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8004fb8:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8004fbc:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8004fc0:	4652      	mov	r2, sl
 8004fc2:	465b      	mov	r3, fp
 8004fc4:	1a14      	subs	r4, r2, r0
 8004fc6:	eb63 0501 	sbc.w	r5, r3, r1
 8004fca:	f04f 0200 	mov.w	r2, #0
 8004fce:	f04f 0300 	mov.w	r3, #0
 8004fd2:	00ab      	lsls	r3, r5, #2
 8004fd4:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8004fd8:	00a2      	lsls	r2, r4, #2
 8004fda:	4614      	mov	r4, r2
 8004fdc:	461d      	mov	r5, r3
 8004fde:	eb14 0800 	adds.w	r8, r4, r0
 8004fe2:	eb45 0901 	adc.w	r9, r5, r1
 8004fe6:	f04f 0200 	mov.w	r2, #0
 8004fea:	f04f 0300 	mov.w	r3, #0
 8004fee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004ff2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004ff6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004ffa:	4690      	mov	r8, r2
 8004ffc:	4699      	mov	r9, r3
 8004ffe:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8005002:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8005006:	4610      	mov	r0, r2
 8005008:	4619      	mov	r1, r3
 800500a:	3708      	adds	r7, #8
 800500c:	46bd      	mov	sp, r7
 800500e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08005014 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8005014:	b580      	push	{r7, lr}
 8005016:	b086      	sub	sp, #24
 8005018:	af02      	add	r7, sp, #8
 800501a:	60f8      	str	r0, [r7, #12]
 800501c:	60b9      	str	r1, [r7, #8]
 800501e:	607a      	str	r2, [r7, #4]
 8005020:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8005022:	2205      	movs	r2, #5
 8005024:	492b      	ldr	r1, [pc, #172]	; (80050d4 <SYSVIEW_AddTask+0xc0>)
 8005026:	68b8      	ldr	r0, [r7, #8]
 8005028:	f002 fdc4 	bl	8007bb4 <memcmp>
 800502c:	4603      	mov	r3, r0
 800502e:	2b00      	cmp	r3, #0
 8005030:	d04b      	beq.n	80050ca <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8005032:	4b29      	ldr	r3, [pc, #164]	; (80050d8 <SYSVIEW_AddTask+0xc4>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	2b07      	cmp	r3, #7
 8005038:	d903      	bls.n	8005042 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800503a:	4828      	ldr	r0, [pc, #160]	; (80050dc <SYSVIEW_AddTask+0xc8>)
 800503c:	f002 fcf4 	bl	8007a28 <SEGGER_SYSVIEW_Warn>
    return;
 8005040:	e044      	b.n	80050cc <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8005042:	4b25      	ldr	r3, [pc, #148]	; (80050d8 <SYSVIEW_AddTask+0xc4>)
 8005044:	681a      	ldr	r2, [r3, #0]
 8005046:	4926      	ldr	r1, [pc, #152]	; (80050e0 <SYSVIEW_AddTask+0xcc>)
 8005048:	4613      	mov	r3, r2
 800504a:	009b      	lsls	r3, r3, #2
 800504c:	4413      	add	r3, r2
 800504e:	009b      	lsls	r3, r3, #2
 8005050:	440b      	add	r3, r1
 8005052:	68fa      	ldr	r2, [r7, #12]
 8005054:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8005056:	4b20      	ldr	r3, [pc, #128]	; (80050d8 <SYSVIEW_AddTask+0xc4>)
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	4921      	ldr	r1, [pc, #132]	; (80050e0 <SYSVIEW_AddTask+0xcc>)
 800505c:	4613      	mov	r3, r2
 800505e:	009b      	lsls	r3, r3, #2
 8005060:	4413      	add	r3, r2
 8005062:	009b      	lsls	r3, r3, #2
 8005064:	440b      	add	r3, r1
 8005066:	3304      	adds	r3, #4
 8005068:	68ba      	ldr	r2, [r7, #8]
 800506a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 800506c:	4b1a      	ldr	r3, [pc, #104]	; (80050d8 <SYSVIEW_AddTask+0xc4>)
 800506e:	681a      	ldr	r2, [r3, #0]
 8005070:	491b      	ldr	r1, [pc, #108]	; (80050e0 <SYSVIEW_AddTask+0xcc>)
 8005072:	4613      	mov	r3, r2
 8005074:	009b      	lsls	r3, r3, #2
 8005076:	4413      	add	r3, r2
 8005078:	009b      	lsls	r3, r3, #2
 800507a:	440b      	add	r3, r1
 800507c:	3308      	adds	r3, #8
 800507e:	687a      	ldr	r2, [r7, #4]
 8005080:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8005082:	4b15      	ldr	r3, [pc, #84]	; (80050d8 <SYSVIEW_AddTask+0xc4>)
 8005084:	681a      	ldr	r2, [r3, #0]
 8005086:	4916      	ldr	r1, [pc, #88]	; (80050e0 <SYSVIEW_AddTask+0xcc>)
 8005088:	4613      	mov	r3, r2
 800508a:	009b      	lsls	r3, r3, #2
 800508c:	4413      	add	r3, r2
 800508e:	009b      	lsls	r3, r3, #2
 8005090:	440b      	add	r3, r1
 8005092:	330c      	adds	r3, #12
 8005094:	683a      	ldr	r2, [r7, #0]
 8005096:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8005098:	4b0f      	ldr	r3, [pc, #60]	; (80050d8 <SYSVIEW_AddTask+0xc4>)
 800509a:	681a      	ldr	r2, [r3, #0]
 800509c:	4910      	ldr	r1, [pc, #64]	; (80050e0 <SYSVIEW_AddTask+0xcc>)
 800509e:	4613      	mov	r3, r2
 80050a0:	009b      	lsls	r3, r3, #2
 80050a2:	4413      	add	r3, r2
 80050a4:	009b      	lsls	r3, r3, #2
 80050a6:	440b      	add	r3, r1
 80050a8:	3310      	adds	r3, #16
 80050aa:	69ba      	ldr	r2, [r7, #24]
 80050ac:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 80050ae:	4b0a      	ldr	r3, [pc, #40]	; (80050d8 <SYSVIEW_AddTask+0xc4>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	3301      	adds	r3, #1
 80050b4:	4a08      	ldr	r2, [pc, #32]	; (80050d8 <SYSVIEW_AddTask+0xc4>)
 80050b6:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 80050b8:	69bb      	ldr	r3, [r7, #24]
 80050ba:	9300      	str	r3, [sp, #0]
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	687a      	ldr	r2, [r7, #4]
 80050c0:	68b9      	ldr	r1, [r7, #8]
 80050c2:	68f8      	ldr	r0, [r7, #12]
 80050c4:	f000 f8ca 	bl	800525c <SYSVIEW_SendTaskInfo>
 80050c8:	e000      	b.n	80050cc <SYSVIEW_AddTask+0xb8>
    return;
 80050ca:	bf00      	nop

}
 80050cc:	3710      	adds	r7, #16
 80050ce:	46bd      	mov	sp, r7
 80050d0:	bd80      	pop	{r7, pc}
 80050d2:	bf00      	nop
 80050d4:	08008ce4 	.word	0x08008ce4
 80050d8:	20012f40 	.word	0x20012f40
 80050dc:	08008cec 	.word	0x08008cec
 80050e0:	20012ea0 	.word	0x20012ea0

080050e4 <SYSVIEW_DeleteTask>:
*       SYSVIEW_DeleteTask()
*
*  Function description
*    Delete a task from the internal list.
*/
void SYSVIEW_DeleteTask(U32 xHandle) {
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b084      	sub	sp, #16
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
  unsigned n;
  
  if (_NumTasks == 0) {
 80050ec:	4b59      	ldr	r3, [pc, #356]	; (8005254 <SYSVIEW_DeleteTask+0x170>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	f000 80ab 	beq.w	800524c <SYSVIEW_DeleteTask+0x168>
    return; // Early out
  }  
  for (n = 0; n < _NumTasks; n++) {
 80050f6:	2300      	movs	r3, #0
 80050f8:	60fb      	str	r3, [r7, #12]
 80050fa:	e00d      	b.n	8005118 <SYSVIEW_DeleteTask+0x34>
    if (_aTasks[n].xHandle == xHandle) {
 80050fc:	4956      	ldr	r1, [pc, #344]	; (8005258 <SYSVIEW_DeleteTask+0x174>)
 80050fe:	68fa      	ldr	r2, [r7, #12]
 8005100:	4613      	mov	r3, r2
 8005102:	009b      	lsls	r3, r3, #2
 8005104:	4413      	add	r3, r2
 8005106:	009b      	lsls	r3, r3, #2
 8005108:	440b      	add	r3, r1
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	687a      	ldr	r2, [r7, #4]
 800510e:	429a      	cmp	r2, r3
 8005110:	d008      	beq.n	8005124 <SYSVIEW_DeleteTask+0x40>
  for (n = 0; n < _NumTasks; n++) {
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	3301      	adds	r3, #1
 8005116:	60fb      	str	r3, [r7, #12]
 8005118:	4b4e      	ldr	r3, [pc, #312]	; (8005254 <SYSVIEW_DeleteTask+0x170>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	68fa      	ldr	r2, [r7, #12]
 800511e:	429a      	cmp	r2, r3
 8005120:	d3ec      	bcc.n	80050fc <SYSVIEW_DeleteTask+0x18>
 8005122:	e000      	b.n	8005126 <SYSVIEW_DeleteTask+0x42>
      break;
 8005124:	bf00      	nop
    }
  }
  if (n == (_NumTasks - 1)) {  
 8005126:	4b4b      	ldr	r3, [pc, #300]	; (8005254 <SYSVIEW_DeleteTask+0x170>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	3b01      	subs	r3, #1
 800512c:	68fa      	ldr	r2, [r7, #12]
 800512e:	429a      	cmp	r2, r3
 8005130:	d111      	bne.n	8005156 <SYSVIEW_DeleteTask+0x72>
    //
    // Task is last item in list.
    // Simply zero the item and decrement number of tasks.
    //
    memset(&_aTasks[n], 0, sizeof(_aTasks[n]));
 8005132:	68fa      	ldr	r2, [r7, #12]
 8005134:	4613      	mov	r3, r2
 8005136:	009b      	lsls	r3, r3, #2
 8005138:	4413      	add	r3, r2
 800513a:	009b      	lsls	r3, r3, #2
 800513c:	4a46      	ldr	r2, [pc, #280]	; (8005258 <SYSVIEW_DeleteTask+0x174>)
 800513e:	4413      	add	r3, r2
 8005140:	2214      	movs	r2, #20
 8005142:	2100      	movs	r1, #0
 8005144:	4618      	mov	r0, r3
 8005146:	f002 fd53 	bl	8007bf0 <memset>
    _NumTasks--;
 800514a:	4b42      	ldr	r3, [pc, #264]	; (8005254 <SYSVIEW_DeleteTask+0x170>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	3b01      	subs	r3, #1
 8005150:	4a40      	ldr	r2, [pc, #256]	; (8005254 <SYSVIEW_DeleteTask+0x170>)
 8005152:	6013      	str	r3, [r2, #0]
 8005154:	e07b      	b.n	800524e <SYSVIEW_DeleteTask+0x16a>
  } else if (n < _NumTasks) {
 8005156:	4b3f      	ldr	r3, [pc, #252]	; (8005254 <SYSVIEW_DeleteTask+0x170>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	68fa      	ldr	r2, [r7, #12]
 800515c:	429a      	cmp	r2, r3
 800515e:	d276      	bcs.n	800524e <SYSVIEW_DeleteTask+0x16a>
    //
    // Task is in the middle of the list.
    // Move last item to current position and decrement number of tasks.
    // Order of tasks does not really matter, so no need to move all following items.
    //
    _aTasks[n].xHandle             = _aTasks[_NumTasks - 1].xHandle;
 8005160:	4b3c      	ldr	r3, [pc, #240]	; (8005254 <SYSVIEW_DeleteTask+0x170>)
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	1e5a      	subs	r2, r3, #1
 8005166:	493c      	ldr	r1, [pc, #240]	; (8005258 <SYSVIEW_DeleteTask+0x174>)
 8005168:	4613      	mov	r3, r2
 800516a:	009b      	lsls	r3, r3, #2
 800516c:	4413      	add	r3, r2
 800516e:	009b      	lsls	r3, r3, #2
 8005170:	440b      	add	r3, r1
 8005172:	6819      	ldr	r1, [r3, #0]
 8005174:	4838      	ldr	r0, [pc, #224]	; (8005258 <SYSVIEW_DeleteTask+0x174>)
 8005176:	68fa      	ldr	r2, [r7, #12]
 8005178:	4613      	mov	r3, r2
 800517a:	009b      	lsls	r3, r3, #2
 800517c:	4413      	add	r3, r2
 800517e:	009b      	lsls	r3, r3, #2
 8005180:	4403      	add	r3, r0
 8005182:	6019      	str	r1, [r3, #0]
    _aTasks[n].pcTaskName          = _aTasks[_NumTasks - 1].pcTaskName;
 8005184:	4b33      	ldr	r3, [pc, #204]	; (8005254 <SYSVIEW_DeleteTask+0x170>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	1e5a      	subs	r2, r3, #1
 800518a:	4933      	ldr	r1, [pc, #204]	; (8005258 <SYSVIEW_DeleteTask+0x174>)
 800518c:	4613      	mov	r3, r2
 800518e:	009b      	lsls	r3, r3, #2
 8005190:	4413      	add	r3, r2
 8005192:	009b      	lsls	r3, r3, #2
 8005194:	440b      	add	r3, r1
 8005196:	3304      	adds	r3, #4
 8005198:	6819      	ldr	r1, [r3, #0]
 800519a:	482f      	ldr	r0, [pc, #188]	; (8005258 <SYSVIEW_DeleteTask+0x174>)
 800519c:	68fa      	ldr	r2, [r7, #12]
 800519e:	4613      	mov	r3, r2
 80051a0:	009b      	lsls	r3, r3, #2
 80051a2:	4413      	add	r3, r2
 80051a4:	009b      	lsls	r3, r3, #2
 80051a6:	4403      	add	r3, r0
 80051a8:	3304      	adds	r3, #4
 80051aa:	6019      	str	r1, [r3, #0]
    _aTasks[n].uxCurrentPriority   = _aTasks[_NumTasks - 1].uxCurrentPriority;
 80051ac:	4b29      	ldr	r3, [pc, #164]	; (8005254 <SYSVIEW_DeleteTask+0x170>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	1e5a      	subs	r2, r3, #1
 80051b2:	4929      	ldr	r1, [pc, #164]	; (8005258 <SYSVIEW_DeleteTask+0x174>)
 80051b4:	4613      	mov	r3, r2
 80051b6:	009b      	lsls	r3, r3, #2
 80051b8:	4413      	add	r3, r2
 80051ba:	009b      	lsls	r3, r3, #2
 80051bc:	440b      	add	r3, r1
 80051be:	3308      	adds	r3, #8
 80051c0:	6819      	ldr	r1, [r3, #0]
 80051c2:	4825      	ldr	r0, [pc, #148]	; (8005258 <SYSVIEW_DeleteTask+0x174>)
 80051c4:	68fa      	ldr	r2, [r7, #12]
 80051c6:	4613      	mov	r3, r2
 80051c8:	009b      	lsls	r3, r3, #2
 80051ca:	4413      	add	r3, r2
 80051cc:	009b      	lsls	r3, r3, #2
 80051ce:	4403      	add	r3, r0
 80051d0:	3308      	adds	r3, #8
 80051d2:	6019      	str	r1, [r3, #0]
    _aTasks[n].pxStack             = _aTasks[_NumTasks - 1].pxStack;
 80051d4:	4b1f      	ldr	r3, [pc, #124]	; (8005254 <SYSVIEW_DeleteTask+0x170>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	1e5a      	subs	r2, r3, #1
 80051da:	491f      	ldr	r1, [pc, #124]	; (8005258 <SYSVIEW_DeleteTask+0x174>)
 80051dc:	4613      	mov	r3, r2
 80051de:	009b      	lsls	r3, r3, #2
 80051e0:	4413      	add	r3, r2
 80051e2:	009b      	lsls	r3, r3, #2
 80051e4:	440b      	add	r3, r1
 80051e6:	330c      	adds	r3, #12
 80051e8:	6819      	ldr	r1, [r3, #0]
 80051ea:	481b      	ldr	r0, [pc, #108]	; (8005258 <SYSVIEW_DeleteTask+0x174>)
 80051ec:	68fa      	ldr	r2, [r7, #12]
 80051ee:	4613      	mov	r3, r2
 80051f0:	009b      	lsls	r3, r3, #2
 80051f2:	4413      	add	r3, r2
 80051f4:	009b      	lsls	r3, r3, #2
 80051f6:	4403      	add	r3, r0
 80051f8:	330c      	adds	r3, #12
 80051fa:	6019      	str	r1, [r3, #0]
    _aTasks[n].uStackHighWaterMark = _aTasks[_NumTasks - 1].uStackHighWaterMark;
 80051fc:	4b15      	ldr	r3, [pc, #84]	; (8005254 <SYSVIEW_DeleteTask+0x170>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	1e5a      	subs	r2, r3, #1
 8005202:	4915      	ldr	r1, [pc, #84]	; (8005258 <SYSVIEW_DeleteTask+0x174>)
 8005204:	4613      	mov	r3, r2
 8005206:	009b      	lsls	r3, r3, #2
 8005208:	4413      	add	r3, r2
 800520a:	009b      	lsls	r3, r3, #2
 800520c:	440b      	add	r3, r1
 800520e:	3310      	adds	r3, #16
 8005210:	6819      	ldr	r1, [r3, #0]
 8005212:	4811      	ldr	r0, [pc, #68]	; (8005258 <SYSVIEW_DeleteTask+0x174>)
 8005214:	68fa      	ldr	r2, [r7, #12]
 8005216:	4613      	mov	r3, r2
 8005218:	009b      	lsls	r3, r3, #2
 800521a:	4413      	add	r3, r2
 800521c:	009b      	lsls	r3, r3, #2
 800521e:	4403      	add	r3, r0
 8005220:	3310      	adds	r3, #16
 8005222:	6019      	str	r1, [r3, #0]
    memset(&_aTasks[_NumTasks - 1], 0, sizeof(_aTasks[_NumTasks - 1]));
 8005224:	4b0b      	ldr	r3, [pc, #44]	; (8005254 <SYSVIEW_DeleteTask+0x170>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	1e5a      	subs	r2, r3, #1
 800522a:	4613      	mov	r3, r2
 800522c:	009b      	lsls	r3, r3, #2
 800522e:	4413      	add	r3, r2
 8005230:	009b      	lsls	r3, r3, #2
 8005232:	4a09      	ldr	r2, [pc, #36]	; (8005258 <SYSVIEW_DeleteTask+0x174>)
 8005234:	4413      	add	r3, r2
 8005236:	2214      	movs	r2, #20
 8005238:	2100      	movs	r1, #0
 800523a:	4618      	mov	r0, r3
 800523c:	f002 fcd8 	bl	8007bf0 <memset>
    _NumTasks--;
 8005240:	4b04      	ldr	r3, [pc, #16]	; (8005254 <SYSVIEW_DeleteTask+0x170>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	3b01      	subs	r3, #1
 8005246:	4a03      	ldr	r2, [pc, #12]	; (8005254 <SYSVIEW_DeleteTask+0x170>)
 8005248:	6013      	str	r3, [r2, #0]
 800524a:	e000      	b.n	800524e <SYSVIEW_DeleteTask+0x16a>
    return; // Early out
 800524c:	bf00      	nop
  }
}
 800524e:	3710      	adds	r7, #16
 8005250:	46bd      	mov	sp, r7
 8005252:	bd80      	pop	{r7, pc}
 8005254:	20012f40 	.word	0x20012f40
 8005258:	20012ea0 	.word	0x20012ea0

0800525c <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 800525c:	b580      	push	{r7, lr}
 800525e:	b08a      	sub	sp, #40	; 0x28
 8005260:	af00      	add	r7, sp, #0
 8005262:	60f8      	str	r0, [r7, #12]
 8005264:	60b9      	str	r1, [r7, #8]
 8005266:	607a      	str	r2, [r7, #4]
 8005268:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 800526a:	f107 0310 	add.w	r3, r7, #16
 800526e:	2218      	movs	r2, #24
 8005270:	2100      	movs	r1, #0
 8005272:	4618      	mov	r0, r3
 8005274:	f002 fcbc 	bl	8007bf0 <memset>
  TaskInfo.TaskID     = TaskID;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	613b      	str	r3, [r7, #16]
  TaskInfo.sName      = sName;
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	617b      	str	r3, [r7, #20]
  TaskInfo.Prio       = Prio;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	61bb      	str	r3, [r7, #24]
  TaskInfo.StackBase  = StackBase;
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackSize  = StackSize;
 8005288:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800528a:	623b      	str	r3, [r7, #32]
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 800528c:	f107 0310 	add.w	r3, r7, #16
 8005290:	4618      	mov	r0, r3
 8005292:	f002 f815 	bl	80072c0 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8005296:	bf00      	nop
 8005298:	3728      	adds	r7, #40	; 0x28
 800529a:	46bd      	mov	sp, r7
 800529c:	bd80      	pop	{r7, pc}
	...

080052a0 <__NVIC_EnableIRQ>:
{
 80052a0:	b480      	push	{r7}
 80052a2:	b083      	sub	sp, #12
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	4603      	mov	r3, r0
 80052a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80052aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	db0b      	blt.n	80052ca <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80052b2:	79fb      	ldrb	r3, [r7, #7]
 80052b4:	f003 021f 	and.w	r2, r3, #31
 80052b8:	4907      	ldr	r1, [pc, #28]	; (80052d8 <__NVIC_EnableIRQ+0x38>)
 80052ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052be:	095b      	lsrs	r3, r3, #5
 80052c0:	2001      	movs	r0, #1
 80052c2:	fa00 f202 	lsl.w	r2, r0, r2
 80052c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80052ca:	bf00      	nop
 80052cc:	370c      	adds	r7, #12
 80052ce:	46bd      	mov	sp, r7
 80052d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d4:	4770      	bx	lr
 80052d6:	bf00      	nop
 80052d8:	e000e100 	.word	0xe000e100

080052dc <__NVIC_SetPriority>:
{
 80052dc:	b480      	push	{r7}
 80052de:	b083      	sub	sp, #12
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	4603      	mov	r3, r0
 80052e4:	6039      	str	r1, [r7, #0]
 80052e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80052e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	db0a      	blt.n	8005306 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	b2da      	uxtb	r2, r3
 80052f4:	490c      	ldr	r1, [pc, #48]	; (8005328 <__NVIC_SetPriority+0x4c>)
 80052f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052fa:	0112      	lsls	r2, r2, #4
 80052fc:	b2d2      	uxtb	r2, r2
 80052fe:	440b      	add	r3, r1
 8005300:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005304:	e00a      	b.n	800531c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	b2da      	uxtb	r2, r3
 800530a:	4908      	ldr	r1, [pc, #32]	; (800532c <__NVIC_SetPriority+0x50>)
 800530c:	79fb      	ldrb	r3, [r7, #7]
 800530e:	f003 030f 	and.w	r3, r3, #15
 8005312:	3b04      	subs	r3, #4
 8005314:	0112      	lsls	r2, r2, #4
 8005316:	b2d2      	uxtb	r2, r2
 8005318:	440b      	add	r3, r1
 800531a:	761a      	strb	r2, [r3, #24]
}
 800531c:	bf00      	nop
 800531e:	370c      	adds	r7, #12
 8005320:	46bd      	mov	sp, r7
 8005322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005326:	4770      	bx	lr
 8005328:	e000e100 	.word	0xe000e100
 800532c:	e000ed00 	.word	0xe000ed00

08005330 <_StartSysView>:
  U8         NumBytesHelloRcvd;
  U8         NumBytesHelloSent;
  int        ChannelID;
} _SVInfo = {0,0,1};

static void _StartSysView(void) {
 8005330:	b580      	push	{r7, lr}
 8005332:	b082      	sub	sp, #8
 8005334:	af00      	add	r7, sp, #0
  int r;

  r = SEGGER_SYSVIEW_IsStarted();
 8005336:	f002 fbd3 	bl	8007ae0 <SEGGER_SYSVIEW_IsStarted>
 800533a:	6078      	str	r0, [r7, #4]
  if (r == 0) {
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d101      	bne.n	8005346 <_StartSysView+0x16>
    SEGGER_SYSVIEW_Start();
 8005342:	f001 fe41 	bl	8006fc8 <SEGGER_SYSVIEW_Start>
  }
}
 8005346:	bf00      	nop
 8005348:	3708      	adds	r7, #8
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}
	...

08005350 <_cbOnUARTRx>:

static void _cbOnUARTRx(U8 Data) {
 8005350:	b580      	push	{r7, lr}
 8005352:	b082      	sub	sp, #8
 8005354:	af00      	add	r7, sp, #0
 8005356:	4603      	mov	r3, r0
 8005358:	71fb      	strb	r3, [r7, #7]
  if (_SVInfo.NumBytesHelloRcvd < _SERVER_HELLO_SIZE) {  // Not all bytes of <Hello> message received by SysView yet?
 800535a:	4b0c      	ldr	r3, [pc, #48]	; (800538c <_cbOnUARTRx+0x3c>)
 800535c:	781b      	ldrb	r3, [r3, #0]
 800535e:	2b03      	cmp	r3, #3
 8005360:	d806      	bhi.n	8005370 <_cbOnUARTRx+0x20>
    _SVInfo.NumBytesHelloRcvd++;
 8005362:	4b0a      	ldr	r3, [pc, #40]	; (800538c <_cbOnUARTRx+0x3c>)
 8005364:	781b      	ldrb	r3, [r3, #0]
 8005366:	3301      	adds	r3, #1
 8005368:	b2da      	uxtb	r2, r3
 800536a:	4b08      	ldr	r3, [pc, #32]	; (800538c <_cbOnUARTRx+0x3c>)
 800536c:	701a      	strb	r2, [r3, #0]
    goto Done;
 800536e:	e009      	b.n	8005384 <_cbOnUARTRx+0x34>
  }
  _StartSysView();
 8005370:	f7ff ffde 	bl	8005330 <_StartSysView>
  SEGGER_RTT_WriteDownBuffer(_SVInfo.ChannelID, &Data, 1);  // Write data into corresponding RTT buffer for application to read and handle accordingly
 8005374:	4b05      	ldr	r3, [pc, #20]	; (800538c <_cbOnUARTRx+0x3c>)
 8005376:	685b      	ldr	r3, [r3, #4]
 8005378:	4618      	mov	r0, r3
 800537a:	1dfb      	adds	r3, r7, #7
 800537c:	2201      	movs	r2, #1
 800537e:	4619      	mov	r1, r3
 8005380:	f000 fbec 	bl	8005b5c <SEGGER_RTT_WriteDownBuffer>
Done:
  return;
 8005384:	bf00      	nop
}
 8005386:	3708      	adds	r7, #8
 8005388:	46bd      	mov	sp, r7
 800538a:	bd80      	pop	{r7, pc}
 800538c:	20000014 	.word	0x20000014

08005390 <_cbOnUARTTx>:

static int _cbOnUARTTx(U8* pChar) {
 8005390:	b580      	push	{r7, lr}
 8005392:	b084      	sub	sp, #16
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
  int r;

  if (_SVInfo.NumBytesHelloSent < _TARGET_HELLO_SIZE) {  // Not all bytes of <Hello> message sent to SysView yet?
 8005398:	4b14      	ldr	r3, [pc, #80]	; (80053ec <_cbOnUARTTx+0x5c>)
 800539a:	785b      	ldrb	r3, [r3, #1]
 800539c:	2b03      	cmp	r3, #3
 800539e:	d80f      	bhi.n	80053c0 <_cbOnUARTTx+0x30>
    *pChar = _abHelloMsg[_SVInfo.NumBytesHelloSent];
 80053a0:	4b12      	ldr	r3, [pc, #72]	; (80053ec <_cbOnUARTTx+0x5c>)
 80053a2:	785b      	ldrb	r3, [r3, #1]
 80053a4:	461a      	mov	r2, r3
 80053a6:	4b12      	ldr	r3, [pc, #72]	; (80053f0 <_cbOnUARTTx+0x60>)
 80053a8:	5c9a      	ldrb	r2, [r3, r2]
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	701a      	strb	r2, [r3, #0]
    _SVInfo.NumBytesHelloSent++;
 80053ae:	4b0f      	ldr	r3, [pc, #60]	; (80053ec <_cbOnUARTTx+0x5c>)
 80053b0:	785b      	ldrb	r3, [r3, #1]
 80053b2:	3301      	adds	r3, #1
 80053b4:	b2da      	uxtb	r2, r3
 80053b6:	4b0d      	ldr	r3, [pc, #52]	; (80053ec <_cbOnUARTTx+0x5c>)
 80053b8:	705a      	strb	r2, [r3, #1]
    r = 1;
 80053ba:	2301      	movs	r3, #1
 80053bc:	60fb      	str	r3, [r7, #12]
    goto Done;
 80053be:	e00f      	b.n	80053e0 <_cbOnUARTTx+0x50>
  }
  r = SEGGER_RTT_ReadUpBufferNoLock(_SVInfo.ChannelID, pChar, 1);
 80053c0:	4b0a      	ldr	r3, [pc, #40]	; (80053ec <_cbOnUARTTx+0x5c>)
 80053c2:	685b      	ldr	r3, [r3, #4]
 80053c4:	2201      	movs	r2, #1
 80053c6:	6879      	ldr	r1, [r7, #4]
 80053c8:	4618      	mov	r0, r3
 80053ca:	f000 fa1b 	bl	8005804 <SEGGER_RTT_ReadUpBufferNoLock>
 80053ce:	4603      	mov	r3, r0
 80053d0:	60fb      	str	r3, [r7, #12]
  if (r < 0) {  // Failed to read from up buffer?
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	da02      	bge.n	80053de <_cbOnUARTTx+0x4e>
    r = 0;
 80053d8:	2300      	movs	r3, #0
 80053da:	60fb      	str	r3, [r7, #12]
 80053dc:	e000      	b.n	80053e0 <_cbOnUARTTx+0x50>
  }
Done:
 80053de:	bf00      	nop
  return r;
 80053e0:	68fb      	ldr	r3, [r7, #12]
}
 80053e2:	4618      	mov	r0, r3
 80053e4:	3710      	adds	r7, #16
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bd80      	pop	{r7, pc}
 80053ea:	bf00      	nop
 80053ec:	20000014 	.word	0x20000014
 80053f0:	08008d78 	.word	0x08008d78

080053f4 <SEGGER_UART_init>:

void SEGGER_UART_init(U32 baud)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b082      	sub	sp, #8
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
	HIF_UART_Init(baud, _cbOnUARTTx, _cbOnUARTRx);
 80053fc:	4a04      	ldr	r2, [pc, #16]	; (8005410 <SEGGER_UART_init+0x1c>)
 80053fe:	4905      	ldr	r1, [pc, #20]	; (8005414 <SEGGER_UART_init+0x20>)
 8005400:	6878      	ldr	r0, [r7, #4]
 8005402:	f000 f863 	bl	80054cc <HIF_UART_Init>
}
 8005406:	bf00      	nop
 8005408:	3708      	adds	r7, #8
 800540a:	46bd      	mov	sp, r7
 800540c:	bd80      	pop	{r7, pc}
 800540e:	bf00      	nop
 8005410:	08005351 	.word	0x08005351
 8005414:	08005391 	.word	0x08005391

08005418 <USART2_IRQHandler>:
*  Notes
*    (1) This is a high-prio interrupt so it may NOT use embOS functions
*        However, this also means that embOS will never disable this interrupt
*/
void USART2_IRQHandler(void);
void USART2_IRQHandler(void) {
 8005418:	b580      	push	{r7, lr}
 800541a:	b084      	sub	sp, #16
 800541c:	af00      	add	r7, sp, #0
  int UsartStatus;
  uint8_t v;
  int r;

  UsartStatus = USART_SR;                              // Examine status register
 800541e:	4b1e      	ldr	r3, [pc, #120]	; (8005498 <USART2_IRQHandler+0x80>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	60fb      	str	r3, [r7, #12]
  if (UsartStatus & (1 << USART_RXNE)) {               // Data received?
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	f003 0320 	and.w	r3, r3, #32
 800542a:	2b00      	cmp	r3, #0
 800542c:	d011      	beq.n	8005452 <USART2_IRQHandler+0x3a>
    v = USART_DR;                                      // Read data
 800542e:	4b1b      	ldr	r3, [pc, #108]	; (800549c <USART2_IRQHandler+0x84>)
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	b2db      	uxtb	r3, r3
 8005434:	71fb      	strb	r3, [r7, #7]
    if ((UsartStatus & USART_RX_ERROR_FLAGS) == 0) {   // Only process data if no error occurred
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	f003 030b 	and.w	r3, r3, #11
 800543c:	2b00      	cmp	r3, #0
 800543e:	d108      	bne.n	8005452 <USART2_IRQHandler+0x3a>
      (void)v;                                         // Avoid warning in BTL
      if (_cbOnRx) {
 8005440:	4b17      	ldr	r3, [pc, #92]	; (80054a0 <USART2_IRQHandler+0x88>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d004      	beq.n	8005452 <USART2_IRQHandler+0x3a>
        _cbOnRx(v);
 8005448:	4b15      	ldr	r3, [pc, #84]	; (80054a0 <USART2_IRQHandler+0x88>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	79fa      	ldrb	r2, [r7, #7]
 800544e:	4610      	mov	r0, r2
 8005450:	4798      	blx	r3
      }
    }
  }
  if (UsartStatus & (1 << USART_TXE)) {                // Tx (data register) empty? => Send next character Note: Shift register may still hold a character that has not been sent yet.
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005458:	2b00      	cmp	r3, #0
 800545a:	d01a      	beq.n	8005492 <USART2_IRQHandler+0x7a>
    //
    // Under special circumstances, (old) BTL of Flasher does not wait until a complete string has been sent via UART,
    // so there might be an TxE interrupt pending *before* the FW had a chance to set the callbacks accordingly which would result in a NULL-pointer call...
    // Therefore, we need to check if the function pointer is valid.
    //
    if (_cbOnTx == NULL) {  // No callback set? => Nothing to do...
 800545c:	4b11      	ldr	r3, [pc, #68]	; (80054a4 <USART2_IRQHandler+0x8c>)
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d015      	beq.n	8005490 <USART2_IRQHandler+0x78>
      return;
    }
    r = _cbOnTx(&v);
 8005464:	4b0f      	ldr	r3, [pc, #60]	; (80054a4 <USART2_IRQHandler+0x8c>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	1dfa      	adds	r2, r7, #7
 800546a:	4610      	mov	r0, r2
 800546c:	4798      	blx	r3
 800546e:	60b8      	str	r0, [r7, #8]
    if (r == 0) {                          // No more characters to send ?
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d106      	bne.n	8005484 <USART2_IRQHandler+0x6c>
      USART_CR1 &= ~(1UL << USART_TXEIE);  // Disable further tx interrupts
 8005476:	4b0c      	ldr	r3, [pc, #48]	; (80054a8 <USART2_IRQHandler+0x90>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4a0b      	ldr	r2, [pc, #44]	; (80054a8 <USART2_IRQHandler+0x90>)
 800547c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005480:	6013      	str	r3, [r2, #0]
 8005482:	e006      	b.n	8005492 <USART2_IRQHandler+0x7a>
    } else {
      USART_SR;      // Makes sure that "transmission complete" flag in USART_SR is reset to 0 as soon as we write USART_DR. If USART_SR is not read before, writing USART_DR does not clear "transmission complete". See STM32F4 USART documentation for more detailed description.
 8005484:	4b04      	ldr	r3, [pc, #16]	; (8005498 <USART2_IRQHandler+0x80>)
 8005486:	681b      	ldr	r3, [r3, #0]
      USART_DR = v;  // Start transmission by writing to data register
 8005488:	79fa      	ldrb	r2, [r7, #7]
 800548a:	4b04      	ldr	r3, [pc, #16]	; (800549c <USART2_IRQHandler+0x84>)
 800548c:	601a      	str	r2, [r3, #0]
 800548e:	e000      	b.n	8005492 <USART2_IRQHandler+0x7a>
      return;
 8005490:	bf00      	nop
    }
  }
}
 8005492:	3710      	adds	r7, #16
 8005494:	46bd      	mov	sp, r7
 8005496:	bd80      	pop	{r7, pc}
 8005498:	40004400 	.word	0x40004400
 800549c:	40004404 	.word	0x40004404
 80054a0:	20012f44 	.word	0x20012f44
 80054a4:	20012f48 	.word	0x20012f48
 80054a8:	4000440c 	.word	0x4000440c

080054ac <HIF_UART_EnableTXEInterrupt>:

/*********************************************************************
*
*       HIF_UART_EnableTXEInterrupt()
*/
void HIF_UART_EnableTXEInterrupt(void) {
 80054ac:	b480      	push	{r7}
 80054ae:	af00      	add	r7, sp, #0
  USART_CR1 |= (1 << USART_TXEIE);  // enable Tx empty interrupt => Triggered as soon as data register content has been copied to shift register
 80054b0:	4b05      	ldr	r3, [pc, #20]	; (80054c8 <HIF_UART_EnableTXEInterrupt+0x1c>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a04      	ldr	r2, [pc, #16]	; (80054c8 <HIF_UART_EnableTXEInterrupt+0x1c>)
 80054b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80054ba:	6013      	str	r3, [r2, #0]
}
 80054bc:	bf00      	nop
 80054be:	46bd      	mov	sp, r7
 80054c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c4:	4770      	bx	lr
 80054c6:	bf00      	nop
 80054c8:	4000440c 	.word	0x4000440c

080054cc <HIF_UART_Init>:

/*********************************************************************
*
*       HIF_UART_Init()
*/
void HIF_UART_Init(uint32_t Baudrate, UART_ON_TX_FUNC_P cbOnTx, UART_ON_RX_FUNC_P cbOnRx) {
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b086      	sub	sp, #24
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	60f8      	str	r0, [r7, #12]
 80054d4:	60b9      	str	r1, [r7, #8]
 80054d6:	607a      	str	r2, [r7, #4]
  uint32_t v;
  uint32_t Div;
  //
  // Configure USART RX/TX pins for alternate function AF7
  //
  RCC_APB1ENR |= (1 <<  17);        // Enable USART2 clock
 80054d8:	4b2e      	ldr	r3, [pc, #184]	; (8005594 <HIF_UART_Init+0xc8>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	4a2d      	ldr	r2, [pc, #180]	; (8005594 <HIF_UART_Init+0xc8>)
 80054de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80054e2:	6013      	str	r3, [r2, #0]
  RCC_AHB1ENR |= (1 <<  0);        // Enable IO port A clock
 80054e4:	4b2c      	ldr	r3, [pc, #176]	; (8005598 <HIF_UART_Init+0xcc>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a2b      	ldr	r2, [pc, #172]	; (8005598 <HIF_UART_Init+0xcc>)
 80054ea:	f043 0301 	orr.w	r3, r3, #1
 80054ee:	6013      	str	r3, [r2, #0]
  v  = GPIO_AFRL;
 80054f0:	4b2a      	ldr	r3, [pc, #168]	; (800559c <HIF_UART_Init+0xd0>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	613b      	str	r3, [r7, #16]
  v &= ~((15UL << ((GPIO_UART_TX_BIT) << 2)) | (15UL << ((GPIO_UART_RX_BIT) << 2)));
 80054f6:	693b      	ldr	r3, [r7, #16]
 80054f8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80054fc:	613b      	str	r3, [r7, #16]
  v |=   ((7UL << ((GPIO_UART_TX_BIT) << 2)) | (7UL << ((GPIO_UART_RX_BIT) << 2)));
 80054fe:	693b      	ldr	r3, [r7, #16]
 8005500:	f443 43ee 	orr.w	r3, r3, #30464	; 0x7700
 8005504:	613b      	str	r3, [r7, #16]
  GPIO_AFRL = v;
 8005506:	4a25      	ldr	r2, [pc, #148]	; (800559c <HIF_UART_Init+0xd0>)
 8005508:	693b      	ldr	r3, [r7, #16]
 800550a:	6013      	str	r3, [r2, #0]
  //
  // Configure USART RX/TX pins for alternate function usage
  //
  v  = GPIO_MODER;
 800550c:	4b24      	ldr	r3, [pc, #144]	; (80055a0 <HIF_UART_Init+0xd4>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	613b      	str	r3, [r7, #16]
  v &= ~((3UL << (GPIO_UART_TX_BIT << 1)) | (3UL << (GPIO_UART_RX_BIT << 1)));
 8005512:	693b      	ldr	r3, [r7, #16]
 8005514:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005518:	613b      	str	r3, [r7, #16]
  v |=  ((2UL << (GPIO_UART_TX_BIT << 1)) | (2UL << (GPIO_UART_RX_BIT << 1)));         // PA10: alternate function
 800551a:	693b      	ldr	r3, [r7, #16]
 800551c:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8005520:	613b      	str	r3, [r7, #16]
  GPIO_MODER = v;
 8005522:	4a1f      	ldr	r2, [pc, #124]	; (80055a0 <HIF_UART_Init+0xd4>)
 8005524:	693b      	ldr	r3, [r7, #16]
 8005526:	6013      	str	r3, [r2, #0]
  //
  // Initialize USART
  //
  USART_CR1 = 0
 8005528:	4b1e      	ldr	r3, [pc, #120]	; (80055a4 <HIF_UART_Init+0xd8>)
 800552a:	f24a 022c 	movw	r2, #41004	; 0xa02c
 800552e:	601a      	str	r2, [r3, #0]
            | (0 << 10)                         // PCE    = 0; No parity control
            | (1 <<  5)                         // RXNEIE = 1; RXNE interrupt enabled
            | (1 <<  3)                         // TE     = 1; Transmitter enabled
            | (1 <<  2)                         // RE     = 1; Receiver enabled
            ;
  USART_CR2 = 0
 8005530:	4b1d      	ldr	r3, [pc, #116]	; (80055a8 <HIF_UART_Init+0xdc>)
 8005532:	2200      	movs	r2, #0
 8005534:	601a      	str	r2, [r3, #0]
            | (0 << 12)                         // STOP = 00b; 1 stop bit
            ;
  USART_CR3 = 0
 8005536:	4b1d      	ldr	r3, [pc, #116]	; (80055ac <HIF_UART_Init+0xe0>)
 8005538:	2280      	movs	r2, #128	; 0x80
 800553a:	601a      	str	r2, [r3, #0]
            | (1 <<  7)                         // DMAT   = 1; DMA for transmitter enabled
            ;
  //
  // Set baudrate
  //
  Div = Baudrate * 8;                       // We use 8x oversampling.
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	00db      	lsls	r3, r3, #3
 8005540:	617b      	str	r3, [r7, #20]
  Div = ((2 * (UART_BASECLK)) / Div) + 1;   // Calculate divider for baudrate and round it correctly. This is necessary to get a tolerance as small as possible.
 8005542:	4a1b      	ldr	r2, [pc, #108]	; (80055b0 <HIF_UART_Init+0xe4>)
 8005544:	697b      	ldr	r3, [r7, #20]
 8005546:	fbb2 f3f3 	udiv	r3, r2, r3
 800554a:	3301      	adds	r3, #1
 800554c:	617b      	str	r3, [r7, #20]
  Div = Div / 2;
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	085b      	lsrs	r3, r3, #1
 8005552:	617b      	str	r3, [r7, #20]
  if (Div > 0xFFF) {
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800555a:	d302      	bcc.n	8005562 <HIF_UART_Init+0x96>
    Div = 0xFFF;        // Limit to 12 bit (mantissa in BRR)
 800555c:	f640 73ff 	movw	r3, #4095	; 0xfff
 8005560:	617b      	str	r3, [r7, #20]
  }
  if (Div >= 1) {
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d004      	beq.n	8005572 <HIF_UART_Init+0xa6>
    USART_BRR = 0xFFF0 & (Div << 4);    // Use only mantissa of fractional divider
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	011b      	lsls	r3, r3, #4
 800556c:	4a11      	ldr	r2, [pc, #68]	; (80055b4 <HIF_UART_Init+0xe8>)
 800556e:	b29b      	uxth	r3, r3
 8005570:	6013      	str	r3, [r2, #0]
  }
  //
  // Setup callbacks which are called by ISR handler and enable interrupt in NVIC
  //
  _cbOnRx = cbOnRx;
 8005572:	4a11      	ldr	r2, [pc, #68]	; (80055b8 <HIF_UART_Init+0xec>)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6013      	str	r3, [r2, #0]
  _cbOnTx = cbOnTx;
 8005578:	4a10      	ldr	r2, [pc, #64]	; (80055bc <HIF_UART_Init+0xf0>)
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	6013      	str	r3, [r2, #0]
  NVIC_SetPriority(USART_IRQn, 6);  // Highest prio, so it is not disabled by embOS
 800557e:	2106      	movs	r1, #6
 8005580:	2026      	movs	r0, #38	; 0x26
 8005582:	f7ff feab 	bl	80052dc <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART_IRQn);
 8005586:	2026      	movs	r0, #38	; 0x26
 8005588:	f7ff fe8a 	bl	80052a0 <__NVIC_EnableIRQ>
}
 800558c:	bf00      	nop
 800558e:	3718      	adds	r7, #24
 8005590:	46bd      	mov	sp, r7
 8005592:	bd80      	pop	{r7, pc}
 8005594:	40023840 	.word	0x40023840
 8005598:	40023830 	.word	0x40023830
 800559c:	40020020 	.word	0x40020020
 80055a0:	40020000 	.word	0x40020000
 80055a4:	4000440c 	.word	0x4000440c
 80055a8:	40004410 	.word	0x40004410
 80055ac:	40004414 	.word	0x40004414
 80055b0:	0501bd00 	.word	0x0501bd00
 80055b4:	40004408 	.word	0x40004408
 80055b8:	20012f44 	.word	0x20012f44
 80055bc:	20012f48 	.word	0x20012f48

080055c0 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b082      	sub	sp, #8
 80055c4:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 80055c6:	4b26      	ldr	r3, [pc, #152]	; (8005660 <_DoInit+0xa0>)
 80055c8:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 80055ca:	22a8      	movs	r2, #168	; 0xa8
 80055cc:	2100      	movs	r1, #0
 80055ce:	6838      	ldr	r0, [r7, #0]
 80055d0:	f002 fb0e 	bl	8007bf0 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	2203      	movs	r2, #3
 80055d8:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	2203      	movs	r2, #3
 80055de:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	4a20      	ldr	r2, [pc, #128]	; (8005664 <_DoInit+0xa4>)
 80055e4:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	4a1f      	ldr	r2, [pc, #124]	; (8005668 <_DoInit+0xa8>)
 80055ea:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80055f2:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	2200      	movs	r2, #0
 80055f8:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	2200      	movs	r2, #0
 80055fe:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	2200      	movs	r2, #0
 8005604:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	4a16      	ldr	r2, [pc, #88]	; (8005664 <_DoInit+0xa4>)
 800560a:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	4a17      	ldr	r2, [pc, #92]	; (800566c <_DoInit+0xac>)
 8005610:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	2210      	movs	r2, #16
 8005616:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	2200      	movs	r2, #0
 800561c:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	2200      	movs	r2, #0
 8005622:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	2200      	movs	r2, #0
 8005628:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 800562a:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 800562e:	2300      	movs	r3, #0
 8005630:	607b      	str	r3, [r7, #4]
 8005632:	e00c      	b.n	800564e <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	f1c3 030f 	rsb	r3, r3, #15
 800563a:	4a0d      	ldr	r2, [pc, #52]	; (8005670 <_DoInit+0xb0>)
 800563c:	5cd1      	ldrb	r1, [r2, r3]
 800563e:	683a      	ldr	r2, [r7, #0]
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	4413      	add	r3, r2
 8005644:	460a      	mov	r2, r1
 8005646:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	3301      	adds	r3, #1
 800564c:	607b      	str	r3, [r7, #4]
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2b0f      	cmp	r3, #15
 8005652:	d9ef      	bls.n	8005634 <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8005654:	f3bf 8f5f 	dmb	sy
}
 8005658:	bf00      	nop
 800565a:	3708      	adds	r7, #8
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}
 8005660:	20012f4c 	.word	0x20012f4c
 8005664:	08008d3c 	.word	0x08008d3c
 8005668:	20012ff4 	.word	0x20012ff4
 800566c:	200133f4 	.word	0x200133f4
 8005670:	08008d7c 	.word	0x08008d7c

08005674 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8005674:	b580      	push	{r7, lr}
 8005676:	b08a      	sub	sp, #40	; 0x28
 8005678:	af00      	add	r7, sp, #0
 800567a:	60f8      	str	r0, [r7, #12]
 800567c:	60b9      	str	r1, [r7, #8]
 800567e:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8005680:	2300      	movs	r3, #0
 8005682:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	68db      	ldr	r3, [r3, #12]
 8005688:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	691b      	ldr	r3, [r3, #16]
 800568e:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8005690:	69ba      	ldr	r2, [r7, #24]
 8005692:	69fb      	ldr	r3, [r7, #28]
 8005694:	429a      	cmp	r2, r3
 8005696:	d905      	bls.n	80056a4 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8005698:	69ba      	ldr	r2, [r7, #24]
 800569a:	69fb      	ldr	r3, [r7, #28]
 800569c:	1ad3      	subs	r3, r2, r3
 800569e:	3b01      	subs	r3, #1
 80056a0:	627b      	str	r3, [r7, #36]	; 0x24
 80056a2:	e007      	b.n	80056b4 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	689a      	ldr	r2, [r3, #8]
 80056a8:	69b9      	ldr	r1, [r7, #24]
 80056aa:	69fb      	ldr	r3, [r7, #28]
 80056ac:	1acb      	subs	r3, r1, r3
 80056ae:	4413      	add	r3, r2
 80056b0:	3b01      	subs	r3, #1
 80056b2:	627b      	str	r3, [r7, #36]	; 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	689a      	ldr	r2, [r3, #8]
 80056b8:	69fb      	ldr	r3, [r7, #28]
 80056ba:	1ad3      	subs	r3, r2, r3
 80056bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056be:	4293      	cmp	r3, r2
 80056c0:	bf28      	it	cs
 80056c2:	4613      	movcs	r3, r2
 80056c4:	627b      	str	r3, [r7, #36]	; 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 80056c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	4293      	cmp	r3, r2
 80056cc:	bf28      	it	cs
 80056ce:	4613      	movcs	r3, r2
 80056d0:	627b      	str	r3, [r7, #36]	; 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	685a      	ldr	r2, [r3, #4]
 80056d6:	69fb      	ldr	r3, [r7, #28]
 80056d8:	4413      	add	r3, r2
 80056da:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 80056dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056de:	68b9      	ldr	r1, [r7, #8]
 80056e0:	6978      	ldr	r0, [r7, #20]
 80056e2:	f002 fa77 	bl	8007bd4 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 80056e6:	6a3a      	ldr	r2, [r7, #32]
 80056e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056ea:	4413      	add	r3, r2
 80056ec:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 80056ee:	68ba      	ldr	r2, [r7, #8]
 80056f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056f2:	4413      	add	r3, r2
 80056f4:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 80056f6:	687a      	ldr	r2, [r7, #4]
 80056f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056fa:	1ad3      	subs	r3, r2, r3
 80056fc:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 80056fe:	69fa      	ldr	r2, [r7, #28]
 8005700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005702:	4413      	add	r3, r2
 8005704:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	689b      	ldr	r3, [r3, #8]
 800570a:	69fa      	ldr	r2, [r7, #28]
 800570c:	429a      	cmp	r2, r3
 800570e:	d101      	bne.n	8005714 <_WriteBlocking+0xa0>
      WrOff = 0u;
 8005710:	2300      	movs	r3, #0
 8005712:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005714:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	69fa      	ldr	r2, [r7, #28]
 800571c:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d1b2      	bne.n	800568a <_WriteBlocking+0x16>
  return NumBytesWritten;
 8005724:	6a3b      	ldr	r3, [r7, #32]
}
 8005726:	4618      	mov	r0, r3
 8005728:	3728      	adds	r7, #40	; 0x28
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}

0800572e <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 800572e:	b580      	push	{r7, lr}
 8005730:	b088      	sub	sp, #32
 8005732:	af00      	add	r7, sp, #0
 8005734:	60f8      	str	r0, [r7, #12]
 8005736:	60b9      	str	r1, [r7, #8]
 8005738:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	68db      	ldr	r3, [r3, #12]
 800573e:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	689a      	ldr	r2, [r3, #8]
 8005744:	69fb      	ldr	r3, [r7, #28]
 8005746:	1ad3      	subs	r3, r2, r3
 8005748:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 800574a:	69ba      	ldr	r2, [r7, #24]
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	429a      	cmp	r2, r3
 8005750:	d911      	bls.n	8005776 <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	685a      	ldr	r2, [r3, #4]
 8005756:	69fb      	ldr	r3, [r7, #28]
 8005758:	4413      	add	r3, r2
 800575a:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 800575c:	687a      	ldr	r2, [r7, #4]
 800575e:	68b9      	ldr	r1, [r7, #8]
 8005760:	6938      	ldr	r0, [r7, #16]
 8005762:	f002 fa37 	bl	8007bd4 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005766:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 800576a:	69fa      	ldr	r2, [r7, #28]
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	441a      	add	r2, r3
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8005774:	e01f      	b.n	80057b6 <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 8005776:	69bb      	ldr	r3, [r7, #24]
 8005778:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	685a      	ldr	r2, [r3, #4]
 800577e:	69fb      	ldr	r3, [r7, #28]
 8005780:	4413      	add	r3, r2
 8005782:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8005784:	697a      	ldr	r2, [r7, #20]
 8005786:	68b9      	ldr	r1, [r7, #8]
 8005788:	6938      	ldr	r0, [r7, #16]
 800578a:	f002 fa23 	bl	8007bd4 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 800578e:	687a      	ldr	r2, [r7, #4]
 8005790:	69bb      	ldr	r3, [r7, #24]
 8005792:	1ad3      	subs	r3, r2, r3
 8005794:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	685b      	ldr	r3, [r3, #4]
 800579a:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 800579c:	68ba      	ldr	r2, [r7, #8]
 800579e:	69bb      	ldr	r3, [r7, #24]
 80057a0:	4413      	add	r3, r2
 80057a2:	697a      	ldr	r2, [r7, #20]
 80057a4:	4619      	mov	r1, r3
 80057a6:	6938      	ldr	r0, [r7, #16]
 80057a8:	f002 fa14 	bl	8007bd4 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80057ac:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	697a      	ldr	r2, [r7, #20]
 80057b4:	60da      	str	r2, [r3, #12]
}
 80057b6:	bf00      	nop
 80057b8:	3720      	adds	r7, #32
 80057ba:	46bd      	mov	sp, r7
 80057bc:	bd80      	pop	{r7, pc}

080057be <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 80057be:	b480      	push	{r7}
 80057c0:	b087      	sub	sp, #28
 80057c2:	af00      	add	r7, sp, #0
 80057c4:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	691b      	ldr	r3, [r3, #16]
 80057ca:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	68db      	ldr	r3, [r3, #12]
 80057d0:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 80057d2:	693a      	ldr	r2, [r7, #16]
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	429a      	cmp	r2, r3
 80057d8:	d808      	bhi.n	80057ec <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	689a      	ldr	r2, [r3, #8]
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	1ad2      	subs	r2, r2, r3
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	4413      	add	r3, r2
 80057e6:	3b01      	subs	r3, #1
 80057e8:	617b      	str	r3, [r7, #20]
 80057ea:	e004      	b.n	80057f6 <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 80057ec:	693a      	ldr	r2, [r7, #16]
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	1ad3      	subs	r3, r2, r3
 80057f2:	3b01      	subs	r3, #1
 80057f4:	617b      	str	r3, [r7, #20]
  }
  return r;
 80057f6:	697b      	ldr	r3, [r7, #20]
}
 80057f8:	4618      	mov	r0, r3
 80057fa:	371c      	adds	r7, #28
 80057fc:	46bd      	mov	sp, r7
 80057fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005802:	4770      	bx	lr

08005804 <SEGGER_RTT_ReadUpBufferNoLock>:
*    Number of bytes that have been read.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_ReadUpBufferNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8005804:	b580      	push	{r7, lr}
 8005806:	b08c      	sub	sp, #48	; 0x30
 8005808:	af00      	add	r7, sp, #0
 800580a:	60f8      	str	r0, [r7, #12]
 800580c:	60b9      	str	r1, [r7, #8]
 800580e:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_UP*   pRing;
  volatile char*          pSrc;

  INIT();
 8005810:	4b3e      	ldr	r3, [pc, #248]	; (800590c <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8005812:	623b      	str	r3, [r7, #32]
 8005814:	6a3b      	ldr	r3, [r7, #32]
 8005816:	781b      	ldrb	r3, [r3, #0]
 8005818:	b2db      	uxtb	r3, r3
 800581a:	2b53      	cmp	r3, #83	; 0x53
 800581c:	d001      	beq.n	8005822 <SEGGER_RTT_ReadUpBufferNoLock+0x1e>
 800581e:	f7ff fecf 	bl	80055c0 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_UP*)((uintptr_t)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	1c5a      	adds	r2, r3, #1
 8005826:	4613      	mov	r3, r2
 8005828:	005b      	lsls	r3, r3, #1
 800582a:	4413      	add	r3, r2
 800582c:	00db      	lsls	r3, r3, #3
 800582e:	4a37      	ldr	r2, [pc, #220]	; (800590c <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8005830:	4413      	add	r3, r2
 8005832:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8005834:	68bb      	ldr	r3, [r7, #8]
 8005836:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8005838:	69fb      	ldr	r3, [r7, #28]
 800583a:	691b      	ldr	r3, [r3, #16]
 800583c:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 800583e:	69fb      	ldr	r3, [r7, #28]
 8005840:	68db      	ldr	r3, [r3, #12]
 8005842:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8005844:	2300      	movs	r3, #0
 8005846:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8005848:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800584a:	69bb      	ldr	r3, [r7, #24]
 800584c:	429a      	cmp	r2, r3
 800584e:	d92b      	bls.n	80058a8 <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8005850:	69fb      	ldr	r3, [r7, #28]
 8005852:	689a      	ldr	r2, [r3, #8]
 8005854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005856:	1ad3      	subs	r3, r2, r3
 8005858:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 800585a:	697a      	ldr	r2, [r7, #20]
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	4293      	cmp	r3, r2
 8005860:	bf28      	it	cs
 8005862:	4613      	movcs	r3, r2
 8005864:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8005866:	69fb      	ldr	r3, [r7, #28]
 8005868:	685a      	ldr	r2, [r3, #4]
 800586a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800586c:	4413      	add	r3, r2
 800586e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005870:	697a      	ldr	r2, [r7, #20]
 8005872:	6939      	ldr	r1, [r7, #16]
 8005874:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005876:	f002 f9ad 	bl	8007bd4 <memcpy>
    NumBytesRead += NumBytesRem;
 800587a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	4413      	add	r3, r2
 8005880:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8005882:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	4413      	add	r3, r2
 8005888:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800588a:	687a      	ldr	r2, [r7, #4]
 800588c:	697b      	ldr	r3, [r7, #20]
 800588e:	1ad3      	subs	r3, r2, r3
 8005890:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8005892:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005894:	697b      	ldr	r3, [r7, #20]
 8005896:	4413      	add	r3, r2
 8005898:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800589a:	69fb      	ldr	r3, [r7, #28]
 800589c:	689b      	ldr	r3, [r3, #8]
 800589e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80058a0:	429a      	cmp	r2, r3
 80058a2:	d101      	bne.n	80058a8 <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
      RdOff = 0u;
 80058a4:	2300      	movs	r3, #0
 80058a6:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 80058a8:	69ba      	ldr	r2, [r7, #24]
 80058aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058ac:	1ad3      	subs	r3, r2, r3
 80058ae:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 80058b0:	697a      	ldr	r2, [r7, #20]
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	4293      	cmp	r3, r2
 80058b6:	bf28      	it	cs
 80058b8:	4613      	movcs	r3, r2
 80058ba:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 80058bc:	697b      	ldr	r3, [r7, #20]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d019      	beq.n	80058f6 <SEGGER_RTT_ReadUpBufferNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80058c2:	69fb      	ldr	r3, [r7, #28]
 80058c4:	685a      	ldr	r2, [r3, #4]
 80058c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058c8:	4413      	add	r3, r2
 80058ca:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80058cc:	697a      	ldr	r2, [r7, #20]
 80058ce:	6939      	ldr	r1, [r7, #16]
 80058d0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80058d2:	f002 f97f 	bl	8007bd4 <memcpy>
    NumBytesRead += NumBytesRem;
 80058d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80058d8:	697b      	ldr	r3, [r7, #20]
 80058da:	4413      	add	r3, r2
 80058dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 80058de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058e0:	697b      	ldr	r3, [r7, #20]
 80058e2:	4413      	add	r3, r2
 80058e4:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 80058e6:	687a      	ldr	r2, [r7, #4]
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	1ad3      	subs	r3, r2, r3
 80058ec:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80058ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	4413      	add	r3, r2
 80058f4:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  //
  // Update read offset of buffer
  //
  if (NumBytesRead) {
 80058f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d002      	beq.n	8005902 <SEGGER_RTT_ReadUpBufferNoLock+0xfe>
    pRing->RdOff = RdOff;
 80058fc:	69fb      	ldr	r3, [r7, #28]
 80058fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005900:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8005902:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8005904:	4618      	mov	r0, r3
 8005906:	3730      	adds	r7, #48	; 0x30
 8005908:	46bd      	mov	sp, r7
 800590a:	bd80      	pop	{r7, pc}
 800590c:	20012f4c 	.word	0x20012f4c

08005910 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8005910:	b580      	push	{r7, lr}
 8005912:	b08c      	sub	sp, #48	; 0x30
 8005914:	af00      	add	r7, sp, #0
 8005916:	60f8      	str	r0, [r7, #12]
 8005918:	60b9      	str	r1, [r7, #8]
 800591a:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 800591c:	4b3e      	ldr	r3, [pc, #248]	; (8005a18 <SEGGER_RTT_ReadNoLock+0x108>)
 800591e:	623b      	str	r3, [r7, #32]
 8005920:	6a3b      	ldr	r3, [r7, #32]
 8005922:	781b      	ldrb	r3, [r3, #0]
 8005924:	b2db      	uxtb	r3, r3
 8005926:	2b53      	cmp	r3, #83	; 0x53
 8005928:	d001      	beq.n	800592e <SEGGER_RTT_ReadNoLock+0x1e>
 800592a:	f7ff fe49 	bl	80055c0 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800592e:	68fa      	ldr	r2, [r7, #12]
 8005930:	4613      	mov	r3, r2
 8005932:	005b      	lsls	r3, r3, #1
 8005934:	4413      	add	r3, r2
 8005936:	00db      	lsls	r3, r3, #3
 8005938:	3360      	adds	r3, #96	; 0x60
 800593a:	4a37      	ldr	r2, [pc, #220]	; (8005a18 <SEGGER_RTT_ReadNoLock+0x108>)
 800593c:	4413      	add	r3, r2
 800593e:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8005940:	68bb      	ldr	r3, [r7, #8]
 8005942:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8005944:	69fb      	ldr	r3, [r7, #28]
 8005946:	691b      	ldr	r3, [r3, #16]
 8005948:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 800594a:	69fb      	ldr	r3, [r7, #28]
 800594c:	68db      	ldr	r3, [r3, #12]
 800594e:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8005950:	2300      	movs	r3, #0
 8005952:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8005954:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005956:	69bb      	ldr	r3, [r7, #24]
 8005958:	429a      	cmp	r2, r3
 800595a:	d92b      	bls.n	80059b4 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 800595c:	69fb      	ldr	r3, [r7, #28]
 800595e:	689a      	ldr	r2, [r3, #8]
 8005960:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005962:	1ad3      	subs	r3, r2, r3
 8005964:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8005966:	697a      	ldr	r2, [r7, #20]
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	4293      	cmp	r3, r2
 800596c:	bf28      	it	cs
 800596e:	4613      	movcs	r3, r2
 8005970:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8005972:	69fb      	ldr	r3, [r7, #28]
 8005974:	685a      	ldr	r2, [r3, #4]
 8005976:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005978:	4413      	add	r3, r2
 800597a:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800597c:	697a      	ldr	r2, [r7, #20]
 800597e:	6939      	ldr	r1, [r7, #16]
 8005980:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005982:	f002 f927 	bl	8007bd4 <memcpy>
    NumBytesRead += NumBytesRem;
 8005986:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	4413      	add	r3, r2
 800598c:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 800598e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005990:	697b      	ldr	r3, [r7, #20]
 8005992:	4413      	add	r3, r2
 8005994:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8005996:	687a      	ldr	r2, [r7, #4]
 8005998:	697b      	ldr	r3, [r7, #20]
 800599a:	1ad3      	subs	r3, r2, r3
 800599c:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800599e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80059a0:	697b      	ldr	r3, [r7, #20]
 80059a2:	4413      	add	r3, r2
 80059a4:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 80059a6:	69fb      	ldr	r3, [r7, #28]
 80059a8:	689b      	ldr	r3, [r3, #8]
 80059aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80059ac:	429a      	cmp	r2, r3
 80059ae:	d101      	bne.n	80059b4 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 80059b0:	2300      	movs	r3, #0
 80059b2:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 80059b4:	69ba      	ldr	r2, [r7, #24]
 80059b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059b8:	1ad3      	subs	r3, r2, r3
 80059ba:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 80059bc:	697a      	ldr	r2, [r7, #20]
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	4293      	cmp	r3, r2
 80059c2:	bf28      	it	cs
 80059c4:	4613      	movcs	r3, r2
 80059c6:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 80059c8:	697b      	ldr	r3, [r7, #20]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d019      	beq.n	8005a02 <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80059ce:	69fb      	ldr	r3, [r7, #28]
 80059d0:	685a      	ldr	r2, [r3, #4]
 80059d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059d4:	4413      	add	r3, r2
 80059d6:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80059d8:	697a      	ldr	r2, [r7, #20]
 80059da:	6939      	ldr	r1, [r7, #16]
 80059dc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80059de:	f002 f8f9 	bl	8007bd4 <memcpy>
    NumBytesRead += NumBytesRem;
 80059e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	4413      	add	r3, r2
 80059e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 80059ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059ec:	697b      	ldr	r3, [r7, #20]
 80059ee:	4413      	add	r3, r2
 80059f0:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 80059f2:	687a      	ldr	r2, [r7, #4]
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	1ad3      	subs	r3, r2, r3
 80059f8:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80059fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80059fc:	697b      	ldr	r3, [r7, #20]
 80059fe:	4413      	add	r3, r2
 8005a00:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 8005a02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d002      	beq.n	8005a0e <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8005a08:	69fb      	ldr	r3, [r7, #28]
 8005a0a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005a0c:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8005a0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8005a10:	4618      	mov	r0, r3
 8005a12:	3730      	adds	r7, #48	; 0x30
 8005a14:	46bd      	mov	sp, r7
 8005a16:	bd80      	pop	{r7, pc}
 8005a18:	20012f4c 	.word	0x20012f4c

08005a1c <SEGGER_RTT_WriteDownBufferNoLock>:
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_WriteDownBufferNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b088      	sub	sp, #32
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	60f8      	str	r0, [r7, #12]
 8005a24:	60b9      	str	r1, [r7, #8]
 8005a26:	607a      	str	r2, [r7, #4]
  SEGGER_RTT_BUFFER_UP*   pRing;
  //
  // Get "to-target" ring buffer.
  // It is save to cast that to a "to-host" buffer. Up and Down buffer differ in volatility of offsets that might be modified by J-Link.
  //
  pData = (const char *)pBuffer;
 8005a28:	68bb      	ldr	r3, [r7, #8]
 8005a2a:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005a2c:	68fa      	ldr	r2, [r7, #12]
 8005a2e:	4613      	mov	r3, r2
 8005a30:	005b      	lsls	r3, r3, #1
 8005a32:	4413      	add	r3, r2
 8005a34:	00db      	lsls	r3, r3, #3
 8005a36:	3360      	adds	r3, #96	; 0x60
 8005a38:	4a1f      	ldr	r2, [pc, #124]	; (8005ab8 <SEGGER_RTT_WriteDownBufferNoLock+0x9c>)
 8005a3a:	4413      	add	r3, r2
 8005a3c:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8005a3e:	697b      	ldr	r3, [r7, #20]
 8005a40:	695b      	ldr	r3, [r3, #20]
 8005a42:	2b02      	cmp	r3, #2
 8005a44:	d029      	beq.n	8005a9a <SEGGER_RTT_WriteDownBufferNoLock+0x7e>
 8005a46:	2b02      	cmp	r3, #2
 8005a48:	d82e      	bhi.n	8005aa8 <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d002      	beq.n	8005a54 <SEGGER_RTT_WriteDownBufferNoLock+0x38>
 8005a4e:	2b01      	cmp	r3, #1
 8005a50:	d013      	beq.n	8005a7a <SEGGER_RTT_WriteDownBufferNoLock+0x5e>
 8005a52:	e029      	b.n	8005aa8 <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8005a54:	6978      	ldr	r0, [r7, #20]
 8005a56:	f7ff feb2 	bl	80057be <_GetAvailWriteSpace>
 8005a5a:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8005a5c:	693a      	ldr	r2, [r7, #16]
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	429a      	cmp	r2, r3
 8005a62:	d202      	bcs.n	8005a6a <SEGGER_RTT_WriteDownBufferNoLock+0x4e>
      Status = 0u;
 8005a64:	2300      	movs	r3, #0
 8005a66:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8005a68:	e021      	b.n	8005aae <SEGGER_RTT_WriteDownBufferNoLock+0x92>
      Status = NumBytes;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8005a6e:	687a      	ldr	r2, [r7, #4]
 8005a70:	69b9      	ldr	r1, [r7, #24]
 8005a72:	6978      	ldr	r0, [r7, #20]
 8005a74:	f7ff fe5b 	bl	800572e <_WriteNoCheck>
    break;
 8005a78:	e019      	b.n	8005aae <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8005a7a:	6978      	ldr	r0, [r7, #20]
 8005a7c:	f7ff fe9f 	bl	80057be <_GetAvailWriteSpace>
 8005a80:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8005a82:	687a      	ldr	r2, [r7, #4]
 8005a84:	693b      	ldr	r3, [r7, #16]
 8005a86:	4293      	cmp	r3, r2
 8005a88:	bf28      	it	cs
 8005a8a:	4613      	movcs	r3, r2
 8005a8c:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8005a8e:	69fa      	ldr	r2, [r7, #28]
 8005a90:	69b9      	ldr	r1, [r7, #24]
 8005a92:	6978      	ldr	r0, [r7, #20]
 8005a94:	f7ff fe4b 	bl	800572e <_WriteNoCheck>
    break;
 8005a98:	e009      	b.n	8005aae <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8005a9a:	687a      	ldr	r2, [r7, #4]
 8005a9c:	69b9      	ldr	r1, [r7, #24]
 8005a9e:	6978      	ldr	r0, [r7, #20]
 8005aa0:	f7ff fde8 	bl	8005674 <_WriteBlocking>
 8005aa4:	61f8      	str	r0, [r7, #28]
    break;
 8005aa6:	e002      	b.n	8005aae <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  default:
    Status = 0u;
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	61fb      	str	r3, [r7, #28]
    break;
 8005aac:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8005aae:	69fb      	ldr	r3, [r7, #28]
}
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	3720      	adds	r7, #32
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bd80      	pop	{r7, pc}
 8005ab8:	20012f4c 	.word	0x20012f4c

08005abc <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b088      	sub	sp, #32
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	60f8      	str	r0, [r7, #12]
 8005ac4:	60b9      	str	r1, [r7, #8]
 8005ac6:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((uintptr_t)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	1c5a      	adds	r2, r3, #1
 8005ad0:	4613      	mov	r3, r2
 8005ad2:	005b      	lsls	r3, r3, #1
 8005ad4:	4413      	add	r3, r2
 8005ad6:	00db      	lsls	r3, r3, #3
 8005ad8:	4a1f      	ldr	r2, [pc, #124]	; (8005b58 <SEGGER_RTT_WriteNoLock+0x9c>)
 8005ada:	4413      	add	r3, r2
 8005adc:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	695b      	ldr	r3, [r3, #20]
 8005ae2:	2b02      	cmp	r3, #2
 8005ae4:	d029      	beq.n	8005b3a <SEGGER_RTT_WriteNoLock+0x7e>
 8005ae6:	2b02      	cmp	r3, #2
 8005ae8:	d82e      	bhi.n	8005b48 <SEGGER_RTT_WriteNoLock+0x8c>
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d002      	beq.n	8005af4 <SEGGER_RTT_WriteNoLock+0x38>
 8005aee:	2b01      	cmp	r3, #1
 8005af0:	d013      	beq.n	8005b1a <SEGGER_RTT_WriteNoLock+0x5e>
 8005af2:	e029      	b.n	8005b48 <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8005af4:	6978      	ldr	r0, [r7, #20]
 8005af6:	f7ff fe62 	bl	80057be <_GetAvailWriteSpace>
 8005afa:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8005afc:	693a      	ldr	r2, [r7, #16]
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	429a      	cmp	r2, r3
 8005b02:	d202      	bcs.n	8005b0a <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 8005b04:	2300      	movs	r3, #0
 8005b06:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8005b08:	e021      	b.n	8005b4e <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8005b0e:	687a      	ldr	r2, [r7, #4]
 8005b10:	69b9      	ldr	r1, [r7, #24]
 8005b12:	6978      	ldr	r0, [r7, #20]
 8005b14:	f7ff fe0b 	bl	800572e <_WriteNoCheck>
    break;
 8005b18:	e019      	b.n	8005b4e <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8005b1a:	6978      	ldr	r0, [r7, #20]
 8005b1c:	f7ff fe4f 	bl	80057be <_GetAvailWriteSpace>
 8005b20:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8005b22:	687a      	ldr	r2, [r7, #4]
 8005b24:	693b      	ldr	r3, [r7, #16]
 8005b26:	4293      	cmp	r3, r2
 8005b28:	bf28      	it	cs
 8005b2a:	4613      	movcs	r3, r2
 8005b2c:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8005b2e:	69fa      	ldr	r2, [r7, #28]
 8005b30:	69b9      	ldr	r1, [r7, #24]
 8005b32:	6978      	ldr	r0, [r7, #20]
 8005b34:	f7ff fdfb 	bl	800572e <_WriteNoCheck>
    break;
 8005b38:	e009      	b.n	8005b4e <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8005b3a:	687a      	ldr	r2, [r7, #4]
 8005b3c:	69b9      	ldr	r1, [r7, #24]
 8005b3e:	6978      	ldr	r0, [r7, #20]
 8005b40:	f7ff fd98 	bl	8005674 <_WriteBlocking>
 8005b44:	61f8      	str	r0, [r7, #28]
    break;
 8005b46:	e002      	b.n	8005b4e <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 8005b48:	2300      	movs	r3, #0
 8005b4a:	61fb      	str	r3, [r7, #28]
    break;
 8005b4c:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8005b4e:	69fb      	ldr	r3, [r7, #28]
}
 8005b50:	4618      	mov	r0, r3
 8005b52:	3720      	adds	r7, #32
 8005b54:	46bd      	mov	sp, r7
 8005b56:	bd80      	pop	{r7, pc}
 8005b58:	20012f4c 	.word	0x20012f4c

08005b5c <SEGGER_RTT_WriteDownBuffer>:
*    This function locks against all other RTT operations. I.e. during
*    the write operation, writing from the application is also locked.
*    If only one consumer writes to the down buffer,
*    call SEGGER_RTT_WriteDownBufferNoLock() instead.
*/
unsigned SEGGER_RTT_WriteDownBuffer(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b088      	sub	sp, #32
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	60f8      	str	r0, [r7, #12]
 8005b64:	60b9      	str	r1, [r7, #8]
 8005b66:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8005b68:	4b0e      	ldr	r3, [pc, #56]	; (8005ba4 <SEGGER_RTT_WriteDownBuffer+0x48>)
 8005b6a:	61fb      	str	r3, [r7, #28]
 8005b6c:	69fb      	ldr	r3, [r7, #28]
 8005b6e:	781b      	ldrb	r3, [r3, #0]
 8005b70:	b2db      	uxtb	r3, r3
 8005b72:	2b53      	cmp	r3, #83	; 0x53
 8005b74:	d001      	beq.n	8005b7a <SEGGER_RTT_WriteDownBuffer+0x1e>
 8005b76:	f7ff fd23 	bl	80055c0 <_DoInit>
  SEGGER_RTT_LOCK();
 8005b7a:	f3ef 8311 	mrs	r3, BASEPRI
 8005b7e:	f04f 0120 	mov.w	r1, #32
 8005b82:	f381 8811 	msr	BASEPRI, r1
 8005b86:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteDownBufferNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8005b88:	687a      	ldr	r2, [r7, #4]
 8005b8a:	68b9      	ldr	r1, [r7, #8]
 8005b8c:	68f8      	ldr	r0, [r7, #12]
 8005b8e:	f7ff ff45 	bl	8005a1c <SEGGER_RTT_WriteDownBufferNoLock>
 8005b92:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8005b94:	69bb      	ldr	r3, [r7, #24]
 8005b96:	f383 8811 	msr	BASEPRI, r3
  return Status;
 8005b9a:	697b      	ldr	r3, [r7, #20]
}
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	3720      	adds	r7, #32
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	bd80      	pop	{r7, pc}
 8005ba4:	20012f4c 	.word	0x20012f4c

08005ba8 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b088      	sub	sp, #32
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	60f8      	str	r0, [r7, #12]
 8005bb0:	60b9      	str	r1, [r7, #8]
 8005bb2:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8005bb4:	4b0e      	ldr	r3, [pc, #56]	; (8005bf0 <SEGGER_RTT_Write+0x48>)
 8005bb6:	61fb      	str	r3, [r7, #28]
 8005bb8:	69fb      	ldr	r3, [r7, #28]
 8005bba:	781b      	ldrb	r3, [r3, #0]
 8005bbc:	b2db      	uxtb	r3, r3
 8005bbe:	2b53      	cmp	r3, #83	; 0x53
 8005bc0:	d001      	beq.n	8005bc6 <SEGGER_RTT_Write+0x1e>
 8005bc2:	f7ff fcfd 	bl	80055c0 <_DoInit>
  SEGGER_RTT_LOCK();
 8005bc6:	f3ef 8311 	mrs	r3, BASEPRI
 8005bca:	f04f 0120 	mov.w	r1, #32
 8005bce:	f381 8811 	msr	BASEPRI, r1
 8005bd2:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8005bd4:	687a      	ldr	r2, [r7, #4]
 8005bd6:	68b9      	ldr	r1, [r7, #8]
 8005bd8:	68f8      	ldr	r0, [r7, #12]
 8005bda:	f7ff ff6f 	bl	8005abc <SEGGER_RTT_WriteNoLock>
 8005bde:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8005be0:	69bb      	ldr	r3, [r7, #24]
 8005be2:	f383 8811 	msr	BASEPRI, r3
  return Status;
 8005be6:	697b      	ldr	r3, [r7, #20]
}
 8005be8:	4618      	mov	r0, r3
 8005bea:	3720      	adds	r7, #32
 8005bec:	46bd      	mov	sp, r7
 8005bee:	bd80      	pop	{r7, pc}
 8005bf0:	20012f4c 	.word	0x20012f4c

08005bf4 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b088      	sub	sp, #32
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	60f8      	str	r0, [r7, #12]
 8005bfc:	60b9      	str	r1, [r7, #8]
 8005bfe:	607a      	str	r2, [r7, #4]
 8005c00:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8005c02:	4b3d      	ldr	r3, [pc, #244]	; (8005cf8 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8005c04:	61bb      	str	r3, [r7, #24]
 8005c06:	69bb      	ldr	r3, [r7, #24]
 8005c08:	781b      	ldrb	r3, [r3, #0]
 8005c0a:	b2db      	uxtb	r3, r3
 8005c0c:	2b53      	cmp	r3, #83	; 0x53
 8005c0e:	d001      	beq.n	8005c14 <SEGGER_RTT_AllocUpBuffer+0x20>
 8005c10:	f7ff fcd6 	bl	80055c0 <_DoInit>
  SEGGER_RTT_LOCK();
 8005c14:	f3ef 8311 	mrs	r3, BASEPRI
 8005c18:	f04f 0120 	mov.w	r1, #32
 8005c1c:	f381 8811 	msr	BASEPRI, r1
 8005c20:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005c22:	4b35      	ldr	r3, [pc, #212]	; (8005cf8 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8005c24:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8005c26:	2300      	movs	r3, #0
 8005c28:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8005c2a:	6939      	ldr	r1, [r7, #16]
 8005c2c:	69fb      	ldr	r3, [r7, #28]
 8005c2e:	1c5a      	adds	r2, r3, #1
 8005c30:	4613      	mov	r3, r2
 8005c32:	005b      	lsls	r3, r3, #1
 8005c34:	4413      	add	r3, r2
 8005c36:	00db      	lsls	r3, r3, #3
 8005c38:	440b      	add	r3, r1
 8005c3a:	3304      	adds	r3, #4
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d008      	beq.n	8005c54 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8005c42:	69fb      	ldr	r3, [r7, #28]
 8005c44:	3301      	adds	r3, #1
 8005c46:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8005c48:	693b      	ldr	r3, [r7, #16]
 8005c4a:	691b      	ldr	r3, [r3, #16]
 8005c4c:	69fa      	ldr	r2, [r7, #28]
 8005c4e:	429a      	cmp	r2, r3
 8005c50:	dbeb      	blt.n	8005c2a <SEGGER_RTT_AllocUpBuffer+0x36>
 8005c52:	e000      	b.n	8005c56 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8005c54:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	691b      	ldr	r3, [r3, #16]
 8005c5a:	69fa      	ldr	r2, [r7, #28]
 8005c5c:	429a      	cmp	r2, r3
 8005c5e:	da3f      	bge.n	8005ce0 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8005c60:	6939      	ldr	r1, [r7, #16]
 8005c62:	69fb      	ldr	r3, [r7, #28]
 8005c64:	1c5a      	adds	r2, r3, #1
 8005c66:	4613      	mov	r3, r2
 8005c68:	005b      	lsls	r3, r3, #1
 8005c6a:	4413      	add	r3, r2
 8005c6c:	00db      	lsls	r3, r3, #3
 8005c6e:	440b      	add	r3, r1
 8005c70:	68fa      	ldr	r2, [r7, #12]
 8005c72:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8005c74:	6939      	ldr	r1, [r7, #16]
 8005c76:	69fb      	ldr	r3, [r7, #28]
 8005c78:	1c5a      	adds	r2, r3, #1
 8005c7a:	4613      	mov	r3, r2
 8005c7c:	005b      	lsls	r3, r3, #1
 8005c7e:	4413      	add	r3, r2
 8005c80:	00db      	lsls	r3, r3, #3
 8005c82:	440b      	add	r3, r1
 8005c84:	3304      	adds	r3, #4
 8005c86:	68ba      	ldr	r2, [r7, #8]
 8005c88:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 8005c8a:	6939      	ldr	r1, [r7, #16]
 8005c8c:	69fa      	ldr	r2, [r7, #28]
 8005c8e:	4613      	mov	r3, r2
 8005c90:	005b      	lsls	r3, r3, #1
 8005c92:	4413      	add	r3, r2
 8005c94:	00db      	lsls	r3, r3, #3
 8005c96:	440b      	add	r3, r1
 8005c98:	3320      	adds	r3, #32
 8005c9a:	687a      	ldr	r2, [r7, #4]
 8005c9c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 8005c9e:	6939      	ldr	r1, [r7, #16]
 8005ca0:	69fa      	ldr	r2, [r7, #28]
 8005ca2:	4613      	mov	r3, r2
 8005ca4:	005b      	lsls	r3, r3, #1
 8005ca6:	4413      	add	r3, r2
 8005ca8:	00db      	lsls	r3, r3, #3
 8005caa:	440b      	add	r3, r1
 8005cac:	3328      	adds	r3, #40	; 0x28
 8005cae:	2200      	movs	r2, #0
 8005cb0:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8005cb2:	6939      	ldr	r1, [r7, #16]
 8005cb4:	69fa      	ldr	r2, [r7, #28]
 8005cb6:	4613      	mov	r3, r2
 8005cb8:	005b      	lsls	r3, r3, #1
 8005cba:	4413      	add	r3, r2
 8005cbc:	00db      	lsls	r3, r3, #3
 8005cbe:	440b      	add	r3, r1
 8005cc0:	3324      	adds	r3, #36	; 0x24
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8005cc6:	6939      	ldr	r1, [r7, #16]
 8005cc8:	69fa      	ldr	r2, [r7, #28]
 8005cca:	4613      	mov	r3, r2
 8005ccc:	005b      	lsls	r3, r3, #1
 8005cce:	4413      	add	r3, r2
 8005cd0:	00db      	lsls	r3, r3, #3
 8005cd2:	440b      	add	r3, r1
 8005cd4:	332c      	adds	r3, #44	; 0x2c
 8005cd6:	683a      	ldr	r2, [r7, #0]
 8005cd8:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005cda:	f3bf 8f5f 	dmb	sy
 8005cde:	e002      	b.n	8005ce6 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8005ce0:	f04f 33ff 	mov.w	r3, #4294967295
 8005ce4:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8005ce6:	697b      	ldr	r3, [r7, #20]
 8005ce8:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8005cec:	69fb      	ldr	r3, [r7, #28]
}
 8005cee:	4618      	mov	r0, r3
 8005cf0:	3720      	adds	r7, #32
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bd80      	pop	{r7, pc}
 8005cf6:	bf00      	nop
 8005cf8:	20012f4c 	.word	0x20012f4c

08005cfc <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b08a      	sub	sp, #40	; 0x28
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	60f8      	str	r0, [r7, #12]
 8005d04:	60b9      	str	r1, [r7, #8]
 8005d06:	607a      	str	r2, [r7, #4]
 8005d08:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 8005d0a:	4b21      	ldr	r3, [pc, #132]	; (8005d90 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8005d0c:	623b      	str	r3, [r7, #32]
 8005d0e:	6a3b      	ldr	r3, [r7, #32]
 8005d10:	781b      	ldrb	r3, [r3, #0]
 8005d12:	b2db      	uxtb	r3, r3
 8005d14:	2b53      	cmp	r3, #83	; 0x53
 8005d16:	d001      	beq.n	8005d1c <SEGGER_RTT_ConfigDownBuffer+0x20>
 8005d18:	f7ff fc52 	bl	80055c0 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005d1c:	4b1c      	ldr	r3, [pc, #112]	; (8005d90 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8005d1e:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	2b02      	cmp	r3, #2
 8005d24:	d82c      	bhi.n	8005d80 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 8005d26:	f3ef 8311 	mrs	r3, BASEPRI
 8005d2a:	f04f 0120 	mov.w	r1, #32
 8005d2e:	f381 8811 	msr	BASEPRI, r1
 8005d32:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 8005d34:	68fa      	ldr	r2, [r7, #12]
 8005d36:	4613      	mov	r3, r2
 8005d38:	005b      	lsls	r3, r3, #1
 8005d3a:	4413      	add	r3, r2
 8005d3c:	00db      	lsls	r3, r3, #3
 8005d3e:	3360      	adds	r3, #96	; 0x60
 8005d40:	69fa      	ldr	r2, [r7, #28]
 8005d42:	4413      	add	r3, r2
 8005d44:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d00e      	beq.n	8005d6a <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	68ba      	ldr	r2, [r7, #8]
 8005d50:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 8005d52:	697b      	ldr	r3, [r7, #20]
 8005d54:	687a      	ldr	r2, [r7, #4]
 8005d56:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 8005d58:	697b      	ldr	r3, [r7, #20]
 8005d5a:	683a      	ldr	r2, [r7, #0]
 8005d5c:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 8005d5e:	697b      	ldr	r3, [r7, #20]
 8005d60:	2200      	movs	r2, #0
 8005d62:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 8005d64:	697b      	ldr	r3, [r7, #20]
 8005d66:	2200      	movs	r2, #0
 8005d68:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 8005d6a:	697b      	ldr	r3, [r7, #20]
 8005d6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d6e:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005d70:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8005d74:	69bb      	ldr	r3, [r7, #24]
 8005d76:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	627b      	str	r3, [r7, #36]	; 0x24
 8005d7e:	e002      	b.n	8005d86 <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 8005d80:	f04f 33ff 	mov.w	r3, #4294967295
 8005d84:	627b      	str	r3, [r7, #36]	; 0x24
  }
  return r;
 8005d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005d88:	4618      	mov	r0, r3
 8005d8a:	3728      	adds	r7, #40	; 0x28
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	bd80      	pop	{r7, pc}
 8005d90:	20012f4c 	.word	0x20012f4c

08005d94 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8005d94:	b480      	push	{r7}
 8005d96:	b087      	sub	sp, #28
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	60f8      	str	r0, [r7, #12]
 8005d9c:	60b9      	str	r1, [r7, #8]
 8005d9e:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  if (pText == NULL) {
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d105      	bne.n	8005db2 <_EncodeStr+0x1e>
    *pPayload++ = (U8)0;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	1c5a      	adds	r2, r3, #1
 8005daa:	60fa      	str	r2, [r7, #12]
 8005dac:	2200      	movs	r2, #0
 8005dae:	701a      	strb	r2, [r3, #0]
 8005db0:	e022      	b.n	8005df8 <_EncodeStr+0x64>
  } else {
    sStart = pText; // Remember start of string.
 8005db2:	68bb      	ldr	r3, [r7, #8]
 8005db4:	617b      	str	r3, [r7, #20]
    //
    // Save space to store count byte(s).
    //
    pLen = pPayload++;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	1c5a      	adds	r2, r3, #1
 8005dba:	60fa      	str	r2, [r7, #12]
 8005dbc:	613b      	str	r3, [r7, #16]
    pPayload += 2;
#endif
    //
    // Limit string to maximum length and copy into payload buffer.
    //
    if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2b80      	cmp	r3, #128	; 0x80
 8005dc2:	d90a      	bls.n	8005dda <_EncodeStr+0x46>
      Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 8005dc4:	2380      	movs	r3, #128	; 0x80
 8005dc6:	607b      	str	r3, [r7, #4]
    }
    while ((Limit-- > 0) && (*pText != '\0')) {
 8005dc8:	e007      	b.n	8005dda <_EncodeStr+0x46>
      *pPayload++ = *pText++;
 8005dca:	68ba      	ldr	r2, [r7, #8]
 8005dcc:	1c53      	adds	r3, r2, #1
 8005dce:	60bb      	str	r3, [r7, #8]
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	1c59      	adds	r1, r3, #1
 8005dd4:	60f9      	str	r1, [r7, #12]
 8005dd6:	7812      	ldrb	r2, [r2, #0]
 8005dd8:	701a      	strb	r2, [r3, #0]
    while ((Limit-- > 0) && (*pText != '\0')) {
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	1e5a      	subs	r2, r3, #1
 8005dde:	607a      	str	r2, [r7, #4]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d003      	beq.n	8005dec <_EncodeStr+0x58>
 8005de4:	68bb      	ldr	r3, [r7, #8]
 8005de6:	781b      	ldrb	r3, [r3, #0]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d1ee      	bne.n	8005dca <_EncodeStr+0x36>
    Limit = (unsigned int)(pText - sStart);
    *pLen++ = (U8)255;
    *pLen++ = (U8)((Limit >> 8) & 255);
    *pLen++ = (U8)(Limit & 255);
#else   // Length always encodes in 1 byte
    *pLen = (U8)(pText - sStart);
 8005dec:	68ba      	ldr	r2, [r7, #8]
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	1ad3      	subs	r3, r2, r3
 8005df2:	b2da      	uxtb	r2, r3
 8005df4:	693b      	ldr	r3, [r7, #16]
 8005df6:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  return pPayload;
 8005df8:	68fb      	ldr	r3, [r7, #12]
}
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	371c      	adds	r7, #28
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e04:	4770      	bx	lr

08005e06 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8005e06:	b480      	push	{r7}
 8005e08:	b083      	sub	sp, #12
 8005e0a:	af00      	add	r7, sp, #0
 8005e0c:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	3307      	adds	r3, #7
}
 8005e12:	4618      	mov	r0, r3
 8005e14:	370c      	adds	r7, #12
 8005e16:	46bd      	mov	sp, r7
 8005e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1c:	4770      	bx	lr
	...

08005e20 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b082      	sub	sp, #8
 8005e24:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005e26:	4b35      	ldr	r3, [pc, #212]	; (8005efc <_HandleIncomingPacket+0xdc>)
 8005e28:	7e1b      	ldrb	r3, [r3, #24]
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	1cfb      	adds	r3, r7, #3
 8005e2e:	2201      	movs	r2, #1
 8005e30:	4619      	mov	r1, r3
 8005e32:	f7ff fd6d 	bl	8005910 <SEGGER_RTT_ReadNoLock>
 8005e36:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d052      	beq.n	8005ee4 <_HandleIncomingPacket+0xc4>
    switch (Cmd) {
 8005e3e:	78fb      	ldrb	r3, [r7, #3]
 8005e40:	2b80      	cmp	r3, #128	; 0x80
 8005e42:	d031      	beq.n	8005ea8 <_HandleIncomingPacket+0x88>
 8005e44:	2b80      	cmp	r3, #128	; 0x80
 8005e46:	dc40      	bgt.n	8005eca <_HandleIncomingPacket+0xaa>
 8005e48:	2b07      	cmp	r3, #7
 8005e4a:	dc15      	bgt.n	8005e78 <_HandleIncomingPacket+0x58>
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	dd3c      	ble.n	8005eca <_HandleIncomingPacket+0xaa>
 8005e50:	3b01      	subs	r3, #1
 8005e52:	2b06      	cmp	r3, #6
 8005e54:	d839      	bhi.n	8005eca <_HandleIncomingPacket+0xaa>
 8005e56:	a201      	add	r2, pc, #4	; (adr r2, 8005e5c <_HandleIncomingPacket+0x3c>)
 8005e58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e5c:	08005e7f 	.word	0x08005e7f
 8005e60:	08005e85 	.word	0x08005e85
 8005e64:	08005e8b 	.word	0x08005e8b
 8005e68:	08005e91 	.word	0x08005e91
 8005e6c:	08005e97 	.word	0x08005e97
 8005e70:	08005e9d 	.word	0x08005e9d
 8005e74:	08005ea3 	.word	0x08005ea3
 8005e78:	2b7f      	cmp	r3, #127	; 0x7f
 8005e7a:	d035      	beq.n	8005ee8 <_HandleIncomingPacket+0xc8>
 8005e7c:	e025      	b.n	8005eca <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8005e7e:	f001 f8a3 	bl	8006fc8 <SEGGER_SYSVIEW_Start>
      break;
 8005e82:	e036      	b.n	8005ef2 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8005e84:	f001 f95c 	bl	8007140 <SEGGER_SYSVIEW_Stop>
      break;
 8005e88:	e033      	b.n	8005ef2 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8005e8a:	f001 fb35 	bl	80074f8 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8005e8e:	e030      	b.n	8005ef2 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8005e90:	f001 fafa 	bl	8007488 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8005e94:	e02d      	b.n	8005ef2 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8005e96:	f001 f979 	bl	800718c <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8005e9a:	e02a      	b.n	8005ef2 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8005e9c:	f001 fd72 	bl	8007984 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8005ea0:	e027      	b.n	8005ef2 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8005ea2:	f001 fd51 	bl	8007948 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8005ea6:	e024      	b.n	8005ef2 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005ea8:	4b14      	ldr	r3, [pc, #80]	; (8005efc <_HandleIncomingPacket+0xdc>)
 8005eaa:	7e1b      	ldrb	r3, [r3, #24]
 8005eac:	4618      	mov	r0, r3
 8005eae:	1cfb      	adds	r3, r7, #3
 8005eb0:	2201      	movs	r2, #1
 8005eb2:	4619      	mov	r1, r3
 8005eb4:	f7ff fd2c 	bl	8005910 <SEGGER_RTT_ReadNoLock>
 8005eb8:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d015      	beq.n	8005eec <_HandleIncomingPacket+0xcc>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8005ec0:	78fb      	ldrb	r3, [r7, #3]
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	f001 fcb6 	bl	8007834 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8005ec8:	e010      	b.n	8005eec <_HandleIncomingPacket+0xcc>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8005eca:	78fb      	ldrb	r3, [r7, #3]
 8005ecc:	b25b      	sxtb	r3, r3
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	da0e      	bge.n	8005ef0 <_HandleIncomingPacket+0xd0>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005ed2:	4b0a      	ldr	r3, [pc, #40]	; (8005efc <_HandleIncomingPacket+0xdc>)
 8005ed4:	7e1b      	ldrb	r3, [r3, #24]
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	1cfb      	adds	r3, r7, #3
 8005eda:	2201      	movs	r2, #1
 8005edc:	4619      	mov	r1, r3
 8005ede:	f7ff fd17 	bl	8005910 <SEGGER_RTT_ReadNoLock>
      }
      break;
 8005ee2:	e005      	b.n	8005ef0 <_HandleIncomingPacket+0xd0>
    }
  }
 8005ee4:	bf00      	nop
 8005ee6:	e004      	b.n	8005ef2 <_HandleIncomingPacket+0xd2>
      break;
 8005ee8:	bf00      	nop
 8005eea:	e002      	b.n	8005ef2 <_HandleIncomingPacket+0xd2>
      break;
 8005eec:	bf00      	nop
 8005eee:	e000      	b.n	8005ef2 <_HandleIncomingPacket+0xd2>
      break;
 8005ef0:	bf00      	nop
}
 8005ef2:	bf00      	nop
 8005ef4:	3708      	adds	r7, #8
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}
 8005efa:	bf00      	nop
 8005efc:	2001380c 	.word	0x2001380c

08005f00 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b08c      	sub	sp, #48	; 0x30
 8005f04:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8005f06:	2301      	movs	r3, #1
 8005f08:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8005f0a:	1d3b      	adds	r3, r7, #4
 8005f0c:	3301      	adds	r3, #1
 8005f0e:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8005f10:	69fb      	ldr	r3, [r7, #28]
 8005f12:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f14:	4b32      	ldr	r3, [pc, #200]	; (8005fe0 <_TrySendOverflowPacket+0xe0>)
 8005f16:	695b      	ldr	r3, [r3, #20]
 8005f18:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f1a:	e00b      	b.n	8005f34 <_TrySendOverflowPacket+0x34>
 8005f1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f1e:	b2da      	uxtb	r2, r3
 8005f20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f22:	1c59      	adds	r1, r3, #1
 8005f24:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005f26:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f2a:	b2d2      	uxtb	r2, r2
 8005f2c:	701a      	strb	r2, [r3, #0]
 8005f2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f30:	09db      	lsrs	r3, r3, #7
 8005f32:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f36:	2b7f      	cmp	r3, #127	; 0x7f
 8005f38:	d8f0      	bhi.n	8005f1c <_TrySendOverflowPacket+0x1c>
 8005f3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f3c:	1c5a      	adds	r2, r3, #1
 8005f3e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005f40:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005f42:	b2d2      	uxtb	r2, r2
 8005f44:	701a      	strb	r2, [r3, #0]
 8005f46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f48:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005f4a:	4b26      	ldr	r3, [pc, #152]	; (8005fe4 <_TrySendOverflowPacket+0xe4>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	61bb      	str	r3, [r7, #24]
  Delta = (I32)(TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp);
 8005f50:	4b23      	ldr	r3, [pc, #140]	; (8005fe0 <_TrySendOverflowPacket+0xe0>)
 8005f52:	68db      	ldr	r3, [r3, #12]
 8005f54:	69ba      	ldr	r2, [r7, #24]
 8005f56:	1ad3      	subs	r3, r2, r3
 8005f58:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8005f5a:	69fb      	ldr	r3, [r7, #28]
 8005f5c:	627b      	str	r3, [r7, #36]	; 0x24
 8005f5e:	697b      	ldr	r3, [r7, #20]
 8005f60:	623b      	str	r3, [r7, #32]
 8005f62:	e00b      	b.n	8005f7c <_TrySendOverflowPacket+0x7c>
 8005f64:	6a3b      	ldr	r3, [r7, #32]
 8005f66:	b2da      	uxtb	r2, r3
 8005f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f6a:	1c59      	adds	r1, r3, #1
 8005f6c:	6279      	str	r1, [r7, #36]	; 0x24
 8005f6e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f72:	b2d2      	uxtb	r2, r2
 8005f74:	701a      	strb	r2, [r3, #0]
 8005f76:	6a3b      	ldr	r3, [r7, #32]
 8005f78:	09db      	lsrs	r3, r3, #7
 8005f7a:	623b      	str	r3, [r7, #32]
 8005f7c:	6a3b      	ldr	r3, [r7, #32]
 8005f7e:	2b7f      	cmp	r3, #127	; 0x7f
 8005f80:	d8f0      	bhi.n	8005f64 <_TrySendOverflowPacket+0x64>
 8005f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f84:	1c5a      	adds	r2, r3, #1
 8005f86:	627a      	str	r2, [r7, #36]	; 0x24
 8005f88:	6a3a      	ldr	r2, [r7, #32]
 8005f8a:	b2d2      	uxtb	r2, r2
 8005f8c:	701a      	strb	r2, [r3, #0]
 8005f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f90:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 8005f92:	4b13      	ldr	r3, [pc, #76]	; (8005fe0 <_TrySendOverflowPacket+0xe0>)
 8005f94:	785b      	ldrb	r3, [r3, #1]
 8005f96:	4618      	mov	r0, r3
 8005f98:	1d3b      	adds	r3, r7, #4
 8005f9a:	69fa      	ldr	r2, [r7, #28]
 8005f9c:	1ad3      	subs	r3, r2, r3
 8005f9e:	461a      	mov	r2, r3
 8005fa0:	1d3b      	adds	r3, r7, #4
 8005fa2:	4619      	mov	r1, r3
 8005fa4:	f7fa f914 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
 8005fac:	f7ff fa7e 	bl	80054ac <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8005fb0:	693b      	ldr	r3, [r7, #16]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d009      	beq.n	8005fca <_TrySendOverflowPacket+0xca>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8005fb6:	4a0a      	ldr	r2, [pc, #40]	; (8005fe0 <_TrySendOverflowPacket+0xe0>)
 8005fb8:	69bb      	ldr	r3, [r7, #24]
 8005fba:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8005fbc:	4b08      	ldr	r3, [pc, #32]	; (8005fe0 <_TrySendOverflowPacket+0xe0>)
 8005fbe:	781b      	ldrb	r3, [r3, #0]
 8005fc0:	3b01      	subs	r3, #1
 8005fc2:	b2da      	uxtb	r2, r3
 8005fc4:	4b06      	ldr	r3, [pc, #24]	; (8005fe0 <_TrySendOverflowPacket+0xe0>)
 8005fc6:	701a      	strb	r2, [r3, #0]
 8005fc8:	e004      	b.n	8005fd4 <_TrySendOverflowPacket+0xd4>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8005fca:	4b05      	ldr	r3, [pc, #20]	; (8005fe0 <_TrySendOverflowPacket+0xe0>)
 8005fcc:	695b      	ldr	r3, [r3, #20]
 8005fce:	3301      	adds	r3, #1
 8005fd0:	4a03      	ldr	r2, [pc, #12]	; (8005fe0 <_TrySendOverflowPacket+0xe0>)
 8005fd2:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8005fd4:	693b      	ldr	r3, [r7, #16]
}
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	3730      	adds	r7, #48	; 0x30
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	bd80      	pop	{r7, pc}
 8005fde:	bf00      	nop
 8005fe0:	2001380c 	.word	0x2001380c
 8005fe4:	e0001004 	.word	0xe0001004

08005fe8 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b08a      	sub	sp, #40	; 0x28
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	60f8      	str	r0, [r7, #12]
 8005ff0:	60b9      	str	r1, [r7, #8]
 8005ff2:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8005ff4:	4b96      	ldr	r3, [pc, #600]	; (8006250 <_SendPacket+0x268>)
 8005ff6:	781b      	ldrb	r3, [r3, #0]
 8005ff8:	2b01      	cmp	r3, #1
 8005ffa:	d010      	beq.n	800601e <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8005ffc:	4b94      	ldr	r3, [pc, #592]	; (8006250 <_SendPacket+0x268>)
 8005ffe:	781b      	ldrb	r3, [r3, #0]
 8006000:	2b00      	cmp	r3, #0
 8006002:	f000 8130 	beq.w	8006266 <_SendPacket+0x27e>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8006006:	4b92      	ldr	r3, [pc, #584]	; (8006250 <_SendPacket+0x268>)
 8006008:	781b      	ldrb	r3, [r3, #0]
 800600a:	2b02      	cmp	r3, #2
 800600c:	d109      	bne.n	8006022 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 800600e:	f7ff ff77 	bl	8005f00 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8006012:	4b8f      	ldr	r3, [pc, #572]	; (8006250 <_SendPacket+0x268>)
 8006014:	781b      	ldrb	r3, [r3, #0]
 8006016:	2b01      	cmp	r3, #1
 8006018:	f040 8127 	bne.w	800626a <_SendPacket+0x282>
      goto SendDone;
    }
  }
Send:
 800601c:	e001      	b.n	8006022 <_SendPacket+0x3a>
    goto Send;
 800601e:	bf00      	nop
 8006020:	e000      	b.n	8006024 <_SendPacket+0x3c>
Send:
 8006022:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2b1f      	cmp	r3, #31
 8006028:	d809      	bhi.n	800603e <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 800602a:	4b89      	ldr	r3, [pc, #548]	; (8006250 <_SendPacket+0x268>)
 800602c:	69da      	ldr	r2, [r3, #28]
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	fa22 f303 	lsr.w	r3, r2, r3
 8006034:	f003 0301 	and.w	r3, r3, #1
 8006038:	2b00      	cmp	r3, #0
 800603a:	f040 8118 	bne.w	800626e <_SendPacket+0x286>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2b17      	cmp	r3, #23
 8006042:	d807      	bhi.n	8006054 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	3b01      	subs	r3, #1
 8006048:	60fb      	str	r3, [r7, #12]
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	b2da      	uxtb	r2, r3
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	701a      	strb	r2, [r3, #0]
 8006052:	e0c4      	b.n	80061de <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 8006054:	68ba      	ldr	r2, [r7, #8]
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	1ad3      	subs	r3, r2, r3
 800605a:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 800605c:	69fb      	ldr	r3, [r7, #28]
 800605e:	2b7f      	cmp	r3, #127	; 0x7f
 8006060:	d912      	bls.n	8006088 <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 8006062:	69fb      	ldr	r3, [r7, #28]
 8006064:	09da      	lsrs	r2, r3, #7
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	3b01      	subs	r3, #1
 800606a:	60fb      	str	r3, [r7, #12]
 800606c:	b2d2      	uxtb	r2, r2
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 8006072:	69fb      	ldr	r3, [r7, #28]
 8006074:	b2db      	uxtb	r3, r3
 8006076:	68fa      	ldr	r2, [r7, #12]
 8006078:	3a01      	subs	r2, #1
 800607a:	60fa      	str	r2, [r7, #12]
 800607c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006080:	b2da      	uxtb	r2, r3
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	701a      	strb	r2, [r3, #0]
 8006086:	e006      	b.n	8006096 <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	3b01      	subs	r3, #1
 800608c:	60fb      	str	r3, [r7, #12]
 800608e:	69fb      	ldr	r3, [r7, #28]
 8006090:	b2da      	uxtb	r2, r3
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2b7e      	cmp	r3, #126	; 0x7e
 800609a:	d807      	bhi.n	80060ac <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	3b01      	subs	r3, #1
 80060a0:	60fb      	str	r3, [r7, #12]
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	b2da      	uxtb	r2, r3
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	701a      	strb	r2, [r3, #0]
 80060aa:	e098      	b.n	80061de <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80060b2:	d212      	bcs.n	80060da <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	09da      	lsrs	r2, r3, #7
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	3b01      	subs	r3, #1
 80060bc:	60fb      	str	r3, [r7, #12]
 80060be:	b2d2      	uxtb	r2, r2
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	b2db      	uxtb	r3, r3
 80060c8:	68fa      	ldr	r2, [r7, #12]
 80060ca:	3a01      	subs	r2, #1
 80060cc:	60fa      	str	r2, [r7, #12]
 80060ce:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80060d2:	b2da      	uxtb	r2, r3
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	701a      	strb	r2, [r3, #0]
 80060d8:	e081      	b.n	80061de <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80060e0:	d21d      	bcs.n	800611e <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	0b9a      	lsrs	r2, r3, #14
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	3b01      	subs	r3, #1
 80060ea:	60fb      	str	r3, [r7, #12]
 80060ec:	b2d2      	uxtb	r2, r2
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	09db      	lsrs	r3, r3, #7
 80060f6:	b2db      	uxtb	r3, r3
 80060f8:	68fa      	ldr	r2, [r7, #12]
 80060fa:	3a01      	subs	r2, #1
 80060fc:	60fa      	str	r2, [r7, #12]
 80060fe:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006102:	b2da      	uxtb	r2, r3
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	b2db      	uxtb	r3, r3
 800610c:	68fa      	ldr	r2, [r7, #12]
 800610e:	3a01      	subs	r2, #1
 8006110:	60fa      	str	r2, [r7, #12]
 8006112:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006116:	b2da      	uxtb	r2, r3
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	701a      	strb	r2, [r3, #0]
 800611c:	e05f      	b.n	80061de <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006124:	d228      	bcs.n	8006178 <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	0d5a      	lsrs	r2, r3, #21
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	3b01      	subs	r3, #1
 800612e:	60fb      	str	r3, [r7, #12]
 8006130:	b2d2      	uxtb	r2, r2
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	0b9b      	lsrs	r3, r3, #14
 800613a:	b2db      	uxtb	r3, r3
 800613c:	68fa      	ldr	r2, [r7, #12]
 800613e:	3a01      	subs	r2, #1
 8006140:	60fa      	str	r2, [r7, #12]
 8006142:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006146:	b2da      	uxtb	r2, r3
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	09db      	lsrs	r3, r3, #7
 8006150:	b2db      	uxtb	r3, r3
 8006152:	68fa      	ldr	r2, [r7, #12]
 8006154:	3a01      	subs	r2, #1
 8006156:	60fa      	str	r2, [r7, #12]
 8006158:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800615c:	b2da      	uxtb	r2, r3
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	b2db      	uxtb	r3, r3
 8006166:	68fa      	ldr	r2, [r7, #12]
 8006168:	3a01      	subs	r2, #1
 800616a:	60fa      	str	r2, [r7, #12]
 800616c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006170:	b2da      	uxtb	r2, r3
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	701a      	strb	r2, [r3, #0]
 8006176:	e032      	b.n	80061de <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	0f1a      	lsrs	r2, r3, #28
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	3b01      	subs	r3, #1
 8006180:	60fb      	str	r3, [r7, #12]
 8006182:	b2d2      	uxtb	r2, r2
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	0d5b      	lsrs	r3, r3, #21
 800618c:	b2db      	uxtb	r3, r3
 800618e:	68fa      	ldr	r2, [r7, #12]
 8006190:	3a01      	subs	r2, #1
 8006192:	60fa      	str	r2, [r7, #12]
 8006194:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006198:	b2da      	uxtb	r2, r3
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	0b9b      	lsrs	r3, r3, #14
 80061a2:	b2db      	uxtb	r3, r3
 80061a4:	68fa      	ldr	r2, [r7, #12]
 80061a6:	3a01      	subs	r2, #1
 80061a8:	60fa      	str	r2, [r7, #12]
 80061aa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80061ae:	b2da      	uxtb	r2, r3
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	09db      	lsrs	r3, r3, #7
 80061b8:	b2db      	uxtb	r3, r3
 80061ba:	68fa      	ldr	r2, [r7, #12]
 80061bc:	3a01      	subs	r2, #1
 80061be:	60fa      	str	r2, [r7, #12]
 80061c0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80061c4:	b2da      	uxtb	r2, r3
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	b2db      	uxtb	r3, r3
 80061ce:	68fa      	ldr	r2, [r7, #12]
 80061d0:	3a01      	subs	r2, #1
 80061d2:	60fa      	str	r2, [r7, #12]
 80061d4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80061d8:	b2da      	uxtb	r2, r3
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80061de:	4b1d      	ldr	r3, [pc, #116]	; (8006254 <_SendPacket+0x26c>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 80061e4:	4b1a      	ldr	r3, [pc, #104]	; (8006250 <_SendPacket+0x268>)
 80061e6:	68db      	ldr	r3, [r3, #12]
 80061e8:	69ba      	ldr	r2, [r7, #24]
 80061ea:	1ad3      	subs	r3, r2, r3
 80061ec:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 80061ee:	68bb      	ldr	r3, [r7, #8]
 80061f0:	627b      	str	r3, [r7, #36]	; 0x24
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	623b      	str	r3, [r7, #32]
 80061f6:	e00b      	b.n	8006210 <_SendPacket+0x228>
 80061f8:	6a3b      	ldr	r3, [r7, #32]
 80061fa:	b2da      	uxtb	r2, r3
 80061fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061fe:	1c59      	adds	r1, r3, #1
 8006200:	6279      	str	r1, [r7, #36]	; 0x24
 8006202:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006206:	b2d2      	uxtb	r2, r2
 8006208:	701a      	strb	r2, [r3, #0]
 800620a:	6a3b      	ldr	r3, [r7, #32]
 800620c:	09db      	lsrs	r3, r3, #7
 800620e:	623b      	str	r3, [r7, #32]
 8006210:	6a3b      	ldr	r3, [r7, #32]
 8006212:	2b7f      	cmp	r3, #127	; 0x7f
 8006214:	d8f0      	bhi.n	80061f8 <_SendPacket+0x210>
 8006216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006218:	1c5a      	adds	r2, r3, #1
 800621a:	627a      	str	r2, [r7, #36]	; 0x24
 800621c:	6a3a      	ldr	r2, [r7, #32]
 800621e:	b2d2      	uxtb	r2, r2
 8006220:	701a      	strb	r2, [r3, #0]
 8006222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006224:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 8006226:	4b0a      	ldr	r3, [pc, #40]	; (8006250 <_SendPacket+0x268>)
 8006228:	785b      	ldrb	r3, [r3, #1]
 800622a:	4618      	mov	r0, r3
 800622c:	68ba      	ldr	r2, [r7, #8]
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	1ad3      	subs	r3, r2, r3
 8006232:	461a      	mov	r2, r3
 8006234:	68f9      	ldr	r1, [r7, #12]
 8006236:	f7f9 ffcb 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800623a:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
 800623c:	f7ff f936 	bl	80054ac <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8006240:	693b      	ldr	r3, [r7, #16]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d008      	beq.n	8006258 <_SendPacket+0x270>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8006246:	4a02      	ldr	r2, [pc, #8]	; (8006250 <_SendPacket+0x268>)
 8006248:	69bb      	ldr	r3, [r7, #24]
 800624a:	60d3      	str	r3, [r2, #12]
 800624c:	e010      	b.n	8006270 <_SendPacket+0x288>
 800624e:	bf00      	nop
 8006250:	2001380c 	.word	0x2001380c
 8006254:	e0001004 	.word	0xe0001004
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8006258:	4b19      	ldr	r3, [pc, #100]	; (80062c0 <_SendPacket+0x2d8>)
 800625a:	781b      	ldrb	r3, [r3, #0]
 800625c:	3301      	adds	r3, #1
 800625e:	b2da      	uxtb	r2, r3
 8006260:	4b17      	ldr	r3, [pc, #92]	; (80062c0 <_SendPacket+0x2d8>)
 8006262:	701a      	strb	r2, [r3, #0]
 8006264:	e004      	b.n	8006270 <_SendPacket+0x288>
    goto SendDone;
 8006266:	bf00      	nop
 8006268:	e002      	b.n	8006270 <_SendPacket+0x288>
      goto SendDone;
 800626a:	bf00      	nop
 800626c:	e000      	b.n	8006270 <_SendPacket+0x288>
      goto SendDone;
 800626e:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8006270:	4b13      	ldr	r3, [pc, #76]	; (80062c0 <_SendPacket+0x2d8>)
 8006272:	7e1b      	ldrb	r3, [r3, #24]
 8006274:	4619      	mov	r1, r3
 8006276:	4a13      	ldr	r2, [pc, #76]	; (80062c4 <_SendPacket+0x2dc>)
 8006278:	460b      	mov	r3, r1
 800627a:	005b      	lsls	r3, r3, #1
 800627c:	440b      	add	r3, r1
 800627e:	00db      	lsls	r3, r3, #3
 8006280:	4413      	add	r3, r2
 8006282:	336c      	adds	r3, #108	; 0x6c
 8006284:	681a      	ldr	r2, [r3, #0]
 8006286:	4b0e      	ldr	r3, [pc, #56]	; (80062c0 <_SendPacket+0x2d8>)
 8006288:	7e1b      	ldrb	r3, [r3, #24]
 800628a:	4618      	mov	r0, r3
 800628c:	490d      	ldr	r1, [pc, #52]	; (80062c4 <_SendPacket+0x2dc>)
 800628e:	4603      	mov	r3, r0
 8006290:	005b      	lsls	r3, r3, #1
 8006292:	4403      	add	r3, r0
 8006294:	00db      	lsls	r3, r3, #3
 8006296:	440b      	add	r3, r1
 8006298:	3370      	adds	r3, #112	; 0x70
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	429a      	cmp	r2, r3
 800629e:	d00b      	beq.n	80062b8 <_SendPacket+0x2d0>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 80062a0:	4b07      	ldr	r3, [pc, #28]	; (80062c0 <_SendPacket+0x2d8>)
 80062a2:	789b      	ldrb	r3, [r3, #2]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d107      	bne.n	80062b8 <_SendPacket+0x2d0>
      _SYSVIEW_Globals.RecursionCnt = 1;
 80062a8:	4b05      	ldr	r3, [pc, #20]	; (80062c0 <_SendPacket+0x2d8>)
 80062aa:	2201      	movs	r2, #1
 80062ac:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 80062ae:	f7ff fdb7 	bl	8005e20 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 80062b2:	4b03      	ldr	r3, [pc, #12]	; (80062c0 <_SendPacket+0x2d8>)
 80062b4:	2200      	movs	r2, #0
 80062b6:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 80062b8:	bf00      	nop
 80062ba:	3728      	adds	r7, #40	; 0x28
 80062bc:	46bd      	mov	sp, r7
 80062be:	bd80      	pop	{r7, pc}
 80062c0:	2001380c 	.word	0x2001380c
 80062c4:	20012f4c 	.word	0x20012f4c

080062c8 <_StoreChar>:
*
*  Parameters
*    p            Pointer to the buffer description.
*    c            Character to be printed.
*/
static void _StoreChar(SEGGER_SYSVIEW_PRINTF_DESC * p, char c) {
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b08a      	sub	sp, #40	; 0x28
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
 80062d0:	460b      	mov	r3, r1
 80062d2:	70fb      	strb	r3, [r7, #3]
  unsigned int  Cnt;
  U8*           pPayload;
  U32           Options;

  Cnt = p->Cnt;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	691b      	ldr	r3, [r3, #16]
 80062d8:	617b      	str	r3, [r7, #20]
  if ((Cnt + 1u) <= SEGGER_SYSVIEW_MAX_STRING_LEN) {
 80062da:	697b      	ldr	r3, [r7, #20]
 80062dc:	3301      	adds	r3, #1
 80062de:	2b80      	cmp	r3, #128	; 0x80
 80062e0:	d80a      	bhi.n	80062f8 <_StoreChar+0x30>
    *(p->pPayload++) = (U8)c;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	685b      	ldr	r3, [r3, #4]
 80062e6:	1c59      	adds	r1, r3, #1
 80062e8:	687a      	ldr	r2, [r7, #4]
 80062ea:	6051      	str	r1, [r2, #4]
 80062ec:	78fa      	ldrb	r2, [r7, #3]
 80062ee:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 80062f0:	697b      	ldr	r3, [r7, #20]
 80062f2:	1c5a      	adds	r2, r3, #1
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	611a      	str	r2, [r3, #16]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == SEGGER_SYSVIEW_MAX_STRING_LEN) {
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	691b      	ldr	r3, [r3, #16]
 80062fc:	2b80      	cmp	r3, #128	; 0x80
 80062fe:	d15a      	bne.n	80063b6 <_StoreChar+0xee>
    *(p->pPayloadStart) = (U8)p->Cnt;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	691a      	ldr	r2, [r3, #16]
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	689b      	ldr	r3, [r3, #8]
 8006308:	b2d2      	uxtb	r2, r2
 800630a:	701a      	strb	r2, [r3, #0]
    pPayload = p->pPayload;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	685b      	ldr	r3, [r3, #4]
 8006310:	613b      	str	r3, [r7, #16]
    Options = p->Options;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	68db      	ldr	r3, [r3, #12]
 8006316:	60fb      	str	r3, [r7, #12]
    ENCODE_U32(pPayload, Options);
 8006318:	693b      	ldr	r3, [r7, #16]
 800631a:	627b      	str	r3, [r7, #36]	; 0x24
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	623b      	str	r3, [r7, #32]
 8006320:	e00b      	b.n	800633a <_StoreChar+0x72>
 8006322:	6a3b      	ldr	r3, [r7, #32]
 8006324:	b2da      	uxtb	r2, r3
 8006326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006328:	1c59      	adds	r1, r3, #1
 800632a:	6279      	str	r1, [r7, #36]	; 0x24
 800632c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006330:	b2d2      	uxtb	r2, r2
 8006332:	701a      	strb	r2, [r3, #0]
 8006334:	6a3b      	ldr	r3, [r7, #32]
 8006336:	09db      	lsrs	r3, r3, #7
 8006338:	623b      	str	r3, [r7, #32]
 800633a:	6a3b      	ldr	r3, [r7, #32]
 800633c:	2b7f      	cmp	r3, #127	; 0x7f
 800633e:	d8f0      	bhi.n	8006322 <_StoreChar+0x5a>
 8006340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006342:	1c5a      	adds	r2, r3, #1
 8006344:	627a      	str	r2, [r7, #36]	; 0x24
 8006346:	6a3a      	ldr	r2, [r7, #32]
 8006348:	b2d2      	uxtb	r2, r2
 800634a:	701a      	strb	r2, [r3, #0]
 800634c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800634e:	613b      	str	r3, [r7, #16]
    ENCODE_U32(pPayload, 0);
 8006350:	693b      	ldr	r3, [r7, #16]
 8006352:	61fb      	str	r3, [r7, #28]
 8006354:	2300      	movs	r3, #0
 8006356:	61bb      	str	r3, [r7, #24]
 8006358:	e00b      	b.n	8006372 <_StoreChar+0xaa>
 800635a:	69bb      	ldr	r3, [r7, #24]
 800635c:	b2da      	uxtb	r2, r3
 800635e:	69fb      	ldr	r3, [r7, #28]
 8006360:	1c59      	adds	r1, r3, #1
 8006362:	61f9      	str	r1, [r7, #28]
 8006364:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006368:	b2d2      	uxtb	r2, r2
 800636a:	701a      	strb	r2, [r3, #0]
 800636c:	69bb      	ldr	r3, [r7, #24]
 800636e:	09db      	lsrs	r3, r3, #7
 8006370:	61bb      	str	r3, [r7, #24]
 8006372:	69bb      	ldr	r3, [r7, #24]
 8006374:	2b7f      	cmp	r3, #127	; 0x7f
 8006376:	d8f0      	bhi.n	800635a <_StoreChar+0x92>
 8006378:	69fb      	ldr	r3, [r7, #28]
 800637a:	1c5a      	adds	r2, r3, #1
 800637c:	61fa      	str	r2, [r7, #28]
 800637e:	69ba      	ldr	r2, [r7, #24]
 8006380:	b2d2      	uxtb	r2, r2
 8006382:	701a      	strb	r2, [r3, #0]
 8006384:	69fb      	ldr	r3, [r7, #28]
 8006386:	613b      	str	r3, [r7, #16]
    _SendPacket(p->pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	689b      	ldr	r3, [r3, #8]
 800638c:	221a      	movs	r2, #26
 800638e:	6939      	ldr	r1, [r7, #16]
 8006390:	4618      	mov	r0, r3
 8006392:	f7ff fe29 	bl	8005fe8 <_SendPacket>
    p->pPayloadStart = _PreparePacket(p->pBuffer);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	4618      	mov	r0, r3
 800639c:	f7ff fd33 	bl	8005e06 <_PreparePacket>
 80063a0:	4602      	mov	r2, r0
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	609a      	str	r2, [r3, #8]
    p->pPayload = p->pPayloadStart + 1u;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	689b      	ldr	r3, [r3, #8]
 80063aa:	1c5a      	adds	r2, r3, #1
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	605a      	str	r2, [r3, #4]
    p->Cnt = 0u;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2200      	movs	r2, #0
 80063b4:	611a      	str	r2, [r3, #16]
  }
}
 80063b6:	bf00      	nop
 80063b8:	3728      	adds	r7, #40	; 0x28
 80063ba:	46bd      	mov	sp, r7
 80063bc:	bd80      	pop	{r7, pc}
	...

080063c0 <_PrintUnsigned>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintUnsigned(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, unsigned int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b08a      	sub	sp, #40	; 0x28
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	60f8      	str	r0, [r7, #12]
 80063c8:	60b9      	str	r1, [r7, #8]
 80063ca:	607a      	str	r2, [r7, #4]
 80063cc:	603b      	str	r3, [r7, #0]
  unsigned int      Digit;
  unsigned int      Number;
  unsigned int      Width;
  char              c;

  Number = v;
 80063ce:	68bb      	ldr	r3, [r7, #8]
 80063d0:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 80063d2:	2301      	movs	r3, #1
 80063d4:	627b      	str	r3, [r7, #36]	; 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 80063d6:	2301      	movs	r3, #1
 80063d8:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 80063da:	e007      	b.n	80063ec <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 80063dc:	6a3a      	ldr	r2, [r7, #32]
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80063e4:	623b      	str	r3, [r7, #32]
    Width++;
 80063e6:	69fb      	ldr	r3, [r7, #28]
 80063e8:	3301      	adds	r3, #1
 80063ea:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 80063ec:	6a3a      	ldr	r2, [r7, #32]
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	429a      	cmp	r2, r3
 80063f2:	d2f3      	bcs.n	80063dc <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 80063f4:	683a      	ldr	r2, [r7, #0]
 80063f6:	69fb      	ldr	r3, [r7, #28]
 80063f8:	429a      	cmp	r2, r3
 80063fa:	d901      	bls.n	8006400 <_PrintUnsigned+0x40>
    Width = NumDigits;
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 8006400:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006402:	f003 0301 	and.w	r3, r3, #1
 8006406:	2b00      	cmp	r3, #0
 8006408:	d11f      	bne.n	800644a <_PrintUnsigned+0x8a>
    if (FieldWidth != 0u) {
 800640a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800640c:	2b00      	cmp	r3, #0
 800640e:	d01c      	beq.n	800644a <_PrintUnsigned+0x8a>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 8006410:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006412:	f003 0302 	and.w	r3, r3, #2
 8006416:	2b00      	cmp	r3, #0
 8006418:	d005      	beq.n	8006426 <_PrintUnsigned+0x66>
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d102      	bne.n	8006426 <_PrintUnsigned+0x66>
        c = '0';
 8006420:	2330      	movs	r3, #48	; 0x30
 8006422:	76fb      	strb	r3, [r7, #27]
 8006424:	e001      	b.n	800642a <_PrintUnsigned+0x6a>
      } else {
        c = ' ';
 8006426:	2320      	movs	r3, #32
 8006428:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800642a:	e007      	b.n	800643c <_PrintUnsigned+0x7c>
        FieldWidth--;
 800642c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800642e:	3b01      	subs	r3, #1
 8006430:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, c);
 8006432:	7efb      	ldrb	r3, [r7, #27]
 8006434:	4619      	mov	r1, r3
 8006436:	68f8      	ldr	r0, [r7, #12]
 8006438:	f7ff ff46 	bl	80062c8 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800643c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800643e:	2b00      	cmp	r3, #0
 8006440:	d003      	beq.n	800644a <_PrintUnsigned+0x8a>
 8006442:	69fa      	ldr	r2, [r7, #28]
 8006444:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006446:	429a      	cmp	r2, r3
 8006448:	d3f0      	bcc.n	800642c <_PrintUnsigned+0x6c>
  // Compute Digit.
  // Loop until Digit has the value of the highest digit required.
  // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
  //
  while (1) {
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	2b01      	cmp	r3, #1
 800644e:	d903      	bls.n	8006458 <_PrintUnsigned+0x98>
      NumDigits--;
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	3b01      	subs	r3, #1
 8006454:	603b      	str	r3, [r7, #0]
 8006456:	e009      	b.n	800646c <_PrintUnsigned+0xac>
    } else {
      Div = v / Digit;
 8006458:	68ba      	ldr	r2, [r7, #8]
 800645a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800645c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006460:	617b      	str	r3, [r7, #20]
      if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 8006462:	697a      	ldr	r2, [r7, #20]
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	429a      	cmp	r2, r3
 8006468:	d200      	bcs.n	800646c <_PrintUnsigned+0xac>
        break;
 800646a:	e005      	b.n	8006478 <_PrintUnsigned+0xb8>
      }
    }
    Digit *= Base;
 800646c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800646e:	687a      	ldr	r2, [r7, #4]
 8006470:	fb02 f303 	mul.w	r3, r2, r3
 8006474:	627b      	str	r3, [r7, #36]	; 0x24
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8006476:	e7e8      	b.n	800644a <_PrintUnsigned+0x8a>
  }
  //
  // Output digits
  //
  do {
    Div = v / Digit;
 8006478:	68ba      	ldr	r2, [r7, #8]
 800647a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800647c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006480:	617b      	str	r3, [r7, #20]
    v -= Div * Digit;
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006486:	fb02 f303 	mul.w	r3, r2, r3
 800648a:	68ba      	ldr	r2, [r7, #8]
 800648c:	1ad3      	subs	r3, r2, r3
 800648e:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, _aV2C[Div]);
 8006490:	4a15      	ldr	r2, [pc, #84]	; (80064e8 <_PrintUnsigned+0x128>)
 8006492:	697b      	ldr	r3, [r7, #20]
 8006494:	4413      	add	r3, r2
 8006496:	781b      	ldrb	r3, [r3, #0]
 8006498:	4619      	mov	r1, r3
 800649a:	68f8      	ldr	r0, [r7, #12]
 800649c:	f7ff ff14 	bl	80062c8 <_StoreChar>
    Digit /= Base;
 80064a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80064a8:	627b      	str	r3, [r7, #36]	; 0x24
  } while (Digit);
 80064aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d1e3      	bne.n	8006478 <_PrintUnsigned+0xb8>
  //
  // Print trailing spaces if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 80064b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064b2:	f003 0301 	and.w	r3, r3, #1
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d011      	beq.n	80064de <_PrintUnsigned+0x11e>
    if (FieldWidth != 0u) {
 80064ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d00e      	beq.n	80064de <_PrintUnsigned+0x11e>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80064c0:	e006      	b.n	80064d0 <_PrintUnsigned+0x110>
        FieldWidth--;
 80064c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064c4:	3b01      	subs	r3, #1
 80064c6:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, ' ');
 80064c8:	2120      	movs	r1, #32
 80064ca:	68f8      	ldr	r0, [r7, #12]
 80064cc:	f7ff fefc 	bl	80062c8 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80064d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d003      	beq.n	80064de <_PrintUnsigned+0x11e>
 80064d6:	69fa      	ldr	r2, [r7, #28]
 80064d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064da:	429a      	cmp	r2, r3
 80064dc:	d3f1      	bcc.n	80064c2 <_PrintUnsigned+0x102>
      }
    }
  }
}
 80064de:	bf00      	nop
 80064e0:	3728      	adds	r7, #40	; 0x28
 80064e2:	46bd      	mov	sp, r7
 80064e4:	bd80      	pop	{r7, pc}
 80064e6:	bf00      	nop
 80064e8:	08008d9c 	.word	0x08008d9c

080064ec <_PrintInt>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintInt(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b088      	sub	sp, #32
 80064f0:	af02      	add	r7, sp, #8
 80064f2:	60f8      	str	r0, [r7, #12]
 80064f4:	60b9      	str	r1, [r7, #8]
 80064f6:	607a      	str	r2, [r7, #4]
 80064f8:	603b      	str	r3, [r7, #0]
  unsigned int  Width;
  int           Number;

  Number = (v < 0) ? -v : v;
 80064fa:	68bb      	ldr	r3, [r7, #8]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	bfb8      	it	lt
 8006500:	425b      	neglt	r3, r3
 8006502:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 8006504:	2301      	movs	r3, #1
 8006506:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8006508:	e007      	b.n	800651a <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	693a      	ldr	r2, [r7, #16]
 800650e:	fb92 f3f3 	sdiv	r3, r2, r3
 8006512:	613b      	str	r3, [r7, #16]
    Width++;
 8006514:	697b      	ldr	r3, [r7, #20]
 8006516:	3301      	adds	r3, #1
 8006518:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	693a      	ldr	r2, [r7, #16]
 800651e:	429a      	cmp	r2, r3
 8006520:	daf3      	bge.n	800650a <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 8006522:	683a      	ldr	r2, [r7, #0]
 8006524:	697b      	ldr	r3, [r7, #20]
 8006526:	429a      	cmp	r2, r3
 8006528:	d901      	bls.n	800652e <_PrintInt+0x42>
    Width = NumDigits;
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 800652e:	6a3b      	ldr	r3, [r7, #32]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d00a      	beq.n	800654a <_PrintInt+0x5e>
 8006534:	68bb      	ldr	r3, [r7, #8]
 8006536:	2b00      	cmp	r3, #0
 8006538:	db04      	blt.n	8006544 <_PrintInt+0x58>
 800653a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800653c:	f003 0304 	and.w	r3, r3, #4
 8006540:	2b00      	cmp	r3, #0
 8006542:	d002      	beq.n	800654a <_PrintInt+0x5e>
    FieldWidth--;
 8006544:	6a3b      	ldr	r3, [r7, #32]
 8006546:	3b01      	subs	r3, #1
 8006548:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 800654a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800654c:	f003 0302 	and.w	r3, r3, #2
 8006550:	2b00      	cmp	r3, #0
 8006552:	d002      	beq.n	800655a <_PrintInt+0x6e>
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d016      	beq.n	8006588 <_PrintInt+0x9c>
 800655a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800655c:	f003 0301 	and.w	r3, r3, #1
 8006560:	2b00      	cmp	r3, #0
 8006562:	d111      	bne.n	8006588 <_PrintInt+0x9c>
    if (FieldWidth != 0u) {
 8006564:	6a3b      	ldr	r3, [r7, #32]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d00e      	beq.n	8006588 <_PrintInt+0x9c>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800656a:	e006      	b.n	800657a <_PrintInt+0x8e>
        FieldWidth--;
 800656c:	6a3b      	ldr	r3, [r7, #32]
 800656e:	3b01      	subs	r3, #1
 8006570:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 8006572:	2120      	movs	r1, #32
 8006574:	68f8      	ldr	r0, [r7, #12]
 8006576:	f7ff fea7 	bl	80062c8 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800657a:	6a3b      	ldr	r3, [r7, #32]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d003      	beq.n	8006588 <_PrintInt+0x9c>
 8006580:	697a      	ldr	r2, [r7, #20]
 8006582:	6a3b      	ldr	r3, [r7, #32]
 8006584:	429a      	cmp	r2, r3
 8006586:	d3f1      	bcc.n	800656c <_PrintInt+0x80>
    }
  }
  //
  // Print sign if necessary
  //
  if (v < 0) {
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	2b00      	cmp	r3, #0
 800658c:	da07      	bge.n	800659e <_PrintInt+0xb2>
    v = -v;
 800658e:	68bb      	ldr	r3, [r7, #8]
 8006590:	425b      	negs	r3, r3
 8006592:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, '-');
 8006594:	212d      	movs	r1, #45	; 0x2d
 8006596:	68f8      	ldr	r0, [r7, #12]
 8006598:	f7ff fe96 	bl	80062c8 <_StoreChar>
 800659c:	e008      	b.n	80065b0 <_PrintInt+0xc4>
  } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 800659e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065a0:	f003 0304 	and.w	r3, r3, #4
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d003      	beq.n	80065b0 <_PrintInt+0xc4>
    _StoreChar(pBufferDesc, '+');
 80065a8:	212b      	movs	r1, #43	; 0x2b
 80065aa:	68f8      	ldr	r0, [r7, #12]
 80065ac:	f7ff fe8c 	bl	80062c8 <_StoreChar>

  }
  //
  // Print leading zeros if necessary
  //
  if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 80065b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065b2:	f003 0302 	and.w	r3, r3, #2
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d019      	beq.n	80065ee <_PrintInt+0x102>
 80065ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065bc:	f003 0301 	and.w	r3, r3, #1
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d114      	bne.n	80065ee <_PrintInt+0x102>
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d111      	bne.n	80065ee <_PrintInt+0x102>
    if (FieldWidth != 0u) {
 80065ca:	6a3b      	ldr	r3, [r7, #32]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d00e      	beq.n	80065ee <_PrintInt+0x102>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80065d0:	e006      	b.n	80065e0 <_PrintInt+0xf4>
        FieldWidth--;
 80065d2:	6a3b      	ldr	r3, [r7, #32]
 80065d4:	3b01      	subs	r3, #1
 80065d6:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, '0');
 80065d8:	2130      	movs	r1, #48	; 0x30
 80065da:	68f8      	ldr	r0, [r7, #12]
 80065dc:	f7ff fe74 	bl	80062c8 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80065e0:	6a3b      	ldr	r3, [r7, #32]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d003      	beq.n	80065ee <_PrintInt+0x102>
 80065e6:	697a      	ldr	r2, [r7, #20]
 80065e8:	6a3b      	ldr	r3, [r7, #32]
 80065ea:	429a      	cmp	r2, r3
 80065ec:	d3f1      	bcc.n	80065d2 <_PrintInt+0xe6>
    }
  }
  //
  // Print number without sign
  //
  _PrintUnsigned(pBufferDesc, (unsigned int)v, Base, NumDigits, FieldWidth, FormatFlags);
 80065ee:	68b9      	ldr	r1, [r7, #8]
 80065f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065f2:	9301      	str	r3, [sp, #4]
 80065f4:	6a3b      	ldr	r3, [r7, #32]
 80065f6:	9300      	str	r3, [sp, #0]
 80065f8:	683b      	ldr	r3, [r7, #0]
 80065fa:	687a      	ldr	r2, [r7, #4]
 80065fc:	68f8      	ldr	r0, [r7, #12]
 80065fe:	f7ff fedf 	bl	80063c0 <_PrintUnsigned>
}
 8006602:	bf00      	nop
 8006604:	3718      	adds	r7, #24
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}
	...

0800660c <_VPrintTarget>:
*  Parameters
*    sFormat      Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static void _VPrintTarget(const char* sFormat, U32 Options, va_list* pParamList) {
 800660c:	b580      	push	{r7, lr}
 800660e:	b098      	sub	sp, #96	; 0x60
 8006610:	af02      	add	r7, sp, #8
 8006612:	60f8      	str	r0, [r7, #12]
 8006614:	60b9      	str	r1, [r7, #8]
 8006616:	607a      	str	r2, [r7, #4]
  const char*   s;
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
  SEGGER_SYSVIEW_LOCK();
#else
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8006618:	f3ef 8311 	mrs	r3, BASEPRI
 800661c:	f04f 0120 	mov.w	r1, #32
 8006620:	f381 8811 	msr	BASEPRI, r1
 8006624:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006626:	48b7      	ldr	r0, [pc, #732]	; (8006904 <_VPrintTarget+0x2f8>)
 8006628:	f7ff fbed 	bl	8005e06 <_PreparePacket>
 800662c:	62b8      	str	r0, [r7, #40]	; 0x28
#endif

#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  BufferDesc.pBuffer        = aPacket;
#else
  BufferDesc.pBuffer        = _aPacket;
 800662e:	4bb5      	ldr	r3, [pc, #724]	; (8006904 <_VPrintTarget+0x2f8>)
 8006630:	613b      	str	r3, [r7, #16]
#endif
  BufferDesc.Cnt            = 0u;
 8006632:	2300      	movs	r3, #0
 8006634:	623b      	str	r3, [r7, #32]
  BufferDesc.pPayloadStart  = pPayloadStart;
 8006636:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006638:	61bb      	str	r3, [r7, #24]
  BufferDesc.pPayload       = BufferDesc.pPayloadStart + 1u;
 800663a:	69bb      	ldr	r3, [r7, #24]
 800663c:	3301      	adds	r3, #1
 800663e:	617b      	str	r3, [r7, #20]
  BufferDesc.Options        =  Options;
 8006640:	68bb      	ldr	r3, [r7, #8]
 8006642:	61fb      	str	r3, [r7, #28]

  do {
    c = *sFormat;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	781b      	ldrb	r3, [r3, #0]
 8006648:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    sFormat++;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	3301      	adds	r3, #1
 8006650:	60fb      	str	r3, [r7, #12]
    if (c == 0u) {
 8006652:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006656:	2b00      	cmp	r3, #0
 8006658:	f000 81a8 	beq.w	80069ac <_VPrintTarget+0x3a0>
      break;
    }
    if (c == '%') {
 800665c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006660:	2b25      	cmp	r3, #37	; 0x25
 8006662:	f040 8195 	bne.w	8006990 <_VPrintTarget+0x384>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 8006666:	2300      	movs	r3, #0
 8006668:	64bb      	str	r3, [r7, #72]	; 0x48
      v = 1;
 800666a:	2301      	movs	r3, #1
 800666c:	653b      	str	r3, [r7, #80]	; 0x50
      do {
        c = *sFormat;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	781b      	ldrb	r3, [r3, #0]
 8006672:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        switch (c) {
 8006676:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800667a:	3b23      	subs	r3, #35	; 0x23
 800667c:	2b0d      	cmp	r3, #13
 800667e:	d83f      	bhi.n	8006700 <_VPrintTarget+0xf4>
 8006680:	a201      	add	r2, pc, #4	; (adr r2, 8006688 <_VPrintTarget+0x7c>)
 8006682:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006686:	bf00      	nop
 8006688:	080066f1 	.word	0x080066f1
 800668c:	08006701 	.word	0x08006701
 8006690:	08006701 	.word	0x08006701
 8006694:	08006701 	.word	0x08006701
 8006698:	08006701 	.word	0x08006701
 800669c:	08006701 	.word	0x08006701
 80066a0:	08006701 	.word	0x08006701
 80066a4:	08006701 	.word	0x08006701
 80066a8:	080066e1 	.word	0x080066e1
 80066ac:	08006701 	.word	0x08006701
 80066b0:	080066c1 	.word	0x080066c1
 80066b4:	08006701 	.word	0x08006701
 80066b8:	08006701 	.word	0x08006701
 80066bc:	080066d1 	.word	0x080066d1
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 80066c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80066c2:	f043 0301 	orr.w	r3, r3, #1
 80066c6:	64bb      	str	r3, [r7, #72]	; 0x48
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	3301      	adds	r3, #1
 80066cc:	60fb      	str	r3, [r7, #12]
 80066ce:	e01a      	b.n	8006706 <_VPrintTarget+0xfa>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 80066d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80066d2:	f043 0302 	orr.w	r3, r3, #2
 80066d6:	64bb      	str	r3, [r7, #72]	; 0x48
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	3301      	adds	r3, #1
 80066dc:	60fb      	str	r3, [r7, #12]
 80066de:	e012      	b.n	8006706 <_VPrintTarget+0xfa>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 80066e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80066e2:	f043 0304 	orr.w	r3, r3, #4
 80066e6:	64bb      	str	r3, [r7, #72]	; 0x48
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	3301      	adds	r3, #1
 80066ec:	60fb      	str	r3, [r7, #12]
 80066ee:	e00a      	b.n	8006706 <_VPrintTarget+0xfa>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 80066f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80066f2:	f043 0308 	orr.w	r3, r3, #8
 80066f6:	64bb      	str	r3, [r7, #72]	; 0x48
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	3301      	adds	r3, #1
 80066fc:	60fb      	str	r3, [r7, #12]
 80066fe:	e002      	b.n	8006706 <_VPrintTarget+0xfa>
        default:  v = 0; break;
 8006700:	2300      	movs	r3, #0
 8006702:	653b      	str	r3, [r7, #80]	; 0x50
 8006704:	bf00      	nop
        }
      } while (v);
 8006706:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006708:	2b00      	cmp	r3, #0
 800670a:	d1b0      	bne.n	800666e <_VPrintTarget+0x62>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 800670c:	2300      	movs	r3, #0
 800670e:	647b      	str	r3, [r7, #68]	; 0x44
      do {
        c = *sFormat;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	781b      	ldrb	r3, [r3, #0]
 8006714:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        if ((c < '0') || (c > '9')) {
 8006718:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800671c:	2b2f      	cmp	r3, #47	; 0x2f
 800671e:	d912      	bls.n	8006746 <_VPrintTarget+0x13a>
 8006720:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006724:	2b39      	cmp	r3, #57	; 0x39
 8006726:	d80e      	bhi.n	8006746 <_VPrintTarget+0x13a>
          break;
        }
        sFormat++;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	3301      	adds	r3, #1
 800672c:	60fb      	str	r3, [r7, #12]
        FieldWidth = (FieldWidth * 10u) + ((unsigned int)c - '0');
 800672e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006730:	4613      	mov	r3, r2
 8006732:	009b      	lsls	r3, r3, #2
 8006734:	4413      	add	r3, r2
 8006736:	005b      	lsls	r3, r3, #1
 8006738:	461a      	mov	r2, r3
 800673a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800673e:	4413      	add	r3, r2
 8006740:	3b30      	subs	r3, #48	; 0x30
 8006742:	647b      	str	r3, [r7, #68]	; 0x44
        c = *sFormat;
 8006744:	e7e4      	b.n	8006710 <_VPrintTarget+0x104>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 8006746:	2300      	movs	r3, #0
 8006748:	64fb      	str	r3, [r7, #76]	; 0x4c
      c = *sFormat;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	781b      	ldrb	r3, [r3, #0]
 800674e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      if (c == '.') {
 8006752:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006756:	2b2e      	cmp	r3, #46	; 0x2e
 8006758:	d11d      	bne.n	8006796 <_VPrintTarget+0x18a>
        sFormat++;
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	3301      	adds	r3, #1
 800675e:	60fb      	str	r3, [r7, #12]
        do {
          c = *sFormat;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	781b      	ldrb	r3, [r3, #0]
 8006764:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          if ((c < '0') || (c > '9')) {
 8006768:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800676c:	2b2f      	cmp	r3, #47	; 0x2f
 800676e:	d912      	bls.n	8006796 <_VPrintTarget+0x18a>
 8006770:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006774:	2b39      	cmp	r3, #57	; 0x39
 8006776:	d80e      	bhi.n	8006796 <_VPrintTarget+0x18a>
            break;
          }
          sFormat++;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	3301      	adds	r3, #1
 800677c:	60fb      	str	r3, [r7, #12]
          NumDigits = NumDigits * 10u + ((unsigned int)c - '0');
 800677e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006780:	4613      	mov	r3, r2
 8006782:	009b      	lsls	r3, r3, #2
 8006784:	4413      	add	r3, r2
 8006786:	005b      	lsls	r3, r3, #1
 8006788:	461a      	mov	r2, r3
 800678a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800678e:	4413      	add	r3, r2
 8006790:	3b30      	subs	r3, #48	; 0x30
 8006792:	64fb      	str	r3, [r7, #76]	; 0x4c
          c = *sFormat;
 8006794:	e7e4      	b.n	8006760 <_VPrintTarget+0x154>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	781b      	ldrb	r3, [r3, #0]
 800679a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      do {
        if ((c == 'l') || (c == 'h')) {
 800679e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80067a2:	2b6c      	cmp	r3, #108	; 0x6c
 80067a4:	d003      	beq.n	80067ae <_VPrintTarget+0x1a2>
 80067a6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80067aa:	2b68      	cmp	r3, #104	; 0x68
 80067ac:	d107      	bne.n	80067be <_VPrintTarget+0x1b2>
          c = *sFormat;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	781b      	ldrb	r3, [r3, #0]
 80067b2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          sFormat++;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	3301      	adds	r3, #1
 80067ba:	60fb      	str	r3, [r7, #12]
        if ((c == 'l') || (c == 'h')) {
 80067bc:	e7ef      	b.n	800679e <_VPrintTarget+0x192>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 80067be:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80067c2:	2b25      	cmp	r3, #37	; 0x25
 80067c4:	f000 80d8 	beq.w	8006978 <_VPrintTarget+0x36c>
 80067c8:	2b25      	cmp	r3, #37	; 0x25
 80067ca:	f2c0 80dc 	blt.w	8006986 <_VPrintTarget+0x37a>
 80067ce:	2b78      	cmp	r3, #120	; 0x78
 80067d0:	f300 80d9 	bgt.w	8006986 <_VPrintTarget+0x37a>
 80067d4:	2b58      	cmp	r3, #88	; 0x58
 80067d6:	f2c0 80d6 	blt.w	8006986 <_VPrintTarget+0x37a>
 80067da:	3b58      	subs	r3, #88	; 0x58
 80067dc:	2b20      	cmp	r3, #32
 80067de:	f200 80d2 	bhi.w	8006986 <_VPrintTarget+0x37a>
 80067e2:	a201      	add	r2, pc, #4	; (adr r2, 80067e8 <_VPrintTarget+0x1dc>)
 80067e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067e8:	080068df 	.word	0x080068df
 80067ec:	08006987 	.word	0x08006987
 80067f0:	08006987 	.word	0x08006987
 80067f4:	08006987 	.word	0x08006987
 80067f8:	08006987 	.word	0x08006987
 80067fc:	08006987 	.word	0x08006987
 8006800:	08006987 	.word	0x08006987
 8006804:	08006987 	.word	0x08006987
 8006808:	08006987 	.word	0x08006987
 800680c:	08006987 	.word	0x08006987
 8006810:	08006987 	.word	0x08006987
 8006814:	0800686d 	.word	0x0800686d
 8006818:	08006893 	.word	0x08006893
 800681c:	08006987 	.word	0x08006987
 8006820:	08006987 	.word	0x08006987
 8006824:	08006987 	.word	0x08006987
 8006828:	08006987 	.word	0x08006987
 800682c:	08006987 	.word	0x08006987
 8006830:	08006987 	.word	0x08006987
 8006834:	08006987 	.word	0x08006987
 8006838:	08006987 	.word	0x08006987
 800683c:	08006987 	.word	0x08006987
 8006840:	08006987 	.word	0x08006987
 8006844:	08006987 	.word	0x08006987
 8006848:	08006953 	.word	0x08006953
 800684c:	08006987 	.word	0x08006987
 8006850:	08006987 	.word	0x08006987
 8006854:	08006909 	.word	0x08006909
 8006858:	08006987 	.word	0x08006987
 800685c:	080068b9 	.word	0x080068b9
 8006860:	08006987 	.word	0x08006987
 8006864:	08006987 	.word	0x08006987
 8006868:	080068df 	.word	0x080068df
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	1d19      	adds	r1, r3, #4
 8006872:	687a      	ldr	r2, [r7, #4]
 8006874:	6011      	str	r1, [r2, #0]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	653b      	str	r3, [r7, #80]	; 0x50
        c0 = (char)v;
 800687a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800687c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        _StoreChar(&BufferDesc, c0);
 8006880:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8006884:	f107 0310 	add.w	r3, r7, #16
 8006888:	4611      	mov	r1, r2
 800688a:	4618      	mov	r0, r3
 800688c:	f7ff fd1c 	bl	80062c8 <_StoreChar>
        break;
 8006890:	e07a      	b.n	8006988 <_VPrintTarget+0x37c>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	1d19      	adds	r1, r3, #4
 8006898:	687a      	ldr	r2, [r7, #4]
 800689a:	6011      	str	r1, [r2, #0]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 80068a0:	f107 0010 	add.w	r0, r7, #16
 80068a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80068a6:	9301      	str	r3, [sp, #4]
 80068a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80068aa:	9300      	str	r3, [sp, #0]
 80068ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80068ae:	220a      	movs	r2, #10
 80068b0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80068b2:	f7ff fe1b 	bl	80064ec <_PrintInt>
        break;
 80068b6:	e067      	b.n	8006988 <_VPrintTarget+0x37c>
      case 'u':
        v = va_arg(*pParamList, int);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	1d19      	adds	r1, r3, #4
 80068be:	687a      	ldr	r2, [r7, #4]
 80068c0:	6011      	str	r1, [r2, #0]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 10u, NumDigits, FieldWidth, FormatFlags);
 80068c6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80068c8:	f107 0010 	add.w	r0, r7, #16
 80068cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80068ce:	9301      	str	r3, [sp, #4]
 80068d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80068d2:	9300      	str	r3, [sp, #0]
 80068d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80068d6:	220a      	movs	r2, #10
 80068d8:	f7ff fd72 	bl	80063c0 <_PrintUnsigned>
        break;
 80068dc:	e054      	b.n	8006988 <_VPrintTarget+0x37c>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	1d19      	adds	r1, r3, #4
 80068e4:	687a      	ldr	r2, [r7, #4]
 80068e6:	6011      	str	r1, [r2, #0]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, NumDigits, FieldWidth, FormatFlags);
 80068ec:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80068ee:	f107 0010 	add.w	r0, r7, #16
 80068f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80068f4:	9301      	str	r3, [sp, #4]
 80068f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80068f8:	9300      	str	r3, [sp, #0]
 80068fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80068fc:	2210      	movs	r2, #16
 80068fe:	f7ff fd5f 	bl	80063c0 <_PrintUnsigned>
        break;
 8006902:	e041      	b.n	8006988 <_VPrintTarget+0x37c>
 8006904:	2001383c 	.word	0x2001383c
      case 's':
        s = va_arg(*pParamList, const char*);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	1d19      	adds	r1, r3, #4
 800690e:	687a      	ldr	r2, [r7, #4]
 8006910:	6011      	str	r1, [r2, #0]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	643b      	str	r3, [r7, #64]	; 0x40
        if (s == NULL) {
 8006916:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006918:	2b00      	cmp	r3, #0
 800691a:	d101      	bne.n	8006920 <_VPrintTarget+0x314>
          s = "(null)";
 800691c:	4b4a      	ldr	r3, [pc, #296]	; (8006a48 <_VPrintTarget+0x43c>)
 800691e:	643b      	str	r3, [r7, #64]	; 0x40
        }
        do {
          c = *s;
 8006920:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006922:	781b      	ldrb	r3, [r3, #0]
 8006924:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          s++;
 8006928:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800692a:	3301      	adds	r3, #1
 800692c:	643b      	str	r3, [r7, #64]	; 0x40
          if (c == '\0') {
 800692e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006932:	2b00      	cmp	r3, #0
 8006934:	d00b      	beq.n	800694e <_VPrintTarget+0x342>
            break;
          }
         _StoreChar(&BufferDesc, c);
 8006936:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800693a:	f107 0310 	add.w	r3, r7, #16
 800693e:	4611      	mov	r1, r2
 8006940:	4618      	mov	r0, r3
 8006942:	f7ff fcc1 	bl	80062c8 <_StoreChar>
        } while (BufferDesc.Cnt < SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006946:	6a3b      	ldr	r3, [r7, #32]
 8006948:	2b7f      	cmp	r3, #127	; 0x7f
 800694a:	d9e9      	bls.n	8006920 <_VPrintTarget+0x314>
        break;
 800694c:	e01c      	b.n	8006988 <_VPrintTarget+0x37c>
            break;
 800694e:	bf00      	nop
        break;
 8006950:	e01a      	b.n	8006988 <_VPrintTarget+0x37c>
      case 'p':
        v = va_arg(*pParamList, int);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	1d19      	adds	r1, r3, #4
 8006958:	687a      	ldr	r2, [r7, #4]
 800695a:	6011      	str	r1, [r2, #0]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, 8u, 8u, 0u);
 8006960:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006962:	f107 0010 	add.w	r0, r7, #16
 8006966:	2300      	movs	r3, #0
 8006968:	9301      	str	r3, [sp, #4]
 800696a:	2308      	movs	r3, #8
 800696c:	9300      	str	r3, [sp, #0]
 800696e:	2308      	movs	r3, #8
 8006970:	2210      	movs	r2, #16
 8006972:	f7ff fd25 	bl	80063c0 <_PrintUnsigned>
        break;
 8006976:	e007      	b.n	8006988 <_VPrintTarget+0x37c>
      case '%':
        _StoreChar(&BufferDesc, '%');
 8006978:	f107 0310 	add.w	r3, r7, #16
 800697c:	2125      	movs	r1, #37	; 0x25
 800697e:	4618      	mov	r0, r3
 8006980:	f7ff fca2 	bl	80062c8 <_StoreChar>
        break;
 8006984:	e000      	b.n	8006988 <_VPrintTarget+0x37c>
      default:
        break;
 8006986:	bf00      	nop
      }
      sFormat++;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	3301      	adds	r3, #1
 800698c:	60fb      	str	r3, [r7, #12]
 800698e:	e007      	b.n	80069a0 <_VPrintTarget+0x394>
    } else {
      _StoreChar(&BufferDesc, c);
 8006990:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8006994:	f107 0310 	add.w	r3, r7, #16
 8006998:	4611      	mov	r1, r2
 800699a:	4618      	mov	r0, r3
 800699c:	f7ff fc94 	bl	80062c8 <_StoreChar>
    }
  } while (*sFormat);
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	781b      	ldrb	r3, [r3, #0]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	f47f ae4d 	bne.w	8006644 <_VPrintTarget+0x38>
 80069aa:	e000      	b.n	80069ae <_VPrintTarget+0x3a2>
      break;
 80069ac:	bf00      	nop

  //
  // Write remaining data, if any
  //
  if (BufferDesc.Cnt != 0u) {
 80069ae:	6a3b      	ldr	r3, [r7, #32]
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d041      	beq.n	8006a38 <_VPrintTarget+0x42c>
    *(BufferDesc.pPayloadStart) = (U8)BufferDesc.Cnt;
 80069b4:	6a3a      	ldr	r2, [r7, #32]
 80069b6:	69bb      	ldr	r3, [r7, #24]
 80069b8:	b2d2      	uxtb	r2, r2
 80069ba:	701a      	strb	r2, [r3, #0]
    ENCODE_U32(BufferDesc.pPayload, BufferDesc.Options);
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	63fb      	str	r3, [r7, #60]	; 0x3c
 80069c0:	69fb      	ldr	r3, [r7, #28]
 80069c2:	63bb      	str	r3, [r7, #56]	; 0x38
 80069c4:	e00b      	b.n	80069de <_VPrintTarget+0x3d2>
 80069c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069c8:	b2da      	uxtb	r2, r3
 80069ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069cc:	1c59      	adds	r1, r3, #1
 80069ce:	63f9      	str	r1, [r7, #60]	; 0x3c
 80069d0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80069d4:	b2d2      	uxtb	r2, r2
 80069d6:	701a      	strb	r2, [r3, #0]
 80069d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069da:	09db      	lsrs	r3, r3, #7
 80069dc:	63bb      	str	r3, [r7, #56]	; 0x38
 80069de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069e0:	2b7f      	cmp	r3, #127	; 0x7f
 80069e2:	d8f0      	bhi.n	80069c6 <_VPrintTarget+0x3ba>
 80069e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069e6:	1c5a      	adds	r2, r3, #1
 80069e8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80069ea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80069ec:	b2d2      	uxtb	r2, r2
 80069ee:	701a      	strb	r2, [r3, #0]
 80069f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069f2:	617b      	str	r3, [r7, #20]
    ENCODE_U32(BufferDesc.pPayload, 0);
 80069f4:	697b      	ldr	r3, [r7, #20]
 80069f6:	637b      	str	r3, [r7, #52]	; 0x34
 80069f8:	2300      	movs	r3, #0
 80069fa:	633b      	str	r3, [r7, #48]	; 0x30
 80069fc:	e00b      	b.n	8006a16 <_VPrintTarget+0x40a>
 80069fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a00:	b2da      	uxtb	r2, r3
 8006a02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a04:	1c59      	adds	r1, r3, #1
 8006a06:	6379      	str	r1, [r7, #52]	; 0x34
 8006a08:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006a0c:	b2d2      	uxtb	r2, r2
 8006a0e:	701a      	strb	r2, [r3, #0]
 8006a10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a12:	09db      	lsrs	r3, r3, #7
 8006a14:	633b      	str	r3, [r7, #48]	; 0x30
 8006a16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a18:	2b7f      	cmp	r3, #127	; 0x7f
 8006a1a:	d8f0      	bhi.n	80069fe <_VPrintTarget+0x3f2>
 8006a1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a1e:	1c5a      	adds	r2, r3, #1
 8006a20:	637a      	str	r2, [r7, #52]	; 0x34
 8006a22:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a24:	b2d2      	uxtb	r2, r2
 8006a26:	701a      	strb	r2, [r3, #0]
 8006a28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a2a:	617b      	str	r3, [r7, #20]
    _SendPacket(BufferDesc.pPayloadStart, BufferDesc.pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8006a2c:	69bb      	ldr	r3, [r7, #24]
 8006a2e:	6979      	ldr	r1, [r7, #20]
 8006a30:	221a      	movs	r2, #26
 8006a32:	4618      	mov	r0, r3
 8006a34:	f7ff fad8 	bl	8005fe8 <_SendPacket>
  }
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  SEGGER_SYSVIEW_UNLOCK();
  RECORD_END();
#else
  RECORD_END();
 8006a38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a3a:	f383 8811 	msr	BASEPRI, r3
#endif
}
 8006a3e:	bf00      	nop
 8006a40:	3758      	adds	r7, #88	; 0x58
 8006a42:	46bd      	mov	sp, r7
 8006a44:	bd80      	pop	{r7, pc}
 8006a46:	bf00      	nop
 8006a48:	08008d48 	.word	0x08008d48

08006a4c <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b086      	sub	sp, #24
 8006a50:	af02      	add	r7, sp, #8
 8006a52:	60f8      	str	r0, [r7, #12]
 8006a54:	60b9      	str	r1, [r7, #8]
 8006a56:	607a      	str	r2, [r7, #4]
 8006a58:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006a60:	4917      	ldr	r1, [pc, #92]	; (8006ac0 <SEGGER_SYSVIEW_Init+0x74>)
 8006a62:	4818      	ldr	r0, [pc, #96]	; (8006ac4 <SEGGER_SYSVIEW_Init+0x78>)
 8006a64:	f7ff f8c6 	bl	8005bf4 <SEGGER_RTT_AllocUpBuffer>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	b2da      	uxtb	r2, r3
 8006a6c:	4b16      	ldr	r3, [pc, #88]	; (8006ac8 <SEGGER_SYSVIEW_Init+0x7c>)
 8006a6e:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8006a70:	4b15      	ldr	r3, [pc, #84]	; (8006ac8 <SEGGER_SYSVIEW_Init+0x7c>)
 8006a72:	785a      	ldrb	r2, [r3, #1]
 8006a74:	4b14      	ldr	r3, [pc, #80]	; (8006ac8 <SEGGER_SYSVIEW_Init+0x7c>)
 8006a76:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8006a78:	4b13      	ldr	r3, [pc, #76]	; (8006ac8 <SEGGER_SYSVIEW_Init+0x7c>)
 8006a7a:	7e1b      	ldrb	r3, [r3, #24]
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	2300      	movs	r3, #0
 8006a80:	9300      	str	r3, [sp, #0]
 8006a82:	2308      	movs	r3, #8
 8006a84:	4a11      	ldr	r2, [pc, #68]	; (8006acc <SEGGER_SYSVIEW_Init+0x80>)
 8006a86:	490f      	ldr	r1, [pc, #60]	; (8006ac4 <SEGGER_SYSVIEW_Init+0x78>)
 8006a88:	f7ff f938 	bl	8005cfc <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8006a8c:	4b0e      	ldr	r3, [pc, #56]	; (8006ac8 <SEGGER_SYSVIEW_Init+0x7c>)
 8006a8e:	2200      	movs	r2, #0
 8006a90:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8006a92:	4b0f      	ldr	r3, [pc, #60]	; (8006ad0 <SEGGER_SYSVIEW_Init+0x84>)
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	4a0c      	ldr	r2, [pc, #48]	; (8006ac8 <SEGGER_SYSVIEW_Init+0x7c>)
 8006a98:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8006a9a:	4a0b      	ldr	r2, [pc, #44]	; (8006ac8 <SEGGER_SYSVIEW_Init+0x7c>)
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8006aa0:	4a09      	ldr	r2, [pc, #36]	; (8006ac8 <SEGGER_SYSVIEW_Init+0x7c>)
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8006aa6:	4a08      	ldr	r2, [pc, #32]	; (8006ac8 <SEGGER_SYSVIEW_Init+0x7c>)
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8006aac:	4a06      	ldr	r2, [pc, #24]	; (8006ac8 <SEGGER_SYSVIEW_Init+0x7c>)
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8006ab2:	4b05      	ldr	r3, [pc, #20]	; (8006ac8 <SEGGER_SYSVIEW_Init+0x7c>)
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8006ab8:	bf00      	nop
 8006aba:	3710      	adds	r7, #16
 8006abc:	46bd      	mov	sp, r7
 8006abe:	bd80      	pop	{r7, pc}
 8006ac0:	20013404 	.word	0x20013404
 8006ac4:	08008d50 	.word	0x08008d50
 8006ac8:	2001380c 	.word	0x2001380c
 8006acc:	20013804 	.word	0x20013804
 8006ad0:	e0001004 	.word	0xe0001004

08006ad4 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8006ad4:	b480      	push	{r7}
 8006ad6:	b083      	sub	sp, #12
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8006adc:	4a04      	ldr	r2, [pc, #16]	; (8006af0 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6113      	str	r3, [r2, #16]
}
 8006ae2:	bf00      	nop
 8006ae4:	370c      	adds	r7, #12
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aec:	4770      	bx	lr
 8006aee:	bf00      	nop
 8006af0:	2001380c 	.word	0x2001380c

08006af4 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8006af4:	b580      	push	{r7, lr}
 8006af6:	b084      	sub	sp, #16
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8006afc:	f3ef 8311 	mrs	r3, BASEPRI
 8006b00:	f04f 0120 	mov.w	r1, #32
 8006b04:	f381 8811 	msr	BASEPRI, r1
 8006b08:	60fb      	str	r3, [r7, #12]
 8006b0a:	4808      	ldr	r0, [pc, #32]	; (8006b2c <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8006b0c:	f7ff f97b 	bl	8005e06 <_PreparePacket>
 8006b10:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8006b12:	687a      	ldr	r2, [r7, #4]
 8006b14:	68b9      	ldr	r1, [r7, #8]
 8006b16:	68b8      	ldr	r0, [r7, #8]
 8006b18:	f7ff fa66 	bl	8005fe8 <_SendPacket>
  RECORD_END();
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	f383 8811 	msr	BASEPRI, r3
}
 8006b22:	bf00      	nop
 8006b24:	3710      	adds	r7, #16
 8006b26:	46bd      	mov	sp, r7
 8006b28:	bd80      	pop	{r7, pc}
 8006b2a:	bf00      	nop
 8006b2c:	2001383c 	.word	0x2001383c

08006b30 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b088      	sub	sp, #32
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
 8006b38:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006b3a:	f3ef 8311 	mrs	r3, BASEPRI
 8006b3e:	f04f 0120 	mov.w	r1, #32
 8006b42:	f381 8811 	msr	BASEPRI, r1
 8006b46:	617b      	str	r3, [r7, #20]
 8006b48:	4816      	ldr	r0, [pc, #88]	; (8006ba4 <SEGGER_SYSVIEW_RecordU32+0x74>)
 8006b4a:	f7ff f95c 	bl	8005e06 <_PreparePacket>
 8006b4e:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006b50:	693b      	ldr	r3, [r7, #16]
 8006b52:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	61fb      	str	r3, [r7, #28]
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	61bb      	str	r3, [r7, #24]
 8006b5c:	e00b      	b.n	8006b76 <SEGGER_SYSVIEW_RecordU32+0x46>
 8006b5e:	69bb      	ldr	r3, [r7, #24]
 8006b60:	b2da      	uxtb	r2, r3
 8006b62:	69fb      	ldr	r3, [r7, #28]
 8006b64:	1c59      	adds	r1, r3, #1
 8006b66:	61f9      	str	r1, [r7, #28]
 8006b68:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006b6c:	b2d2      	uxtb	r2, r2
 8006b6e:	701a      	strb	r2, [r3, #0]
 8006b70:	69bb      	ldr	r3, [r7, #24]
 8006b72:	09db      	lsrs	r3, r3, #7
 8006b74:	61bb      	str	r3, [r7, #24]
 8006b76:	69bb      	ldr	r3, [r7, #24]
 8006b78:	2b7f      	cmp	r3, #127	; 0x7f
 8006b7a:	d8f0      	bhi.n	8006b5e <SEGGER_SYSVIEW_RecordU32+0x2e>
 8006b7c:	69fb      	ldr	r3, [r7, #28]
 8006b7e:	1c5a      	adds	r2, r3, #1
 8006b80:	61fa      	str	r2, [r7, #28]
 8006b82:	69ba      	ldr	r2, [r7, #24]
 8006b84:	b2d2      	uxtb	r2, r2
 8006b86:	701a      	strb	r2, [r3, #0]
 8006b88:	69fb      	ldr	r3, [r7, #28]
 8006b8a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8006b8c:	687a      	ldr	r2, [r7, #4]
 8006b8e:	68f9      	ldr	r1, [r7, #12]
 8006b90:	6938      	ldr	r0, [r7, #16]
 8006b92:	f7ff fa29 	bl	8005fe8 <_SendPacket>
  RECORD_END();
 8006b96:	697b      	ldr	r3, [r7, #20]
 8006b98:	f383 8811 	msr	BASEPRI, r3
}
 8006b9c:	bf00      	nop
 8006b9e:	3720      	adds	r7, #32
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	bd80      	pop	{r7, pc}
 8006ba4:	2001383c 	.word	0x2001383c

08006ba8 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b08c      	sub	sp, #48	; 0x30
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	60f8      	str	r0, [r7, #12]
 8006bb0:	60b9      	str	r1, [r7, #8]
 8006bb2:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8006bb4:	f3ef 8311 	mrs	r3, BASEPRI
 8006bb8:	f04f 0120 	mov.w	r1, #32
 8006bbc:	f381 8811 	msr	BASEPRI, r1
 8006bc0:	61fb      	str	r3, [r7, #28]
 8006bc2:	4825      	ldr	r0, [pc, #148]	; (8006c58 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8006bc4:	f7ff f91f 	bl	8005e06 <_PreparePacket>
 8006bc8:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8006bca:	69bb      	ldr	r3, [r7, #24]
 8006bcc:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8006bce:	697b      	ldr	r3, [r7, #20]
 8006bd0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	62bb      	str	r3, [r7, #40]	; 0x28
 8006bd6:	e00b      	b.n	8006bf0 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8006bd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bda:	b2da      	uxtb	r2, r3
 8006bdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bde:	1c59      	adds	r1, r3, #1
 8006be0:	62f9      	str	r1, [r7, #44]	; 0x2c
 8006be2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006be6:	b2d2      	uxtb	r2, r2
 8006be8:	701a      	strb	r2, [r3, #0]
 8006bea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bec:	09db      	lsrs	r3, r3, #7
 8006bee:	62bb      	str	r3, [r7, #40]	; 0x28
 8006bf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bf2:	2b7f      	cmp	r3, #127	; 0x7f
 8006bf4:	d8f0      	bhi.n	8006bd8 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8006bf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bf8:	1c5a      	adds	r2, r3, #1
 8006bfa:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006bfc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006bfe:	b2d2      	uxtb	r2, r2
 8006c00:	701a      	strb	r2, [r3, #0]
 8006c02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c04:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8006c06:	697b      	ldr	r3, [r7, #20]
 8006c08:	627b      	str	r3, [r7, #36]	; 0x24
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	623b      	str	r3, [r7, #32]
 8006c0e:	e00b      	b.n	8006c28 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8006c10:	6a3b      	ldr	r3, [r7, #32]
 8006c12:	b2da      	uxtb	r2, r3
 8006c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c16:	1c59      	adds	r1, r3, #1
 8006c18:	6279      	str	r1, [r7, #36]	; 0x24
 8006c1a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006c1e:	b2d2      	uxtb	r2, r2
 8006c20:	701a      	strb	r2, [r3, #0]
 8006c22:	6a3b      	ldr	r3, [r7, #32]
 8006c24:	09db      	lsrs	r3, r3, #7
 8006c26:	623b      	str	r3, [r7, #32]
 8006c28:	6a3b      	ldr	r3, [r7, #32]
 8006c2a:	2b7f      	cmp	r3, #127	; 0x7f
 8006c2c:	d8f0      	bhi.n	8006c10 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8006c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c30:	1c5a      	adds	r2, r3, #1
 8006c32:	627a      	str	r2, [r7, #36]	; 0x24
 8006c34:	6a3a      	ldr	r2, [r7, #32]
 8006c36:	b2d2      	uxtb	r2, r2
 8006c38:	701a      	strb	r2, [r3, #0]
 8006c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c3c:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8006c3e:	68fa      	ldr	r2, [r7, #12]
 8006c40:	6979      	ldr	r1, [r7, #20]
 8006c42:	69b8      	ldr	r0, [r7, #24]
 8006c44:	f7ff f9d0 	bl	8005fe8 <_SendPacket>
  RECORD_END();
 8006c48:	69fb      	ldr	r3, [r7, #28]
 8006c4a:	f383 8811 	msr	BASEPRI, r3
}
 8006c4e:	bf00      	nop
 8006c50:	3730      	adds	r7, #48	; 0x30
 8006c52:	46bd      	mov	sp, r7
 8006c54:	bd80      	pop	{r7, pc}
 8006c56:	bf00      	nop
 8006c58:	2001383c 	.word	0x2001383c

08006c5c <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b08e      	sub	sp, #56	; 0x38
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	60f8      	str	r0, [r7, #12]
 8006c64:	60b9      	str	r1, [r7, #8]
 8006c66:	607a      	str	r2, [r7, #4]
 8006c68:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 8006c6a:	f3ef 8311 	mrs	r3, BASEPRI
 8006c6e:	f04f 0120 	mov.w	r1, #32
 8006c72:	f381 8811 	msr	BASEPRI, r1
 8006c76:	61fb      	str	r3, [r7, #28]
 8006c78:	4832      	ldr	r0, [pc, #200]	; (8006d44 <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 8006c7a:	f7ff f8c4 	bl	8005e06 <_PreparePacket>
 8006c7e:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8006c80:	69bb      	ldr	r3, [r7, #24]
 8006c82:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8006c84:	697b      	ldr	r3, [r7, #20]
 8006c86:	637b      	str	r3, [r7, #52]	; 0x34
 8006c88:	68bb      	ldr	r3, [r7, #8]
 8006c8a:	633b      	str	r3, [r7, #48]	; 0x30
 8006c8c:	e00b      	b.n	8006ca6 <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 8006c8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c90:	b2da      	uxtb	r2, r3
 8006c92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c94:	1c59      	adds	r1, r3, #1
 8006c96:	6379      	str	r1, [r7, #52]	; 0x34
 8006c98:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006c9c:	b2d2      	uxtb	r2, r2
 8006c9e:	701a      	strb	r2, [r3, #0]
 8006ca0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ca2:	09db      	lsrs	r3, r3, #7
 8006ca4:	633b      	str	r3, [r7, #48]	; 0x30
 8006ca6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ca8:	2b7f      	cmp	r3, #127	; 0x7f
 8006caa:	d8f0      	bhi.n	8006c8e <SEGGER_SYSVIEW_RecordU32x3+0x32>
 8006cac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006cae:	1c5a      	adds	r2, r3, #1
 8006cb0:	637a      	str	r2, [r7, #52]	; 0x34
 8006cb2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006cb4:	b2d2      	uxtb	r2, r2
 8006cb6:	701a      	strb	r2, [r3, #0]
 8006cb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006cba:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8006cbc:	697b      	ldr	r3, [r7, #20]
 8006cbe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	62bb      	str	r3, [r7, #40]	; 0x28
 8006cc4:	e00b      	b.n	8006cde <SEGGER_SYSVIEW_RecordU32x3+0x82>
 8006cc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cc8:	b2da      	uxtb	r2, r3
 8006cca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ccc:	1c59      	adds	r1, r3, #1
 8006cce:	62f9      	str	r1, [r7, #44]	; 0x2c
 8006cd0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006cd4:	b2d2      	uxtb	r2, r2
 8006cd6:	701a      	strb	r2, [r3, #0]
 8006cd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cda:	09db      	lsrs	r3, r3, #7
 8006cdc:	62bb      	str	r3, [r7, #40]	; 0x28
 8006cde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ce0:	2b7f      	cmp	r3, #127	; 0x7f
 8006ce2:	d8f0      	bhi.n	8006cc6 <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 8006ce4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ce6:	1c5a      	adds	r2, r3, #1
 8006ce8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006cea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006cec:	b2d2      	uxtb	r2, r2
 8006cee:	701a      	strb	r2, [r3, #0]
 8006cf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cf2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8006cf4:	697b      	ldr	r3, [r7, #20]
 8006cf6:	627b      	str	r3, [r7, #36]	; 0x24
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	623b      	str	r3, [r7, #32]
 8006cfc:	e00b      	b.n	8006d16 <SEGGER_SYSVIEW_RecordU32x3+0xba>
 8006cfe:	6a3b      	ldr	r3, [r7, #32]
 8006d00:	b2da      	uxtb	r2, r3
 8006d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d04:	1c59      	adds	r1, r3, #1
 8006d06:	6279      	str	r1, [r7, #36]	; 0x24
 8006d08:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006d0c:	b2d2      	uxtb	r2, r2
 8006d0e:	701a      	strb	r2, [r3, #0]
 8006d10:	6a3b      	ldr	r3, [r7, #32]
 8006d12:	09db      	lsrs	r3, r3, #7
 8006d14:	623b      	str	r3, [r7, #32]
 8006d16:	6a3b      	ldr	r3, [r7, #32]
 8006d18:	2b7f      	cmp	r3, #127	; 0x7f
 8006d1a:	d8f0      	bhi.n	8006cfe <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 8006d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d1e:	1c5a      	adds	r2, r3, #1
 8006d20:	627a      	str	r2, [r7, #36]	; 0x24
 8006d22:	6a3a      	ldr	r2, [r7, #32]
 8006d24:	b2d2      	uxtb	r2, r2
 8006d26:	701a      	strb	r2, [r3, #0]
 8006d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d2a:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8006d2c:	68fa      	ldr	r2, [r7, #12]
 8006d2e:	6979      	ldr	r1, [r7, #20]
 8006d30:	69b8      	ldr	r0, [r7, #24]
 8006d32:	f7ff f959 	bl	8005fe8 <_SendPacket>
  RECORD_END();
 8006d36:	69fb      	ldr	r3, [r7, #28]
 8006d38:	f383 8811 	msr	BASEPRI, r3
}
 8006d3c:	bf00      	nop
 8006d3e:	3738      	adds	r7, #56	; 0x38
 8006d40:	46bd      	mov	sp, r7
 8006d42:	bd80      	pop	{r7, pc}
 8006d44:	2001383c 	.word	0x2001383c

08006d48 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b090      	sub	sp, #64	; 0x40
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	60f8      	str	r0, [r7, #12]
 8006d50:	60b9      	str	r1, [r7, #8]
 8006d52:	607a      	str	r2, [r7, #4]
 8006d54:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8006d56:	f3ef 8311 	mrs	r3, BASEPRI
 8006d5a:	f04f 0120 	mov.w	r1, #32
 8006d5e:	f381 8811 	msr	BASEPRI, r1
 8006d62:	61fb      	str	r3, [r7, #28]
 8006d64:	4840      	ldr	r0, [pc, #256]	; (8006e68 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 8006d66:	f7ff f84e 	bl	8005e06 <_PreparePacket>
 8006d6a:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8006d6c:	69bb      	ldr	r3, [r7, #24]
 8006d6e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8006d70:	697b      	ldr	r3, [r7, #20]
 8006d72:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006d74:	68bb      	ldr	r3, [r7, #8]
 8006d76:	63bb      	str	r3, [r7, #56]	; 0x38
 8006d78:	e00b      	b.n	8006d92 <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 8006d7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d7c:	b2da      	uxtb	r2, r3
 8006d7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d80:	1c59      	adds	r1, r3, #1
 8006d82:	63f9      	str	r1, [r7, #60]	; 0x3c
 8006d84:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006d88:	b2d2      	uxtb	r2, r2
 8006d8a:	701a      	strb	r2, [r3, #0]
 8006d8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d8e:	09db      	lsrs	r3, r3, #7
 8006d90:	63bb      	str	r3, [r7, #56]	; 0x38
 8006d92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d94:	2b7f      	cmp	r3, #127	; 0x7f
 8006d96:	d8f0      	bhi.n	8006d7a <SEGGER_SYSVIEW_RecordU32x4+0x32>
 8006d98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d9a:	1c5a      	adds	r2, r3, #1
 8006d9c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006d9e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006da0:	b2d2      	uxtb	r2, r2
 8006da2:	701a      	strb	r2, [r3, #0]
 8006da4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006da6:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8006da8:	697b      	ldr	r3, [r7, #20]
 8006daa:	637b      	str	r3, [r7, #52]	; 0x34
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	633b      	str	r3, [r7, #48]	; 0x30
 8006db0:	e00b      	b.n	8006dca <SEGGER_SYSVIEW_RecordU32x4+0x82>
 8006db2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006db4:	b2da      	uxtb	r2, r3
 8006db6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006db8:	1c59      	adds	r1, r3, #1
 8006dba:	6379      	str	r1, [r7, #52]	; 0x34
 8006dbc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006dc0:	b2d2      	uxtb	r2, r2
 8006dc2:	701a      	strb	r2, [r3, #0]
 8006dc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dc6:	09db      	lsrs	r3, r3, #7
 8006dc8:	633b      	str	r3, [r7, #48]	; 0x30
 8006dca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dcc:	2b7f      	cmp	r3, #127	; 0x7f
 8006dce:	d8f0      	bhi.n	8006db2 <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 8006dd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006dd2:	1c5a      	adds	r2, r3, #1
 8006dd4:	637a      	str	r2, [r7, #52]	; 0x34
 8006dd6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006dd8:	b2d2      	uxtb	r2, r2
 8006dda:	701a      	strb	r2, [r3, #0]
 8006ddc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006dde:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8006de0:	697b      	ldr	r3, [r7, #20]
 8006de2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	62bb      	str	r3, [r7, #40]	; 0x28
 8006de8:	e00b      	b.n	8006e02 <SEGGER_SYSVIEW_RecordU32x4+0xba>
 8006dea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dec:	b2da      	uxtb	r2, r3
 8006dee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006df0:	1c59      	adds	r1, r3, #1
 8006df2:	62f9      	str	r1, [r7, #44]	; 0x2c
 8006df4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006df8:	b2d2      	uxtb	r2, r2
 8006dfa:	701a      	strb	r2, [r3, #0]
 8006dfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dfe:	09db      	lsrs	r3, r3, #7
 8006e00:	62bb      	str	r3, [r7, #40]	; 0x28
 8006e02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e04:	2b7f      	cmp	r3, #127	; 0x7f
 8006e06:	d8f0      	bhi.n	8006dea <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 8006e08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e0a:	1c5a      	adds	r2, r3, #1
 8006e0c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006e0e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006e10:	b2d2      	uxtb	r2, r2
 8006e12:	701a      	strb	r2, [r3, #0]
 8006e14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e16:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 8006e18:	697b      	ldr	r3, [r7, #20]
 8006e1a:	627b      	str	r3, [r7, #36]	; 0x24
 8006e1c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006e1e:	623b      	str	r3, [r7, #32]
 8006e20:	e00b      	b.n	8006e3a <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 8006e22:	6a3b      	ldr	r3, [r7, #32]
 8006e24:	b2da      	uxtb	r2, r3
 8006e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e28:	1c59      	adds	r1, r3, #1
 8006e2a:	6279      	str	r1, [r7, #36]	; 0x24
 8006e2c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006e30:	b2d2      	uxtb	r2, r2
 8006e32:	701a      	strb	r2, [r3, #0]
 8006e34:	6a3b      	ldr	r3, [r7, #32]
 8006e36:	09db      	lsrs	r3, r3, #7
 8006e38:	623b      	str	r3, [r7, #32]
 8006e3a:	6a3b      	ldr	r3, [r7, #32]
 8006e3c:	2b7f      	cmp	r3, #127	; 0x7f
 8006e3e:	d8f0      	bhi.n	8006e22 <SEGGER_SYSVIEW_RecordU32x4+0xda>
 8006e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e42:	1c5a      	adds	r2, r3, #1
 8006e44:	627a      	str	r2, [r7, #36]	; 0x24
 8006e46:	6a3a      	ldr	r2, [r7, #32]
 8006e48:	b2d2      	uxtb	r2, r2
 8006e4a:	701a      	strb	r2, [r3, #0]
 8006e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e4e:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8006e50:	68fa      	ldr	r2, [r7, #12]
 8006e52:	6979      	ldr	r1, [r7, #20]
 8006e54:	69b8      	ldr	r0, [r7, #24]
 8006e56:	f7ff f8c7 	bl	8005fe8 <_SendPacket>
  RECORD_END();
 8006e5a:	69fb      	ldr	r3, [r7, #28]
 8006e5c:	f383 8811 	msr	BASEPRI, r3
}
 8006e60:	bf00      	nop
 8006e62:	3740      	adds	r7, #64	; 0x40
 8006e64:	46bd      	mov	sp, r7
 8006e66:	bd80      	pop	{r7, pc}
 8006e68:	2001383c 	.word	0x2001383c

08006e6c <SEGGER_SYSVIEW_RecordU32x5>:
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*    Para4   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x5(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3, U32 Para4) {
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	b092      	sub	sp, #72	; 0x48
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	60f8      	str	r0, [r7, #12]
 8006e74:	60b9      	str	r1, [r7, #8]
 8006e76:	607a      	str	r2, [r7, #4]
 8006e78:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 5 * SEGGER_SYSVIEW_QUANTA_U32);
 8006e7a:	f3ef 8311 	mrs	r3, BASEPRI
 8006e7e:	f04f 0120 	mov.w	r1, #32
 8006e82:	f381 8811 	msr	BASEPRI, r1
 8006e86:	61fb      	str	r3, [r7, #28]
 8006e88:	484e      	ldr	r0, [pc, #312]	; (8006fc4 <SEGGER_SYSVIEW_RecordU32x5+0x158>)
 8006e8a:	f7fe ffbc 	bl	8005e06 <_PreparePacket>
 8006e8e:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8006e90:	69bb      	ldr	r3, [r7, #24]
 8006e92:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8006e94:	697b      	ldr	r3, [r7, #20]
 8006e96:	647b      	str	r3, [r7, #68]	; 0x44
 8006e98:	68bb      	ldr	r3, [r7, #8]
 8006e9a:	643b      	str	r3, [r7, #64]	; 0x40
 8006e9c:	e00b      	b.n	8006eb6 <SEGGER_SYSVIEW_RecordU32x5+0x4a>
 8006e9e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006ea0:	b2da      	uxtb	r2, r3
 8006ea2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006ea4:	1c59      	adds	r1, r3, #1
 8006ea6:	6479      	str	r1, [r7, #68]	; 0x44
 8006ea8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006eac:	b2d2      	uxtb	r2, r2
 8006eae:	701a      	strb	r2, [r3, #0]
 8006eb0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006eb2:	09db      	lsrs	r3, r3, #7
 8006eb4:	643b      	str	r3, [r7, #64]	; 0x40
 8006eb6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006eb8:	2b7f      	cmp	r3, #127	; 0x7f
 8006eba:	d8f0      	bhi.n	8006e9e <SEGGER_SYSVIEW_RecordU32x5+0x32>
 8006ebc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006ebe:	1c5a      	adds	r2, r3, #1
 8006ec0:	647a      	str	r2, [r7, #68]	; 0x44
 8006ec2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006ec4:	b2d2      	uxtb	r2, r2
 8006ec6:	701a      	strb	r2, [r3, #0]
 8006ec8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006eca:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8006ecc:	697b      	ldr	r3, [r7, #20]
 8006ece:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	63bb      	str	r3, [r7, #56]	; 0x38
 8006ed4:	e00b      	b.n	8006eee <SEGGER_SYSVIEW_RecordU32x5+0x82>
 8006ed6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ed8:	b2da      	uxtb	r2, r3
 8006eda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006edc:	1c59      	adds	r1, r3, #1
 8006ede:	63f9      	str	r1, [r7, #60]	; 0x3c
 8006ee0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006ee4:	b2d2      	uxtb	r2, r2
 8006ee6:	701a      	strb	r2, [r3, #0]
 8006ee8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eea:	09db      	lsrs	r3, r3, #7
 8006eec:	63bb      	str	r3, [r7, #56]	; 0x38
 8006eee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ef0:	2b7f      	cmp	r3, #127	; 0x7f
 8006ef2:	d8f0      	bhi.n	8006ed6 <SEGGER_SYSVIEW_RecordU32x5+0x6a>
 8006ef4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ef6:	1c5a      	adds	r2, r3, #1
 8006ef8:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006efa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006efc:	b2d2      	uxtb	r2, r2
 8006efe:	701a      	strb	r2, [r3, #0]
 8006f00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f02:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8006f04:	697b      	ldr	r3, [r7, #20]
 8006f06:	637b      	str	r3, [r7, #52]	; 0x34
 8006f08:	683b      	ldr	r3, [r7, #0]
 8006f0a:	633b      	str	r3, [r7, #48]	; 0x30
 8006f0c:	e00b      	b.n	8006f26 <SEGGER_SYSVIEW_RecordU32x5+0xba>
 8006f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f10:	b2da      	uxtb	r2, r3
 8006f12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f14:	1c59      	adds	r1, r3, #1
 8006f16:	6379      	str	r1, [r7, #52]	; 0x34
 8006f18:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006f1c:	b2d2      	uxtb	r2, r2
 8006f1e:	701a      	strb	r2, [r3, #0]
 8006f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f22:	09db      	lsrs	r3, r3, #7
 8006f24:	633b      	str	r3, [r7, #48]	; 0x30
 8006f26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f28:	2b7f      	cmp	r3, #127	; 0x7f
 8006f2a:	d8f0      	bhi.n	8006f0e <SEGGER_SYSVIEW_RecordU32x5+0xa2>
 8006f2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f2e:	1c5a      	adds	r2, r3, #1
 8006f30:	637a      	str	r2, [r7, #52]	; 0x34
 8006f32:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f34:	b2d2      	uxtb	r2, r2
 8006f36:	701a      	strb	r2, [r3, #0]
 8006f38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f3a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 8006f3c:	697b      	ldr	r3, [r7, #20]
 8006f3e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006f40:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006f42:	62bb      	str	r3, [r7, #40]	; 0x28
 8006f44:	e00b      	b.n	8006f5e <SEGGER_SYSVIEW_RecordU32x5+0xf2>
 8006f46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f48:	b2da      	uxtb	r2, r3
 8006f4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f4c:	1c59      	adds	r1, r3, #1
 8006f4e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8006f50:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006f54:	b2d2      	uxtb	r2, r2
 8006f56:	701a      	strb	r2, [r3, #0]
 8006f58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f5a:	09db      	lsrs	r3, r3, #7
 8006f5c:	62bb      	str	r3, [r7, #40]	; 0x28
 8006f5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f60:	2b7f      	cmp	r3, #127	; 0x7f
 8006f62:	d8f0      	bhi.n	8006f46 <SEGGER_SYSVIEW_RecordU32x5+0xda>
 8006f64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f66:	1c5a      	adds	r2, r3, #1
 8006f68:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006f6a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006f6c:	b2d2      	uxtb	r2, r2
 8006f6e:	701a      	strb	r2, [r3, #0]
 8006f70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f72:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para4);
 8006f74:	697b      	ldr	r3, [r7, #20]
 8006f76:	627b      	str	r3, [r7, #36]	; 0x24
 8006f78:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006f7a:	623b      	str	r3, [r7, #32]
 8006f7c:	e00b      	b.n	8006f96 <SEGGER_SYSVIEW_RecordU32x5+0x12a>
 8006f7e:	6a3b      	ldr	r3, [r7, #32]
 8006f80:	b2da      	uxtb	r2, r3
 8006f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f84:	1c59      	adds	r1, r3, #1
 8006f86:	6279      	str	r1, [r7, #36]	; 0x24
 8006f88:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006f8c:	b2d2      	uxtb	r2, r2
 8006f8e:	701a      	strb	r2, [r3, #0]
 8006f90:	6a3b      	ldr	r3, [r7, #32]
 8006f92:	09db      	lsrs	r3, r3, #7
 8006f94:	623b      	str	r3, [r7, #32]
 8006f96:	6a3b      	ldr	r3, [r7, #32]
 8006f98:	2b7f      	cmp	r3, #127	; 0x7f
 8006f9a:	d8f0      	bhi.n	8006f7e <SEGGER_SYSVIEW_RecordU32x5+0x112>
 8006f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f9e:	1c5a      	adds	r2, r3, #1
 8006fa0:	627a      	str	r2, [r7, #36]	; 0x24
 8006fa2:	6a3a      	ldr	r2, [r7, #32]
 8006fa4:	b2d2      	uxtb	r2, r2
 8006fa6:	701a      	strb	r2, [r3, #0]
 8006fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006faa:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8006fac:	68fa      	ldr	r2, [r7, #12]
 8006fae:	6979      	ldr	r1, [r7, #20]
 8006fb0:	69b8      	ldr	r0, [r7, #24]
 8006fb2:	f7ff f819 	bl	8005fe8 <_SendPacket>
  RECORD_END();
 8006fb6:	69fb      	ldr	r3, [r7, #28]
 8006fb8:	f383 8811 	msr	BASEPRI, r3
}
 8006fbc:	bf00      	nop
 8006fbe:	3748      	adds	r7, #72	; 0x48
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	bd80      	pop	{r7, pc}
 8006fc4:	2001383c 	.word	0x2001383c

08006fc8 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b08c      	sub	sp, #48	; 0x30
 8006fcc:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8006fce:	4b59      	ldr	r3, [pc, #356]	; (8007134 <SEGGER_SYSVIEW_Start+0x16c>)
 8006fd0:	2201      	movs	r2, #1
 8006fd2:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8006fd4:	f3ef 8311 	mrs	r3, BASEPRI
 8006fd8:	f04f 0120 	mov.w	r1, #32
 8006fdc:	f381 8811 	msr	BASEPRI, r1
 8006fe0:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8006fe2:	4b54      	ldr	r3, [pc, #336]	; (8007134 <SEGGER_SYSVIEW_Start+0x16c>)
 8006fe4:	785b      	ldrb	r3, [r3, #1]
 8006fe6:	220a      	movs	r2, #10
 8006fe8:	4953      	ldr	r1, [pc, #332]	; (8007138 <SEGGER_SYSVIEW_Start+0x170>)
 8006fea:	4618      	mov	r0, r3
 8006fec:	f7f9 f8f0 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
 8006ff6:	f7fe fa59 	bl	80054ac <HIF_UART_EnableTXEInterrupt>
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8006ffa:	200a      	movs	r0, #10
 8006ffc:	f7ff fd7a 	bl	8006af4 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8007000:	f3ef 8311 	mrs	r3, BASEPRI
 8007004:	f04f 0120 	mov.w	r1, #32
 8007008:	f381 8811 	msr	BASEPRI, r1
 800700c:	60bb      	str	r3, [r7, #8]
 800700e:	484b      	ldr	r0, [pc, #300]	; (800713c <SEGGER_SYSVIEW_Start+0x174>)
 8007010:	f7fe fef9 	bl	8005e06 <_PreparePacket>
 8007014:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800701e:	4b45      	ldr	r3, [pc, #276]	; (8007134 <SEGGER_SYSVIEW_Start+0x16c>)
 8007020:	685b      	ldr	r3, [r3, #4]
 8007022:	62bb      	str	r3, [r7, #40]	; 0x28
 8007024:	e00b      	b.n	800703e <SEGGER_SYSVIEW_Start+0x76>
 8007026:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007028:	b2da      	uxtb	r2, r3
 800702a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800702c:	1c59      	adds	r1, r3, #1
 800702e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8007030:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007034:	b2d2      	uxtb	r2, r2
 8007036:	701a      	strb	r2, [r3, #0]
 8007038:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800703a:	09db      	lsrs	r3, r3, #7
 800703c:	62bb      	str	r3, [r7, #40]	; 0x28
 800703e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007040:	2b7f      	cmp	r3, #127	; 0x7f
 8007042:	d8f0      	bhi.n	8007026 <SEGGER_SYSVIEW_Start+0x5e>
 8007044:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007046:	1c5a      	adds	r2, r3, #1
 8007048:	62fa      	str	r2, [r7, #44]	; 0x2c
 800704a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800704c:	b2d2      	uxtb	r2, r2
 800704e:	701a      	strb	r2, [r3, #0]
 8007050:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007052:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	627b      	str	r3, [r7, #36]	; 0x24
 8007058:	4b36      	ldr	r3, [pc, #216]	; (8007134 <SEGGER_SYSVIEW_Start+0x16c>)
 800705a:	689b      	ldr	r3, [r3, #8]
 800705c:	623b      	str	r3, [r7, #32]
 800705e:	e00b      	b.n	8007078 <SEGGER_SYSVIEW_Start+0xb0>
 8007060:	6a3b      	ldr	r3, [r7, #32]
 8007062:	b2da      	uxtb	r2, r3
 8007064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007066:	1c59      	adds	r1, r3, #1
 8007068:	6279      	str	r1, [r7, #36]	; 0x24
 800706a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800706e:	b2d2      	uxtb	r2, r2
 8007070:	701a      	strb	r2, [r3, #0]
 8007072:	6a3b      	ldr	r3, [r7, #32]
 8007074:	09db      	lsrs	r3, r3, #7
 8007076:	623b      	str	r3, [r7, #32]
 8007078:	6a3b      	ldr	r3, [r7, #32]
 800707a:	2b7f      	cmp	r3, #127	; 0x7f
 800707c:	d8f0      	bhi.n	8007060 <SEGGER_SYSVIEW_Start+0x98>
 800707e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007080:	1c5a      	adds	r2, r3, #1
 8007082:	627a      	str	r2, [r7, #36]	; 0x24
 8007084:	6a3a      	ldr	r2, [r7, #32]
 8007086:	b2d2      	uxtb	r2, r2
 8007088:	701a      	strb	r2, [r3, #0]
 800708a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800708c:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	61fb      	str	r3, [r7, #28]
 8007092:	4b28      	ldr	r3, [pc, #160]	; (8007134 <SEGGER_SYSVIEW_Start+0x16c>)
 8007094:	691b      	ldr	r3, [r3, #16]
 8007096:	61bb      	str	r3, [r7, #24]
 8007098:	e00b      	b.n	80070b2 <SEGGER_SYSVIEW_Start+0xea>
 800709a:	69bb      	ldr	r3, [r7, #24]
 800709c:	b2da      	uxtb	r2, r3
 800709e:	69fb      	ldr	r3, [r7, #28]
 80070a0:	1c59      	adds	r1, r3, #1
 80070a2:	61f9      	str	r1, [r7, #28]
 80070a4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80070a8:	b2d2      	uxtb	r2, r2
 80070aa:	701a      	strb	r2, [r3, #0]
 80070ac:	69bb      	ldr	r3, [r7, #24]
 80070ae:	09db      	lsrs	r3, r3, #7
 80070b0:	61bb      	str	r3, [r7, #24]
 80070b2:	69bb      	ldr	r3, [r7, #24]
 80070b4:	2b7f      	cmp	r3, #127	; 0x7f
 80070b6:	d8f0      	bhi.n	800709a <SEGGER_SYSVIEW_Start+0xd2>
 80070b8:	69fb      	ldr	r3, [r7, #28]
 80070ba:	1c5a      	adds	r2, r3, #1
 80070bc:	61fa      	str	r2, [r7, #28]
 80070be:	69ba      	ldr	r2, [r7, #24]
 80070c0:	b2d2      	uxtb	r2, r2
 80070c2:	701a      	strb	r2, [r3, #0]
 80070c4:	69fb      	ldr	r3, [r7, #28]
 80070c6:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	617b      	str	r3, [r7, #20]
 80070cc:	2300      	movs	r3, #0
 80070ce:	613b      	str	r3, [r7, #16]
 80070d0:	e00b      	b.n	80070ea <SEGGER_SYSVIEW_Start+0x122>
 80070d2:	693b      	ldr	r3, [r7, #16]
 80070d4:	b2da      	uxtb	r2, r3
 80070d6:	697b      	ldr	r3, [r7, #20]
 80070d8:	1c59      	adds	r1, r3, #1
 80070da:	6179      	str	r1, [r7, #20]
 80070dc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80070e0:	b2d2      	uxtb	r2, r2
 80070e2:	701a      	strb	r2, [r3, #0]
 80070e4:	693b      	ldr	r3, [r7, #16]
 80070e6:	09db      	lsrs	r3, r3, #7
 80070e8:	613b      	str	r3, [r7, #16]
 80070ea:	693b      	ldr	r3, [r7, #16]
 80070ec:	2b7f      	cmp	r3, #127	; 0x7f
 80070ee:	d8f0      	bhi.n	80070d2 <SEGGER_SYSVIEW_Start+0x10a>
 80070f0:	697b      	ldr	r3, [r7, #20]
 80070f2:	1c5a      	adds	r2, r3, #1
 80070f4:	617a      	str	r2, [r7, #20]
 80070f6:	693a      	ldr	r2, [r7, #16]
 80070f8:	b2d2      	uxtb	r2, r2
 80070fa:	701a      	strb	r2, [r3, #0]
 80070fc:	697b      	ldr	r3, [r7, #20]
 80070fe:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8007100:	2218      	movs	r2, #24
 8007102:	6839      	ldr	r1, [r7, #0]
 8007104:	6878      	ldr	r0, [r7, #4]
 8007106:	f7fe ff6f 	bl	8005fe8 <_SendPacket>
      RECORD_END();
 800710a:	68bb      	ldr	r3, [r7, #8]
 800710c:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8007110:	4b08      	ldr	r3, [pc, #32]	; (8007134 <SEGGER_SYSVIEW_Start+0x16c>)
 8007112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007114:	2b00      	cmp	r3, #0
 8007116:	d002      	beq.n	800711e <SEGGER_SYSVIEW_Start+0x156>
      _SYSVIEW_Globals.pfSendSysDesc();
 8007118:	4b06      	ldr	r3, [pc, #24]	; (8007134 <SEGGER_SYSVIEW_Start+0x16c>)
 800711a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800711c:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800711e:	f000 f9eb 	bl	80074f8 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8007122:	f000 f9b1 	bl	8007488 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8007126:	f000 fc2d 	bl	8007984 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800712a:	bf00      	nop
 800712c:	3730      	adds	r7, #48	; 0x30
 800712e:	46bd      	mov	sp, r7
 8007130:	bd80      	pop	{r7, pc}
 8007132:	bf00      	nop
 8007134:	2001380c 	.word	0x2001380c
 8007138:	08008d90 	.word	0x08008d90
 800713c:	2001383c 	.word	0x2001383c

08007140 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8007140:	b580      	push	{r7, lr}
 8007142:	b082      	sub	sp, #8
 8007144:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8007146:	f3ef 8311 	mrs	r3, BASEPRI
 800714a:	f04f 0120 	mov.w	r1, #32
 800714e:	f381 8811 	msr	BASEPRI, r1
 8007152:	607b      	str	r3, [r7, #4]
 8007154:	480b      	ldr	r0, [pc, #44]	; (8007184 <SEGGER_SYSVIEW_Stop+0x44>)
 8007156:	f7fe fe56 	bl	8005e06 <_PreparePacket>
 800715a:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 800715c:	4b0a      	ldr	r3, [pc, #40]	; (8007188 <SEGGER_SYSVIEW_Stop+0x48>)
 800715e:	781b      	ldrb	r3, [r3, #0]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d007      	beq.n	8007174 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8007164:	220b      	movs	r2, #11
 8007166:	6839      	ldr	r1, [r7, #0]
 8007168:	6838      	ldr	r0, [r7, #0]
 800716a:	f7fe ff3d 	bl	8005fe8 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800716e:	4b06      	ldr	r3, [pc, #24]	; (8007188 <SEGGER_SYSVIEW_Stop+0x48>)
 8007170:	2200      	movs	r2, #0
 8007172:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	f383 8811 	msr	BASEPRI, r3
}
 800717a:	bf00      	nop
 800717c:	3708      	adds	r7, #8
 800717e:	46bd      	mov	sp, r7
 8007180:	bd80      	pop	{r7, pc}
 8007182:	bf00      	nop
 8007184:	2001383c 	.word	0x2001383c
 8007188:	2001380c 	.word	0x2001380c

0800718c <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 800718c:	b580      	push	{r7, lr}
 800718e:	b08c      	sub	sp, #48	; 0x30
 8007190:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8007192:	f3ef 8311 	mrs	r3, BASEPRI
 8007196:	f04f 0120 	mov.w	r1, #32
 800719a:	f381 8811 	msr	BASEPRI, r1
 800719e:	60fb      	str	r3, [r7, #12]
 80071a0:	4845      	ldr	r0, [pc, #276]	; (80072b8 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 80071a2:	f7fe fe30 	bl	8005e06 <_PreparePacket>
 80071a6:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	62fb      	str	r3, [r7, #44]	; 0x2c
 80071b0:	4b42      	ldr	r3, [pc, #264]	; (80072bc <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80071b2:	685b      	ldr	r3, [r3, #4]
 80071b4:	62bb      	str	r3, [r7, #40]	; 0x28
 80071b6:	e00b      	b.n	80071d0 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 80071b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071ba:	b2da      	uxtb	r2, r3
 80071bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071be:	1c59      	adds	r1, r3, #1
 80071c0:	62f9      	str	r1, [r7, #44]	; 0x2c
 80071c2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80071c6:	b2d2      	uxtb	r2, r2
 80071c8:	701a      	strb	r2, [r3, #0]
 80071ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071cc:	09db      	lsrs	r3, r3, #7
 80071ce:	62bb      	str	r3, [r7, #40]	; 0x28
 80071d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071d2:	2b7f      	cmp	r3, #127	; 0x7f
 80071d4:	d8f0      	bhi.n	80071b8 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 80071d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071d8:	1c5a      	adds	r2, r3, #1
 80071da:	62fa      	str	r2, [r7, #44]	; 0x2c
 80071dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80071de:	b2d2      	uxtb	r2, r2
 80071e0:	701a      	strb	r2, [r3, #0]
 80071e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071e4:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	627b      	str	r3, [r7, #36]	; 0x24
 80071ea:	4b34      	ldr	r3, [pc, #208]	; (80072bc <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80071ec:	689b      	ldr	r3, [r3, #8]
 80071ee:	623b      	str	r3, [r7, #32]
 80071f0:	e00b      	b.n	800720a <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 80071f2:	6a3b      	ldr	r3, [r7, #32]
 80071f4:	b2da      	uxtb	r2, r3
 80071f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071f8:	1c59      	adds	r1, r3, #1
 80071fa:	6279      	str	r1, [r7, #36]	; 0x24
 80071fc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007200:	b2d2      	uxtb	r2, r2
 8007202:	701a      	strb	r2, [r3, #0]
 8007204:	6a3b      	ldr	r3, [r7, #32]
 8007206:	09db      	lsrs	r3, r3, #7
 8007208:	623b      	str	r3, [r7, #32]
 800720a:	6a3b      	ldr	r3, [r7, #32]
 800720c:	2b7f      	cmp	r3, #127	; 0x7f
 800720e:	d8f0      	bhi.n	80071f2 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8007210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007212:	1c5a      	adds	r2, r3, #1
 8007214:	627a      	str	r2, [r7, #36]	; 0x24
 8007216:	6a3a      	ldr	r2, [r7, #32]
 8007218:	b2d2      	uxtb	r2, r2
 800721a:	701a      	strb	r2, [r3, #0]
 800721c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800721e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	61fb      	str	r3, [r7, #28]
 8007224:	4b25      	ldr	r3, [pc, #148]	; (80072bc <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8007226:	691b      	ldr	r3, [r3, #16]
 8007228:	61bb      	str	r3, [r7, #24]
 800722a:	e00b      	b.n	8007244 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 800722c:	69bb      	ldr	r3, [r7, #24]
 800722e:	b2da      	uxtb	r2, r3
 8007230:	69fb      	ldr	r3, [r7, #28]
 8007232:	1c59      	adds	r1, r3, #1
 8007234:	61f9      	str	r1, [r7, #28]
 8007236:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800723a:	b2d2      	uxtb	r2, r2
 800723c:	701a      	strb	r2, [r3, #0]
 800723e:	69bb      	ldr	r3, [r7, #24]
 8007240:	09db      	lsrs	r3, r3, #7
 8007242:	61bb      	str	r3, [r7, #24]
 8007244:	69bb      	ldr	r3, [r7, #24]
 8007246:	2b7f      	cmp	r3, #127	; 0x7f
 8007248:	d8f0      	bhi.n	800722c <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800724a:	69fb      	ldr	r3, [r7, #28]
 800724c:	1c5a      	adds	r2, r3, #1
 800724e:	61fa      	str	r2, [r7, #28]
 8007250:	69ba      	ldr	r2, [r7, #24]
 8007252:	b2d2      	uxtb	r2, r2
 8007254:	701a      	strb	r2, [r3, #0]
 8007256:	69fb      	ldr	r3, [r7, #28]
 8007258:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	617b      	str	r3, [r7, #20]
 800725e:	2300      	movs	r3, #0
 8007260:	613b      	str	r3, [r7, #16]
 8007262:	e00b      	b.n	800727c <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8007264:	693b      	ldr	r3, [r7, #16]
 8007266:	b2da      	uxtb	r2, r3
 8007268:	697b      	ldr	r3, [r7, #20]
 800726a:	1c59      	adds	r1, r3, #1
 800726c:	6179      	str	r1, [r7, #20]
 800726e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007272:	b2d2      	uxtb	r2, r2
 8007274:	701a      	strb	r2, [r3, #0]
 8007276:	693b      	ldr	r3, [r7, #16]
 8007278:	09db      	lsrs	r3, r3, #7
 800727a:	613b      	str	r3, [r7, #16]
 800727c:	693b      	ldr	r3, [r7, #16]
 800727e:	2b7f      	cmp	r3, #127	; 0x7f
 8007280:	d8f0      	bhi.n	8007264 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8007282:	697b      	ldr	r3, [r7, #20]
 8007284:	1c5a      	adds	r2, r3, #1
 8007286:	617a      	str	r2, [r7, #20]
 8007288:	693a      	ldr	r2, [r7, #16]
 800728a:	b2d2      	uxtb	r2, r2
 800728c:	701a      	strb	r2, [r3, #0]
 800728e:	697b      	ldr	r3, [r7, #20]
 8007290:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8007292:	2218      	movs	r2, #24
 8007294:	6879      	ldr	r1, [r7, #4]
 8007296:	68b8      	ldr	r0, [r7, #8]
 8007298:	f7fe fea6 	bl	8005fe8 <_SendPacket>
  RECORD_END();
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 80072a2:	4b06      	ldr	r3, [pc, #24]	; (80072bc <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80072a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d002      	beq.n	80072b0 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 80072aa:	4b04      	ldr	r3, [pc, #16]	; (80072bc <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80072ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072ae:	4798      	blx	r3
  }
}
 80072b0:	bf00      	nop
 80072b2:	3730      	adds	r7, #48	; 0x30
 80072b4:	46bd      	mov	sp, r7
 80072b6:	bd80      	pop	{r7, pc}
 80072b8:	2001383c 	.word	0x2001383c
 80072bc:	2001380c 	.word	0x2001380c

080072c0 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b092      	sub	sp, #72	; 0x48
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 80072c8:	f3ef 8311 	mrs	r3, BASEPRI
 80072cc:	f04f 0120 	mov.w	r1, #32
 80072d0:	f381 8811 	msr	BASEPRI, r1
 80072d4:	617b      	str	r3, [r7, #20]
 80072d6:	486a      	ldr	r0, [pc, #424]	; (8007480 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 80072d8:	f7fe fd95 	bl	8005e06 <_PreparePacket>
 80072dc:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80072de:	693b      	ldr	r3, [r7, #16]
 80072e0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	647b      	str	r3, [r7, #68]	; 0x44
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681a      	ldr	r2, [r3, #0]
 80072ea:	4b66      	ldr	r3, [pc, #408]	; (8007484 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80072ec:	691b      	ldr	r3, [r3, #16]
 80072ee:	1ad3      	subs	r3, r2, r3
 80072f0:	643b      	str	r3, [r7, #64]	; 0x40
 80072f2:	e00b      	b.n	800730c <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 80072f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80072f6:	b2da      	uxtb	r2, r3
 80072f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80072fa:	1c59      	adds	r1, r3, #1
 80072fc:	6479      	str	r1, [r7, #68]	; 0x44
 80072fe:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007302:	b2d2      	uxtb	r2, r2
 8007304:	701a      	strb	r2, [r3, #0]
 8007306:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007308:	09db      	lsrs	r3, r3, #7
 800730a:	643b      	str	r3, [r7, #64]	; 0x40
 800730c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800730e:	2b7f      	cmp	r3, #127	; 0x7f
 8007310:	d8f0      	bhi.n	80072f4 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8007312:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007314:	1c5a      	adds	r2, r3, #1
 8007316:	647a      	str	r2, [r7, #68]	; 0x44
 8007318:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800731a:	b2d2      	uxtb	r2, r2
 800731c:	701a      	strb	r2, [r3, #0]
 800731e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007320:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	689b      	ldr	r3, [r3, #8]
 800732a:	63bb      	str	r3, [r7, #56]	; 0x38
 800732c:	e00b      	b.n	8007346 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800732e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007330:	b2da      	uxtb	r2, r3
 8007332:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007334:	1c59      	adds	r1, r3, #1
 8007336:	63f9      	str	r1, [r7, #60]	; 0x3c
 8007338:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800733c:	b2d2      	uxtb	r2, r2
 800733e:	701a      	strb	r2, [r3, #0]
 8007340:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007342:	09db      	lsrs	r3, r3, #7
 8007344:	63bb      	str	r3, [r7, #56]	; 0x38
 8007346:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007348:	2b7f      	cmp	r3, #127	; 0x7f
 800734a:	d8f0      	bhi.n	800732e <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 800734c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800734e:	1c5a      	adds	r2, r3, #1
 8007350:	63fa      	str	r2, [r7, #60]	; 0x3c
 8007352:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007354:	b2d2      	uxtb	r2, r2
 8007356:	701a      	strb	r2, [r3, #0]
 8007358:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800735a:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	685b      	ldr	r3, [r3, #4]
 8007360:	2220      	movs	r2, #32
 8007362:	4619      	mov	r1, r3
 8007364:	68f8      	ldr	r0, [r7, #12]
 8007366:	f7fe fd15 	bl	8005d94 <_EncodeStr>
 800736a:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 800736c:	2209      	movs	r2, #9
 800736e:	68f9      	ldr	r1, [r7, #12]
 8007370:	6938      	ldr	r0, [r7, #16]
 8007372:	f7fe fe39 	bl	8005fe8 <_SendPacket>
  //
  pPayload = pPayloadStart;
 8007376:	693b      	ldr	r3, [r7, #16]
 8007378:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	637b      	str	r3, [r7, #52]	; 0x34
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681a      	ldr	r2, [r3, #0]
 8007382:	4b40      	ldr	r3, [pc, #256]	; (8007484 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8007384:	691b      	ldr	r3, [r3, #16]
 8007386:	1ad3      	subs	r3, r2, r3
 8007388:	633b      	str	r3, [r7, #48]	; 0x30
 800738a:	e00b      	b.n	80073a4 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 800738c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800738e:	b2da      	uxtb	r2, r3
 8007390:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007392:	1c59      	adds	r1, r3, #1
 8007394:	6379      	str	r1, [r7, #52]	; 0x34
 8007396:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800739a:	b2d2      	uxtb	r2, r2
 800739c:	701a      	strb	r2, [r3, #0]
 800739e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073a0:	09db      	lsrs	r3, r3, #7
 80073a2:	633b      	str	r3, [r7, #48]	; 0x30
 80073a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073a6:	2b7f      	cmp	r3, #127	; 0x7f
 80073a8:	d8f0      	bhi.n	800738c <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 80073aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073ac:	1c5a      	adds	r2, r3, #1
 80073ae:	637a      	str	r2, [r7, #52]	; 0x34
 80073b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80073b2:	b2d2      	uxtb	r2, r2
 80073b4:	701a      	strb	r2, [r3, #0]
 80073b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073b8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	68db      	ldr	r3, [r3, #12]
 80073c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80073c4:	e00b      	b.n	80073de <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 80073c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073c8:	b2da      	uxtb	r2, r3
 80073ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073cc:	1c59      	adds	r1, r3, #1
 80073ce:	62f9      	str	r1, [r7, #44]	; 0x2c
 80073d0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80073d4:	b2d2      	uxtb	r2, r2
 80073d6:	701a      	strb	r2, [r3, #0]
 80073d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073da:	09db      	lsrs	r3, r3, #7
 80073dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80073de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073e0:	2b7f      	cmp	r3, #127	; 0x7f
 80073e2:	d8f0      	bhi.n	80073c6 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 80073e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073e6:	1c5a      	adds	r2, r3, #1
 80073e8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80073ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80073ec:	b2d2      	uxtb	r2, r2
 80073ee:	701a      	strb	r2, [r3, #0]
 80073f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073f2:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	627b      	str	r3, [r7, #36]	; 0x24
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	691b      	ldr	r3, [r3, #16]
 80073fc:	623b      	str	r3, [r7, #32]
 80073fe:	e00b      	b.n	8007418 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8007400:	6a3b      	ldr	r3, [r7, #32]
 8007402:	b2da      	uxtb	r2, r3
 8007404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007406:	1c59      	adds	r1, r3, #1
 8007408:	6279      	str	r1, [r7, #36]	; 0x24
 800740a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800740e:	b2d2      	uxtb	r2, r2
 8007410:	701a      	strb	r2, [r3, #0]
 8007412:	6a3b      	ldr	r3, [r7, #32]
 8007414:	09db      	lsrs	r3, r3, #7
 8007416:	623b      	str	r3, [r7, #32]
 8007418:	6a3b      	ldr	r3, [r7, #32]
 800741a:	2b7f      	cmp	r3, #127	; 0x7f
 800741c:	d8f0      	bhi.n	8007400 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800741e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007420:	1c5a      	adds	r2, r3, #1
 8007422:	627a      	str	r2, [r7, #36]	; 0x24
 8007424:	6a3a      	ldr	r2, [r7, #32]
 8007426:	b2d2      	uxtb	r2, r2
 8007428:	701a      	strb	r2, [r3, #0]
 800742a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800742c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackUsage);
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	61fb      	str	r3, [r7, #28]
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	695b      	ldr	r3, [r3, #20]
 8007436:	61bb      	str	r3, [r7, #24]
 8007438:	e00b      	b.n	8007452 <SEGGER_SYSVIEW_SendTaskInfo+0x192>
 800743a:	69bb      	ldr	r3, [r7, #24]
 800743c:	b2da      	uxtb	r2, r3
 800743e:	69fb      	ldr	r3, [r7, #28]
 8007440:	1c59      	adds	r1, r3, #1
 8007442:	61f9      	str	r1, [r7, #28]
 8007444:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007448:	b2d2      	uxtb	r2, r2
 800744a:	701a      	strb	r2, [r3, #0]
 800744c:	69bb      	ldr	r3, [r7, #24]
 800744e:	09db      	lsrs	r3, r3, #7
 8007450:	61bb      	str	r3, [r7, #24]
 8007452:	69bb      	ldr	r3, [r7, #24]
 8007454:	2b7f      	cmp	r3, #127	; 0x7f
 8007456:	d8f0      	bhi.n	800743a <SEGGER_SYSVIEW_SendTaskInfo+0x17a>
 8007458:	69fb      	ldr	r3, [r7, #28]
 800745a:	1c5a      	adds	r2, r3, #1
 800745c:	61fa      	str	r2, [r7, #28]
 800745e:	69ba      	ldr	r2, [r7, #24]
 8007460:	b2d2      	uxtb	r2, r2
 8007462:	701a      	strb	r2, [r3, #0]
 8007464:	69fb      	ldr	r3, [r7, #28]
 8007466:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8007468:	2215      	movs	r2, #21
 800746a:	68f9      	ldr	r1, [r7, #12]
 800746c:	6938      	ldr	r0, [r7, #16]
 800746e:	f7fe fdbb 	bl	8005fe8 <_SendPacket>
  RECORD_END();
 8007472:	697b      	ldr	r3, [r7, #20]
 8007474:	f383 8811 	msr	BASEPRI, r3
}
 8007478:	bf00      	nop
 800747a:	3748      	adds	r7, #72	; 0x48
 800747c:	46bd      	mov	sp, r7
 800747e:	bd80      	pop	{r7, pc}
 8007480:	2001383c 	.word	0x2001383c
 8007484:	2001380c 	.word	0x2001380c

08007488 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8007488:	b580      	push	{r7, lr}
 800748a:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 800748c:	4b07      	ldr	r3, [pc, #28]	; (80074ac <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800748e:	6a1b      	ldr	r3, [r3, #32]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d008      	beq.n	80074a6 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8007494:	4b05      	ldr	r3, [pc, #20]	; (80074ac <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8007496:	6a1b      	ldr	r3, [r3, #32]
 8007498:	685b      	ldr	r3, [r3, #4]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d003      	beq.n	80074a6 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800749e:	4b03      	ldr	r3, [pc, #12]	; (80074ac <SEGGER_SYSVIEW_SendTaskList+0x24>)
 80074a0:	6a1b      	ldr	r3, [r3, #32]
 80074a2:	685b      	ldr	r3, [r3, #4]
 80074a4:	4798      	blx	r3
  }
}
 80074a6:	bf00      	nop
 80074a8:	bd80      	pop	{r7, pc}
 80074aa:	bf00      	nop
 80074ac:	2001380c 	.word	0x2001380c

080074b0 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b086      	sub	sp, #24
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80074b8:	f3ef 8311 	mrs	r3, BASEPRI
 80074bc:	f04f 0120 	mov.w	r1, #32
 80074c0:	f381 8811 	msr	BASEPRI, r1
 80074c4:	617b      	str	r3, [r7, #20]
 80074c6:	480b      	ldr	r0, [pc, #44]	; (80074f4 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 80074c8:	f7fe fc9d 	bl	8005e06 <_PreparePacket>
 80074cc:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80074ce:	2280      	movs	r2, #128	; 0x80
 80074d0:	6879      	ldr	r1, [r7, #4]
 80074d2:	6938      	ldr	r0, [r7, #16]
 80074d4:	f7fe fc5e 	bl	8005d94 <_EncodeStr>
 80074d8:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 80074da:	220e      	movs	r2, #14
 80074dc:	68f9      	ldr	r1, [r7, #12]
 80074de:	6938      	ldr	r0, [r7, #16]
 80074e0:	f7fe fd82 	bl	8005fe8 <_SendPacket>
  RECORD_END();
 80074e4:	697b      	ldr	r3, [r7, #20]
 80074e6:	f383 8811 	msr	BASEPRI, r3
}
 80074ea:	bf00      	nop
 80074ec:	3718      	adds	r7, #24
 80074ee:	46bd      	mov	sp, r7
 80074f0:	bd80      	pop	{r7, pc}
 80074f2:	bf00      	nop
 80074f4:	2001383c 	.word	0x2001383c

080074f8 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 80074f8:	b590      	push	{r4, r7, lr}
 80074fa:	b083      	sub	sp, #12
 80074fc:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 80074fe:	4b15      	ldr	r3, [pc, #84]	; (8007554 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8007500:	6a1b      	ldr	r3, [r3, #32]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d01a      	beq.n	800753c <SEGGER_SYSVIEW_RecordSystime+0x44>
 8007506:	4b13      	ldr	r3, [pc, #76]	; (8007554 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8007508:	6a1b      	ldr	r3, [r3, #32]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d015      	beq.n	800753c <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8007510:	4b10      	ldr	r3, [pc, #64]	; (8007554 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8007512:	6a1b      	ldr	r3, [r3, #32]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	4798      	blx	r3
 8007518:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800751c:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800751e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007522:	f04f 0200 	mov.w	r2, #0
 8007526:	f04f 0300 	mov.w	r3, #0
 800752a:	000a      	movs	r2, r1
 800752c:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800752e:	4613      	mov	r3, r2
 8007530:	461a      	mov	r2, r3
 8007532:	4621      	mov	r1, r4
 8007534:	200d      	movs	r0, #13
 8007536:	f7ff fb37 	bl	8006ba8 <SEGGER_SYSVIEW_RecordU32x2>
 800753a:	e006      	b.n	800754a <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 800753c:	4b06      	ldr	r3, [pc, #24]	; (8007558 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	4619      	mov	r1, r3
 8007542:	200c      	movs	r0, #12
 8007544:	f7ff faf4 	bl	8006b30 <SEGGER_SYSVIEW_RecordU32>
  }
}
 8007548:	bf00      	nop
 800754a:	bf00      	nop
 800754c:	370c      	adds	r7, #12
 800754e:	46bd      	mov	sp, r7
 8007550:	bd90      	pop	{r4, r7, pc}
 8007552:	bf00      	nop
 8007554:	2001380c 	.word	0x2001380c
 8007558:	e0001004 	.word	0xe0001004

0800755c <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 800755c:	b580      	push	{r7, lr}
 800755e:	b086      	sub	sp, #24
 8007560:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8007562:	f3ef 8311 	mrs	r3, BASEPRI
 8007566:	f04f 0120 	mov.w	r1, #32
 800756a:	f381 8811 	msr	BASEPRI, r1
 800756e:	60fb      	str	r3, [r7, #12]
 8007570:	4819      	ldr	r0, [pc, #100]	; (80075d8 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8007572:	f7fe fc48 	bl	8005e06 <_PreparePacket>
 8007576:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8007578:	68bb      	ldr	r3, [r7, #8]
 800757a:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 800757c:	4b17      	ldr	r3, [pc, #92]	; (80075dc <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007584:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	617b      	str	r3, [r7, #20]
 800758a:	683b      	ldr	r3, [r7, #0]
 800758c:	613b      	str	r3, [r7, #16]
 800758e:	e00b      	b.n	80075a8 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8007590:	693b      	ldr	r3, [r7, #16]
 8007592:	b2da      	uxtb	r2, r3
 8007594:	697b      	ldr	r3, [r7, #20]
 8007596:	1c59      	adds	r1, r3, #1
 8007598:	6179      	str	r1, [r7, #20]
 800759a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800759e:	b2d2      	uxtb	r2, r2
 80075a0:	701a      	strb	r2, [r3, #0]
 80075a2:	693b      	ldr	r3, [r7, #16]
 80075a4:	09db      	lsrs	r3, r3, #7
 80075a6:	613b      	str	r3, [r7, #16]
 80075a8:	693b      	ldr	r3, [r7, #16]
 80075aa:	2b7f      	cmp	r3, #127	; 0x7f
 80075ac:	d8f0      	bhi.n	8007590 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 80075ae:	697b      	ldr	r3, [r7, #20]
 80075b0:	1c5a      	adds	r2, r3, #1
 80075b2:	617a      	str	r2, [r7, #20]
 80075b4:	693a      	ldr	r2, [r7, #16]
 80075b6:	b2d2      	uxtb	r2, r2
 80075b8:	701a      	strb	r2, [r3, #0]
 80075ba:	697b      	ldr	r3, [r7, #20]
 80075bc:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 80075be:	2202      	movs	r2, #2
 80075c0:	6879      	ldr	r1, [r7, #4]
 80075c2:	68b8      	ldr	r0, [r7, #8]
 80075c4:	f7fe fd10 	bl	8005fe8 <_SendPacket>
  RECORD_END();
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	f383 8811 	msr	BASEPRI, r3
}
 80075ce:	bf00      	nop
 80075d0:	3718      	adds	r7, #24
 80075d2:	46bd      	mov	sp, r7
 80075d4:	bd80      	pop	{r7, pc}
 80075d6:	bf00      	nop
 80075d8:	2001383c 	.word	0x2001383c
 80075dc:	e000ed04 	.word	0xe000ed04

080075e0 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 80075e0:	b580      	push	{r7, lr}
 80075e2:	b082      	sub	sp, #8
 80075e4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80075e6:	f3ef 8311 	mrs	r3, BASEPRI
 80075ea:	f04f 0120 	mov.w	r1, #32
 80075ee:	f381 8811 	msr	BASEPRI, r1
 80075f2:	607b      	str	r3, [r7, #4]
 80075f4:	4807      	ldr	r0, [pc, #28]	; (8007614 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 80075f6:	f7fe fc06 	bl	8005e06 <_PreparePacket>
 80075fa:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 80075fc:	2203      	movs	r2, #3
 80075fe:	6839      	ldr	r1, [r7, #0]
 8007600:	6838      	ldr	r0, [r7, #0]
 8007602:	f7fe fcf1 	bl	8005fe8 <_SendPacket>
  RECORD_END();
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	f383 8811 	msr	BASEPRI, r3
}
 800760c:	bf00      	nop
 800760e:	3708      	adds	r7, #8
 8007610:	46bd      	mov	sp, r7
 8007612:	bd80      	pop	{r7, pc}
 8007614:	2001383c 	.word	0x2001383c

08007618 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8007618:	b580      	push	{r7, lr}
 800761a:	b082      	sub	sp, #8
 800761c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800761e:	f3ef 8311 	mrs	r3, BASEPRI
 8007622:	f04f 0120 	mov.w	r1, #32
 8007626:	f381 8811 	msr	BASEPRI, r1
 800762a:	607b      	str	r3, [r7, #4]
 800762c:	4807      	ldr	r0, [pc, #28]	; (800764c <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 800762e:	f7fe fbea 	bl	8005e06 <_PreparePacket>
 8007632:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8007634:	2212      	movs	r2, #18
 8007636:	6839      	ldr	r1, [r7, #0]
 8007638:	6838      	ldr	r0, [r7, #0]
 800763a:	f7fe fcd5 	bl	8005fe8 <_SendPacket>
  RECORD_END();
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	f383 8811 	msr	BASEPRI, r3
}
 8007644:	bf00      	nop
 8007646:	3708      	adds	r7, #8
 8007648:	46bd      	mov	sp, r7
 800764a:	bd80      	pop	{r7, pc}
 800764c:	2001383c 	.word	0x2001383c

08007650 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8007650:	b580      	push	{r7, lr}
 8007652:	b082      	sub	sp, #8
 8007654:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8007656:	f3ef 8311 	mrs	r3, BASEPRI
 800765a:	f04f 0120 	mov.w	r1, #32
 800765e:	f381 8811 	msr	BASEPRI, r1
 8007662:	607b      	str	r3, [r7, #4]
 8007664:	4807      	ldr	r0, [pc, #28]	; (8007684 <SEGGER_SYSVIEW_OnIdle+0x34>)
 8007666:	f7fe fbce 	bl	8005e06 <_PreparePacket>
 800766a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 800766c:	2211      	movs	r2, #17
 800766e:	6839      	ldr	r1, [r7, #0]
 8007670:	6838      	ldr	r0, [r7, #0]
 8007672:	f7fe fcb9 	bl	8005fe8 <_SendPacket>
  RECORD_END();
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	f383 8811 	msr	BASEPRI, r3
}
 800767c:	bf00      	nop
 800767e:	3708      	adds	r7, #8
 8007680:	46bd      	mov	sp, r7
 8007682:	bd80      	pop	{r7, pc}
 8007684:	2001383c 	.word	0x2001383c

08007688 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8007688:	b580      	push	{r7, lr}
 800768a:	b088      	sub	sp, #32
 800768c:	af00      	add	r7, sp, #0
 800768e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8007690:	f3ef 8311 	mrs	r3, BASEPRI
 8007694:	f04f 0120 	mov.w	r1, #32
 8007698:	f381 8811 	msr	BASEPRI, r1
 800769c:	617b      	str	r3, [r7, #20]
 800769e:	4819      	ldr	r0, [pc, #100]	; (8007704 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 80076a0:	f7fe fbb1 	bl	8005e06 <_PreparePacket>
 80076a4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80076a6:	693b      	ldr	r3, [r7, #16]
 80076a8:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80076aa:	4b17      	ldr	r3, [pc, #92]	; (8007708 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 80076ac:	691b      	ldr	r3, [r3, #16]
 80076ae:	687a      	ldr	r2, [r7, #4]
 80076b0:	1ad3      	subs	r3, r2, r3
 80076b2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	61fb      	str	r3, [r7, #28]
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	61bb      	str	r3, [r7, #24]
 80076bc:	e00b      	b.n	80076d6 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 80076be:	69bb      	ldr	r3, [r7, #24]
 80076c0:	b2da      	uxtb	r2, r3
 80076c2:	69fb      	ldr	r3, [r7, #28]
 80076c4:	1c59      	adds	r1, r3, #1
 80076c6:	61f9      	str	r1, [r7, #28]
 80076c8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80076cc:	b2d2      	uxtb	r2, r2
 80076ce:	701a      	strb	r2, [r3, #0]
 80076d0:	69bb      	ldr	r3, [r7, #24]
 80076d2:	09db      	lsrs	r3, r3, #7
 80076d4:	61bb      	str	r3, [r7, #24]
 80076d6:	69bb      	ldr	r3, [r7, #24]
 80076d8:	2b7f      	cmp	r3, #127	; 0x7f
 80076da:	d8f0      	bhi.n	80076be <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 80076dc:	69fb      	ldr	r3, [r7, #28]
 80076de:	1c5a      	adds	r2, r3, #1
 80076e0:	61fa      	str	r2, [r7, #28]
 80076e2:	69ba      	ldr	r2, [r7, #24]
 80076e4:	b2d2      	uxtb	r2, r2
 80076e6:	701a      	strb	r2, [r3, #0]
 80076e8:	69fb      	ldr	r3, [r7, #28]
 80076ea:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 80076ec:	2208      	movs	r2, #8
 80076ee:	68f9      	ldr	r1, [r7, #12]
 80076f0:	6938      	ldr	r0, [r7, #16]
 80076f2:	f7fe fc79 	bl	8005fe8 <_SendPacket>
  RECORD_END();
 80076f6:	697b      	ldr	r3, [r7, #20]
 80076f8:	f383 8811 	msr	BASEPRI, r3
}
 80076fc:	bf00      	nop
 80076fe:	3720      	adds	r7, #32
 8007700:	46bd      	mov	sp, r7
 8007702:	bd80      	pop	{r7, pc}
 8007704:	2001383c 	.word	0x2001383c
 8007708:	2001380c 	.word	0x2001380c

0800770c <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 800770c:	b580      	push	{r7, lr}
 800770e:	b088      	sub	sp, #32
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8007714:	f3ef 8311 	mrs	r3, BASEPRI
 8007718:	f04f 0120 	mov.w	r1, #32
 800771c:	f381 8811 	msr	BASEPRI, r1
 8007720:	617b      	str	r3, [r7, #20]
 8007722:	4819      	ldr	r0, [pc, #100]	; (8007788 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8007724:	f7fe fb6f 	bl	8005e06 <_PreparePacket>
 8007728:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800772a:	693b      	ldr	r3, [r7, #16]
 800772c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800772e:	4b17      	ldr	r3, [pc, #92]	; (800778c <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8007730:	691b      	ldr	r3, [r3, #16]
 8007732:	687a      	ldr	r2, [r7, #4]
 8007734:	1ad3      	subs	r3, r2, r3
 8007736:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	61fb      	str	r3, [r7, #28]
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	61bb      	str	r3, [r7, #24]
 8007740:	e00b      	b.n	800775a <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8007742:	69bb      	ldr	r3, [r7, #24]
 8007744:	b2da      	uxtb	r2, r3
 8007746:	69fb      	ldr	r3, [r7, #28]
 8007748:	1c59      	adds	r1, r3, #1
 800774a:	61f9      	str	r1, [r7, #28]
 800774c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007750:	b2d2      	uxtb	r2, r2
 8007752:	701a      	strb	r2, [r3, #0]
 8007754:	69bb      	ldr	r3, [r7, #24]
 8007756:	09db      	lsrs	r3, r3, #7
 8007758:	61bb      	str	r3, [r7, #24]
 800775a:	69bb      	ldr	r3, [r7, #24]
 800775c:	2b7f      	cmp	r3, #127	; 0x7f
 800775e:	d8f0      	bhi.n	8007742 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8007760:	69fb      	ldr	r3, [r7, #28]
 8007762:	1c5a      	adds	r2, r3, #1
 8007764:	61fa      	str	r2, [r7, #28]
 8007766:	69ba      	ldr	r2, [r7, #24]
 8007768:	b2d2      	uxtb	r2, r2
 800776a:	701a      	strb	r2, [r3, #0]
 800776c:	69fb      	ldr	r3, [r7, #28]
 800776e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8007770:	2204      	movs	r2, #4
 8007772:	68f9      	ldr	r1, [r7, #12]
 8007774:	6938      	ldr	r0, [r7, #16]
 8007776:	f7fe fc37 	bl	8005fe8 <_SendPacket>
  RECORD_END();
 800777a:	697b      	ldr	r3, [r7, #20]
 800777c:	f383 8811 	msr	BASEPRI, r3
}
 8007780:	bf00      	nop
 8007782:	3720      	adds	r7, #32
 8007784:	46bd      	mov	sp, r7
 8007786:	bd80      	pop	{r7, pc}
 8007788:	2001383c 	.word	0x2001383c
 800778c:	2001380c 	.word	0x2001380c

08007790 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8007790:	b580      	push	{r7, lr}
 8007792:	b088      	sub	sp, #32
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8007798:	f3ef 8311 	mrs	r3, BASEPRI
 800779c:	f04f 0120 	mov.w	r1, #32
 80077a0:	f381 8811 	msr	BASEPRI, r1
 80077a4:	617b      	str	r3, [r7, #20]
 80077a6:	4819      	ldr	r0, [pc, #100]	; (800780c <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 80077a8:	f7fe fb2d 	bl	8005e06 <_PreparePacket>
 80077ac:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80077ae:	693b      	ldr	r3, [r7, #16]
 80077b0:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80077b2:	4b17      	ldr	r3, [pc, #92]	; (8007810 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 80077b4:	691b      	ldr	r3, [r3, #16]
 80077b6:	687a      	ldr	r2, [r7, #4]
 80077b8:	1ad3      	subs	r3, r2, r3
 80077ba:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	61fb      	str	r3, [r7, #28]
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	61bb      	str	r3, [r7, #24]
 80077c4:	e00b      	b.n	80077de <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 80077c6:	69bb      	ldr	r3, [r7, #24]
 80077c8:	b2da      	uxtb	r2, r3
 80077ca:	69fb      	ldr	r3, [r7, #28]
 80077cc:	1c59      	adds	r1, r3, #1
 80077ce:	61f9      	str	r1, [r7, #28]
 80077d0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80077d4:	b2d2      	uxtb	r2, r2
 80077d6:	701a      	strb	r2, [r3, #0]
 80077d8:	69bb      	ldr	r3, [r7, #24]
 80077da:	09db      	lsrs	r3, r3, #7
 80077dc:	61bb      	str	r3, [r7, #24]
 80077de:	69bb      	ldr	r3, [r7, #24]
 80077e0:	2b7f      	cmp	r3, #127	; 0x7f
 80077e2:	d8f0      	bhi.n	80077c6 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 80077e4:	69fb      	ldr	r3, [r7, #28]
 80077e6:	1c5a      	adds	r2, r3, #1
 80077e8:	61fa      	str	r2, [r7, #28]
 80077ea:	69ba      	ldr	r2, [r7, #24]
 80077ec:	b2d2      	uxtb	r2, r2
 80077ee:	701a      	strb	r2, [r3, #0]
 80077f0:	69fb      	ldr	r3, [r7, #28]
 80077f2:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 80077f4:	2206      	movs	r2, #6
 80077f6:	68f9      	ldr	r1, [r7, #12]
 80077f8:	6938      	ldr	r0, [r7, #16]
 80077fa:	f7fe fbf5 	bl	8005fe8 <_SendPacket>
  RECORD_END();
 80077fe:	697b      	ldr	r3, [r7, #20]
 8007800:	f383 8811 	msr	BASEPRI, r3
}
 8007804:	bf00      	nop
 8007806:	3720      	adds	r7, #32
 8007808:	46bd      	mov	sp, r7
 800780a:	bd80      	pop	{r7, pc}
 800780c:	2001383c 	.word	0x2001383c
 8007810:	2001380c 	.word	0x2001380c

08007814 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 8007814:	b480      	push	{r7}
 8007816:	b083      	sub	sp, #12
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 800781c:	4b04      	ldr	r3, [pc, #16]	; (8007830 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 800781e:	691b      	ldr	r3, [r3, #16]
 8007820:	687a      	ldr	r2, [r7, #4]
 8007822:	1ad3      	subs	r3, r2, r3
}
 8007824:	4618      	mov	r0, r3
 8007826:	370c      	adds	r7, #12
 8007828:	46bd      	mov	sp, r7
 800782a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782e:	4770      	bx	lr
 8007830:	2001380c 	.word	0x2001380c

08007834 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8007834:	b580      	push	{r7, lr}
 8007836:	b08c      	sub	sp, #48	; 0x30
 8007838:	af00      	add	r7, sp, #0
 800783a:	4603      	mov	r3, r0
 800783c:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800783e:	4b40      	ldr	r3, [pc, #256]	; (8007940 <SEGGER_SYSVIEW_SendModule+0x10c>)
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d077      	beq.n	8007936 <SEGGER_SYSVIEW_SendModule+0x102>
    pModule = _pFirstModule;
 8007846:	4b3e      	ldr	r3, [pc, #248]	; (8007940 <SEGGER_SYSVIEW_SendModule+0x10c>)
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 800784c:	2300      	movs	r3, #0
 800784e:	62bb      	str	r3, [r7, #40]	; 0x28
 8007850:	e008      	b.n	8007864 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8007852:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007854:	691b      	ldr	r3, [r3, #16]
 8007856:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 8007858:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800785a:	2b00      	cmp	r3, #0
 800785c:	d007      	beq.n	800786e <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800785e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007860:	3301      	adds	r3, #1
 8007862:	62bb      	str	r3, [r7, #40]	; 0x28
 8007864:	79fb      	ldrb	r3, [r7, #7]
 8007866:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007868:	429a      	cmp	r2, r3
 800786a:	d3f2      	bcc.n	8007852 <SEGGER_SYSVIEW_SendModule+0x1e>
 800786c:	e000      	b.n	8007870 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800786e:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8007870:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007872:	2b00      	cmp	r3, #0
 8007874:	d055      	beq.n	8007922 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8007876:	f3ef 8311 	mrs	r3, BASEPRI
 800787a:	f04f 0120 	mov.w	r1, #32
 800787e:	f381 8811 	msr	BASEPRI, r1
 8007882:	617b      	str	r3, [r7, #20]
 8007884:	482f      	ldr	r0, [pc, #188]	; (8007944 <SEGGER_SYSVIEW_SendModule+0x110>)
 8007886:	f7fe fabe 	bl	8005e06 <_PreparePacket>
 800788a:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 800788c:	693b      	ldr	r3, [r7, #16]
 800788e:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	627b      	str	r3, [r7, #36]	; 0x24
 8007894:	79fb      	ldrb	r3, [r7, #7]
 8007896:	623b      	str	r3, [r7, #32]
 8007898:	e00b      	b.n	80078b2 <SEGGER_SYSVIEW_SendModule+0x7e>
 800789a:	6a3b      	ldr	r3, [r7, #32]
 800789c:	b2da      	uxtb	r2, r3
 800789e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078a0:	1c59      	adds	r1, r3, #1
 80078a2:	6279      	str	r1, [r7, #36]	; 0x24
 80078a4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80078a8:	b2d2      	uxtb	r2, r2
 80078aa:	701a      	strb	r2, [r3, #0]
 80078ac:	6a3b      	ldr	r3, [r7, #32]
 80078ae:	09db      	lsrs	r3, r3, #7
 80078b0:	623b      	str	r3, [r7, #32]
 80078b2:	6a3b      	ldr	r3, [r7, #32]
 80078b4:	2b7f      	cmp	r3, #127	; 0x7f
 80078b6:	d8f0      	bhi.n	800789a <SEGGER_SYSVIEW_SendModule+0x66>
 80078b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078ba:	1c5a      	adds	r2, r3, #1
 80078bc:	627a      	str	r2, [r7, #36]	; 0x24
 80078be:	6a3a      	ldr	r2, [r7, #32]
 80078c0:	b2d2      	uxtb	r2, r2
 80078c2:	701a      	strb	r2, [r3, #0]
 80078c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078c6:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	61fb      	str	r3, [r7, #28]
 80078cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078ce:	689b      	ldr	r3, [r3, #8]
 80078d0:	61bb      	str	r3, [r7, #24]
 80078d2:	e00b      	b.n	80078ec <SEGGER_SYSVIEW_SendModule+0xb8>
 80078d4:	69bb      	ldr	r3, [r7, #24]
 80078d6:	b2da      	uxtb	r2, r3
 80078d8:	69fb      	ldr	r3, [r7, #28]
 80078da:	1c59      	adds	r1, r3, #1
 80078dc:	61f9      	str	r1, [r7, #28]
 80078de:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80078e2:	b2d2      	uxtb	r2, r2
 80078e4:	701a      	strb	r2, [r3, #0]
 80078e6:	69bb      	ldr	r3, [r7, #24]
 80078e8:	09db      	lsrs	r3, r3, #7
 80078ea:	61bb      	str	r3, [r7, #24]
 80078ec:	69bb      	ldr	r3, [r7, #24]
 80078ee:	2b7f      	cmp	r3, #127	; 0x7f
 80078f0:	d8f0      	bhi.n	80078d4 <SEGGER_SYSVIEW_SendModule+0xa0>
 80078f2:	69fb      	ldr	r3, [r7, #28]
 80078f4:	1c5a      	adds	r2, r3, #1
 80078f6:	61fa      	str	r2, [r7, #28]
 80078f8:	69ba      	ldr	r2, [r7, #24]
 80078fa:	b2d2      	uxtb	r2, r2
 80078fc:	701a      	strb	r2, [r3, #0]
 80078fe:	69fb      	ldr	r3, [r7, #28]
 8007900:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8007902:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	2280      	movs	r2, #128	; 0x80
 8007908:	4619      	mov	r1, r3
 800790a:	68f8      	ldr	r0, [r7, #12]
 800790c:	f7fe fa42 	bl	8005d94 <_EncodeStr>
 8007910:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8007912:	2216      	movs	r2, #22
 8007914:	68f9      	ldr	r1, [r7, #12]
 8007916:	6938      	ldr	r0, [r7, #16]
 8007918:	f7fe fb66 	bl	8005fe8 <_SendPacket>
      RECORD_END();
 800791c:	697b      	ldr	r3, [r7, #20]
 800791e:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 8007922:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007924:	2b00      	cmp	r3, #0
 8007926:	d006      	beq.n	8007936 <SEGGER_SYSVIEW_SendModule+0x102>
 8007928:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800792a:	68db      	ldr	r3, [r3, #12]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d002      	beq.n	8007936 <SEGGER_SYSVIEW_SendModule+0x102>
      pModule->pfSendModuleDesc();
 8007930:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007932:	68db      	ldr	r3, [r3, #12]
 8007934:	4798      	blx	r3
    }
  }
}
 8007936:	bf00      	nop
 8007938:	3730      	adds	r7, #48	; 0x30
 800793a:	46bd      	mov	sp, r7
 800793c:	bd80      	pop	{r7, pc}
 800793e:	bf00      	nop
 8007940:	20013834 	.word	0x20013834
 8007944:	2001383c 	.word	0x2001383c

08007948 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8007948:	b580      	push	{r7, lr}
 800794a:	b082      	sub	sp, #8
 800794c:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800794e:	4b0c      	ldr	r3, [pc, #48]	; (8007980 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d00f      	beq.n	8007976 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8007956:	4b0a      	ldr	r3, [pc, #40]	; (8007980 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	68db      	ldr	r3, [r3, #12]
 8007960:	2b00      	cmp	r3, #0
 8007962:	d002      	beq.n	800796a <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	68db      	ldr	r3, [r3, #12]
 8007968:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	691b      	ldr	r3, [r3, #16]
 800796e:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2b00      	cmp	r3, #0
 8007974:	d1f2      	bne.n	800795c <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8007976:	bf00      	nop
 8007978:	3708      	adds	r7, #8
 800797a:	46bd      	mov	sp, r7
 800797c:	bd80      	pop	{r7, pc}
 800797e:	bf00      	nop
 8007980:	20013834 	.word	0x20013834

08007984 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8007984:	b580      	push	{r7, lr}
 8007986:	b086      	sub	sp, #24
 8007988:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 800798a:	f3ef 8311 	mrs	r3, BASEPRI
 800798e:	f04f 0120 	mov.w	r1, #32
 8007992:	f381 8811 	msr	BASEPRI, r1
 8007996:	60fb      	str	r3, [r7, #12]
 8007998:	4817      	ldr	r0, [pc, #92]	; (80079f8 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800799a:	f7fe fa34 	bl	8005e06 <_PreparePacket>
 800799e:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 80079a0:	68bb      	ldr	r3, [r7, #8]
 80079a2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	617b      	str	r3, [r7, #20]
 80079a8:	4b14      	ldr	r3, [pc, #80]	; (80079fc <SEGGER_SYSVIEW_SendNumModules+0x78>)
 80079aa:	781b      	ldrb	r3, [r3, #0]
 80079ac:	613b      	str	r3, [r7, #16]
 80079ae:	e00b      	b.n	80079c8 <SEGGER_SYSVIEW_SendNumModules+0x44>
 80079b0:	693b      	ldr	r3, [r7, #16]
 80079b2:	b2da      	uxtb	r2, r3
 80079b4:	697b      	ldr	r3, [r7, #20]
 80079b6:	1c59      	adds	r1, r3, #1
 80079b8:	6179      	str	r1, [r7, #20]
 80079ba:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80079be:	b2d2      	uxtb	r2, r2
 80079c0:	701a      	strb	r2, [r3, #0]
 80079c2:	693b      	ldr	r3, [r7, #16]
 80079c4:	09db      	lsrs	r3, r3, #7
 80079c6:	613b      	str	r3, [r7, #16]
 80079c8:	693b      	ldr	r3, [r7, #16]
 80079ca:	2b7f      	cmp	r3, #127	; 0x7f
 80079cc:	d8f0      	bhi.n	80079b0 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 80079ce:	697b      	ldr	r3, [r7, #20]
 80079d0:	1c5a      	adds	r2, r3, #1
 80079d2:	617a      	str	r2, [r7, #20]
 80079d4:	693a      	ldr	r2, [r7, #16]
 80079d6:	b2d2      	uxtb	r2, r2
 80079d8:	701a      	strb	r2, [r3, #0]
 80079da:	697b      	ldr	r3, [r7, #20]
 80079dc:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 80079de:	221b      	movs	r2, #27
 80079e0:	6879      	ldr	r1, [r7, #4]
 80079e2:	68b8      	ldr	r0, [r7, #8]
 80079e4:	f7fe fb00 	bl	8005fe8 <_SendPacket>
  RECORD_END();
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	f383 8811 	msr	BASEPRI, r3
}
 80079ee:	bf00      	nop
 80079f0:	3718      	adds	r7, #24
 80079f2:	46bd      	mov	sp, r7
 80079f4:	bd80      	pop	{r7, pc}
 80079f6:	bf00      	nop
 80079f8:	2001383c 	.word	0x2001383c
 80079fc:	20013838 	.word	0x20013838

08007a00 <SEGGER_SYSVIEW_PrintfTarget>:
*    the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_PrintfTarget(const char* s, ...) {
 8007a00:	b40f      	push	{r0, r1, r2, r3}
 8007a02:	b580      	push	{r7, lr}
 8007a04:	b082      	sub	sp, #8
 8007a06:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 8007a08:	f107 0314 	add.w	r3, r7, #20
 8007a0c:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
 8007a0e:	1d3b      	adds	r3, r7, #4
 8007a10:	461a      	mov	r2, r3
 8007a12:	2100      	movs	r1, #0
 8007a14:	6938      	ldr	r0, [r7, #16]
 8007a16:	f7fe fdf9 	bl	800660c <_VPrintTarget>
  va_end(ParamList);
}
 8007a1a:	bf00      	nop
 8007a1c:	3708      	adds	r7, #8
 8007a1e:	46bd      	mov	sp, r7
 8007a20:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007a24:	b004      	add	sp, #16
 8007a26:	4770      	bx	lr

08007a28 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8007a28:	b580      	push	{r7, lr}
 8007a2a:	b08a      	sub	sp, #40	; 0x28
 8007a2c:	af00      	add	r7, sp, #0
 8007a2e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8007a30:	f3ef 8311 	mrs	r3, BASEPRI
 8007a34:	f04f 0120 	mov.w	r1, #32
 8007a38:	f381 8811 	msr	BASEPRI, r1
 8007a3c:	617b      	str	r3, [r7, #20]
 8007a3e:	4827      	ldr	r0, [pc, #156]	; (8007adc <SEGGER_SYSVIEW_Warn+0xb4>)
 8007a40:	f7fe f9e1 	bl	8005e06 <_PreparePacket>
 8007a44:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8007a46:	2280      	movs	r2, #128	; 0x80
 8007a48:	6879      	ldr	r1, [r7, #4]
 8007a4a:	6938      	ldr	r0, [r7, #16]
 8007a4c:	f7fe f9a2 	bl	8005d94 <_EncodeStr>
 8007a50:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	627b      	str	r3, [r7, #36]	; 0x24
 8007a56:	2301      	movs	r3, #1
 8007a58:	623b      	str	r3, [r7, #32]
 8007a5a:	e00b      	b.n	8007a74 <SEGGER_SYSVIEW_Warn+0x4c>
 8007a5c:	6a3b      	ldr	r3, [r7, #32]
 8007a5e:	b2da      	uxtb	r2, r3
 8007a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a62:	1c59      	adds	r1, r3, #1
 8007a64:	6279      	str	r1, [r7, #36]	; 0x24
 8007a66:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007a6a:	b2d2      	uxtb	r2, r2
 8007a6c:	701a      	strb	r2, [r3, #0]
 8007a6e:	6a3b      	ldr	r3, [r7, #32]
 8007a70:	09db      	lsrs	r3, r3, #7
 8007a72:	623b      	str	r3, [r7, #32]
 8007a74:	6a3b      	ldr	r3, [r7, #32]
 8007a76:	2b7f      	cmp	r3, #127	; 0x7f
 8007a78:	d8f0      	bhi.n	8007a5c <SEGGER_SYSVIEW_Warn+0x34>
 8007a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a7c:	1c5a      	adds	r2, r3, #1
 8007a7e:	627a      	str	r2, [r7, #36]	; 0x24
 8007a80:	6a3a      	ldr	r2, [r7, #32]
 8007a82:	b2d2      	uxtb	r2, r2
 8007a84:	701a      	strb	r2, [r3, #0]
 8007a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a88:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	61fb      	str	r3, [r7, #28]
 8007a8e:	2300      	movs	r3, #0
 8007a90:	61bb      	str	r3, [r7, #24]
 8007a92:	e00b      	b.n	8007aac <SEGGER_SYSVIEW_Warn+0x84>
 8007a94:	69bb      	ldr	r3, [r7, #24]
 8007a96:	b2da      	uxtb	r2, r3
 8007a98:	69fb      	ldr	r3, [r7, #28]
 8007a9a:	1c59      	adds	r1, r3, #1
 8007a9c:	61f9      	str	r1, [r7, #28]
 8007a9e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8007aa2:	b2d2      	uxtb	r2, r2
 8007aa4:	701a      	strb	r2, [r3, #0]
 8007aa6:	69bb      	ldr	r3, [r7, #24]
 8007aa8:	09db      	lsrs	r3, r3, #7
 8007aaa:	61bb      	str	r3, [r7, #24]
 8007aac:	69bb      	ldr	r3, [r7, #24]
 8007aae:	2b7f      	cmp	r3, #127	; 0x7f
 8007ab0:	d8f0      	bhi.n	8007a94 <SEGGER_SYSVIEW_Warn+0x6c>
 8007ab2:	69fb      	ldr	r3, [r7, #28]
 8007ab4:	1c5a      	adds	r2, r3, #1
 8007ab6:	61fa      	str	r2, [r7, #28]
 8007ab8:	69ba      	ldr	r2, [r7, #24]
 8007aba:	b2d2      	uxtb	r2, r2
 8007abc:	701a      	strb	r2, [r3, #0]
 8007abe:	69fb      	ldr	r3, [r7, #28]
 8007ac0:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8007ac2:	221a      	movs	r2, #26
 8007ac4:	68f9      	ldr	r1, [r7, #12]
 8007ac6:	6938      	ldr	r0, [r7, #16]
 8007ac8:	f7fe fa8e 	bl	8005fe8 <_SendPacket>
  RECORD_END();
 8007acc:	697b      	ldr	r3, [r7, #20]
 8007ace:	f383 8811 	msr	BASEPRI, r3
}
 8007ad2:	bf00      	nop
 8007ad4:	3728      	adds	r7, #40	; 0x28
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	bd80      	pop	{r7, pc}
 8007ada:	bf00      	nop
 8007adc:	2001383c 	.word	0x2001383c

08007ae0 <SEGGER_SYSVIEW_IsStarted>:
*
*  Return value
*      0: Recording not started.
*    > 0: Recording started.
*/
int SEGGER_SYSVIEW_IsStarted(void) {
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
  //
  // Check if host is sending data which needs to be processed.
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8007ae4:	4b13      	ldr	r3, [pc, #76]	; (8007b34 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8007ae6:	7e1b      	ldrb	r3, [r3, #24]
 8007ae8:	4619      	mov	r1, r3
 8007aea:	4a13      	ldr	r2, [pc, #76]	; (8007b38 <SEGGER_SYSVIEW_IsStarted+0x58>)
 8007aec:	460b      	mov	r3, r1
 8007aee:	005b      	lsls	r3, r3, #1
 8007af0:	440b      	add	r3, r1
 8007af2:	00db      	lsls	r3, r3, #3
 8007af4:	4413      	add	r3, r2
 8007af6:	336c      	adds	r3, #108	; 0x6c
 8007af8:	681a      	ldr	r2, [r3, #0]
 8007afa:	4b0e      	ldr	r3, [pc, #56]	; (8007b34 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8007afc:	7e1b      	ldrb	r3, [r3, #24]
 8007afe:	4618      	mov	r0, r3
 8007b00:	490d      	ldr	r1, [pc, #52]	; (8007b38 <SEGGER_SYSVIEW_IsStarted+0x58>)
 8007b02:	4603      	mov	r3, r0
 8007b04:	005b      	lsls	r3, r3, #1
 8007b06:	4403      	add	r3, r0
 8007b08:	00db      	lsls	r3, r3, #3
 8007b0a:	440b      	add	r3, r1
 8007b0c:	3370      	adds	r3, #112	; 0x70
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	429a      	cmp	r2, r3
 8007b12:	d00b      	beq.n	8007b2c <SEGGER_SYSVIEW_IsStarted+0x4c>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8007b14:	4b07      	ldr	r3, [pc, #28]	; (8007b34 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8007b16:	789b      	ldrb	r3, [r3, #2]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d107      	bne.n	8007b2c <SEGGER_SYSVIEW_IsStarted+0x4c>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8007b1c:	4b05      	ldr	r3, [pc, #20]	; (8007b34 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8007b1e:	2201      	movs	r2, #1
 8007b20:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8007b22:	f7fe f97d 	bl	8005e20 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8007b26:	4b03      	ldr	r3, [pc, #12]	; (8007b34 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8007b28:	2200      	movs	r2, #0
 8007b2a:	709a      	strb	r2, [r3, #2]
    }
  }
#endif
  return _SYSVIEW_Globals.EnableState;
 8007b2c:	4b01      	ldr	r3, [pc, #4]	; (8007b34 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8007b2e:	781b      	ldrb	r3, [r3, #0]
}
 8007b30:	4618      	mov	r0, r3
 8007b32:	bd80      	pop	{r7, pc}
 8007b34:	2001380c 	.word	0x2001380c
 8007b38:	20012f4c 	.word	0x20012f4c

08007b3c <_write_r>:
*   Low-level reentrant write function.
*   libc subroutines will use this system routine for output to all files,
*   including stdout.
*   Write data via RTT.
*/
_ssize_t _write_r(struct _reent *r, int file, const void *ptr, size_t len) {
 8007b3c:	b580      	push	{r7, lr}
 8007b3e:	b084      	sub	sp, #16
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	60f8      	str	r0, [r7, #12]
 8007b44:	60b9      	str	r1, [r7, #8]
 8007b46:	607a      	str	r2, [r7, #4]
 8007b48:	603b      	str	r3, [r7, #0]
  (void) file;  /* Not used, avoid warning */
  (void) r;     /* Not used, avoid warning */
  SEGGER_RTT_Write(0, ptr, len);
 8007b4a:	683a      	ldr	r2, [r7, #0]
 8007b4c:	6879      	ldr	r1, [r7, #4]
 8007b4e:	2000      	movs	r0, #0
 8007b50:	f7fe f82a 	bl	8005ba8 <SEGGER_RTT_Write>
  return len;
 8007b54:	683b      	ldr	r3, [r7, #0]
}
 8007b56:	4618      	mov	r0, r3
 8007b58:	3710      	adds	r7, #16
 8007b5a:	46bd      	mov	sp, r7
 8007b5c:	bd80      	pop	{r7, pc}
	...

08007b60 <__errno>:
 8007b60:	4b01      	ldr	r3, [pc, #4]	; (8007b68 <__errno+0x8>)
 8007b62:	6818      	ldr	r0, [r3, #0]
 8007b64:	4770      	bx	lr
 8007b66:	bf00      	nop
 8007b68:	2000001c 	.word	0x2000001c

08007b6c <__libc_init_array>:
 8007b6c:	b570      	push	{r4, r5, r6, lr}
 8007b6e:	4d0d      	ldr	r5, [pc, #52]	; (8007ba4 <__libc_init_array+0x38>)
 8007b70:	4c0d      	ldr	r4, [pc, #52]	; (8007ba8 <__libc_init_array+0x3c>)
 8007b72:	1b64      	subs	r4, r4, r5
 8007b74:	10a4      	asrs	r4, r4, #2
 8007b76:	2600      	movs	r6, #0
 8007b78:	42a6      	cmp	r6, r4
 8007b7a:	d109      	bne.n	8007b90 <__libc_init_array+0x24>
 8007b7c:	4d0b      	ldr	r5, [pc, #44]	; (8007bac <__libc_init_array+0x40>)
 8007b7e:	4c0c      	ldr	r4, [pc, #48]	; (8007bb0 <__libc_init_array+0x44>)
 8007b80:	f001 f830 	bl	8008be4 <_init>
 8007b84:	1b64      	subs	r4, r4, r5
 8007b86:	10a4      	asrs	r4, r4, #2
 8007b88:	2600      	movs	r6, #0
 8007b8a:	42a6      	cmp	r6, r4
 8007b8c:	d105      	bne.n	8007b9a <__libc_init_array+0x2e>
 8007b8e:	bd70      	pop	{r4, r5, r6, pc}
 8007b90:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b94:	4798      	blx	r3
 8007b96:	3601      	adds	r6, #1
 8007b98:	e7ee      	b.n	8007b78 <__libc_init_array+0xc>
 8007b9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b9e:	4798      	blx	r3
 8007ba0:	3601      	adds	r6, #1
 8007ba2:	e7f2      	b.n	8007b8a <__libc_init_array+0x1e>
 8007ba4:	08008e4c 	.word	0x08008e4c
 8007ba8:	08008e4c 	.word	0x08008e4c
 8007bac:	08008e4c 	.word	0x08008e4c
 8007bb0:	08008e50 	.word	0x08008e50

08007bb4 <memcmp>:
 8007bb4:	b510      	push	{r4, lr}
 8007bb6:	3901      	subs	r1, #1
 8007bb8:	4402      	add	r2, r0
 8007bba:	4290      	cmp	r0, r2
 8007bbc:	d101      	bne.n	8007bc2 <memcmp+0xe>
 8007bbe:	2000      	movs	r0, #0
 8007bc0:	e005      	b.n	8007bce <memcmp+0x1a>
 8007bc2:	7803      	ldrb	r3, [r0, #0]
 8007bc4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007bc8:	42a3      	cmp	r3, r4
 8007bca:	d001      	beq.n	8007bd0 <memcmp+0x1c>
 8007bcc:	1b18      	subs	r0, r3, r4
 8007bce:	bd10      	pop	{r4, pc}
 8007bd0:	3001      	adds	r0, #1
 8007bd2:	e7f2      	b.n	8007bba <memcmp+0x6>

08007bd4 <memcpy>:
 8007bd4:	440a      	add	r2, r1
 8007bd6:	4291      	cmp	r1, r2
 8007bd8:	f100 33ff 	add.w	r3, r0, #4294967295
 8007bdc:	d100      	bne.n	8007be0 <memcpy+0xc>
 8007bde:	4770      	bx	lr
 8007be0:	b510      	push	{r4, lr}
 8007be2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007be6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007bea:	4291      	cmp	r1, r2
 8007bec:	d1f9      	bne.n	8007be2 <memcpy+0xe>
 8007bee:	bd10      	pop	{r4, pc}

08007bf0 <memset>:
 8007bf0:	4402      	add	r2, r0
 8007bf2:	4603      	mov	r3, r0
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	d100      	bne.n	8007bfa <memset+0xa>
 8007bf8:	4770      	bx	lr
 8007bfa:	f803 1b01 	strb.w	r1, [r3], #1
 8007bfe:	e7f9      	b.n	8007bf4 <memset+0x4>

08007c00 <iprintf>:
 8007c00:	b40f      	push	{r0, r1, r2, r3}
 8007c02:	4b0a      	ldr	r3, [pc, #40]	; (8007c2c <iprintf+0x2c>)
 8007c04:	b513      	push	{r0, r1, r4, lr}
 8007c06:	681c      	ldr	r4, [r3, #0]
 8007c08:	b124      	cbz	r4, 8007c14 <iprintf+0x14>
 8007c0a:	69a3      	ldr	r3, [r4, #24]
 8007c0c:	b913      	cbnz	r3, 8007c14 <iprintf+0x14>
 8007c0e:	4620      	mov	r0, r4
 8007c10:	f000 fa5e 	bl	80080d0 <__sinit>
 8007c14:	ab05      	add	r3, sp, #20
 8007c16:	9a04      	ldr	r2, [sp, #16]
 8007c18:	68a1      	ldr	r1, [r4, #8]
 8007c1a:	9301      	str	r3, [sp, #4]
 8007c1c:	4620      	mov	r0, r4
 8007c1e:	f000 fc67 	bl	80084f0 <_vfiprintf_r>
 8007c22:	b002      	add	sp, #8
 8007c24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c28:	b004      	add	sp, #16
 8007c2a:	4770      	bx	lr
 8007c2c:	2000001c 	.word	0x2000001c

08007c30 <_puts_r>:
 8007c30:	b570      	push	{r4, r5, r6, lr}
 8007c32:	460e      	mov	r6, r1
 8007c34:	4605      	mov	r5, r0
 8007c36:	b118      	cbz	r0, 8007c40 <_puts_r+0x10>
 8007c38:	6983      	ldr	r3, [r0, #24]
 8007c3a:	b90b      	cbnz	r3, 8007c40 <_puts_r+0x10>
 8007c3c:	f000 fa48 	bl	80080d0 <__sinit>
 8007c40:	69ab      	ldr	r3, [r5, #24]
 8007c42:	68ac      	ldr	r4, [r5, #8]
 8007c44:	b913      	cbnz	r3, 8007c4c <_puts_r+0x1c>
 8007c46:	4628      	mov	r0, r5
 8007c48:	f000 fa42 	bl	80080d0 <__sinit>
 8007c4c:	4b2c      	ldr	r3, [pc, #176]	; (8007d00 <_puts_r+0xd0>)
 8007c4e:	429c      	cmp	r4, r3
 8007c50:	d120      	bne.n	8007c94 <_puts_r+0x64>
 8007c52:	686c      	ldr	r4, [r5, #4]
 8007c54:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007c56:	07db      	lsls	r3, r3, #31
 8007c58:	d405      	bmi.n	8007c66 <_puts_r+0x36>
 8007c5a:	89a3      	ldrh	r3, [r4, #12]
 8007c5c:	0598      	lsls	r0, r3, #22
 8007c5e:	d402      	bmi.n	8007c66 <_puts_r+0x36>
 8007c60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007c62:	f000 fad3 	bl	800820c <__retarget_lock_acquire_recursive>
 8007c66:	89a3      	ldrh	r3, [r4, #12]
 8007c68:	0719      	lsls	r1, r3, #28
 8007c6a:	d51d      	bpl.n	8007ca8 <_puts_r+0x78>
 8007c6c:	6923      	ldr	r3, [r4, #16]
 8007c6e:	b1db      	cbz	r3, 8007ca8 <_puts_r+0x78>
 8007c70:	3e01      	subs	r6, #1
 8007c72:	68a3      	ldr	r3, [r4, #8]
 8007c74:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007c78:	3b01      	subs	r3, #1
 8007c7a:	60a3      	str	r3, [r4, #8]
 8007c7c:	bb39      	cbnz	r1, 8007cce <_puts_r+0x9e>
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	da38      	bge.n	8007cf4 <_puts_r+0xc4>
 8007c82:	4622      	mov	r2, r4
 8007c84:	210a      	movs	r1, #10
 8007c86:	4628      	mov	r0, r5
 8007c88:	f000 f848 	bl	8007d1c <__swbuf_r>
 8007c8c:	3001      	adds	r0, #1
 8007c8e:	d011      	beq.n	8007cb4 <_puts_r+0x84>
 8007c90:	250a      	movs	r5, #10
 8007c92:	e011      	b.n	8007cb8 <_puts_r+0x88>
 8007c94:	4b1b      	ldr	r3, [pc, #108]	; (8007d04 <_puts_r+0xd4>)
 8007c96:	429c      	cmp	r4, r3
 8007c98:	d101      	bne.n	8007c9e <_puts_r+0x6e>
 8007c9a:	68ac      	ldr	r4, [r5, #8]
 8007c9c:	e7da      	b.n	8007c54 <_puts_r+0x24>
 8007c9e:	4b1a      	ldr	r3, [pc, #104]	; (8007d08 <_puts_r+0xd8>)
 8007ca0:	429c      	cmp	r4, r3
 8007ca2:	bf08      	it	eq
 8007ca4:	68ec      	ldreq	r4, [r5, #12]
 8007ca6:	e7d5      	b.n	8007c54 <_puts_r+0x24>
 8007ca8:	4621      	mov	r1, r4
 8007caa:	4628      	mov	r0, r5
 8007cac:	f000 f888 	bl	8007dc0 <__swsetup_r>
 8007cb0:	2800      	cmp	r0, #0
 8007cb2:	d0dd      	beq.n	8007c70 <_puts_r+0x40>
 8007cb4:	f04f 35ff 	mov.w	r5, #4294967295
 8007cb8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007cba:	07da      	lsls	r2, r3, #31
 8007cbc:	d405      	bmi.n	8007cca <_puts_r+0x9a>
 8007cbe:	89a3      	ldrh	r3, [r4, #12]
 8007cc0:	059b      	lsls	r3, r3, #22
 8007cc2:	d402      	bmi.n	8007cca <_puts_r+0x9a>
 8007cc4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007cc6:	f000 faa2 	bl	800820e <__retarget_lock_release_recursive>
 8007cca:	4628      	mov	r0, r5
 8007ccc:	bd70      	pop	{r4, r5, r6, pc}
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	da04      	bge.n	8007cdc <_puts_r+0xac>
 8007cd2:	69a2      	ldr	r2, [r4, #24]
 8007cd4:	429a      	cmp	r2, r3
 8007cd6:	dc06      	bgt.n	8007ce6 <_puts_r+0xb6>
 8007cd8:	290a      	cmp	r1, #10
 8007cda:	d004      	beq.n	8007ce6 <_puts_r+0xb6>
 8007cdc:	6823      	ldr	r3, [r4, #0]
 8007cde:	1c5a      	adds	r2, r3, #1
 8007ce0:	6022      	str	r2, [r4, #0]
 8007ce2:	7019      	strb	r1, [r3, #0]
 8007ce4:	e7c5      	b.n	8007c72 <_puts_r+0x42>
 8007ce6:	4622      	mov	r2, r4
 8007ce8:	4628      	mov	r0, r5
 8007cea:	f000 f817 	bl	8007d1c <__swbuf_r>
 8007cee:	3001      	adds	r0, #1
 8007cf0:	d1bf      	bne.n	8007c72 <_puts_r+0x42>
 8007cf2:	e7df      	b.n	8007cb4 <_puts_r+0x84>
 8007cf4:	6823      	ldr	r3, [r4, #0]
 8007cf6:	250a      	movs	r5, #10
 8007cf8:	1c5a      	adds	r2, r3, #1
 8007cfa:	6022      	str	r2, [r4, #0]
 8007cfc:	701d      	strb	r5, [r3, #0]
 8007cfe:	e7db      	b.n	8007cb8 <_puts_r+0x88>
 8007d00:	08008dd0 	.word	0x08008dd0
 8007d04:	08008df0 	.word	0x08008df0
 8007d08:	08008db0 	.word	0x08008db0

08007d0c <puts>:
 8007d0c:	4b02      	ldr	r3, [pc, #8]	; (8007d18 <puts+0xc>)
 8007d0e:	4601      	mov	r1, r0
 8007d10:	6818      	ldr	r0, [r3, #0]
 8007d12:	f7ff bf8d 	b.w	8007c30 <_puts_r>
 8007d16:	bf00      	nop
 8007d18:	2000001c 	.word	0x2000001c

08007d1c <__swbuf_r>:
 8007d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d1e:	460e      	mov	r6, r1
 8007d20:	4614      	mov	r4, r2
 8007d22:	4605      	mov	r5, r0
 8007d24:	b118      	cbz	r0, 8007d2e <__swbuf_r+0x12>
 8007d26:	6983      	ldr	r3, [r0, #24]
 8007d28:	b90b      	cbnz	r3, 8007d2e <__swbuf_r+0x12>
 8007d2a:	f000 f9d1 	bl	80080d0 <__sinit>
 8007d2e:	4b21      	ldr	r3, [pc, #132]	; (8007db4 <__swbuf_r+0x98>)
 8007d30:	429c      	cmp	r4, r3
 8007d32:	d12b      	bne.n	8007d8c <__swbuf_r+0x70>
 8007d34:	686c      	ldr	r4, [r5, #4]
 8007d36:	69a3      	ldr	r3, [r4, #24]
 8007d38:	60a3      	str	r3, [r4, #8]
 8007d3a:	89a3      	ldrh	r3, [r4, #12]
 8007d3c:	071a      	lsls	r2, r3, #28
 8007d3e:	d52f      	bpl.n	8007da0 <__swbuf_r+0x84>
 8007d40:	6923      	ldr	r3, [r4, #16]
 8007d42:	b36b      	cbz	r3, 8007da0 <__swbuf_r+0x84>
 8007d44:	6923      	ldr	r3, [r4, #16]
 8007d46:	6820      	ldr	r0, [r4, #0]
 8007d48:	1ac0      	subs	r0, r0, r3
 8007d4a:	6963      	ldr	r3, [r4, #20]
 8007d4c:	b2f6      	uxtb	r6, r6
 8007d4e:	4283      	cmp	r3, r0
 8007d50:	4637      	mov	r7, r6
 8007d52:	dc04      	bgt.n	8007d5e <__swbuf_r+0x42>
 8007d54:	4621      	mov	r1, r4
 8007d56:	4628      	mov	r0, r5
 8007d58:	f000 f926 	bl	8007fa8 <_fflush_r>
 8007d5c:	bb30      	cbnz	r0, 8007dac <__swbuf_r+0x90>
 8007d5e:	68a3      	ldr	r3, [r4, #8]
 8007d60:	3b01      	subs	r3, #1
 8007d62:	60a3      	str	r3, [r4, #8]
 8007d64:	6823      	ldr	r3, [r4, #0]
 8007d66:	1c5a      	adds	r2, r3, #1
 8007d68:	6022      	str	r2, [r4, #0]
 8007d6a:	701e      	strb	r6, [r3, #0]
 8007d6c:	6963      	ldr	r3, [r4, #20]
 8007d6e:	3001      	adds	r0, #1
 8007d70:	4283      	cmp	r3, r0
 8007d72:	d004      	beq.n	8007d7e <__swbuf_r+0x62>
 8007d74:	89a3      	ldrh	r3, [r4, #12]
 8007d76:	07db      	lsls	r3, r3, #31
 8007d78:	d506      	bpl.n	8007d88 <__swbuf_r+0x6c>
 8007d7a:	2e0a      	cmp	r6, #10
 8007d7c:	d104      	bne.n	8007d88 <__swbuf_r+0x6c>
 8007d7e:	4621      	mov	r1, r4
 8007d80:	4628      	mov	r0, r5
 8007d82:	f000 f911 	bl	8007fa8 <_fflush_r>
 8007d86:	b988      	cbnz	r0, 8007dac <__swbuf_r+0x90>
 8007d88:	4638      	mov	r0, r7
 8007d8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d8c:	4b0a      	ldr	r3, [pc, #40]	; (8007db8 <__swbuf_r+0x9c>)
 8007d8e:	429c      	cmp	r4, r3
 8007d90:	d101      	bne.n	8007d96 <__swbuf_r+0x7a>
 8007d92:	68ac      	ldr	r4, [r5, #8]
 8007d94:	e7cf      	b.n	8007d36 <__swbuf_r+0x1a>
 8007d96:	4b09      	ldr	r3, [pc, #36]	; (8007dbc <__swbuf_r+0xa0>)
 8007d98:	429c      	cmp	r4, r3
 8007d9a:	bf08      	it	eq
 8007d9c:	68ec      	ldreq	r4, [r5, #12]
 8007d9e:	e7ca      	b.n	8007d36 <__swbuf_r+0x1a>
 8007da0:	4621      	mov	r1, r4
 8007da2:	4628      	mov	r0, r5
 8007da4:	f000 f80c 	bl	8007dc0 <__swsetup_r>
 8007da8:	2800      	cmp	r0, #0
 8007daa:	d0cb      	beq.n	8007d44 <__swbuf_r+0x28>
 8007dac:	f04f 37ff 	mov.w	r7, #4294967295
 8007db0:	e7ea      	b.n	8007d88 <__swbuf_r+0x6c>
 8007db2:	bf00      	nop
 8007db4:	08008dd0 	.word	0x08008dd0
 8007db8:	08008df0 	.word	0x08008df0
 8007dbc:	08008db0 	.word	0x08008db0

08007dc0 <__swsetup_r>:
 8007dc0:	4b32      	ldr	r3, [pc, #200]	; (8007e8c <__swsetup_r+0xcc>)
 8007dc2:	b570      	push	{r4, r5, r6, lr}
 8007dc4:	681d      	ldr	r5, [r3, #0]
 8007dc6:	4606      	mov	r6, r0
 8007dc8:	460c      	mov	r4, r1
 8007dca:	b125      	cbz	r5, 8007dd6 <__swsetup_r+0x16>
 8007dcc:	69ab      	ldr	r3, [r5, #24]
 8007dce:	b913      	cbnz	r3, 8007dd6 <__swsetup_r+0x16>
 8007dd0:	4628      	mov	r0, r5
 8007dd2:	f000 f97d 	bl	80080d0 <__sinit>
 8007dd6:	4b2e      	ldr	r3, [pc, #184]	; (8007e90 <__swsetup_r+0xd0>)
 8007dd8:	429c      	cmp	r4, r3
 8007dda:	d10f      	bne.n	8007dfc <__swsetup_r+0x3c>
 8007ddc:	686c      	ldr	r4, [r5, #4]
 8007dde:	89a3      	ldrh	r3, [r4, #12]
 8007de0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007de4:	0719      	lsls	r1, r3, #28
 8007de6:	d42c      	bmi.n	8007e42 <__swsetup_r+0x82>
 8007de8:	06dd      	lsls	r5, r3, #27
 8007dea:	d411      	bmi.n	8007e10 <__swsetup_r+0x50>
 8007dec:	2309      	movs	r3, #9
 8007dee:	6033      	str	r3, [r6, #0]
 8007df0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007df4:	81a3      	strh	r3, [r4, #12]
 8007df6:	f04f 30ff 	mov.w	r0, #4294967295
 8007dfa:	e03e      	b.n	8007e7a <__swsetup_r+0xba>
 8007dfc:	4b25      	ldr	r3, [pc, #148]	; (8007e94 <__swsetup_r+0xd4>)
 8007dfe:	429c      	cmp	r4, r3
 8007e00:	d101      	bne.n	8007e06 <__swsetup_r+0x46>
 8007e02:	68ac      	ldr	r4, [r5, #8]
 8007e04:	e7eb      	b.n	8007dde <__swsetup_r+0x1e>
 8007e06:	4b24      	ldr	r3, [pc, #144]	; (8007e98 <__swsetup_r+0xd8>)
 8007e08:	429c      	cmp	r4, r3
 8007e0a:	bf08      	it	eq
 8007e0c:	68ec      	ldreq	r4, [r5, #12]
 8007e0e:	e7e6      	b.n	8007dde <__swsetup_r+0x1e>
 8007e10:	0758      	lsls	r0, r3, #29
 8007e12:	d512      	bpl.n	8007e3a <__swsetup_r+0x7a>
 8007e14:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007e16:	b141      	cbz	r1, 8007e2a <__swsetup_r+0x6a>
 8007e18:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007e1c:	4299      	cmp	r1, r3
 8007e1e:	d002      	beq.n	8007e26 <__swsetup_r+0x66>
 8007e20:	4630      	mov	r0, r6
 8007e22:	f000 fa5b 	bl	80082dc <_free_r>
 8007e26:	2300      	movs	r3, #0
 8007e28:	6363      	str	r3, [r4, #52]	; 0x34
 8007e2a:	89a3      	ldrh	r3, [r4, #12]
 8007e2c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007e30:	81a3      	strh	r3, [r4, #12]
 8007e32:	2300      	movs	r3, #0
 8007e34:	6063      	str	r3, [r4, #4]
 8007e36:	6923      	ldr	r3, [r4, #16]
 8007e38:	6023      	str	r3, [r4, #0]
 8007e3a:	89a3      	ldrh	r3, [r4, #12]
 8007e3c:	f043 0308 	orr.w	r3, r3, #8
 8007e40:	81a3      	strh	r3, [r4, #12]
 8007e42:	6923      	ldr	r3, [r4, #16]
 8007e44:	b94b      	cbnz	r3, 8007e5a <__swsetup_r+0x9a>
 8007e46:	89a3      	ldrh	r3, [r4, #12]
 8007e48:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007e4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007e50:	d003      	beq.n	8007e5a <__swsetup_r+0x9a>
 8007e52:	4621      	mov	r1, r4
 8007e54:	4630      	mov	r0, r6
 8007e56:	f000 fa01 	bl	800825c <__smakebuf_r>
 8007e5a:	89a0      	ldrh	r0, [r4, #12]
 8007e5c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007e60:	f010 0301 	ands.w	r3, r0, #1
 8007e64:	d00a      	beq.n	8007e7c <__swsetup_r+0xbc>
 8007e66:	2300      	movs	r3, #0
 8007e68:	60a3      	str	r3, [r4, #8]
 8007e6a:	6963      	ldr	r3, [r4, #20]
 8007e6c:	425b      	negs	r3, r3
 8007e6e:	61a3      	str	r3, [r4, #24]
 8007e70:	6923      	ldr	r3, [r4, #16]
 8007e72:	b943      	cbnz	r3, 8007e86 <__swsetup_r+0xc6>
 8007e74:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007e78:	d1ba      	bne.n	8007df0 <__swsetup_r+0x30>
 8007e7a:	bd70      	pop	{r4, r5, r6, pc}
 8007e7c:	0781      	lsls	r1, r0, #30
 8007e7e:	bf58      	it	pl
 8007e80:	6963      	ldrpl	r3, [r4, #20]
 8007e82:	60a3      	str	r3, [r4, #8]
 8007e84:	e7f4      	b.n	8007e70 <__swsetup_r+0xb0>
 8007e86:	2000      	movs	r0, #0
 8007e88:	e7f7      	b.n	8007e7a <__swsetup_r+0xba>
 8007e8a:	bf00      	nop
 8007e8c:	2000001c 	.word	0x2000001c
 8007e90:	08008dd0 	.word	0x08008dd0
 8007e94:	08008df0 	.word	0x08008df0
 8007e98:	08008db0 	.word	0x08008db0

08007e9c <__sflush_r>:
 8007e9c:	898a      	ldrh	r2, [r1, #12]
 8007e9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ea2:	4605      	mov	r5, r0
 8007ea4:	0710      	lsls	r0, r2, #28
 8007ea6:	460c      	mov	r4, r1
 8007ea8:	d458      	bmi.n	8007f5c <__sflush_r+0xc0>
 8007eaa:	684b      	ldr	r3, [r1, #4]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	dc05      	bgt.n	8007ebc <__sflush_r+0x20>
 8007eb0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	dc02      	bgt.n	8007ebc <__sflush_r+0x20>
 8007eb6:	2000      	movs	r0, #0
 8007eb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ebc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007ebe:	2e00      	cmp	r6, #0
 8007ec0:	d0f9      	beq.n	8007eb6 <__sflush_r+0x1a>
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007ec8:	682f      	ldr	r7, [r5, #0]
 8007eca:	602b      	str	r3, [r5, #0]
 8007ecc:	d032      	beq.n	8007f34 <__sflush_r+0x98>
 8007ece:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007ed0:	89a3      	ldrh	r3, [r4, #12]
 8007ed2:	075a      	lsls	r2, r3, #29
 8007ed4:	d505      	bpl.n	8007ee2 <__sflush_r+0x46>
 8007ed6:	6863      	ldr	r3, [r4, #4]
 8007ed8:	1ac0      	subs	r0, r0, r3
 8007eda:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007edc:	b10b      	cbz	r3, 8007ee2 <__sflush_r+0x46>
 8007ede:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007ee0:	1ac0      	subs	r0, r0, r3
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	4602      	mov	r2, r0
 8007ee6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007ee8:	6a21      	ldr	r1, [r4, #32]
 8007eea:	4628      	mov	r0, r5
 8007eec:	47b0      	blx	r6
 8007eee:	1c43      	adds	r3, r0, #1
 8007ef0:	89a3      	ldrh	r3, [r4, #12]
 8007ef2:	d106      	bne.n	8007f02 <__sflush_r+0x66>
 8007ef4:	6829      	ldr	r1, [r5, #0]
 8007ef6:	291d      	cmp	r1, #29
 8007ef8:	d82c      	bhi.n	8007f54 <__sflush_r+0xb8>
 8007efa:	4a2a      	ldr	r2, [pc, #168]	; (8007fa4 <__sflush_r+0x108>)
 8007efc:	40ca      	lsrs	r2, r1
 8007efe:	07d6      	lsls	r6, r2, #31
 8007f00:	d528      	bpl.n	8007f54 <__sflush_r+0xb8>
 8007f02:	2200      	movs	r2, #0
 8007f04:	6062      	str	r2, [r4, #4]
 8007f06:	04d9      	lsls	r1, r3, #19
 8007f08:	6922      	ldr	r2, [r4, #16]
 8007f0a:	6022      	str	r2, [r4, #0]
 8007f0c:	d504      	bpl.n	8007f18 <__sflush_r+0x7c>
 8007f0e:	1c42      	adds	r2, r0, #1
 8007f10:	d101      	bne.n	8007f16 <__sflush_r+0x7a>
 8007f12:	682b      	ldr	r3, [r5, #0]
 8007f14:	b903      	cbnz	r3, 8007f18 <__sflush_r+0x7c>
 8007f16:	6560      	str	r0, [r4, #84]	; 0x54
 8007f18:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007f1a:	602f      	str	r7, [r5, #0]
 8007f1c:	2900      	cmp	r1, #0
 8007f1e:	d0ca      	beq.n	8007eb6 <__sflush_r+0x1a>
 8007f20:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007f24:	4299      	cmp	r1, r3
 8007f26:	d002      	beq.n	8007f2e <__sflush_r+0x92>
 8007f28:	4628      	mov	r0, r5
 8007f2a:	f000 f9d7 	bl	80082dc <_free_r>
 8007f2e:	2000      	movs	r0, #0
 8007f30:	6360      	str	r0, [r4, #52]	; 0x34
 8007f32:	e7c1      	b.n	8007eb8 <__sflush_r+0x1c>
 8007f34:	6a21      	ldr	r1, [r4, #32]
 8007f36:	2301      	movs	r3, #1
 8007f38:	4628      	mov	r0, r5
 8007f3a:	47b0      	blx	r6
 8007f3c:	1c41      	adds	r1, r0, #1
 8007f3e:	d1c7      	bne.n	8007ed0 <__sflush_r+0x34>
 8007f40:	682b      	ldr	r3, [r5, #0]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d0c4      	beq.n	8007ed0 <__sflush_r+0x34>
 8007f46:	2b1d      	cmp	r3, #29
 8007f48:	d001      	beq.n	8007f4e <__sflush_r+0xb2>
 8007f4a:	2b16      	cmp	r3, #22
 8007f4c:	d101      	bne.n	8007f52 <__sflush_r+0xb6>
 8007f4e:	602f      	str	r7, [r5, #0]
 8007f50:	e7b1      	b.n	8007eb6 <__sflush_r+0x1a>
 8007f52:	89a3      	ldrh	r3, [r4, #12]
 8007f54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f58:	81a3      	strh	r3, [r4, #12]
 8007f5a:	e7ad      	b.n	8007eb8 <__sflush_r+0x1c>
 8007f5c:	690f      	ldr	r7, [r1, #16]
 8007f5e:	2f00      	cmp	r7, #0
 8007f60:	d0a9      	beq.n	8007eb6 <__sflush_r+0x1a>
 8007f62:	0793      	lsls	r3, r2, #30
 8007f64:	680e      	ldr	r6, [r1, #0]
 8007f66:	bf08      	it	eq
 8007f68:	694b      	ldreq	r3, [r1, #20]
 8007f6a:	600f      	str	r7, [r1, #0]
 8007f6c:	bf18      	it	ne
 8007f6e:	2300      	movne	r3, #0
 8007f70:	eba6 0807 	sub.w	r8, r6, r7
 8007f74:	608b      	str	r3, [r1, #8]
 8007f76:	f1b8 0f00 	cmp.w	r8, #0
 8007f7a:	dd9c      	ble.n	8007eb6 <__sflush_r+0x1a>
 8007f7c:	6a21      	ldr	r1, [r4, #32]
 8007f7e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007f80:	4643      	mov	r3, r8
 8007f82:	463a      	mov	r2, r7
 8007f84:	4628      	mov	r0, r5
 8007f86:	47b0      	blx	r6
 8007f88:	2800      	cmp	r0, #0
 8007f8a:	dc06      	bgt.n	8007f9a <__sflush_r+0xfe>
 8007f8c:	89a3      	ldrh	r3, [r4, #12]
 8007f8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f92:	81a3      	strh	r3, [r4, #12]
 8007f94:	f04f 30ff 	mov.w	r0, #4294967295
 8007f98:	e78e      	b.n	8007eb8 <__sflush_r+0x1c>
 8007f9a:	4407      	add	r7, r0
 8007f9c:	eba8 0800 	sub.w	r8, r8, r0
 8007fa0:	e7e9      	b.n	8007f76 <__sflush_r+0xda>
 8007fa2:	bf00      	nop
 8007fa4:	20400001 	.word	0x20400001

08007fa8 <_fflush_r>:
 8007fa8:	b538      	push	{r3, r4, r5, lr}
 8007faa:	690b      	ldr	r3, [r1, #16]
 8007fac:	4605      	mov	r5, r0
 8007fae:	460c      	mov	r4, r1
 8007fb0:	b913      	cbnz	r3, 8007fb8 <_fflush_r+0x10>
 8007fb2:	2500      	movs	r5, #0
 8007fb4:	4628      	mov	r0, r5
 8007fb6:	bd38      	pop	{r3, r4, r5, pc}
 8007fb8:	b118      	cbz	r0, 8007fc2 <_fflush_r+0x1a>
 8007fba:	6983      	ldr	r3, [r0, #24]
 8007fbc:	b90b      	cbnz	r3, 8007fc2 <_fflush_r+0x1a>
 8007fbe:	f000 f887 	bl	80080d0 <__sinit>
 8007fc2:	4b14      	ldr	r3, [pc, #80]	; (8008014 <_fflush_r+0x6c>)
 8007fc4:	429c      	cmp	r4, r3
 8007fc6:	d11b      	bne.n	8008000 <_fflush_r+0x58>
 8007fc8:	686c      	ldr	r4, [r5, #4]
 8007fca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d0ef      	beq.n	8007fb2 <_fflush_r+0xa>
 8007fd2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007fd4:	07d0      	lsls	r0, r2, #31
 8007fd6:	d404      	bmi.n	8007fe2 <_fflush_r+0x3a>
 8007fd8:	0599      	lsls	r1, r3, #22
 8007fda:	d402      	bmi.n	8007fe2 <_fflush_r+0x3a>
 8007fdc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007fde:	f000 f915 	bl	800820c <__retarget_lock_acquire_recursive>
 8007fe2:	4628      	mov	r0, r5
 8007fe4:	4621      	mov	r1, r4
 8007fe6:	f7ff ff59 	bl	8007e9c <__sflush_r>
 8007fea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007fec:	07da      	lsls	r2, r3, #31
 8007fee:	4605      	mov	r5, r0
 8007ff0:	d4e0      	bmi.n	8007fb4 <_fflush_r+0xc>
 8007ff2:	89a3      	ldrh	r3, [r4, #12]
 8007ff4:	059b      	lsls	r3, r3, #22
 8007ff6:	d4dd      	bmi.n	8007fb4 <_fflush_r+0xc>
 8007ff8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007ffa:	f000 f908 	bl	800820e <__retarget_lock_release_recursive>
 8007ffe:	e7d9      	b.n	8007fb4 <_fflush_r+0xc>
 8008000:	4b05      	ldr	r3, [pc, #20]	; (8008018 <_fflush_r+0x70>)
 8008002:	429c      	cmp	r4, r3
 8008004:	d101      	bne.n	800800a <_fflush_r+0x62>
 8008006:	68ac      	ldr	r4, [r5, #8]
 8008008:	e7df      	b.n	8007fca <_fflush_r+0x22>
 800800a:	4b04      	ldr	r3, [pc, #16]	; (800801c <_fflush_r+0x74>)
 800800c:	429c      	cmp	r4, r3
 800800e:	bf08      	it	eq
 8008010:	68ec      	ldreq	r4, [r5, #12]
 8008012:	e7da      	b.n	8007fca <_fflush_r+0x22>
 8008014:	08008dd0 	.word	0x08008dd0
 8008018:	08008df0 	.word	0x08008df0
 800801c:	08008db0 	.word	0x08008db0

08008020 <std>:
 8008020:	2300      	movs	r3, #0
 8008022:	b510      	push	{r4, lr}
 8008024:	4604      	mov	r4, r0
 8008026:	e9c0 3300 	strd	r3, r3, [r0]
 800802a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800802e:	6083      	str	r3, [r0, #8]
 8008030:	8181      	strh	r1, [r0, #12]
 8008032:	6643      	str	r3, [r0, #100]	; 0x64
 8008034:	81c2      	strh	r2, [r0, #14]
 8008036:	6183      	str	r3, [r0, #24]
 8008038:	4619      	mov	r1, r3
 800803a:	2208      	movs	r2, #8
 800803c:	305c      	adds	r0, #92	; 0x5c
 800803e:	f7ff fdd7 	bl	8007bf0 <memset>
 8008042:	4b05      	ldr	r3, [pc, #20]	; (8008058 <std+0x38>)
 8008044:	6263      	str	r3, [r4, #36]	; 0x24
 8008046:	4b05      	ldr	r3, [pc, #20]	; (800805c <std+0x3c>)
 8008048:	62a3      	str	r3, [r4, #40]	; 0x28
 800804a:	4b05      	ldr	r3, [pc, #20]	; (8008060 <std+0x40>)
 800804c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800804e:	4b05      	ldr	r3, [pc, #20]	; (8008064 <std+0x44>)
 8008050:	6224      	str	r4, [r4, #32]
 8008052:	6323      	str	r3, [r4, #48]	; 0x30
 8008054:	bd10      	pop	{r4, pc}
 8008056:	bf00      	nop
 8008058:	08008a99 	.word	0x08008a99
 800805c:	08008abb 	.word	0x08008abb
 8008060:	08008af3 	.word	0x08008af3
 8008064:	08008b17 	.word	0x08008b17

08008068 <_cleanup_r>:
 8008068:	4901      	ldr	r1, [pc, #4]	; (8008070 <_cleanup_r+0x8>)
 800806a:	f000 b8af 	b.w	80081cc <_fwalk_reent>
 800806e:	bf00      	nop
 8008070:	08007fa9 	.word	0x08007fa9

08008074 <__sfmoreglue>:
 8008074:	b570      	push	{r4, r5, r6, lr}
 8008076:	2268      	movs	r2, #104	; 0x68
 8008078:	1e4d      	subs	r5, r1, #1
 800807a:	4355      	muls	r5, r2
 800807c:	460e      	mov	r6, r1
 800807e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008082:	f000 f997 	bl	80083b4 <_malloc_r>
 8008086:	4604      	mov	r4, r0
 8008088:	b140      	cbz	r0, 800809c <__sfmoreglue+0x28>
 800808a:	2100      	movs	r1, #0
 800808c:	e9c0 1600 	strd	r1, r6, [r0]
 8008090:	300c      	adds	r0, #12
 8008092:	60a0      	str	r0, [r4, #8]
 8008094:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008098:	f7ff fdaa 	bl	8007bf0 <memset>
 800809c:	4620      	mov	r0, r4
 800809e:	bd70      	pop	{r4, r5, r6, pc}

080080a0 <__sfp_lock_acquire>:
 80080a0:	4801      	ldr	r0, [pc, #4]	; (80080a8 <__sfp_lock_acquire+0x8>)
 80080a2:	f000 b8b3 	b.w	800820c <__retarget_lock_acquire_recursive>
 80080a6:	bf00      	nop
 80080a8:	20013920 	.word	0x20013920

080080ac <__sfp_lock_release>:
 80080ac:	4801      	ldr	r0, [pc, #4]	; (80080b4 <__sfp_lock_release+0x8>)
 80080ae:	f000 b8ae 	b.w	800820e <__retarget_lock_release_recursive>
 80080b2:	bf00      	nop
 80080b4:	20013920 	.word	0x20013920

080080b8 <__sinit_lock_acquire>:
 80080b8:	4801      	ldr	r0, [pc, #4]	; (80080c0 <__sinit_lock_acquire+0x8>)
 80080ba:	f000 b8a7 	b.w	800820c <__retarget_lock_acquire_recursive>
 80080be:	bf00      	nop
 80080c0:	20013921 	.word	0x20013921

080080c4 <__sinit_lock_release>:
 80080c4:	4801      	ldr	r0, [pc, #4]	; (80080cc <__sinit_lock_release+0x8>)
 80080c6:	f000 b8a2 	b.w	800820e <__retarget_lock_release_recursive>
 80080ca:	bf00      	nop
 80080cc:	20013921 	.word	0x20013921

080080d0 <__sinit>:
 80080d0:	b510      	push	{r4, lr}
 80080d2:	4604      	mov	r4, r0
 80080d4:	f7ff fff0 	bl	80080b8 <__sinit_lock_acquire>
 80080d8:	69a3      	ldr	r3, [r4, #24]
 80080da:	b11b      	cbz	r3, 80080e4 <__sinit+0x14>
 80080dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80080e0:	f7ff bff0 	b.w	80080c4 <__sinit_lock_release>
 80080e4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80080e8:	6523      	str	r3, [r4, #80]	; 0x50
 80080ea:	4b13      	ldr	r3, [pc, #76]	; (8008138 <__sinit+0x68>)
 80080ec:	4a13      	ldr	r2, [pc, #76]	; (800813c <__sinit+0x6c>)
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	62a2      	str	r2, [r4, #40]	; 0x28
 80080f2:	42a3      	cmp	r3, r4
 80080f4:	bf04      	itt	eq
 80080f6:	2301      	moveq	r3, #1
 80080f8:	61a3      	streq	r3, [r4, #24]
 80080fa:	4620      	mov	r0, r4
 80080fc:	f000 f820 	bl	8008140 <__sfp>
 8008100:	6060      	str	r0, [r4, #4]
 8008102:	4620      	mov	r0, r4
 8008104:	f000 f81c 	bl	8008140 <__sfp>
 8008108:	60a0      	str	r0, [r4, #8]
 800810a:	4620      	mov	r0, r4
 800810c:	f000 f818 	bl	8008140 <__sfp>
 8008110:	2200      	movs	r2, #0
 8008112:	60e0      	str	r0, [r4, #12]
 8008114:	2104      	movs	r1, #4
 8008116:	6860      	ldr	r0, [r4, #4]
 8008118:	f7ff ff82 	bl	8008020 <std>
 800811c:	68a0      	ldr	r0, [r4, #8]
 800811e:	2201      	movs	r2, #1
 8008120:	2109      	movs	r1, #9
 8008122:	f7ff ff7d 	bl	8008020 <std>
 8008126:	68e0      	ldr	r0, [r4, #12]
 8008128:	2202      	movs	r2, #2
 800812a:	2112      	movs	r1, #18
 800812c:	f7ff ff78 	bl	8008020 <std>
 8008130:	2301      	movs	r3, #1
 8008132:	61a3      	str	r3, [r4, #24]
 8008134:	e7d2      	b.n	80080dc <__sinit+0xc>
 8008136:	bf00      	nop
 8008138:	08008dac 	.word	0x08008dac
 800813c:	08008069 	.word	0x08008069

08008140 <__sfp>:
 8008140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008142:	4607      	mov	r7, r0
 8008144:	f7ff ffac 	bl	80080a0 <__sfp_lock_acquire>
 8008148:	4b1e      	ldr	r3, [pc, #120]	; (80081c4 <__sfp+0x84>)
 800814a:	681e      	ldr	r6, [r3, #0]
 800814c:	69b3      	ldr	r3, [r6, #24]
 800814e:	b913      	cbnz	r3, 8008156 <__sfp+0x16>
 8008150:	4630      	mov	r0, r6
 8008152:	f7ff ffbd 	bl	80080d0 <__sinit>
 8008156:	3648      	adds	r6, #72	; 0x48
 8008158:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800815c:	3b01      	subs	r3, #1
 800815e:	d503      	bpl.n	8008168 <__sfp+0x28>
 8008160:	6833      	ldr	r3, [r6, #0]
 8008162:	b30b      	cbz	r3, 80081a8 <__sfp+0x68>
 8008164:	6836      	ldr	r6, [r6, #0]
 8008166:	e7f7      	b.n	8008158 <__sfp+0x18>
 8008168:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800816c:	b9d5      	cbnz	r5, 80081a4 <__sfp+0x64>
 800816e:	4b16      	ldr	r3, [pc, #88]	; (80081c8 <__sfp+0x88>)
 8008170:	60e3      	str	r3, [r4, #12]
 8008172:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008176:	6665      	str	r5, [r4, #100]	; 0x64
 8008178:	f000 f847 	bl	800820a <__retarget_lock_init_recursive>
 800817c:	f7ff ff96 	bl	80080ac <__sfp_lock_release>
 8008180:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008184:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008188:	6025      	str	r5, [r4, #0]
 800818a:	61a5      	str	r5, [r4, #24]
 800818c:	2208      	movs	r2, #8
 800818e:	4629      	mov	r1, r5
 8008190:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008194:	f7ff fd2c 	bl	8007bf0 <memset>
 8008198:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800819c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80081a0:	4620      	mov	r0, r4
 80081a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80081a4:	3468      	adds	r4, #104	; 0x68
 80081a6:	e7d9      	b.n	800815c <__sfp+0x1c>
 80081a8:	2104      	movs	r1, #4
 80081aa:	4638      	mov	r0, r7
 80081ac:	f7ff ff62 	bl	8008074 <__sfmoreglue>
 80081b0:	4604      	mov	r4, r0
 80081b2:	6030      	str	r0, [r6, #0]
 80081b4:	2800      	cmp	r0, #0
 80081b6:	d1d5      	bne.n	8008164 <__sfp+0x24>
 80081b8:	f7ff ff78 	bl	80080ac <__sfp_lock_release>
 80081bc:	230c      	movs	r3, #12
 80081be:	603b      	str	r3, [r7, #0]
 80081c0:	e7ee      	b.n	80081a0 <__sfp+0x60>
 80081c2:	bf00      	nop
 80081c4:	08008dac 	.word	0x08008dac
 80081c8:	ffff0001 	.word	0xffff0001

080081cc <_fwalk_reent>:
 80081cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081d0:	4606      	mov	r6, r0
 80081d2:	4688      	mov	r8, r1
 80081d4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80081d8:	2700      	movs	r7, #0
 80081da:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80081de:	f1b9 0901 	subs.w	r9, r9, #1
 80081e2:	d505      	bpl.n	80081f0 <_fwalk_reent+0x24>
 80081e4:	6824      	ldr	r4, [r4, #0]
 80081e6:	2c00      	cmp	r4, #0
 80081e8:	d1f7      	bne.n	80081da <_fwalk_reent+0xe>
 80081ea:	4638      	mov	r0, r7
 80081ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80081f0:	89ab      	ldrh	r3, [r5, #12]
 80081f2:	2b01      	cmp	r3, #1
 80081f4:	d907      	bls.n	8008206 <_fwalk_reent+0x3a>
 80081f6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80081fa:	3301      	adds	r3, #1
 80081fc:	d003      	beq.n	8008206 <_fwalk_reent+0x3a>
 80081fe:	4629      	mov	r1, r5
 8008200:	4630      	mov	r0, r6
 8008202:	47c0      	blx	r8
 8008204:	4307      	orrs	r7, r0
 8008206:	3568      	adds	r5, #104	; 0x68
 8008208:	e7e9      	b.n	80081de <_fwalk_reent+0x12>

0800820a <__retarget_lock_init_recursive>:
 800820a:	4770      	bx	lr

0800820c <__retarget_lock_acquire_recursive>:
 800820c:	4770      	bx	lr

0800820e <__retarget_lock_release_recursive>:
 800820e:	4770      	bx	lr

08008210 <__swhatbuf_r>:
 8008210:	b570      	push	{r4, r5, r6, lr}
 8008212:	460e      	mov	r6, r1
 8008214:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008218:	2900      	cmp	r1, #0
 800821a:	b096      	sub	sp, #88	; 0x58
 800821c:	4614      	mov	r4, r2
 800821e:	461d      	mov	r5, r3
 8008220:	da08      	bge.n	8008234 <__swhatbuf_r+0x24>
 8008222:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008226:	2200      	movs	r2, #0
 8008228:	602a      	str	r2, [r5, #0]
 800822a:	061a      	lsls	r2, r3, #24
 800822c:	d410      	bmi.n	8008250 <__swhatbuf_r+0x40>
 800822e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008232:	e00e      	b.n	8008252 <__swhatbuf_r+0x42>
 8008234:	466a      	mov	r2, sp
 8008236:	f000 fc83 	bl	8008b40 <_fstat_r>
 800823a:	2800      	cmp	r0, #0
 800823c:	dbf1      	blt.n	8008222 <__swhatbuf_r+0x12>
 800823e:	9a01      	ldr	r2, [sp, #4]
 8008240:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008244:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008248:	425a      	negs	r2, r3
 800824a:	415a      	adcs	r2, r3
 800824c:	602a      	str	r2, [r5, #0]
 800824e:	e7ee      	b.n	800822e <__swhatbuf_r+0x1e>
 8008250:	2340      	movs	r3, #64	; 0x40
 8008252:	2000      	movs	r0, #0
 8008254:	6023      	str	r3, [r4, #0]
 8008256:	b016      	add	sp, #88	; 0x58
 8008258:	bd70      	pop	{r4, r5, r6, pc}
	...

0800825c <__smakebuf_r>:
 800825c:	898b      	ldrh	r3, [r1, #12]
 800825e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008260:	079d      	lsls	r5, r3, #30
 8008262:	4606      	mov	r6, r0
 8008264:	460c      	mov	r4, r1
 8008266:	d507      	bpl.n	8008278 <__smakebuf_r+0x1c>
 8008268:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800826c:	6023      	str	r3, [r4, #0]
 800826e:	6123      	str	r3, [r4, #16]
 8008270:	2301      	movs	r3, #1
 8008272:	6163      	str	r3, [r4, #20]
 8008274:	b002      	add	sp, #8
 8008276:	bd70      	pop	{r4, r5, r6, pc}
 8008278:	ab01      	add	r3, sp, #4
 800827a:	466a      	mov	r2, sp
 800827c:	f7ff ffc8 	bl	8008210 <__swhatbuf_r>
 8008280:	9900      	ldr	r1, [sp, #0]
 8008282:	4605      	mov	r5, r0
 8008284:	4630      	mov	r0, r6
 8008286:	f000 f895 	bl	80083b4 <_malloc_r>
 800828a:	b948      	cbnz	r0, 80082a0 <__smakebuf_r+0x44>
 800828c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008290:	059a      	lsls	r2, r3, #22
 8008292:	d4ef      	bmi.n	8008274 <__smakebuf_r+0x18>
 8008294:	f023 0303 	bic.w	r3, r3, #3
 8008298:	f043 0302 	orr.w	r3, r3, #2
 800829c:	81a3      	strh	r3, [r4, #12]
 800829e:	e7e3      	b.n	8008268 <__smakebuf_r+0xc>
 80082a0:	4b0d      	ldr	r3, [pc, #52]	; (80082d8 <__smakebuf_r+0x7c>)
 80082a2:	62b3      	str	r3, [r6, #40]	; 0x28
 80082a4:	89a3      	ldrh	r3, [r4, #12]
 80082a6:	6020      	str	r0, [r4, #0]
 80082a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80082ac:	81a3      	strh	r3, [r4, #12]
 80082ae:	9b00      	ldr	r3, [sp, #0]
 80082b0:	6163      	str	r3, [r4, #20]
 80082b2:	9b01      	ldr	r3, [sp, #4]
 80082b4:	6120      	str	r0, [r4, #16]
 80082b6:	b15b      	cbz	r3, 80082d0 <__smakebuf_r+0x74>
 80082b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80082bc:	4630      	mov	r0, r6
 80082be:	f000 fc51 	bl	8008b64 <_isatty_r>
 80082c2:	b128      	cbz	r0, 80082d0 <__smakebuf_r+0x74>
 80082c4:	89a3      	ldrh	r3, [r4, #12]
 80082c6:	f023 0303 	bic.w	r3, r3, #3
 80082ca:	f043 0301 	orr.w	r3, r3, #1
 80082ce:	81a3      	strh	r3, [r4, #12]
 80082d0:	89a0      	ldrh	r0, [r4, #12]
 80082d2:	4305      	orrs	r5, r0
 80082d4:	81a5      	strh	r5, [r4, #12]
 80082d6:	e7cd      	b.n	8008274 <__smakebuf_r+0x18>
 80082d8:	08008069 	.word	0x08008069

080082dc <_free_r>:
 80082dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80082de:	2900      	cmp	r1, #0
 80082e0:	d044      	beq.n	800836c <_free_r+0x90>
 80082e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80082e6:	9001      	str	r0, [sp, #4]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	f1a1 0404 	sub.w	r4, r1, #4
 80082ee:	bfb8      	it	lt
 80082f0:	18e4      	addlt	r4, r4, r3
 80082f2:	f000 fc59 	bl	8008ba8 <__malloc_lock>
 80082f6:	4a1e      	ldr	r2, [pc, #120]	; (8008370 <_free_r+0x94>)
 80082f8:	9801      	ldr	r0, [sp, #4]
 80082fa:	6813      	ldr	r3, [r2, #0]
 80082fc:	b933      	cbnz	r3, 800830c <_free_r+0x30>
 80082fe:	6063      	str	r3, [r4, #4]
 8008300:	6014      	str	r4, [r2, #0]
 8008302:	b003      	add	sp, #12
 8008304:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008308:	f000 bc54 	b.w	8008bb4 <__malloc_unlock>
 800830c:	42a3      	cmp	r3, r4
 800830e:	d908      	bls.n	8008322 <_free_r+0x46>
 8008310:	6825      	ldr	r5, [r4, #0]
 8008312:	1961      	adds	r1, r4, r5
 8008314:	428b      	cmp	r3, r1
 8008316:	bf01      	itttt	eq
 8008318:	6819      	ldreq	r1, [r3, #0]
 800831a:	685b      	ldreq	r3, [r3, #4]
 800831c:	1949      	addeq	r1, r1, r5
 800831e:	6021      	streq	r1, [r4, #0]
 8008320:	e7ed      	b.n	80082fe <_free_r+0x22>
 8008322:	461a      	mov	r2, r3
 8008324:	685b      	ldr	r3, [r3, #4]
 8008326:	b10b      	cbz	r3, 800832c <_free_r+0x50>
 8008328:	42a3      	cmp	r3, r4
 800832a:	d9fa      	bls.n	8008322 <_free_r+0x46>
 800832c:	6811      	ldr	r1, [r2, #0]
 800832e:	1855      	adds	r5, r2, r1
 8008330:	42a5      	cmp	r5, r4
 8008332:	d10b      	bne.n	800834c <_free_r+0x70>
 8008334:	6824      	ldr	r4, [r4, #0]
 8008336:	4421      	add	r1, r4
 8008338:	1854      	adds	r4, r2, r1
 800833a:	42a3      	cmp	r3, r4
 800833c:	6011      	str	r1, [r2, #0]
 800833e:	d1e0      	bne.n	8008302 <_free_r+0x26>
 8008340:	681c      	ldr	r4, [r3, #0]
 8008342:	685b      	ldr	r3, [r3, #4]
 8008344:	6053      	str	r3, [r2, #4]
 8008346:	4421      	add	r1, r4
 8008348:	6011      	str	r1, [r2, #0]
 800834a:	e7da      	b.n	8008302 <_free_r+0x26>
 800834c:	d902      	bls.n	8008354 <_free_r+0x78>
 800834e:	230c      	movs	r3, #12
 8008350:	6003      	str	r3, [r0, #0]
 8008352:	e7d6      	b.n	8008302 <_free_r+0x26>
 8008354:	6825      	ldr	r5, [r4, #0]
 8008356:	1961      	adds	r1, r4, r5
 8008358:	428b      	cmp	r3, r1
 800835a:	bf04      	itt	eq
 800835c:	6819      	ldreq	r1, [r3, #0]
 800835e:	685b      	ldreq	r3, [r3, #4]
 8008360:	6063      	str	r3, [r4, #4]
 8008362:	bf04      	itt	eq
 8008364:	1949      	addeq	r1, r1, r5
 8008366:	6021      	streq	r1, [r4, #0]
 8008368:	6054      	str	r4, [r2, #4]
 800836a:	e7ca      	b.n	8008302 <_free_r+0x26>
 800836c:	b003      	add	sp, #12
 800836e:	bd30      	pop	{r4, r5, pc}
 8008370:	20013924 	.word	0x20013924

08008374 <sbrk_aligned>:
 8008374:	b570      	push	{r4, r5, r6, lr}
 8008376:	4e0e      	ldr	r6, [pc, #56]	; (80083b0 <sbrk_aligned+0x3c>)
 8008378:	460c      	mov	r4, r1
 800837a:	6831      	ldr	r1, [r6, #0]
 800837c:	4605      	mov	r5, r0
 800837e:	b911      	cbnz	r1, 8008386 <sbrk_aligned+0x12>
 8008380:	f000 fb7a 	bl	8008a78 <_sbrk_r>
 8008384:	6030      	str	r0, [r6, #0]
 8008386:	4621      	mov	r1, r4
 8008388:	4628      	mov	r0, r5
 800838a:	f000 fb75 	bl	8008a78 <_sbrk_r>
 800838e:	1c43      	adds	r3, r0, #1
 8008390:	d00a      	beq.n	80083a8 <sbrk_aligned+0x34>
 8008392:	1cc4      	adds	r4, r0, #3
 8008394:	f024 0403 	bic.w	r4, r4, #3
 8008398:	42a0      	cmp	r0, r4
 800839a:	d007      	beq.n	80083ac <sbrk_aligned+0x38>
 800839c:	1a21      	subs	r1, r4, r0
 800839e:	4628      	mov	r0, r5
 80083a0:	f000 fb6a 	bl	8008a78 <_sbrk_r>
 80083a4:	3001      	adds	r0, #1
 80083a6:	d101      	bne.n	80083ac <sbrk_aligned+0x38>
 80083a8:	f04f 34ff 	mov.w	r4, #4294967295
 80083ac:	4620      	mov	r0, r4
 80083ae:	bd70      	pop	{r4, r5, r6, pc}
 80083b0:	20013928 	.word	0x20013928

080083b4 <_malloc_r>:
 80083b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083b8:	1ccd      	adds	r5, r1, #3
 80083ba:	f025 0503 	bic.w	r5, r5, #3
 80083be:	3508      	adds	r5, #8
 80083c0:	2d0c      	cmp	r5, #12
 80083c2:	bf38      	it	cc
 80083c4:	250c      	movcc	r5, #12
 80083c6:	2d00      	cmp	r5, #0
 80083c8:	4607      	mov	r7, r0
 80083ca:	db01      	blt.n	80083d0 <_malloc_r+0x1c>
 80083cc:	42a9      	cmp	r1, r5
 80083ce:	d905      	bls.n	80083dc <_malloc_r+0x28>
 80083d0:	230c      	movs	r3, #12
 80083d2:	603b      	str	r3, [r7, #0]
 80083d4:	2600      	movs	r6, #0
 80083d6:	4630      	mov	r0, r6
 80083d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083dc:	4e2e      	ldr	r6, [pc, #184]	; (8008498 <_malloc_r+0xe4>)
 80083de:	f000 fbe3 	bl	8008ba8 <__malloc_lock>
 80083e2:	6833      	ldr	r3, [r6, #0]
 80083e4:	461c      	mov	r4, r3
 80083e6:	bb34      	cbnz	r4, 8008436 <_malloc_r+0x82>
 80083e8:	4629      	mov	r1, r5
 80083ea:	4638      	mov	r0, r7
 80083ec:	f7ff ffc2 	bl	8008374 <sbrk_aligned>
 80083f0:	1c43      	adds	r3, r0, #1
 80083f2:	4604      	mov	r4, r0
 80083f4:	d14d      	bne.n	8008492 <_malloc_r+0xde>
 80083f6:	6834      	ldr	r4, [r6, #0]
 80083f8:	4626      	mov	r6, r4
 80083fa:	2e00      	cmp	r6, #0
 80083fc:	d140      	bne.n	8008480 <_malloc_r+0xcc>
 80083fe:	6823      	ldr	r3, [r4, #0]
 8008400:	4631      	mov	r1, r6
 8008402:	4638      	mov	r0, r7
 8008404:	eb04 0803 	add.w	r8, r4, r3
 8008408:	f000 fb36 	bl	8008a78 <_sbrk_r>
 800840c:	4580      	cmp	r8, r0
 800840e:	d13a      	bne.n	8008486 <_malloc_r+0xd2>
 8008410:	6821      	ldr	r1, [r4, #0]
 8008412:	3503      	adds	r5, #3
 8008414:	1a6d      	subs	r5, r5, r1
 8008416:	f025 0503 	bic.w	r5, r5, #3
 800841a:	3508      	adds	r5, #8
 800841c:	2d0c      	cmp	r5, #12
 800841e:	bf38      	it	cc
 8008420:	250c      	movcc	r5, #12
 8008422:	4629      	mov	r1, r5
 8008424:	4638      	mov	r0, r7
 8008426:	f7ff ffa5 	bl	8008374 <sbrk_aligned>
 800842a:	3001      	adds	r0, #1
 800842c:	d02b      	beq.n	8008486 <_malloc_r+0xd2>
 800842e:	6823      	ldr	r3, [r4, #0]
 8008430:	442b      	add	r3, r5
 8008432:	6023      	str	r3, [r4, #0]
 8008434:	e00e      	b.n	8008454 <_malloc_r+0xa0>
 8008436:	6822      	ldr	r2, [r4, #0]
 8008438:	1b52      	subs	r2, r2, r5
 800843a:	d41e      	bmi.n	800847a <_malloc_r+0xc6>
 800843c:	2a0b      	cmp	r2, #11
 800843e:	d916      	bls.n	800846e <_malloc_r+0xba>
 8008440:	1961      	adds	r1, r4, r5
 8008442:	42a3      	cmp	r3, r4
 8008444:	6025      	str	r5, [r4, #0]
 8008446:	bf18      	it	ne
 8008448:	6059      	strne	r1, [r3, #4]
 800844a:	6863      	ldr	r3, [r4, #4]
 800844c:	bf08      	it	eq
 800844e:	6031      	streq	r1, [r6, #0]
 8008450:	5162      	str	r2, [r4, r5]
 8008452:	604b      	str	r3, [r1, #4]
 8008454:	4638      	mov	r0, r7
 8008456:	f104 060b 	add.w	r6, r4, #11
 800845a:	f000 fbab 	bl	8008bb4 <__malloc_unlock>
 800845e:	f026 0607 	bic.w	r6, r6, #7
 8008462:	1d23      	adds	r3, r4, #4
 8008464:	1af2      	subs	r2, r6, r3
 8008466:	d0b6      	beq.n	80083d6 <_malloc_r+0x22>
 8008468:	1b9b      	subs	r3, r3, r6
 800846a:	50a3      	str	r3, [r4, r2]
 800846c:	e7b3      	b.n	80083d6 <_malloc_r+0x22>
 800846e:	6862      	ldr	r2, [r4, #4]
 8008470:	42a3      	cmp	r3, r4
 8008472:	bf0c      	ite	eq
 8008474:	6032      	streq	r2, [r6, #0]
 8008476:	605a      	strne	r2, [r3, #4]
 8008478:	e7ec      	b.n	8008454 <_malloc_r+0xa0>
 800847a:	4623      	mov	r3, r4
 800847c:	6864      	ldr	r4, [r4, #4]
 800847e:	e7b2      	b.n	80083e6 <_malloc_r+0x32>
 8008480:	4634      	mov	r4, r6
 8008482:	6876      	ldr	r6, [r6, #4]
 8008484:	e7b9      	b.n	80083fa <_malloc_r+0x46>
 8008486:	230c      	movs	r3, #12
 8008488:	603b      	str	r3, [r7, #0]
 800848a:	4638      	mov	r0, r7
 800848c:	f000 fb92 	bl	8008bb4 <__malloc_unlock>
 8008490:	e7a1      	b.n	80083d6 <_malloc_r+0x22>
 8008492:	6025      	str	r5, [r4, #0]
 8008494:	e7de      	b.n	8008454 <_malloc_r+0xa0>
 8008496:	bf00      	nop
 8008498:	20013924 	.word	0x20013924

0800849c <__sfputc_r>:
 800849c:	6893      	ldr	r3, [r2, #8]
 800849e:	3b01      	subs	r3, #1
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	b410      	push	{r4}
 80084a4:	6093      	str	r3, [r2, #8]
 80084a6:	da08      	bge.n	80084ba <__sfputc_r+0x1e>
 80084a8:	6994      	ldr	r4, [r2, #24]
 80084aa:	42a3      	cmp	r3, r4
 80084ac:	db01      	blt.n	80084b2 <__sfputc_r+0x16>
 80084ae:	290a      	cmp	r1, #10
 80084b0:	d103      	bne.n	80084ba <__sfputc_r+0x1e>
 80084b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80084b6:	f7ff bc31 	b.w	8007d1c <__swbuf_r>
 80084ba:	6813      	ldr	r3, [r2, #0]
 80084bc:	1c58      	adds	r0, r3, #1
 80084be:	6010      	str	r0, [r2, #0]
 80084c0:	7019      	strb	r1, [r3, #0]
 80084c2:	4608      	mov	r0, r1
 80084c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80084c8:	4770      	bx	lr

080084ca <__sfputs_r>:
 80084ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084cc:	4606      	mov	r6, r0
 80084ce:	460f      	mov	r7, r1
 80084d0:	4614      	mov	r4, r2
 80084d2:	18d5      	adds	r5, r2, r3
 80084d4:	42ac      	cmp	r4, r5
 80084d6:	d101      	bne.n	80084dc <__sfputs_r+0x12>
 80084d8:	2000      	movs	r0, #0
 80084da:	e007      	b.n	80084ec <__sfputs_r+0x22>
 80084dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084e0:	463a      	mov	r2, r7
 80084e2:	4630      	mov	r0, r6
 80084e4:	f7ff ffda 	bl	800849c <__sfputc_r>
 80084e8:	1c43      	adds	r3, r0, #1
 80084ea:	d1f3      	bne.n	80084d4 <__sfputs_r+0xa>
 80084ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080084f0 <_vfiprintf_r>:
 80084f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084f4:	460d      	mov	r5, r1
 80084f6:	b09d      	sub	sp, #116	; 0x74
 80084f8:	4614      	mov	r4, r2
 80084fa:	4698      	mov	r8, r3
 80084fc:	4606      	mov	r6, r0
 80084fe:	b118      	cbz	r0, 8008508 <_vfiprintf_r+0x18>
 8008500:	6983      	ldr	r3, [r0, #24]
 8008502:	b90b      	cbnz	r3, 8008508 <_vfiprintf_r+0x18>
 8008504:	f7ff fde4 	bl	80080d0 <__sinit>
 8008508:	4b89      	ldr	r3, [pc, #548]	; (8008730 <_vfiprintf_r+0x240>)
 800850a:	429d      	cmp	r5, r3
 800850c:	d11b      	bne.n	8008546 <_vfiprintf_r+0x56>
 800850e:	6875      	ldr	r5, [r6, #4]
 8008510:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008512:	07d9      	lsls	r1, r3, #31
 8008514:	d405      	bmi.n	8008522 <_vfiprintf_r+0x32>
 8008516:	89ab      	ldrh	r3, [r5, #12]
 8008518:	059a      	lsls	r2, r3, #22
 800851a:	d402      	bmi.n	8008522 <_vfiprintf_r+0x32>
 800851c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800851e:	f7ff fe75 	bl	800820c <__retarget_lock_acquire_recursive>
 8008522:	89ab      	ldrh	r3, [r5, #12]
 8008524:	071b      	lsls	r3, r3, #28
 8008526:	d501      	bpl.n	800852c <_vfiprintf_r+0x3c>
 8008528:	692b      	ldr	r3, [r5, #16]
 800852a:	b9eb      	cbnz	r3, 8008568 <_vfiprintf_r+0x78>
 800852c:	4629      	mov	r1, r5
 800852e:	4630      	mov	r0, r6
 8008530:	f7ff fc46 	bl	8007dc0 <__swsetup_r>
 8008534:	b1c0      	cbz	r0, 8008568 <_vfiprintf_r+0x78>
 8008536:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008538:	07dc      	lsls	r4, r3, #31
 800853a:	d50e      	bpl.n	800855a <_vfiprintf_r+0x6a>
 800853c:	f04f 30ff 	mov.w	r0, #4294967295
 8008540:	b01d      	add	sp, #116	; 0x74
 8008542:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008546:	4b7b      	ldr	r3, [pc, #492]	; (8008734 <_vfiprintf_r+0x244>)
 8008548:	429d      	cmp	r5, r3
 800854a:	d101      	bne.n	8008550 <_vfiprintf_r+0x60>
 800854c:	68b5      	ldr	r5, [r6, #8]
 800854e:	e7df      	b.n	8008510 <_vfiprintf_r+0x20>
 8008550:	4b79      	ldr	r3, [pc, #484]	; (8008738 <_vfiprintf_r+0x248>)
 8008552:	429d      	cmp	r5, r3
 8008554:	bf08      	it	eq
 8008556:	68f5      	ldreq	r5, [r6, #12]
 8008558:	e7da      	b.n	8008510 <_vfiprintf_r+0x20>
 800855a:	89ab      	ldrh	r3, [r5, #12]
 800855c:	0598      	lsls	r0, r3, #22
 800855e:	d4ed      	bmi.n	800853c <_vfiprintf_r+0x4c>
 8008560:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008562:	f7ff fe54 	bl	800820e <__retarget_lock_release_recursive>
 8008566:	e7e9      	b.n	800853c <_vfiprintf_r+0x4c>
 8008568:	2300      	movs	r3, #0
 800856a:	9309      	str	r3, [sp, #36]	; 0x24
 800856c:	2320      	movs	r3, #32
 800856e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008572:	f8cd 800c 	str.w	r8, [sp, #12]
 8008576:	2330      	movs	r3, #48	; 0x30
 8008578:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800873c <_vfiprintf_r+0x24c>
 800857c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008580:	f04f 0901 	mov.w	r9, #1
 8008584:	4623      	mov	r3, r4
 8008586:	469a      	mov	sl, r3
 8008588:	f813 2b01 	ldrb.w	r2, [r3], #1
 800858c:	b10a      	cbz	r2, 8008592 <_vfiprintf_r+0xa2>
 800858e:	2a25      	cmp	r2, #37	; 0x25
 8008590:	d1f9      	bne.n	8008586 <_vfiprintf_r+0x96>
 8008592:	ebba 0b04 	subs.w	fp, sl, r4
 8008596:	d00b      	beq.n	80085b0 <_vfiprintf_r+0xc0>
 8008598:	465b      	mov	r3, fp
 800859a:	4622      	mov	r2, r4
 800859c:	4629      	mov	r1, r5
 800859e:	4630      	mov	r0, r6
 80085a0:	f7ff ff93 	bl	80084ca <__sfputs_r>
 80085a4:	3001      	adds	r0, #1
 80085a6:	f000 80aa 	beq.w	80086fe <_vfiprintf_r+0x20e>
 80085aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80085ac:	445a      	add	r2, fp
 80085ae:	9209      	str	r2, [sp, #36]	; 0x24
 80085b0:	f89a 3000 	ldrb.w	r3, [sl]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	f000 80a2 	beq.w	80086fe <_vfiprintf_r+0x20e>
 80085ba:	2300      	movs	r3, #0
 80085bc:	f04f 32ff 	mov.w	r2, #4294967295
 80085c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80085c4:	f10a 0a01 	add.w	sl, sl, #1
 80085c8:	9304      	str	r3, [sp, #16]
 80085ca:	9307      	str	r3, [sp, #28]
 80085cc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80085d0:	931a      	str	r3, [sp, #104]	; 0x68
 80085d2:	4654      	mov	r4, sl
 80085d4:	2205      	movs	r2, #5
 80085d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085da:	4858      	ldr	r0, [pc, #352]	; (800873c <_vfiprintf_r+0x24c>)
 80085dc:	f7f7 fe48 	bl	8000270 <memchr>
 80085e0:	9a04      	ldr	r2, [sp, #16]
 80085e2:	b9d8      	cbnz	r0, 800861c <_vfiprintf_r+0x12c>
 80085e4:	06d1      	lsls	r1, r2, #27
 80085e6:	bf44      	itt	mi
 80085e8:	2320      	movmi	r3, #32
 80085ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80085ee:	0713      	lsls	r3, r2, #28
 80085f0:	bf44      	itt	mi
 80085f2:	232b      	movmi	r3, #43	; 0x2b
 80085f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80085f8:	f89a 3000 	ldrb.w	r3, [sl]
 80085fc:	2b2a      	cmp	r3, #42	; 0x2a
 80085fe:	d015      	beq.n	800862c <_vfiprintf_r+0x13c>
 8008600:	9a07      	ldr	r2, [sp, #28]
 8008602:	4654      	mov	r4, sl
 8008604:	2000      	movs	r0, #0
 8008606:	f04f 0c0a 	mov.w	ip, #10
 800860a:	4621      	mov	r1, r4
 800860c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008610:	3b30      	subs	r3, #48	; 0x30
 8008612:	2b09      	cmp	r3, #9
 8008614:	d94e      	bls.n	80086b4 <_vfiprintf_r+0x1c4>
 8008616:	b1b0      	cbz	r0, 8008646 <_vfiprintf_r+0x156>
 8008618:	9207      	str	r2, [sp, #28]
 800861a:	e014      	b.n	8008646 <_vfiprintf_r+0x156>
 800861c:	eba0 0308 	sub.w	r3, r0, r8
 8008620:	fa09 f303 	lsl.w	r3, r9, r3
 8008624:	4313      	orrs	r3, r2
 8008626:	9304      	str	r3, [sp, #16]
 8008628:	46a2      	mov	sl, r4
 800862a:	e7d2      	b.n	80085d2 <_vfiprintf_r+0xe2>
 800862c:	9b03      	ldr	r3, [sp, #12]
 800862e:	1d19      	adds	r1, r3, #4
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	9103      	str	r1, [sp, #12]
 8008634:	2b00      	cmp	r3, #0
 8008636:	bfbb      	ittet	lt
 8008638:	425b      	neglt	r3, r3
 800863a:	f042 0202 	orrlt.w	r2, r2, #2
 800863e:	9307      	strge	r3, [sp, #28]
 8008640:	9307      	strlt	r3, [sp, #28]
 8008642:	bfb8      	it	lt
 8008644:	9204      	strlt	r2, [sp, #16]
 8008646:	7823      	ldrb	r3, [r4, #0]
 8008648:	2b2e      	cmp	r3, #46	; 0x2e
 800864a:	d10c      	bne.n	8008666 <_vfiprintf_r+0x176>
 800864c:	7863      	ldrb	r3, [r4, #1]
 800864e:	2b2a      	cmp	r3, #42	; 0x2a
 8008650:	d135      	bne.n	80086be <_vfiprintf_r+0x1ce>
 8008652:	9b03      	ldr	r3, [sp, #12]
 8008654:	1d1a      	adds	r2, r3, #4
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	9203      	str	r2, [sp, #12]
 800865a:	2b00      	cmp	r3, #0
 800865c:	bfb8      	it	lt
 800865e:	f04f 33ff 	movlt.w	r3, #4294967295
 8008662:	3402      	adds	r4, #2
 8008664:	9305      	str	r3, [sp, #20]
 8008666:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800874c <_vfiprintf_r+0x25c>
 800866a:	7821      	ldrb	r1, [r4, #0]
 800866c:	2203      	movs	r2, #3
 800866e:	4650      	mov	r0, sl
 8008670:	f7f7 fdfe 	bl	8000270 <memchr>
 8008674:	b140      	cbz	r0, 8008688 <_vfiprintf_r+0x198>
 8008676:	2340      	movs	r3, #64	; 0x40
 8008678:	eba0 000a 	sub.w	r0, r0, sl
 800867c:	fa03 f000 	lsl.w	r0, r3, r0
 8008680:	9b04      	ldr	r3, [sp, #16]
 8008682:	4303      	orrs	r3, r0
 8008684:	3401      	adds	r4, #1
 8008686:	9304      	str	r3, [sp, #16]
 8008688:	f814 1b01 	ldrb.w	r1, [r4], #1
 800868c:	482c      	ldr	r0, [pc, #176]	; (8008740 <_vfiprintf_r+0x250>)
 800868e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008692:	2206      	movs	r2, #6
 8008694:	f7f7 fdec 	bl	8000270 <memchr>
 8008698:	2800      	cmp	r0, #0
 800869a:	d03f      	beq.n	800871c <_vfiprintf_r+0x22c>
 800869c:	4b29      	ldr	r3, [pc, #164]	; (8008744 <_vfiprintf_r+0x254>)
 800869e:	bb1b      	cbnz	r3, 80086e8 <_vfiprintf_r+0x1f8>
 80086a0:	9b03      	ldr	r3, [sp, #12]
 80086a2:	3307      	adds	r3, #7
 80086a4:	f023 0307 	bic.w	r3, r3, #7
 80086a8:	3308      	adds	r3, #8
 80086aa:	9303      	str	r3, [sp, #12]
 80086ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086ae:	443b      	add	r3, r7
 80086b0:	9309      	str	r3, [sp, #36]	; 0x24
 80086b2:	e767      	b.n	8008584 <_vfiprintf_r+0x94>
 80086b4:	fb0c 3202 	mla	r2, ip, r2, r3
 80086b8:	460c      	mov	r4, r1
 80086ba:	2001      	movs	r0, #1
 80086bc:	e7a5      	b.n	800860a <_vfiprintf_r+0x11a>
 80086be:	2300      	movs	r3, #0
 80086c0:	3401      	adds	r4, #1
 80086c2:	9305      	str	r3, [sp, #20]
 80086c4:	4619      	mov	r1, r3
 80086c6:	f04f 0c0a 	mov.w	ip, #10
 80086ca:	4620      	mov	r0, r4
 80086cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80086d0:	3a30      	subs	r2, #48	; 0x30
 80086d2:	2a09      	cmp	r2, #9
 80086d4:	d903      	bls.n	80086de <_vfiprintf_r+0x1ee>
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d0c5      	beq.n	8008666 <_vfiprintf_r+0x176>
 80086da:	9105      	str	r1, [sp, #20]
 80086dc:	e7c3      	b.n	8008666 <_vfiprintf_r+0x176>
 80086de:	fb0c 2101 	mla	r1, ip, r1, r2
 80086e2:	4604      	mov	r4, r0
 80086e4:	2301      	movs	r3, #1
 80086e6:	e7f0      	b.n	80086ca <_vfiprintf_r+0x1da>
 80086e8:	ab03      	add	r3, sp, #12
 80086ea:	9300      	str	r3, [sp, #0]
 80086ec:	462a      	mov	r2, r5
 80086ee:	4b16      	ldr	r3, [pc, #88]	; (8008748 <_vfiprintf_r+0x258>)
 80086f0:	a904      	add	r1, sp, #16
 80086f2:	4630      	mov	r0, r6
 80086f4:	f3af 8000 	nop.w
 80086f8:	4607      	mov	r7, r0
 80086fa:	1c78      	adds	r0, r7, #1
 80086fc:	d1d6      	bne.n	80086ac <_vfiprintf_r+0x1bc>
 80086fe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008700:	07d9      	lsls	r1, r3, #31
 8008702:	d405      	bmi.n	8008710 <_vfiprintf_r+0x220>
 8008704:	89ab      	ldrh	r3, [r5, #12]
 8008706:	059a      	lsls	r2, r3, #22
 8008708:	d402      	bmi.n	8008710 <_vfiprintf_r+0x220>
 800870a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800870c:	f7ff fd7f 	bl	800820e <__retarget_lock_release_recursive>
 8008710:	89ab      	ldrh	r3, [r5, #12]
 8008712:	065b      	lsls	r3, r3, #25
 8008714:	f53f af12 	bmi.w	800853c <_vfiprintf_r+0x4c>
 8008718:	9809      	ldr	r0, [sp, #36]	; 0x24
 800871a:	e711      	b.n	8008540 <_vfiprintf_r+0x50>
 800871c:	ab03      	add	r3, sp, #12
 800871e:	9300      	str	r3, [sp, #0]
 8008720:	462a      	mov	r2, r5
 8008722:	4b09      	ldr	r3, [pc, #36]	; (8008748 <_vfiprintf_r+0x258>)
 8008724:	a904      	add	r1, sp, #16
 8008726:	4630      	mov	r0, r6
 8008728:	f000 f880 	bl	800882c <_printf_i>
 800872c:	e7e4      	b.n	80086f8 <_vfiprintf_r+0x208>
 800872e:	bf00      	nop
 8008730:	08008dd0 	.word	0x08008dd0
 8008734:	08008df0 	.word	0x08008df0
 8008738:	08008db0 	.word	0x08008db0
 800873c:	08008e10 	.word	0x08008e10
 8008740:	08008e1a 	.word	0x08008e1a
 8008744:	00000000 	.word	0x00000000
 8008748:	080084cb 	.word	0x080084cb
 800874c:	08008e16 	.word	0x08008e16

08008750 <_printf_common>:
 8008750:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008754:	4616      	mov	r6, r2
 8008756:	4699      	mov	r9, r3
 8008758:	688a      	ldr	r2, [r1, #8]
 800875a:	690b      	ldr	r3, [r1, #16]
 800875c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008760:	4293      	cmp	r3, r2
 8008762:	bfb8      	it	lt
 8008764:	4613      	movlt	r3, r2
 8008766:	6033      	str	r3, [r6, #0]
 8008768:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800876c:	4607      	mov	r7, r0
 800876e:	460c      	mov	r4, r1
 8008770:	b10a      	cbz	r2, 8008776 <_printf_common+0x26>
 8008772:	3301      	adds	r3, #1
 8008774:	6033      	str	r3, [r6, #0]
 8008776:	6823      	ldr	r3, [r4, #0]
 8008778:	0699      	lsls	r1, r3, #26
 800877a:	bf42      	ittt	mi
 800877c:	6833      	ldrmi	r3, [r6, #0]
 800877e:	3302      	addmi	r3, #2
 8008780:	6033      	strmi	r3, [r6, #0]
 8008782:	6825      	ldr	r5, [r4, #0]
 8008784:	f015 0506 	ands.w	r5, r5, #6
 8008788:	d106      	bne.n	8008798 <_printf_common+0x48>
 800878a:	f104 0a19 	add.w	sl, r4, #25
 800878e:	68e3      	ldr	r3, [r4, #12]
 8008790:	6832      	ldr	r2, [r6, #0]
 8008792:	1a9b      	subs	r3, r3, r2
 8008794:	42ab      	cmp	r3, r5
 8008796:	dc26      	bgt.n	80087e6 <_printf_common+0x96>
 8008798:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800879c:	1e13      	subs	r3, r2, #0
 800879e:	6822      	ldr	r2, [r4, #0]
 80087a0:	bf18      	it	ne
 80087a2:	2301      	movne	r3, #1
 80087a4:	0692      	lsls	r2, r2, #26
 80087a6:	d42b      	bmi.n	8008800 <_printf_common+0xb0>
 80087a8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80087ac:	4649      	mov	r1, r9
 80087ae:	4638      	mov	r0, r7
 80087b0:	47c0      	blx	r8
 80087b2:	3001      	adds	r0, #1
 80087b4:	d01e      	beq.n	80087f4 <_printf_common+0xa4>
 80087b6:	6823      	ldr	r3, [r4, #0]
 80087b8:	68e5      	ldr	r5, [r4, #12]
 80087ba:	6832      	ldr	r2, [r6, #0]
 80087bc:	f003 0306 	and.w	r3, r3, #6
 80087c0:	2b04      	cmp	r3, #4
 80087c2:	bf08      	it	eq
 80087c4:	1aad      	subeq	r5, r5, r2
 80087c6:	68a3      	ldr	r3, [r4, #8]
 80087c8:	6922      	ldr	r2, [r4, #16]
 80087ca:	bf0c      	ite	eq
 80087cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80087d0:	2500      	movne	r5, #0
 80087d2:	4293      	cmp	r3, r2
 80087d4:	bfc4      	itt	gt
 80087d6:	1a9b      	subgt	r3, r3, r2
 80087d8:	18ed      	addgt	r5, r5, r3
 80087da:	2600      	movs	r6, #0
 80087dc:	341a      	adds	r4, #26
 80087de:	42b5      	cmp	r5, r6
 80087e0:	d11a      	bne.n	8008818 <_printf_common+0xc8>
 80087e2:	2000      	movs	r0, #0
 80087e4:	e008      	b.n	80087f8 <_printf_common+0xa8>
 80087e6:	2301      	movs	r3, #1
 80087e8:	4652      	mov	r2, sl
 80087ea:	4649      	mov	r1, r9
 80087ec:	4638      	mov	r0, r7
 80087ee:	47c0      	blx	r8
 80087f0:	3001      	adds	r0, #1
 80087f2:	d103      	bne.n	80087fc <_printf_common+0xac>
 80087f4:	f04f 30ff 	mov.w	r0, #4294967295
 80087f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087fc:	3501      	adds	r5, #1
 80087fe:	e7c6      	b.n	800878e <_printf_common+0x3e>
 8008800:	18e1      	adds	r1, r4, r3
 8008802:	1c5a      	adds	r2, r3, #1
 8008804:	2030      	movs	r0, #48	; 0x30
 8008806:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800880a:	4422      	add	r2, r4
 800880c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008810:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008814:	3302      	adds	r3, #2
 8008816:	e7c7      	b.n	80087a8 <_printf_common+0x58>
 8008818:	2301      	movs	r3, #1
 800881a:	4622      	mov	r2, r4
 800881c:	4649      	mov	r1, r9
 800881e:	4638      	mov	r0, r7
 8008820:	47c0      	blx	r8
 8008822:	3001      	adds	r0, #1
 8008824:	d0e6      	beq.n	80087f4 <_printf_common+0xa4>
 8008826:	3601      	adds	r6, #1
 8008828:	e7d9      	b.n	80087de <_printf_common+0x8e>
	...

0800882c <_printf_i>:
 800882c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008830:	7e0f      	ldrb	r7, [r1, #24]
 8008832:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008834:	2f78      	cmp	r7, #120	; 0x78
 8008836:	4691      	mov	r9, r2
 8008838:	4680      	mov	r8, r0
 800883a:	460c      	mov	r4, r1
 800883c:	469a      	mov	sl, r3
 800883e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008842:	d807      	bhi.n	8008854 <_printf_i+0x28>
 8008844:	2f62      	cmp	r7, #98	; 0x62
 8008846:	d80a      	bhi.n	800885e <_printf_i+0x32>
 8008848:	2f00      	cmp	r7, #0
 800884a:	f000 80d8 	beq.w	80089fe <_printf_i+0x1d2>
 800884e:	2f58      	cmp	r7, #88	; 0x58
 8008850:	f000 80a3 	beq.w	800899a <_printf_i+0x16e>
 8008854:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008858:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800885c:	e03a      	b.n	80088d4 <_printf_i+0xa8>
 800885e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008862:	2b15      	cmp	r3, #21
 8008864:	d8f6      	bhi.n	8008854 <_printf_i+0x28>
 8008866:	a101      	add	r1, pc, #4	; (adr r1, 800886c <_printf_i+0x40>)
 8008868:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800886c:	080088c5 	.word	0x080088c5
 8008870:	080088d9 	.word	0x080088d9
 8008874:	08008855 	.word	0x08008855
 8008878:	08008855 	.word	0x08008855
 800887c:	08008855 	.word	0x08008855
 8008880:	08008855 	.word	0x08008855
 8008884:	080088d9 	.word	0x080088d9
 8008888:	08008855 	.word	0x08008855
 800888c:	08008855 	.word	0x08008855
 8008890:	08008855 	.word	0x08008855
 8008894:	08008855 	.word	0x08008855
 8008898:	080089e5 	.word	0x080089e5
 800889c:	08008909 	.word	0x08008909
 80088a0:	080089c7 	.word	0x080089c7
 80088a4:	08008855 	.word	0x08008855
 80088a8:	08008855 	.word	0x08008855
 80088ac:	08008a07 	.word	0x08008a07
 80088b0:	08008855 	.word	0x08008855
 80088b4:	08008909 	.word	0x08008909
 80088b8:	08008855 	.word	0x08008855
 80088bc:	08008855 	.word	0x08008855
 80088c0:	080089cf 	.word	0x080089cf
 80088c4:	682b      	ldr	r3, [r5, #0]
 80088c6:	1d1a      	adds	r2, r3, #4
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	602a      	str	r2, [r5, #0]
 80088cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80088d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80088d4:	2301      	movs	r3, #1
 80088d6:	e0a3      	b.n	8008a20 <_printf_i+0x1f4>
 80088d8:	6820      	ldr	r0, [r4, #0]
 80088da:	6829      	ldr	r1, [r5, #0]
 80088dc:	0606      	lsls	r6, r0, #24
 80088de:	f101 0304 	add.w	r3, r1, #4
 80088e2:	d50a      	bpl.n	80088fa <_printf_i+0xce>
 80088e4:	680e      	ldr	r6, [r1, #0]
 80088e6:	602b      	str	r3, [r5, #0]
 80088e8:	2e00      	cmp	r6, #0
 80088ea:	da03      	bge.n	80088f4 <_printf_i+0xc8>
 80088ec:	232d      	movs	r3, #45	; 0x2d
 80088ee:	4276      	negs	r6, r6
 80088f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80088f4:	485e      	ldr	r0, [pc, #376]	; (8008a70 <_printf_i+0x244>)
 80088f6:	230a      	movs	r3, #10
 80088f8:	e019      	b.n	800892e <_printf_i+0x102>
 80088fa:	680e      	ldr	r6, [r1, #0]
 80088fc:	602b      	str	r3, [r5, #0]
 80088fe:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008902:	bf18      	it	ne
 8008904:	b236      	sxthne	r6, r6
 8008906:	e7ef      	b.n	80088e8 <_printf_i+0xbc>
 8008908:	682b      	ldr	r3, [r5, #0]
 800890a:	6820      	ldr	r0, [r4, #0]
 800890c:	1d19      	adds	r1, r3, #4
 800890e:	6029      	str	r1, [r5, #0]
 8008910:	0601      	lsls	r1, r0, #24
 8008912:	d501      	bpl.n	8008918 <_printf_i+0xec>
 8008914:	681e      	ldr	r6, [r3, #0]
 8008916:	e002      	b.n	800891e <_printf_i+0xf2>
 8008918:	0646      	lsls	r6, r0, #25
 800891a:	d5fb      	bpl.n	8008914 <_printf_i+0xe8>
 800891c:	881e      	ldrh	r6, [r3, #0]
 800891e:	4854      	ldr	r0, [pc, #336]	; (8008a70 <_printf_i+0x244>)
 8008920:	2f6f      	cmp	r7, #111	; 0x6f
 8008922:	bf0c      	ite	eq
 8008924:	2308      	moveq	r3, #8
 8008926:	230a      	movne	r3, #10
 8008928:	2100      	movs	r1, #0
 800892a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800892e:	6865      	ldr	r5, [r4, #4]
 8008930:	60a5      	str	r5, [r4, #8]
 8008932:	2d00      	cmp	r5, #0
 8008934:	bfa2      	ittt	ge
 8008936:	6821      	ldrge	r1, [r4, #0]
 8008938:	f021 0104 	bicge.w	r1, r1, #4
 800893c:	6021      	strge	r1, [r4, #0]
 800893e:	b90e      	cbnz	r6, 8008944 <_printf_i+0x118>
 8008940:	2d00      	cmp	r5, #0
 8008942:	d04d      	beq.n	80089e0 <_printf_i+0x1b4>
 8008944:	4615      	mov	r5, r2
 8008946:	fbb6 f1f3 	udiv	r1, r6, r3
 800894a:	fb03 6711 	mls	r7, r3, r1, r6
 800894e:	5dc7      	ldrb	r7, [r0, r7]
 8008950:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008954:	4637      	mov	r7, r6
 8008956:	42bb      	cmp	r3, r7
 8008958:	460e      	mov	r6, r1
 800895a:	d9f4      	bls.n	8008946 <_printf_i+0x11a>
 800895c:	2b08      	cmp	r3, #8
 800895e:	d10b      	bne.n	8008978 <_printf_i+0x14c>
 8008960:	6823      	ldr	r3, [r4, #0]
 8008962:	07de      	lsls	r6, r3, #31
 8008964:	d508      	bpl.n	8008978 <_printf_i+0x14c>
 8008966:	6923      	ldr	r3, [r4, #16]
 8008968:	6861      	ldr	r1, [r4, #4]
 800896a:	4299      	cmp	r1, r3
 800896c:	bfde      	ittt	le
 800896e:	2330      	movle	r3, #48	; 0x30
 8008970:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008974:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008978:	1b52      	subs	r2, r2, r5
 800897a:	6122      	str	r2, [r4, #16]
 800897c:	f8cd a000 	str.w	sl, [sp]
 8008980:	464b      	mov	r3, r9
 8008982:	aa03      	add	r2, sp, #12
 8008984:	4621      	mov	r1, r4
 8008986:	4640      	mov	r0, r8
 8008988:	f7ff fee2 	bl	8008750 <_printf_common>
 800898c:	3001      	adds	r0, #1
 800898e:	d14c      	bne.n	8008a2a <_printf_i+0x1fe>
 8008990:	f04f 30ff 	mov.w	r0, #4294967295
 8008994:	b004      	add	sp, #16
 8008996:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800899a:	4835      	ldr	r0, [pc, #212]	; (8008a70 <_printf_i+0x244>)
 800899c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80089a0:	6829      	ldr	r1, [r5, #0]
 80089a2:	6823      	ldr	r3, [r4, #0]
 80089a4:	f851 6b04 	ldr.w	r6, [r1], #4
 80089a8:	6029      	str	r1, [r5, #0]
 80089aa:	061d      	lsls	r5, r3, #24
 80089ac:	d514      	bpl.n	80089d8 <_printf_i+0x1ac>
 80089ae:	07df      	lsls	r7, r3, #31
 80089b0:	bf44      	itt	mi
 80089b2:	f043 0320 	orrmi.w	r3, r3, #32
 80089b6:	6023      	strmi	r3, [r4, #0]
 80089b8:	b91e      	cbnz	r6, 80089c2 <_printf_i+0x196>
 80089ba:	6823      	ldr	r3, [r4, #0]
 80089bc:	f023 0320 	bic.w	r3, r3, #32
 80089c0:	6023      	str	r3, [r4, #0]
 80089c2:	2310      	movs	r3, #16
 80089c4:	e7b0      	b.n	8008928 <_printf_i+0xfc>
 80089c6:	6823      	ldr	r3, [r4, #0]
 80089c8:	f043 0320 	orr.w	r3, r3, #32
 80089cc:	6023      	str	r3, [r4, #0]
 80089ce:	2378      	movs	r3, #120	; 0x78
 80089d0:	4828      	ldr	r0, [pc, #160]	; (8008a74 <_printf_i+0x248>)
 80089d2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80089d6:	e7e3      	b.n	80089a0 <_printf_i+0x174>
 80089d8:	0659      	lsls	r1, r3, #25
 80089da:	bf48      	it	mi
 80089dc:	b2b6      	uxthmi	r6, r6
 80089de:	e7e6      	b.n	80089ae <_printf_i+0x182>
 80089e0:	4615      	mov	r5, r2
 80089e2:	e7bb      	b.n	800895c <_printf_i+0x130>
 80089e4:	682b      	ldr	r3, [r5, #0]
 80089e6:	6826      	ldr	r6, [r4, #0]
 80089e8:	6961      	ldr	r1, [r4, #20]
 80089ea:	1d18      	adds	r0, r3, #4
 80089ec:	6028      	str	r0, [r5, #0]
 80089ee:	0635      	lsls	r5, r6, #24
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	d501      	bpl.n	80089f8 <_printf_i+0x1cc>
 80089f4:	6019      	str	r1, [r3, #0]
 80089f6:	e002      	b.n	80089fe <_printf_i+0x1d2>
 80089f8:	0670      	lsls	r0, r6, #25
 80089fa:	d5fb      	bpl.n	80089f4 <_printf_i+0x1c8>
 80089fc:	8019      	strh	r1, [r3, #0]
 80089fe:	2300      	movs	r3, #0
 8008a00:	6123      	str	r3, [r4, #16]
 8008a02:	4615      	mov	r5, r2
 8008a04:	e7ba      	b.n	800897c <_printf_i+0x150>
 8008a06:	682b      	ldr	r3, [r5, #0]
 8008a08:	1d1a      	adds	r2, r3, #4
 8008a0a:	602a      	str	r2, [r5, #0]
 8008a0c:	681d      	ldr	r5, [r3, #0]
 8008a0e:	6862      	ldr	r2, [r4, #4]
 8008a10:	2100      	movs	r1, #0
 8008a12:	4628      	mov	r0, r5
 8008a14:	f7f7 fc2c 	bl	8000270 <memchr>
 8008a18:	b108      	cbz	r0, 8008a1e <_printf_i+0x1f2>
 8008a1a:	1b40      	subs	r0, r0, r5
 8008a1c:	6060      	str	r0, [r4, #4]
 8008a1e:	6863      	ldr	r3, [r4, #4]
 8008a20:	6123      	str	r3, [r4, #16]
 8008a22:	2300      	movs	r3, #0
 8008a24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008a28:	e7a8      	b.n	800897c <_printf_i+0x150>
 8008a2a:	6923      	ldr	r3, [r4, #16]
 8008a2c:	462a      	mov	r2, r5
 8008a2e:	4649      	mov	r1, r9
 8008a30:	4640      	mov	r0, r8
 8008a32:	47d0      	blx	sl
 8008a34:	3001      	adds	r0, #1
 8008a36:	d0ab      	beq.n	8008990 <_printf_i+0x164>
 8008a38:	6823      	ldr	r3, [r4, #0]
 8008a3a:	079b      	lsls	r3, r3, #30
 8008a3c:	d413      	bmi.n	8008a66 <_printf_i+0x23a>
 8008a3e:	68e0      	ldr	r0, [r4, #12]
 8008a40:	9b03      	ldr	r3, [sp, #12]
 8008a42:	4298      	cmp	r0, r3
 8008a44:	bfb8      	it	lt
 8008a46:	4618      	movlt	r0, r3
 8008a48:	e7a4      	b.n	8008994 <_printf_i+0x168>
 8008a4a:	2301      	movs	r3, #1
 8008a4c:	4632      	mov	r2, r6
 8008a4e:	4649      	mov	r1, r9
 8008a50:	4640      	mov	r0, r8
 8008a52:	47d0      	blx	sl
 8008a54:	3001      	adds	r0, #1
 8008a56:	d09b      	beq.n	8008990 <_printf_i+0x164>
 8008a58:	3501      	adds	r5, #1
 8008a5a:	68e3      	ldr	r3, [r4, #12]
 8008a5c:	9903      	ldr	r1, [sp, #12]
 8008a5e:	1a5b      	subs	r3, r3, r1
 8008a60:	42ab      	cmp	r3, r5
 8008a62:	dcf2      	bgt.n	8008a4a <_printf_i+0x21e>
 8008a64:	e7eb      	b.n	8008a3e <_printf_i+0x212>
 8008a66:	2500      	movs	r5, #0
 8008a68:	f104 0619 	add.w	r6, r4, #25
 8008a6c:	e7f5      	b.n	8008a5a <_printf_i+0x22e>
 8008a6e:	bf00      	nop
 8008a70:	08008e21 	.word	0x08008e21
 8008a74:	08008e32 	.word	0x08008e32

08008a78 <_sbrk_r>:
 8008a78:	b538      	push	{r3, r4, r5, lr}
 8008a7a:	4d06      	ldr	r5, [pc, #24]	; (8008a94 <_sbrk_r+0x1c>)
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	4604      	mov	r4, r0
 8008a80:	4608      	mov	r0, r1
 8008a82:	602b      	str	r3, [r5, #0]
 8008a84:	f7f8 fa10 	bl	8000ea8 <_sbrk>
 8008a88:	1c43      	adds	r3, r0, #1
 8008a8a:	d102      	bne.n	8008a92 <_sbrk_r+0x1a>
 8008a8c:	682b      	ldr	r3, [r5, #0]
 8008a8e:	b103      	cbz	r3, 8008a92 <_sbrk_r+0x1a>
 8008a90:	6023      	str	r3, [r4, #0]
 8008a92:	bd38      	pop	{r3, r4, r5, pc}
 8008a94:	2001392c 	.word	0x2001392c

08008a98 <__sread>:
 8008a98:	b510      	push	{r4, lr}
 8008a9a:	460c      	mov	r4, r1
 8008a9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008aa0:	f000 f88e 	bl	8008bc0 <_read_r>
 8008aa4:	2800      	cmp	r0, #0
 8008aa6:	bfab      	itete	ge
 8008aa8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008aaa:	89a3      	ldrhlt	r3, [r4, #12]
 8008aac:	181b      	addge	r3, r3, r0
 8008aae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008ab2:	bfac      	ite	ge
 8008ab4:	6563      	strge	r3, [r4, #84]	; 0x54
 8008ab6:	81a3      	strhlt	r3, [r4, #12]
 8008ab8:	bd10      	pop	{r4, pc}

08008aba <__swrite>:
 8008aba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008abe:	461f      	mov	r7, r3
 8008ac0:	898b      	ldrh	r3, [r1, #12]
 8008ac2:	05db      	lsls	r3, r3, #23
 8008ac4:	4605      	mov	r5, r0
 8008ac6:	460c      	mov	r4, r1
 8008ac8:	4616      	mov	r6, r2
 8008aca:	d505      	bpl.n	8008ad8 <__swrite+0x1e>
 8008acc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ad0:	2302      	movs	r3, #2
 8008ad2:	2200      	movs	r2, #0
 8008ad4:	f000 f856 	bl	8008b84 <_lseek_r>
 8008ad8:	89a3      	ldrh	r3, [r4, #12]
 8008ada:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008ade:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008ae2:	81a3      	strh	r3, [r4, #12]
 8008ae4:	4632      	mov	r2, r6
 8008ae6:	463b      	mov	r3, r7
 8008ae8:	4628      	mov	r0, r5
 8008aea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008aee:	f7ff b825 	b.w	8007b3c <_write_r>

08008af2 <__sseek>:
 8008af2:	b510      	push	{r4, lr}
 8008af4:	460c      	mov	r4, r1
 8008af6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008afa:	f000 f843 	bl	8008b84 <_lseek_r>
 8008afe:	1c43      	adds	r3, r0, #1
 8008b00:	89a3      	ldrh	r3, [r4, #12]
 8008b02:	bf15      	itete	ne
 8008b04:	6560      	strne	r0, [r4, #84]	; 0x54
 8008b06:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008b0a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008b0e:	81a3      	strheq	r3, [r4, #12]
 8008b10:	bf18      	it	ne
 8008b12:	81a3      	strhne	r3, [r4, #12]
 8008b14:	bd10      	pop	{r4, pc}

08008b16 <__sclose>:
 8008b16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b1a:	f000 b801 	b.w	8008b20 <_close_r>
	...

08008b20 <_close_r>:
 8008b20:	b538      	push	{r3, r4, r5, lr}
 8008b22:	4d06      	ldr	r5, [pc, #24]	; (8008b3c <_close_r+0x1c>)
 8008b24:	2300      	movs	r3, #0
 8008b26:	4604      	mov	r4, r0
 8008b28:	4608      	mov	r0, r1
 8008b2a:	602b      	str	r3, [r5, #0]
 8008b2c:	f7f8 f987 	bl	8000e3e <_close>
 8008b30:	1c43      	adds	r3, r0, #1
 8008b32:	d102      	bne.n	8008b3a <_close_r+0x1a>
 8008b34:	682b      	ldr	r3, [r5, #0]
 8008b36:	b103      	cbz	r3, 8008b3a <_close_r+0x1a>
 8008b38:	6023      	str	r3, [r4, #0]
 8008b3a:	bd38      	pop	{r3, r4, r5, pc}
 8008b3c:	2001392c 	.word	0x2001392c

08008b40 <_fstat_r>:
 8008b40:	b538      	push	{r3, r4, r5, lr}
 8008b42:	4d07      	ldr	r5, [pc, #28]	; (8008b60 <_fstat_r+0x20>)
 8008b44:	2300      	movs	r3, #0
 8008b46:	4604      	mov	r4, r0
 8008b48:	4608      	mov	r0, r1
 8008b4a:	4611      	mov	r1, r2
 8008b4c:	602b      	str	r3, [r5, #0]
 8008b4e:	f7f8 f982 	bl	8000e56 <_fstat>
 8008b52:	1c43      	adds	r3, r0, #1
 8008b54:	d102      	bne.n	8008b5c <_fstat_r+0x1c>
 8008b56:	682b      	ldr	r3, [r5, #0]
 8008b58:	b103      	cbz	r3, 8008b5c <_fstat_r+0x1c>
 8008b5a:	6023      	str	r3, [r4, #0]
 8008b5c:	bd38      	pop	{r3, r4, r5, pc}
 8008b5e:	bf00      	nop
 8008b60:	2001392c 	.word	0x2001392c

08008b64 <_isatty_r>:
 8008b64:	b538      	push	{r3, r4, r5, lr}
 8008b66:	4d06      	ldr	r5, [pc, #24]	; (8008b80 <_isatty_r+0x1c>)
 8008b68:	2300      	movs	r3, #0
 8008b6a:	4604      	mov	r4, r0
 8008b6c:	4608      	mov	r0, r1
 8008b6e:	602b      	str	r3, [r5, #0]
 8008b70:	f7f8 f981 	bl	8000e76 <_isatty>
 8008b74:	1c43      	adds	r3, r0, #1
 8008b76:	d102      	bne.n	8008b7e <_isatty_r+0x1a>
 8008b78:	682b      	ldr	r3, [r5, #0]
 8008b7a:	b103      	cbz	r3, 8008b7e <_isatty_r+0x1a>
 8008b7c:	6023      	str	r3, [r4, #0]
 8008b7e:	bd38      	pop	{r3, r4, r5, pc}
 8008b80:	2001392c 	.word	0x2001392c

08008b84 <_lseek_r>:
 8008b84:	b538      	push	{r3, r4, r5, lr}
 8008b86:	4d07      	ldr	r5, [pc, #28]	; (8008ba4 <_lseek_r+0x20>)
 8008b88:	4604      	mov	r4, r0
 8008b8a:	4608      	mov	r0, r1
 8008b8c:	4611      	mov	r1, r2
 8008b8e:	2200      	movs	r2, #0
 8008b90:	602a      	str	r2, [r5, #0]
 8008b92:	461a      	mov	r2, r3
 8008b94:	f7f8 f97a 	bl	8000e8c <_lseek>
 8008b98:	1c43      	adds	r3, r0, #1
 8008b9a:	d102      	bne.n	8008ba2 <_lseek_r+0x1e>
 8008b9c:	682b      	ldr	r3, [r5, #0]
 8008b9e:	b103      	cbz	r3, 8008ba2 <_lseek_r+0x1e>
 8008ba0:	6023      	str	r3, [r4, #0]
 8008ba2:	bd38      	pop	{r3, r4, r5, pc}
 8008ba4:	2001392c 	.word	0x2001392c

08008ba8 <__malloc_lock>:
 8008ba8:	4801      	ldr	r0, [pc, #4]	; (8008bb0 <__malloc_lock+0x8>)
 8008baa:	f7ff bb2f 	b.w	800820c <__retarget_lock_acquire_recursive>
 8008bae:	bf00      	nop
 8008bb0:	2001391f 	.word	0x2001391f

08008bb4 <__malloc_unlock>:
 8008bb4:	4801      	ldr	r0, [pc, #4]	; (8008bbc <__malloc_unlock+0x8>)
 8008bb6:	f7ff bb2a 	b.w	800820e <__retarget_lock_release_recursive>
 8008bba:	bf00      	nop
 8008bbc:	2001391f 	.word	0x2001391f

08008bc0 <_read_r>:
 8008bc0:	b538      	push	{r3, r4, r5, lr}
 8008bc2:	4d07      	ldr	r5, [pc, #28]	; (8008be0 <_read_r+0x20>)
 8008bc4:	4604      	mov	r4, r0
 8008bc6:	4608      	mov	r0, r1
 8008bc8:	4611      	mov	r1, r2
 8008bca:	2200      	movs	r2, #0
 8008bcc:	602a      	str	r2, [r5, #0]
 8008bce:	461a      	mov	r2, r3
 8008bd0:	f7f8 f918 	bl	8000e04 <_read>
 8008bd4:	1c43      	adds	r3, r0, #1
 8008bd6:	d102      	bne.n	8008bde <_read_r+0x1e>
 8008bd8:	682b      	ldr	r3, [r5, #0]
 8008bda:	b103      	cbz	r3, 8008bde <_read_r+0x1e>
 8008bdc:	6023      	str	r3, [r4, #0]
 8008bde:	bd38      	pop	{r3, r4, r5, pc}
 8008be0:	2001392c 	.word	0x2001392c

08008be4 <_init>:
 8008be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008be6:	bf00      	nop
 8008be8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bea:	bc08      	pop	{r3}
 8008bec:	469e      	mov	lr, r3
 8008bee:	4770      	bx	lr

08008bf0 <_fini>:
 8008bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bf2:	bf00      	nop
 8008bf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bf6:	bc08      	pop	{r3}
 8008bf8:	469e      	mov	lr, r3
 8008bfa:	4770      	bx	lr
