[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  29059       tick       3877678       1751607       1685391       3877678 
      2  29059       tick       5372264       2525965       2506126       5372264 
      3  29059       tick       5368898       2523394       2503454       5368898 
      4  29059       tick       5353736       2517641       2494813       5353736 
      5  29059       tick       5383406       2529938       2511261       5383406 
      6  29059       tick       5350884       2516328       2486811       5350884 
      7  29059       tick       5367560       2523289       2506332       5367560 
      8  29059       tick       5360503       2522310       2502933       5360503 
      9  29059       tick       5363856       2519814       2496077       5363856 
     10  29059       tick       5373271       2525651       2509812       5373271 
     11  29059       tick       5363535       2519879       2494126       5363535 
     12  29059       tick       5364061       2522967       2503635       5364061 
     13  29059       tick       5372797       2525680       2505949       5372797 
     14  29059       tick       5355969       2517683       2495487       5355969 
     15  29059       tick       5378267       2526324       2510409       5378267 
     16  29059       tick       5373438       2526155       2509527       5373438 
     17  29059       tick       5358478       2519739       2498326       5358478 
     18  29059       tick       5379455       2528606       2503274       5379455 
     19  29059       exit        938961        441287        436379        938961 
