WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Oracle branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500046 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 3 min 8 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2500047 cumulative IPC: 3.99993 (Simulation time: 0 hr 3 min 8 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2500047 (Simulation time: 0 hr 3 min 8 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 5299046 heartbeat IPC: 3.57271 cumulative IPC: 3.57271 (Simulation time: 0 hr 6 min 25 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 8037585 heartbeat IPC: 3.65159 cumulative IPC: 3.61172 (Simulation time: 0 hr 9 min 19 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 10780442 heartbeat IPC: 3.64584 cumulative IPC: 3.62302 (Simulation time: 0 hr 12 min 16 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 13498455 heartbeat IPC: 3.67916 cumulative IPC: 3.6369 (Simulation time: 0 hr 15 min 36 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 16224961 heartbeat IPC: 3.6677 cumulative IPC: 3.64302 (Simulation time: 0 hr 18 min 42 sec) 
Simulation finished CPU 0 instructions: 50000003 cycles: 13724915 cumulative IPC: 3.64302 (Simulation time: 0 hr 18 min 42 sec) 

Simulation complete CPU 0 instructions: 50000003 cycles: 13724915 (Simulation time: 0 hr 18 min 42 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/648.exchange2_s-387B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 3.64302 instructions: 50000003 cycles: 13724915
CPU 0 Branch Prediction Accuracy: 98.9894% MPKI: 1.70164 Average ROB Occupancy at Mispredict: 85.1835
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.53074
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.16758
BRANCH_DIRECT_CALL: 0.00166
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00166

LLC TOTAL       ACCESS:       1127  HIT:          0  MISS:       1127
LLC LOAD         ACCESS:       1034  HIT:          0  MISS:       1034
LLC RFO          ACCESS:         67  HIT:          0  MISS:         67
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION  ACCESS:         26  HIT:          0  MISS:         26
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 106.594 cycles
cpu0_DTLB TOTAL       ACCESS:   10919019  HIT:   10918964  MISS:         55
cpu0_DTLB LOAD         ACCESS:   10919019  HIT:   10918964  MISS:         55
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 92.1819 cycles
cpu0_ITLB TOTAL       ACCESS:     606520  HIT:     606458  MISS:         62
cpu0_ITLB LOAD         ACCESS:     606520  HIT:     606458  MISS:         62
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 128.049 cycles
cpu0_L1D TOTAL       ACCESS:   13207691  HIT:   13206801  MISS:        890
cpu0_L1D LOAD         ACCESS:    7351205  HIT:    7351033  MISS:        172
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    5856448  HIT:    5855756  MISS:        692
cpu0_L1D TRANSLATION  ACCESS:         38  HIT:         12  MISS:         26
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 30.1045 cycles
cpu0_L1I TOTAL       ACCESS:     717018  HIT:     663325  MISS:      53693
cpu0_L1I LOAD         ACCESS:     717018  HIT:     663325  MISS:      53693
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 6.51625 cycles
cpu0_L2C TOTAL       ACCESS:      23108  HIT:      21981  MISS:       1127
cpu0_L2C LOAD         ACCESS:      23015  HIT:      21981  MISS:       1034
cpu0_L2C RFO          ACCESS:         67  HIT:          0  MISS:         67
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         26  HIT:          0  MISS:         26
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 127.594 cycles
cpu0_STLB TOTAL       ACCESS:         37  HIT:          0  MISS:         37
cpu0_STLB LOAD         ACCESS:         37  HIT:          0  MISS:         37
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 342.595 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:        795
  ROW_BUFFER_MISS:        332
 AVG DBUS CONGESTED CYCLE:    3.89026
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0

