#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Mar 18 12:19:32 2025
# Process ID         : 34756
# Current directory  : C:/FPGA/logtel/blk_mem_gen_0_ex
# Command line       : vivado.exe -notrace -source c:/FPGA/logtel/lab20_axi_1/lab20_axi_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ex.tcl
# Log file           : C:/FPGA/logtel/blk_mem_gen_0_ex/vivado.log
# Journal file       : C:/FPGA/logtel/blk_mem_gen_0_ex\vivado.jou
# Running On         : dvirhersh_comp
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12450H
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 12
# Host memory        : 16857 MB
# Swap memory        : 11811 MB
# Total Virtual      : 28668 MB
# Available Virtual  : 8709 MB
#-----------------------------------------------------------
start_gui
source c:/FPGA/logtel/lab20_axi_1/lab20_axi_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ex.tcl -notrace
update_compile_order -fileset sources_1
launch_simulation
source blk_mem_gen_0_tb.tcl
restart
run 1 ms
save_wave_config {C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_tb_behav.wcfg
set_property xsim.view C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_tb_behav.wcfg [get_filesets sim_1]
save_wave_config {C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_tb_behav.wcfg}
save_wave_config {C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_tb_behav.wcfg}
save_wave_config {C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_tb_behav.wcfg}
save_wave_config {C:/FPGA/logtel/blk_mem_gen_0_ex/blk_mem_gen_0_tb_behav.wcfg}
