
RobotCar_v1.1.2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bd68  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d4  0800bef8  0800bef8  0001bef8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c4cc  0800c4cc  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800c4cc  0800c4cc  0001c4cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c4d4  0800c4d4  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c4d4  0800c4d4  0001c4d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c4d8  0800c4d8  0001c4d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  0800c4dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000680  200001f0  0800c6cc  000201f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000870  0800c6cc  00020870  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016d48  00000000  00000000  00020263  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002e5f  00000000  00000000  00036fab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001528  00000000  00000000  00039e10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001093  00000000  00000000  0003b338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028d5c  00000000  00000000  0003c3cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000198ec  00000000  00000000  00065127  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f8e6c  00000000  00000000  0007ea13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006a9c  00000000  00000000  00177880  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  0017e31c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f0 	.word	0x200001f0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bee0 	.word	0x0800bee0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f4 	.word	0x200001f4
 80001cc:	0800bee0 	.word	0x0800bee0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b970 	b.w	8000ea0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	460d      	mov	r5, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	460f      	mov	r7, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4694      	mov	ip, r2
 8000bec:	d965      	bls.n	8000cba <__udivmoddi4+0xe2>
 8000bee:	fab2 f382 	clz	r3, r2
 8000bf2:	b143      	cbz	r3, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bf8:	f1c3 0220 	rsb	r2, r3, #32
 8000bfc:	409f      	lsls	r7, r3
 8000bfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000c02:	4317      	orrs	r7, r2
 8000c04:	409c      	lsls	r4, r3
 8000c06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c0a:	fa1f f58c 	uxth.w	r5, ip
 8000c0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c12:	0c22      	lsrs	r2, r4, #16
 8000c14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c1c:	fb01 f005 	mul.w	r0, r1, r5
 8000c20:	4290      	cmp	r0, r2
 8000c22:	d90a      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c24:	eb1c 0202 	adds.w	r2, ip, r2
 8000c28:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c2c:	f080 811c 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c30:	4290      	cmp	r0, r2
 8000c32:	f240 8119 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c36:	3902      	subs	r1, #2
 8000c38:	4462      	add	r2, ip
 8000c3a:	1a12      	subs	r2, r2, r0
 8000c3c:	b2a4      	uxth	r4, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c4a:	fb00 f505 	mul.w	r5, r0, r5
 8000c4e:	42a5      	cmp	r5, r4
 8000c50:	d90a      	bls.n	8000c68 <__udivmoddi4+0x90>
 8000c52:	eb1c 0404 	adds.w	r4, ip, r4
 8000c56:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5a:	f080 8107 	bcs.w	8000e6c <__udivmoddi4+0x294>
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	f240 8104 	bls.w	8000e6c <__udivmoddi4+0x294>
 8000c64:	4464      	add	r4, ip
 8000c66:	3802      	subs	r0, #2
 8000c68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6c:	1b64      	subs	r4, r4, r5
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11e      	cbz	r6, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40dc      	lsrs	r4, r3
 8000c74:	2300      	movs	r3, #0
 8000c76:	e9c6 4300 	strd	r4, r3, [r6]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0xbc>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80ed 	beq.w	8000e62 <__udivmoddi4+0x28a>
 8000c88:	2100      	movs	r1, #0
 8000c8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	fab3 f183 	clz	r1, r3
 8000c98:	2900      	cmp	r1, #0
 8000c9a:	d149      	bne.n	8000d30 <__udivmoddi4+0x158>
 8000c9c:	42ab      	cmp	r3, r5
 8000c9e:	d302      	bcc.n	8000ca6 <__udivmoddi4+0xce>
 8000ca0:	4282      	cmp	r2, r0
 8000ca2:	f200 80f8 	bhi.w	8000e96 <__udivmoddi4+0x2be>
 8000ca6:	1a84      	subs	r4, r0, r2
 8000ca8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cac:	2001      	movs	r0, #1
 8000cae:	4617      	mov	r7, r2
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d0e2      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cb8:	e7df      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cba:	b902      	cbnz	r2, 8000cbe <__udivmoddi4+0xe6>
 8000cbc:	deff      	udf	#255	; 0xff
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8090 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cc8:	1a8a      	subs	r2, r1, r2
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cdc:	0c22      	lsrs	r2, r4, #16
 8000cde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ce2:	fb0e f005 	mul.w	r0, lr, r5
 8000ce6:	4290      	cmp	r0, r2
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cea:	eb1c 0202 	adds.w	r2, ip, r2
 8000cee:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4290      	cmp	r0, r2
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2b8>
 8000cfa:	4645      	mov	r5, r8
 8000cfc:	1a12      	subs	r2, r2, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d04:	fb07 2210 	mls	r2, r7, r0, r2
 8000d08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x14e>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x14c>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2c2>
 8000d24:	4610      	mov	r0, r2
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d2e:	e79f      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d30:	f1c1 0720 	rsb	r7, r1, #32
 8000d34:	408b      	lsls	r3, r1
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d42:	fa20 f307 	lsr.w	r3, r0, r7
 8000d46:	40fd      	lsrs	r5, r7
 8000d48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4c:	4323      	orrs	r3, r4
 8000d4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d52:	fa1f fe8c 	uxth.w	lr, ip
 8000d56:	fb09 5518 	mls	r5, r9, r8, r5
 8000d5a:	0c1c      	lsrs	r4, r3, #16
 8000d5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d60:	fb08 f50e 	mul.w	r5, r8, lr
 8000d64:	42a5      	cmp	r5, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1c 0404 	adds.w	r4, ip, r4
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2b4>
 8000d7c:	42a5      	cmp	r5, r4
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2b4>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4464      	add	r4, ip
 8000d88:	1b64      	subs	r4, r4, r5
 8000d8a:	b29d      	uxth	r5, r3
 8000d8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d90:	fb09 4413 	mls	r4, r9, r3, r4
 8000d94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2ac>
 8000daa:	45a6      	cmp	lr, r4
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2ac>
 8000dae:	3b02      	subs	r3, #2
 8000db0:	4464      	add	r4, ip
 8000db2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000db6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dba:	eba4 040e 	sub.w	r4, r4, lr
 8000dbe:	42ac      	cmp	r4, r5
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46ae      	mov	lr, r5
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x29c>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x298>
 8000dc8:	b156      	cbz	r6, 8000de0 <__udivmoddi4+0x208>
 8000dca:	ebb0 0208 	subs.w	r2, r0, r8
 8000dce:	eb64 040e 	sbc.w	r4, r4, lr
 8000dd2:	fa04 f707 	lsl.w	r7, r4, r7
 8000dd6:	40ca      	lsrs	r2, r1
 8000dd8:	40cc      	lsrs	r4, r1
 8000dda:	4317      	orrs	r7, r2
 8000ddc:	e9c6 7400 	strd	r7, r4, [r6]
 8000de0:	4618      	mov	r0, r3
 8000de2:	2100      	movs	r1, #0
 8000de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de8:	f1c3 0120 	rsb	r1, r3, #32
 8000dec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000df0:	fa20 f201 	lsr.w	r2, r0, r1
 8000df4:	fa25 f101 	lsr.w	r1, r5, r1
 8000df8:	409d      	lsls	r5, r3
 8000dfa:	432a      	orrs	r2, r5
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e08:	fb07 1510 	mls	r5, r7, r0, r1
 8000e0c:	0c11      	lsrs	r1, r2, #16
 8000e0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e12:	fb00 f50e 	mul.w	r5, r0, lr
 8000e16:	428d      	cmp	r5, r1
 8000e18:	fa04 f403 	lsl.w	r4, r4, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x258>
 8000e1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e28:	428d      	cmp	r5, r1
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1b49      	subs	r1, r1, r5
 8000e32:	b292      	uxth	r2, r2
 8000e34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e38:	fb07 1115 	mls	r1, r7, r5, r1
 8000e3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e40:	fb05 f10e 	mul.w	r1, r5, lr
 8000e44:	4291      	cmp	r1, r2
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x282>
 8000e48:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000e52:	4291      	cmp	r1, r2
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000e56:	3d02      	subs	r5, #2
 8000e58:	4462      	add	r2, ip
 8000e5a:	1a52      	subs	r2, r2, r1
 8000e5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0xfc>
 8000e62:	4631      	mov	r1, r6
 8000e64:	4630      	mov	r0, r6
 8000e66:	e708      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000e68:	4639      	mov	r1, r7
 8000e6a:	e6e6      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	e6fb      	b.n	8000c68 <__udivmoddi4+0x90>
 8000e70:	4548      	cmp	r0, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e80:	4645      	mov	r5, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x282>
 8000e84:	462b      	mov	r3, r5
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x258>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e90:	3d02      	subs	r5, #2
 8000e92:	4462      	add	r2, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e96:	4608      	mov	r0, r1
 8000e98:	e70a      	b.n	8000cb0 <__udivmoddi4+0xd8>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x14e>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <GET_TOF_DATA>:
/**
 * Auswertung der TOF-Sensoren
 *
 */
static void GET_TOF_DATA(uint8_t SensorNR)
{
 8000ea4:	b590      	push	{r4, r7, lr}
 8000ea6:	b085      	sub	sp, #20
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	4603      	mov	r3, r0
 8000eac:	71fb      	strb	r3, [r7, #7]
	uint32_t delayTOF = 10;
 8000eae:	230a      	movs	r3, #10
 8000eb0:	60bb      	str	r3, [r7, #8]
	printf("\n");
 8000eb2:	200a      	movs	r0, #10
 8000eb4:	f008 ffe6 	bl	8009e84 <putchar>

		status[SensorNR] = VL53L4CD_StartRanging(deviceTOF[SensorNR]);
 8000eb8:	79fb      	ldrb	r3, [r7, #7]
 8000eba:	4a41      	ldr	r2, [pc, #260]	; (8000fc0 <GET_TOF_DATA+0x11c>)
 8000ebc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ec0:	79fc      	ldrb	r4, [r7, #7]
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f008 f815 	bl	8008ef2 <VL53L4CD_StartRanging>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	461a      	mov	r2, r3
 8000ecc:	4b3d      	ldr	r3, [pc, #244]	; (8000fc4 <GET_TOF_DATA+0x120>)
 8000ece:	551a      	strb	r2, [r3, r4]

		if(status[SensorNR] == 0)
 8000ed0:	79fb      	ldrb	r3, [r7, #7]
 8000ed2:	4a3c      	ldr	r2, [pc, #240]	; (8000fc4 <GET_TOF_DATA+0x120>)
 8000ed4:	5cd3      	ldrb	r3, [r2, r3]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d15e      	bne.n	8000f98 <GET_TOF_DATA+0xf4>
		{
			uint8_t messungen = 0;
 8000eda:	2300      	movs	r3, #0
 8000edc:	73fb      	strb	r3, [r7, #15]
			// Jeden Messung zwei mal um Genauigkeit zu erh√∂hen
			while(messungen < 2)
 8000ede:	e058      	b.n	8000f92 <GET_TOF_DATA+0xee>
			{
				//Polling um zu pruefen ob eine neue Messung abgeschlossen ist
					HAL_Delay(delayTOF);
 8000ee0:	68b8      	ldr	r0, [r7, #8]
 8000ee2:	f001 ff73 	bl	8002dcc <HAL_Delay>
					status[SensorNR] = VL53L4CD_CheckForDataReady(deviceTOF[SensorNR], &isReady[SensorNR]);
 8000ee6:	79fb      	ldrb	r3, [r7, #7]
 8000ee8:	4a35      	ldr	r2, [pc, #212]	; (8000fc0 <GET_TOF_DATA+0x11c>)
 8000eea:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000eee:	79fb      	ldrb	r3, [r7, #7]
 8000ef0:	4935      	ldr	r1, [pc, #212]	; (8000fc8 <GET_TOF_DATA+0x124>)
 8000ef2:	440b      	add	r3, r1
 8000ef4:	79fc      	ldrb	r4, [r7, #7]
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	4610      	mov	r0, r2
 8000efa:	f008 f843 	bl	8008f84 <VL53L4CD_CheckForDataReady>
 8000efe:	4603      	mov	r3, r0
 8000f00:	461a      	mov	r2, r3
 8000f02:	4b30      	ldr	r3, [pc, #192]	; (8000fc4 <GET_TOF_DATA+0x120>)
 8000f04:	551a      	strb	r2, [r3, r4]

					if(isReady[SensorNR])
 8000f06:	79fb      	ldrb	r3, [r7, #7]
 8000f08:	4a2f      	ldr	r2, [pc, #188]	; (8000fc8 <GET_TOF_DATA+0x124>)
 8000f0a:	5cd3      	ldrb	r3, [r2, r3]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d035      	beq.n	8000f7c <GET_TOF_DATA+0xd8>
					{
						HAL_Delay(delayTOF);
 8000f10:	68b8      	ldr	r0, [r7, #8]
 8000f12:	f001 ff5b 	bl	8002dcc <HAL_Delay>

						//Hardwareinterrupt des Sensors l√∂schen, sonst kann keine weitere Messung erfolgen
						VL53L4CD_ClearInterrupt(deviceTOF[SensorNR]);
 8000f16:	79fb      	ldrb	r3, [r7, #7]
 8000f18:	4a29      	ldr	r2, [pc, #164]	; (8000fc0 <GET_TOF_DATA+0x11c>)
 8000f1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f007 ffd0 	bl	8008ec4 <VL53L4CD_ClearInterrupt>

						//Entfernung auslesen
						//Die Entfernung wird immer direkt nach dem auslesen wieder gespeichert!
						HAL_Delay(delayTOF);
 8000f24:	68b8      	ldr	r0, [r7, #8]
 8000f26:	f001 ff51 	bl	8002dcc <HAL_Delay>
						VL53L4CD_GetResult(deviceTOF[SensorNR], &result[SensorNR]);
 8000f2a:	79fb      	ldrb	r3, [r7, #7]
 8000f2c:	4a24      	ldr	r2, [pc, #144]	; (8000fc0 <GET_TOF_DATA+0x11c>)
 8000f2e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000f32:	79fb      	ldrb	r3, [r7, #7]
 8000f34:	011b      	lsls	r3, r3, #4
 8000f36:	4925      	ldr	r1, [pc, #148]	; (8000fcc <GET_TOF_DATA+0x128>)
 8000f38:	440b      	add	r3, r1
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	4610      	mov	r0, r2
 8000f3e:	f008 f983 	bl	8009248 <VL53L4CD_GetResult>
						if(result[SensorNR].range_status == 0)
 8000f42:	79fb      	ldrb	r3, [r7, #7]
 8000f44:	4a21      	ldr	r2, [pc, #132]	; (8000fcc <GET_TOF_DATA+0x128>)
 8000f46:	011b      	lsls	r3, r3, #4
 8000f48:	4413      	add	r3, r2
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d115      	bne.n	8000f7c <GET_TOF_DATA+0xd8>
						{
							distance_TOF[SensorNR] = result[SensorNR].distance_mm;
 8000f50:	79fa      	ldrb	r2, [r7, #7]
 8000f52:	79fb      	ldrb	r3, [r7, #7]
 8000f54:	491d      	ldr	r1, [pc, #116]	; (8000fcc <GET_TOF_DATA+0x128>)
 8000f56:	0112      	lsls	r2, r2, #4
 8000f58:	440a      	add	r2, r1
 8000f5a:	3202      	adds	r2, #2
 8000f5c:	8811      	ldrh	r1, [r2, #0]
 8000f5e:	4a1c      	ldr	r2, [pc, #112]	; (8000fd0 <GET_TOF_DATA+0x12c>)
 8000f60:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
							printf("%s	-> Distance = %5d mm\n",TofDevStr[SensorNR], distance_TOF[SensorNR]);
 8000f64:	79fb      	ldrb	r3, [r7, #7]
 8000f66:	4a1b      	ldr	r2, [pc, #108]	; (8000fd4 <GET_TOF_DATA+0x130>)
 8000f68:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8000f6c:	79fb      	ldrb	r3, [r7, #7]
 8000f6e:	4a18      	ldr	r2, [pc, #96]	; (8000fd0 <GET_TOF_DATA+0x12c>)
 8000f70:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f74:	461a      	mov	r2, r3
 8000f76:	4818      	ldr	r0, [pc, #96]	; (8000fd8 <GET_TOF_DATA+0x134>)
 8000f78:	f008 ff72 	bl	8009e60 <iprintf>
						}
					}
					messungen++;
 8000f7c:	7bfb      	ldrb	r3, [r7, #15]
 8000f7e:	3301      	adds	r3, #1
 8000f80:	73fb      	strb	r3, [r7, #15]
					WaitMs(deviceTOF[SensorNR], delayTOF);
 8000f82:	79fb      	ldrb	r3, [r7, #7]
 8000f84:	4a0e      	ldr	r2, [pc, #56]	; (8000fc0 <GET_TOF_DATA+0x11c>)
 8000f86:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f8a:	68b9      	ldr	r1, [r7, #8]
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f001 f967 	bl	8002260 <WaitMs>
			while(messungen < 2)
 8000f92:	7bfb      	ldrb	r3, [r7, #15]
 8000f94:	2b01      	cmp	r3, #1
 8000f96:	d9a3      	bls.n	8000ee0 <GET_TOF_DATA+0x3c>
			}
		}
		HAL_Delay(delayTOF);
 8000f98:	68b8      	ldr	r0, [r7, #8]
 8000f9a:	f001 ff17 	bl	8002dcc <HAL_Delay>
		status[SensorNR] = VL53L4CD_StopRanging(deviceTOF[SensorNR]);
 8000f9e:	79fb      	ldrb	r3, [r7, #7]
 8000fa0:	4a07      	ldr	r2, [pc, #28]	; (8000fc0 <GET_TOF_DATA+0x11c>)
 8000fa2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fa6:	79fc      	ldrb	r4, [r7, #7]
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f007 ffd4 	bl	8008f56 <VL53L4CD_StopRanging>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	461a      	mov	r2, r3
 8000fb2:	4b04      	ldr	r3, [pc, #16]	; (8000fc4 <GET_TOF_DATA+0x120>)
 8000fb4:	551a      	strb	r2, [r3, r4]
}
 8000fb6:	bf00      	nop
 8000fb8:	3714      	adds	r7, #20
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd90      	pop	{r4, r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	2000020c 	.word	0x2000020c
 8000fc4:	2000021c 	.word	0x2000021c
 8000fc8:	20000224 	.word	0x20000224
 8000fcc:	2000023c 	.word	0x2000023c
 8000fd0:	200002ac 	.word	0x200002ac
 8000fd4:	20000000 	.word	0x20000000
 8000fd8:	0800bf58 	.word	0x0800bf58

08000fdc <TOF_INIT>:
 * Allerdings wird der Sensor 0 (0x52) zwar richtig initialisiert und eine ID zugewiesen, dennoch kann die erste I2C Adresse nicht genutzt werden, da es sonst zu Problemen bei folgenden Sensoren kommt.
 * L√∂sung: Variable TOF_COUNT um eins erh√∂hen um bei 6 Sensoren 7 I2C Adressen zu generieren, dabei die erste nicht nutzen und auswertnen. Sensoren belgen den Bus auf Device[1-7], Device [0] wird nicht genutzt.
 *
 */
static void TOF_INIT(void)
{
 8000fdc:	b590      	push	{r4, r7, lr}
 8000fde:	b083      	sub	sp, #12
 8000fe0:	af00      	add	r7, sp, #0
	 uint8_t i;

	RESET_ALL_TOF_SEN();
 8000fe2:	f000 f8cb 	bl	800117c <RESET_ALL_TOF_SEN>

	  for (i = 0; i < TOF_COUNT; i++)
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	71fb      	strb	r3, [r7, #7]
 8000fea:	e06d      	b.n	80010c8 <TOF_INIT+0xec>
	  {
		  SET_TOF_PIN(i);
 8000fec:	79fb      	ldrb	r3, [r7, #7]
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f000 f888 	bl	8001104 <SET_TOF_PIN>

		  Dev_t i2cAddr = 0x52;		// !!! Wichtig !!! defaultAdress nicht √§ndern, f√ºhrt zu I2C Problemen
 8000ff4:	2352      	movs	r3, #82	; 0x52
 8000ff6:	80bb      	strh	r3, [r7, #4]
		  deviceTOF[i]  = (i2cAddr + i*2);
 8000ff8:	79fb      	ldrb	r3, [r7, #7]
 8000ffa:	b29b      	uxth	r3, r3
 8000ffc:	005b      	lsls	r3, r3, #1
 8000ffe:	b299      	uxth	r1, r3
 8001000:	79fb      	ldrb	r3, [r7, #7]
 8001002:	88ba      	ldrh	r2, [r7, #4]
 8001004:	440a      	add	r2, r1
 8001006:	b291      	uxth	r1, r2
 8001008:	4a36      	ldr	r2, [pc, #216]	; (80010e4 <TOF_INIT+0x108>)
 800100a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

		  // Setzen der neuen I2C Adressen und auslesen der Sensor ID (0xEBAA)
		  VL53L4CD_SetI2CAddress(i2cAddr, deviceTOF[i]);
 800100e:	79fb      	ldrb	r3, [r7, #7]
 8001010:	4a34      	ldr	r2, [pc, #208]	; (80010e4 <TOF_INIT+0x108>)
 8001012:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001016:	b2da      	uxtb	r2, r3
 8001018:	88bb      	ldrh	r3, [r7, #4]
 800101a:	4611      	mov	r1, r2
 800101c:	4618      	mov	r0, r3
 800101e:	f007 fe58 	bl	8008cd2 <VL53L4CD_SetI2CAddress>
		  VL53L4CD_GetSensorId(deviceTOF[i], &sensor_id[i]);
 8001022:	79fb      	ldrb	r3, [r7, #7]
 8001024:	4a2f      	ldr	r2, [pc, #188]	; (80010e4 <TOF_INIT+0x108>)
 8001026:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800102a:	79fb      	ldrb	r3, [r7, #7]
 800102c:	005b      	lsls	r3, r3, #1
 800102e:	492e      	ldr	r1, [pc, #184]	; (80010e8 <TOF_INIT+0x10c>)
 8001030:	440b      	add	r3, r1
 8001032:	4619      	mov	r1, r3
 8001034:	4610      	mov	r0, r2
 8001036:	f007 fe68 	bl	8008d0a <VL53L4CD_GetSensorId>

		  if (deviceTOF[i] != 0x52)
 800103a:	79fb      	ldrb	r3, [r7, #7]
 800103c:	4a29      	ldr	r2, [pc, #164]	; (80010e4 <TOF_INIT+0x108>)
 800103e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001042:	2b52      	cmp	r3, #82	; 0x52
 8001044:	d010      	beq.n	8001068 <TOF_INIT+0x8c>
		  {
			  printf("Init [ToF: %d]: Device -> %s 	ID: %04lX\n", deviceTOF[i], TofDevStr[i], (unsigned long)sensor_id[i]);
 8001046:	79fb      	ldrb	r3, [r7, #7]
 8001048:	4a26      	ldr	r2, [pc, #152]	; (80010e4 <TOF_INIT+0x108>)
 800104a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800104e:	4618      	mov	r0, r3
 8001050:	79fb      	ldrb	r3, [r7, #7]
 8001052:	4a26      	ldr	r2, [pc, #152]	; (80010ec <TOF_INIT+0x110>)
 8001054:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001058:	79fb      	ldrb	r3, [r7, #7]
 800105a:	4923      	ldr	r1, [pc, #140]	; (80010e8 <TOF_INIT+0x10c>)
 800105c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001060:	4601      	mov	r1, r0
 8001062:	4823      	ldr	r0, [pc, #140]	; (80010f0 <TOF_INIT+0x114>)
 8001064:	f008 fefc 	bl	8009e60 <iprintf>
		  }

		  if((status[i] || (sensor_id[i] != 0xEBAA)) && (i != 0))
 8001068:	79fb      	ldrb	r3, [r7, #7]
 800106a:	4a22      	ldr	r2, [pc, #136]	; (80010f4 <TOF_INIT+0x118>)
 800106c:	5cd3      	ldrb	r3, [r2, r3]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d107      	bne.n	8001082 <TOF_INIT+0xa6>
 8001072:	79fb      	ldrb	r3, [r7, #7]
 8001074:	4a1c      	ldr	r2, [pc, #112]	; (80010e8 <TOF_INIT+0x10c>)
 8001076:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800107a:	f64e 32aa 	movw	r2, #60330	; 0xebaa
 800107e:	4293      	cmp	r3, r2
 8001080:	d005      	beq.n	800108e <TOF_INIT+0xb2>
 8001082:	79fb      	ldrb	r3, [r7, #7]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d002      	beq.n	800108e <TOF_INIT+0xb2>
		  	{
		  		printf("VL53L4CD not detected at requested address\n");
 8001088:	481b      	ldr	r0, [pc, #108]	; (80010f8 <TOF_INIT+0x11c>)
 800108a:	f008 ff57 	bl	8009f3c <puts>
		  	}

		  //Sensor initialisieren
		  if (deviceTOF[i] != 0x52)
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	4a14      	ldr	r2, [pc, #80]	; (80010e4 <TOF_INIT+0x108>)
 8001092:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001096:	2b52      	cmp	r3, #82	; 0x52
 8001098:	d00b      	beq.n	80010b2 <TOF_INIT+0xd6>
		  		  {
			  	  	  status[i] = VL53L4CD_SensorInit(deviceTOF[i]);
 800109a:	79fb      	ldrb	r3, [r7, #7]
 800109c:	4a11      	ldr	r2, [pc, #68]	; (80010e4 <TOF_INIT+0x108>)
 800109e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80010a2:	79fc      	ldrb	r4, [r7, #7]
 80010a4:	4618      	mov	r0, r3
 80010a6:	f007 fe49 	bl	8008d3c <VL53L4CD_SensorInit>
 80010aa:	4603      	mov	r3, r0
 80010ac:	461a      	mov	r2, r3
 80010ae:	4b11      	ldr	r3, [pc, #68]	; (80010f4 <TOF_INIT+0x118>)
 80010b0:	551a      	strb	r2, [r3, r4]
		  		  }

		  	if(status[i])
 80010b2:	79fb      	ldrb	r3, [r7, #7]
 80010b4:	4a0f      	ldr	r2, [pc, #60]	; (80010f4 <TOF_INIT+0x118>)
 80010b6:	5cd3      	ldrb	r3, [r2, r3]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d002      	beq.n	80010c2 <TOF_INIT+0xe6>
		  	{
		  		printf("VL53L4CD ULD Loading failed\n");
 80010bc:	480f      	ldr	r0, [pc, #60]	; (80010fc <TOF_INIT+0x120>)
 80010be:	f008 ff3d 	bl	8009f3c <puts>
	  for (i = 0; i < TOF_COUNT; i++)
 80010c2:	79fb      	ldrb	r3, [r7, #7]
 80010c4:	3301      	adds	r3, #1
 80010c6:	71fb      	strb	r3, [r7, #7]
 80010c8:	79fb      	ldrb	r3, [r7, #7]
 80010ca:	2b06      	cmp	r3, #6
 80010cc:	d98e      	bls.n	8000fec <TOF_INIT+0x10>
		  	}
	  	}

	  	printf("\n");
 80010ce:	200a      	movs	r0, #10
 80010d0:	f008 fed8 	bl	8009e84 <putchar>
	  	printf("VL53L4CD: Ultra Light Driver ready!\n");
 80010d4:	480a      	ldr	r0, [pc, #40]	; (8001100 <TOF_INIT+0x124>)
 80010d6:	f008 ff31 	bl	8009f3c <puts>
}
 80010da:	bf00      	nop
 80010dc:	370c      	adds	r7, #12
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd90      	pop	{r4, r7, pc}
 80010e2:	bf00      	nop
 80010e4:	2000020c 	.word	0x2000020c
 80010e8:	2000022c 	.word	0x2000022c
 80010ec:	20000000 	.word	0x20000000
 80010f0:	0800bf74 	.word	0x0800bf74
 80010f4:	2000021c 	.word	0x2000021c
 80010f8:	0800bfa0 	.word	0x0800bfa0
 80010fc:	0800bfcc 	.word	0x0800bfcc
 8001100:	0800bfe8 	.word	0x0800bfe8

08001104 <SET_TOF_PIN>:
/**
 *	PIN Set der ToF Sensoren (jeden Sonsor einzeln)
 *	Set der Pins √ºber Register (ohne HAL-Funktion)
 */
static void SET_TOF_PIN(uint8_t device)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
 800110a:	4603      	mov	r3, r0
 800110c:	71fb      	strb	r3, [r7, #7]
	switch (device)
 800110e:	79fb      	ldrb	r3, [r7, #7]
 8001110:	2b05      	cmp	r3, #5
 8001112:	d829      	bhi.n	8001168 <SET_TOF_PIN+0x64>
 8001114:	a201      	add	r2, pc, #4	; (adr r2, 800111c <SET_TOF_PIN+0x18>)
 8001116:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800111a:	bf00      	nop
 800111c:	08001135 	.word	0x08001135
 8001120:	0800113d 	.word	0x0800113d
 8001124:	08001145 	.word	0x08001145
 8001128:	0800114d 	.word	0x0800114d
 800112c:	08001155 	.word	0x08001155
 8001130:	0800115f 	.word	0x0800115f
	{
		case 0:	//CENTER_LEFT		(PC04)
			GPIOC->BSRR = (uint32_t)GPIO_PIN_4;
 8001134:	4b10      	ldr	r3, [pc, #64]	; (8001178 <SET_TOF_PIN+0x74>)
 8001136:	2210      	movs	r2, #16
 8001138:	619a      	str	r2, [r3, #24]
			break;
 800113a:	e016      	b.n	800116a <SET_TOF_PIN+0x66>
		case 1:	//FRONTSIDE_LEFT	(PC05)
			GPIOC->BSRR = (uint32_t)GPIO_PIN_5;
 800113c:	4b0e      	ldr	r3, [pc, #56]	; (8001178 <SET_TOF_PIN+0x74>)
 800113e:	2220      	movs	r2, #32
 8001140:	619a      	str	r2, [r3, #24]
			break;
 8001142:	e012      	b.n	800116a <SET_TOF_PIN+0x66>
		case 2:	//FRONTSIDE_CENTER	(PC06)
			GPIOC->BSRR = (uint32_t)GPIO_PIN_6;
 8001144:	4b0c      	ldr	r3, [pc, #48]	; (8001178 <SET_TOF_PIN+0x74>)
 8001146:	2240      	movs	r2, #64	; 0x40
 8001148:	619a      	str	r2, [r3, #24]
			break;
 800114a:	e00e      	b.n	800116a <SET_TOF_PIN+0x66>
		case 3:	//FRONTSIDE_RIGHT	(PC07)
			GPIOC->BSRR = (uint32_t)GPIO_PIN_7;
 800114c:	4b0a      	ldr	r3, [pc, #40]	; (8001178 <SET_TOF_PIN+0x74>)
 800114e:	2280      	movs	r2, #128	; 0x80
 8001150:	619a      	str	r2, [r3, #24]
			break;
 8001152:	e00a      	b.n	800116a <SET_TOF_PIN+0x66>
		case 4:	//BACKSIDE_CENTER 	(PC08)
			GPIOC->BSRR = (uint32_t)GPIO_PIN_8;
 8001154:	4b08      	ldr	r3, [pc, #32]	; (8001178 <SET_TOF_PIN+0x74>)
 8001156:	f44f 7280 	mov.w	r2, #256	; 0x100
 800115a:	619a      	str	r2, [r3, #24]
			break;
 800115c:	e005      	b.n	800116a <SET_TOF_PIN+0x66>
		case 5:	//BACKSIDE_LEFT 	(PC09)
			GPIOC->BSRR = (uint32_t)GPIO_PIN_9;
 800115e:	4b06      	ldr	r3, [pc, #24]	; (8001178 <SET_TOF_PIN+0x74>)
 8001160:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001164:	619a      	str	r2, [r3, #24]
			break;
 8001166:	e000      	b.n	800116a <SET_TOF_PIN+0x66>
//		case 7:	//BACKSIDE_RIGHT 	(PC11)
//			GPIOC->BSRR = (uint32_t)GPIO_PIN_11;
//			break;

		default:
			break;
 8001168:	bf00      	nop
	}
	usDelay(3);
 800116a:	2003      	movs	r0, #3
 800116c:	f000 f8ae 	bl	80012cc <usDelay>
}
 8001170:	bf00      	nop
 8001172:	3708      	adds	r7, #8
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	48000800 	.word	0x48000800

0800117c <RESET_ALL_TOF_SEN>:
/**
 *	PIN Reset aller ToF Sensoren (GPIOC)
 *	Reset der Pins √ºber Register (ohne HAL-Funktion)
 */
static void RESET_ALL_TOF_SEN(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
	  GPIOC->BRR = (uint32_t)GPIO_PIN_4;
 8001180:	4b0c      	ldr	r3, [pc, #48]	; (80011b4 <RESET_ALL_TOF_SEN+0x38>)
 8001182:	2210      	movs	r2, #16
 8001184:	629a      	str	r2, [r3, #40]	; 0x28
	  GPIOC->BRR = (uint32_t)GPIO_PIN_5;
 8001186:	4b0b      	ldr	r3, [pc, #44]	; (80011b4 <RESET_ALL_TOF_SEN+0x38>)
 8001188:	2220      	movs	r2, #32
 800118a:	629a      	str	r2, [r3, #40]	; 0x28
	  GPIOC->BRR = (uint32_t)GPIO_PIN_6;
 800118c:	4b09      	ldr	r3, [pc, #36]	; (80011b4 <RESET_ALL_TOF_SEN+0x38>)
 800118e:	2240      	movs	r2, #64	; 0x40
 8001190:	629a      	str	r2, [r3, #40]	; 0x28
	  GPIOC->BRR = (uint32_t)GPIO_PIN_7;
 8001192:	4b08      	ldr	r3, [pc, #32]	; (80011b4 <RESET_ALL_TOF_SEN+0x38>)
 8001194:	2280      	movs	r2, #128	; 0x80
 8001196:	629a      	str	r2, [r3, #40]	; 0x28
	  GPIOC->BRR = (uint32_t)GPIO_PIN_8;
 8001198:	4b06      	ldr	r3, [pc, #24]	; (80011b4 <RESET_ALL_TOF_SEN+0x38>)
 800119a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800119e:	629a      	str	r2, [r3, #40]	; 0x28
	  GPIOC->BRR = (uint32_t)GPIO_PIN_9;
 80011a0:	4b04      	ldr	r3, [pc, #16]	; (80011b4 <RESET_ALL_TOF_SEN+0x38>)
 80011a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011a6:	629a      	str	r2, [r3, #40]	; 0x28
//	  GPIOC->BRR = (uint32_t)GPIO_PIN_10;
//	  GPIOC->BRR = (uint32_t)GPIO_PIN_11;
	  usDelay(3);
 80011a8:	2003      	movs	r0, #3
 80011aa:	f000 f88f 	bl	80012cc <usDelay>
}
 80011ae:	bf00      	nop
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	48000800 	.word	0x48000800

080011b8 <SET_OFFSET>:
 *
 * Falls eine Glasabdeckung f√ºr die Sensoren benutzt wird, muss zus√§tzlich eine Crosstalk kalibrierung erfolgen. Glas reflektiert eventuell Licht, was zu falschen Messungen f√ºhren kann
 *
 */
static void SET_OFFSET(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af00      	add	r7, sp, #0
	int16_t offsetvalue;

	for (int i = 1; i < TOF_COUNT; i++)	// i = 1 um die erste I2C Adresse zu √ºberspringen, da keiner Sensor zugewiesen
 80011be:	2301      	movs	r3, #1
 80011c0:	603b      	str	r3, [r7, #0]
 80011c2:	e03c      	b.n	800123e <SET_OFFSET+0x86>
	{
		switch (i) /* Offsetparameter in mm f√ºr jeden Sensor */
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	3b01      	subs	r3, #1
 80011c8:	2b05      	cmp	r3, #5
 80011ca:	d827      	bhi.n	800121c <SET_OFFSET+0x64>
 80011cc:	a201      	add	r2, pc, #4	; (adr r2, 80011d4 <SET_OFFSET+0x1c>)
 80011ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011d2:	bf00      	nop
 80011d4:	080011ed 	.word	0x080011ed
 80011d8:	080011f5 	.word	0x080011f5
 80011dc:	080011fd 	.word	0x080011fd
 80011e0:	08001205 	.word	0x08001205
 80011e4:	0800120d 	.word	0x0800120d
 80011e8:	08001215 	.word	0x08001215
		{
			case 1:	//CENTER_LEFT		(PC04)
				offsetvalue = -10;
 80011ec:	f64f 73f6 	movw	r3, #65526	; 0xfff6
 80011f0:	80fb      	strh	r3, [r7, #6]
				break;
 80011f2:	e014      	b.n	800121e <SET_OFFSET+0x66>
			case 2:	//FRONTSIDE_LEFT	(PC05)
				offsetvalue = -12;
 80011f4:	f64f 73f4 	movw	r3, #65524	; 0xfff4
 80011f8:	80fb      	strh	r3, [r7, #6]
				break;
 80011fa:	e010      	b.n	800121e <SET_OFFSET+0x66>
			case 3:	//FRONTSIDE_RIGHT	(PC06)
				offsetvalue = -10;
 80011fc:	f64f 73f6 	movw	r3, #65526	; 0xfff6
 8001200:	80fb      	strh	r3, [r7, #6]
				break;
 8001202:	e00c      	b.n	800121e <SET_OFFSET+0x66>
			case 4:	//FRONTSIDE_RIGHT	(PC07)
				offsetvalue = -10;
 8001204:	f64f 73f6 	movw	r3, #65526	; 0xfff6
 8001208:	80fb      	strh	r3, [r7, #6]
				break;
 800120a:	e008      	b.n	800121e <SET_OFFSET+0x66>
			case 5:	//BACKSIDE_CENTER	(PC08)
				offsetvalue = -8;
 800120c:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8001210:	80fb      	strh	r3, [r7, #6]
				break;
 8001212:	e004      	b.n	800121e <SET_OFFSET+0x66>
			case 6:	//BACKSIDE_LEFT		(PC09)
				offsetvalue = -15;
 8001214:	f64f 73f1 	movw	r3, #65521	; 0xfff1
 8001218:	80fb      	strh	r3, [r7, #6]
				break;
 800121a:	e000      	b.n	800121e <SET_OFFSET+0x66>
//			case 8:	//BACKSIDE_RIGHT	(PC11)
//				offsetvalue = -8;
//				break;

			default:
				break;
 800121c:	bf00      	nop
		}

		VL53L4CD_SetOffset(deviceTOF[i], offsetvalue);
 800121e:	4a0c      	ldr	r2, [pc, #48]	; (8001250 <SET_OFFSET+0x98>)
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001226:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800122a:	4611      	mov	r1, r2
 800122c:	4618      	mov	r0, r3
 800122e:	f008 f8bb 	bl	80093a8 <VL53L4CD_SetOffset>
		usDelay(3);
 8001232:	2003      	movs	r0, #3
 8001234:	f000 f84a 	bl	80012cc <usDelay>
	for (int i = 1; i < TOF_COUNT; i++)	// i = 1 um die erste I2C Adresse zu √ºberspringen, da keiner Sensor zugewiesen
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	3301      	adds	r3, #1
 800123c:	603b      	str	r3, [r7, #0]
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	2b06      	cmp	r3, #6
 8001242:	d9bf      	bls.n	80011c4 <SET_OFFSET+0xc>
	}
}
 8001244:	bf00      	nop
 8001246:	bf00      	nop
 8001248:	3708      	adds	r7, #8
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	2000020c 	.word	0x2000020c

08001254 <HAL_TIM_IC_CaptureCallback>:

/**
 * Z√§hlt die Tick zwischen steigende und fellender Flanke
 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b084      	sub	sp, #16
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
	uint32_t Channel;

	if(htim == &htim5)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	4a16      	ldr	r2, [pc, #88]	; (80012b8 <HAL_TIM_IC_CaptureCallback+0x64>)
 8001260:	4293      	cmp	r3, r2
 8001262:	d102      	bne.n	800126a <HAL_TIM_IC_CaptureCallback+0x16>
	{
		Channel = TIM_CHANNEL_1;
 8001264:	2300      	movs	r3, #0
 8001266:	60fb      	str	r3, [r7, #12]
 8001268:	e001      	b.n	800126e <HAL_TIM_IC_CaptureCallback+0x1a>
	}
	else
	{
		Channel = TIM_CHANNEL_2;
 800126a:	2304      	movs	r3, #4
 800126c:	60fb      	str	r3, [r7, #12]
	}

	if(captureIdx == 0 ) //First edge
 800126e:	4b13      	ldr	r3, [pc, #76]	; (80012bc <HAL_TIM_IC_CaptureCallback+0x68>)
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d10a      	bne.n	800128c <HAL_TIM_IC_CaptureCallback+0x38>
		{
			edge1Time = HAL_TIM_ReadCapturedValue(htim, Channel); //__HAL_TIM_GetCounter;//
 8001276:	68f9      	ldr	r1, [r7, #12]
 8001278:	6878      	ldr	r0, [r7, #4]
 800127a:	f005 fad9 	bl	8006830 <HAL_TIM_ReadCapturedValue>
 800127e:	4603      	mov	r3, r0
 8001280:	4a0f      	ldr	r2, [pc, #60]	; (80012c0 <HAL_TIM_IC_CaptureCallback+0x6c>)
 8001282:	6013      	str	r3, [r2, #0]

			captureIdx = 1;
 8001284:	4b0d      	ldr	r3, [pc, #52]	; (80012bc <HAL_TIM_IC_CaptureCallback+0x68>)
 8001286:	2201      	movs	r2, #1
 8001288:	701a      	strb	r2, [r3, #0]
			edge2Time = HAL_TIM_ReadCapturedValue(htim, Channel);

			captureIdx = 0;
			icFlag = 1;
		}
}
 800128a:	e010      	b.n	80012ae <HAL_TIM_IC_CaptureCallback+0x5a>
		else if(captureIdx == 1) //Second edge
 800128c:	4b0b      	ldr	r3, [pc, #44]	; (80012bc <HAL_TIM_IC_CaptureCallback+0x68>)
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	2b01      	cmp	r3, #1
 8001292:	d10c      	bne.n	80012ae <HAL_TIM_IC_CaptureCallback+0x5a>
			edge2Time = HAL_TIM_ReadCapturedValue(htim, Channel);
 8001294:	68f9      	ldr	r1, [r7, #12]
 8001296:	6878      	ldr	r0, [r7, #4]
 8001298:	f005 faca 	bl	8006830 <HAL_TIM_ReadCapturedValue>
 800129c:	4603      	mov	r3, r0
 800129e:	4a09      	ldr	r2, [pc, #36]	; (80012c4 <HAL_TIM_IC_CaptureCallback+0x70>)
 80012a0:	6013      	str	r3, [r2, #0]
			captureIdx = 0;
 80012a2:	4b06      	ldr	r3, [pc, #24]	; (80012bc <HAL_TIM_IC_CaptureCallback+0x68>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	701a      	strb	r2, [r3, #0]
			icFlag = 1;
 80012a8:	4b07      	ldr	r3, [pc, #28]	; (80012c8 <HAL_TIM_IC_CaptureCallback+0x74>)
 80012aa:	2201      	movs	r2, #1
 80012ac:	701a      	strb	r2, [r3, #0]
}
 80012ae:	bf00      	nop
 80012b0:	3710      	adds	r7, #16
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	20000308 	.word	0x20000308
 80012bc:	200003a1 	.word	0x200003a1
 80012c0:	200003a4 	.word	0x200003a4
 80012c4:	200003a8 	.word	0x200003a8
 80012c8:	200003a0 	.word	0x200003a0

080012cc <usDelay>:
/**
 *	Funktion stellt einen us Delay √ºber die Internal Clock von TIM4 bereit
 *	us Delay wird f√ºr zum senden des Pulses an GPIO Pins der US-Sensoren ben√∂tigt
 */
void usDelay(uint32_t uSec)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b083      	sub	sp, #12
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
	if(uSec < 2) uSec = 2;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	2b01      	cmp	r3, #1
 80012d8:	d801      	bhi.n	80012de <usDelay+0x12>
 80012da:	2302      	movs	r3, #2
 80012dc:	607b      	str	r3, [r7, #4]
		usTIM->ARR = uSec - 1; 	/*sets the value in the auto-reload register*/
 80012de:	4a13      	ldr	r2, [pc, #76]	; (800132c <usDelay+0x60>)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	3b01      	subs	r3, #1
 80012e4:	62d3      	str	r3, [r2, #44]	; 0x2c
		usTIM->EGR = 1; 		/*Re-initialises the timer*/
 80012e6:	4b11      	ldr	r3, [pc, #68]	; (800132c <usDelay+0x60>)
 80012e8:	2201      	movs	r2, #1
 80012ea:	615a      	str	r2, [r3, #20]
		usTIM->SR &= ~1; 		//Resets the flag
 80012ec:	4b0f      	ldr	r3, [pc, #60]	; (800132c <usDelay+0x60>)
 80012ee:	691b      	ldr	r3, [r3, #16]
 80012f0:	4a0e      	ldr	r2, [pc, #56]	; (800132c <usDelay+0x60>)
 80012f2:	f023 0301 	bic.w	r3, r3, #1
 80012f6:	6113      	str	r3, [r2, #16]
		usTIM->CR1 |= 1; 		//Enables the counter
 80012f8:	4b0c      	ldr	r3, [pc, #48]	; (800132c <usDelay+0x60>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a0b      	ldr	r2, [pc, #44]	; (800132c <usDelay+0x60>)
 80012fe:	f043 0301 	orr.w	r3, r3, #1
 8001302:	6013      	str	r3, [r2, #0]
		while((usTIM->SR&0x0001) != 1);
 8001304:	bf00      	nop
 8001306:	4b09      	ldr	r3, [pc, #36]	; (800132c <usDelay+0x60>)
 8001308:	691b      	ldr	r3, [r3, #16]
 800130a:	f003 0301 	and.w	r3, r3, #1
 800130e:	2b01      	cmp	r3, #1
 8001310:	d1f9      	bne.n	8001306 <usDelay+0x3a>
		usTIM->SR &= ~(0x0001);
 8001312:	4b06      	ldr	r3, [pc, #24]	; (800132c <usDelay+0x60>)
 8001314:	691b      	ldr	r3, [r3, #16]
 8001316:	4a05      	ldr	r2, [pc, #20]	; (800132c <usDelay+0x60>)
 8001318:	f023 0301 	bic.w	r3, r3, #1
 800131c:	6113      	str	r3, [r2, #16]
}
 800131e:	bf00      	nop
 8001320:	370c      	adds	r7, #12
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop
 800132c:	40000800 	.word	0x40000800

08001330 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001336:	f001 fccd 	bl	8002cd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800133a:	f000 fa1d 	bl	8001778 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800133e:	f000 fdc5 	bl	8001ecc <MX_GPIO_Init>
  MX_DMA_Init();
 8001342:	f000 fd8d 	bl	8001e60 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001346:	f000 fd5b 	bl	8001e00 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 800134a:	f000 fa67 	bl	800181c <MX_I2C1_Init>
  MX_TIM2_Init();
 800134e:	f000 faff 	bl	8001950 <MX_TIM2_Init>
  MX_TIM1_Init();
 8001352:	f000 faa3 	bl	800189c <MX_TIM1_Init>
  MX_TIM3_Init();
 8001356:	f000 fb73 	bl	8001a40 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 800135a:	f000 fd21 	bl	8001da0 <MX_USART1_UART_Init>
  MX_TIM5_Init();
 800135e:	f000 fc39 	bl	8001bd4 <MX_TIM5_Init>
  MX_TIM15_Init();
 8001362:	f000 fca9 	bl	8001cb8 <MX_TIM15_Init>
  MX_TIM4_Init();
 8001366:	f000 fbe7 	bl	8001b38 <MX_TIM4_Init>

  TOF_INIT();
 800136a:	f7ff fe37 	bl	8000fdc <TOF_INIT>
  SET_OFFSET();
 800136e:	f7ff ff23 	bl	80011b8 <SET_OFFSET>

  /* USER CODE BEGIN 2 */

  //UART
//  uint8_t tx_buff[10]={11,12,13,14,15,16,17,18,19};
  uint8_t rx_buff[10]={0};
 8001372:	2300      	movs	r3, #0
 8001374:	603b      	str	r3, [r7, #0]
 8001376:	1d3b      	adds	r3, r7, #4
 8001378:	2200      	movs	r2, #0
 800137a:	601a      	str	r2, [r3, #0]
 800137c:	809a      	strh	r2, [r3, #4]
//  uint8_t rx_buff2[10]={0};
  state = STOP;
 800137e:	4b3c      	ldr	r3, [pc, #240]	; (8001470 <main+0x140>)
 8001380:	2200      	movs	r2, #0
 8001382:	701a      	strb	r2, [r3, #0]

  HAL_UART_Receive_DMA(&huart1,rx_buff,10);
 8001384:	463b      	mov	r3, r7
 8001386:	220a      	movs	r2, #10
 8001388:	4619      	mov	r1, r3
 800138a:	483a      	ldr	r0, [pc, #232]	; (8001474 <main+0x144>)
 800138c:	f006 fa0a 	bl	80077a4 <HAL_UART_Receive_DMA>
  HAL_UART_Transmit_DMA(&huart2,"System Startup from Reset State\n",32);
 8001390:	2220      	movs	r2, #32
 8001392:	4939      	ldr	r1, [pc, #228]	; (8001478 <main+0x148>)
 8001394:	4839      	ldr	r0, [pc, #228]	; (800147c <main+0x14c>)
 8001396:	f006 f989 	bl	80076ac <HAL_UART_Transmit_DMA>
  int UART_Tick = 0;
 800139a:	2300      	movs	r3, #0
 800139c:	60fb      	str	r3, [r7, #12]


  //PWM Servo Lenkung
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2); //Clock is at 45MHZ Prescaler 900 Counter Period 1000 =>50Hz for Servo PWM
 800139e:	2104      	movs	r1, #4
 80013a0:	4837      	ldr	r0, [pc, #220]	; (8001480 <main+0x150>)
 80013a2:	f004 fc2d 	bl	8005c00 <HAL_TIM_PWM_Start>
  rx_buff[8]=0;
 80013a6:	2300      	movs	r3, #0
 80013a8:	723b      	strb	r3, [r7, #8]
  //50Hz==20ms (PA1)

  //PWM Motor Antrieb
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1); //Clock is at 45MHZ Prescaler 900 Counter Period 1000 =>50Hz for Servo PWM
 80013aa:	2100      	movs	r1, #0
 80013ac:	4835      	ldr	r0, [pc, #212]	; (8001484 <main+0x154>)
 80013ae:	f004 fc27 	bl	8005c00 <HAL_TIM_PWM_Start>
//  uint32_t timer_counter=0;
//  HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_1);

  //Hier wird das Neutralsignal f√ºr den Fahrtregler ausgegeben.
//  SET_PWM_MOTOR(75); 	// Set zero position of motor driver (TIM3 PWM Motor)
  htim3.Instance->CCR1 = RESET_MOTOR;
 80013b2:	4b34      	ldr	r3, [pc, #208]	; (8001484 <main+0x154>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	224b      	movs	r2, #75	; 0x4b
 80013b8:	635a      	str	r2, [r3, #52]	; 0x34
  HAL_Delay(2000);		// Wait for motor driver to get zero position
 80013ba:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80013be:	f001 fd05 	bl	8002dcc <HAL_Delay>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  switch (state) {
 80013c2:	4b2b      	ldr	r3, [pc, #172]	; (8001470 <main+0x140>)
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	2b02      	cmp	r3, #2
 80013c8:	d04a      	beq.n	8001460 <main+0x130>
 80013ca:	2b02      	cmp	r3, #2
 80013cc:	dc4b      	bgt.n	8001466 <main+0x136>
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d002      	beq.n	80013d8 <main+0xa8>
 80013d2:	2b01      	cmp	r3, #1
 80013d4:	d00e      	beq.n	80013f4 <main+0xc4>
		case PARK:
			START_PARKING();
			break;

		default:
			break;
 80013d6:	e046      	b.n	8001466 <main+0x136>
			htim2.Instance->CCR2 = RESET_LENKUNG;
 80013d8:	4b29      	ldr	r3, [pc, #164]	; (8001480 <main+0x150>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	2253      	movs	r2, #83	; 0x53
 80013de:	639a      	str	r2, [r3, #56]	; 0x38
			htim3.Instance->CCR1 = RESET_MOTOR;
 80013e0:	4b28      	ldr	r3, [pc, #160]	; (8001484 <main+0x154>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	224b      	movs	r2, #75	; 0x4b
 80013e6:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_Delay(1000);
 80013e8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80013ec:	f001 fcee 	bl	8002dcc <HAL_Delay>
			CHECK_STATE();	//Checkt den aktuellen Fahrmodus (durch blauen Knopf √§nderbar) | einmal dr√ºcken DRIVE, kurz gedr√ºckt halten PARK
 80013f0:	f000 f872 	bl	80014d8 <CHECK_STATE>
			HAL_UART_Receive_DMA(&huart1,rx_buff,10); //Achtung Uart1 bei L476 TX(D8/PA9) RX(D2/PA10) nach Beschriftung entsprechen diese Pins Uart0!
 80013f4:	463b      	mov	r3, r7
 80013f6:	220a      	movs	r2, #10
 80013f8:	4619      	mov	r1, r3
 80013fa:	481e      	ldr	r0, [pc, #120]	; (8001474 <main+0x144>)
 80013fc:	f006 f9d2 	bl	80077a4 <HAL_UART_Receive_DMA>
				 if((SysTickGetTickcount()-UART_Tick)>=1000)
 8001400:	f001 fb56 	bl	8002ab0 <SysTickGetTickcount>
 8001404:	4602      	mov	r2, r0
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	1ad3      	subs	r3, r2, r3
 800140a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800140e:	db2c      	blt.n	800146a <main+0x13a>
					UART_Tick=SysTickGetTickcount();
 8001410:	f001 fb4e 	bl	8002ab0 <SysTickGetTickcount>
 8001414:	60f8      	str	r0, [r7, #12]
					if(rx_buff[9]==88){TOGGLE_PIN(GPIOA,GPIO_PIN_5);}
 8001416:	7a7b      	ldrb	r3, [r7, #9]
 8001418:	2b58      	cmp	r3, #88	; 0x58
 800141a:	d104      	bne.n	8001426 <main+0xf6>
 800141c:	2120      	movs	r1, #32
 800141e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001422:	f000 f83e 	bl	80014a2 <TOGGLE_PIN>
					htim2.Instance->CCR2 = rx_buff[3];
 8001426:	78fa      	ldrb	r2, [r7, #3]
 8001428:	4b15      	ldr	r3, [pc, #84]	; (8001480 <main+0x150>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	639a      	str	r2, [r3, #56]	; 0x38
					htim3.Instance->CCR1 = rx_buff[4];
 800142e:	793a      	ldrb	r2, [r7, #4]
 8001430:	4b14      	ldr	r3, [pc, #80]	; (8001484 <main+0x154>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	635a      	str	r2, [r3, #52]	; 0x34
					int8_t STOP_CAR = 0x01;
 8001436:	2301      	movs	r3, #1
 8001438:	72fb      	strb	r3, [r7, #11]
					STOP_CAR = CHECK_BUTTON();
 800143a:	f000 f891 	bl	8001560 <CHECK_BUTTON>
 800143e:	4603      	mov	r3, r0
 8001440:	72fb      	strb	r3, [r7, #11]
					if(STOP_CAR == 0x00)
 8001442:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d10f      	bne.n	800146a <main+0x13a>
						printf("\nDRIVE-MODE:	END\n");
 800144a:	480f      	ldr	r0, [pc, #60]	; (8001488 <main+0x158>)
 800144c:	f008 fd76 	bl	8009f3c <puts>
						state = STOP;
 8001450:	4b07      	ldr	r3, [pc, #28]	; (8001470 <main+0x140>)
 8001452:	2200      	movs	r2, #0
 8001454:	701a      	strb	r2, [r3, #0]
						HAL_Delay(1500);
 8001456:	f240 50dc 	movw	r0, #1500	; 0x5dc
 800145a:	f001 fcb7 	bl	8002dcc <HAL_Delay>
			break;
 800145e:	e004      	b.n	800146a <main+0x13a>
			START_PARKING();
 8001460:	f000 f8bc 	bl	80015dc <START_PARKING>
			break;
 8001464:	e002      	b.n	800146c <main+0x13c>
			break;
 8001466:	bf00      	nop
 8001468:	e7ab      	b.n	80013c2 <main+0x92>
			break;
 800146a:	bf00      	nop
	  switch (state) {
 800146c:	e7a9      	b.n	80013c2 <main+0x92>
 800146e:	bf00      	nop
 8001470:	20000714 	.word	0x20000714
 8001474:	200004e4 	.word	0x200004e4
 8001478:	0800c040 	.word	0x0800c040
 800147c:	2000056c 	.word	0x2000056c
 8001480:	2000044c 	.word	0x2000044c
 8001484:	20000498 	.word	0x20000498
 8001488:	0800c064 	.word	0x0800c064

0800148c <HAL_UART_RxCpltCallback>:
/* Private user code ---------------------------------------------------------*/

/* Private function  ---------------------------------------------------------*/
/* USER CODE BEGIN PFP */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){__NOP();} //check if all Data is received
 800148c:	b480      	push	{r7}
 800148e:	b083      	sub	sp, #12
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
 8001494:	bf00      	nop
 8001496:	bf00      	nop
 8001498:	370c      	adds	r7, #12
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr

080014a2 <TOGGLE_PIN>:
/**
 *	Toggelt Pin zwischen HIGH-LOW
 *
 */
static void TOGGLE_PIN(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80014a2:	b480      	push	{r7}
 80014a4:	b085      	sub	sp, #20
 80014a6:	af00      	add	r7, sp, #0
 80014a8:	6078      	str	r0, [r7, #4]
 80014aa:	460b      	mov	r3, r1
 80014ac:	807b      	strh	r3, [r7, #2]

	  /* Check the parameters */
	  assert_param(IS_GPIO_PIN(GPIO_Pin));

	  /* get current Output Data Register value */
	  odr = GPIOx->ODR;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	695b      	ldr	r3, [r3, #20]
 80014b2:	60fb      	str	r3, [r7, #12]

	  /* Set selected pins that were at low level, and reset ones that were high */
	  GPIOx->BSRR = ((odr & GPIO_Pin) << 16U) | (~odr & GPIO_Pin);
 80014b4:	887a      	ldrh	r2, [r7, #2]
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	4013      	ands	r3, r2
 80014ba:	041a      	lsls	r2, r3, #16
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	43d9      	mvns	r1, r3
 80014c0:	887b      	ldrh	r3, [r7, #2]
 80014c2:	400b      	ands	r3, r1
 80014c4:	431a      	orrs	r2, r3
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	619a      	str	r2, [r3, #24]
}
 80014ca:	bf00      	nop
 80014cc:	3714      	adds	r7, #20
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr
	...

080014d8 <CHECK_STATE>:
 *
 * DRIVE-MODE: Bei Start schnelleres blinken der LED
 * PARK-MODE: Bei Start langsameres blinken der LED
*/
static void CHECK_STATE(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
	uint8_t B1_VALUE = 0x01;
 80014de:	2301      	movs	r3, #1
 80014e0:	71fb      	strb	r3, [r7, #7]

	TOGGLE_PIN(GPIOA,GPIO_PIN_5);
 80014e2:	2120      	movs	r1, #32
 80014e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014e8:	f7ff ffdb 	bl	80014a2 <TOGGLE_PIN>

	do
	{
		B1_VALUE = CHECK_BUTTON();
 80014ec:	f000 f838 	bl	8001560 <CHECK_BUTTON>
 80014f0:	4603      	mov	r3, r0
 80014f2:	71fb      	strb	r3, [r7, #7]
	}
	while(B1_VALUE != 0x00U);
 80014f4:	79fb      	ldrb	r3, [r7, #7]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d1f8      	bne.n	80014ec <CHECK_STATE+0x14>

	printf("\nDRIVE-MODE:	START\n");
 80014fa:	4816      	ldr	r0, [pc, #88]	; (8001554 <CHECK_STATE+0x7c>)
 80014fc:	f008 fd1e 	bl	8009f3c <puts>
	state = DRIVE;
 8001500:	4b15      	ldr	r3, [pc, #84]	; (8001558 <CHECK_STATE+0x80>)
 8001502:	2201      	movs	r2, #1
 8001504:	701a      	strb	r2, [r3, #0]
	HAL_Delay(750);	//Zeit die Taster gedr√ºckt werden muss um in DRIVE zu schalten
 8001506:	f240 20ee 	movw	r0, #750	; 0x2ee
 800150a:	f001 fc5f 	bl	8002dcc <HAL_Delay>

	B1_VALUE = CHECK_BUTTON();
 800150e:	f000 f827 	bl	8001560 <CHECK_BUTTON>
 8001512:	4603      	mov	r3, r0
 8001514:	71fb      	strb	r3, [r7, #7]

	if(B1_VALUE == 0x00U)
 8001516:	79fb      	ldrb	r3, [r7, #7]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d105      	bne.n	8001528 <CHECK_STATE+0x50>
	{
		printf("\nPARK-MODE:	START\n");
 800151c:	480f      	ldr	r0, [pc, #60]	; (800155c <CHECK_STATE+0x84>)
 800151e:	f008 fd0d 	bl	8009f3c <puts>
		state = PARK;
 8001522:	4b0d      	ldr	r3, [pc, #52]	; (8001558 <CHECK_STATE+0x80>)
 8001524:	2202      	movs	r2, #2
 8001526:	701a      	strb	r2, [r3, #0]
	}

	TOGGLE_PIN(GPIOA,GPIO_PIN_5);
 8001528:	2120      	movs	r1, #32
 800152a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800152e:	f7ff ffb8 	bl	80014a2 <TOGGLE_PIN>

	if(state == DRIVE)
 8001532:	4b09      	ldr	r3, [pc, #36]	; (8001558 <CHECK_STATE+0x80>)
 8001534:	781b      	ldrb	r3, [r3, #0]
 8001536:	2b01      	cmp	r3, #1
 8001538:	d103      	bne.n	8001542 <CHECK_STATE+0x6a>
	{
		START_SIGNAL(100);
 800153a:	2064      	movs	r0, #100	; 0x64
 800153c:	f000 f828 	bl	8001590 <START_SIGNAL>
	}
	else
	{
		START_SIGNAL(300);
	}
}
 8001540:	e003      	b.n	800154a <CHECK_STATE+0x72>
		START_SIGNAL(300);
 8001542:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001546:	f000 f823 	bl	8001590 <START_SIGNAL>
}
 800154a:	bf00      	nop
 800154c:	3708      	adds	r7, #8
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	0800c078 	.word	0x0800c078
 8001558:	20000714 	.word	0x20000714
 800155c:	0800c08c 	.word	0x0800c08c

08001560 <CHECK_BUTTON>:
/**
 * Funktion erkennt ob der Blaue Knopf auf dem STM32 Board gedr√ºckt wurde
 * (PC13)
 */
GPIO_PinState CHECK_BUTTON(void)
{
 8001560:	b480      	push	{r7}
 8001562:	b083      	sub	sp, #12
 8001564:	af00      	add	r7, sp, #0
	GPIO_PinState bitstatus;
	  /* Check the parameters */
	  assert_param(IS_GPIO_PIN(GPIO_PIN_13));

	  if ((GPIOC->IDR & GPIO_PIN_13) != 0x00U)
 8001566:	4b09      	ldr	r3, [pc, #36]	; (800158c <CHECK_BUTTON+0x2c>)
 8001568:	691b      	ldr	r3, [r3, #16]
 800156a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800156e:	2b00      	cmp	r3, #0
 8001570:	d002      	beq.n	8001578 <CHECK_BUTTON+0x18>
	  {
	    bitstatus = 0x01U;
 8001572:	2301      	movs	r3, #1
 8001574:	71fb      	strb	r3, [r7, #7]
 8001576:	e001      	b.n	800157c <CHECK_BUTTON+0x1c>
	  }
	  else
	  {
	    bitstatus = 0x00U;
 8001578:	2300      	movs	r3, #0
 800157a:	71fb      	strb	r3, [r7, #7]
	  }
	  return bitstatus;
 800157c:	79fb      	ldrb	r3, [r7, #7]
}
 800157e:	4618      	mov	r0, r3
 8001580:	370c      	adds	r7, #12
 8001582:	46bd      	mov	sp, r7
 8001584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	48000800 	.word	0x48000800

08001590 <START_SIGNAL>:

static void START_SIGNAL(uint16_t MODE)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b084      	sub	sp, #16
 8001594:	af00      	add	r7, sp, #0
 8001596:	4603      	mov	r3, r0
 8001598:	80fb      	strh	r3, [r7, #6]
	for(int i = 0; i < 5; i++)
 800159a:	2300      	movs	r3, #0
 800159c:	60fb      	str	r3, [r7, #12]
 800159e:	e014      	b.n	80015ca <START_SIGNAL+0x3a>
	{
		HAL_Delay(MODE);
 80015a0:	88fb      	ldrh	r3, [r7, #6]
 80015a2:	4618      	mov	r0, r3
 80015a4:	f001 fc12 	bl	8002dcc <HAL_Delay>
		TOGGLE_PIN(GPIOA,GPIO_PIN_5);
 80015a8:	2120      	movs	r1, #32
 80015aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015ae:	f7ff ff78 	bl	80014a2 <TOGGLE_PIN>
		HAL_Delay(MODE);
 80015b2:	88fb      	ldrh	r3, [r7, #6]
 80015b4:	4618      	mov	r0, r3
 80015b6:	f001 fc09 	bl	8002dcc <HAL_Delay>
		TOGGLE_PIN(GPIOA,GPIO_PIN_5);
 80015ba:	2120      	movs	r1, #32
 80015bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015c0:	f7ff ff6f 	bl	80014a2 <TOGGLE_PIN>
	for(int i = 0; i < 5; i++)
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	3301      	adds	r3, #1
 80015c8:	60fb      	str	r3, [r7, #12]
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	2b04      	cmp	r3, #4
 80015ce:	dde7      	ble.n	80015a0 <START_SIGNAL+0x10>
	}
}
 80015d0:	bf00      	nop
 80015d2:	bf00      	nop
 80015d4:	3710      	adds	r7, #16
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
	...

080015dc <START_PARKING>:
 *
 * MOTOR: R√ºckw√§rts 50....75....100 Vorw√§rts
 * LENKUNG: Rechts 45....83....105 Links
 */
static void START_PARKING(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b086      	sub	sp, #24
 80015e0:	af00      	add	r7, sp, #0
	int GW_PARKL√úCKE = 220U, GW_BACK = 400U, GW_PARALLEL_FRONT = 195U, GW_PARALLEL_CENTER = 250U, GW_KORREKTUR = 300U;	//GW = Grenzwert
 80015e2:	23dc      	movs	r3, #220	; 0xdc
 80015e4:	617b      	str	r3, [r7, #20]
 80015e6:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80015ea:	613b      	str	r3, [r7, #16]
 80015ec:	23c3      	movs	r3, #195	; 0xc3
 80015ee:	60fb      	str	r3, [r7, #12]
 80015f0:	23fa      	movs	r3, #250	; 0xfa
 80015f2:	60bb      	str	r3, [r7, #8]
 80015f4:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80015f8:	607b      	str	r3, [r7, #4]

	htim3.Instance->CCR1 = 83;
 80015fa:	4b52      	ldr	r3, [pc, #328]	; (8001744 <START_PARKING+0x168>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	2253      	movs	r2, #83	; 0x53
 8001600:	635a      	str	r2, [r3, #52]	; 0x34
	while(1)
	{
	//Fahren bis L√ºcke erkannt wird
		do
		{
			GET_TOF_DATA(2);
 8001602:	2002      	movs	r0, #2
 8001604:	f7ff fc4e 	bl	8000ea4 <GET_TOF_DATA>
		}
		while(distance_TOF[2] < GW_PARKL√úCKE);	// TOF FRONTSIDE_LEFT
 8001608:	4b4f      	ldr	r3, [pc, #316]	; (8001748 <START_PARKING+0x16c>)
 800160a:	889b      	ldrh	r3, [r3, #4]
 800160c:	461a      	mov	r2, r3
 800160e:	697b      	ldr	r3, [r7, #20]
 8001610:	4293      	cmp	r3, r2
 8001612:	dcf6      	bgt.n	8001602 <START_PARKING+0x26>

	//Fahren bis L√ºcke Zuende ist
		do
		{
			GET_TOF_DATA(2);
 8001614:	2002      	movs	r0, #2
 8001616:	f7ff fc45 	bl	8000ea4 <GET_TOF_DATA>
		}
		while(distance_TOF[2] > GW_PARKL√úCKE|| distance_TOF[2] == 0U);	//TOF FRONTSIDE_LEFT
 800161a:	4b4b      	ldr	r3, [pc, #300]	; (8001748 <START_PARKING+0x16c>)
 800161c:	889b      	ldrh	r3, [r3, #4]
 800161e:	461a      	mov	r2, r3
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	4293      	cmp	r3, r2
 8001624:	dbf6      	blt.n	8001614 <START_PARKING+0x38>
 8001626:	4b48      	ldr	r3, [pc, #288]	; (8001748 <START_PARKING+0x16c>)
 8001628:	889b      	ldrh	r3, [r3, #4]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d0f2      	beq.n	8001614 <START_PARKING+0x38>

	//Fahren bis Auto in Position
		do
		{
			GET_TOF_DATA(1);
 800162e:	2001      	movs	r0, #1
 8001630:	f7ff fc38 	bl	8000ea4 <GET_TOF_DATA>
		}
		while(distance_TOF[1] > GW_PARKL√úCKE || distance_TOF[1] == 0U);	//TOF CENTER_LEFT
 8001634:	4b44      	ldr	r3, [pc, #272]	; (8001748 <START_PARKING+0x16c>)
 8001636:	885b      	ldrh	r3, [r3, #2]
 8001638:	461a      	mov	r2, r3
 800163a:	697b      	ldr	r3, [r7, #20]
 800163c:	4293      	cmp	r3, r2
 800163e:	dbf6      	blt.n	800162e <START_PARKING+0x52>
 8001640:	4b41      	ldr	r3, [pc, #260]	; (8001748 <START_PARKING+0x16c>)
 8001642:	885b      	ldrh	r3, [r3, #2]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d0f2      	beq.n	800162e <START_PARKING+0x52>

		htim3.Instance->CCR1 = RESET_MOTOR;
 8001648:	4b3e      	ldr	r3, [pc, #248]	; (8001744 <START_PARKING+0x168>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	224b      	movs	r2, #75	; 0x4b
 800164e:	635a      	str	r2, [r3, #52]	; 0x34

	//R√ºckw√§rts und voll links einlenken
		htim2.Instance->CCR2 = 105;
 8001650:	4b3e      	ldr	r3, [pc, #248]	; (800174c <START_PARKING+0x170>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	2269      	movs	r2, #105	; 0x69
 8001656:	639a      	str	r2, [r3, #56]	; 0x38
		HAL_Delay(1000);
 8001658:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800165c:	f001 fbb6 	bl	8002dcc <HAL_Delay>
		htim3.Instance->CCR1 = 69;
 8001660:	4b38      	ldr	r3, [pc, #224]	; (8001744 <START_PARKING+0x168>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	2245      	movs	r2, #69	; 0x45
 8001666:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_Delay(1000);
 8001668:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800166c:	f001 fbae 	bl	8002dcc <HAL_Delay>
		htim3.Instance->CCR1 = RESET_MOTOR;
 8001670:	4b34      	ldr	r3, [pc, #208]	; (8001744 <START_PARKING+0x168>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	224b      	movs	r2, #75	; 0x4b
 8001676:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_Delay(1000);
 8001678:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800167c:	f001 fba6 	bl	8002dcc <HAL_Delay>
		htim3.Instance->CCR1 = 69;
 8001680:	4b30      	ldr	r3, [pc, #192]	; (8001744 <START_PARKING+0x168>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	2245      	movs	r2, #69	; 0x45
 8001686:	635a      	str	r2, [r3, #52]	; 0x34

	//R√ºckw√§rts bis BACK_CENTER_US Mindestabstand erkannt, dann voll rechts einschlagen
		do
		{
			GET_TOF_DATA(6);
 8001688:	2006      	movs	r0, #6
 800168a:	f7ff fc0b 	bl	8000ea4 <GET_TOF_DATA>
		}
		while(distance_TOF[6] > GW_BACK || distance_TOF[6] == 0U);	//TOF BACKSIDE_LEFT
 800168e:	4b2e      	ldr	r3, [pc, #184]	; (8001748 <START_PARKING+0x16c>)
 8001690:	899b      	ldrh	r3, [r3, #12]
 8001692:	461a      	mov	r2, r3
 8001694:	693b      	ldr	r3, [r7, #16]
 8001696:	4293      	cmp	r3, r2
 8001698:	dbf6      	blt.n	8001688 <START_PARKING+0xac>
 800169a:	4b2b      	ldr	r3, [pc, #172]	; (8001748 <START_PARKING+0x16c>)
 800169c:	899b      	ldrh	r3, [r3, #12]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d0f2      	beq.n	8001688 <START_PARKING+0xac>

		htim3.Instance->CCR1 = RESET_MOTOR;
 80016a2:	4b28      	ldr	r3, [pc, #160]	; (8001744 <START_PARKING+0x168>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	224b      	movs	r2, #75	; 0x4b
 80016a8:	635a      	str	r2, [r3, #52]	; 0x34
//		htim2.Instance->CCR2 = RESET_LENKUNG;
		HAL_Delay(1000);
 80016aa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80016ae:	f001 fb8d 	bl	8002dcc <HAL_Delay>
		htim2.Instance->CCR2 = 45;
 80016b2:	4b26      	ldr	r3, [pc, #152]	; (800174c <START_PARKING+0x170>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	222d      	movs	r2, #45	; 0x2d
 80016b8:	639a      	str	r2, [r3, #56]	; 0x38
		HAL_Delay(1000);
 80016ba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80016be:	f001 fb85 	bl	8002dcc <HAL_Delay>
		htim3.Instance->CCR1 = 69;
 80016c2:	4b20      	ldr	r3, [pc, #128]	; (8001744 <START_PARKING+0x168>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	2245      	movs	r2, #69	; 0x45
 80016c8:	635a      	str	r2, [r3, #52]	; 0x34

		//R√ºckw√§rts bis Auto wieder paralell ist
			while(1)
			{
				GET_TOF_DATA(1);
 80016ca:	2001      	movs	r0, #1
 80016cc:	f7ff fbea 	bl	8000ea4 <GET_TOF_DATA>
				GET_TOF_DATA(2);
 80016d0:	2002      	movs	r0, #2
 80016d2:	f7ff fbe7 	bl	8000ea4 <GET_TOF_DATA>

				if (distance_TOF[1] < GW_PARALLEL_CENTER && distance_TOF[2] < GW_PARALLEL_FRONT)	//TOF CENTER_LEFT | TOF FRONTSIDE_LEFT
 80016d6:	4b1c      	ldr	r3, [pc, #112]	; (8001748 <START_PARKING+0x16c>)
 80016d8:	885b      	ldrh	r3, [r3, #2]
 80016da:	461a      	mov	r2, r3
 80016dc:	68bb      	ldr	r3, [r7, #8]
 80016de:	4293      	cmp	r3, r2
 80016e0:	ddf3      	ble.n	80016ca <START_PARKING+0xee>
 80016e2:	4b19      	ldr	r3, [pc, #100]	; (8001748 <START_PARKING+0x16c>)
 80016e4:	889b      	ldrh	r3, [r3, #4]
 80016e6:	461a      	mov	r2, r3
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	4293      	cmp	r3, r2
 80016ec:	dded      	ble.n	80016ca <START_PARKING+0xee>
				{
					htim3.Instance->CCR1 = RESET_MOTOR;
 80016ee:	4b15      	ldr	r3, [pc, #84]	; (8001744 <START_PARKING+0x168>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	224b      	movs	r2, #75	; 0x4b
 80016f4:	635a      	str	r2, [r3, #52]	; 0x34
					htim2.Instance->CCR2 = RESET_LENKUNG;
 80016f6:	4b15      	ldr	r3, [pc, #84]	; (800174c <START_PARKING+0x170>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	2253      	movs	r2, #83	; 0x53
 80016fc:	639a      	str	r2, [r3, #56]	; 0x38
					HAL_Delay(1000);
 80016fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001702:	f001 fb63 	bl	8002dcc <HAL_Delay>
					break;
 8001706:	bf00      	nop
				}
			}

		htim3.Instance->CCR1 = 83;
 8001708:	4b0e      	ldr	r3, [pc, #56]	; (8001744 <START_PARKING+0x168>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	2253      	movs	r2, #83	; 0x53
 800170e:	635a      	str	r2, [r3, #52]	; 0x34

	//Geradeaus bis Auto korrekt steht
		do
		{
			GET_TOF_DATA(3);
 8001710:	2003      	movs	r0, #3
 8001712:	f7ff fbc7 	bl	8000ea4 <GET_TOF_DATA>
		}
		while(distance_TOF[3] > GW_KORREKTUR|| distance_TOF[3] == 0U);	//TOF FRONTSIDE_CENTER
 8001716:	4b0c      	ldr	r3, [pc, #48]	; (8001748 <START_PARKING+0x16c>)
 8001718:	88db      	ldrh	r3, [r3, #6]
 800171a:	461a      	mov	r2, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	4293      	cmp	r3, r2
 8001720:	dbf6      	blt.n	8001710 <START_PARKING+0x134>
 8001722:	4b09      	ldr	r3, [pc, #36]	; (8001748 <START_PARKING+0x16c>)
 8001724:	88db      	ldrh	r3, [r3, #6]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d0f2      	beq.n	8001710 <START_PARKING+0x134>

		htim3.Instance->CCR1 = RESET_MOTOR;
 800172a:	4b06      	ldr	r3, [pc, #24]	; (8001744 <START_PARKING+0x168>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	224b      	movs	r2, #75	; 0x4b
 8001730:	635a      	str	r2, [r3, #52]	; 0x34
		state = STOP;
 8001732:	4b07      	ldr	r3, [pc, #28]	; (8001750 <START_PARKING+0x174>)
 8001734:	2200      	movs	r2, #0
 8001736:	701a      	strb	r2, [r3, #0]
		break;
 8001738:	bf00      	nop

	}

}
 800173a:	bf00      	nop
 800173c:	3718      	adds	r7, #24
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	20000498 	.word	0x20000498
 8001748:	200002ac 	.word	0x200002ac
 800174c:	2000044c 	.word	0x2000044c
 8001750:	20000714 	.word	0x20000714

08001754 <__io_putchar>:

/**
 *	Funktion dient zur printf Ausgabe auf der seriellen Schnittstelle
 */
	PUTCHAR
	{
 8001754:	b580      	push	{r7, lr}
 8001756:	b082      	sub	sp, #8
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
		/* e.g. write a character to the USART2 and Loop until the end of transmission */
		HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 800175c:	1d39      	adds	r1, r7, #4
 800175e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001762:	2201      	movs	r2, #1
 8001764:	4803      	ldr	r0, [pc, #12]	; (8001774 <__io_putchar+0x20>)
 8001766:	f005 ff17 	bl	8007598 <HAL_UART_Transmit>

		return ch;
 800176a:	687b      	ldr	r3, [r7, #4]
	}
 800176c:	4618      	mov	r0, r3
 800176e:	3708      	adds	r7, #8
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	2000056c 	.word	0x2000056c

08001778 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b096      	sub	sp, #88	; 0x58
 800177c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800177e:	f107 0314 	add.w	r3, r7, #20
 8001782:	2244      	movs	r2, #68	; 0x44
 8001784:	2100      	movs	r1, #0
 8001786:	4618      	mov	r0, r3
 8001788:	f008 fcb8 	bl	800a0fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800178c:	463b      	mov	r3, r7
 800178e:	2200      	movs	r2, #0
 8001790:	601a      	str	r2, [r3, #0]
 8001792:	605a      	str	r2, [r3, #4]
 8001794:	609a      	str	r2, [r3, #8]
 8001796:	60da      	str	r2, [r3, #12]
 8001798:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800179a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800179e:	f002 fe65 	bl	800446c <HAL_PWREx_ControlVoltageScaling>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d001      	beq.n	80017ac <SystemClock_Config+0x34>
  {
    Error_Handler();
 80017a8:	f000 fc22 	bl	8001ff0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017ac:	2302      	movs	r3, #2
 80017ae:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80017b4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017b6:	2310      	movs	r3, #16
 80017b8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017ba:	2302      	movs	r3, #2
 80017bc:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017be:	2302      	movs	r3, #2
 80017c0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 2;
 80017c2:	2302      	movs	r3, #2
 80017c4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 25;
 80017c6:	2319      	movs	r3, #25
 80017c8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80017ca:	2307      	movs	r3, #7
 80017cc:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80017ce:	2302      	movs	r3, #2
 80017d0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 80017d2:	2304      	movs	r3, #4
 80017d4:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017d6:	f107 0314 	add.w	r3, r7, #20
 80017da:	4618      	mov	r0, r3
 80017dc:	f002 fe9c 	bl	8004518 <HAL_RCC_OscConfig>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <SystemClock_Config+0x72>
  {
    Error_Handler();
 80017e6:	f000 fc03 	bl	8001ff0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017ea:	230f      	movs	r3, #15
 80017ec:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017ee:	2303      	movs	r3, #3
 80017f0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017f2:	2300      	movs	r3, #0
 80017f4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80017fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017fc:	2300      	movs	r3, #0
 80017fe:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001800:	463b      	mov	r3, r7
 8001802:	2103      	movs	r1, #3
 8001804:	4618      	mov	r0, r3
 8001806:	f003 fa63 	bl	8004cd0 <HAL_RCC_ClockConfig>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d001      	beq.n	8001814 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001810:	f000 fbee 	bl	8001ff0 <Error_Handler>
  }
}
 8001814:	bf00      	nop
 8001816:	3758      	adds	r7, #88	; 0x58
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}

0800181c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001820:	4b1b      	ldr	r3, [pc, #108]	; (8001890 <MX_I2C1_Init+0x74>)
 8001822:	4a1c      	ldr	r2, [pc, #112]	; (8001894 <MX_I2C1_Init+0x78>)
 8001824:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00200B2B;
 8001826:	4b1a      	ldr	r3, [pc, #104]	; (8001890 <MX_I2C1_Init+0x74>)
 8001828:	4a1b      	ldr	r2, [pc, #108]	; (8001898 <MX_I2C1_Init+0x7c>)
 800182a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800182c:	4b18      	ldr	r3, [pc, #96]	; (8001890 <MX_I2C1_Init+0x74>)
 800182e:	2200      	movs	r2, #0
 8001830:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001832:	4b17      	ldr	r3, [pc, #92]	; (8001890 <MX_I2C1_Init+0x74>)
 8001834:	2201      	movs	r2, #1
 8001836:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001838:	4b15      	ldr	r3, [pc, #84]	; (8001890 <MX_I2C1_Init+0x74>)
 800183a:	2200      	movs	r2, #0
 800183c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800183e:	4b14      	ldr	r3, [pc, #80]	; (8001890 <MX_I2C1_Init+0x74>)
 8001840:	2200      	movs	r2, #0
 8001842:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001844:	4b12      	ldr	r3, [pc, #72]	; (8001890 <MX_I2C1_Init+0x74>)
 8001846:	2200      	movs	r2, #0
 8001848:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800184a:	4b11      	ldr	r3, [pc, #68]	; (8001890 <MX_I2C1_Init+0x74>)
 800184c:	2200      	movs	r2, #0
 800184e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001850:	4b0f      	ldr	r3, [pc, #60]	; (8001890 <MX_I2C1_Init+0x74>)
 8001852:	2200      	movs	r2, #0
 8001854:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001856:	480e      	ldr	r0, [pc, #56]	; (8001890 <MX_I2C1_Init+0x74>)
 8001858:	f002 f826 	bl	80038a8 <HAL_I2C_Init>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d001      	beq.n	8001866 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001862:	f000 fbc5 	bl	8001ff0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001866:	2100      	movs	r1, #0
 8001868:	4809      	ldr	r0, [pc, #36]	; (8001890 <MX_I2C1_Init+0x74>)
 800186a:	f002 fd59 	bl	8004320 <HAL_I2CEx_ConfigAnalogFilter>
 800186e:	4603      	mov	r3, r0
 8001870:	2b00      	cmp	r3, #0
 8001872:	d001      	beq.n	8001878 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001874:	f000 fbbc 	bl	8001ff0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001878:	2100      	movs	r1, #0
 800187a:	4805      	ldr	r0, [pc, #20]	; (8001890 <MX_I2C1_Init+0x74>)
 800187c:	f002 fd9b 	bl	80043b6 <HAL_I2CEx_ConfigDigitalFilter>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d001      	beq.n	800188a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001886:	f000 fbb3 	bl	8001ff0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800188a:	bf00      	nop
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	200003ac 	.word	0x200003ac
 8001894:	40005400 	.word	0x40005400
 8001898:	00200b2b 	.word	0x00200b2b

0800189c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b08c      	sub	sp, #48	; 0x30
 80018a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80018a2:	f107 030c 	add.w	r3, r7, #12
 80018a6:	2224      	movs	r2, #36	; 0x24
 80018a8:	2100      	movs	r1, #0
 80018aa:	4618      	mov	r0, r3
 80018ac:	f008 fc26 	bl	800a0fc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018b0:	463b      	mov	r3, r7
 80018b2:	2200      	movs	r2, #0
 80018b4:	601a      	str	r2, [r3, #0]
 80018b6:	605a      	str	r2, [r3, #4]
 80018b8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80018ba:	4b23      	ldr	r3, [pc, #140]	; (8001948 <MX_TIM1_Init+0xac>)
 80018bc:	4a23      	ldr	r2, [pc, #140]	; (800194c <MX_TIM1_Init+0xb0>)
 80018be:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80018c0:	4b21      	ldr	r3, [pc, #132]	; (8001948 <MX_TIM1_Init+0xac>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018c6:	4b20      	ldr	r3, [pc, #128]	; (8001948 <MX_TIM1_Init+0xac>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 255;
 80018cc:	4b1e      	ldr	r3, [pc, #120]	; (8001948 <MX_TIM1_Init+0xac>)
 80018ce:	22ff      	movs	r2, #255	; 0xff
 80018d0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018d2:	4b1d      	ldr	r3, [pc, #116]	; (8001948 <MX_TIM1_Init+0xac>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80018d8:	4b1b      	ldr	r3, [pc, #108]	; (8001948 <MX_TIM1_Init+0xac>)
 80018da:	2200      	movs	r2, #0
 80018dc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018de:	4b1a      	ldr	r3, [pc, #104]	; (8001948 <MX_TIM1_Init+0xac>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80018e4:	2301      	movs	r3, #1
 80018e6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80018e8:	2300      	movs	r3, #0
 80018ea:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80018ec:	2301      	movs	r3, #1
 80018ee:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80018f0:	2300      	movs	r3, #0
 80018f2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80018f4:	230a      	movs	r3, #10
 80018f6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80018f8:	2300      	movs	r3, #0
 80018fa:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80018fc:	2301      	movs	r3, #1
 80018fe:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001900:	2300      	movs	r3, #0
 8001902:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001904:	2300      	movs	r3, #0
 8001906:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001908:	f107 030c 	add.w	r3, r7, #12
 800190c:	4619      	mov	r1, r3
 800190e:	480e      	ldr	r0, [pc, #56]	; (8001948 <MX_TIM1_Init+0xac>)
 8001910:	f004 fadd 	bl	8005ece <HAL_TIM_Encoder_Init>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d001      	beq.n	800191e <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800191a:	f000 fb69 	bl	8001ff0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800191e:	2300      	movs	r3, #0
 8001920:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001922:	2300      	movs	r3, #0
 8001924:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001926:	2300      	movs	r3, #0
 8001928:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800192a:	463b      	mov	r3, r7
 800192c:	4619      	mov	r1, r3
 800192e:	4806      	ldr	r0, [pc, #24]	; (8001948 <MX_TIM1_Init+0xac>)
 8001930:	f005 fd3e 	bl	80073b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d001      	beq.n	800193e <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 800193a:	f000 fb59 	bl	8001ff0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800193e:	bf00      	nop
 8001940:	3730      	adds	r7, #48	; 0x30
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	20000400 	.word	0x20000400
 800194c:	40012c00 	.word	0x40012c00

08001950 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b08e      	sub	sp, #56	; 0x38
 8001954:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001956:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800195a:	2200      	movs	r2, #0
 800195c:	601a      	str	r2, [r3, #0]
 800195e:	605a      	str	r2, [r3, #4]
 8001960:	609a      	str	r2, [r3, #8]
 8001962:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001964:	f107 031c 	add.w	r3, r7, #28
 8001968:	2200      	movs	r2, #0
 800196a:	601a      	str	r2, [r3, #0]
 800196c:	605a      	str	r2, [r3, #4]
 800196e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001970:	463b      	mov	r3, r7
 8001972:	2200      	movs	r2, #0
 8001974:	601a      	str	r2, [r3, #0]
 8001976:	605a      	str	r2, [r3, #4]
 8001978:	609a      	str	r2, [r3, #8]
 800197a:	60da      	str	r2, [r3, #12]
 800197c:	611a      	str	r2, [r3, #16]
 800197e:	615a      	str	r2, [r3, #20]
 8001980:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001982:	4b2e      	ldr	r3, [pc, #184]	; (8001a3c <MX_TIM2_Init+0xec>)
 8001984:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001988:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 899;
 800198a:	4b2c      	ldr	r3, [pc, #176]	; (8001a3c <MX_TIM2_Init+0xec>)
 800198c:	f240 3283 	movw	r2, #899	; 0x383
 8001990:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001992:	4b2a      	ldr	r3, [pc, #168]	; (8001a3c <MX_TIM2_Init+0xec>)
 8001994:	2200      	movs	r2, #0
 8001996:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001998:	4b28      	ldr	r3, [pc, #160]	; (8001a3c <MX_TIM2_Init+0xec>)
 800199a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800199e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019a0:	4b26      	ldr	r3, [pc, #152]	; (8001a3c <MX_TIM2_Init+0xec>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019a6:	4b25      	ldr	r3, [pc, #148]	; (8001a3c <MX_TIM2_Init+0xec>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80019ac:	4823      	ldr	r0, [pc, #140]	; (8001a3c <MX_TIM2_Init+0xec>)
 80019ae:	f004 f86f 	bl	8005a90 <HAL_TIM_Base_Init>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d001      	beq.n	80019bc <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 80019b8:	f000 fb1a 	bl	8001ff0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019c0:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80019c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019c6:	4619      	mov	r1, r3
 80019c8:	481c      	ldr	r0, [pc, #112]	; (8001a3c <MX_TIM2_Init+0xec>)
 80019ca:	f004 fe67 	bl	800669c <HAL_TIM_ConfigClockSource>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d001      	beq.n	80019d8 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 80019d4:	f000 fb0c 	bl	8001ff0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80019d8:	4818      	ldr	r0, [pc, #96]	; (8001a3c <MX_TIM2_Init+0xec>)
 80019da:	f004 f8b0 	bl	8005b3e <HAL_TIM_PWM_Init>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 80019e4:	f000 fb04 	bl	8001ff0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019e8:	2300      	movs	r3, #0
 80019ea:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019ec:	2300      	movs	r3, #0
 80019ee:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80019f0:	f107 031c 	add.w	r3, r7, #28
 80019f4:	4619      	mov	r1, r3
 80019f6:	4811      	ldr	r0, [pc, #68]	; (8001a3c <MX_TIM2_Init+0xec>)
 80019f8:	f005 fcda 	bl	80073b0 <HAL_TIMEx_MasterConfigSynchronization>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8001a02:	f000 faf5 	bl	8001ff0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a06:	2360      	movs	r3, #96	; 0x60
 8001a08:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a12:	2300      	movs	r3, #0
 8001a14:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001a16:	463b      	mov	r3, r7
 8001a18:	2204      	movs	r2, #4
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	4807      	ldr	r0, [pc, #28]	; (8001a3c <MX_TIM2_Init+0xec>)
 8001a1e:	f004 fd29 	bl	8006474 <HAL_TIM_PWM_ConfigChannel>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d001      	beq.n	8001a2c <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8001a28:	f000 fae2 	bl	8001ff0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001a2c:	4803      	ldr	r0, [pc, #12]	; (8001a3c <MX_TIM2_Init+0xec>)
 8001a2e:	f000 fdc9 	bl	80025c4 <HAL_TIM_MspPostInit>

}
 8001a32:	bf00      	nop
 8001a34:	3738      	adds	r7, #56	; 0x38
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	2000044c 	.word	0x2000044c

08001a40 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b08e      	sub	sp, #56	; 0x38
 8001a44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a46:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	601a      	str	r2, [r3, #0]
 8001a4e:	605a      	str	r2, [r3, #4]
 8001a50:	609a      	str	r2, [r3, #8]
 8001a52:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a54:	f107 031c 	add.w	r3, r7, #28
 8001a58:	2200      	movs	r2, #0
 8001a5a:	601a      	str	r2, [r3, #0]
 8001a5c:	605a      	str	r2, [r3, #4]
 8001a5e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a60:	463b      	mov	r3, r7
 8001a62:	2200      	movs	r2, #0
 8001a64:	601a      	str	r2, [r3, #0]
 8001a66:	605a      	str	r2, [r3, #4]
 8001a68:	609a      	str	r2, [r3, #8]
 8001a6a:	60da      	str	r2, [r3, #12]
 8001a6c:	611a      	str	r2, [r3, #16]
 8001a6e:	615a      	str	r2, [r3, #20]
 8001a70:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a72:	4b2f      	ldr	r3, [pc, #188]	; (8001b30 <MX_TIM3_Init+0xf0>)
 8001a74:	4a2f      	ldr	r2, [pc, #188]	; (8001b34 <MX_TIM3_Init+0xf4>)
 8001a76:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 899;
 8001a78:	4b2d      	ldr	r3, [pc, #180]	; (8001b30 <MX_TIM3_Init+0xf0>)
 8001a7a:	f240 3283 	movw	r2, #899	; 0x383
 8001a7e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a80:	4b2b      	ldr	r3, [pc, #172]	; (8001b30 <MX_TIM3_Init+0xf0>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001a86:	4b2a      	ldr	r3, [pc, #168]	; (8001b30 <MX_TIM3_Init+0xf0>)
 8001a88:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001a8c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a8e:	4b28      	ldr	r3, [pc, #160]	; (8001b30 <MX_TIM3_Init+0xf0>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a94:	4b26      	ldr	r3, [pc, #152]	; (8001b30 <MX_TIM3_Init+0xf0>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001a9a:	4825      	ldr	r0, [pc, #148]	; (8001b30 <MX_TIM3_Init+0xf0>)
 8001a9c:	f003 fff8 	bl	8005a90 <HAL_TIM_Base_Init>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d001      	beq.n	8001aaa <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 8001aa6:	f000 faa3 	bl	8001ff0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001aaa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001aae:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001ab0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	481e      	ldr	r0, [pc, #120]	; (8001b30 <MX_TIM3_Init+0xf0>)
 8001ab8:	f004 fdf0 	bl	800669c <HAL_TIM_ConfigClockSource>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d001      	beq.n	8001ac6 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 8001ac2:	f000 fa95 	bl	8001ff0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001ac6:	481a      	ldr	r0, [pc, #104]	; (8001b30 <MX_TIM3_Init+0xf0>)
 8001ac8:	f004 f839 	bl	8005b3e <HAL_TIM_PWM_Init>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d001      	beq.n	8001ad6 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8001ad2:	f000 fa8d 	bl	8001ff0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ada:	2300      	movs	r3, #0
 8001adc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ade:	f107 031c 	add.w	r3, r7, #28
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	4812      	ldr	r0, [pc, #72]	; (8001b30 <MX_TIM3_Init+0xf0>)
 8001ae6:	f005 fc63 	bl	80073b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d001      	beq.n	8001af4 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8001af0:	f000 fa7e 	bl	8001ff0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001af4:	2360      	movs	r3, #96	; 0x60
 8001af6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001af8:	2300      	movs	r3, #0
 8001afa:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001afc:	2300      	movs	r3, #0
 8001afe:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b00:	2300      	movs	r3, #0
 8001b02:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b04:	463b      	mov	r3, r7
 8001b06:	2200      	movs	r2, #0
 8001b08:	4619      	mov	r1, r3
 8001b0a:	4809      	ldr	r0, [pc, #36]	; (8001b30 <MX_TIM3_Init+0xf0>)
 8001b0c:	f004 fcb2 	bl	8006474 <HAL_TIM_PWM_ConfigChannel>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 8001b16:	f000 fa6b 	bl	8001ff0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);					///*******MODIFIED
 8001b1a:	213c      	movs	r1, #60	; 0x3c
 8001b1c:	4804      	ldr	r0, [pc, #16]	; (8001b30 <MX_TIM3_Init+0xf0>)
 8001b1e:	f004 fa7c 	bl	800601a <HAL_TIM_Encoder_Start>

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001b22:	4803      	ldr	r0, [pc, #12]	; (8001b30 <MX_TIM3_Init+0xf0>)
 8001b24:	f000 fd4e 	bl	80025c4 <HAL_TIM_MspPostInit>

}
 8001b28:	bf00      	nop
 8001b2a:	3738      	adds	r7, #56	; 0x38
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	20000498 	.word	0x20000498
 8001b34:	40000400 	.word	0x40000400

08001b38 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b088      	sub	sp, #32
 8001b3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b3e:	f107 0310 	add.w	r3, r7, #16
 8001b42:	2200      	movs	r2, #0
 8001b44:	601a      	str	r2, [r3, #0]
 8001b46:	605a      	str	r2, [r3, #4]
 8001b48:	609a      	str	r2, [r3, #8]
 8001b4a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b4c:	1d3b      	adds	r3, r7, #4
 8001b4e:	2200      	movs	r2, #0
 8001b50:	601a      	str	r2, [r3, #0]
 8001b52:	605a      	str	r2, [r3, #4]
 8001b54:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001b56:	4b1d      	ldr	r3, [pc, #116]	; (8001bcc <MX_TIM4_Init+0x94>)
 8001b58:	4a1d      	ldr	r2, [pc, #116]	; (8001bd0 <MX_TIM4_Init+0x98>)
 8001b5a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 50-1;
 8001b5c:	4b1b      	ldr	r3, [pc, #108]	; (8001bcc <MX_TIM4_Init+0x94>)
 8001b5e:	2231      	movs	r2, #49	; 0x31
 8001b60:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b62:	4b1a      	ldr	r3, [pc, #104]	; (8001bcc <MX_TIM4_Init+0x94>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0;
 8001b68:	4b18      	ldr	r3, [pc, #96]	; (8001bcc <MX_TIM4_Init+0x94>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b6e:	4b17      	ldr	r3, [pc, #92]	; (8001bcc <MX_TIM4_Init+0x94>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b74:	4b15      	ldr	r3, [pc, #84]	; (8001bcc <MX_TIM4_Init+0x94>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001b7a:	4814      	ldr	r0, [pc, #80]	; (8001bcc <MX_TIM4_Init+0x94>)
 8001b7c:	f003 ff88 	bl	8005a90 <HAL_TIM_Base_Init>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d001      	beq.n	8001b8a <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001b86:	f000 fa33 	bl	8001ff0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b8a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b8e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001b90:	f107 0310 	add.w	r3, r7, #16
 8001b94:	4619      	mov	r1, r3
 8001b96:	480d      	ldr	r0, [pc, #52]	; (8001bcc <MX_TIM4_Init+0x94>)
 8001b98:	f004 fd80 	bl	800669c <HAL_TIM_ConfigClockSource>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d001      	beq.n	8001ba6 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001ba2:	f000 fa25 	bl	8001ff0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001baa:	2300      	movs	r3, #0
 8001bac:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001bae:	1d3b      	adds	r3, r7, #4
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	4806      	ldr	r0, [pc, #24]	; (8001bcc <MX_TIM4_Init+0x94>)
 8001bb4:	f005 fbfc 	bl	80073b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d001      	beq.n	8001bc2 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001bbe:	f000 fa17 	bl	8001ff0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001bc2:	bf00      	nop
 8001bc4:	3720      	adds	r7, #32
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	200002bc 	.word	0x200002bc
 8001bd0:	40000800 	.word	0x40000800

08001bd4 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b08c      	sub	sp, #48	; 0x30
 8001bd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bda:	f107 0320 	add.w	r3, r7, #32
 8001bde:	2200      	movs	r2, #0
 8001be0:	601a      	str	r2, [r3, #0]
 8001be2:	605a      	str	r2, [r3, #4]
 8001be4:	609a      	str	r2, [r3, #8]
 8001be6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001be8:	f107 0314 	add.w	r3, r7, #20
 8001bec:	2200      	movs	r2, #0
 8001bee:	601a      	str	r2, [r3, #0]
 8001bf0:	605a      	str	r2, [r3, #4]
 8001bf2:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001bf4:	1d3b      	adds	r3, r7, #4
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	601a      	str	r2, [r3, #0]
 8001bfa:	605a      	str	r2, [r3, #4]
 8001bfc:	609a      	str	r2, [r3, #8]
 8001bfe:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001c00:	4b2b      	ldr	r3, [pc, #172]	; (8001cb0 <MX_TIM5_Init+0xdc>)
 8001c02:	4a2c      	ldr	r2, [pc, #176]	; (8001cb4 <MX_TIM5_Init+0xe0>)
 8001c04:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 50-1;
 8001c06:	4b2a      	ldr	r3, [pc, #168]	; (8001cb0 <MX_TIM5_Init+0xdc>)
 8001c08:	2231      	movs	r2, #49	; 0x31
 8001c0a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c0c:	4b28      	ldr	r3, [pc, #160]	; (8001cb0 <MX_TIM5_Init+0xdc>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 10000;
 8001c12:	4b27      	ldr	r3, [pc, #156]	; (8001cb0 <MX_TIM5_Init+0xdc>)
 8001c14:	f242 7210 	movw	r2, #10000	; 0x2710
 8001c18:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c1a:	4b25      	ldr	r3, [pc, #148]	; (8001cb0 <MX_TIM5_Init+0xdc>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c20:	4b23      	ldr	r3, [pc, #140]	; (8001cb0 <MX_TIM5_Init+0xdc>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001c26:	4822      	ldr	r0, [pc, #136]	; (8001cb0 <MX_TIM5_Init+0xdc>)
 8001c28:	f003 ff32 	bl	8005a90 <HAL_TIM_Base_Init>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d001      	beq.n	8001c36 <MX_TIM5_Init+0x62>
  {
    Error_Handler();
 8001c32:	f000 f9dd 	bl	8001ff0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c3a:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001c3c:	f107 0320 	add.w	r3, r7, #32
 8001c40:	4619      	mov	r1, r3
 8001c42:	481b      	ldr	r0, [pc, #108]	; (8001cb0 <MX_TIM5_Init+0xdc>)
 8001c44:	f004 fd2a 	bl	800669c <HAL_TIM_ConfigClockSource>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d001      	beq.n	8001c52 <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8001c4e:	f000 f9cf 	bl	8001ff0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 8001c52:	4817      	ldr	r0, [pc, #92]	; (8001cb0 <MX_TIM5_Init+0xdc>)
 8001c54:	f004 f8da 	bl	8005e0c <HAL_TIM_IC_Init>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d001      	beq.n	8001c62 <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 8001c5e:	f000 f9c7 	bl	8001ff0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c62:	2300      	movs	r3, #0
 8001c64:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c66:	2300      	movs	r3, #0
 8001c68:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001c6a:	f107 0314 	add.w	r3, r7, #20
 8001c6e:	4619      	mov	r1, r3
 8001c70:	480f      	ldr	r0, [pc, #60]	; (8001cb0 <MX_TIM5_Init+0xdc>)
 8001c72:	f005 fb9d 	bl	80073b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d001      	beq.n	8001c80 <MX_TIM5_Init+0xac>
  {
    Error_Handler();
 8001c7c:	f000 f9b8 	bl	8001ff0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001c80:	230a      	movs	r3, #10
 8001c82:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001c84:	2301      	movs	r3, #1
 8001c86:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 4;
 8001c8c:	2304      	movs	r3, #4
 8001c8e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001c90:	1d3b      	adds	r3, r7, #4
 8001c92:	2200      	movs	r2, #0
 8001c94:	4619      	mov	r1, r3
 8001c96:	4806      	ldr	r0, [pc, #24]	; (8001cb0 <MX_TIM5_Init+0xdc>)
 8001c98:	f004 fb4f 	bl	800633a <HAL_TIM_IC_ConfigChannel>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d001      	beq.n	8001ca6 <MX_TIM5_Init+0xd2>
  {
    Error_Handler();
 8001ca2:	f000 f9a5 	bl	8001ff0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001ca6:	bf00      	nop
 8001ca8:	3730      	adds	r7, #48	; 0x30
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	20000308 	.word	0x20000308
 8001cb4:	40000c00 	.word	0x40000c00

08001cb8 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b08c      	sub	sp, #48	; 0x30
 8001cbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cbe:	f107 0320 	add.w	r3, r7, #32
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	601a      	str	r2, [r3, #0]
 8001cc6:	605a      	str	r2, [r3, #4]
 8001cc8:	609a      	str	r2, [r3, #8]
 8001cca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ccc:	f107 0314 	add.w	r3, r7, #20
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	601a      	str	r2, [r3, #0]
 8001cd4:	605a      	str	r2, [r3, #4]
 8001cd6:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001cd8:	1d3b      	adds	r3, r7, #4
 8001cda:	2200      	movs	r2, #0
 8001cdc:	601a      	str	r2, [r3, #0]
 8001cde:	605a      	str	r2, [r3, #4]
 8001ce0:	609a      	str	r2, [r3, #8]
 8001ce2:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8001ce4:	4b2c      	ldr	r3, [pc, #176]	; (8001d98 <MX_TIM15_Init+0xe0>)
 8001ce6:	4a2d      	ldr	r2, [pc, #180]	; (8001d9c <MX_TIM15_Init+0xe4>)
 8001ce8:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 50-1;
 8001cea:	4b2b      	ldr	r3, [pc, #172]	; (8001d98 <MX_TIM15_Init+0xe0>)
 8001cec:	2231      	movs	r2, #49	; 0x31
 8001cee:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cf0:	4b29      	ldr	r3, [pc, #164]	; (8001d98 <MX_TIM15_Init+0xe0>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 10000;
 8001cf6:	4b28      	ldr	r3, [pc, #160]	; (8001d98 <MX_TIM15_Init+0xe0>)
 8001cf8:	f242 7210 	movw	r2, #10000	; 0x2710
 8001cfc:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cfe:	4b26      	ldr	r3, [pc, #152]	; (8001d98 <MX_TIM15_Init+0xe0>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8001d04:	4b24      	ldr	r3, [pc, #144]	; (8001d98 <MX_TIM15_Init+0xe0>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d0a:	4b23      	ldr	r3, [pc, #140]	; (8001d98 <MX_TIM15_Init+0xe0>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8001d10:	4821      	ldr	r0, [pc, #132]	; (8001d98 <MX_TIM15_Init+0xe0>)
 8001d12:	f003 febd 	bl	8005a90 <HAL_TIM_Base_Init>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d001      	beq.n	8001d20 <MX_TIM15_Init+0x68>
  {
    Error_Handler();
 8001d1c:	f000 f968 	bl	8001ff0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d20:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d24:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8001d26:	f107 0320 	add.w	r3, r7, #32
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	481a      	ldr	r0, [pc, #104]	; (8001d98 <MX_TIM15_Init+0xe0>)
 8001d2e:	f004 fcb5 	bl	800669c <HAL_TIM_ConfigClockSource>
 8001d32:	4603      	mov	r3, r0
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d001      	beq.n	8001d3c <MX_TIM15_Init+0x84>
  {
    Error_Handler();
 8001d38:	f000 f95a 	bl	8001ff0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim15) != HAL_OK)
 8001d3c:	4816      	ldr	r0, [pc, #88]	; (8001d98 <MX_TIM15_Init+0xe0>)
 8001d3e:	f004 f865 	bl	8005e0c <HAL_TIM_IC_Init>
 8001d42:	4603      	mov	r3, r0
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d001      	beq.n	8001d4c <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 8001d48:	f000 f952 	bl	8001ff0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d50:	2300      	movs	r3, #0
 8001d52:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8001d54:	f107 0314 	add.w	r3, r7, #20
 8001d58:	4619      	mov	r1, r3
 8001d5a:	480f      	ldr	r0, [pc, #60]	; (8001d98 <MX_TIM15_Init+0xe0>)
 8001d5c:	f005 fb28 	bl	80073b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001d60:	4603      	mov	r3, r0
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d001      	beq.n	8001d6a <MX_TIM15_Init+0xb2>
  {
    Error_Handler();
 8001d66:	f000 f943 	bl	8001ff0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001d6a:	230a      	movs	r3, #10
 8001d6c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001d72:	2300      	movs	r3, #0
 8001d74:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 4;
 8001d76:	2304      	movs	r3, #4
 8001d78:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim15, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001d7a:	1d3b      	adds	r3, r7, #4
 8001d7c:	2204      	movs	r2, #4
 8001d7e:	4619      	mov	r1, r3
 8001d80:	4805      	ldr	r0, [pc, #20]	; (8001d98 <MX_TIM15_Init+0xe0>)
 8001d82:	f004 fada 	bl	800633a <HAL_TIM_IC_ConfigChannel>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d001      	beq.n	8001d90 <MX_TIM15_Init+0xd8>
  {
    Error_Handler();
 8001d8c:	f000 f930 	bl	8001ff0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8001d90:	bf00      	nop
 8001d92:	3730      	adds	r7, #48	; 0x30
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bd80      	pop	{r7, pc}
 8001d98:	20000354 	.word	0x20000354
 8001d9c:	40014000 	.word	0x40014000

08001da0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001da4:	4b14      	ldr	r3, [pc, #80]	; (8001df8 <MX_USART1_UART_Init+0x58>)
 8001da6:	4a15      	ldr	r2, [pc, #84]	; (8001dfc <MX_USART1_UART_Init+0x5c>)
 8001da8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001daa:	4b13      	ldr	r3, [pc, #76]	; (8001df8 <MX_USART1_UART_Init+0x58>)
 8001dac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001db0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001db2:	4b11      	ldr	r3, [pc, #68]	; (8001df8 <MX_USART1_UART_Init+0x58>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001db8:	4b0f      	ldr	r3, [pc, #60]	; (8001df8 <MX_USART1_UART_Init+0x58>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001dbe:	4b0e      	ldr	r3, [pc, #56]	; (8001df8 <MX_USART1_UART_Init+0x58>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001dc4:	4b0c      	ldr	r3, [pc, #48]	; (8001df8 <MX_USART1_UART_Init+0x58>)
 8001dc6:	220c      	movs	r2, #12
 8001dc8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dca:	4b0b      	ldr	r3, [pc, #44]	; (8001df8 <MX_USART1_UART_Init+0x58>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001dd0:	4b09      	ldr	r3, [pc, #36]	; (8001df8 <MX_USART1_UART_Init+0x58>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001dd6:	4b08      	ldr	r3, [pc, #32]	; (8001df8 <MX_USART1_UART_Init+0x58>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ddc:	4b06      	ldr	r3, [pc, #24]	; (8001df8 <MX_USART1_UART_Init+0x58>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001de2:	4805      	ldr	r0, [pc, #20]	; (8001df8 <MX_USART1_UART_Init+0x58>)
 8001de4:	f005 fb8a 	bl	80074fc <HAL_UART_Init>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d001      	beq.n	8001df2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001dee:	f000 f8ff 	bl	8001ff0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001df2:	bf00      	nop
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	200004e4 	.word	0x200004e4
 8001dfc:	40013800 	.word	0x40013800

08001e00 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001e04:	4b14      	ldr	r3, [pc, #80]	; (8001e58 <MX_USART2_UART_Init+0x58>)
 8001e06:	4a15      	ldr	r2, [pc, #84]	; (8001e5c <MX_USART2_UART_Init+0x5c>)
 8001e08:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001e0a:	4b13      	ldr	r3, [pc, #76]	; (8001e58 <MX_USART2_UART_Init+0x58>)
 8001e0c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e10:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e12:	4b11      	ldr	r3, [pc, #68]	; (8001e58 <MX_USART2_UART_Init+0x58>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e18:	4b0f      	ldr	r3, [pc, #60]	; (8001e58 <MX_USART2_UART_Init+0x58>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001e1e:	4b0e      	ldr	r3, [pc, #56]	; (8001e58 <MX_USART2_UART_Init+0x58>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001e24:	4b0c      	ldr	r3, [pc, #48]	; (8001e58 <MX_USART2_UART_Init+0x58>)
 8001e26:	220c      	movs	r2, #12
 8001e28:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e2a:	4b0b      	ldr	r3, [pc, #44]	; (8001e58 <MX_USART2_UART_Init+0x58>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e30:	4b09      	ldr	r3, [pc, #36]	; (8001e58 <MX_USART2_UART_Init+0x58>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e36:	4b08      	ldr	r3, [pc, #32]	; (8001e58 <MX_USART2_UART_Init+0x58>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e3c:	4b06      	ldr	r3, [pc, #24]	; (8001e58 <MX_USART2_UART_Init+0x58>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e42:	4805      	ldr	r0, [pc, #20]	; (8001e58 <MX_USART2_UART_Init+0x58>)
 8001e44:	f005 fb5a 	bl	80074fc <HAL_UART_Init>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d001      	beq.n	8001e52 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001e4e:	f000 f8cf 	bl	8001ff0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001e52:	bf00      	nop
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	2000056c 	.word	0x2000056c
 8001e5c:	40004400 	.word	0x40004400

08001e60 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001e66:	4b18      	ldr	r3, [pc, #96]	; (8001ec8 <MX_DMA_Init+0x68>)
 8001e68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e6a:	4a17      	ldr	r2, [pc, #92]	; (8001ec8 <MX_DMA_Init+0x68>)
 8001e6c:	f043 0301 	orr.w	r3, r3, #1
 8001e70:	6493      	str	r3, [r2, #72]	; 0x48
 8001e72:	4b15      	ldr	r3, [pc, #84]	; (8001ec8 <MX_DMA_Init+0x68>)
 8001e74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e76:	f003 0301 	and.w	r3, r3, #1
 8001e7a:	607b      	str	r3, [r7, #4]
 8001e7c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001e7e:	2200      	movs	r2, #0
 8001e80:	2100      	movs	r1, #0
 8001e82:	200e      	movs	r0, #14
 8001e84:	f001 f8a1 	bl	8002fca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001e88:	200e      	movs	r0, #14
 8001e8a:	f001 f8ba 	bl	8003002 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001e8e:	2200      	movs	r2, #0
 8001e90:	2100      	movs	r1, #0
 8001e92:	200f      	movs	r0, #15
 8001e94:	f001 f899 	bl	8002fca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001e98:	200f      	movs	r0, #15
 8001e9a:	f001 f8b2 	bl	8003002 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	2100      	movs	r1, #0
 8001ea2:	2010      	movs	r0, #16
 8001ea4:	f001 f891 	bl	8002fca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001ea8:	2010      	movs	r0, #16
 8001eaa:	f001 f8aa 	bl	8003002 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8001eae:	2200      	movs	r2, #0
 8001eb0:	2100      	movs	r1, #0
 8001eb2:	2011      	movs	r0, #17
 8001eb4:	f001 f889 	bl	8002fca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001eb8:	2011      	movs	r0, #17
 8001eba:	f001 f8a2 	bl	8003002 <HAL_NVIC_EnableIRQ>

}
 8001ebe:	bf00      	nop
 8001ec0:	3708      	adds	r7, #8
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	40021000 	.word	0x40021000

08001ecc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b08a      	sub	sp, #40	; 0x28
 8001ed0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed2:	f107 0314 	add.w	r3, r7, #20
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	601a      	str	r2, [r3, #0]
 8001eda:	605a      	str	r2, [r3, #4]
 8001edc:	609a      	str	r2, [r3, #8]
 8001ede:	60da      	str	r2, [r3, #12]
 8001ee0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ee2:	4b40      	ldr	r3, [pc, #256]	; (8001fe4 <MX_GPIO_Init+0x118>)
 8001ee4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ee6:	4a3f      	ldr	r2, [pc, #252]	; (8001fe4 <MX_GPIO_Init+0x118>)
 8001ee8:	f043 0304 	orr.w	r3, r3, #4
 8001eec:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001eee:	4b3d      	ldr	r3, [pc, #244]	; (8001fe4 <MX_GPIO_Init+0x118>)
 8001ef0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ef2:	f003 0304 	and.w	r3, r3, #4
 8001ef6:	613b      	str	r3, [r7, #16]
 8001ef8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001efa:	4b3a      	ldr	r3, [pc, #232]	; (8001fe4 <MX_GPIO_Init+0x118>)
 8001efc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001efe:	4a39      	ldr	r2, [pc, #228]	; (8001fe4 <MX_GPIO_Init+0x118>)
 8001f00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f04:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f06:	4b37      	ldr	r3, [pc, #220]	; (8001fe4 <MX_GPIO_Init+0x118>)
 8001f08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f0e:	60fb      	str	r3, [r7, #12]
 8001f10:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f12:	4b34      	ldr	r3, [pc, #208]	; (8001fe4 <MX_GPIO_Init+0x118>)
 8001f14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f16:	4a33      	ldr	r2, [pc, #204]	; (8001fe4 <MX_GPIO_Init+0x118>)
 8001f18:	f043 0301 	orr.w	r3, r3, #1
 8001f1c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f1e:	4b31      	ldr	r3, [pc, #196]	; (8001fe4 <MX_GPIO_Init+0x118>)
 8001f20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f22:	f003 0301 	and.w	r3, r3, #1
 8001f26:	60bb      	str	r3, [r7, #8]
 8001f28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f2a:	4b2e      	ldr	r3, [pc, #184]	; (8001fe4 <MX_GPIO_Init+0x118>)
 8001f2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f2e:	4a2d      	ldr	r2, [pc, #180]	; (8001fe4 <MX_GPIO_Init+0x118>)
 8001f30:	f043 0302 	orr.w	r3, r3, #2
 8001f34:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f36:	4b2b      	ldr	r3, [pc, #172]	; (8001fe4 <MX_GPIO_Init+0x118>)
 8001f38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f3a:	f003 0302 	and.w	r3, r3, #2
 8001f3e:	607b      	str	r3, [r7, #4]
 8001f40:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001f42:	2200      	movs	r2, #0
 8001f44:	2120      	movs	r1, #32
 8001f46:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f4a:	f001 fc95 	bl	8003878 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CENTER_LEFT_TOF_Pin|FRONT_LEFT_TOF_Pin|FRONT_RIGHT_TOF_Pin|BACK_LEFT_TOF_Pin
 8001f4e:	2200      	movs	r2, #0
 8001f50:	f44f 717c 	mov.w	r1, #1008	; 0x3f0
 8001f54:	4824      	ldr	r0, [pc, #144]	; (8001fe8 <MX_GPIO_Init+0x11c>)
 8001f56:	f001 fc8f 	bl	8003878 <HAL_GPIO_WritePin>
                          |BACK_RIGHT_TOF_Pin|CENTER_RIGHT_TOF_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TRIGGER_FRONT_US_Pin|TRIGGER_BACK_US_Pin, GPIO_PIN_RESET);
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8001f60:	4822      	ldr	r0, [pc, #136]	; (8001fec <MX_GPIO_Init+0x120>)
 8001f62:	f001 fc89 	bl	8003878 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_BLUE_Pin */
  GPIO_InitStruct.Pin = B1_BLUE_Pin;
 8001f66:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f70:	2300      	movs	r3, #0
 8001f72:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_BLUE_GPIO_Port, &GPIO_InitStruct);
 8001f74:	f107 0314 	add.w	r3, r7, #20
 8001f78:	4619      	mov	r1, r3
 8001f7a:	481b      	ldr	r0, [pc, #108]	; (8001fe8 <MX_GPIO_Init+0x11c>)
 8001f7c:	f001 fad2 	bl	8003524 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001f80:	2320      	movs	r3, #32
 8001f82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f84:	2301      	movs	r3, #1
 8001f86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001f90:	f107 0314 	add.w	r3, r7, #20
 8001f94:	4619      	mov	r1, r3
 8001f96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f9a:	f001 fac3 	bl	8003524 <HAL_GPIO_Init>

  /*Configure GPIO pins : CENTER_LEFT_TOF_Pin FRONT_LEFT_TOF_Pin FRONT_RIGHT_TOF_Pin BACK_LEFT_TOF_Pin
                           BACK_RIGHT_TOF_Pin CENTER_RIGHT_TOF_Pin */
  GPIO_InitStruct.Pin = CENTER_LEFT_TOF_Pin|FRONT_LEFT_TOF_Pin|FRONT_RIGHT_TOF_Pin|BACK_LEFT_TOF_Pin
 8001f9e:	f44f 737c 	mov.w	r3, #1008	; 0x3f0
 8001fa2:	617b      	str	r3, [r7, #20]
                          |BACK_RIGHT_TOF_Pin|CENTER_RIGHT_TOF_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fac:	2300      	movs	r3, #0
 8001fae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fb0:	f107 0314 	add.w	r3, r7, #20
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	480c      	ldr	r0, [pc, #48]	; (8001fe8 <MX_GPIO_Init+0x11c>)
 8001fb8:	f001 fab4 	bl	8003524 <HAL_GPIO_Init>

  /*Configure GPIO pins : TRIGGER_FRONT_US_Pin TRIGGER_BACK_US_Pin */
  GPIO_InitStruct.Pin = TRIGGER_FRONT_US_Pin|TRIGGER_BACK_US_Pin;
 8001fbc:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001fc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fce:	f107 0314 	add.w	r3, r7, #20
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	4805      	ldr	r0, [pc, #20]	; (8001fec <MX_GPIO_Init+0x120>)
 8001fd6:	f001 faa5 	bl	8003524 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001fda:	bf00      	nop
 8001fdc:	3728      	adds	r7, #40	; 0x28
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	40021000 	.word	0x40021000
 8001fe8:	48000800 	.word	0x48000800
 8001fec:	48000400 	.word	0x48000400

08001ff0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ff4:	b672      	cpsid	i
}
 8001ff6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ff8:	e7fe      	b.n	8001ff8 <Error_Handler+0x8>
	...

08001ffc <VL53L4CD_RdDWord>:
#include "platform.h"

extern I2C_HandleTypeDef 	hi2c1;

uint8_t VL53L4CD_RdDWord(uint16_t dev, uint16_t RegisterAdress, uint32_t *value)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b086      	sub	sp, #24
 8002000:	af02      	add	r7, sp, #8
 8002002:	4603      	mov	r3, r0
 8002004:	603a      	str	r2, [r7, #0]
 8002006:	80fb      	strh	r3, [r7, #6]
 8002008:	460b      	mov	r3, r1
 800200a:	80bb      	strh	r3, [r7, #4]
	uint8_t status = 0;
 800200c:	2300      	movs	r3, #0
 800200e:	73fb      	strb	r3, [r7, #15]
	uint8_t data_write[2];
	uint8_t data_read[4];

	data_write[0] = (RegisterAdress >> 8) & 0xFF;
 8002010:	88bb      	ldrh	r3, [r7, #4]
 8002012:	0a1b      	lsrs	r3, r3, #8
 8002014:	b29b      	uxth	r3, r3
 8002016:	b2db      	uxtb	r3, r3
 8002018:	733b      	strb	r3, [r7, #12]
	data_write[1] = RegisterAdress & 0xFF;
 800201a:	88bb      	ldrh	r3, [r7, #4]
 800201c:	b2db      	uxtb	r3, r3
 800201e:	737b      	strb	r3, [r7, #13]
	status = HAL_I2C_Master_Transmit(&hi2c1, dev, data_write, 2, 100);
 8002020:	f107 020c 	add.w	r2, r7, #12
 8002024:	88f9      	ldrh	r1, [r7, #6]
 8002026:	2364      	movs	r3, #100	; 0x64
 8002028:	9300      	str	r3, [sp, #0]
 800202a:	2302      	movs	r3, #2
 800202c:	4810      	ldr	r0, [pc, #64]	; (8002070 <VL53L4CD_RdDWord+0x74>)
 800202e:	f001 fcd7 	bl	80039e0 <HAL_I2C_Master_Transmit>
 8002032:	4603      	mov	r3, r0
 8002034:	73fb      	strb	r3, [r7, #15]
	status = HAL_I2C_Master_Receive(&hi2c1, dev, data_read, 4, 100);
 8002036:	f107 0208 	add.w	r2, r7, #8
 800203a:	88f9      	ldrh	r1, [r7, #6]
 800203c:	2364      	movs	r3, #100	; 0x64
 800203e:	9300      	str	r3, [sp, #0]
 8002040:	2304      	movs	r3, #4
 8002042:	480b      	ldr	r0, [pc, #44]	; (8002070 <VL53L4CD_RdDWord+0x74>)
 8002044:	f001 fde4 	bl	8003c10 <HAL_I2C_Master_Receive>
 8002048:	4603      	mov	r3, r0
 800204a:	73fb      	strb	r3, [r7, #15]
	*value =  ((data_read[0] << 24) | (data_read[1]<<16) |
 800204c:	7a3b      	ldrb	r3, [r7, #8]
 800204e:	061a      	lsls	r2, r3, #24
 8002050:	7a7b      	ldrb	r3, [r7, #9]
 8002052:	041b      	lsls	r3, r3, #16
 8002054:	431a      	orrs	r2, r3
			(data_read[2]<<8)| (data_read[3]));
 8002056:	7abb      	ldrb	r3, [r7, #10]
 8002058:	021b      	lsls	r3, r3, #8
	*value =  ((data_read[0] << 24) | (data_read[1]<<16) |
 800205a:	4313      	orrs	r3, r2
			(data_read[2]<<8)| (data_read[3]));
 800205c:	7afa      	ldrb	r2, [r7, #11]
 800205e:	4313      	orrs	r3, r2
 8002060:	461a      	mov	r2, r3
	*value =  ((data_read[0] << 24) | (data_read[1]<<16) |
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	601a      	str	r2, [r3, #0]
	return status;
 8002066:	7bfb      	ldrb	r3, [r7, #15]
}
 8002068:	4618      	mov	r0, r3
 800206a:	3710      	adds	r7, #16
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}
 8002070:	200003ac 	.word	0x200003ac

08002074 <VL53L4CD_RdWord>:

uint8_t VL53L4CD_RdWord(uint16_t dev, uint16_t RegisterAdress, uint16_t *value)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b086      	sub	sp, #24
 8002078:	af02      	add	r7, sp, #8
 800207a:	4603      	mov	r3, r0
 800207c:	603a      	str	r2, [r7, #0]
 800207e:	80fb      	strh	r3, [r7, #6]
 8002080:	460b      	mov	r3, r1
 8002082:	80bb      	strh	r3, [r7, #4]
	uint8_t status = 0;
 8002084:	2300      	movs	r3, #0
 8002086:	73fb      	strb	r3, [r7, #15]
	uint8_t data_write[2];
	uint8_t data_read[2];

	data_write[0] = (RegisterAdress >> 8) & 0xFF;
 8002088:	88bb      	ldrh	r3, [r7, #4]
 800208a:	0a1b      	lsrs	r3, r3, #8
 800208c:	b29b      	uxth	r3, r3
 800208e:	b2db      	uxtb	r3, r3
 8002090:	733b      	strb	r3, [r7, #12]
	data_write[1] = RegisterAdress & 0xFF;
 8002092:	88bb      	ldrh	r3, [r7, #4]
 8002094:	b2db      	uxtb	r3, r3
 8002096:	737b      	strb	r3, [r7, #13]
	status = HAL_I2C_Master_Transmit(&hi2c1, dev, data_write, 2, 100);
 8002098:	f107 020c 	add.w	r2, r7, #12
 800209c:	88f9      	ldrh	r1, [r7, #6]
 800209e:	2364      	movs	r3, #100	; 0x64
 80020a0:	9300      	str	r3, [sp, #0]
 80020a2:	2302      	movs	r3, #2
 80020a4:	480f      	ldr	r0, [pc, #60]	; (80020e4 <VL53L4CD_RdWord+0x70>)
 80020a6:	f001 fc9b 	bl	80039e0 <HAL_I2C_Master_Transmit>
 80020aa:	4603      	mov	r3, r0
 80020ac:	73fb      	strb	r3, [r7, #15]
	status = HAL_I2C_Master_Receive(&hi2c1, dev, data_read, 2, 100);
 80020ae:	f107 0208 	add.w	r2, r7, #8
 80020b2:	88f9      	ldrh	r1, [r7, #6]
 80020b4:	2364      	movs	r3, #100	; 0x64
 80020b6:	9300      	str	r3, [sp, #0]
 80020b8:	2302      	movs	r3, #2
 80020ba:	480a      	ldr	r0, [pc, #40]	; (80020e4 <VL53L4CD_RdWord+0x70>)
 80020bc:	f001 fda8 	bl	8003c10 <HAL_I2C_Master_Receive>
 80020c0:	4603      	mov	r3, r0
 80020c2:	73fb      	strb	r3, [r7, #15]
	*value = (data_read[0] << 8) | (data_read[1]);
 80020c4:	7a3b      	ldrb	r3, [r7, #8]
 80020c6:	021b      	lsls	r3, r3, #8
 80020c8:	b21a      	sxth	r2, r3
 80020ca:	7a7b      	ldrb	r3, [r7, #9]
 80020cc:	b21b      	sxth	r3, r3
 80020ce:	4313      	orrs	r3, r2
 80020d0:	b21b      	sxth	r3, r3
 80020d2:	b29a      	uxth	r2, r3
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	801a      	strh	r2, [r3, #0]
	return status;
 80020d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80020da:	4618      	mov	r0, r3
 80020dc:	3710      	adds	r7, #16
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	200003ac 	.word	0x200003ac

080020e8 <VL53L4CD_RdByte>:

uint8_t VL53L4CD_RdByte(uint16_t dev, uint16_t RegisterAdress, uint8_t *value)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b086      	sub	sp, #24
 80020ec:	af02      	add	r7, sp, #8
 80020ee:	4603      	mov	r3, r0
 80020f0:	603a      	str	r2, [r7, #0]
 80020f2:	80fb      	strh	r3, [r7, #6]
 80020f4:	460b      	mov	r3, r1
 80020f6:	80bb      	strh	r3, [r7, #4]
	uint8_t status = 0;
 80020f8:	2300      	movs	r3, #0
 80020fa:	73fb      	strb	r3, [r7, #15]
	uint8_t data_write[2];
	uint8_t data_read[1];

	data_write[0] = (RegisterAdress >> 8) & 0xFF;
 80020fc:	88bb      	ldrh	r3, [r7, #4]
 80020fe:	0a1b      	lsrs	r3, r3, #8
 8002100:	b29b      	uxth	r3, r3
 8002102:	b2db      	uxtb	r3, r3
 8002104:	733b      	strb	r3, [r7, #12]
	data_write[1] = RegisterAdress & 0xFF;
 8002106:	88bb      	ldrh	r3, [r7, #4]
 8002108:	b2db      	uxtb	r3, r3
 800210a:	737b      	strb	r3, [r7, #13]
	status = HAL_I2C_Master_Transmit(&hi2c1, dev, data_write, 2, 100);
 800210c:	f107 020c 	add.w	r2, r7, #12
 8002110:	88f9      	ldrh	r1, [r7, #6]
 8002112:	2364      	movs	r3, #100	; 0x64
 8002114:	9300      	str	r3, [sp, #0]
 8002116:	2302      	movs	r3, #2
 8002118:	480b      	ldr	r0, [pc, #44]	; (8002148 <VL53L4CD_RdByte+0x60>)
 800211a:	f001 fc61 	bl	80039e0 <HAL_I2C_Master_Transmit>
 800211e:	4603      	mov	r3, r0
 8002120:	73fb      	strb	r3, [r7, #15]
	status = HAL_I2C_Master_Receive(&hi2c1, dev, data_read, 1, 100);
 8002122:	f107 0208 	add.w	r2, r7, #8
 8002126:	88f9      	ldrh	r1, [r7, #6]
 8002128:	2364      	movs	r3, #100	; 0x64
 800212a:	9300      	str	r3, [sp, #0]
 800212c:	2301      	movs	r3, #1
 800212e:	4806      	ldr	r0, [pc, #24]	; (8002148 <VL53L4CD_RdByte+0x60>)
 8002130:	f001 fd6e 	bl	8003c10 <HAL_I2C_Master_Receive>
 8002134:	4603      	mov	r3, r0
 8002136:	73fb      	strb	r3, [r7, #15]
	*value = data_read[0];
 8002138:	7a3a      	ldrb	r2, [r7, #8]
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	701a      	strb	r2, [r3, #0]
	return status;
 800213e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002140:	4618      	mov	r0, r3
 8002142:	3710      	adds	r7, #16
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}
 8002148:	200003ac 	.word	0x200003ac

0800214c <VL53L4CD_WrByte>:

uint8_t VL53L4CD_WrByte(uint16_t dev, uint16_t RegisterAdress, uint8_t value)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b086      	sub	sp, #24
 8002150:	af02      	add	r7, sp, #8
 8002152:	4603      	mov	r3, r0
 8002154:	80fb      	strh	r3, [r7, #6]
 8002156:	460b      	mov	r3, r1
 8002158:	80bb      	strh	r3, [r7, #4]
 800215a:	4613      	mov	r3, r2
 800215c:	70fb      	strb	r3, [r7, #3]
	uint8_t data_write[3];
	uint8_t status = 0;
 800215e:	2300      	movs	r3, #0
 8002160:	73fb      	strb	r3, [r7, #15]

	data_write[0] = (RegisterAdress >> 8) & 0xFF;
 8002162:	88bb      	ldrh	r3, [r7, #4]
 8002164:	0a1b      	lsrs	r3, r3, #8
 8002166:	b29b      	uxth	r3, r3
 8002168:	b2db      	uxtb	r3, r3
 800216a:	733b      	strb	r3, [r7, #12]
	data_write[1] = RegisterAdress & 0xFF;
 800216c:	88bb      	ldrh	r3, [r7, #4]
 800216e:	b2db      	uxtb	r3, r3
 8002170:	737b      	strb	r3, [r7, #13]
	data_write[2] = value & 0xFF;
 8002172:	78fb      	ldrb	r3, [r7, #3]
 8002174:	73bb      	strb	r3, [r7, #14]
	status = HAL_I2C_Master_Transmit(&hi2c1, dev, data_write, 3, 100);
 8002176:	f107 020c 	add.w	r2, r7, #12
 800217a:	88f9      	ldrh	r1, [r7, #6]
 800217c:	2364      	movs	r3, #100	; 0x64
 800217e:	9300      	str	r3, [sp, #0]
 8002180:	2303      	movs	r3, #3
 8002182:	4805      	ldr	r0, [pc, #20]	; (8002198 <VL53L4CD_WrByte+0x4c>)
 8002184:	f001 fc2c 	bl	80039e0 <HAL_I2C_Master_Transmit>
 8002188:	4603      	mov	r3, r0
 800218a:	73fb      	strb	r3, [r7, #15]
	return status;
 800218c:	7bfb      	ldrb	r3, [r7, #15]
}
 800218e:	4618      	mov	r0, r3
 8002190:	3710      	adds	r7, #16
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	200003ac 	.word	0x200003ac

0800219c <VL53L4CD_WrWord>:

uint8_t VL53L4CD_WrWord(uint16_t dev, uint16_t RegisterAdress, uint16_t value)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b086      	sub	sp, #24
 80021a0:	af02      	add	r7, sp, #8
 80021a2:	4603      	mov	r3, r0
 80021a4:	80fb      	strh	r3, [r7, #6]
 80021a6:	460b      	mov	r3, r1
 80021a8:	80bb      	strh	r3, [r7, #4]
 80021aa:	4613      	mov	r3, r2
 80021ac:	807b      	strh	r3, [r7, #2]
	uint8_t data_write[4];
	uint8_t status = 0;
 80021ae:	2300      	movs	r3, #0
 80021b0:	73fb      	strb	r3, [r7, #15]
	data_write[0] = (RegisterAdress >> 8) & 0xFF;
 80021b2:	88bb      	ldrh	r3, [r7, #4]
 80021b4:	0a1b      	lsrs	r3, r3, #8
 80021b6:	b29b      	uxth	r3, r3
 80021b8:	b2db      	uxtb	r3, r3
 80021ba:	723b      	strb	r3, [r7, #8]
	data_write[1] = RegisterAdress & 0xFF;
 80021bc:	88bb      	ldrh	r3, [r7, #4]
 80021be:	b2db      	uxtb	r3, r3
 80021c0:	727b      	strb	r3, [r7, #9]
	data_write[2] = (value >> 8) & 0xFF;
 80021c2:	887b      	ldrh	r3, [r7, #2]
 80021c4:	0a1b      	lsrs	r3, r3, #8
 80021c6:	b29b      	uxth	r3, r3
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	72bb      	strb	r3, [r7, #10]
	data_write[3] = value & 0xFF;
 80021cc:	887b      	ldrh	r3, [r7, #2]
 80021ce:	b2db      	uxtb	r3, r3
 80021d0:	72fb      	strb	r3, [r7, #11]
	status = HAL_I2C_Master_Transmit(&hi2c1, dev, data_write, 4, 100);
 80021d2:	f107 0208 	add.w	r2, r7, #8
 80021d6:	88f9      	ldrh	r1, [r7, #6]
 80021d8:	2364      	movs	r3, #100	; 0x64
 80021da:	9300      	str	r3, [sp, #0]
 80021dc:	2304      	movs	r3, #4
 80021de:	4805      	ldr	r0, [pc, #20]	; (80021f4 <VL53L4CD_WrWord+0x58>)
 80021e0:	f001 fbfe 	bl	80039e0 <HAL_I2C_Master_Transmit>
 80021e4:	4603      	mov	r3, r0
 80021e6:	73fb      	strb	r3, [r7, #15]
	return status;
 80021e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3710      	adds	r7, #16
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	200003ac 	.word	0x200003ac

080021f8 <VL53L4CD_WrDWord>:

uint8_t VL53L4CD_WrDWord(uint16_t dev, uint16_t RegisterAdress, uint32_t value)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b086      	sub	sp, #24
 80021fc:	af02      	add	r7, sp, #8
 80021fe:	4603      	mov	r3, r0
 8002200:	603a      	str	r2, [r7, #0]
 8002202:	80fb      	strh	r3, [r7, #6]
 8002204:	460b      	mov	r3, r1
 8002206:	80bb      	strh	r3, [r7, #4]
	uint8_t data_write[6];
	uint8_t status = 0;
 8002208:	2300      	movs	r3, #0
 800220a:	73fb      	strb	r3, [r7, #15]

	data_write[0] = (RegisterAdress >> 8) & 0xFF;
 800220c:	88bb      	ldrh	r3, [r7, #4]
 800220e:	0a1b      	lsrs	r3, r3, #8
 8002210:	b29b      	uxth	r3, r3
 8002212:	b2db      	uxtb	r3, r3
 8002214:	723b      	strb	r3, [r7, #8]
	data_write[1] = RegisterAdress & 0xFF;
 8002216:	88bb      	ldrh	r3, [r7, #4]
 8002218:	b2db      	uxtb	r3, r3
 800221a:	727b      	strb	r3, [r7, #9]
	data_write[2] = (value >> 24) & 0xFF;
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	0e1b      	lsrs	r3, r3, #24
 8002220:	b2db      	uxtb	r3, r3
 8002222:	72bb      	strb	r3, [r7, #10]
	data_write[3] = (value >> 16) & 0xFF;
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	0c1b      	lsrs	r3, r3, #16
 8002228:	b2db      	uxtb	r3, r3
 800222a:	72fb      	strb	r3, [r7, #11]
	data_write[4] = (value >> 8) & 0xFF;
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	0a1b      	lsrs	r3, r3, #8
 8002230:	b2db      	uxtb	r3, r3
 8002232:	733b      	strb	r3, [r7, #12]
	data_write[5] = value & 0xFF;
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	b2db      	uxtb	r3, r3
 8002238:	737b      	strb	r3, [r7, #13]
	status = HAL_I2C_Master_Transmit(&hi2c1, dev, data_write, 6, 100);
 800223a:	f107 0208 	add.w	r2, r7, #8
 800223e:	88f9      	ldrh	r1, [r7, #6]
 8002240:	2364      	movs	r3, #100	; 0x64
 8002242:	9300      	str	r3, [sp, #0]
 8002244:	2306      	movs	r3, #6
 8002246:	4805      	ldr	r0, [pc, #20]	; (800225c <VL53L4CD_WrDWord+0x64>)
 8002248:	f001 fbca 	bl	80039e0 <HAL_I2C_Master_Transmit>
 800224c:	4603      	mov	r3, r0
 800224e:	73fb      	strb	r3, [r7, #15]
	return status;
 8002250:	7bfb      	ldrb	r3, [r7, #15]
}
 8002252:	4618      	mov	r0, r3
 8002254:	3710      	adds	r7, #16
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	200003ac 	.word	0x200003ac

08002260 <WaitMs>:

uint8_t WaitMs(Dev_t dev, uint32_t time_ms)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
 8002266:	4603      	mov	r3, r0
 8002268:	6039      	str	r1, [r7, #0]
 800226a:	80fb      	strh	r3, [r7, #6]
	HAL_Delay(time_ms);
 800226c:	6838      	ldr	r0, [r7, #0]
 800226e:	f000 fdad 	bl	8002dcc <HAL_Delay>
	return 0;
 8002272:	2300      	movs	r3, #0
}
 8002274:	4618      	mov	r0, r3
 8002276:	3708      	adds	r7, #8
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}

0800227c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002282:	4b0f      	ldr	r3, [pc, #60]	; (80022c0 <HAL_MspInit+0x44>)
 8002284:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002286:	4a0e      	ldr	r2, [pc, #56]	; (80022c0 <HAL_MspInit+0x44>)
 8002288:	f043 0301 	orr.w	r3, r3, #1
 800228c:	6613      	str	r3, [r2, #96]	; 0x60
 800228e:	4b0c      	ldr	r3, [pc, #48]	; (80022c0 <HAL_MspInit+0x44>)
 8002290:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002292:	f003 0301 	and.w	r3, r3, #1
 8002296:	607b      	str	r3, [r7, #4]
 8002298:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800229a:	4b09      	ldr	r3, [pc, #36]	; (80022c0 <HAL_MspInit+0x44>)
 800229c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800229e:	4a08      	ldr	r2, [pc, #32]	; (80022c0 <HAL_MspInit+0x44>)
 80022a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022a4:	6593      	str	r3, [r2, #88]	; 0x58
 80022a6:	4b06      	ldr	r3, [pc, #24]	; (80022c0 <HAL_MspInit+0x44>)
 80022a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022ae:	603b      	str	r3, [r7, #0]
 80022b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022b2:	bf00      	nop
 80022b4:	370c      	adds	r7, #12
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr
 80022be:	bf00      	nop
 80022c0:	40021000 	.word	0x40021000

080022c4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b0ac      	sub	sp, #176	; 0xb0
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022cc:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80022d0:	2200      	movs	r2, #0
 80022d2:	601a      	str	r2, [r3, #0]
 80022d4:	605a      	str	r2, [r3, #4]
 80022d6:	609a      	str	r2, [r3, #8]
 80022d8:	60da      	str	r2, [r3, #12]
 80022da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80022dc:	f107 0314 	add.w	r3, r7, #20
 80022e0:	2288      	movs	r2, #136	; 0x88
 80022e2:	2100      	movs	r1, #0
 80022e4:	4618      	mov	r0, r3
 80022e6:	f007 ff09 	bl	800a0fc <memset>
  if(hi2c->Instance==I2C1)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a27      	ldr	r2, [pc, #156]	; (800238c <HAL_I2C_MspInit+0xc8>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d147      	bne.n	8002384 <HAL_I2C_MspInit+0xc0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80022f4:	2340      	movs	r3, #64	; 0x40
 80022f6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80022f8:	2300      	movs	r3, #0
 80022fa:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022fc:	f107 0314 	add.w	r3, r7, #20
 8002300:	4618      	mov	r0, r3
 8002302:	f002 ff09 	bl	8005118 <HAL_RCCEx_PeriphCLKConfig>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d001      	beq.n	8002310 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800230c:	f7ff fe70 	bl	8001ff0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002310:	4b1f      	ldr	r3, [pc, #124]	; (8002390 <HAL_I2C_MspInit+0xcc>)
 8002312:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002314:	4a1e      	ldr	r2, [pc, #120]	; (8002390 <HAL_I2C_MspInit+0xcc>)
 8002316:	f043 0302 	orr.w	r3, r3, #2
 800231a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800231c:	4b1c      	ldr	r3, [pc, #112]	; (8002390 <HAL_I2C_MspInit+0xcc>)
 800231e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002320:	f003 0302 	and.w	r3, r3, #2
 8002324:	613b      	str	r3, [r7, #16]
 8002326:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002328:	f44f 7340 	mov.w	r3, #768	; 0x300
 800232c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002330:	2312      	movs	r3, #18
 8002332:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002336:	2301      	movs	r3, #1
 8002338:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800233c:	2303      	movs	r3, #3
 800233e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002342:	2304      	movs	r3, #4
 8002344:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002348:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800234c:	4619      	mov	r1, r3
 800234e:	4811      	ldr	r0, [pc, #68]	; (8002394 <HAL_I2C_MspInit+0xd0>)
 8002350:	f001 f8e8 	bl	8003524 <HAL_GPIO_Init>

    __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PB8);
 8002354:	4b10      	ldr	r3, [pc, #64]	; (8002398 <HAL_I2C_MspInit+0xd4>)
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	4a0f      	ldr	r2, [pc, #60]	; (8002398 <HAL_I2C_MspInit+0xd4>)
 800235a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800235e:	6053      	str	r3, [r2, #4]

    __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PB9);
 8002360:	4b0d      	ldr	r3, [pc, #52]	; (8002398 <HAL_I2C_MspInit+0xd4>)
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	4a0c      	ldr	r2, [pc, #48]	; (8002398 <HAL_I2C_MspInit+0xd4>)
 8002366:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800236a:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800236c:	4b08      	ldr	r3, [pc, #32]	; (8002390 <HAL_I2C_MspInit+0xcc>)
 800236e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002370:	4a07      	ldr	r2, [pc, #28]	; (8002390 <HAL_I2C_MspInit+0xcc>)
 8002372:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002376:	6593      	str	r3, [r2, #88]	; 0x58
 8002378:	4b05      	ldr	r3, [pc, #20]	; (8002390 <HAL_I2C_MspInit+0xcc>)
 800237a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800237c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002380:	60fb      	str	r3, [r7, #12]
 8002382:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002384:	bf00      	nop
 8002386:	37b0      	adds	r7, #176	; 0xb0
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}
 800238c:	40005400 	.word	0x40005400
 8002390:	40021000 	.word	0x40021000
 8002394:	48000400 	.word	0x48000400
 8002398:	40010000 	.word	0x40010000

0800239c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b08a      	sub	sp, #40	; 0x28
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023a4:	f107 0314 	add.w	r3, r7, #20
 80023a8:	2200      	movs	r2, #0
 80023aa:	601a      	str	r2, [r3, #0]
 80023ac:	605a      	str	r2, [r3, #4]
 80023ae:	609a      	str	r2, [r3, #8]
 80023b0:	60da      	str	r2, [r3, #12]
 80023b2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a1c      	ldr	r2, [pc, #112]	; (800242c <HAL_TIM_Encoder_MspInit+0x90>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d131      	bne.n	8002422 <HAL_TIM_Encoder_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80023be:	4b1c      	ldr	r3, [pc, #112]	; (8002430 <HAL_TIM_Encoder_MspInit+0x94>)
 80023c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023c2:	4a1b      	ldr	r2, [pc, #108]	; (8002430 <HAL_TIM_Encoder_MspInit+0x94>)
 80023c4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80023c8:	6613      	str	r3, [r2, #96]	; 0x60
 80023ca:	4b19      	ldr	r3, [pc, #100]	; (8002430 <HAL_TIM_Encoder_MspInit+0x94>)
 80023cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80023d2:	613b      	str	r3, [r7, #16]
 80023d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023d6:	4b16      	ldr	r3, [pc, #88]	; (8002430 <HAL_TIM_Encoder_MspInit+0x94>)
 80023d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023da:	4a15      	ldr	r2, [pc, #84]	; (8002430 <HAL_TIM_Encoder_MspInit+0x94>)
 80023dc:	f043 0301 	orr.w	r3, r3, #1
 80023e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023e2:	4b13      	ldr	r3, [pc, #76]	; (8002430 <HAL_TIM_Encoder_MspInit+0x94>)
 80023e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023e6:	f003 0301 	and.w	r3, r3, #1
 80023ea:	60fb      	str	r3, [r7, #12]
 80023ec:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80023ee:	f44f 7340 	mov.w	r3, #768	; 0x300
 80023f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023f4:	2302      	movs	r3, #2
 80023f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f8:	2300      	movs	r3, #0
 80023fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023fc:	2300      	movs	r3, #0
 80023fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002400:	2301      	movs	r3, #1
 8002402:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002404:	f107 0314 	add.w	r3, r7, #20
 8002408:	4619      	mov	r1, r3
 800240a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800240e:	f001 f889 	bl	8003524 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8002412:	2200      	movs	r2, #0
 8002414:	2100      	movs	r1, #0
 8002416:	2018      	movs	r0, #24
 8002418:	f000 fdd7 	bl	8002fca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 800241c:	2018      	movs	r0, #24
 800241e:	f000 fdf0 	bl	8003002 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002422:	bf00      	nop
 8002424:	3728      	adds	r7, #40	; 0x28
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	40012c00 	.word	0x40012c00
 8002430:	40021000 	.word	0x40021000

08002434 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b08e      	sub	sp, #56	; 0x38
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800243c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002440:	2200      	movs	r2, #0
 8002442:	601a      	str	r2, [r3, #0]
 8002444:	605a      	str	r2, [r3, #4]
 8002446:	609a      	str	r2, [r3, #8]
 8002448:	60da      	str	r2, [r3, #12]
 800244a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002454:	d114      	bne.n	8002480 <HAL_TIM_Base_MspInit+0x4c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002456:	4b55      	ldr	r3, [pc, #340]	; (80025ac <HAL_TIM_Base_MspInit+0x178>)
 8002458:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800245a:	4a54      	ldr	r2, [pc, #336]	; (80025ac <HAL_TIM_Base_MspInit+0x178>)
 800245c:	f043 0301 	orr.w	r3, r3, #1
 8002460:	6593      	str	r3, [r2, #88]	; 0x58
 8002462:	4b52      	ldr	r3, [pc, #328]	; (80025ac <HAL_TIM_Base_MspInit+0x178>)
 8002464:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002466:	f003 0301 	and.w	r3, r3, #1
 800246a:	623b      	str	r3, [r7, #32]
 800246c:	6a3b      	ldr	r3, [r7, #32]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800246e:	2200      	movs	r2, #0
 8002470:	2100      	movs	r1, #0
 8002472:	201c      	movs	r0, #28
 8002474:	f000 fda9 	bl	8002fca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002478:	201c      	movs	r0, #28
 800247a:	f000 fdc2 	bl	8003002 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 800247e:	e090      	b.n	80025a2 <HAL_TIM_Base_MspInit+0x16e>
  else if(htim_base->Instance==TIM3)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a4a      	ldr	r2, [pc, #296]	; (80025b0 <HAL_TIM_Base_MspInit+0x17c>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d10c      	bne.n	80024a4 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800248a:	4b48      	ldr	r3, [pc, #288]	; (80025ac <HAL_TIM_Base_MspInit+0x178>)
 800248c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800248e:	4a47      	ldr	r2, [pc, #284]	; (80025ac <HAL_TIM_Base_MspInit+0x178>)
 8002490:	f043 0302 	orr.w	r3, r3, #2
 8002494:	6593      	str	r3, [r2, #88]	; 0x58
 8002496:	4b45      	ldr	r3, [pc, #276]	; (80025ac <HAL_TIM_Base_MspInit+0x178>)
 8002498:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800249a:	f003 0302 	and.w	r3, r3, #2
 800249e:	61fb      	str	r3, [r7, #28]
 80024a0:	69fb      	ldr	r3, [r7, #28]
}
 80024a2:	e07e      	b.n	80025a2 <HAL_TIM_Base_MspInit+0x16e>
  else if(htim_base->Instance==TIM4)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a42      	ldr	r2, [pc, #264]	; (80025b4 <HAL_TIM_Base_MspInit+0x180>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d10c      	bne.n	80024c8 <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80024ae:	4b3f      	ldr	r3, [pc, #252]	; (80025ac <HAL_TIM_Base_MspInit+0x178>)
 80024b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024b2:	4a3e      	ldr	r2, [pc, #248]	; (80025ac <HAL_TIM_Base_MspInit+0x178>)
 80024b4:	f043 0304 	orr.w	r3, r3, #4
 80024b8:	6593      	str	r3, [r2, #88]	; 0x58
 80024ba:	4b3c      	ldr	r3, [pc, #240]	; (80025ac <HAL_TIM_Base_MspInit+0x178>)
 80024bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024be:	f003 0304 	and.w	r3, r3, #4
 80024c2:	61bb      	str	r3, [r7, #24]
 80024c4:	69bb      	ldr	r3, [r7, #24]
}
 80024c6:	e06c      	b.n	80025a2 <HAL_TIM_Base_MspInit+0x16e>
  else if(htim_base->Instance==TIM5)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a3a      	ldr	r2, [pc, #232]	; (80025b8 <HAL_TIM_Base_MspInit+0x184>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d131      	bne.n	8002536 <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80024d2:	4b36      	ldr	r3, [pc, #216]	; (80025ac <HAL_TIM_Base_MspInit+0x178>)
 80024d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024d6:	4a35      	ldr	r2, [pc, #212]	; (80025ac <HAL_TIM_Base_MspInit+0x178>)
 80024d8:	f043 0308 	orr.w	r3, r3, #8
 80024dc:	6593      	str	r3, [r2, #88]	; 0x58
 80024de:	4b33      	ldr	r3, [pc, #204]	; (80025ac <HAL_TIM_Base_MspInit+0x178>)
 80024e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024e2:	f003 0308 	and.w	r3, r3, #8
 80024e6:	617b      	str	r3, [r7, #20]
 80024e8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024ea:	4b30      	ldr	r3, [pc, #192]	; (80025ac <HAL_TIM_Base_MspInit+0x178>)
 80024ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024ee:	4a2f      	ldr	r2, [pc, #188]	; (80025ac <HAL_TIM_Base_MspInit+0x178>)
 80024f0:	f043 0301 	orr.w	r3, r3, #1
 80024f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024f6:	4b2d      	ldr	r3, [pc, #180]	; (80025ac <HAL_TIM_Base_MspInit+0x178>)
 80024f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024fa:	f003 0301 	and.w	r3, r3, #1
 80024fe:	613b      	str	r3, [r7, #16]
 8002500:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ECHO_FRONT_US_Pin;
 8002502:	2301      	movs	r3, #1
 8002504:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002506:	2302      	movs	r3, #2
 8002508:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800250a:	2300      	movs	r3, #0
 800250c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800250e:	2300      	movs	r3, #0
 8002510:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002512:	2302      	movs	r3, #2
 8002514:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ECHO_FRONT_US_GPIO_Port, &GPIO_InitStruct);
 8002516:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800251a:	4619      	mov	r1, r3
 800251c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002520:	f001 f800 	bl	8003524 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8002524:	2200      	movs	r2, #0
 8002526:	2100      	movs	r1, #0
 8002528:	2032      	movs	r0, #50	; 0x32
 800252a:	f000 fd4e 	bl	8002fca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800252e:	2032      	movs	r0, #50	; 0x32
 8002530:	f000 fd67 	bl	8003002 <HAL_NVIC_EnableIRQ>
}
 8002534:	e035      	b.n	80025a2 <HAL_TIM_Base_MspInit+0x16e>
  else if(htim_base->Instance==TIM15)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a20      	ldr	r2, [pc, #128]	; (80025bc <HAL_TIM_Base_MspInit+0x188>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d130      	bne.n	80025a2 <HAL_TIM_Base_MspInit+0x16e>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8002540:	4b1a      	ldr	r3, [pc, #104]	; (80025ac <HAL_TIM_Base_MspInit+0x178>)
 8002542:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002544:	4a19      	ldr	r2, [pc, #100]	; (80025ac <HAL_TIM_Base_MspInit+0x178>)
 8002546:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800254a:	6613      	str	r3, [r2, #96]	; 0x60
 800254c:	4b17      	ldr	r3, [pc, #92]	; (80025ac <HAL_TIM_Base_MspInit+0x178>)
 800254e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002550:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002554:	60fb      	str	r3, [r7, #12]
 8002556:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002558:	4b14      	ldr	r3, [pc, #80]	; (80025ac <HAL_TIM_Base_MspInit+0x178>)
 800255a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800255c:	4a13      	ldr	r2, [pc, #76]	; (80025ac <HAL_TIM_Base_MspInit+0x178>)
 800255e:	f043 0302 	orr.w	r3, r3, #2
 8002562:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002564:	4b11      	ldr	r3, [pc, #68]	; (80025ac <HAL_TIM_Base_MspInit+0x178>)
 8002566:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002568:	f003 0302 	and.w	r3, r3, #2
 800256c:	60bb      	str	r3, [r7, #8]
 800256e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ECHO_BACK_US_Pin;
 8002570:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002574:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002576:	2302      	movs	r3, #2
 8002578:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800257a:	2300      	movs	r3, #0
 800257c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800257e:	2300      	movs	r3, #0
 8002580:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8002582:	230e      	movs	r3, #14
 8002584:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ECHO_BACK_US_GPIO_Port, &GPIO_InitStruct);
 8002586:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800258a:	4619      	mov	r1, r3
 800258c:	480c      	ldr	r0, [pc, #48]	; (80025c0 <HAL_TIM_Base_MspInit+0x18c>)
 800258e:	f000 ffc9 	bl	8003524 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8002592:	2200      	movs	r2, #0
 8002594:	2100      	movs	r1, #0
 8002596:	2018      	movs	r0, #24
 8002598:	f000 fd17 	bl	8002fca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 800259c:	2018      	movs	r0, #24
 800259e:	f000 fd30 	bl	8003002 <HAL_NVIC_EnableIRQ>
}
 80025a2:	bf00      	nop
 80025a4:	3738      	adds	r7, #56	; 0x38
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	40021000 	.word	0x40021000
 80025b0:	40000400 	.word	0x40000400
 80025b4:	40000800 	.word	0x40000800
 80025b8:	40000c00 	.word	0x40000c00
 80025bc:	40014000 	.word	0x40014000
 80025c0:	48000400 	.word	0x48000400

080025c4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b08a      	sub	sp, #40	; 0x28
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025cc:	f107 0314 	add.w	r3, r7, #20
 80025d0:	2200      	movs	r2, #0
 80025d2:	601a      	str	r2, [r3, #0]
 80025d4:	605a      	str	r2, [r3, #4]
 80025d6:	609a      	str	r2, [r3, #8]
 80025d8:	60da      	str	r2, [r3, #12]
 80025da:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025e4:	d11d      	bne.n	8002622 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025e6:	4b22      	ldr	r3, [pc, #136]	; (8002670 <HAL_TIM_MspPostInit+0xac>)
 80025e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025ea:	4a21      	ldr	r2, [pc, #132]	; (8002670 <HAL_TIM_MspPostInit+0xac>)
 80025ec:	f043 0301 	orr.w	r3, r3, #1
 80025f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025f2:	4b1f      	ldr	r3, [pc, #124]	; (8002670 <HAL_TIM_MspPostInit+0xac>)
 80025f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025f6:	f003 0301 	and.w	r3, r3, #1
 80025fa:	613b      	str	r3, [r7, #16]
 80025fc:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80025fe:	2302      	movs	r3, #2
 8002600:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002602:	2302      	movs	r3, #2
 8002604:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002606:	2300      	movs	r3, #0
 8002608:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800260a:	2300      	movs	r3, #0
 800260c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800260e:	2301      	movs	r3, #1
 8002610:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002612:	f107 0314 	add.w	r3, r7, #20
 8002616:	4619      	mov	r1, r3
 8002618:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800261c:	f000 ff82 	bl	8003524 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002620:	e021      	b.n	8002666 <HAL_TIM_MspPostInit+0xa2>
  else if(htim->Instance==TIM3)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4a13      	ldr	r2, [pc, #76]	; (8002674 <HAL_TIM_MspPostInit+0xb0>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d11c      	bne.n	8002666 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800262c:	4b10      	ldr	r3, [pc, #64]	; (8002670 <HAL_TIM_MspPostInit+0xac>)
 800262e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002630:	4a0f      	ldr	r2, [pc, #60]	; (8002670 <HAL_TIM_MspPostInit+0xac>)
 8002632:	f043 0301 	orr.w	r3, r3, #1
 8002636:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002638:	4b0d      	ldr	r3, [pc, #52]	; (8002670 <HAL_TIM_MspPostInit+0xac>)
 800263a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800263c:	f003 0301 	and.w	r3, r3, #1
 8002640:	60fb      	str	r3, [r7, #12]
 8002642:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002644:	2340      	movs	r3, #64	; 0x40
 8002646:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002648:	2302      	movs	r3, #2
 800264a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800264c:	2300      	movs	r3, #0
 800264e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002650:	2300      	movs	r3, #0
 8002652:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002654:	2302      	movs	r3, #2
 8002656:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002658:	f107 0314 	add.w	r3, r7, #20
 800265c:	4619      	mov	r1, r3
 800265e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002662:	f000 ff5f 	bl	8003524 <HAL_GPIO_Init>
}
 8002666:	bf00      	nop
 8002668:	3728      	adds	r7, #40	; 0x28
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
 800266e:	bf00      	nop
 8002670:	40021000 	.word	0x40021000
 8002674:	40000400 	.word	0x40000400

08002678 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b0ae      	sub	sp, #184	; 0xb8
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002680:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002684:	2200      	movs	r2, #0
 8002686:	601a      	str	r2, [r3, #0]
 8002688:	605a      	str	r2, [r3, #4]
 800268a:	609a      	str	r2, [r3, #8]
 800268c:	60da      	str	r2, [r3, #12]
 800268e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002690:	f107 031c 	add.w	r3, r7, #28
 8002694:	2288      	movs	r2, #136	; 0x88
 8002696:	2100      	movs	r1, #0
 8002698:	4618      	mov	r0, r3
 800269a:	f007 fd2f 	bl	800a0fc <memset>
  if(huart->Instance==USART1)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a5e      	ldr	r2, [pc, #376]	; (800281c <HAL_UART_MspInit+0x1a4>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	f040 80c7 	bne.w	8002838 <HAL_UART_MspInit+0x1c0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80026aa:	2301      	movs	r3, #1
 80026ac:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80026ae:	2300      	movs	r3, #0
 80026b0:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80026b2:	f107 031c 	add.w	r3, r7, #28
 80026b6:	4618      	mov	r0, r3
 80026b8:	f002 fd2e 	bl	8005118 <HAL_RCCEx_PeriphCLKConfig>
 80026bc:	4603      	mov	r3, r0
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d001      	beq.n	80026c6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80026c2:	f7ff fc95 	bl	8001ff0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80026c6:	4b56      	ldr	r3, [pc, #344]	; (8002820 <HAL_UART_MspInit+0x1a8>)
 80026c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026ca:	4a55      	ldr	r2, [pc, #340]	; (8002820 <HAL_UART_MspInit+0x1a8>)
 80026cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026d0:	6613      	str	r3, [r2, #96]	; 0x60
 80026d2:	4b53      	ldr	r3, [pc, #332]	; (8002820 <HAL_UART_MspInit+0x1a8>)
 80026d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026da:	61bb      	str	r3, [r7, #24]
 80026dc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026de:	4b50      	ldr	r3, [pc, #320]	; (8002820 <HAL_UART_MspInit+0x1a8>)
 80026e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026e2:	4a4f      	ldr	r2, [pc, #316]	; (8002820 <HAL_UART_MspInit+0x1a8>)
 80026e4:	f043 0301 	orr.w	r3, r3, #1
 80026e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026ea:	4b4d      	ldr	r3, [pc, #308]	; (8002820 <HAL_UART_MspInit+0x1a8>)
 80026ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026ee:	f003 0301 	and.w	r3, r3, #1
 80026f2:	617b      	str	r3, [r7, #20]
 80026f4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026f6:	4b4a      	ldr	r3, [pc, #296]	; (8002820 <HAL_UART_MspInit+0x1a8>)
 80026f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026fa:	4a49      	ldr	r2, [pc, #292]	; (8002820 <HAL_UART_MspInit+0x1a8>)
 80026fc:	f043 0302 	orr.w	r3, r3, #2
 8002700:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002702:	4b47      	ldr	r3, [pc, #284]	; (8002820 <HAL_UART_MspInit+0x1a8>)
 8002704:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002706:	f003 0302 	and.w	r3, r3, #2
 800270a:	613b      	str	r3, [r7, #16]
 800270c:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800270e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002712:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002716:	2302      	movs	r3, #2
 8002718:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800271c:	2300      	movs	r3, #0
 800271e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002722:	2303      	movs	r3, #3
 8002724:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002728:	2307      	movs	r3, #7
 800272a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800272e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002732:	4619      	mov	r1, r3
 8002734:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002738:	f000 fef4 	bl	8003524 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800273c:	2340      	movs	r3, #64	; 0x40
 800273e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002742:	2302      	movs	r3, #2
 8002744:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002748:	2300      	movs	r3, #0
 800274a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800274e:	2303      	movs	r3, #3
 8002750:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002754:	2307      	movs	r3, #7
 8002756:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800275a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800275e:	4619      	mov	r1, r3
 8002760:	4830      	ldr	r0, [pc, #192]	; (8002824 <HAL_UART_MspInit+0x1ac>)
 8002762:	f000 fedf 	bl	8003524 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8002766:	4b30      	ldr	r3, [pc, #192]	; (8002828 <HAL_UART_MspInit+0x1b0>)
 8002768:	4a30      	ldr	r2, [pc, #192]	; (800282c <HAL_UART_MspInit+0x1b4>)
 800276a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 800276c:	4b2e      	ldr	r3, [pc, #184]	; (8002828 <HAL_UART_MspInit+0x1b0>)
 800276e:	2202      	movs	r2, #2
 8002770:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002772:	4b2d      	ldr	r3, [pc, #180]	; (8002828 <HAL_UART_MspInit+0x1b0>)
 8002774:	2200      	movs	r2, #0
 8002776:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002778:	4b2b      	ldr	r3, [pc, #172]	; (8002828 <HAL_UART_MspInit+0x1b0>)
 800277a:	2200      	movs	r2, #0
 800277c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800277e:	4b2a      	ldr	r3, [pc, #168]	; (8002828 <HAL_UART_MspInit+0x1b0>)
 8002780:	2280      	movs	r2, #128	; 0x80
 8002782:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002784:	4b28      	ldr	r3, [pc, #160]	; (8002828 <HAL_UART_MspInit+0x1b0>)
 8002786:	2200      	movs	r2, #0
 8002788:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800278a:	4b27      	ldr	r3, [pc, #156]	; (8002828 <HAL_UART_MspInit+0x1b0>)
 800278c:	2200      	movs	r2, #0
 800278e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002790:	4b25      	ldr	r3, [pc, #148]	; (8002828 <HAL_UART_MspInit+0x1b0>)
 8002792:	2200      	movs	r2, #0
 8002794:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002796:	4b24      	ldr	r3, [pc, #144]	; (8002828 <HAL_UART_MspInit+0x1b0>)
 8002798:	2200      	movs	r2, #0
 800279a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800279c:	4822      	ldr	r0, [pc, #136]	; (8002828 <HAL_UART_MspInit+0x1b0>)
 800279e:	f000 fc4b 	bl	8003038 <HAL_DMA_Init>
 80027a2:	4603      	mov	r3, r0
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d001      	beq.n	80027ac <HAL_UART_MspInit+0x134>
    {
      Error_Handler();
 80027a8:	f7ff fc22 	bl	8001ff0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	4a1e      	ldr	r2, [pc, #120]	; (8002828 <HAL_UART_MspInit+0x1b0>)
 80027b0:	675a      	str	r2, [r3, #116]	; 0x74
 80027b2:	4a1d      	ldr	r2, [pc, #116]	; (8002828 <HAL_UART_MspInit+0x1b0>)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80027b8:	4b1d      	ldr	r3, [pc, #116]	; (8002830 <HAL_UART_MspInit+0x1b8>)
 80027ba:	4a1e      	ldr	r2, [pc, #120]	; (8002834 <HAL_UART_MspInit+0x1bc>)
 80027bc:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_2;
 80027be:	4b1c      	ldr	r3, [pc, #112]	; (8002830 <HAL_UART_MspInit+0x1b8>)
 80027c0:	2202      	movs	r2, #2
 80027c2:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80027c4:	4b1a      	ldr	r3, [pc, #104]	; (8002830 <HAL_UART_MspInit+0x1b8>)
 80027c6:	2210      	movs	r2, #16
 80027c8:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80027ca:	4b19      	ldr	r3, [pc, #100]	; (8002830 <HAL_UART_MspInit+0x1b8>)
 80027cc:	2200      	movs	r2, #0
 80027ce:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80027d0:	4b17      	ldr	r3, [pc, #92]	; (8002830 <HAL_UART_MspInit+0x1b8>)
 80027d2:	2280      	movs	r2, #128	; 0x80
 80027d4:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80027d6:	4b16      	ldr	r3, [pc, #88]	; (8002830 <HAL_UART_MspInit+0x1b8>)
 80027d8:	2200      	movs	r2, #0
 80027da:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80027dc:	4b14      	ldr	r3, [pc, #80]	; (8002830 <HAL_UART_MspInit+0x1b8>)
 80027de:	2200      	movs	r2, #0
 80027e0:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80027e2:	4b13      	ldr	r3, [pc, #76]	; (8002830 <HAL_UART_MspInit+0x1b8>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80027e8:	4b11      	ldr	r3, [pc, #68]	; (8002830 <HAL_UART_MspInit+0x1b8>)
 80027ea:	2200      	movs	r2, #0
 80027ec:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80027ee:	4810      	ldr	r0, [pc, #64]	; (8002830 <HAL_UART_MspInit+0x1b8>)
 80027f0:	f000 fc22 	bl	8003038 <HAL_DMA_Init>
 80027f4:	4603      	mov	r3, r0
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d001      	beq.n	80027fe <HAL_UART_MspInit+0x186>
    {
      Error_Handler();
 80027fa:	f7ff fbf9 	bl	8001ff0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	4a0b      	ldr	r2, [pc, #44]	; (8002830 <HAL_UART_MspInit+0x1b8>)
 8002802:	671a      	str	r2, [r3, #112]	; 0x70
 8002804:	4a0a      	ldr	r2, [pc, #40]	; (8002830 <HAL_UART_MspInit+0x1b8>)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800280a:	2200      	movs	r2, #0
 800280c:	2100      	movs	r1, #0
 800280e:	2025      	movs	r0, #37	; 0x25
 8002810:	f000 fbdb 	bl	8002fca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002814:	2025      	movs	r0, #37	; 0x25
 8002816:	f000 fbf4 	bl	8003002 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800281a:	e0a9      	b.n	8002970 <HAL_UART_MspInit+0x2f8>
 800281c:	40013800 	.word	0x40013800
 8002820:	40021000 	.word	0x40021000
 8002824:	48000400 	.word	0x48000400
 8002828:	200005f4 	.word	0x200005f4
 800282c:	40020058 	.word	0x40020058
 8002830:	2000063c 	.word	0x2000063c
 8002834:	40020044 	.word	0x40020044
  else if(huart->Instance==USART2)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a4e      	ldr	r2, [pc, #312]	; (8002978 <HAL_UART_MspInit+0x300>)
 800283e:	4293      	cmp	r3, r2
 8002840:	f040 8096 	bne.w	8002970 <HAL_UART_MspInit+0x2f8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002844:	2302      	movs	r3, #2
 8002846:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002848:	2300      	movs	r3, #0
 800284a:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800284c:	f107 031c 	add.w	r3, r7, #28
 8002850:	4618      	mov	r0, r3
 8002852:	f002 fc61 	bl	8005118 <HAL_RCCEx_PeriphCLKConfig>
 8002856:	4603      	mov	r3, r0
 8002858:	2b00      	cmp	r3, #0
 800285a:	d001      	beq.n	8002860 <HAL_UART_MspInit+0x1e8>
      Error_Handler();
 800285c:	f7ff fbc8 	bl	8001ff0 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002860:	4b46      	ldr	r3, [pc, #280]	; (800297c <HAL_UART_MspInit+0x304>)
 8002862:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002864:	4a45      	ldr	r2, [pc, #276]	; (800297c <HAL_UART_MspInit+0x304>)
 8002866:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800286a:	6593      	str	r3, [r2, #88]	; 0x58
 800286c:	4b43      	ldr	r3, [pc, #268]	; (800297c <HAL_UART_MspInit+0x304>)
 800286e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002870:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002874:	60fb      	str	r3, [r7, #12]
 8002876:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002878:	4b40      	ldr	r3, [pc, #256]	; (800297c <HAL_UART_MspInit+0x304>)
 800287a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800287c:	4a3f      	ldr	r2, [pc, #252]	; (800297c <HAL_UART_MspInit+0x304>)
 800287e:	f043 0301 	orr.w	r3, r3, #1
 8002882:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002884:	4b3d      	ldr	r3, [pc, #244]	; (800297c <HAL_UART_MspInit+0x304>)
 8002886:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002888:	f003 0301 	and.w	r3, r3, #1
 800288c:	60bb      	str	r3, [r7, #8]
 800288e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002890:	230c      	movs	r3, #12
 8002892:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002896:	2302      	movs	r3, #2
 8002898:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800289c:	2300      	movs	r3, #0
 800289e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028a2:	2303      	movs	r3, #3
 80028a4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80028a8:	2307      	movs	r3, #7
 80028aa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028ae:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80028b2:	4619      	mov	r1, r3
 80028b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028b8:	f000 fe34 	bl	8003524 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80028bc:	4b30      	ldr	r3, [pc, #192]	; (8002980 <HAL_UART_MspInit+0x308>)
 80028be:	4a31      	ldr	r2, [pc, #196]	; (8002984 <HAL_UART_MspInit+0x30c>)
 80028c0:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
 80028c2:	4b2f      	ldr	r3, [pc, #188]	; (8002980 <HAL_UART_MspInit+0x308>)
 80028c4:	2202      	movs	r2, #2
 80028c6:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80028c8:	4b2d      	ldr	r3, [pc, #180]	; (8002980 <HAL_UART_MspInit+0x308>)
 80028ca:	2200      	movs	r2, #0
 80028cc:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80028ce:	4b2c      	ldr	r3, [pc, #176]	; (8002980 <HAL_UART_MspInit+0x308>)
 80028d0:	2200      	movs	r2, #0
 80028d2:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80028d4:	4b2a      	ldr	r3, [pc, #168]	; (8002980 <HAL_UART_MspInit+0x308>)
 80028d6:	2280      	movs	r2, #128	; 0x80
 80028d8:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80028da:	4b29      	ldr	r3, [pc, #164]	; (8002980 <HAL_UART_MspInit+0x308>)
 80028dc:	2200      	movs	r2, #0
 80028de:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80028e0:	4b27      	ldr	r3, [pc, #156]	; (8002980 <HAL_UART_MspInit+0x308>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80028e6:	4b26      	ldr	r3, [pc, #152]	; (8002980 <HAL_UART_MspInit+0x308>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80028ec:	4b24      	ldr	r3, [pc, #144]	; (8002980 <HAL_UART_MspInit+0x308>)
 80028ee:	2200      	movs	r2, #0
 80028f0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80028f2:	4823      	ldr	r0, [pc, #140]	; (8002980 <HAL_UART_MspInit+0x308>)
 80028f4:	f000 fba0 	bl	8003038 <HAL_DMA_Init>
 80028f8:	4603      	mov	r3, r0
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d001      	beq.n	8002902 <HAL_UART_MspInit+0x28a>
      Error_Handler();
 80028fe:	f7ff fb77 	bl	8001ff0 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	4a1e      	ldr	r2, [pc, #120]	; (8002980 <HAL_UART_MspInit+0x308>)
 8002906:	675a      	str	r2, [r3, #116]	; 0x74
 8002908:	4a1d      	ldr	r2, [pc, #116]	; (8002980 <HAL_UART_MspInit+0x308>)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6293      	str	r3, [r2, #40]	; 0x28
    hdma_usart2_tx.Instance = DMA1_Channel7;
 800290e:	4b1e      	ldr	r3, [pc, #120]	; (8002988 <HAL_UART_MspInit+0x310>)
 8002910:	4a1e      	ldr	r2, [pc, #120]	; (800298c <HAL_UART_MspInit+0x314>)
 8002912:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 8002914:	4b1c      	ldr	r3, [pc, #112]	; (8002988 <HAL_UART_MspInit+0x310>)
 8002916:	2202      	movs	r2, #2
 8002918:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800291a:	4b1b      	ldr	r3, [pc, #108]	; (8002988 <HAL_UART_MspInit+0x310>)
 800291c:	2210      	movs	r2, #16
 800291e:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002920:	4b19      	ldr	r3, [pc, #100]	; (8002988 <HAL_UART_MspInit+0x310>)
 8002922:	2200      	movs	r2, #0
 8002924:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002926:	4b18      	ldr	r3, [pc, #96]	; (8002988 <HAL_UART_MspInit+0x310>)
 8002928:	2280      	movs	r2, #128	; 0x80
 800292a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800292c:	4b16      	ldr	r3, [pc, #88]	; (8002988 <HAL_UART_MspInit+0x310>)
 800292e:	2200      	movs	r2, #0
 8002930:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002932:	4b15      	ldr	r3, [pc, #84]	; (8002988 <HAL_UART_MspInit+0x310>)
 8002934:	2200      	movs	r2, #0
 8002936:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002938:	4b13      	ldr	r3, [pc, #76]	; (8002988 <HAL_UART_MspInit+0x310>)
 800293a:	2200      	movs	r2, #0
 800293c:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800293e:	4b12      	ldr	r3, [pc, #72]	; (8002988 <HAL_UART_MspInit+0x310>)
 8002940:	2200      	movs	r2, #0
 8002942:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002944:	4810      	ldr	r0, [pc, #64]	; (8002988 <HAL_UART_MspInit+0x310>)
 8002946:	f000 fb77 	bl	8003038 <HAL_DMA_Init>
 800294a:	4603      	mov	r3, r0
 800294c:	2b00      	cmp	r3, #0
 800294e:	d001      	beq.n	8002954 <HAL_UART_MspInit+0x2dc>
      Error_Handler();
 8002950:	f7ff fb4e 	bl	8001ff0 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	4a0c      	ldr	r2, [pc, #48]	; (8002988 <HAL_UART_MspInit+0x310>)
 8002958:	671a      	str	r2, [r3, #112]	; 0x70
 800295a:	4a0b      	ldr	r2, [pc, #44]	; (8002988 <HAL_UART_MspInit+0x310>)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002960:	2200      	movs	r2, #0
 8002962:	2100      	movs	r1, #0
 8002964:	2026      	movs	r0, #38	; 0x26
 8002966:	f000 fb30 	bl	8002fca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800296a:	2026      	movs	r0, #38	; 0x26
 800296c:	f000 fb49 	bl	8003002 <HAL_NVIC_EnableIRQ>
}
 8002970:	bf00      	nop
 8002972:	37b8      	adds	r7, #184	; 0xb8
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}
 8002978:	40004400 	.word	0x40004400
 800297c:	40021000 	.word	0x40021000
 8002980:	20000684 	.word	0x20000684
 8002984:	4002006c 	.word	0x4002006c
 8002988:	200006cc 	.word	0x200006cc
 800298c:	40020080 	.word	0x40020080

08002990 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002990:	b480      	push	{r7}
 8002992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002994:	e7fe      	b.n	8002994 <NMI_Handler+0x4>

08002996 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002996:	b480      	push	{r7}
 8002998:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800299a:	e7fe      	b.n	800299a <HardFault_Handler+0x4>

0800299c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800299c:	b480      	push	{r7}
 800299e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029a0:	e7fe      	b.n	80029a0 <MemManage_Handler+0x4>

080029a2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029a2:	b480      	push	{r7}
 80029a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029a6:	e7fe      	b.n	80029a6 <BusFault_Handler+0x4>

080029a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80029a8:	b480      	push	{r7}
 80029aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80029ac:	e7fe      	b.n	80029ac <UsageFault_Handler+0x4>

080029ae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029ae:	b480      	push	{r7}
 80029b0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029b2:	bf00      	nop
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr

080029bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80029bc:	b480      	push	{r7}
 80029be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80029c0:	bf00      	nop
 80029c2:	46bd      	mov	sp, r7
 80029c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c8:	4770      	bx	lr

080029ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029ca:	b480      	push	{r7}
 80029cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029ce:	bf00      	nop
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr

080029d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80029dc:	f000 f9d6 	bl	8002d8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  ulTimer += 1;
 80029e0:	4b03      	ldr	r3, [pc, #12]	; (80029f0 <SysTick_Handler+0x18>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	3301      	adds	r3, #1
 80029e6:	4a02      	ldr	r2, [pc, #8]	; (80029f0 <SysTick_Handler+0x18>)
 80029e8:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 1 */
}
 80029ea:	bf00      	nop
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	20000718 	.word	0x20000718

080029f4 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80029f8:	4802      	ldr	r0, [pc, #8]	; (8002a04 <DMA1_Channel4_IRQHandler+0x10>)
 80029fa:	f000 fcb4 	bl	8003366 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80029fe:	bf00      	nop
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	bf00      	nop
 8002a04:	2000063c 	.word	0x2000063c

08002a08 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002a0c:	4802      	ldr	r0, [pc, #8]	; (8002a18 <DMA1_Channel5_IRQHandler+0x10>)
 8002a0e:	f000 fcaa 	bl	8003366 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8002a12:	bf00      	nop
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	200005f4 	.word	0x200005f4

08002a1c <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002a20:	4802      	ldr	r0, [pc, #8]	; (8002a2c <DMA1_Channel6_IRQHandler+0x10>)
 8002a22:	f000 fca0 	bl	8003366 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8002a26:	bf00      	nop
 8002a28:	bd80      	pop	{r7, pc}
 8002a2a:	bf00      	nop
 8002a2c:	20000684 	.word	0x20000684

08002a30 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002a34:	4802      	ldr	r0, [pc, #8]	; (8002a40 <DMA1_Channel7_IRQHandler+0x10>)
 8002a36:	f000 fc96 	bl	8003366 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8002a3a:	bf00      	nop
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	200006cc 	.word	0x200006cc

08002a44 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002a48:	4803      	ldr	r0, [pc, #12]	; (8002a58 <TIM1_BRK_TIM15_IRQHandler+0x14>)
 8002a4a:	f003 fb74 	bl	8006136 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 8002a4e:	4803      	ldr	r0, [pc, #12]	; (8002a5c <TIM1_BRK_TIM15_IRQHandler+0x18>)
 8002a50:	f003 fb71 	bl	8006136 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8002a54:	bf00      	nop
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	20000400 	.word	0x20000400
 8002a5c:	20000354 	.word	0x20000354

08002a60 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002a64:	4802      	ldr	r0, [pc, #8]	; (8002a70 <TIM2_IRQHandler+0x10>)
 8002a66:	f003 fb66 	bl	8006136 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002a6a:	bf00      	nop
 8002a6c:	bd80      	pop	{r7, pc}
 8002a6e:	bf00      	nop
 8002a70:	2000044c 	.word	0x2000044c

08002a74 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002a78:	4802      	ldr	r0, [pc, #8]	; (8002a84 <USART1_IRQHandler+0x10>)
 8002a7a:	f004 fedf 	bl	800783c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002a7e:	bf00      	nop
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	200004e4 	.word	0x200004e4

08002a88 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002a8c:	4802      	ldr	r0, [pc, #8]	; (8002a98 <USART2_IRQHandler+0x10>)
 8002a8e:	f004 fed5 	bl	800783c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002a92:	bf00      	nop
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop
 8002a98:	2000056c 	.word	0x2000056c

08002a9c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002aa0:	4802      	ldr	r0, [pc, #8]	; (8002aac <TIM5_IRQHandler+0x10>)
 8002aa2:	f003 fb48 	bl	8006136 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002aa6:	bf00      	nop
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	20000308 	.word	0x20000308

08002ab0 <SysTickGetTickcount>:

/* USER CODE BEGIN 1 */
unsigned long SysTickGetTickcount(void)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b083      	sub	sp, #12
 8002ab4:	af00      	add	r7, sp, #0
	unsigned long ulTickcount;

	ulTickcount = ulTimer;
 8002ab6:	4b05      	ldr	r3, [pc, #20]	; (8002acc <SysTickGetTickcount+0x1c>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	607b      	str	r3, [r7, #4]

	return ulTickcount;
 8002abc:	687b      	ldr	r3, [r7, #4]


}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	370c      	adds	r7, #12
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac8:	4770      	bx	lr
 8002aca:	bf00      	nop
 8002acc:	20000718 	.word	0x20000718

08002ad0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	af00      	add	r7, sp, #0
	return 1;
 8002ad4:	2301      	movs	r3, #1
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ade:	4770      	bx	lr

08002ae0 <_kill>:

int _kill(int pid, int sig)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b082      	sub	sp, #8
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
 8002ae8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002aea:	f007 fb59 	bl	800a1a0 <__errno>
 8002aee:	4603      	mov	r3, r0
 8002af0:	2216      	movs	r2, #22
 8002af2:	601a      	str	r2, [r3, #0]
	return -1;
 8002af4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	3708      	adds	r7, #8
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}

08002b00 <_exit>:

void _exit (int status)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b082      	sub	sp, #8
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002b08:	f04f 31ff 	mov.w	r1, #4294967295
 8002b0c:	6878      	ldr	r0, [r7, #4]
 8002b0e:	f7ff ffe7 	bl	8002ae0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002b12:	e7fe      	b.n	8002b12 <_exit+0x12>

08002b14 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b086      	sub	sp, #24
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	60f8      	str	r0, [r7, #12]
 8002b1c:	60b9      	str	r1, [r7, #8]
 8002b1e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b20:	2300      	movs	r3, #0
 8002b22:	617b      	str	r3, [r7, #20]
 8002b24:	e00a      	b.n	8002b3c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002b26:	f3af 8000 	nop.w
 8002b2a:	4601      	mov	r1, r0
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	1c5a      	adds	r2, r3, #1
 8002b30:	60ba      	str	r2, [r7, #8]
 8002b32:	b2ca      	uxtb	r2, r1
 8002b34:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	3301      	adds	r3, #1
 8002b3a:	617b      	str	r3, [r7, #20]
 8002b3c:	697a      	ldr	r2, [r7, #20]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	429a      	cmp	r2, r3
 8002b42:	dbf0      	blt.n	8002b26 <_read+0x12>
	}

return len;
 8002b44:	687b      	ldr	r3, [r7, #4]
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	3718      	adds	r7, #24
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}

08002b4e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002b4e:	b580      	push	{r7, lr}
 8002b50:	b086      	sub	sp, #24
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	60f8      	str	r0, [r7, #12]
 8002b56:	60b9      	str	r1, [r7, #8]
 8002b58:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	617b      	str	r3, [r7, #20]
 8002b5e:	e009      	b.n	8002b74 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	1c5a      	adds	r2, r3, #1
 8002b64:	60ba      	str	r2, [r7, #8]
 8002b66:	781b      	ldrb	r3, [r3, #0]
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f7fe fdf3 	bl	8001754 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	3301      	adds	r3, #1
 8002b72:	617b      	str	r3, [r7, #20]
 8002b74:	697a      	ldr	r2, [r7, #20]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	dbf1      	blt.n	8002b60 <_write+0x12>
	}
	return len;
 8002b7c:	687b      	ldr	r3, [r7, #4]
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	3718      	adds	r7, #24
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}

08002b86 <_close>:

int _close(int file)
{
 8002b86:	b480      	push	{r7}
 8002b88:	b083      	sub	sp, #12
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	6078      	str	r0, [r7, #4]
	return -1;
 8002b8e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	370c      	adds	r7, #12
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr

08002b9e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b9e:	b480      	push	{r7}
 8002ba0:	b083      	sub	sp, #12
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	6078      	str	r0, [r7, #4]
 8002ba6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002bae:	605a      	str	r2, [r3, #4]
	return 0;
 8002bb0:	2300      	movs	r3, #0
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	370c      	adds	r7, #12
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbc:	4770      	bx	lr

08002bbe <_isatty>:

int _isatty(int file)
{
 8002bbe:	b480      	push	{r7}
 8002bc0:	b083      	sub	sp, #12
 8002bc2:	af00      	add	r7, sp, #0
 8002bc4:	6078      	str	r0, [r7, #4]
	return 1;
 8002bc6:	2301      	movs	r3, #1
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	370c      	adds	r7, #12
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd2:	4770      	bx	lr

08002bd4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b085      	sub	sp, #20
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	60f8      	str	r0, [r7, #12]
 8002bdc:	60b9      	str	r1, [r7, #8]
 8002bde:	607a      	str	r2, [r7, #4]
	return 0;
 8002be0:	2300      	movs	r3, #0
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	3714      	adds	r7, #20
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr
	...

08002bf0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b086      	sub	sp, #24
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002bf8:	4a14      	ldr	r2, [pc, #80]	; (8002c4c <_sbrk+0x5c>)
 8002bfa:	4b15      	ldr	r3, [pc, #84]	; (8002c50 <_sbrk+0x60>)
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c04:	4b13      	ldr	r3, [pc, #76]	; (8002c54 <_sbrk+0x64>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d102      	bne.n	8002c12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c0c:	4b11      	ldr	r3, [pc, #68]	; (8002c54 <_sbrk+0x64>)
 8002c0e:	4a12      	ldr	r2, [pc, #72]	; (8002c58 <_sbrk+0x68>)
 8002c10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c12:	4b10      	ldr	r3, [pc, #64]	; (8002c54 <_sbrk+0x64>)
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	4413      	add	r3, r2
 8002c1a:	693a      	ldr	r2, [r7, #16]
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	d207      	bcs.n	8002c30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c20:	f007 fabe 	bl	800a1a0 <__errno>
 8002c24:	4603      	mov	r3, r0
 8002c26:	220c      	movs	r2, #12
 8002c28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c2a:	f04f 33ff 	mov.w	r3, #4294967295
 8002c2e:	e009      	b.n	8002c44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c30:	4b08      	ldr	r3, [pc, #32]	; (8002c54 <_sbrk+0x64>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c36:	4b07      	ldr	r3, [pc, #28]	; (8002c54 <_sbrk+0x64>)
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	4413      	add	r3, r2
 8002c3e:	4a05      	ldr	r2, [pc, #20]	; (8002c54 <_sbrk+0x64>)
 8002c40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c42:	68fb      	ldr	r3, [r7, #12]
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3718      	adds	r7, #24
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}
 8002c4c:	20018000 	.word	0x20018000
 8002c50:	00000400 	.word	0x00000400
 8002c54:	2000071c 	.word	0x2000071c
 8002c58:	20000870 	.word	0x20000870

08002c5c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002c60:	4b06      	ldr	r3, [pc, #24]	; (8002c7c <SystemInit+0x20>)
 8002c62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c66:	4a05      	ldr	r2, [pc, #20]	; (8002c7c <SystemInit+0x20>)
 8002c68:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002c6c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002c70:	bf00      	nop
 8002c72:	46bd      	mov	sp, r7
 8002c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c78:	4770      	bx	lr
 8002c7a:	bf00      	nop
 8002c7c:	e000ed00 	.word	0xe000ed00

08002c80 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002c80:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002cb8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002c84:	f7ff ffea 	bl	8002c5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002c88:	480c      	ldr	r0, [pc, #48]	; (8002cbc <LoopForever+0x6>)
  ldr r1, =_edata
 8002c8a:	490d      	ldr	r1, [pc, #52]	; (8002cc0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002c8c:	4a0d      	ldr	r2, [pc, #52]	; (8002cc4 <LoopForever+0xe>)
  movs r3, #0
 8002c8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c90:	e002      	b.n	8002c98 <LoopCopyDataInit>

08002c92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c96:	3304      	adds	r3, #4

08002c98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c9c:	d3f9      	bcc.n	8002c92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c9e:	4a0a      	ldr	r2, [pc, #40]	; (8002cc8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002ca0:	4c0a      	ldr	r4, [pc, #40]	; (8002ccc <LoopForever+0x16>)
  movs r3, #0
 8002ca2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ca4:	e001      	b.n	8002caa <LoopFillZerobss>

08002ca6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ca6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ca8:	3204      	adds	r2, #4

08002caa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002caa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002cac:	d3fb      	bcc.n	8002ca6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002cae:	f007 fa7d 	bl	800a1ac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002cb2:	f7fe fb3d 	bl	8001330 <main>

08002cb6 <LoopForever>:

LoopForever:
    b LoopForever
 8002cb6:	e7fe      	b.n	8002cb6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002cb8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002cbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002cc0:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8002cc4:	0800c4dc 	.word	0x0800c4dc
  ldr r2, =_sbss
 8002cc8:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8002ccc:	20000870 	.word	0x20000870

08002cd0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002cd0:	e7fe      	b.n	8002cd0 <ADC1_2_IRQHandler>
	...

08002cd4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b082      	sub	sp, #8
 8002cd8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002cde:	4b0c      	ldr	r3, [pc, #48]	; (8002d10 <HAL_Init+0x3c>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a0b      	ldr	r2, [pc, #44]	; (8002d10 <HAL_Init+0x3c>)
 8002ce4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ce8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002cea:	2003      	movs	r0, #3
 8002cec:	f000 f962 	bl	8002fb4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002cf0:	2000      	movs	r0, #0
 8002cf2:	f000 f80f 	bl	8002d14 <HAL_InitTick>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d002      	beq.n	8002d02 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	71fb      	strb	r3, [r7, #7]
 8002d00:	e001      	b.n	8002d06 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002d02:	f7ff fabb 	bl	800227c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002d06:	79fb      	ldrb	r3, [r7, #7]
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	3708      	adds	r7, #8
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bd80      	pop	{r7, pc}
 8002d10:	40022000 	.word	0x40022000

08002d14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b084      	sub	sp, #16
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002d20:	4b17      	ldr	r3, [pc, #92]	; (8002d80 <HAL_InitTick+0x6c>)
 8002d22:	781b      	ldrb	r3, [r3, #0]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d023      	beq.n	8002d70 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002d28:	4b16      	ldr	r3, [pc, #88]	; (8002d84 <HAL_InitTick+0x70>)
 8002d2a:	681a      	ldr	r2, [r3, #0]
 8002d2c:	4b14      	ldr	r3, [pc, #80]	; (8002d80 <HAL_InitTick+0x6c>)
 8002d2e:	781b      	ldrb	r3, [r3, #0]
 8002d30:	4619      	mov	r1, r3
 8002d32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d36:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f000 f96d 	bl	800301e <HAL_SYSTICK_Config>
 8002d44:	4603      	mov	r3, r0
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d10f      	bne.n	8002d6a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2b0f      	cmp	r3, #15
 8002d4e:	d809      	bhi.n	8002d64 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d50:	2200      	movs	r2, #0
 8002d52:	6879      	ldr	r1, [r7, #4]
 8002d54:	f04f 30ff 	mov.w	r0, #4294967295
 8002d58:	f000 f937 	bl	8002fca <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002d5c:	4a0a      	ldr	r2, [pc, #40]	; (8002d88 <HAL_InitTick+0x74>)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6013      	str	r3, [r2, #0]
 8002d62:	e007      	b.n	8002d74 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	73fb      	strb	r3, [r7, #15]
 8002d68:	e004      	b.n	8002d74 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	73fb      	strb	r3, [r7, #15]
 8002d6e:	e001      	b.n	8002d74 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002d70:	2301      	movs	r3, #1
 8002d72:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002d74:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	3710      	adds	r7, #16
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	bf00      	nop
 8002d80:	20000024 	.word	0x20000024
 8002d84:	2000001c 	.word	0x2000001c
 8002d88:	20000020 	.word	0x20000020

08002d8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002d90:	4b06      	ldr	r3, [pc, #24]	; (8002dac <HAL_IncTick+0x20>)
 8002d92:	781b      	ldrb	r3, [r3, #0]
 8002d94:	461a      	mov	r2, r3
 8002d96:	4b06      	ldr	r3, [pc, #24]	; (8002db0 <HAL_IncTick+0x24>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4413      	add	r3, r2
 8002d9c:	4a04      	ldr	r2, [pc, #16]	; (8002db0 <HAL_IncTick+0x24>)
 8002d9e:	6013      	str	r3, [r2, #0]
}
 8002da0:	bf00      	nop
 8002da2:	46bd      	mov	sp, r7
 8002da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da8:	4770      	bx	lr
 8002daa:	bf00      	nop
 8002dac:	20000024 	.word	0x20000024
 8002db0:	20000720 	.word	0x20000720

08002db4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002db4:	b480      	push	{r7}
 8002db6:	af00      	add	r7, sp, #0
  return uwTick;
 8002db8:	4b03      	ldr	r3, [pc, #12]	; (8002dc8 <HAL_GetTick+0x14>)
 8002dba:	681b      	ldr	r3, [r3, #0]
}
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr
 8002dc6:	bf00      	nop
 8002dc8:	20000720 	.word	0x20000720

08002dcc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b084      	sub	sp, #16
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002dd4:	f7ff ffee 	bl	8002db4 <HAL_GetTick>
 8002dd8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002de4:	d005      	beq.n	8002df2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002de6:	4b0a      	ldr	r3, [pc, #40]	; (8002e10 <HAL_Delay+0x44>)
 8002de8:	781b      	ldrb	r3, [r3, #0]
 8002dea:	461a      	mov	r2, r3
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	4413      	add	r3, r2
 8002df0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002df2:	bf00      	nop
 8002df4:	f7ff ffde 	bl	8002db4 <HAL_GetTick>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	68bb      	ldr	r3, [r7, #8]
 8002dfc:	1ad3      	subs	r3, r2, r3
 8002dfe:	68fa      	ldr	r2, [r7, #12]
 8002e00:	429a      	cmp	r2, r3
 8002e02:	d8f7      	bhi.n	8002df4 <HAL_Delay+0x28>
  {
  }
}
 8002e04:	bf00      	nop
 8002e06:	bf00      	nop
 8002e08:	3710      	adds	r7, #16
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}
 8002e0e:	bf00      	nop
 8002e10:	20000024 	.word	0x20000024

08002e14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e14:	b480      	push	{r7}
 8002e16:	b085      	sub	sp, #20
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	f003 0307 	and.w	r3, r3, #7
 8002e22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e24:	4b0c      	ldr	r3, [pc, #48]	; (8002e58 <__NVIC_SetPriorityGrouping+0x44>)
 8002e26:	68db      	ldr	r3, [r3, #12]
 8002e28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e2a:	68ba      	ldr	r2, [r7, #8]
 8002e2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002e30:	4013      	ands	r3, r2
 8002e32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e38:	68bb      	ldr	r3, [r7, #8]
 8002e3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002e40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e46:	4a04      	ldr	r2, [pc, #16]	; (8002e58 <__NVIC_SetPriorityGrouping+0x44>)
 8002e48:	68bb      	ldr	r3, [r7, #8]
 8002e4a:	60d3      	str	r3, [r2, #12]
}
 8002e4c:	bf00      	nop
 8002e4e:	3714      	adds	r7, #20
 8002e50:	46bd      	mov	sp, r7
 8002e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e56:	4770      	bx	lr
 8002e58:	e000ed00 	.word	0xe000ed00

08002e5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e60:	4b04      	ldr	r3, [pc, #16]	; (8002e74 <__NVIC_GetPriorityGrouping+0x18>)
 8002e62:	68db      	ldr	r3, [r3, #12]
 8002e64:	0a1b      	lsrs	r3, r3, #8
 8002e66:	f003 0307 	and.w	r3, r3, #7
}
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e72:	4770      	bx	lr
 8002e74:	e000ed00 	.word	0xe000ed00

08002e78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b083      	sub	sp, #12
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	4603      	mov	r3, r0
 8002e80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	db0b      	blt.n	8002ea2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e8a:	79fb      	ldrb	r3, [r7, #7]
 8002e8c:	f003 021f 	and.w	r2, r3, #31
 8002e90:	4907      	ldr	r1, [pc, #28]	; (8002eb0 <__NVIC_EnableIRQ+0x38>)
 8002e92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e96:	095b      	lsrs	r3, r3, #5
 8002e98:	2001      	movs	r0, #1
 8002e9a:	fa00 f202 	lsl.w	r2, r0, r2
 8002e9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002ea2:	bf00      	nop
 8002ea4:	370c      	adds	r7, #12
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr
 8002eae:	bf00      	nop
 8002eb0:	e000e100 	.word	0xe000e100

08002eb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b083      	sub	sp, #12
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	4603      	mov	r3, r0
 8002ebc:	6039      	str	r1, [r7, #0]
 8002ebe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ec0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	db0a      	blt.n	8002ede <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	b2da      	uxtb	r2, r3
 8002ecc:	490c      	ldr	r1, [pc, #48]	; (8002f00 <__NVIC_SetPriority+0x4c>)
 8002ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ed2:	0112      	lsls	r2, r2, #4
 8002ed4:	b2d2      	uxtb	r2, r2
 8002ed6:	440b      	add	r3, r1
 8002ed8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002edc:	e00a      	b.n	8002ef4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	b2da      	uxtb	r2, r3
 8002ee2:	4908      	ldr	r1, [pc, #32]	; (8002f04 <__NVIC_SetPriority+0x50>)
 8002ee4:	79fb      	ldrb	r3, [r7, #7]
 8002ee6:	f003 030f 	and.w	r3, r3, #15
 8002eea:	3b04      	subs	r3, #4
 8002eec:	0112      	lsls	r2, r2, #4
 8002eee:	b2d2      	uxtb	r2, r2
 8002ef0:	440b      	add	r3, r1
 8002ef2:	761a      	strb	r2, [r3, #24]
}
 8002ef4:	bf00      	nop
 8002ef6:	370c      	adds	r7, #12
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efe:	4770      	bx	lr
 8002f00:	e000e100 	.word	0xe000e100
 8002f04:	e000ed00 	.word	0xe000ed00

08002f08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b089      	sub	sp, #36	; 0x24
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	60f8      	str	r0, [r7, #12]
 8002f10:	60b9      	str	r1, [r7, #8]
 8002f12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	f003 0307 	and.w	r3, r3, #7
 8002f1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f1c:	69fb      	ldr	r3, [r7, #28]
 8002f1e:	f1c3 0307 	rsb	r3, r3, #7
 8002f22:	2b04      	cmp	r3, #4
 8002f24:	bf28      	it	cs
 8002f26:	2304      	movcs	r3, #4
 8002f28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f2a:	69fb      	ldr	r3, [r7, #28]
 8002f2c:	3304      	adds	r3, #4
 8002f2e:	2b06      	cmp	r3, #6
 8002f30:	d902      	bls.n	8002f38 <NVIC_EncodePriority+0x30>
 8002f32:	69fb      	ldr	r3, [r7, #28]
 8002f34:	3b03      	subs	r3, #3
 8002f36:	e000      	b.n	8002f3a <NVIC_EncodePriority+0x32>
 8002f38:	2300      	movs	r3, #0
 8002f3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f3c:	f04f 32ff 	mov.w	r2, #4294967295
 8002f40:	69bb      	ldr	r3, [r7, #24]
 8002f42:	fa02 f303 	lsl.w	r3, r2, r3
 8002f46:	43da      	mvns	r2, r3
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	401a      	ands	r2, r3
 8002f4c:	697b      	ldr	r3, [r7, #20]
 8002f4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f50:	f04f 31ff 	mov.w	r1, #4294967295
 8002f54:	697b      	ldr	r3, [r7, #20]
 8002f56:	fa01 f303 	lsl.w	r3, r1, r3
 8002f5a:	43d9      	mvns	r1, r3
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f60:	4313      	orrs	r3, r2
         );
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	3724      	adds	r7, #36	; 0x24
 8002f66:	46bd      	mov	sp, r7
 8002f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6c:	4770      	bx	lr
	...

08002f70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b082      	sub	sp, #8
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	3b01      	subs	r3, #1
 8002f7c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f80:	d301      	bcc.n	8002f86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f82:	2301      	movs	r3, #1
 8002f84:	e00f      	b.n	8002fa6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f86:	4a0a      	ldr	r2, [pc, #40]	; (8002fb0 <SysTick_Config+0x40>)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	3b01      	subs	r3, #1
 8002f8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f8e:	210f      	movs	r1, #15
 8002f90:	f04f 30ff 	mov.w	r0, #4294967295
 8002f94:	f7ff ff8e 	bl	8002eb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f98:	4b05      	ldr	r3, [pc, #20]	; (8002fb0 <SysTick_Config+0x40>)
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f9e:	4b04      	ldr	r3, [pc, #16]	; (8002fb0 <SysTick_Config+0x40>)
 8002fa0:	2207      	movs	r2, #7
 8002fa2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fa4:	2300      	movs	r3, #0
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	3708      	adds	r7, #8
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	e000e010 	.word	0xe000e010

08002fb4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b082      	sub	sp, #8
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fbc:	6878      	ldr	r0, [r7, #4]
 8002fbe:	f7ff ff29 	bl	8002e14 <__NVIC_SetPriorityGrouping>
}
 8002fc2:	bf00      	nop
 8002fc4:	3708      	adds	r7, #8
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}

08002fca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fca:	b580      	push	{r7, lr}
 8002fcc:	b086      	sub	sp, #24
 8002fce:	af00      	add	r7, sp, #0
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	60b9      	str	r1, [r7, #8]
 8002fd4:	607a      	str	r2, [r7, #4]
 8002fd6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002fdc:	f7ff ff3e 	bl	8002e5c <__NVIC_GetPriorityGrouping>
 8002fe0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002fe2:	687a      	ldr	r2, [r7, #4]
 8002fe4:	68b9      	ldr	r1, [r7, #8]
 8002fe6:	6978      	ldr	r0, [r7, #20]
 8002fe8:	f7ff ff8e 	bl	8002f08 <NVIC_EncodePriority>
 8002fec:	4602      	mov	r2, r0
 8002fee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ff2:	4611      	mov	r1, r2
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f7ff ff5d 	bl	8002eb4 <__NVIC_SetPriority>
}
 8002ffa:	bf00      	nop
 8002ffc:	3718      	adds	r7, #24
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}

08003002 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003002:	b580      	push	{r7, lr}
 8003004:	b082      	sub	sp, #8
 8003006:	af00      	add	r7, sp, #0
 8003008:	4603      	mov	r3, r0
 800300a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800300c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003010:	4618      	mov	r0, r3
 8003012:	f7ff ff31 	bl	8002e78 <__NVIC_EnableIRQ>
}
 8003016:	bf00      	nop
 8003018:	3708      	adds	r7, #8
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}

0800301e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800301e:	b580      	push	{r7, lr}
 8003020:	b082      	sub	sp, #8
 8003022:	af00      	add	r7, sp, #0
 8003024:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003026:	6878      	ldr	r0, [r7, #4]
 8003028:	f7ff ffa2 	bl	8002f70 <SysTick_Config>
 800302c:	4603      	mov	r3, r0
}
 800302e:	4618      	mov	r0, r3
 8003030:	3708      	adds	r7, #8
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
	...

08003038 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003038:	b480      	push	{r7}
 800303a:	b085      	sub	sp, #20
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d101      	bne.n	800304a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e098      	b.n	800317c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	461a      	mov	r2, r3
 8003050:	4b4d      	ldr	r3, [pc, #308]	; (8003188 <HAL_DMA_Init+0x150>)
 8003052:	429a      	cmp	r2, r3
 8003054:	d80f      	bhi.n	8003076 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	461a      	mov	r2, r3
 800305c:	4b4b      	ldr	r3, [pc, #300]	; (800318c <HAL_DMA_Init+0x154>)
 800305e:	4413      	add	r3, r2
 8003060:	4a4b      	ldr	r2, [pc, #300]	; (8003190 <HAL_DMA_Init+0x158>)
 8003062:	fba2 2303 	umull	r2, r3, r2, r3
 8003066:	091b      	lsrs	r3, r3, #4
 8003068:	009a      	lsls	r2, r3, #2
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	4a48      	ldr	r2, [pc, #288]	; (8003194 <HAL_DMA_Init+0x15c>)
 8003072:	641a      	str	r2, [r3, #64]	; 0x40
 8003074:	e00e      	b.n	8003094 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	461a      	mov	r2, r3
 800307c:	4b46      	ldr	r3, [pc, #280]	; (8003198 <HAL_DMA_Init+0x160>)
 800307e:	4413      	add	r3, r2
 8003080:	4a43      	ldr	r2, [pc, #268]	; (8003190 <HAL_DMA_Init+0x158>)
 8003082:	fba2 2303 	umull	r2, r3, r2, r3
 8003086:	091b      	lsrs	r3, r3, #4
 8003088:	009a      	lsls	r2, r3, #2
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	4a42      	ldr	r2, [pc, #264]	; (800319c <HAL_DMA_Init+0x164>)
 8003092:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2202      	movs	r2, #2
 8003098:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80030aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030ae:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80030b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	691b      	ldr	r3, [r3, #16]
 80030be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	699b      	ldr	r3, [r3, #24]
 80030ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6a1b      	ldr	r3, [r3, #32]
 80030d6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80030d8:	68fa      	ldr	r2, [r7, #12]
 80030da:	4313      	orrs	r3, r2
 80030dc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	68fa      	ldr	r2, [r7, #12]
 80030e4:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80030ee:	d039      	beq.n	8003164 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f4:	4a27      	ldr	r2, [pc, #156]	; (8003194 <HAL_DMA_Init+0x15c>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d11a      	bne.n	8003130 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80030fa:	4b29      	ldr	r3, [pc, #164]	; (80031a0 <HAL_DMA_Init+0x168>)
 80030fc:	681a      	ldr	r2, [r3, #0]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003102:	f003 031c 	and.w	r3, r3, #28
 8003106:	210f      	movs	r1, #15
 8003108:	fa01 f303 	lsl.w	r3, r1, r3
 800310c:	43db      	mvns	r3, r3
 800310e:	4924      	ldr	r1, [pc, #144]	; (80031a0 <HAL_DMA_Init+0x168>)
 8003110:	4013      	ands	r3, r2
 8003112:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003114:	4b22      	ldr	r3, [pc, #136]	; (80031a0 <HAL_DMA_Init+0x168>)
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6859      	ldr	r1, [r3, #4]
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003120:	f003 031c 	and.w	r3, r3, #28
 8003124:	fa01 f303 	lsl.w	r3, r1, r3
 8003128:	491d      	ldr	r1, [pc, #116]	; (80031a0 <HAL_DMA_Init+0x168>)
 800312a:	4313      	orrs	r3, r2
 800312c:	600b      	str	r3, [r1, #0]
 800312e:	e019      	b.n	8003164 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003130:	4b1c      	ldr	r3, [pc, #112]	; (80031a4 <HAL_DMA_Init+0x16c>)
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003138:	f003 031c 	and.w	r3, r3, #28
 800313c:	210f      	movs	r1, #15
 800313e:	fa01 f303 	lsl.w	r3, r1, r3
 8003142:	43db      	mvns	r3, r3
 8003144:	4917      	ldr	r1, [pc, #92]	; (80031a4 <HAL_DMA_Init+0x16c>)
 8003146:	4013      	ands	r3, r2
 8003148:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800314a:	4b16      	ldr	r3, [pc, #88]	; (80031a4 <HAL_DMA_Init+0x16c>)
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6859      	ldr	r1, [r3, #4]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003156:	f003 031c 	and.w	r3, r3, #28
 800315a:	fa01 f303 	lsl.w	r3, r1, r3
 800315e:	4911      	ldr	r1, [pc, #68]	; (80031a4 <HAL_DMA_Init+0x16c>)
 8003160:	4313      	orrs	r3, r2
 8003162:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2200      	movs	r2, #0
 8003168:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2201      	movs	r2, #1
 800316e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2200      	movs	r2, #0
 8003176:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800317a:	2300      	movs	r3, #0
}
 800317c:	4618      	mov	r0, r3
 800317e:	3714      	adds	r7, #20
 8003180:	46bd      	mov	sp, r7
 8003182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003186:	4770      	bx	lr
 8003188:	40020407 	.word	0x40020407
 800318c:	bffdfff8 	.word	0xbffdfff8
 8003190:	cccccccd 	.word	0xcccccccd
 8003194:	40020000 	.word	0x40020000
 8003198:	bffdfbf8 	.word	0xbffdfbf8
 800319c:	40020400 	.word	0x40020400
 80031a0:	400200a8 	.word	0x400200a8
 80031a4:	400204a8 	.word	0x400204a8

080031a8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b086      	sub	sp, #24
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	60f8      	str	r0, [r7, #12]
 80031b0:	60b9      	str	r1, [r7, #8]
 80031b2:	607a      	str	r2, [r7, #4]
 80031b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80031b6:	2300      	movs	r3, #0
 80031b8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80031c0:	2b01      	cmp	r3, #1
 80031c2:	d101      	bne.n	80031c8 <HAL_DMA_Start_IT+0x20>
 80031c4:	2302      	movs	r3, #2
 80031c6:	e04b      	b.n	8003260 <HAL_DMA_Start_IT+0xb8>
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	2201      	movs	r2, #1
 80031cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80031d6:	b2db      	uxtb	r3, r3
 80031d8:	2b01      	cmp	r3, #1
 80031da:	d13a      	bne.n	8003252 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	2202      	movs	r2, #2
 80031e0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2200      	movs	r2, #0
 80031e8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f022 0201 	bic.w	r2, r2, #1
 80031f8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	687a      	ldr	r2, [r7, #4]
 80031fe:	68b9      	ldr	r1, [r7, #8]
 8003200:	68f8      	ldr	r0, [r7, #12]
 8003202:	f000 f95f 	bl	80034c4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800320a:	2b00      	cmp	r3, #0
 800320c:	d008      	beq.n	8003220 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	681a      	ldr	r2, [r3, #0]
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f042 020e 	orr.w	r2, r2, #14
 800321c:	601a      	str	r2, [r3, #0]
 800321e:	e00f      	b.n	8003240 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681a      	ldr	r2, [r3, #0]
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f022 0204 	bic.w	r2, r2, #4
 800322e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f042 020a 	orr.w	r2, r2, #10
 800323e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f042 0201 	orr.w	r2, r2, #1
 800324e:	601a      	str	r2, [r3, #0]
 8003250:	e005      	b.n	800325e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	2200      	movs	r2, #0
 8003256:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800325a:	2302      	movs	r3, #2
 800325c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800325e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003260:	4618      	mov	r0, r3
 8003262:	3718      	adds	r7, #24
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}

08003268 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003268:	b480      	push	{r7}
 800326a:	b085      	sub	sp, #20
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003270:	2300      	movs	r3, #0
 8003272:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800327a:	b2db      	uxtb	r3, r3
 800327c:	2b02      	cmp	r3, #2
 800327e:	d008      	beq.n	8003292 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2204      	movs	r2, #4
 8003284:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2200      	movs	r2, #0
 800328a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	e022      	b.n	80032d8 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	681a      	ldr	r2, [r3, #0]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f022 020e 	bic.w	r2, r2, #14
 80032a0:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f022 0201 	bic.w	r2, r2, #1
 80032b0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032b6:	f003 021c 	and.w	r2, r3, #28
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032be:	2101      	movs	r1, #1
 80032c0:	fa01 f202 	lsl.w	r2, r1, r2
 80032c4:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2201      	movs	r2, #1
 80032ca:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2200      	movs	r2, #0
 80032d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80032d6:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80032d8:	4618      	mov	r0, r3
 80032da:	3714      	adds	r7, #20
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr

080032e4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b084      	sub	sp, #16
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032ec:	2300      	movs	r3, #0
 80032ee:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80032f6:	b2db      	uxtb	r3, r3
 80032f8:	2b02      	cmp	r3, #2
 80032fa:	d005      	beq.n	8003308 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2204      	movs	r2, #4
 8003300:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	73fb      	strb	r3, [r7, #15]
 8003306:	e029      	b.n	800335c <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f022 020e 	bic.w	r2, r2, #14
 8003316:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681a      	ldr	r2, [r3, #0]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f022 0201 	bic.w	r2, r2, #1
 8003326:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800332c:	f003 021c 	and.w	r2, r3, #28
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003334:	2101      	movs	r1, #1
 8003336:	fa01 f202 	lsl.w	r2, r1, r2
 800333a:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2201      	movs	r2, #1
 8003340:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2200      	movs	r2, #0
 8003348:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003350:	2b00      	cmp	r3, #0
 8003352:	d003      	beq.n	800335c <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003358:	6878      	ldr	r0, [r7, #4]
 800335a:	4798      	blx	r3
    }
  }
  return status;
 800335c:	7bfb      	ldrb	r3, [r7, #15]
}
 800335e:	4618      	mov	r0, r3
 8003360:	3710      	adds	r7, #16
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}

08003366 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003366:	b580      	push	{r7, lr}
 8003368:	b084      	sub	sp, #16
 800336a:	af00      	add	r7, sp, #0
 800336c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003382:	f003 031c 	and.w	r3, r3, #28
 8003386:	2204      	movs	r2, #4
 8003388:	409a      	lsls	r2, r3
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	4013      	ands	r3, r2
 800338e:	2b00      	cmp	r3, #0
 8003390:	d026      	beq.n	80033e0 <HAL_DMA_IRQHandler+0x7a>
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	f003 0304 	and.w	r3, r3, #4
 8003398:	2b00      	cmp	r3, #0
 800339a:	d021      	beq.n	80033e0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 0320 	and.w	r3, r3, #32
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d107      	bne.n	80033ba <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	681a      	ldr	r2, [r3, #0]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f022 0204 	bic.w	r2, r2, #4
 80033b8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033be:	f003 021c 	and.w	r2, r3, #28
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c6:	2104      	movs	r1, #4
 80033c8:	fa01 f202 	lsl.w	r2, r1, r2
 80033cc:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d071      	beq.n	80034ba <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033da:	6878      	ldr	r0, [r7, #4]
 80033dc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80033de:	e06c      	b.n	80034ba <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033e4:	f003 031c 	and.w	r3, r3, #28
 80033e8:	2202      	movs	r2, #2
 80033ea:	409a      	lsls	r2, r3
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	4013      	ands	r3, r2
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d02e      	beq.n	8003452 <HAL_DMA_IRQHandler+0xec>
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	f003 0302 	and.w	r3, r3, #2
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d029      	beq.n	8003452 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f003 0320 	and.w	r3, r3, #32
 8003408:	2b00      	cmp	r3, #0
 800340a:	d10b      	bne.n	8003424 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f022 020a 	bic.w	r2, r2, #10
 800341a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2201      	movs	r2, #1
 8003420:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003428:	f003 021c 	and.w	r2, r3, #28
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003430:	2102      	movs	r1, #2
 8003432:	fa01 f202 	lsl.w	r2, r1, r2
 8003436:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2200      	movs	r2, #0
 800343c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003444:	2b00      	cmp	r3, #0
 8003446:	d038      	beq.n	80034ba <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800344c:	6878      	ldr	r0, [r7, #4]
 800344e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003450:	e033      	b.n	80034ba <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003456:	f003 031c 	and.w	r3, r3, #28
 800345a:	2208      	movs	r2, #8
 800345c:	409a      	lsls	r2, r3
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	4013      	ands	r3, r2
 8003462:	2b00      	cmp	r3, #0
 8003464:	d02a      	beq.n	80034bc <HAL_DMA_IRQHandler+0x156>
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	f003 0308 	and.w	r3, r3, #8
 800346c:	2b00      	cmp	r3, #0
 800346e:	d025      	beq.n	80034bc <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	681a      	ldr	r2, [r3, #0]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f022 020e 	bic.w	r2, r2, #14
 800347e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003484:	f003 021c 	and.w	r2, r3, #28
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800348c:	2101      	movs	r1, #1
 800348e:	fa01 f202 	lsl.w	r2, r1, r2
 8003492:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2201      	movs	r2, #1
 8003498:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2201      	movs	r2, #1
 800349e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2200      	movs	r2, #0
 80034a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d004      	beq.n	80034bc <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80034ba:	bf00      	nop
 80034bc:	bf00      	nop
}
 80034be:	3710      	adds	r7, #16
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd80      	pop	{r7, pc}

080034c4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80034c4:	b480      	push	{r7}
 80034c6:	b085      	sub	sp, #20
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	60f8      	str	r0, [r7, #12]
 80034cc:	60b9      	str	r1, [r7, #8]
 80034ce:	607a      	str	r2, [r7, #4]
 80034d0:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034d6:	f003 021c 	and.w	r2, r3, #28
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034de:	2101      	movs	r1, #1
 80034e0:	fa01 f202 	lsl.w	r2, r1, r2
 80034e4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	683a      	ldr	r2, [r7, #0]
 80034ec:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	2b10      	cmp	r3, #16
 80034f4:	d108      	bne.n	8003508 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	687a      	ldr	r2, [r7, #4]
 80034fc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	68ba      	ldr	r2, [r7, #8]
 8003504:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003506:	e007      	b.n	8003518 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	68ba      	ldr	r2, [r7, #8]
 800350e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	687a      	ldr	r2, [r7, #4]
 8003516:	60da      	str	r2, [r3, #12]
}
 8003518:	bf00      	nop
 800351a:	3714      	adds	r7, #20
 800351c:	46bd      	mov	sp, r7
 800351e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003522:	4770      	bx	lr

08003524 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003524:	b480      	push	{r7}
 8003526:	b087      	sub	sp, #28
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
 800352c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800352e:	2300      	movs	r3, #0
 8003530:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003532:	e17f      	b.n	8003834 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	681a      	ldr	r2, [r3, #0]
 8003538:	2101      	movs	r1, #1
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	fa01 f303 	lsl.w	r3, r1, r3
 8003540:	4013      	ands	r3, r2
 8003542:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2b00      	cmp	r3, #0
 8003548:	f000 8171 	beq.w	800382e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	f003 0303 	and.w	r3, r3, #3
 8003554:	2b01      	cmp	r3, #1
 8003556:	d005      	beq.n	8003564 <HAL_GPIO_Init+0x40>
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	f003 0303 	and.w	r3, r3, #3
 8003560:	2b02      	cmp	r3, #2
 8003562:	d130      	bne.n	80035c6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	689b      	ldr	r3, [r3, #8]
 8003568:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800356a:	697b      	ldr	r3, [r7, #20]
 800356c:	005b      	lsls	r3, r3, #1
 800356e:	2203      	movs	r2, #3
 8003570:	fa02 f303 	lsl.w	r3, r2, r3
 8003574:	43db      	mvns	r3, r3
 8003576:	693a      	ldr	r2, [r7, #16]
 8003578:	4013      	ands	r3, r2
 800357a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	68da      	ldr	r2, [r3, #12]
 8003580:	697b      	ldr	r3, [r7, #20]
 8003582:	005b      	lsls	r3, r3, #1
 8003584:	fa02 f303 	lsl.w	r3, r2, r3
 8003588:	693a      	ldr	r2, [r7, #16]
 800358a:	4313      	orrs	r3, r2
 800358c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	693a      	ldr	r2, [r7, #16]
 8003592:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800359a:	2201      	movs	r2, #1
 800359c:	697b      	ldr	r3, [r7, #20]
 800359e:	fa02 f303 	lsl.w	r3, r2, r3
 80035a2:	43db      	mvns	r3, r3
 80035a4:	693a      	ldr	r2, [r7, #16]
 80035a6:	4013      	ands	r3, r2
 80035a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	091b      	lsrs	r3, r3, #4
 80035b0:	f003 0201 	and.w	r2, r3, #1
 80035b4:	697b      	ldr	r3, [r7, #20]
 80035b6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ba:	693a      	ldr	r2, [r7, #16]
 80035bc:	4313      	orrs	r3, r2
 80035be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	693a      	ldr	r2, [r7, #16]
 80035c4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	685b      	ldr	r3, [r3, #4]
 80035ca:	f003 0303 	and.w	r3, r3, #3
 80035ce:	2b03      	cmp	r3, #3
 80035d0:	d118      	bne.n	8003604 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80035d8:	2201      	movs	r2, #1
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	fa02 f303 	lsl.w	r3, r2, r3
 80035e0:	43db      	mvns	r3, r3
 80035e2:	693a      	ldr	r2, [r7, #16]
 80035e4:	4013      	ands	r3, r2
 80035e6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	08db      	lsrs	r3, r3, #3
 80035ee:	f003 0201 	and.w	r2, r3, #1
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	fa02 f303 	lsl.w	r3, r2, r3
 80035f8:	693a      	ldr	r2, [r7, #16]
 80035fa:	4313      	orrs	r3, r2
 80035fc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	693a      	ldr	r2, [r7, #16]
 8003602:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	f003 0303 	and.w	r3, r3, #3
 800360c:	2b03      	cmp	r3, #3
 800360e:	d017      	beq.n	8003640 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	68db      	ldr	r3, [r3, #12]
 8003614:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003616:	697b      	ldr	r3, [r7, #20]
 8003618:	005b      	lsls	r3, r3, #1
 800361a:	2203      	movs	r2, #3
 800361c:	fa02 f303 	lsl.w	r3, r2, r3
 8003620:	43db      	mvns	r3, r3
 8003622:	693a      	ldr	r2, [r7, #16]
 8003624:	4013      	ands	r3, r2
 8003626:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	689a      	ldr	r2, [r3, #8]
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	005b      	lsls	r3, r3, #1
 8003630:	fa02 f303 	lsl.w	r3, r2, r3
 8003634:	693a      	ldr	r2, [r7, #16]
 8003636:	4313      	orrs	r3, r2
 8003638:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	693a      	ldr	r2, [r7, #16]
 800363e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	f003 0303 	and.w	r3, r3, #3
 8003648:	2b02      	cmp	r3, #2
 800364a:	d123      	bne.n	8003694 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	08da      	lsrs	r2, r3, #3
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	3208      	adds	r2, #8
 8003654:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003658:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	f003 0307 	and.w	r3, r3, #7
 8003660:	009b      	lsls	r3, r3, #2
 8003662:	220f      	movs	r2, #15
 8003664:	fa02 f303 	lsl.w	r3, r2, r3
 8003668:	43db      	mvns	r3, r3
 800366a:	693a      	ldr	r2, [r7, #16]
 800366c:	4013      	ands	r3, r2
 800366e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	691a      	ldr	r2, [r3, #16]
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	f003 0307 	and.w	r3, r3, #7
 800367a:	009b      	lsls	r3, r3, #2
 800367c:	fa02 f303 	lsl.w	r3, r2, r3
 8003680:	693a      	ldr	r2, [r7, #16]
 8003682:	4313      	orrs	r3, r2
 8003684:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003686:	697b      	ldr	r3, [r7, #20]
 8003688:	08da      	lsrs	r2, r3, #3
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	3208      	adds	r2, #8
 800368e:	6939      	ldr	r1, [r7, #16]
 8003690:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	005b      	lsls	r3, r3, #1
 800369e:	2203      	movs	r2, #3
 80036a0:	fa02 f303 	lsl.w	r3, r2, r3
 80036a4:	43db      	mvns	r3, r3
 80036a6:	693a      	ldr	r2, [r7, #16]
 80036a8:	4013      	ands	r3, r2
 80036aa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	f003 0203 	and.w	r2, r3, #3
 80036b4:	697b      	ldr	r3, [r7, #20]
 80036b6:	005b      	lsls	r3, r3, #1
 80036b8:	fa02 f303 	lsl.w	r3, r2, r3
 80036bc:	693a      	ldr	r2, [r7, #16]
 80036be:	4313      	orrs	r3, r2
 80036c0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	693a      	ldr	r2, [r7, #16]
 80036c6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	f000 80ac 	beq.w	800382e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036d6:	4b5f      	ldr	r3, [pc, #380]	; (8003854 <HAL_GPIO_Init+0x330>)
 80036d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036da:	4a5e      	ldr	r2, [pc, #376]	; (8003854 <HAL_GPIO_Init+0x330>)
 80036dc:	f043 0301 	orr.w	r3, r3, #1
 80036e0:	6613      	str	r3, [r2, #96]	; 0x60
 80036e2:	4b5c      	ldr	r3, [pc, #368]	; (8003854 <HAL_GPIO_Init+0x330>)
 80036e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036e6:	f003 0301 	and.w	r3, r3, #1
 80036ea:	60bb      	str	r3, [r7, #8]
 80036ec:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80036ee:	4a5a      	ldr	r2, [pc, #360]	; (8003858 <HAL_GPIO_Init+0x334>)
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	089b      	lsrs	r3, r3, #2
 80036f4:	3302      	adds	r3, #2
 80036f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80036fc:	697b      	ldr	r3, [r7, #20]
 80036fe:	f003 0303 	and.w	r3, r3, #3
 8003702:	009b      	lsls	r3, r3, #2
 8003704:	220f      	movs	r2, #15
 8003706:	fa02 f303 	lsl.w	r3, r2, r3
 800370a:	43db      	mvns	r3, r3
 800370c:	693a      	ldr	r2, [r7, #16]
 800370e:	4013      	ands	r3, r2
 8003710:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003718:	d025      	beq.n	8003766 <HAL_GPIO_Init+0x242>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	4a4f      	ldr	r2, [pc, #316]	; (800385c <HAL_GPIO_Init+0x338>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d01f      	beq.n	8003762 <HAL_GPIO_Init+0x23e>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	4a4e      	ldr	r2, [pc, #312]	; (8003860 <HAL_GPIO_Init+0x33c>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d019      	beq.n	800375e <HAL_GPIO_Init+0x23a>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	4a4d      	ldr	r2, [pc, #308]	; (8003864 <HAL_GPIO_Init+0x340>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d013      	beq.n	800375a <HAL_GPIO_Init+0x236>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	4a4c      	ldr	r2, [pc, #304]	; (8003868 <HAL_GPIO_Init+0x344>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d00d      	beq.n	8003756 <HAL_GPIO_Init+0x232>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	4a4b      	ldr	r2, [pc, #300]	; (800386c <HAL_GPIO_Init+0x348>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d007      	beq.n	8003752 <HAL_GPIO_Init+0x22e>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	4a4a      	ldr	r2, [pc, #296]	; (8003870 <HAL_GPIO_Init+0x34c>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d101      	bne.n	800374e <HAL_GPIO_Init+0x22a>
 800374a:	2306      	movs	r3, #6
 800374c:	e00c      	b.n	8003768 <HAL_GPIO_Init+0x244>
 800374e:	2307      	movs	r3, #7
 8003750:	e00a      	b.n	8003768 <HAL_GPIO_Init+0x244>
 8003752:	2305      	movs	r3, #5
 8003754:	e008      	b.n	8003768 <HAL_GPIO_Init+0x244>
 8003756:	2304      	movs	r3, #4
 8003758:	e006      	b.n	8003768 <HAL_GPIO_Init+0x244>
 800375a:	2303      	movs	r3, #3
 800375c:	e004      	b.n	8003768 <HAL_GPIO_Init+0x244>
 800375e:	2302      	movs	r3, #2
 8003760:	e002      	b.n	8003768 <HAL_GPIO_Init+0x244>
 8003762:	2301      	movs	r3, #1
 8003764:	e000      	b.n	8003768 <HAL_GPIO_Init+0x244>
 8003766:	2300      	movs	r3, #0
 8003768:	697a      	ldr	r2, [r7, #20]
 800376a:	f002 0203 	and.w	r2, r2, #3
 800376e:	0092      	lsls	r2, r2, #2
 8003770:	4093      	lsls	r3, r2
 8003772:	693a      	ldr	r2, [r7, #16]
 8003774:	4313      	orrs	r3, r2
 8003776:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003778:	4937      	ldr	r1, [pc, #220]	; (8003858 <HAL_GPIO_Init+0x334>)
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	089b      	lsrs	r3, r3, #2
 800377e:	3302      	adds	r3, #2
 8003780:	693a      	ldr	r2, [r7, #16]
 8003782:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003786:	4b3b      	ldr	r3, [pc, #236]	; (8003874 <HAL_GPIO_Init+0x350>)
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	43db      	mvns	r3, r3
 8003790:	693a      	ldr	r2, [r7, #16]
 8003792:	4013      	ands	r3, r2
 8003794:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d003      	beq.n	80037aa <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80037a2:	693a      	ldr	r2, [r7, #16]
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	4313      	orrs	r3, r2
 80037a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80037aa:	4a32      	ldr	r2, [pc, #200]	; (8003874 <HAL_GPIO_Init+0x350>)
 80037ac:	693b      	ldr	r3, [r7, #16]
 80037ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80037b0:	4b30      	ldr	r3, [pc, #192]	; (8003874 <HAL_GPIO_Init+0x350>)
 80037b2:	68db      	ldr	r3, [r3, #12]
 80037b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	43db      	mvns	r3, r3
 80037ba:	693a      	ldr	r2, [r7, #16]
 80037bc:	4013      	ands	r3, r2
 80037be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d003      	beq.n	80037d4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80037cc:	693a      	ldr	r2, [r7, #16]
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	4313      	orrs	r3, r2
 80037d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80037d4:	4a27      	ldr	r2, [pc, #156]	; (8003874 <HAL_GPIO_Init+0x350>)
 80037d6:	693b      	ldr	r3, [r7, #16]
 80037d8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80037da:	4b26      	ldr	r3, [pc, #152]	; (8003874 <HAL_GPIO_Init+0x350>)
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	43db      	mvns	r3, r3
 80037e4:	693a      	ldr	r2, [r7, #16]
 80037e6:	4013      	ands	r3, r2
 80037e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d003      	beq.n	80037fe <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80037f6:	693a      	ldr	r2, [r7, #16]
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	4313      	orrs	r3, r2
 80037fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80037fe:	4a1d      	ldr	r2, [pc, #116]	; (8003874 <HAL_GPIO_Init+0x350>)
 8003800:	693b      	ldr	r3, [r7, #16]
 8003802:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003804:	4b1b      	ldr	r3, [pc, #108]	; (8003874 <HAL_GPIO_Init+0x350>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	43db      	mvns	r3, r3
 800380e:	693a      	ldr	r2, [r7, #16]
 8003810:	4013      	ands	r3, r2
 8003812:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800381c:	2b00      	cmp	r3, #0
 800381e:	d003      	beq.n	8003828 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003820:	693a      	ldr	r2, [r7, #16]
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	4313      	orrs	r3, r2
 8003826:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003828:	4a12      	ldr	r2, [pc, #72]	; (8003874 <HAL_GPIO_Init+0x350>)
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	3301      	adds	r3, #1
 8003832:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	fa22 f303 	lsr.w	r3, r2, r3
 800383e:	2b00      	cmp	r3, #0
 8003840:	f47f ae78 	bne.w	8003534 <HAL_GPIO_Init+0x10>
  }
}
 8003844:	bf00      	nop
 8003846:	bf00      	nop
 8003848:	371c      	adds	r7, #28
 800384a:	46bd      	mov	sp, r7
 800384c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003850:	4770      	bx	lr
 8003852:	bf00      	nop
 8003854:	40021000 	.word	0x40021000
 8003858:	40010000 	.word	0x40010000
 800385c:	48000400 	.word	0x48000400
 8003860:	48000800 	.word	0x48000800
 8003864:	48000c00 	.word	0x48000c00
 8003868:	48001000 	.word	0x48001000
 800386c:	48001400 	.word	0x48001400
 8003870:	48001800 	.word	0x48001800
 8003874:	40010400 	.word	0x40010400

08003878 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003878:	b480      	push	{r7}
 800387a:	b083      	sub	sp, #12
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
 8003880:	460b      	mov	r3, r1
 8003882:	807b      	strh	r3, [r7, #2]
 8003884:	4613      	mov	r3, r2
 8003886:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003888:	787b      	ldrb	r3, [r7, #1]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d003      	beq.n	8003896 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800388e:	887a      	ldrh	r2, [r7, #2]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003894:	e002      	b.n	800389c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003896:	887a      	ldrh	r2, [r7, #2]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800389c:	bf00      	nop
 800389e:	370c      	adds	r7, #12
 80038a0:	46bd      	mov	sp, r7
 80038a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a6:	4770      	bx	lr

080038a8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b082      	sub	sp, #8
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d101      	bne.n	80038ba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e08d      	b.n	80039d6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d106      	bne.n	80038d4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2200      	movs	r2, #0
 80038ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80038ce:	6878      	ldr	r0, [r7, #4]
 80038d0:	f7fe fcf8 	bl	80022c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2224      	movs	r2, #36	; 0x24
 80038d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f022 0201 	bic.w	r2, r2, #1
 80038ea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	685a      	ldr	r2, [r3, #4]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80038f8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	689a      	ldr	r2, [r3, #8]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003908:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	68db      	ldr	r3, [r3, #12]
 800390e:	2b01      	cmp	r3, #1
 8003910:	d107      	bne.n	8003922 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	689a      	ldr	r2, [r3, #8]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800391e:	609a      	str	r2, [r3, #8]
 8003920:	e006      	b.n	8003930 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	689a      	ldr	r2, [r3, #8]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800392e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	68db      	ldr	r3, [r3, #12]
 8003934:	2b02      	cmp	r3, #2
 8003936:	d108      	bne.n	800394a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	685a      	ldr	r2, [r3, #4]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003946:	605a      	str	r2, [r3, #4]
 8003948:	e007      	b.n	800395a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	685a      	ldr	r2, [r3, #4]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003958:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	687a      	ldr	r2, [r7, #4]
 8003962:	6812      	ldr	r2, [r2, #0]
 8003964:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003968:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800396c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	68da      	ldr	r2, [r3, #12]
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800397c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	691a      	ldr	r2, [r3, #16]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	695b      	ldr	r3, [r3, #20]
 8003986:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	699b      	ldr	r3, [r3, #24]
 800398e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	430a      	orrs	r2, r1
 8003996:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	69d9      	ldr	r1, [r3, #28]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6a1a      	ldr	r2, [r3, #32]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	430a      	orrs	r2, r1
 80039a6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f042 0201 	orr.w	r2, r2, #1
 80039b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2200      	movs	r2, #0
 80039bc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2220      	movs	r2, #32
 80039c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2200      	movs	r2, #0
 80039ca:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2200      	movs	r2, #0
 80039d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80039d4:	2300      	movs	r3, #0
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	3708      	adds	r7, #8
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}
	...

080039e0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b088      	sub	sp, #32
 80039e4:	af02      	add	r7, sp, #8
 80039e6:	60f8      	str	r0, [r7, #12]
 80039e8:	607a      	str	r2, [r7, #4]
 80039ea:	461a      	mov	r2, r3
 80039ec:	460b      	mov	r3, r1
 80039ee:	817b      	strh	r3, [r7, #10]
 80039f0:	4613      	mov	r3, r2
 80039f2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80039fa:	b2db      	uxtb	r3, r3
 80039fc:	2b20      	cmp	r3, #32
 80039fe:	f040 80fd 	bne.w	8003bfc <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003a08:	2b01      	cmp	r3, #1
 8003a0a:	d101      	bne.n	8003a10 <HAL_I2C_Master_Transmit+0x30>
 8003a0c:	2302      	movs	r3, #2
 8003a0e:	e0f6      	b.n	8003bfe <HAL_I2C_Master_Transmit+0x21e>
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2201      	movs	r2, #1
 8003a14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003a18:	f7ff f9cc 	bl	8002db4 <HAL_GetTick>
 8003a1c:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003a1e:	693b      	ldr	r3, [r7, #16]
 8003a20:	9300      	str	r3, [sp, #0]
 8003a22:	2319      	movs	r3, #25
 8003a24:	2201      	movs	r2, #1
 8003a26:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003a2a:	68f8      	ldr	r0, [r7, #12]
 8003a2c:	f000 fa0a 	bl	8003e44 <I2C_WaitOnFlagUntilTimeout>
 8003a30:	4603      	mov	r3, r0
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d001      	beq.n	8003a3a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e0e1      	b.n	8003bfe <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	2221      	movs	r2, #33	; 0x21
 8003a3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	2210      	movs	r2, #16
 8003a46:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	687a      	ldr	r2, [r7, #4]
 8003a54:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	893a      	ldrh	r2, [r7, #8]
 8003a5a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a66:	b29b      	uxth	r3, r3
 8003a68:	2bff      	cmp	r3, #255	; 0xff
 8003a6a:	d906      	bls.n	8003a7a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	22ff      	movs	r2, #255	; 0xff
 8003a70:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8003a72:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003a76:	617b      	str	r3, [r7, #20]
 8003a78:	e007      	b.n	8003a8a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a7e:	b29a      	uxth	r2, r3
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003a84:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003a88:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d024      	beq.n	8003adc <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a96:	781a      	ldrb	r2, [r3, #0]
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aa2:	1c5a      	adds	r2, r3, #1
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aac:	b29b      	uxth	r3, r3
 8003aae:	3b01      	subs	r3, #1
 8003ab0:	b29a      	uxth	r2, r3
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003aba:	3b01      	subs	r3, #1
 8003abc:	b29a      	uxth	r2, r3
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ac6:	b2db      	uxtb	r3, r3
 8003ac8:	3301      	adds	r3, #1
 8003aca:	b2da      	uxtb	r2, r3
 8003acc:	8979      	ldrh	r1, [r7, #10]
 8003ace:	4b4e      	ldr	r3, [pc, #312]	; (8003c08 <HAL_I2C_Master_Transmit+0x228>)
 8003ad0:	9300      	str	r3, [sp, #0]
 8003ad2:	697b      	ldr	r3, [r7, #20]
 8003ad4:	68f8      	ldr	r0, [r7, #12]
 8003ad6:	f000 fbf1 	bl	80042bc <I2C_TransferConfig>
 8003ada:	e066      	b.n	8003baa <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ae0:	b2da      	uxtb	r2, r3
 8003ae2:	8979      	ldrh	r1, [r7, #10]
 8003ae4:	4b48      	ldr	r3, [pc, #288]	; (8003c08 <HAL_I2C_Master_Transmit+0x228>)
 8003ae6:	9300      	str	r3, [sp, #0]
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	68f8      	ldr	r0, [r7, #12]
 8003aec:	f000 fbe6 	bl	80042bc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003af0:	e05b      	b.n	8003baa <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003af2:	693a      	ldr	r2, [r7, #16]
 8003af4:	6a39      	ldr	r1, [r7, #32]
 8003af6:	68f8      	ldr	r0, [r7, #12]
 8003af8:	f000 f9f3 	bl	8003ee2 <I2C_WaitOnTXISFlagUntilTimeout>
 8003afc:	4603      	mov	r3, r0
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d001      	beq.n	8003b06 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8003b02:	2301      	movs	r3, #1
 8003b04:	e07b      	b.n	8003bfe <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b0a:	781a      	ldrb	r2, [r3, #0]
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b16:	1c5a      	adds	r2, r3, #1
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b20:	b29b      	uxth	r3, r3
 8003b22:	3b01      	subs	r3, #1
 8003b24:	b29a      	uxth	r2, r3
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b2e:	3b01      	subs	r3, #1
 8003b30:	b29a      	uxth	r2, r3
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b3a:	b29b      	uxth	r3, r3
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d034      	beq.n	8003baa <HAL_I2C_Master_Transmit+0x1ca>
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d130      	bne.n	8003baa <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003b48:	693b      	ldr	r3, [r7, #16]
 8003b4a:	9300      	str	r3, [sp, #0]
 8003b4c:	6a3b      	ldr	r3, [r7, #32]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	2180      	movs	r1, #128	; 0x80
 8003b52:	68f8      	ldr	r0, [r7, #12]
 8003b54:	f000 f976 	bl	8003e44 <I2C_WaitOnFlagUntilTimeout>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d001      	beq.n	8003b62 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e04d      	b.n	8003bfe <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b66:	b29b      	uxth	r3, r3
 8003b68:	2bff      	cmp	r3, #255	; 0xff
 8003b6a:	d90e      	bls.n	8003b8a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	22ff      	movs	r2, #255	; 0xff
 8003b70:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b76:	b2da      	uxtb	r2, r3
 8003b78:	8979      	ldrh	r1, [r7, #10]
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	9300      	str	r3, [sp, #0]
 8003b7e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003b82:	68f8      	ldr	r0, [r7, #12]
 8003b84:	f000 fb9a 	bl	80042bc <I2C_TransferConfig>
 8003b88:	e00f      	b.n	8003baa <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b8e:	b29a      	uxth	r2, r3
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b98:	b2da      	uxtb	r2, r3
 8003b9a:	8979      	ldrh	r1, [r7, #10]
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	9300      	str	r3, [sp, #0]
 8003ba0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003ba4:	68f8      	ldr	r0, [r7, #12]
 8003ba6:	f000 fb89 	bl	80042bc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bae:	b29b      	uxth	r3, r3
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d19e      	bne.n	8003af2 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bb4:	693a      	ldr	r2, [r7, #16]
 8003bb6:	6a39      	ldr	r1, [r7, #32]
 8003bb8:	68f8      	ldr	r0, [r7, #12]
 8003bba:	f000 f9d9 	bl	8003f70 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d001      	beq.n	8003bc8 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	e01a      	b.n	8003bfe <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	2220      	movs	r2, #32
 8003bce:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	6859      	ldr	r1, [r3, #4]
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681a      	ldr	r2, [r3, #0]
 8003bda:	4b0c      	ldr	r3, [pc, #48]	; (8003c0c <HAL_I2C_Master_Transmit+0x22c>)
 8003bdc:	400b      	ands	r3, r1
 8003bde:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	2220      	movs	r2, #32
 8003be4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2200      	movs	r2, #0
 8003bec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	e000      	b.n	8003bfe <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8003bfc:	2302      	movs	r3, #2
  }
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3718      	adds	r7, #24
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}
 8003c06:	bf00      	nop
 8003c08:	80002000 	.word	0x80002000
 8003c0c:	fe00e800 	.word	0xfe00e800

08003c10 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b088      	sub	sp, #32
 8003c14:	af02      	add	r7, sp, #8
 8003c16:	60f8      	str	r0, [r7, #12]
 8003c18:	607a      	str	r2, [r7, #4]
 8003c1a:	461a      	mov	r2, r3
 8003c1c:	460b      	mov	r3, r1
 8003c1e:	817b      	strh	r3, [r7, #10]
 8003c20:	4613      	mov	r3, r2
 8003c22:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c2a:	b2db      	uxtb	r3, r3
 8003c2c:	2b20      	cmp	r3, #32
 8003c2e:	f040 80db 	bne.w	8003de8 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003c38:	2b01      	cmp	r3, #1
 8003c3a:	d101      	bne.n	8003c40 <HAL_I2C_Master_Receive+0x30>
 8003c3c:	2302      	movs	r3, #2
 8003c3e:	e0d4      	b.n	8003dea <HAL_I2C_Master_Receive+0x1da>
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	2201      	movs	r2, #1
 8003c44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003c48:	f7ff f8b4 	bl	8002db4 <HAL_GetTick>
 8003c4c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003c4e:	697b      	ldr	r3, [r7, #20]
 8003c50:	9300      	str	r3, [sp, #0]
 8003c52:	2319      	movs	r3, #25
 8003c54:	2201      	movs	r2, #1
 8003c56:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003c5a:	68f8      	ldr	r0, [r7, #12]
 8003c5c:	f000 f8f2 	bl	8003e44 <I2C_WaitOnFlagUntilTimeout>
 8003c60:	4603      	mov	r3, r0
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d001      	beq.n	8003c6a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
 8003c68:	e0bf      	b.n	8003dea <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2222      	movs	r2, #34	; 0x22
 8003c6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2210      	movs	r2, #16
 8003c76:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	687a      	ldr	r2, [r7, #4]
 8003c84:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	893a      	ldrh	r2, [r7, #8]
 8003c8a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c96:	b29b      	uxth	r3, r3
 8003c98:	2bff      	cmp	r3, #255	; 0xff
 8003c9a:	d90e      	bls.n	8003cba <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	22ff      	movs	r2, #255	; 0xff
 8003ca0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ca6:	b2da      	uxtb	r2, r3
 8003ca8:	8979      	ldrh	r1, [r7, #10]
 8003caa:	4b52      	ldr	r3, [pc, #328]	; (8003df4 <HAL_I2C_Master_Receive+0x1e4>)
 8003cac:	9300      	str	r3, [sp, #0]
 8003cae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003cb2:	68f8      	ldr	r0, [r7, #12]
 8003cb4:	f000 fb02 	bl	80042bc <I2C_TransferConfig>
 8003cb8:	e06d      	b.n	8003d96 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cbe:	b29a      	uxth	r2, r3
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cc8:	b2da      	uxtb	r2, r3
 8003cca:	8979      	ldrh	r1, [r7, #10]
 8003ccc:	4b49      	ldr	r3, [pc, #292]	; (8003df4 <HAL_I2C_Master_Receive+0x1e4>)
 8003cce:	9300      	str	r3, [sp, #0]
 8003cd0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003cd4:	68f8      	ldr	r0, [r7, #12]
 8003cd6:	f000 faf1 	bl	80042bc <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8003cda:	e05c      	b.n	8003d96 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cdc:	697a      	ldr	r2, [r7, #20]
 8003cde:	6a39      	ldr	r1, [r7, #32]
 8003ce0:	68f8      	ldr	r0, [r7, #12]
 8003ce2:	f000 f989 	bl	8003ff8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d001      	beq.n	8003cf0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	e07c      	b.n	8003dea <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cfa:	b2d2      	uxtb	r2, r2
 8003cfc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d02:	1c5a      	adds	r2, r3, #1
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d0c:	3b01      	subs	r3, #1
 8003d0e:	b29a      	uxth	r2, r3
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d18:	b29b      	uxth	r3, r3
 8003d1a:	3b01      	subs	r3, #1
 8003d1c:	b29a      	uxth	r2, r3
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d26:	b29b      	uxth	r3, r3
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d034      	beq.n	8003d96 <HAL_I2C_Master_Receive+0x186>
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d130      	bne.n	8003d96 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	9300      	str	r3, [sp, #0]
 8003d38:	6a3b      	ldr	r3, [r7, #32]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	2180      	movs	r1, #128	; 0x80
 8003d3e:	68f8      	ldr	r0, [r7, #12]
 8003d40:	f000 f880 	bl	8003e44 <I2C_WaitOnFlagUntilTimeout>
 8003d44:	4603      	mov	r3, r0
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d001      	beq.n	8003d4e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e04d      	b.n	8003dea <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d52:	b29b      	uxth	r3, r3
 8003d54:	2bff      	cmp	r3, #255	; 0xff
 8003d56:	d90e      	bls.n	8003d76 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	22ff      	movs	r2, #255	; 0xff
 8003d5c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d62:	b2da      	uxtb	r2, r3
 8003d64:	8979      	ldrh	r1, [r7, #10]
 8003d66:	2300      	movs	r3, #0
 8003d68:	9300      	str	r3, [sp, #0]
 8003d6a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003d6e:	68f8      	ldr	r0, [r7, #12]
 8003d70:	f000 faa4 	bl	80042bc <I2C_TransferConfig>
 8003d74:	e00f      	b.n	8003d96 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d7a:	b29a      	uxth	r2, r3
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d84:	b2da      	uxtb	r2, r3
 8003d86:	8979      	ldrh	r1, [r7, #10]
 8003d88:	2300      	movs	r3, #0
 8003d8a:	9300      	str	r3, [sp, #0]
 8003d8c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003d90:	68f8      	ldr	r0, [r7, #12]
 8003d92:	f000 fa93 	bl	80042bc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d9a:	b29b      	uxth	r3, r3
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d19d      	bne.n	8003cdc <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003da0:	697a      	ldr	r2, [r7, #20]
 8003da2:	6a39      	ldr	r1, [r7, #32]
 8003da4:	68f8      	ldr	r0, [r7, #12]
 8003da6:	f000 f8e3 	bl	8003f70 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003daa:	4603      	mov	r3, r0
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d001      	beq.n	8003db4 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8003db0:	2301      	movs	r3, #1
 8003db2:	e01a      	b.n	8003dea <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	2220      	movs	r2, #32
 8003dba:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	6859      	ldr	r1, [r3, #4]
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681a      	ldr	r2, [r3, #0]
 8003dc6:	4b0c      	ldr	r3, [pc, #48]	; (8003df8 <HAL_I2C_Master_Receive+0x1e8>)
 8003dc8:	400b      	ands	r3, r1
 8003dca:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	2220      	movs	r2, #32
 8003dd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2200      	movs	r2, #0
 8003de0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003de4:	2300      	movs	r3, #0
 8003de6:	e000      	b.n	8003dea <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8003de8:	2302      	movs	r3, #2
  }
}
 8003dea:	4618      	mov	r0, r3
 8003dec:	3718      	adds	r7, #24
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bd80      	pop	{r7, pc}
 8003df2:	bf00      	nop
 8003df4:	80002400 	.word	0x80002400
 8003df8:	fe00e800 	.word	0xfe00e800

08003dfc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b083      	sub	sp, #12
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	699b      	ldr	r3, [r3, #24]
 8003e0a:	f003 0302 	and.w	r3, r3, #2
 8003e0e:	2b02      	cmp	r3, #2
 8003e10:	d103      	bne.n	8003e1a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	2200      	movs	r2, #0
 8003e18:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	699b      	ldr	r3, [r3, #24]
 8003e20:	f003 0301 	and.w	r3, r3, #1
 8003e24:	2b01      	cmp	r3, #1
 8003e26:	d007      	beq.n	8003e38 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	699a      	ldr	r2, [r3, #24]
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f042 0201 	orr.w	r2, r2, #1
 8003e36:	619a      	str	r2, [r3, #24]
  }
}
 8003e38:	bf00      	nop
 8003e3a:	370c      	adds	r7, #12
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e42:	4770      	bx	lr

08003e44 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b084      	sub	sp, #16
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	60f8      	str	r0, [r7, #12]
 8003e4c:	60b9      	str	r1, [r7, #8]
 8003e4e:	603b      	str	r3, [r7, #0]
 8003e50:	4613      	mov	r3, r2
 8003e52:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e54:	e031      	b.n	8003eba <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e5c:	d02d      	beq.n	8003eba <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e5e:	f7fe ffa9 	bl	8002db4 <HAL_GetTick>
 8003e62:	4602      	mov	r2, r0
 8003e64:	69bb      	ldr	r3, [r7, #24]
 8003e66:	1ad3      	subs	r3, r2, r3
 8003e68:	683a      	ldr	r2, [r7, #0]
 8003e6a:	429a      	cmp	r2, r3
 8003e6c:	d302      	bcc.n	8003e74 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d122      	bne.n	8003eba <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	699a      	ldr	r2, [r3, #24]
 8003e7a:	68bb      	ldr	r3, [r7, #8]
 8003e7c:	4013      	ands	r3, r2
 8003e7e:	68ba      	ldr	r2, [r7, #8]
 8003e80:	429a      	cmp	r2, r3
 8003e82:	bf0c      	ite	eq
 8003e84:	2301      	moveq	r3, #1
 8003e86:	2300      	movne	r3, #0
 8003e88:	b2db      	uxtb	r3, r3
 8003e8a:	461a      	mov	r2, r3
 8003e8c:	79fb      	ldrb	r3, [r7, #7]
 8003e8e:	429a      	cmp	r2, r3
 8003e90:	d113      	bne.n	8003eba <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e96:	f043 0220 	orr.w	r2, r3, #32
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	2220      	movs	r2, #32
 8003ea2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	e00f      	b.n	8003eda <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	699a      	ldr	r2, [r3, #24]
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	4013      	ands	r3, r2
 8003ec4:	68ba      	ldr	r2, [r7, #8]
 8003ec6:	429a      	cmp	r2, r3
 8003ec8:	bf0c      	ite	eq
 8003eca:	2301      	moveq	r3, #1
 8003ecc:	2300      	movne	r3, #0
 8003ece:	b2db      	uxtb	r3, r3
 8003ed0:	461a      	mov	r2, r3
 8003ed2:	79fb      	ldrb	r3, [r7, #7]
 8003ed4:	429a      	cmp	r2, r3
 8003ed6:	d0be      	beq.n	8003e56 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ed8:	2300      	movs	r3, #0
}
 8003eda:	4618      	mov	r0, r3
 8003edc:	3710      	adds	r7, #16
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	bd80      	pop	{r7, pc}

08003ee2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003ee2:	b580      	push	{r7, lr}
 8003ee4:	b084      	sub	sp, #16
 8003ee6:	af00      	add	r7, sp, #0
 8003ee8:	60f8      	str	r0, [r7, #12]
 8003eea:	60b9      	str	r1, [r7, #8]
 8003eec:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003eee:	e033      	b.n	8003f58 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ef0:	687a      	ldr	r2, [r7, #4]
 8003ef2:	68b9      	ldr	r1, [r7, #8]
 8003ef4:	68f8      	ldr	r0, [r7, #12]
 8003ef6:	f000 f901 	bl	80040fc <I2C_IsErrorOccurred>
 8003efa:	4603      	mov	r3, r0
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d001      	beq.n	8003f04 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	e031      	b.n	8003f68 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f0a:	d025      	beq.n	8003f58 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f0c:	f7fe ff52 	bl	8002db4 <HAL_GetTick>
 8003f10:	4602      	mov	r2, r0
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	1ad3      	subs	r3, r2, r3
 8003f16:	68ba      	ldr	r2, [r7, #8]
 8003f18:	429a      	cmp	r2, r3
 8003f1a:	d302      	bcc.n	8003f22 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d11a      	bne.n	8003f58 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	699b      	ldr	r3, [r3, #24]
 8003f28:	f003 0302 	and.w	r3, r3, #2
 8003f2c:	2b02      	cmp	r3, #2
 8003f2e:	d013      	beq.n	8003f58 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f34:	f043 0220 	orr.w	r2, r3, #32
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	2220      	movs	r2, #32
 8003f40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	2200      	movs	r2, #0
 8003f48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003f54:	2301      	movs	r3, #1
 8003f56:	e007      	b.n	8003f68 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	699b      	ldr	r3, [r3, #24]
 8003f5e:	f003 0302 	and.w	r3, r3, #2
 8003f62:	2b02      	cmp	r3, #2
 8003f64:	d1c4      	bne.n	8003ef0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003f66:	2300      	movs	r3, #0
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	3710      	adds	r7, #16
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bd80      	pop	{r7, pc}

08003f70 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b084      	sub	sp, #16
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	60f8      	str	r0, [r7, #12]
 8003f78:	60b9      	str	r1, [r7, #8]
 8003f7a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003f7c:	e02f      	b.n	8003fde <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f7e:	687a      	ldr	r2, [r7, #4]
 8003f80:	68b9      	ldr	r1, [r7, #8]
 8003f82:	68f8      	ldr	r0, [r7, #12]
 8003f84:	f000 f8ba 	bl	80040fc <I2C_IsErrorOccurred>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d001      	beq.n	8003f92 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e02d      	b.n	8003fee <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f92:	f7fe ff0f 	bl	8002db4 <HAL_GetTick>
 8003f96:	4602      	mov	r2, r0
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	1ad3      	subs	r3, r2, r3
 8003f9c:	68ba      	ldr	r2, [r7, #8]
 8003f9e:	429a      	cmp	r2, r3
 8003fa0:	d302      	bcc.n	8003fa8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d11a      	bne.n	8003fde <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	699b      	ldr	r3, [r3, #24]
 8003fae:	f003 0320 	and.w	r3, r3, #32
 8003fb2:	2b20      	cmp	r3, #32
 8003fb4:	d013      	beq.n	8003fde <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fba:	f043 0220 	orr.w	r2, r3, #32
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	2220      	movs	r2, #32
 8003fc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e007      	b.n	8003fee <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	699b      	ldr	r3, [r3, #24]
 8003fe4:	f003 0320 	and.w	r3, r3, #32
 8003fe8:	2b20      	cmp	r3, #32
 8003fea:	d1c8      	bne.n	8003f7e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003fec:	2300      	movs	r3, #0
}
 8003fee:	4618      	mov	r0, r3
 8003ff0:	3710      	adds	r7, #16
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	bd80      	pop	{r7, pc}
	...

08003ff8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b084      	sub	sp, #16
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	60f8      	str	r0, [r7, #12]
 8004000:	60b9      	str	r1, [r7, #8]
 8004002:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004004:	e06b      	b.n	80040de <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004006:	687a      	ldr	r2, [r7, #4]
 8004008:	68b9      	ldr	r1, [r7, #8]
 800400a:	68f8      	ldr	r0, [r7, #12]
 800400c:	f000 f876 	bl	80040fc <I2C_IsErrorOccurred>
 8004010:	4603      	mov	r3, r0
 8004012:	2b00      	cmp	r3, #0
 8004014:	d001      	beq.n	800401a <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e069      	b.n	80040ee <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	699b      	ldr	r3, [r3, #24]
 8004020:	f003 0320 	and.w	r3, r3, #32
 8004024:	2b20      	cmp	r3, #32
 8004026:	d138      	bne.n	800409a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	699b      	ldr	r3, [r3, #24]
 800402e:	f003 0304 	and.w	r3, r3, #4
 8004032:	2b04      	cmp	r3, #4
 8004034:	d105      	bne.n	8004042 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800403a:	2b00      	cmp	r3, #0
 800403c:	d001      	beq.n	8004042 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800403e:	2300      	movs	r3, #0
 8004040:	e055      	b.n	80040ee <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	699b      	ldr	r3, [r3, #24]
 8004048:	f003 0310 	and.w	r3, r3, #16
 800404c:	2b10      	cmp	r3, #16
 800404e:	d107      	bne.n	8004060 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	2210      	movs	r2, #16
 8004056:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2204      	movs	r2, #4
 800405c:	645a      	str	r2, [r3, #68]	; 0x44
 800405e:	e002      	b.n	8004066 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2200      	movs	r2, #0
 8004064:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	2220      	movs	r2, #32
 800406c:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	6859      	ldr	r1, [r3, #4]
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681a      	ldr	r2, [r3, #0]
 8004078:	4b1f      	ldr	r3, [pc, #124]	; (80040f8 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 800407a:	400b      	ands	r3, r1
 800407c:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2220      	movs	r2, #32
 8004082:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	2200      	movs	r2, #0
 800408a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2200      	movs	r2, #0
 8004092:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e029      	b.n	80040ee <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800409a:	f7fe fe8b 	bl	8002db4 <HAL_GetTick>
 800409e:	4602      	mov	r2, r0
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	1ad3      	subs	r3, r2, r3
 80040a4:	68ba      	ldr	r2, [r7, #8]
 80040a6:	429a      	cmp	r2, r3
 80040a8:	d302      	bcc.n	80040b0 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 80040aa:	68bb      	ldr	r3, [r7, #8]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d116      	bne.n	80040de <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	699b      	ldr	r3, [r3, #24]
 80040b6:	f003 0304 	and.w	r3, r3, #4
 80040ba:	2b04      	cmp	r3, #4
 80040bc:	d00f      	beq.n	80040de <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040c2:	f043 0220 	orr.w	r2, r3, #32
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	2220      	movs	r2, #32
 80040ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	2200      	movs	r2, #0
 80040d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	e007      	b.n	80040ee <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	699b      	ldr	r3, [r3, #24]
 80040e4:	f003 0304 	and.w	r3, r3, #4
 80040e8:	2b04      	cmp	r3, #4
 80040ea:	d18c      	bne.n	8004006 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80040ec:	2300      	movs	r3, #0
}
 80040ee:	4618      	mov	r0, r3
 80040f0:	3710      	adds	r7, #16
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}
 80040f6:	bf00      	nop
 80040f8:	fe00e800 	.word	0xfe00e800

080040fc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b08a      	sub	sp, #40	; 0x28
 8004100:	af00      	add	r7, sp, #0
 8004102:	60f8      	str	r0, [r7, #12]
 8004104:	60b9      	str	r1, [r7, #8]
 8004106:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004108:	2300      	movs	r3, #0
 800410a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	699b      	ldr	r3, [r3, #24]
 8004114:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004116:	2300      	movs	r3, #0
 8004118:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800411e:	69bb      	ldr	r3, [r7, #24]
 8004120:	f003 0310 	and.w	r3, r3, #16
 8004124:	2b00      	cmp	r3, #0
 8004126:	d068      	beq.n	80041fa <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	2210      	movs	r2, #16
 800412e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004130:	e049      	b.n	80041c6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004138:	d045      	beq.n	80041c6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800413a:	f7fe fe3b 	bl	8002db4 <HAL_GetTick>
 800413e:	4602      	mov	r2, r0
 8004140:	69fb      	ldr	r3, [r7, #28]
 8004142:	1ad3      	subs	r3, r2, r3
 8004144:	68ba      	ldr	r2, [r7, #8]
 8004146:	429a      	cmp	r2, r3
 8004148:	d302      	bcc.n	8004150 <I2C_IsErrorOccurred+0x54>
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d13a      	bne.n	80041c6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800415a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004162:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	699b      	ldr	r3, [r3, #24]
 800416a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800416e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004172:	d121      	bne.n	80041b8 <I2C_IsErrorOccurred+0xbc>
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800417a:	d01d      	beq.n	80041b8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800417c:	7cfb      	ldrb	r3, [r7, #19]
 800417e:	2b20      	cmp	r3, #32
 8004180:	d01a      	beq.n	80041b8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	685a      	ldr	r2, [r3, #4]
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004190:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004192:	f7fe fe0f 	bl	8002db4 <HAL_GetTick>
 8004196:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004198:	e00e      	b.n	80041b8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800419a:	f7fe fe0b 	bl	8002db4 <HAL_GetTick>
 800419e:	4602      	mov	r2, r0
 80041a0:	69fb      	ldr	r3, [r7, #28]
 80041a2:	1ad3      	subs	r3, r2, r3
 80041a4:	2b19      	cmp	r3, #25
 80041a6:	d907      	bls.n	80041b8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80041a8:	6a3b      	ldr	r3, [r7, #32]
 80041aa:	f043 0320 	orr.w	r3, r3, #32
 80041ae:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80041b0:	2301      	movs	r3, #1
 80041b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 80041b6:	e006      	b.n	80041c6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	699b      	ldr	r3, [r3, #24]
 80041be:	f003 0320 	and.w	r3, r3, #32
 80041c2:	2b20      	cmp	r3, #32
 80041c4:	d1e9      	bne.n	800419a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	699b      	ldr	r3, [r3, #24]
 80041cc:	f003 0320 	and.w	r3, r3, #32
 80041d0:	2b20      	cmp	r3, #32
 80041d2:	d003      	beq.n	80041dc <I2C_IsErrorOccurred+0xe0>
 80041d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d0aa      	beq.n	8004132 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80041dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d103      	bne.n	80041ec <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	2220      	movs	r2, #32
 80041ea:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80041ec:	6a3b      	ldr	r3, [r7, #32]
 80041ee:	f043 0304 	orr.w	r3, r3, #4
 80041f2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80041f4:	2301      	movs	r3, #1
 80041f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	699b      	ldr	r3, [r3, #24]
 8004200:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004202:	69bb      	ldr	r3, [r7, #24]
 8004204:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004208:	2b00      	cmp	r3, #0
 800420a:	d00b      	beq.n	8004224 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800420c:	6a3b      	ldr	r3, [r7, #32]
 800420e:	f043 0301 	orr.w	r3, r3, #1
 8004212:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f44f 7280 	mov.w	r2, #256	; 0x100
 800421c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004224:	69bb      	ldr	r3, [r7, #24]
 8004226:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800422a:	2b00      	cmp	r3, #0
 800422c:	d00b      	beq.n	8004246 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800422e:	6a3b      	ldr	r3, [r7, #32]
 8004230:	f043 0308 	orr.w	r3, r3, #8
 8004234:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800423e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004240:	2301      	movs	r3, #1
 8004242:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004246:	69bb      	ldr	r3, [r7, #24]
 8004248:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800424c:	2b00      	cmp	r3, #0
 800424e:	d00b      	beq.n	8004268 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004250:	6a3b      	ldr	r3, [r7, #32]
 8004252:	f043 0302 	orr.w	r3, r3, #2
 8004256:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004260:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004262:	2301      	movs	r3, #1
 8004264:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004268:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800426c:	2b00      	cmp	r3, #0
 800426e:	d01c      	beq.n	80042aa <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004270:	68f8      	ldr	r0, [r7, #12]
 8004272:	f7ff fdc3 	bl	8003dfc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	6859      	ldr	r1, [r3, #4]
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681a      	ldr	r2, [r3, #0]
 8004280:	4b0d      	ldr	r3, [pc, #52]	; (80042b8 <I2C_IsErrorOccurred+0x1bc>)
 8004282:	400b      	ands	r3, r1
 8004284:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800428a:	6a3b      	ldr	r3, [r7, #32]
 800428c:	431a      	orrs	r2, r3
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2220      	movs	r2, #32
 8004296:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	2200      	movs	r2, #0
 800429e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2200      	movs	r2, #0
 80042a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80042aa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80042ae:	4618      	mov	r0, r3
 80042b0:	3728      	adds	r7, #40	; 0x28
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}
 80042b6:	bf00      	nop
 80042b8:	fe00e800 	.word	0xfe00e800

080042bc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80042bc:	b480      	push	{r7}
 80042be:	b087      	sub	sp, #28
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	60f8      	str	r0, [r7, #12]
 80042c4:	607b      	str	r3, [r7, #4]
 80042c6:	460b      	mov	r3, r1
 80042c8:	817b      	strh	r3, [r7, #10]
 80042ca:	4613      	mov	r3, r2
 80042cc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80042ce:	897b      	ldrh	r3, [r7, #10]
 80042d0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80042d4:	7a7b      	ldrb	r3, [r7, #9]
 80042d6:	041b      	lsls	r3, r3, #16
 80042d8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80042dc:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80042e2:	6a3b      	ldr	r3, [r7, #32]
 80042e4:	4313      	orrs	r3, r2
 80042e6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80042ea:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	685a      	ldr	r2, [r3, #4]
 80042f2:	6a3b      	ldr	r3, [r7, #32]
 80042f4:	0d5b      	lsrs	r3, r3, #21
 80042f6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80042fa:	4b08      	ldr	r3, [pc, #32]	; (800431c <I2C_TransferConfig+0x60>)
 80042fc:	430b      	orrs	r3, r1
 80042fe:	43db      	mvns	r3, r3
 8004300:	ea02 0103 	and.w	r1, r2, r3
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	697a      	ldr	r2, [r7, #20]
 800430a:	430a      	orrs	r2, r1
 800430c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800430e:	bf00      	nop
 8004310:	371c      	adds	r7, #28
 8004312:	46bd      	mov	sp, r7
 8004314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004318:	4770      	bx	lr
 800431a:	bf00      	nop
 800431c:	03ff63ff 	.word	0x03ff63ff

08004320 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004320:	b480      	push	{r7}
 8004322:	b083      	sub	sp, #12
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
 8004328:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004330:	b2db      	uxtb	r3, r3
 8004332:	2b20      	cmp	r3, #32
 8004334:	d138      	bne.n	80043a8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800433c:	2b01      	cmp	r3, #1
 800433e:	d101      	bne.n	8004344 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004340:	2302      	movs	r3, #2
 8004342:	e032      	b.n	80043aa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2201      	movs	r2, #1
 8004348:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2224      	movs	r2, #36	; 0x24
 8004350:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	681a      	ldr	r2, [r3, #0]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f022 0201 	bic.w	r2, r2, #1
 8004362:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	681a      	ldr	r2, [r3, #0]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004372:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	6819      	ldr	r1, [r3, #0]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	683a      	ldr	r2, [r7, #0]
 8004380:	430a      	orrs	r2, r1
 8004382:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	681a      	ldr	r2, [r3, #0]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f042 0201 	orr.w	r2, r2, #1
 8004392:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2220      	movs	r2, #32
 8004398:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2200      	movs	r2, #0
 80043a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80043a4:	2300      	movs	r3, #0
 80043a6:	e000      	b.n	80043aa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80043a8:	2302      	movs	r3, #2
  }
}
 80043aa:	4618      	mov	r0, r3
 80043ac:	370c      	adds	r7, #12
 80043ae:	46bd      	mov	sp, r7
 80043b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b4:	4770      	bx	lr

080043b6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80043b6:	b480      	push	{r7}
 80043b8:	b085      	sub	sp, #20
 80043ba:	af00      	add	r7, sp, #0
 80043bc:	6078      	str	r0, [r7, #4]
 80043be:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80043c6:	b2db      	uxtb	r3, r3
 80043c8:	2b20      	cmp	r3, #32
 80043ca:	d139      	bne.n	8004440 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80043d2:	2b01      	cmp	r3, #1
 80043d4:	d101      	bne.n	80043da <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80043d6:	2302      	movs	r3, #2
 80043d8:	e033      	b.n	8004442 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2201      	movs	r2, #1
 80043de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2224      	movs	r2, #36	; 0x24
 80043e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	681a      	ldr	r2, [r3, #0]
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f022 0201 	bic.w	r2, r2, #1
 80043f8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004408:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	021b      	lsls	r3, r3, #8
 800440e:	68fa      	ldr	r2, [r7, #12]
 8004410:	4313      	orrs	r3, r2
 8004412:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	68fa      	ldr	r2, [r7, #12]
 800441a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	681a      	ldr	r2, [r3, #0]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f042 0201 	orr.w	r2, r2, #1
 800442a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2220      	movs	r2, #32
 8004430:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2200      	movs	r2, #0
 8004438:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800443c:	2300      	movs	r3, #0
 800443e:	e000      	b.n	8004442 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004440:	2302      	movs	r3, #2
  }
}
 8004442:	4618      	mov	r0, r3
 8004444:	3714      	adds	r7, #20
 8004446:	46bd      	mov	sp, r7
 8004448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444c:	4770      	bx	lr
	...

08004450 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004450:	b480      	push	{r7}
 8004452:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004454:	4b04      	ldr	r3, [pc, #16]	; (8004468 <HAL_PWREx_GetVoltageRange+0x18>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800445c:	4618      	mov	r0, r3
 800445e:	46bd      	mov	sp, r7
 8004460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004464:	4770      	bx	lr
 8004466:	bf00      	nop
 8004468:	40007000 	.word	0x40007000

0800446c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800446c:	b480      	push	{r7}
 800446e:	b085      	sub	sp, #20
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800447a:	d130      	bne.n	80044de <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800447c:	4b23      	ldr	r3, [pc, #140]	; (800450c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004484:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004488:	d038      	beq.n	80044fc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800448a:	4b20      	ldr	r3, [pc, #128]	; (800450c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004492:	4a1e      	ldr	r2, [pc, #120]	; (800450c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004494:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004498:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800449a:	4b1d      	ldr	r3, [pc, #116]	; (8004510 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	2232      	movs	r2, #50	; 0x32
 80044a0:	fb02 f303 	mul.w	r3, r2, r3
 80044a4:	4a1b      	ldr	r2, [pc, #108]	; (8004514 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80044a6:	fba2 2303 	umull	r2, r3, r2, r3
 80044aa:	0c9b      	lsrs	r3, r3, #18
 80044ac:	3301      	adds	r3, #1
 80044ae:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80044b0:	e002      	b.n	80044b8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	3b01      	subs	r3, #1
 80044b6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80044b8:	4b14      	ldr	r3, [pc, #80]	; (800450c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044ba:	695b      	ldr	r3, [r3, #20]
 80044bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044c4:	d102      	bne.n	80044cc <HAL_PWREx_ControlVoltageScaling+0x60>
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d1f2      	bne.n	80044b2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80044cc:	4b0f      	ldr	r3, [pc, #60]	; (800450c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044ce:	695b      	ldr	r3, [r3, #20]
 80044d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044d8:	d110      	bne.n	80044fc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80044da:	2303      	movs	r3, #3
 80044dc:	e00f      	b.n	80044fe <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80044de:	4b0b      	ldr	r3, [pc, #44]	; (800450c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80044e6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044ea:	d007      	beq.n	80044fc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80044ec:	4b07      	ldr	r3, [pc, #28]	; (800450c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80044f4:	4a05      	ldr	r2, [pc, #20]	; (800450c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80044fa:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80044fc:	2300      	movs	r3, #0
}
 80044fe:	4618      	mov	r0, r3
 8004500:	3714      	adds	r7, #20
 8004502:	46bd      	mov	sp, r7
 8004504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004508:	4770      	bx	lr
 800450a:	bf00      	nop
 800450c:	40007000 	.word	0x40007000
 8004510:	2000001c 	.word	0x2000001c
 8004514:	431bde83 	.word	0x431bde83

08004518 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b088      	sub	sp, #32
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d101      	bne.n	800452a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	e3ca      	b.n	8004cc0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800452a:	4b97      	ldr	r3, [pc, #604]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 800452c:	689b      	ldr	r3, [r3, #8]
 800452e:	f003 030c 	and.w	r3, r3, #12
 8004532:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004534:	4b94      	ldr	r3, [pc, #592]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 8004536:	68db      	ldr	r3, [r3, #12]
 8004538:	f003 0303 	and.w	r3, r3, #3
 800453c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f003 0310 	and.w	r3, r3, #16
 8004546:	2b00      	cmp	r3, #0
 8004548:	f000 80e4 	beq.w	8004714 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800454c:	69bb      	ldr	r3, [r7, #24]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d007      	beq.n	8004562 <HAL_RCC_OscConfig+0x4a>
 8004552:	69bb      	ldr	r3, [r7, #24]
 8004554:	2b0c      	cmp	r3, #12
 8004556:	f040 808b 	bne.w	8004670 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	2b01      	cmp	r3, #1
 800455e:	f040 8087 	bne.w	8004670 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004562:	4b89      	ldr	r3, [pc, #548]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f003 0302 	and.w	r3, r3, #2
 800456a:	2b00      	cmp	r3, #0
 800456c:	d005      	beq.n	800457a <HAL_RCC_OscConfig+0x62>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	699b      	ldr	r3, [r3, #24]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d101      	bne.n	800457a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	e3a2      	b.n	8004cc0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6a1a      	ldr	r2, [r3, #32]
 800457e:	4b82      	ldr	r3, [pc, #520]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f003 0308 	and.w	r3, r3, #8
 8004586:	2b00      	cmp	r3, #0
 8004588:	d004      	beq.n	8004594 <HAL_RCC_OscConfig+0x7c>
 800458a:	4b7f      	ldr	r3, [pc, #508]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004592:	e005      	b.n	80045a0 <HAL_RCC_OscConfig+0x88>
 8004594:	4b7c      	ldr	r3, [pc, #496]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 8004596:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800459a:	091b      	lsrs	r3, r3, #4
 800459c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d223      	bcs.n	80045ec <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6a1b      	ldr	r3, [r3, #32]
 80045a8:	4618      	mov	r0, r3
 80045aa:	f000 fd55 	bl	8005058 <RCC_SetFlashLatencyFromMSIRange>
 80045ae:	4603      	mov	r3, r0
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d001      	beq.n	80045b8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80045b4:	2301      	movs	r3, #1
 80045b6:	e383      	b.n	8004cc0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80045b8:	4b73      	ldr	r3, [pc, #460]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a72      	ldr	r2, [pc, #456]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 80045be:	f043 0308 	orr.w	r3, r3, #8
 80045c2:	6013      	str	r3, [r2, #0]
 80045c4:	4b70      	ldr	r3, [pc, #448]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6a1b      	ldr	r3, [r3, #32]
 80045d0:	496d      	ldr	r1, [pc, #436]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 80045d2:	4313      	orrs	r3, r2
 80045d4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80045d6:	4b6c      	ldr	r3, [pc, #432]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	69db      	ldr	r3, [r3, #28]
 80045e2:	021b      	lsls	r3, r3, #8
 80045e4:	4968      	ldr	r1, [pc, #416]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 80045e6:	4313      	orrs	r3, r2
 80045e8:	604b      	str	r3, [r1, #4]
 80045ea:	e025      	b.n	8004638 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80045ec:	4b66      	ldr	r3, [pc, #408]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a65      	ldr	r2, [pc, #404]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 80045f2:	f043 0308 	orr.w	r3, r3, #8
 80045f6:	6013      	str	r3, [r2, #0]
 80045f8:	4b63      	ldr	r3, [pc, #396]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6a1b      	ldr	r3, [r3, #32]
 8004604:	4960      	ldr	r1, [pc, #384]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 8004606:	4313      	orrs	r3, r2
 8004608:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800460a:	4b5f      	ldr	r3, [pc, #380]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	69db      	ldr	r3, [r3, #28]
 8004616:	021b      	lsls	r3, r3, #8
 8004618:	495b      	ldr	r1, [pc, #364]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 800461a:	4313      	orrs	r3, r2
 800461c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800461e:	69bb      	ldr	r3, [r7, #24]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d109      	bne.n	8004638 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6a1b      	ldr	r3, [r3, #32]
 8004628:	4618      	mov	r0, r3
 800462a:	f000 fd15 	bl	8005058 <RCC_SetFlashLatencyFromMSIRange>
 800462e:	4603      	mov	r3, r0
 8004630:	2b00      	cmp	r3, #0
 8004632:	d001      	beq.n	8004638 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004634:	2301      	movs	r3, #1
 8004636:	e343      	b.n	8004cc0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004638:	f000 fc4a 	bl	8004ed0 <HAL_RCC_GetSysClockFreq>
 800463c:	4602      	mov	r2, r0
 800463e:	4b52      	ldr	r3, [pc, #328]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 8004640:	689b      	ldr	r3, [r3, #8]
 8004642:	091b      	lsrs	r3, r3, #4
 8004644:	f003 030f 	and.w	r3, r3, #15
 8004648:	4950      	ldr	r1, [pc, #320]	; (800478c <HAL_RCC_OscConfig+0x274>)
 800464a:	5ccb      	ldrb	r3, [r1, r3]
 800464c:	f003 031f 	and.w	r3, r3, #31
 8004650:	fa22 f303 	lsr.w	r3, r2, r3
 8004654:	4a4e      	ldr	r2, [pc, #312]	; (8004790 <HAL_RCC_OscConfig+0x278>)
 8004656:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004658:	4b4e      	ldr	r3, [pc, #312]	; (8004794 <HAL_RCC_OscConfig+0x27c>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4618      	mov	r0, r3
 800465e:	f7fe fb59 	bl	8002d14 <HAL_InitTick>
 8004662:	4603      	mov	r3, r0
 8004664:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004666:	7bfb      	ldrb	r3, [r7, #15]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d052      	beq.n	8004712 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800466c:	7bfb      	ldrb	r3, [r7, #15]
 800466e:	e327      	b.n	8004cc0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	699b      	ldr	r3, [r3, #24]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d032      	beq.n	80046de <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004678:	4b43      	ldr	r3, [pc, #268]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a42      	ldr	r2, [pc, #264]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 800467e:	f043 0301 	orr.w	r3, r3, #1
 8004682:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004684:	f7fe fb96 	bl	8002db4 <HAL_GetTick>
 8004688:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800468a:	e008      	b.n	800469e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800468c:	f7fe fb92 	bl	8002db4 <HAL_GetTick>
 8004690:	4602      	mov	r2, r0
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	1ad3      	subs	r3, r2, r3
 8004696:	2b02      	cmp	r3, #2
 8004698:	d901      	bls.n	800469e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800469a:	2303      	movs	r3, #3
 800469c:	e310      	b.n	8004cc0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800469e:	4b3a      	ldr	r3, [pc, #232]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f003 0302 	and.w	r3, r3, #2
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d0f0      	beq.n	800468c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80046aa:	4b37      	ldr	r3, [pc, #220]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a36      	ldr	r2, [pc, #216]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 80046b0:	f043 0308 	orr.w	r3, r3, #8
 80046b4:	6013      	str	r3, [r2, #0]
 80046b6:	4b34      	ldr	r3, [pc, #208]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6a1b      	ldr	r3, [r3, #32]
 80046c2:	4931      	ldr	r1, [pc, #196]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 80046c4:	4313      	orrs	r3, r2
 80046c6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80046c8:	4b2f      	ldr	r3, [pc, #188]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	69db      	ldr	r3, [r3, #28]
 80046d4:	021b      	lsls	r3, r3, #8
 80046d6:	492c      	ldr	r1, [pc, #176]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 80046d8:	4313      	orrs	r3, r2
 80046da:	604b      	str	r3, [r1, #4]
 80046dc:	e01a      	b.n	8004714 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80046de:	4b2a      	ldr	r3, [pc, #168]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4a29      	ldr	r2, [pc, #164]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 80046e4:	f023 0301 	bic.w	r3, r3, #1
 80046e8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80046ea:	f7fe fb63 	bl	8002db4 <HAL_GetTick>
 80046ee:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80046f0:	e008      	b.n	8004704 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80046f2:	f7fe fb5f 	bl	8002db4 <HAL_GetTick>
 80046f6:	4602      	mov	r2, r0
 80046f8:	693b      	ldr	r3, [r7, #16]
 80046fa:	1ad3      	subs	r3, r2, r3
 80046fc:	2b02      	cmp	r3, #2
 80046fe:	d901      	bls.n	8004704 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004700:	2303      	movs	r3, #3
 8004702:	e2dd      	b.n	8004cc0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004704:	4b20      	ldr	r3, [pc, #128]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f003 0302 	and.w	r3, r3, #2
 800470c:	2b00      	cmp	r3, #0
 800470e:	d1f0      	bne.n	80046f2 <HAL_RCC_OscConfig+0x1da>
 8004710:	e000      	b.n	8004714 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004712:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f003 0301 	and.w	r3, r3, #1
 800471c:	2b00      	cmp	r3, #0
 800471e:	d074      	beq.n	800480a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004720:	69bb      	ldr	r3, [r7, #24]
 8004722:	2b08      	cmp	r3, #8
 8004724:	d005      	beq.n	8004732 <HAL_RCC_OscConfig+0x21a>
 8004726:	69bb      	ldr	r3, [r7, #24]
 8004728:	2b0c      	cmp	r3, #12
 800472a:	d10e      	bne.n	800474a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	2b03      	cmp	r3, #3
 8004730:	d10b      	bne.n	800474a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004732:	4b15      	ldr	r3, [pc, #84]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800473a:	2b00      	cmp	r3, #0
 800473c:	d064      	beq.n	8004808 <HAL_RCC_OscConfig+0x2f0>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d160      	bne.n	8004808 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004746:	2301      	movs	r3, #1
 8004748:	e2ba      	b.n	8004cc0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004752:	d106      	bne.n	8004762 <HAL_RCC_OscConfig+0x24a>
 8004754:	4b0c      	ldr	r3, [pc, #48]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a0b      	ldr	r2, [pc, #44]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 800475a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800475e:	6013      	str	r3, [r2, #0]
 8004760:	e026      	b.n	80047b0 <HAL_RCC_OscConfig+0x298>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800476a:	d115      	bne.n	8004798 <HAL_RCC_OscConfig+0x280>
 800476c:	4b06      	ldr	r3, [pc, #24]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a05      	ldr	r2, [pc, #20]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 8004772:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004776:	6013      	str	r3, [r2, #0]
 8004778:	4b03      	ldr	r3, [pc, #12]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4a02      	ldr	r2, [pc, #8]	; (8004788 <HAL_RCC_OscConfig+0x270>)
 800477e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004782:	6013      	str	r3, [r2, #0]
 8004784:	e014      	b.n	80047b0 <HAL_RCC_OscConfig+0x298>
 8004786:	bf00      	nop
 8004788:	40021000 	.word	0x40021000
 800478c:	0800c0b8 	.word	0x0800c0b8
 8004790:	2000001c 	.word	0x2000001c
 8004794:	20000020 	.word	0x20000020
 8004798:	4ba0      	ldr	r3, [pc, #640]	; (8004a1c <HAL_RCC_OscConfig+0x504>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a9f      	ldr	r2, [pc, #636]	; (8004a1c <HAL_RCC_OscConfig+0x504>)
 800479e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047a2:	6013      	str	r3, [r2, #0]
 80047a4:	4b9d      	ldr	r3, [pc, #628]	; (8004a1c <HAL_RCC_OscConfig+0x504>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a9c      	ldr	r2, [pc, #624]	; (8004a1c <HAL_RCC_OscConfig+0x504>)
 80047aa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80047ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d013      	beq.n	80047e0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047b8:	f7fe fafc 	bl	8002db4 <HAL_GetTick>
 80047bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80047be:	e008      	b.n	80047d2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047c0:	f7fe faf8 	bl	8002db4 <HAL_GetTick>
 80047c4:	4602      	mov	r2, r0
 80047c6:	693b      	ldr	r3, [r7, #16]
 80047c8:	1ad3      	subs	r3, r2, r3
 80047ca:	2b64      	cmp	r3, #100	; 0x64
 80047cc:	d901      	bls.n	80047d2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80047ce:	2303      	movs	r3, #3
 80047d0:	e276      	b.n	8004cc0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80047d2:	4b92      	ldr	r3, [pc, #584]	; (8004a1c <HAL_RCC_OscConfig+0x504>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d0f0      	beq.n	80047c0 <HAL_RCC_OscConfig+0x2a8>
 80047de:	e014      	b.n	800480a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047e0:	f7fe fae8 	bl	8002db4 <HAL_GetTick>
 80047e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80047e6:	e008      	b.n	80047fa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047e8:	f7fe fae4 	bl	8002db4 <HAL_GetTick>
 80047ec:	4602      	mov	r2, r0
 80047ee:	693b      	ldr	r3, [r7, #16]
 80047f0:	1ad3      	subs	r3, r2, r3
 80047f2:	2b64      	cmp	r3, #100	; 0x64
 80047f4:	d901      	bls.n	80047fa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80047f6:	2303      	movs	r3, #3
 80047f8:	e262      	b.n	8004cc0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80047fa:	4b88      	ldr	r3, [pc, #544]	; (8004a1c <HAL_RCC_OscConfig+0x504>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004802:	2b00      	cmp	r3, #0
 8004804:	d1f0      	bne.n	80047e8 <HAL_RCC_OscConfig+0x2d0>
 8004806:	e000      	b.n	800480a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004808:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f003 0302 	and.w	r3, r3, #2
 8004812:	2b00      	cmp	r3, #0
 8004814:	d060      	beq.n	80048d8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004816:	69bb      	ldr	r3, [r7, #24]
 8004818:	2b04      	cmp	r3, #4
 800481a:	d005      	beq.n	8004828 <HAL_RCC_OscConfig+0x310>
 800481c:	69bb      	ldr	r3, [r7, #24]
 800481e:	2b0c      	cmp	r3, #12
 8004820:	d119      	bne.n	8004856 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004822:	697b      	ldr	r3, [r7, #20]
 8004824:	2b02      	cmp	r3, #2
 8004826:	d116      	bne.n	8004856 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004828:	4b7c      	ldr	r3, [pc, #496]	; (8004a1c <HAL_RCC_OscConfig+0x504>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004830:	2b00      	cmp	r3, #0
 8004832:	d005      	beq.n	8004840 <HAL_RCC_OscConfig+0x328>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	68db      	ldr	r3, [r3, #12]
 8004838:	2b00      	cmp	r3, #0
 800483a:	d101      	bne.n	8004840 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800483c:	2301      	movs	r3, #1
 800483e:	e23f      	b.n	8004cc0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004840:	4b76      	ldr	r3, [pc, #472]	; (8004a1c <HAL_RCC_OscConfig+0x504>)
 8004842:	685b      	ldr	r3, [r3, #4]
 8004844:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	691b      	ldr	r3, [r3, #16]
 800484c:	061b      	lsls	r3, r3, #24
 800484e:	4973      	ldr	r1, [pc, #460]	; (8004a1c <HAL_RCC_OscConfig+0x504>)
 8004850:	4313      	orrs	r3, r2
 8004852:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004854:	e040      	b.n	80048d8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	68db      	ldr	r3, [r3, #12]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d023      	beq.n	80048a6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800485e:	4b6f      	ldr	r3, [pc, #444]	; (8004a1c <HAL_RCC_OscConfig+0x504>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4a6e      	ldr	r2, [pc, #440]	; (8004a1c <HAL_RCC_OscConfig+0x504>)
 8004864:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004868:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800486a:	f7fe faa3 	bl	8002db4 <HAL_GetTick>
 800486e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004870:	e008      	b.n	8004884 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004872:	f7fe fa9f 	bl	8002db4 <HAL_GetTick>
 8004876:	4602      	mov	r2, r0
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	1ad3      	subs	r3, r2, r3
 800487c:	2b02      	cmp	r3, #2
 800487e:	d901      	bls.n	8004884 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004880:	2303      	movs	r3, #3
 8004882:	e21d      	b.n	8004cc0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004884:	4b65      	ldr	r3, [pc, #404]	; (8004a1c <HAL_RCC_OscConfig+0x504>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800488c:	2b00      	cmp	r3, #0
 800488e:	d0f0      	beq.n	8004872 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004890:	4b62      	ldr	r3, [pc, #392]	; (8004a1c <HAL_RCC_OscConfig+0x504>)
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	691b      	ldr	r3, [r3, #16]
 800489c:	061b      	lsls	r3, r3, #24
 800489e:	495f      	ldr	r1, [pc, #380]	; (8004a1c <HAL_RCC_OscConfig+0x504>)
 80048a0:	4313      	orrs	r3, r2
 80048a2:	604b      	str	r3, [r1, #4]
 80048a4:	e018      	b.n	80048d8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80048a6:	4b5d      	ldr	r3, [pc, #372]	; (8004a1c <HAL_RCC_OscConfig+0x504>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4a5c      	ldr	r2, [pc, #368]	; (8004a1c <HAL_RCC_OscConfig+0x504>)
 80048ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80048b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048b2:	f7fe fa7f 	bl	8002db4 <HAL_GetTick>
 80048b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80048b8:	e008      	b.n	80048cc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048ba:	f7fe fa7b 	bl	8002db4 <HAL_GetTick>
 80048be:	4602      	mov	r2, r0
 80048c0:	693b      	ldr	r3, [r7, #16]
 80048c2:	1ad3      	subs	r3, r2, r3
 80048c4:	2b02      	cmp	r3, #2
 80048c6:	d901      	bls.n	80048cc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80048c8:	2303      	movs	r3, #3
 80048ca:	e1f9      	b.n	8004cc0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80048cc:	4b53      	ldr	r3, [pc, #332]	; (8004a1c <HAL_RCC_OscConfig+0x504>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d1f0      	bne.n	80048ba <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f003 0308 	and.w	r3, r3, #8
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d03c      	beq.n	800495e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	695b      	ldr	r3, [r3, #20]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d01c      	beq.n	8004926 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80048ec:	4b4b      	ldr	r3, [pc, #300]	; (8004a1c <HAL_RCC_OscConfig+0x504>)
 80048ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80048f2:	4a4a      	ldr	r2, [pc, #296]	; (8004a1c <HAL_RCC_OscConfig+0x504>)
 80048f4:	f043 0301 	orr.w	r3, r3, #1
 80048f8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048fc:	f7fe fa5a 	bl	8002db4 <HAL_GetTick>
 8004900:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004902:	e008      	b.n	8004916 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004904:	f7fe fa56 	bl	8002db4 <HAL_GetTick>
 8004908:	4602      	mov	r2, r0
 800490a:	693b      	ldr	r3, [r7, #16]
 800490c:	1ad3      	subs	r3, r2, r3
 800490e:	2b02      	cmp	r3, #2
 8004910:	d901      	bls.n	8004916 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004912:	2303      	movs	r3, #3
 8004914:	e1d4      	b.n	8004cc0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004916:	4b41      	ldr	r3, [pc, #260]	; (8004a1c <HAL_RCC_OscConfig+0x504>)
 8004918:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800491c:	f003 0302 	and.w	r3, r3, #2
 8004920:	2b00      	cmp	r3, #0
 8004922:	d0ef      	beq.n	8004904 <HAL_RCC_OscConfig+0x3ec>
 8004924:	e01b      	b.n	800495e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004926:	4b3d      	ldr	r3, [pc, #244]	; (8004a1c <HAL_RCC_OscConfig+0x504>)
 8004928:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800492c:	4a3b      	ldr	r2, [pc, #236]	; (8004a1c <HAL_RCC_OscConfig+0x504>)
 800492e:	f023 0301 	bic.w	r3, r3, #1
 8004932:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004936:	f7fe fa3d 	bl	8002db4 <HAL_GetTick>
 800493a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800493c:	e008      	b.n	8004950 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800493e:	f7fe fa39 	bl	8002db4 <HAL_GetTick>
 8004942:	4602      	mov	r2, r0
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	1ad3      	subs	r3, r2, r3
 8004948:	2b02      	cmp	r3, #2
 800494a:	d901      	bls.n	8004950 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800494c:	2303      	movs	r3, #3
 800494e:	e1b7      	b.n	8004cc0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004950:	4b32      	ldr	r3, [pc, #200]	; (8004a1c <HAL_RCC_OscConfig+0x504>)
 8004952:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004956:	f003 0302 	and.w	r3, r3, #2
 800495a:	2b00      	cmp	r3, #0
 800495c:	d1ef      	bne.n	800493e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f003 0304 	and.w	r3, r3, #4
 8004966:	2b00      	cmp	r3, #0
 8004968:	f000 80a6 	beq.w	8004ab8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800496c:	2300      	movs	r3, #0
 800496e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004970:	4b2a      	ldr	r3, [pc, #168]	; (8004a1c <HAL_RCC_OscConfig+0x504>)
 8004972:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004974:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004978:	2b00      	cmp	r3, #0
 800497a:	d10d      	bne.n	8004998 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800497c:	4b27      	ldr	r3, [pc, #156]	; (8004a1c <HAL_RCC_OscConfig+0x504>)
 800497e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004980:	4a26      	ldr	r2, [pc, #152]	; (8004a1c <HAL_RCC_OscConfig+0x504>)
 8004982:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004986:	6593      	str	r3, [r2, #88]	; 0x58
 8004988:	4b24      	ldr	r3, [pc, #144]	; (8004a1c <HAL_RCC_OscConfig+0x504>)
 800498a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800498c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004990:	60bb      	str	r3, [r7, #8]
 8004992:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004994:	2301      	movs	r3, #1
 8004996:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004998:	4b21      	ldr	r3, [pc, #132]	; (8004a20 <HAL_RCC_OscConfig+0x508>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d118      	bne.n	80049d6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80049a4:	4b1e      	ldr	r3, [pc, #120]	; (8004a20 <HAL_RCC_OscConfig+0x508>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	4a1d      	ldr	r2, [pc, #116]	; (8004a20 <HAL_RCC_OscConfig+0x508>)
 80049aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049ae:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80049b0:	f7fe fa00 	bl	8002db4 <HAL_GetTick>
 80049b4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80049b6:	e008      	b.n	80049ca <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049b8:	f7fe f9fc 	bl	8002db4 <HAL_GetTick>
 80049bc:	4602      	mov	r2, r0
 80049be:	693b      	ldr	r3, [r7, #16]
 80049c0:	1ad3      	subs	r3, r2, r3
 80049c2:	2b02      	cmp	r3, #2
 80049c4:	d901      	bls.n	80049ca <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80049c6:	2303      	movs	r3, #3
 80049c8:	e17a      	b.n	8004cc0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80049ca:	4b15      	ldr	r3, [pc, #84]	; (8004a20 <HAL_RCC_OscConfig+0x508>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d0f0      	beq.n	80049b8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	689b      	ldr	r3, [r3, #8]
 80049da:	2b01      	cmp	r3, #1
 80049dc:	d108      	bne.n	80049f0 <HAL_RCC_OscConfig+0x4d8>
 80049de:	4b0f      	ldr	r3, [pc, #60]	; (8004a1c <HAL_RCC_OscConfig+0x504>)
 80049e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049e4:	4a0d      	ldr	r2, [pc, #52]	; (8004a1c <HAL_RCC_OscConfig+0x504>)
 80049e6:	f043 0301 	orr.w	r3, r3, #1
 80049ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80049ee:	e029      	b.n	8004a44 <HAL_RCC_OscConfig+0x52c>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	2b05      	cmp	r3, #5
 80049f6:	d115      	bne.n	8004a24 <HAL_RCC_OscConfig+0x50c>
 80049f8:	4b08      	ldr	r3, [pc, #32]	; (8004a1c <HAL_RCC_OscConfig+0x504>)
 80049fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049fe:	4a07      	ldr	r2, [pc, #28]	; (8004a1c <HAL_RCC_OscConfig+0x504>)
 8004a00:	f043 0304 	orr.w	r3, r3, #4
 8004a04:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004a08:	4b04      	ldr	r3, [pc, #16]	; (8004a1c <HAL_RCC_OscConfig+0x504>)
 8004a0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a0e:	4a03      	ldr	r2, [pc, #12]	; (8004a1c <HAL_RCC_OscConfig+0x504>)
 8004a10:	f043 0301 	orr.w	r3, r3, #1
 8004a14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004a18:	e014      	b.n	8004a44 <HAL_RCC_OscConfig+0x52c>
 8004a1a:	bf00      	nop
 8004a1c:	40021000 	.word	0x40021000
 8004a20:	40007000 	.word	0x40007000
 8004a24:	4b9c      	ldr	r3, [pc, #624]	; (8004c98 <HAL_RCC_OscConfig+0x780>)
 8004a26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a2a:	4a9b      	ldr	r2, [pc, #620]	; (8004c98 <HAL_RCC_OscConfig+0x780>)
 8004a2c:	f023 0301 	bic.w	r3, r3, #1
 8004a30:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004a34:	4b98      	ldr	r3, [pc, #608]	; (8004c98 <HAL_RCC_OscConfig+0x780>)
 8004a36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a3a:	4a97      	ldr	r2, [pc, #604]	; (8004c98 <HAL_RCC_OscConfig+0x780>)
 8004a3c:	f023 0304 	bic.w	r3, r3, #4
 8004a40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	689b      	ldr	r3, [r3, #8]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d016      	beq.n	8004a7a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a4c:	f7fe f9b2 	bl	8002db4 <HAL_GetTick>
 8004a50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a52:	e00a      	b.n	8004a6a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a54:	f7fe f9ae 	bl	8002db4 <HAL_GetTick>
 8004a58:	4602      	mov	r2, r0
 8004a5a:	693b      	ldr	r3, [r7, #16]
 8004a5c:	1ad3      	subs	r3, r2, r3
 8004a5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d901      	bls.n	8004a6a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004a66:	2303      	movs	r3, #3
 8004a68:	e12a      	b.n	8004cc0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a6a:	4b8b      	ldr	r3, [pc, #556]	; (8004c98 <HAL_RCC_OscConfig+0x780>)
 8004a6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a70:	f003 0302 	and.w	r3, r3, #2
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d0ed      	beq.n	8004a54 <HAL_RCC_OscConfig+0x53c>
 8004a78:	e015      	b.n	8004aa6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a7a:	f7fe f99b 	bl	8002db4 <HAL_GetTick>
 8004a7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004a80:	e00a      	b.n	8004a98 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a82:	f7fe f997 	bl	8002db4 <HAL_GetTick>
 8004a86:	4602      	mov	r2, r0
 8004a88:	693b      	ldr	r3, [r7, #16]
 8004a8a:	1ad3      	subs	r3, r2, r3
 8004a8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d901      	bls.n	8004a98 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004a94:	2303      	movs	r3, #3
 8004a96:	e113      	b.n	8004cc0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004a98:	4b7f      	ldr	r3, [pc, #508]	; (8004c98 <HAL_RCC_OscConfig+0x780>)
 8004a9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a9e:	f003 0302 	and.w	r3, r3, #2
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d1ed      	bne.n	8004a82 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004aa6:	7ffb      	ldrb	r3, [r7, #31]
 8004aa8:	2b01      	cmp	r3, #1
 8004aaa:	d105      	bne.n	8004ab8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004aac:	4b7a      	ldr	r3, [pc, #488]	; (8004c98 <HAL_RCC_OscConfig+0x780>)
 8004aae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ab0:	4a79      	ldr	r2, [pc, #484]	; (8004c98 <HAL_RCC_OscConfig+0x780>)
 8004ab2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ab6:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	f000 80fe 	beq.w	8004cbe <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ac6:	2b02      	cmp	r3, #2
 8004ac8:	f040 80d0 	bne.w	8004c6c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004acc:	4b72      	ldr	r3, [pc, #456]	; (8004c98 <HAL_RCC_OscConfig+0x780>)
 8004ace:	68db      	ldr	r3, [r3, #12]
 8004ad0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	f003 0203 	and.w	r2, r3, #3
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004adc:	429a      	cmp	r2, r3
 8004ade:	d130      	bne.n	8004b42 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aea:	3b01      	subs	r3, #1
 8004aec:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004aee:	429a      	cmp	r2, r3
 8004af0:	d127      	bne.n	8004b42 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004afc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004afe:	429a      	cmp	r2, r3
 8004b00:	d11f      	bne.n	8004b42 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004b02:	697b      	ldr	r3, [r7, #20]
 8004b04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b08:	687a      	ldr	r2, [r7, #4]
 8004b0a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004b0c:	2a07      	cmp	r2, #7
 8004b0e:	bf14      	ite	ne
 8004b10:	2201      	movne	r2, #1
 8004b12:	2200      	moveq	r2, #0
 8004b14:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d113      	bne.n	8004b42 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b24:	085b      	lsrs	r3, r3, #1
 8004b26:	3b01      	subs	r3, #1
 8004b28:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004b2a:	429a      	cmp	r2, r3
 8004b2c:	d109      	bne.n	8004b42 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004b2e:	697b      	ldr	r3, [r7, #20]
 8004b30:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b38:	085b      	lsrs	r3, r3, #1
 8004b3a:	3b01      	subs	r3, #1
 8004b3c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004b3e:	429a      	cmp	r2, r3
 8004b40:	d06e      	beq.n	8004c20 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004b42:	69bb      	ldr	r3, [r7, #24]
 8004b44:	2b0c      	cmp	r3, #12
 8004b46:	d069      	beq.n	8004c1c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004b48:	4b53      	ldr	r3, [pc, #332]	; (8004c98 <HAL_RCC_OscConfig+0x780>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d105      	bne.n	8004b60 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004b54:	4b50      	ldr	r3, [pc, #320]	; (8004c98 <HAL_RCC_OscConfig+0x780>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d001      	beq.n	8004b64 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004b60:	2301      	movs	r3, #1
 8004b62:	e0ad      	b.n	8004cc0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004b64:	4b4c      	ldr	r3, [pc, #304]	; (8004c98 <HAL_RCC_OscConfig+0x780>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	4a4b      	ldr	r2, [pc, #300]	; (8004c98 <HAL_RCC_OscConfig+0x780>)
 8004b6a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004b6e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004b70:	f7fe f920 	bl	8002db4 <HAL_GetTick>
 8004b74:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b76:	e008      	b.n	8004b8a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b78:	f7fe f91c 	bl	8002db4 <HAL_GetTick>
 8004b7c:	4602      	mov	r2, r0
 8004b7e:	693b      	ldr	r3, [r7, #16]
 8004b80:	1ad3      	subs	r3, r2, r3
 8004b82:	2b02      	cmp	r3, #2
 8004b84:	d901      	bls.n	8004b8a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004b86:	2303      	movs	r3, #3
 8004b88:	e09a      	b.n	8004cc0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b8a:	4b43      	ldr	r3, [pc, #268]	; (8004c98 <HAL_RCC_OscConfig+0x780>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d1f0      	bne.n	8004b78 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004b96:	4b40      	ldr	r3, [pc, #256]	; (8004c98 <HAL_RCC_OscConfig+0x780>)
 8004b98:	68da      	ldr	r2, [r3, #12]
 8004b9a:	4b40      	ldr	r3, [pc, #256]	; (8004c9c <HAL_RCC_OscConfig+0x784>)
 8004b9c:	4013      	ands	r3, r2
 8004b9e:	687a      	ldr	r2, [r7, #4]
 8004ba0:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004ba2:	687a      	ldr	r2, [r7, #4]
 8004ba4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004ba6:	3a01      	subs	r2, #1
 8004ba8:	0112      	lsls	r2, r2, #4
 8004baa:	4311      	orrs	r1, r2
 8004bac:	687a      	ldr	r2, [r7, #4]
 8004bae:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004bb0:	0212      	lsls	r2, r2, #8
 8004bb2:	4311      	orrs	r1, r2
 8004bb4:	687a      	ldr	r2, [r7, #4]
 8004bb6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004bb8:	0852      	lsrs	r2, r2, #1
 8004bba:	3a01      	subs	r2, #1
 8004bbc:	0552      	lsls	r2, r2, #21
 8004bbe:	4311      	orrs	r1, r2
 8004bc0:	687a      	ldr	r2, [r7, #4]
 8004bc2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004bc4:	0852      	lsrs	r2, r2, #1
 8004bc6:	3a01      	subs	r2, #1
 8004bc8:	0652      	lsls	r2, r2, #25
 8004bca:	4311      	orrs	r1, r2
 8004bcc:	687a      	ldr	r2, [r7, #4]
 8004bce:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004bd0:	0912      	lsrs	r2, r2, #4
 8004bd2:	0452      	lsls	r2, r2, #17
 8004bd4:	430a      	orrs	r2, r1
 8004bd6:	4930      	ldr	r1, [pc, #192]	; (8004c98 <HAL_RCC_OscConfig+0x780>)
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004bdc:	4b2e      	ldr	r3, [pc, #184]	; (8004c98 <HAL_RCC_OscConfig+0x780>)
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a2d      	ldr	r2, [pc, #180]	; (8004c98 <HAL_RCC_OscConfig+0x780>)
 8004be2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004be6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004be8:	4b2b      	ldr	r3, [pc, #172]	; (8004c98 <HAL_RCC_OscConfig+0x780>)
 8004bea:	68db      	ldr	r3, [r3, #12]
 8004bec:	4a2a      	ldr	r2, [pc, #168]	; (8004c98 <HAL_RCC_OscConfig+0x780>)
 8004bee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004bf2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004bf4:	f7fe f8de 	bl	8002db4 <HAL_GetTick>
 8004bf8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bfa:	e008      	b.n	8004c0e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bfc:	f7fe f8da 	bl	8002db4 <HAL_GetTick>
 8004c00:	4602      	mov	r2, r0
 8004c02:	693b      	ldr	r3, [r7, #16]
 8004c04:	1ad3      	subs	r3, r2, r3
 8004c06:	2b02      	cmp	r3, #2
 8004c08:	d901      	bls.n	8004c0e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004c0a:	2303      	movs	r3, #3
 8004c0c:	e058      	b.n	8004cc0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c0e:	4b22      	ldr	r3, [pc, #136]	; (8004c98 <HAL_RCC_OscConfig+0x780>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d0f0      	beq.n	8004bfc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004c1a:	e050      	b.n	8004cbe <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	e04f      	b.n	8004cc0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c20:	4b1d      	ldr	r3, [pc, #116]	; (8004c98 <HAL_RCC_OscConfig+0x780>)
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d148      	bne.n	8004cbe <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004c2c:	4b1a      	ldr	r3, [pc, #104]	; (8004c98 <HAL_RCC_OscConfig+0x780>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a19      	ldr	r2, [pc, #100]	; (8004c98 <HAL_RCC_OscConfig+0x780>)
 8004c32:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004c36:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004c38:	4b17      	ldr	r3, [pc, #92]	; (8004c98 <HAL_RCC_OscConfig+0x780>)
 8004c3a:	68db      	ldr	r3, [r3, #12]
 8004c3c:	4a16      	ldr	r2, [pc, #88]	; (8004c98 <HAL_RCC_OscConfig+0x780>)
 8004c3e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004c42:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004c44:	f7fe f8b6 	bl	8002db4 <HAL_GetTick>
 8004c48:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c4a:	e008      	b.n	8004c5e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c4c:	f7fe f8b2 	bl	8002db4 <HAL_GetTick>
 8004c50:	4602      	mov	r2, r0
 8004c52:	693b      	ldr	r3, [r7, #16]
 8004c54:	1ad3      	subs	r3, r2, r3
 8004c56:	2b02      	cmp	r3, #2
 8004c58:	d901      	bls.n	8004c5e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004c5a:	2303      	movs	r3, #3
 8004c5c:	e030      	b.n	8004cc0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c5e:	4b0e      	ldr	r3, [pc, #56]	; (8004c98 <HAL_RCC_OscConfig+0x780>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d0f0      	beq.n	8004c4c <HAL_RCC_OscConfig+0x734>
 8004c6a:	e028      	b.n	8004cbe <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004c6c:	69bb      	ldr	r3, [r7, #24]
 8004c6e:	2b0c      	cmp	r3, #12
 8004c70:	d023      	beq.n	8004cba <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c72:	4b09      	ldr	r3, [pc, #36]	; (8004c98 <HAL_RCC_OscConfig+0x780>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a08      	ldr	r2, [pc, #32]	; (8004c98 <HAL_RCC_OscConfig+0x780>)
 8004c78:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004c7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c7e:	f7fe f899 	bl	8002db4 <HAL_GetTick>
 8004c82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c84:	e00c      	b.n	8004ca0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c86:	f7fe f895 	bl	8002db4 <HAL_GetTick>
 8004c8a:	4602      	mov	r2, r0
 8004c8c:	693b      	ldr	r3, [r7, #16]
 8004c8e:	1ad3      	subs	r3, r2, r3
 8004c90:	2b02      	cmp	r3, #2
 8004c92:	d905      	bls.n	8004ca0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004c94:	2303      	movs	r3, #3
 8004c96:	e013      	b.n	8004cc0 <HAL_RCC_OscConfig+0x7a8>
 8004c98:	40021000 	.word	0x40021000
 8004c9c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ca0:	4b09      	ldr	r3, [pc, #36]	; (8004cc8 <HAL_RCC_OscConfig+0x7b0>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d1ec      	bne.n	8004c86 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004cac:	4b06      	ldr	r3, [pc, #24]	; (8004cc8 <HAL_RCC_OscConfig+0x7b0>)
 8004cae:	68da      	ldr	r2, [r3, #12]
 8004cb0:	4905      	ldr	r1, [pc, #20]	; (8004cc8 <HAL_RCC_OscConfig+0x7b0>)
 8004cb2:	4b06      	ldr	r3, [pc, #24]	; (8004ccc <HAL_RCC_OscConfig+0x7b4>)
 8004cb4:	4013      	ands	r3, r2
 8004cb6:	60cb      	str	r3, [r1, #12]
 8004cb8:	e001      	b.n	8004cbe <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e000      	b.n	8004cc0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004cbe:	2300      	movs	r3, #0
}
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	3720      	adds	r7, #32
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	bd80      	pop	{r7, pc}
 8004cc8:	40021000 	.word	0x40021000
 8004ccc:	feeefffc 	.word	0xfeeefffc

08004cd0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b084      	sub	sp, #16
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
 8004cd8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d101      	bne.n	8004ce4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	e0e7      	b.n	8004eb4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ce4:	4b75      	ldr	r3, [pc, #468]	; (8004ebc <HAL_RCC_ClockConfig+0x1ec>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f003 0307 	and.w	r3, r3, #7
 8004cec:	683a      	ldr	r2, [r7, #0]
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d910      	bls.n	8004d14 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cf2:	4b72      	ldr	r3, [pc, #456]	; (8004ebc <HAL_RCC_ClockConfig+0x1ec>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f023 0207 	bic.w	r2, r3, #7
 8004cfa:	4970      	ldr	r1, [pc, #448]	; (8004ebc <HAL_RCC_ClockConfig+0x1ec>)
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d02:	4b6e      	ldr	r3, [pc, #440]	; (8004ebc <HAL_RCC_ClockConfig+0x1ec>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f003 0307 	and.w	r3, r3, #7
 8004d0a:	683a      	ldr	r2, [r7, #0]
 8004d0c:	429a      	cmp	r2, r3
 8004d0e:	d001      	beq.n	8004d14 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004d10:	2301      	movs	r3, #1
 8004d12:	e0cf      	b.n	8004eb4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f003 0302 	and.w	r3, r3, #2
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d010      	beq.n	8004d42 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	689a      	ldr	r2, [r3, #8]
 8004d24:	4b66      	ldr	r3, [pc, #408]	; (8004ec0 <HAL_RCC_ClockConfig+0x1f0>)
 8004d26:	689b      	ldr	r3, [r3, #8]
 8004d28:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004d2c:	429a      	cmp	r2, r3
 8004d2e:	d908      	bls.n	8004d42 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d30:	4b63      	ldr	r3, [pc, #396]	; (8004ec0 <HAL_RCC_ClockConfig+0x1f0>)
 8004d32:	689b      	ldr	r3, [r3, #8]
 8004d34:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	689b      	ldr	r3, [r3, #8]
 8004d3c:	4960      	ldr	r1, [pc, #384]	; (8004ec0 <HAL_RCC_ClockConfig+0x1f0>)
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f003 0301 	and.w	r3, r3, #1
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d04c      	beq.n	8004de8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	2b03      	cmp	r3, #3
 8004d54:	d107      	bne.n	8004d66 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d56:	4b5a      	ldr	r3, [pc, #360]	; (8004ec0 <HAL_RCC_ClockConfig+0x1f0>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d121      	bne.n	8004da6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	e0a6      	b.n	8004eb4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	2b02      	cmp	r3, #2
 8004d6c:	d107      	bne.n	8004d7e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d6e:	4b54      	ldr	r3, [pc, #336]	; (8004ec0 <HAL_RCC_ClockConfig+0x1f0>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d115      	bne.n	8004da6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	e09a      	b.n	8004eb4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	685b      	ldr	r3, [r3, #4]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d107      	bne.n	8004d96 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004d86:	4b4e      	ldr	r3, [pc, #312]	; (8004ec0 <HAL_RCC_ClockConfig+0x1f0>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f003 0302 	and.w	r3, r3, #2
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d109      	bne.n	8004da6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004d92:	2301      	movs	r3, #1
 8004d94:	e08e      	b.n	8004eb4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d96:	4b4a      	ldr	r3, [pc, #296]	; (8004ec0 <HAL_RCC_ClockConfig+0x1f0>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d101      	bne.n	8004da6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004da2:	2301      	movs	r3, #1
 8004da4:	e086      	b.n	8004eb4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004da6:	4b46      	ldr	r3, [pc, #280]	; (8004ec0 <HAL_RCC_ClockConfig+0x1f0>)
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	f023 0203 	bic.w	r2, r3, #3
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	685b      	ldr	r3, [r3, #4]
 8004db2:	4943      	ldr	r1, [pc, #268]	; (8004ec0 <HAL_RCC_ClockConfig+0x1f0>)
 8004db4:	4313      	orrs	r3, r2
 8004db6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004db8:	f7fd fffc 	bl	8002db4 <HAL_GetTick>
 8004dbc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dbe:	e00a      	b.n	8004dd6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004dc0:	f7fd fff8 	bl	8002db4 <HAL_GetTick>
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	1ad3      	subs	r3, r2, r3
 8004dca:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d901      	bls.n	8004dd6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004dd2:	2303      	movs	r3, #3
 8004dd4:	e06e      	b.n	8004eb4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dd6:	4b3a      	ldr	r3, [pc, #232]	; (8004ec0 <HAL_RCC_ClockConfig+0x1f0>)
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	f003 020c 	and.w	r2, r3, #12
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	009b      	lsls	r3, r3, #2
 8004de4:	429a      	cmp	r2, r3
 8004de6:	d1eb      	bne.n	8004dc0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f003 0302 	and.w	r3, r3, #2
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d010      	beq.n	8004e16 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	689a      	ldr	r2, [r3, #8]
 8004df8:	4b31      	ldr	r3, [pc, #196]	; (8004ec0 <HAL_RCC_ClockConfig+0x1f0>)
 8004dfa:	689b      	ldr	r3, [r3, #8]
 8004dfc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004e00:	429a      	cmp	r2, r3
 8004e02:	d208      	bcs.n	8004e16 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e04:	4b2e      	ldr	r3, [pc, #184]	; (8004ec0 <HAL_RCC_ClockConfig+0x1f0>)
 8004e06:	689b      	ldr	r3, [r3, #8]
 8004e08:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	689b      	ldr	r3, [r3, #8]
 8004e10:	492b      	ldr	r1, [pc, #172]	; (8004ec0 <HAL_RCC_ClockConfig+0x1f0>)
 8004e12:	4313      	orrs	r3, r2
 8004e14:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004e16:	4b29      	ldr	r3, [pc, #164]	; (8004ebc <HAL_RCC_ClockConfig+0x1ec>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f003 0307 	and.w	r3, r3, #7
 8004e1e:	683a      	ldr	r2, [r7, #0]
 8004e20:	429a      	cmp	r2, r3
 8004e22:	d210      	bcs.n	8004e46 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e24:	4b25      	ldr	r3, [pc, #148]	; (8004ebc <HAL_RCC_ClockConfig+0x1ec>)
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f023 0207 	bic.w	r2, r3, #7
 8004e2c:	4923      	ldr	r1, [pc, #140]	; (8004ebc <HAL_RCC_ClockConfig+0x1ec>)
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	4313      	orrs	r3, r2
 8004e32:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e34:	4b21      	ldr	r3, [pc, #132]	; (8004ebc <HAL_RCC_ClockConfig+0x1ec>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f003 0307 	and.w	r3, r3, #7
 8004e3c:	683a      	ldr	r2, [r7, #0]
 8004e3e:	429a      	cmp	r2, r3
 8004e40:	d001      	beq.n	8004e46 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004e42:	2301      	movs	r3, #1
 8004e44:	e036      	b.n	8004eb4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f003 0304 	and.w	r3, r3, #4
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d008      	beq.n	8004e64 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e52:	4b1b      	ldr	r3, [pc, #108]	; (8004ec0 <HAL_RCC_ClockConfig+0x1f0>)
 8004e54:	689b      	ldr	r3, [r3, #8]
 8004e56:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	68db      	ldr	r3, [r3, #12]
 8004e5e:	4918      	ldr	r1, [pc, #96]	; (8004ec0 <HAL_RCC_ClockConfig+0x1f0>)
 8004e60:	4313      	orrs	r3, r2
 8004e62:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f003 0308 	and.w	r3, r3, #8
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d009      	beq.n	8004e84 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e70:	4b13      	ldr	r3, [pc, #76]	; (8004ec0 <HAL_RCC_ClockConfig+0x1f0>)
 8004e72:	689b      	ldr	r3, [r3, #8]
 8004e74:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	691b      	ldr	r3, [r3, #16]
 8004e7c:	00db      	lsls	r3, r3, #3
 8004e7e:	4910      	ldr	r1, [pc, #64]	; (8004ec0 <HAL_RCC_ClockConfig+0x1f0>)
 8004e80:	4313      	orrs	r3, r2
 8004e82:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004e84:	f000 f824 	bl	8004ed0 <HAL_RCC_GetSysClockFreq>
 8004e88:	4602      	mov	r2, r0
 8004e8a:	4b0d      	ldr	r3, [pc, #52]	; (8004ec0 <HAL_RCC_ClockConfig+0x1f0>)
 8004e8c:	689b      	ldr	r3, [r3, #8]
 8004e8e:	091b      	lsrs	r3, r3, #4
 8004e90:	f003 030f 	and.w	r3, r3, #15
 8004e94:	490b      	ldr	r1, [pc, #44]	; (8004ec4 <HAL_RCC_ClockConfig+0x1f4>)
 8004e96:	5ccb      	ldrb	r3, [r1, r3]
 8004e98:	f003 031f 	and.w	r3, r3, #31
 8004e9c:	fa22 f303 	lsr.w	r3, r2, r3
 8004ea0:	4a09      	ldr	r2, [pc, #36]	; (8004ec8 <HAL_RCC_ClockConfig+0x1f8>)
 8004ea2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004ea4:	4b09      	ldr	r3, [pc, #36]	; (8004ecc <HAL_RCC_ClockConfig+0x1fc>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	f7fd ff33 	bl	8002d14 <HAL_InitTick>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	72fb      	strb	r3, [r7, #11]

  return status;
 8004eb2:	7afb      	ldrb	r3, [r7, #11]
}
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	3710      	adds	r7, #16
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	bd80      	pop	{r7, pc}
 8004ebc:	40022000 	.word	0x40022000
 8004ec0:	40021000 	.word	0x40021000
 8004ec4:	0800c0b8 	.word	0x0800c0b8
 8004ec8:	2000001c 	.word	0x2000001c
 8004ecc:	20000020 	.word	0x20000020

08004ed0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b089      	sub	sp, #36	; 0x24
 8004ed4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	61fb      	str	r3, [r7, #28]
 8004eda:	2300      	movs	r3, #0
 8004edc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004ede:	4b3e      	ldr	r3, [pc, #248]	; (8004fd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ee0:	689b      	ldr	r3, [r3, #8]
 8004ee2:	f003 030c 	and.w	r3, r3, #12
 8004ee6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ee8:	4b3b      	ldr	r3, [pc, #236]	; (8004fd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004eea:	68db      	ldr	r3, [r3, #12]
 8004eec:	f003 0303 	and.w	r3, r3, #3
 8004ef0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004ef2:	693b      	ldr	r3, [r7, #16]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d005      	beq.n	8004f04 <HAL_RCC_GetSysClockFreq+0x34>
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	2b0c      	cmp	r3, #12
 8004efc:	d121      	bne.n	8004f42 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	2b01      	cmp	r3, #1
 8004f02:	d11e      	bne.n	8004f42 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004f04:	4b34      	ldr	r3, [pc, #208]	; (8004fd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f003 0308 	and.w	r3, r3, #8
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d107      	bne.n	8004f20 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004f10:	4b31      	ldr	r3, [pc, #196]	; (8004fd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f12:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004f16:	0a1b      	lsrs	r3, r3, #8
 8004f18:	f003 030f 	and.w	r3, r3, #15
 8004f1c:	61fb      	str	r3, [r7, #28]
 8004f1e:	e005      	b.n	8004f2c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004f20:	4b2d      	ldr	r3, [pc, #180]	; (8004fd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	091b      	lsrs	r3, r3, #4
 8004f26:	f003 030f 	and.w	r3, r3, #15
 8004f2a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004f2c:	4a2b      	ldr	r2, [pc, #172]	; (8004fdc <HAL_RCC_GetSysClockFreq+0x10c>)
 8004f2e:	69fb      	ldr	r3, [r7, #28]
 8004f30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f34:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d10d      	bne.n	8004f58 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004f3c:	69fb      	ldr	r3, [r7, #28]
 8004f3e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004f40:	e00a      	b.n	8004f58 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004f42:	693b      	ldr	r3, [r7, #16]
 8004f44:	2b04      	cmp	r3, #4
 8004f46:	d102      	bne.n	8004f4e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004f48:	4b25      	ldr	r3, [pc, #148]	; (8004fe0 <HAL_RCC_GetSysClockFreq+0x110>)
 8004f4a:	61bb      	str	r3, [r7, #24]
 8004f4c:	e004      	b.n	8004f58 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004f4e:	693b      	ldr	r3, [r7, #16]
 8004f50:	2b08      	cmp	r3, #8
 8004f52:	d101      	bne.n	8004f58 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004f54:	4b23      	ldr	r3, [pc, #140]	; (8004fe4 <HAL_RCC_GetSysClockFreq+0x114>)
 8004f56:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004f58:	693b      	ldr	r3, [r7, #16]
 8004f5a:	2b0c      	cmp	r3, #12
 8004f5c:	d134      	bne.n	8004fc8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004f5e:	4b1e      	ldr	r3, [pc, #120]	; (8004fd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f60:	68db      	ldr	r3, [r3, #12]
 8004f62:	f003 0303 	and.w	r3, r3, #3
 8004f66:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004f68:	68bb      	ldr	r3, [r7, #8]
 8004f6a:	2b02      	cmp	r3, #2
 8004f6c:	d003      	beq.n	8004f76 <HAL_RCC_GetSysClockFreq+0xa6>
 8004f6e:	68bb      	ldr	r3, [r7, #8]
 8004f70:	2b03      	cmp	r3, #3
 8004f72:	d003      	beq.n	8004f7c <HAL_RCC_GetSysClockFreq+0xac>
 8004f74:	e005      	b.n	8004f82 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004f76:	4b1a      	ldr	r3, [pc, #104]	; (8004fe0 <HAL_RCC_GetSysClockFreq+0x110>)
 8004f78:	617b      	str	r3, [r7, #20]
      break;
 8004f7a:	e005      	b.n	8004f88 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004f7c:	4b19      	ldr	r3, [pc, #100]	; (8004fe4 <HAL_RCC_GetSysClockFreq+0x114>)
 8004f7e:	617b      	str	r3, [r7, #20]
      break;
 8004f80:	e002      	b.n	8004f88 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004f82:	69fb      	ldr	r3, [r7, #28]
 8004f84:	617b      	str	r3, [r7, #20]
      break;
 8004f86:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004f88:	4b13      	ldr	r3, [pc, #76]	; (8004fd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f8a:	68db      	ldr	r3, [r3, #12]
 8004f8c:	091b      	lsrs	r3, r3, #4
 8004f8e:	f003 0307 	and.w	r3, r3, #7
 8004f92:	3301      	adds	r3, #1
 8004f94:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004f96:	4b10      	ldr	r3, [pc, #64]	; (8004fd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f98:	68db      	ldr	r3, [r3, #12]
 8004f9a:	0a1b      	lsrs	r3, r3, #8
 8004f9c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004fa0:	697a      	ldr	r2, [r7, #20]
 8004fa2:	fb03 f202 	mul.w	r2, r3, r2
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fac:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004fae:	4b0a      	ldr	r3, [pc, #40]	; (8004fd8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004fb0:	68db      	ldr	r3, [r3, #12]
 8004fb2:	0e5b      	lsrs	r3, r3, #25
 8004fb4:	f003 0303 	and.w	r3, r3, #3
 8004fb8:	3301      	adds	r3, #1
 8004fba:	005b      	lsls	r3, r3, #1
 8004fbc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004fbe:	697a      	ldr	r2, [r7, #20]
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fc6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004fc8:	69bb      	ldr	r3, [r7, #24]
}
 8004fca:	4618      	mov	r0, r3
 8004fcc:	3724      	adds	r7, #36	; 0x24
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd4:	4770      	bx	lr
 8004fd6:	bf00      	nop
 8004fd8:	40021000 	.word	0x40021000
 8004fdc:	0800c0d0 	.word	0x0800c0d0
 8004fe0:	00f42400 	.word	0x00f42400
 8004fe4:	007a1200 	.word	0x007a1200

08004fe8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fec:	4b03      	ldr	r3, [pc, #12]	; (8004ffc <HAL_RCC_GetHCLKFreq+0x14>)
 8004fee:	681b      	ldr	r3, [r3, #0]
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff8:	4770      	bx	lr
 8004ffa:	bf00      	nop
 8004ffc:	2000001c 	.word	0x2000001c

08005000 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005004:	f7ff fff0 	bl	8004fe8 <HAL_RCC_GetHCLKFreq>
 8005008:	4602      	mov	r2, r0
 800500a:	4b06      	ldr	r3, [pc, #24]	; (8005024 <HAL_RCC_GetPCLK1Freq+0x24>)
 800500c:	689b      	ldr	r3, [r3, #8]
 800500e:	0a1b      	lsrs	r3, r3, #8
 8005010:	f003 0307 	and.w	r3, r3, #7
 8005014:	4904      	ldr	r1, [pc, #16]	; (8005028 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005016:	5ccb      	ldrb	r3, [r1, r3]
 8005018:	f003 031f 	and.w	r3, r3, #31
 800501c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005020:	4618      	mov	r0, r3
 8005022:	bd80      	pop	{r7, pc}
 8005024:	40021000 	.word	0x40021000
 8005028:	0800c0c8 	.word	0x0800c0c8

0800502c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800502c:	b580      	push	{r7, lr}
 800502e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005030:	f7ff ffda 	bl	8004fe8 <HAL_RCC_GetHCLKFreq>
 8005034:	4602      	mov	r2, r0
 8005036:	4b06      	ldr	r3, [pc, #24]	; (8005050 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005038:	689b      	ldr	r3, [r3, #8]
 800503a:	0adb      	lsrs	r3, r3, #11
 800503c:	f003 0307 	and.w	r3, r3, #7
 8005040:	4904      	ldr	r1, [pc, #16]	; (8005054 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005042:	5ccb      	ldrb	r3, [r1, r3]
 8005044:	f003 031f 	and.w	r3, r3, #31
 8005048:	fa22 f303 	lsr.w	r3, r2, r3
}
 800504c:	4618      	mov	r0, r3
 800504e:	bd80      	pop	{r7, pc}
 8005050:	40021000 	.word	0x40021000
 8005054:	0800c0c8 	.word	0x0800c0c8

08005058 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b086      	sub	sp, #24
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005060:	2300      	movs	r3, #0
 8005062:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005064:	4b2a      	ldr	r3, [pc, #168]	; (8005110 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005066:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005068:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800506c:	2b00      	cmp	r3, #0
 800506e:	d003      	beq.n	8005078 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005070:	f7ff f9ee 	bl	8004450 <HAL_PWREx_GetVoltageRange>
 8005074:	6178      	str	r0, [r7, #20]
 8005076:	e014      	b.n	80050a2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005078:	4b25      	ldr	r3, [pc, #148]	; (8005110 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800507a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800507c:	4a24      	ldr	r2, [pc, #144]	; (8005110 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800507e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005082:	6593      	str	r3, [r2, #88]	; 0x58
 8005084:	4b22      	ldr	r3, [pc, #136]	; (8005110 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005086:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005088:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800508c:	60fb      	str	r3, [r7, #12]
 800508e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005090:	f7ff f9de 	bl	8004450 <HAL_PWREx_GetVoltageRange>
 8005094:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005096:	4b1e      	ldr	r3, [pc, #120]	; (8005110 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005098:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800509a:	4a1d      	ldr	r2, [pc, #116]	; (8005110 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800509c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80050a0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80050a8:	d10b      	bne.n	80050c2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2b80      	cmp	r3, #128	; 0x80
 80050ae:	d919      	bls.n	80050e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2ba0      	cmp	r3, #160	; 0xa0
 80050b4:	d902      	bls.n	80050bc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80050b6:	2302      	movs	r3, #2
 80050b8:	613b      	str	r3, [r7, #16]
 80050ba:	e013      	b.n	80050e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80050bc:	2301      	movs	r3, #1
 80050be:	613b      	str	r3, [r7, #16]
 80050c0:	e010      	b.n	80050e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2b80      	cmp	r3, #128	; 0x80
 80050c6:	d902      	bls.n	80050ce <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80050c8:	2303      	movs	r3, #3
 80050ca:	613b      	str	r3, [r7, #16]
 80050cc:	e00a      	b.n	80050e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2b80      	cmp	r3, #128	; 0x80
 80050d2:	d102      	bne.n	80050da <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80050d4:	2302      	movs	r3, #2
 80050d6:	613b      	str	r3, [r7, #16]
 80050d8:	e004      	b.n	80050e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2b70      	cmp	r3, #112	; 0x70
 80050de:	d101      	bne.n	80050e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80050e0:	2301      	movs	r3, #1
 80050e2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80050e4:	4b0b      	ldr	r3, [pc, #44]	; (8005114 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f023 0207 	bic.w	r2, r3, #7
 80050ec:	4909      	ldr	r1, [pc, #36]	; (8005114 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	4313      	orrs	r3, r2
 80050f2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80050f4:	4b07      	ldr	r3, [pc, #28]	; (8005114 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f003 0307 	and.w	r3, r3, #7
 80050fc:	693a      	ldr	r2, [r7, #16]
 80050fe:	429a      	cmp	r2, r3
 8005100:	d001      	beq.n	8005106 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005102:	2301      	movs	r3, #1
 8005104:	e000      	b.n	8005108 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005106:	2300      	movs	r3, #0
}
 8005108:	4618      	mov	r0, r3
 800510a:	3718      	adds	r7, #24
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}
 8005110:	40021000 	.word	0x40021000
 8005114:	40022000 	.word	0x40022000

08005118 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005118:	b580      	push	{r7, lr}
 800511a:	b086      	sub	sp, #24
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005120:	2300      	movs	r3, #0
 8005122:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005124:	2300      	movs	r3, #0
 8005126:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005130:	2b00      	cmp	r3, #0
 8005132:	d041      	beq.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005138:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800513c:	d02a      	beq.n	8005194 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800513e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005142:	d824      	bhi.n	800518e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005144:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005148:	d008      	beq.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800514a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800514e:	d81e      	bhi.n	800518e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005150:	2b00      	cmp	r3, #0
 8005152:	d00a      	beq.n	800516a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005154:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005158:	d010      	beq.n	800517c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800515a:	e018      	b.n	800518e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800515c:	4b86      	ldr	r3, [pc, #536]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800515e:	68db      	ldr	r3, [r3, #12]
 8005160:	4a85      	ldr	r2, [pc, #532]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005162:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005166:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005168:	e015      	b.n	8005196 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	3304      	adds	r3, #4
 800516e:	2100      	movs	r1, #0
 8005170:	4618      	mov	r0, r3
 8005172:	f000 fabb 	bl	80056ec <RCCEx_PLLSAI1_Config>
 8005176:	4603      	mov	r3, r0
 8005178:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800517a:	e00c      	b.n	8005196 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	3320      	adds	r3, #32
 8005180:	2100      	movs	r1, #0
 8005182:	4618      	mov	r0, r3
 8005184:	f000 fba6 	bl	80058d4 <RCCEx_PLLSAI2_Config>
 8005188:	4603      	mov	r3, r0
 800518a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800518c:	e003      	b.n	8005196 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800518e:	2301      	movs	r3, #1
 8005190:	74fb      	strb	r3, [r7, #19]
      break;
 8005192:	e000      	b.n	8005196 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8005194:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005196:	7cfb      	ldrb	r3, [r7, #19]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d10b      	bne.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800519c:	4b76      	ldr	r3, [pc, #472]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800519e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051a2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80051aa:	4973      	ldr	r1, [pc, #460]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051ac:	4313      	orrs	r3, r2
 80051ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80051b2:	e001      	b.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051b4:	7cfb      	ldrb	r3, [r7, #19]
 80051b6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d041      	beq.n	8005248 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80051c8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80051cc:	d02a      	beq.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80051ce:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80051d2:	d824      	bhi.n	800521e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80051d4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80051d8:	d008      	beq.n	80051ec <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80051da:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80051de:	d81e      	bhi.n	800521e <HAL_RCCEx_PeriphCLKConfig+0x106>
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d00a      	beq.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80051e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80051e8:	d010      	beq.n	800520c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80051ea:	e018      	b.n	800521e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80051ec:	4b62      	ldr	r3, [pc, #392]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051ee:	68db      	ldr	r3, [r3, #12]
 80051f0:	4a61      	ldr	r2, [pc, #388]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051f6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80051f8:	e015      	b.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	3304      	adds	r3, #4
 80051fe:	2100      	movs	r1, #0
 8005200:	4618      	mov	r0, r3
 8005202:	f000 fa73 	bl	80056ec <RCCEx_PLLSAI1_Config>
 8005206:	4603      	mov	r3, r0
 8005208:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800520a:	e00c      	b.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	3320      	adds	r3, #32
 8005210:	2100      	movs	r1, #0
 8005212:	4618      	mov	r0, r3
 8005214:	f000 fb5e 	bl	80058d4 <RCCEx_PLLSAI2_Config>
 8005218:	4603      	mov	r3, r0
 800521a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800521c:	e003      	b.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800521e:	2301      	movs	r3, #1
 8005220:	74fb      	strb	r3, [r7, #19]
      break;
 8005222:	e000      	b.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8005224:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005226:	7cfb      	ldrb	r3, [r7, #19]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d10b      	bne.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800522c:	4b52      	ldr	r3, [pc, #328]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800522e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005232:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800523a:	494f      	ldr	r1, [pc, #316]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800523c:	4313      	orrs	r3, r2
 800523e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005242:	e001      	b.n	8005248 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005244:	7cfb      	ldrb	r3, [r7, #19]
 8005246:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005250:	2b00      	cmp	r3, #0
 8005252:	f000 80a0 	beq.w	8005396 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005256:	2300      	movs	r3, #0
 8005258:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800525a:	4b47      	ldr	r3, [pc, #284]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800525c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800525e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005262:	2b00      	cmp	r3, #0
 8005264:	d101      	bne.n	800526a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8005266:	2301      	movs	r3, #1
 8005268:	e000      	b.n	800526c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800526a:	2300      	movs	r3, #0
 800526c:	2b00      	cmp	r3, #0
 800526e:	d00d      	beq.n	800528c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005270:	4b41      	ldr	r3, [pc, #260]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005272:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005274:	4a40      	ldr	r2, [pc, #256]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005276:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800527a:	6593      	str	r3, [r2, #88]	; 0x58
 800527c:	4b3e      	ldr	r3, [pc, #248]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800527e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005280:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005284:	60bb      	str	r3, [r7, #8]
 8005286:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005288:	2301      	movs	r3, #1
 800528a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800528c:	4b3b      	ldr	r3, [pc, #236]	; (800537c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	4a3a      	ldr	r2, [pc, #232]	; (800537c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005292:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005296:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005298:	f7fd fd8c 	bl	8002db4 <HAL_GetTick>
 800529c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800529e:	e009      	b.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052a0:	f7fd fd88 	bl	8002db4 <HAL_GetTick>
 80052a4:	4602      	mov	r2, r0
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	1ad3      	subs	r3, r2, r3
 80052aa:	2b02      	cmp	r3, #2
 80052ac:	d902      	bls.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80052ae:	2303      	movs	r3, #3
 80052b0:	74fb      	strb	r3, [r7, #19]
        break;
 80052b2:	e005      	b.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80052b4:	4b31      	ldr	r3, [pc, #196]	; (800537c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d0ef      	beq.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80052c0:	7cfb      	ldrb	r3, [r7, #19]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d15c      	bne.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80052c6:	4b2c      	ldr	r3, [pc, #176]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052cc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052d0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d01f      	beq.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052de:	697a      	ldr	r2, [r7, #20]
 80052e0:	429a      	cmp	r2, r3
 80052e2:	d019      	beq.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80052e4:	4b24      	ldr	r3, [pc, #144]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052ee:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80052f0:	4b21      	ldr	r3, [pc, #132]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052f6:	4a20      	ldr	r2, [pc, #128]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005300:	4b1d      	ldr	r3, [pc, #116]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005302:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005306:	4a1c      	ldr	r2, [pc, #112]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005308:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800530c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005310:	4a19      	ldr	r2, [pc, #100]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005312:	697b      	ldr	r3, [r7, #20]
 8005314:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005318:	697b      	ldr	r3, [r7, #20]
 800531a:	f003 0301 	and.w	r3, r3, #1
 800531e:	2b00      	cmp	r3, #0
 8005320:	d016      	beq.n	8005350 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005322:	f7fd fd47 	bl	8002db4 <HAL_GetTick>
 8005326:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005328:	e00b      	b.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800532a:	f7fd fd43 	bl	8002db4 <HAL_GetTick>
 800532e:	4602      	mov	r2, r0
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	1ad3      	subs	r3, r2, r3
 8005334:	f241 3288 	movw	r2, #5000	; 0x1388
 8005338:	4293      	cmp	r3, r2
 800533a:	d902      	bls.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800533c:	2303      	movs	r3, #3
 800533e:	74fb      	strb	r3, [r7, #19]
            break;
 8005340:	e006      	b.n	8005350 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005342:	4b0d      	ldr	r3, [pc, #52]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005344:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005348:	f003 0302 	and.w	r3, r3, #2
 800534c:	2b00      	cmp	r3, #0
 800534e:	d0ec      	beq.n	800532a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005350:	7cfb      	ldrb	r3, [r7, #19]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d10c      	bne.n	8005370 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005356:	4b08      	ldr	r3, [pc, #32]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005358:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800535c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005366:	4904      	ldr	r1, [pc, #16]	; (8005378 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005368:	4313      	orrs	r3, r2
 800536a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800536e:	e009      	b.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005370:	7cfb      	ldrb	r3, [r7, #19]
 8005372:	74bb      	strb	r3, [r7, #18]
 8005374:	e006      	b.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8005376:	bf00      	nop
 8005378:	40021000 	.word	0x40021000
 800537c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005380:	7cfb      	ldrb	r3, [r7, #19]
 8005382:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005384:	7c7b      	ldrb	r3, [r7, #17]
 8005386:	2b01      	cmp	r3, #1
 8005388:	d105      	bne.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800538a:	4b9e      	ldr	r3, [pc, #632]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800538c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800538e:	4a9d      	ldr	r2, [pc, #628]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005390:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005394:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f003 0301 	and.w	r3, r3, #1
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d00a      	beq.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80053a2:	4b98      	ldr	r3, [pc, #608]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053a8:	f023 0203 	bic.w	r2, r3, #3
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053b0:	4994      	ldr	r1, [pc, #592]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053b2:	4313      	orrs	r3, r2
 80053b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f003 0302 	and.w	r3, r3, #2
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d00a      	beq.n	80053da <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80053c4:	4b8f      	ldr	r3, [pc, #572]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053ca:	f023 020c 	bic.w	r2, r3, #12
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053d2:	498c      	ldr	r1, [pc, #560]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053d4:	4313      	orrs	r3, r2
 80053d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f003 0304 	and.w	r3, r3, #4
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d00a      	beq.n	80053fc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80053e6:	4b87      	ldr	r3, [pc, #540]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053ec:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053f4:	4983      	ldr	r1, [pc, #524]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053f6:	4313      	orrs	r3, r2
 80053f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f003 0308 	and.w	r3, r3, #8
 8005404:	2b00      	cmp	r3, #0
 8005406:	d00a      	beq.n	800541e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005408:	4b7e      	ldr	r3, [pc, #504]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800540a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800540e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005416:	497b      	ldr	r1, [pc, #492]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005418:	4313      	orrs	r3, r2
 800541a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f003 0310 	and.w	r3, r3, #16
 8005426:	2b00      	cmp	r3, #0
 8005428:	d00a      	beq.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800542a:	4b76      	ldr	r3, [pc, #472]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800542c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005430:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005438:	4972      	ldr	r1, [pc, #456]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800543a:	4313      	orrs	r3, r2
 800543c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f003 0320 	and.w	r3, r3, #32
 8005448:	2b00      	cmp	r3, #0
 800544a:	d00a      	beq.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800544c:	4b6d      	ldr	r3, [pc, #436]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800544e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005452:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800545a:	496a      	ldr	r1, [pc, #424]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800545c:	4313      	orrs	r3, r2
 800545e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800546a:	2b00      	cmp	r3, #0
 800546c:	d00a      	beq.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800546e:	4b65      	ldr	r3, [pc, #404]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005470:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005474:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800547c:	4961      	ldr	r1, [pc, #388]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800547e:	4313      	orrs	r3, r2
 8005480:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800548c:	2b00      	cmp	r3, #0
 800548e:	d00a      	beq.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005490:	4b5c      	ldr	r3, [pc, #368]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005492:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005496:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800549e:	4959      	ldr	r1, [pc, #356]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054a0:	4313      	orrs	r3, r2
 80054a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d00a      	beq.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80054b2:	4b54      	ldr	r3, [pc, #336]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054b8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054c0:	4950      	ldr	r1, [pc, #320]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054c2:	4313      	orrs	r3, r2
 80054c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d00a      	beq.n	80054ea <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80054d4:	4b4b      	ldr	r3, [pc, #300]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054da:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054e2:	4948      	ldr	r1, [pc, #288]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054e4:	4313      	orrs	r3, r2
 80054e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d00a      	beq.n	800550c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80054f6:	4b43      	ldr	r3, [pc, #268]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054fc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005504:	493f      	ldr	r1, [pc, #252]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005506:	4313      	orrs	r3, r2
 8005508:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005514:	2b00      	cmp	r3, #0
 8005516:	d028      	beq.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005518:	4b3a      	ldr	r3, [pc, #232]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800551a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800551e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005526:	4937      	ldr	r1, [pc, #220]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005528:	4313      	orrs	r3, r2
 800552a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005532:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005536:	d106      	bne.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005538:	4b32      	ldr	r3, [pc, #200]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800553a:	68db      	ldr	r3, [r3, #12]
 800553c:	4a31      	ldr	r2, [pc, #196]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800553e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005542:	60d3      	str	r3, [r2, #12]
 8005544:	e011      	b.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800554a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800554e:	d10c      	bne.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	3304      	adds	r3, #4
 8005554:	2101      	movs	r1, #1
 8005556:	4618      	mov	r0, r3
 8005558:	f000 f8c8 	bl	80056ec <RCCEx_PLLSAI1_Config>
 800555c:	4603      	mov	r3, r0
 800555e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005560:	7cfb      	ldrb	r3, [r7, #19]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d001      	beq.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8005566:	7cfb      	ldrb	r3, [r7, #19]
 8005568:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005572:	2b00      	cmp	r3, #0
 8005574:	d028      	beq.n	80055c8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005576:	4b23      	ldr	r3, [pc, #140]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005578:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800557c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005584:	491f      	ldr	r1, [pc, #124]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005586:	4313      	orrs	r3, r2
 8005588:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005590:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005594:	d106      	bne.n	80055a4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005596:	4b1b      	ldr	r3, [pc, #108]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005598:	68db      	ldr	r3, [r3, #12]
 800559a:	4a1a      	ldr	r2, [pc, #104]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800559c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80055a0:	60d3      	str	r3, [r2, #12]
 80055a2:	e011      	b.n	80055c8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055a8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80055ac:	d10c      	bne.n	80055c8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	3304      	adds	r3, #4
 80055b2:	2101      	movs	r1, #1
 80055b4:	4618      	mov	r0, r3
 80055b6:	f000 f899 	bl	80056ec <RCCEx_PLLSAI1_Config>
 80055ba:	4603      	mov	r3, r0
 80055bc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80055be:	7cfb      	ldrb	r3, [r7, #19]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d001      	beq.n	80055c8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80055c4:	7cfb      	ldrb	r3, [r7, #19]
 80055c6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d02b      	beq.n	800562c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80055d4:	4b0b      	ldr	r3, [pc, #44]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055da:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80055e2:	4908      	ldr	r1, [pc, #32]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055e4:	4313      	orrs	r3, r2
 80055e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80055ee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80055f2:	d109      	bne.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80055f4:	4b03      	ldr	r3, [pc, #12]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055f6:	68db      	ldr	r3, [r3, #12]
 80055f8:	4a02      	ldr	r2, [pc, #8]	; (8005604 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80055fe:	60d3      	str	r3, [r2, #12]
 8005600:	e014      	b.n	800562c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005602:	bf00      	nop
 8005604:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800560c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005610:	d10c      	bne.n	800562c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	3304      	adds	r3, #4
 8005616:	2101      	movs	r1, #1
 8005618:	4618      	mov	r0, r3
 800561a:	f000 f867 	bl	80056ec <RCCEx_PLLSAI1_Config>
 800561e:	4603      	mov	r3, r0
 8005620:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005622:	7cfb      	ldrb	r3, [r7, #19]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d001      	beq.n	800562c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005628:	7cfb      	ldrb	r3, [r7, #19]
 800562a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005634:	2b00      	cmp	r3, #0
 8005636:	d02f      	beq.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005638:	4b2b      	ldr	r3, [pc, #172]	; (80056e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800563a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800563e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005646:	4928      	ldr	r1, [pc, #160]	; (80056e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005648:	4313      	orrs	r3, r2
 800564a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005652:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005656:	d10d      	bne.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	3304      	adds	r3, #4
 800565c:	2102      	movs	r1, #2
 800565e:	4618      	mov	r0, r3
 8005660:	f000 f844 	bl	80056ec <RCCEx_PLLSAI1_Config>
 8005664:	4603      	mov	r3, r0
 8005666:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005668:	7cfb      	ldrb	r3, [r7, #19]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d014      	beq.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800566e:	7cfb      	ldrb	r3, [r7, #19]
 8005670:	74bb      	strb	r3, [r7, #18]
 8005672:	e011      	b.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005678:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800567c:	d10c      	bne.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	3320      	adds	r3, #32
 8005682:	2102      	movs	r1, #2
 8005684:	4618      	mov	r0, r3
 8005686:	f000 f925 	bl	80058d4 <RCCEx_PLLSAI2_Config>
 800568a:	4603      	mov	r3, r0
 800568c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800568e:	7cfb      	ldrb	r3, [r7, #19]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d001      	beq.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005694:	7cfb      	ldrb	r3, [r7, #19]
 8005696:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d00a      	beq.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80056a4:	4b10      	ldr	r3, [pc, #64]	; (80056e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80056a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056aa:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80056b2:	490d      	ldr	r1, [pc, #52]	; (80056e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80056b4:	4313      	orrs	r3, r2
 80056b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d00b      	beq.n	80056de <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80056c6:	4b08      	ldr	r3, [pc, #32]	; (80056e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80056c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056cc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80056d6:	4904      	ldr	r1, [pc, #16]	; (80056e8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80056d8:	4313      	orrs	r3, r2
 80056da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80056de:	7cbb      	ldrb	r3, [r7, #18]
}
 80056e0:	4618      	mov	r0, r3
 80056e2:	3718      	adds	r7, #24
 80056e4:	46bd      	mov	sp, r7
 80056e6:	bd80      	pop	{r7, pc}
 80056e8:	40021000 	.word	0x40021000

080056ec <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b084      	sub	sp, #16
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
 80056f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80056f6:	2300      	movs	r3, #0
 80056f8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80056fa:	4b75      	ldr	r3, [pc, #468]	; (80058d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056fc:	68db      	ldr	r3, [r3, #12]
 80056fe:	f003 0303 	and.w	r3, r3, #3
 8005702:	2b00      	cmp	r3, #0
 8005704:	d018      	beq.n	8005738 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005706:	4b72      	ldr	r3, [pc, #456]	; (80058d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005708:	68db      	ldr	r3, [r3, #12]
 800570a:	f003 0203 	and.w	r2, r3, #3
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	429a      	cmp	r2, r3
 8005714:	d10d      	bne.n	8005732 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
       ||
 800571a:	2b00      	cmp	r3, #0
 800571c:	d009      	beq.n	8005732 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800571e:	4b6c      	ldr	r3, [pc, #432]	; (80058d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005720:	68db      	ldr	r3, [r3, #12]
 8005722:	091b      	lsrs	r3, r3, #4
 8005724:	f003 0307 	and.w	r3, r3, #7
 8005728:	1c5a      	adds	r2, r3, #1
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	685b      	ldr	r3, [r3, #4]
       ||
 800572e:	429a      	cmp	r2, r3
 8005730:	d047      	beq.n	80057c2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005732:	2301      	movs	r3, #1
 8005734:	73fb      	strb	r3, [r7, #15]
 8005736:	e044      	b.n	80057c2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	2b03      	cmp	r3, #3
 800573e:	d018      	beq.n	8005772 <RCCEx_PLLSAI1_Config+0x86>
 8005740:	2b03      	cmp	r3, #3
 8005742:	d825      	bhi.n	8005790 <RCCEx_PLLSAI1_Config+0xa4>
 8005744:	2b01      	cmp	r3, #1
 8005746:	d002      	beq.n	800574e <RCCEx_PLLSAI1_Config+0x62>
 8005748:	2b02      	cmp	r3, #2
 800574a:	d009      	beq.n	8005760 <RCCEx_PLLSAI1_Config+0x74>
 800574c:	e020      	b.n	8005790 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800574e:	4b60      	ldr	r3, [pc, #384]	; (80058d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f003 0302 	and.w	r3, r3, #2
 8005756:	2b00      	cmp	r3, #0
 8005758:	d11d      	bne.n	8005796 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800575e:	e01a      	b.n	8005796 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005760:	4b5b      	ldr	r3, [pc, #364]	; (80058d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005768:	2b00      	cmp	r3, #0
 800576a:	d116      	bne.n	800579a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800576c:	2301      	movs	r3, #1
 800576e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005770:	e013      	b.n	800579a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005772:	4b57      	ldr	r3, [pc, #348]	; (80058d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800577a:	2b00      	cmp	r3, #0
 800577c:	d10f      	bne.n	800579e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800577e:	4b54      	ldr	r3, [pc, #336]	; (80058d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005786:	2b00      	cmp	r3, #0
 8005788:	d109      	bne.n	800579e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800578a:	2301      	movs	r3, #1
 800578c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800578e:	e006      	b.n	800579e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005790:	2301      	movs	r3, #1
 8005792:	73fb      	strb	r3, [r7, #15]
      break;
 8005794:	e004      	b.n	80057a0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005796:	bf00      	nop
 8005798:	e002      	b.n	80057a0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800579a:	bf00      	nop
 800579c:	e000      	b.n	80057a0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800579e:	bf00      	nop
    }

    if(status == HAL_OK)
 80057a0:	7bfb      	ldrb	r3, [r7, #15]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d10d      	bne.n	80057c2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80057a6:	4b4a      	ldr	r3, [pc, #296]	; (80058d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057a8:	68db      	ldr	r3, [r3, #12]
 80057aa:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6819      	ldr	r1, [r3, #0]
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	685b      	ldr	r3, [r3, #4]
 80057b6:	3b01      	subs	r3, #1
 80057b8:	011b      	lsls	r3, r3, #4
 80057ba:	430b      	orrs	r3, r1
 80057bc:	4944      	ldr	r1, [pc, #272]	; (80058d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057be:	4313      	orrs	r3, r2
 80057c0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80057c2:	7bfb      	ldrb	r3, [r7, #15]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d17d      	bne.n	80058c4 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80057c8:	4b41      	ldr	r3, [pc, #260]	; (80058d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4a40      	ldr	r2, [pc, #256]	; (80058d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057ce:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80057d2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057d4:	f7fd faee 	bl	8002db4 <HAL_GetTick>
 80057d8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80057da:	e009      	b.n	80057f0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80057dc:	f7fd faea 	bl	8002db4 <HAL_GetTick>
 80057e0:	4602      	mov	r2, r0
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	1ad3      	subs	r3, r2, r3
 80057e6:	2b02      	cmp	r3, #2
 80057e8:	d902      	bls.n	80057f0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80057ea:	2303      	movs	r3, #3
 80057ec:	73fb      	strb	r3, [r7, #15]
        break;
 80057ee:	e005      	b.n	80057fc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80057f0:	4b37      	ldr	r3, [pc, #220]	; (80058d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d1ef      	bne.n	80057dc <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80057fc:	7bfb      	ldrb	r3, [r7, #15]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d160      	bne.n	80058c4 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d111      	bne.n	800582c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005808:	4b31      	ldr	r3, [pc, #196]	; (80058d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800580a:	691b      	ldr	r3, [r3, #16]
 800580c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005810:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005814:	687a      	ldr	r2, [r7, #4]
 8005816:	6892      	ldr	r2, [r2, #8]
 8005818:	0211      	lsls	r1, r2, #8
 800581a:	687a      	ldr	r2, [r7, #4]
 800581c:	68d2      	ldr	r2, [r2, #12]
 800581e:	0912      	lsrs	r2, r2, #4
 8005820:	0452      	lsls	r2, r2, #17
 8005822:	430a      	orrs	r2, r1
 8005824:	492a      	ldr	r1, [pc, #168]	; (80058d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005826:	4313      	orrs	r3, r2
 8005828:	610b      	str	r3, [r1, #16]
 800582a:	e027      	b.n	800587c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	2b01      	cmp	r3, #1
 8005830:	d112      	bne.n	8005858 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005832:	4b27      	ldr	r3, [pc, #156]	; (80058d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005834:	691b      	ldr	r3, [r3, #16]
 8005836:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800583a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800583e:	687a      	ldr	r2, [r7, #4]
 8005840:	6892      	ldr	r2, [r2, #8]
 8005842:	0211      	lsls	r1, r2, #8
 8005844:	687a      	ldr	r2, [r7, #4]
 8005846:	6912      	ldr	r2, [r2, #16]
 8005848:	0852      	lsrs	r2, r2, #1
 800584a:	3a01      	subs	r2, #1
 800584c:	0552      	lsls	r2, r2, #21
 800584e:	430a      	orrs	r2, r1
 8005850:	491f      	ldr	r1, [pc, #124]	; (80058d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005852:	4313      	orrs	r3, r2
 8005854:	610b      	str	r3, [r1, #16]
 8005856:	e011      	b.n	800587c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005858:	4b1d      	ldr	r3, [pc, #116]	; (80058d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800585a:	691b      	ldr	r3, [r3, #16]
 800585c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005860:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005864:	687a      	ldr	r2, [r7, #4]
 8005866:	6892      	ldr	r2, [r2, #8]
 8005868:	0211      	lsls	r1, r2, #8
 800586a:	687a      	ldr	r2, [r7, #4]
 800586c:	6952      	ldr	r2, [r2, #20]
 800586e:	0852      	lsrs	r2, r2, #1
 8005870:	3a01      	subs	r2, #1
 8005872:	0652      	lsls	r2, r2, #25
 8005874:	430a      	orrs	r2, r1
 8005876:	4916      	ldr	r1, [pc, #88]	; (80058d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005878:	4313      	orrs	r3, r2
 800587a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800587c:	4b14      	ldr	r3, [pc, #80]	; (80058d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	4a13      	ldr	r2, [pc, #76]	; (80058d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005882:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005886:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005888:	f7fd fa94 	bl	8002db4 <HAL_GetTick>
 800588c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800588e:	e009      	b.n	80058a4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005890:	f7fd fa90 	bl	8002db4 <HAL_GetTick>
 8005894:	4602      	mov	r2, r0
 8005896:	68bb      	ldr	r3, [r7, #8]
 8005898:	1ad3      	subs	r3, r2, r3
 800589a:	2b02      	cmp	r3, #2
 800589c:	d902      	bls.n	80058a4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800589e:	2303      	movs	r3, #3
 80058a0:	73fb      	strb	r3, [r7, #15]
          break;
 80058a2:	e005      	b.n	80058b0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80058a4:	4b0a      	ldr	r3, [pc, #40]	; (80058d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d0ef      	beq.n	8005890 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80058b0:	7bfb      	ldrb	r3, [r7, #15]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d106      	bne.n	80058c4 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80058b6:	4b06      	ldr	r3, [pc, #24]	; (80058d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80058b8:	691a      	ldr	r2, [r3, #16]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	699b      	ldr	r3, [r3, #24]
 80058be:	4904      	ldr	r1, [pc, #16]	; (80058d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 80058c0:	4313      	orrs	r3, r2
 80058c2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80058c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	3710      	adds	r7, #16
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bd80      	pop	{r7, pc}
 80058ce:	bf00      	nop
 80058d0:	40021000 	.word	0x40021000

080058d4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b084      	sub	sp, #16
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
 80058dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80058de:	2300      	movs	r3, #0
 80058e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80058e2:	4b6a      	ldr	r3, [pc, #424]	; (8005a8c <RCCEx_PLLSAI2_Config+0x1b8>)
 80058e4:	68db      	ldr	r3, [r3, #12]
 80058e6:	f003 0303 	and.w	r3, r3, #3
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d018      	beq.n	8005920 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80058ee:	4b67      	ldr	r3, [pc, #412]	; (8005a8c <RCCEx_PLLSAI2_Config+0x1b8>)
 80058f0:	68db      	ldr	r3, [r3, #12]
 80058f2:	f003 0203 	and.w	r2, r3, #3
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	429a      	cmp	r2, r3
 80058fc:	d10d      	bne.n	800591a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
       ||
 8005902:	2b00      	cmp	r3, #0
 8005904:	d009      	beq.n	800591a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005906:	4b61      	ldr	r3, [pc, #388]	; (8005a8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005908:	68db      	ldr	r3, [r3, #12]
 800590a:	091b      	lsrs	r3, r3, #4
 800590c:	f003 0307 	and.w	r3, r3, #7
 8005910:	1c5a      	adds	r2, r3, #1
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	685b      	ldr	r3, [r3, #4]
       ||
 8005916:	429a      	cmp	r2, r3
 8005918:	d047      	beq.n	80059aa <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800591a:	2301      	movs	r3, #1
 800591c:	73fb      	strb	r3, [r7, #15]
 800591e:	e044      	b.n	80059aa <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	2b03      	cmp	r3, #3
 8005926:	d018      	beq.n	800595a <RCCEx_PLLSAI2_Config+0x86>
 8005928:	2b03      	cmp	r3, #3
 800592a:	d825      	bhi.n	8005978 <RCCEx_PLLSAI2_Config+0xa4>
 800592c:	2b01      	cmp	r3, #1
 800592e:	d002      	beq.n	8005936 <RCCEx_PLLSAI2_Config+0x62>
 8005930:	2b02      	cmp	r3, #2
 8005932:	d009      	beq.n	8005948 <RCCEx_PLLSAI2_Config+0x74>
 8005934:	e020      	b.n	8005978 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005936:	4b55      	ldr	r3, [pc, #340]	; (8005a8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f003 0302 	and.w	r3, r3, #2
 800593e:	2b00      	cmp	r3, #0
 8005940:	d11d      	bne.n	800597e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005942:	2301      	movs	r3, #1
 8005944:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005946:	e01a      	b.n	800597e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005948:	4b50      	ldr	r3, [pc, #320]	; (8005a8c <RCCEx_PLLSAI2_Config+0x1b8>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005950:	2b00      	cmp	r3, #0
 8005952:	d116      	bne.n	8005982 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005954:	2301      	movs	r3, #1
 8005956:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005958:	e013      	b.n	8005982 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800595a:	4b4c      	ldr	r3, [pc, #304]	; (8005a8c <RCCEx_PLLSAI2_Config+0x1b8>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005962:	2b00      	cmp	r3, #0
 8005964:	d10f      	bne.n	8005986 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005966:	4b49      	ldr	r3, [pc, #292]	; (8005a8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800596e:	2b00      	cmp	r3, #0
 8005970:	d109      	bne.n	8005986 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005972:	2301      	movs	r3, #1
 8005974:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005976:	e006      	b.n	8005986 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005978:	2301      	movs	r3, #1
 800597a:	73fb      	strb	r3, [r7, #15]
      break;
 800597c:	e004      	b.n	8005988 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800597e:	bf00      	nop
 8005980:	e002      	b.n	8005988 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005982:	bf00      	nop
 8005984:	e000      	b.n	8005988 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005986:	bf00      	nop
    }

    if(status == HAL_OK)
 8005988:	7bfb      	ldrb	r3, [r7, #15]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d10d      	bne.n	80059aa <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800598e:	4b3f      	ldr	r3, [pc, #252]	; (8005a8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005990:	68db      	ldr	r3, [r3, #12]
 8005992:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6819      	ldr	r1, [r3, #0]
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	3b01      	subs	r3, #1
 80059a0:	011b      	lsls	r3, r3, #4
 80059a2:	430b      	orrs	r3, r1
 80059a4:	4939      	ldr	r1, [pc, #228]	; (8005a8c <RCCEx_PLLSAI2_Config+0x1b8>)
 80059a6:	4313      	orrs	r3, r2
 80059a8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80059aa:	7bfb      	ldrb	r3, [r7, #15]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d167      	bne.n	8005a80 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80059b0:	4b36      	ldr	r3, [pc, #216]	; (8005a8c <RCCEx_PLLSAI2_Config+0x1b8>)
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	4a35      	ldr	r2, [pc, #212]	; (8005a8c <RCCEx_PLLSAI2_Config+0x1b8>)
 80059b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80059ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059bc:	f7fd f9fa 	bl	8002db4 <HAL_GetTick>
 80059c0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80059c2:	e009      	b.n	80059d8 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80059c4:	f7fd f9f6 	bl	8002db4 <HAL_GetTick>
 80059c8:	4602      	mov	r2, r0
 80059ca:	68bb      	ldr	r3, [r7, #8]
 80059cc:	1ad3      	subs	r3, r2, r3
 80059ce:	2b02      	cmp	r3, #2
 80059d0:	d902      	bls.n	80059d8 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80059d2:	2303      	movs	r3, #3
 80059d4:	73fb      	strb	r3, [r7, #15]
        break;
 80059d6:	e005      	b.n	80059e4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80059d8:	4b2c      	ldr	r3, [pc, #176]	; (8005a8c <RCCEx_PLLSAI2_Config+0x1b8>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d1ef      	bne.n	80059c4 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80059e4:	7bfb      	ldrb	r3, [r7, #15]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d14a      	bne.n	8005a80 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d111      	bne.n	8005a14 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80059f0:	4b26      	ldr	r3, [pc, #152]	; (8005a8c <RCCEx_PLLSAI2_Config+0x1b8>)
 80059f2:	695b      	ldr	r3, [r3, #20]
 80059f4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80059f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059fc:	687a      	ldr	r2, [r7, #4]
 80059fe:	6892      	ldr	r2, [r2, #8]
 8005a00:	0211      	lsls	r1, r2, #8
 8005a02:	687a      	ldr	r2, [r7, #4]
 8005a04:	68d2      	ldr	r2, [r2, #12]
 8005a06:	0912      	lsrs	r2, r2, #4
 8005a08:	0452      	lsls	r2, r2, #17
 8005a0a:	430a      	orrs	r2, r1
 8005a0c:	491f      	ldr	r1, [pc, #124]	; (8005a8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a0e:	4313      	orrs	r3, r2
 8005a10:	614b      	str	r3, [r1, #20]
 8005a12:	e011      	b.n	8005a38 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005a14:	4b1d      	ldr	r3, [pc, #116]	; (8005a8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a16:	695b      	ldr	r3, [r3, #20]
 8005a18:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005a1c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005a20:	687a      	ldr	r2, [r7, #4]
 8005a22:	6892      	ldr	r2, [r2, #8]
 8005a24:	0211      	lsls	r1, r2, #8
 8005a26:	687a      	ldr	r2, [r7, #4]
 8005a28:	6912      	ldr	r2, [r2, #16]
 8005a2a:	0852      	lsrs	r2, r2, #1
 8005a2c:	3a01      	subs	r2, #1
 8005a2e:	0652      	lsls	r2, r2, #25
 8005a30:	430a      	orrs	r2, r1
 8005a32:	4916      	ldr	r1, [pc, #88]	; (8005a8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a34:	4313      	orrs	r3, r2
 8005a36:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005a38:	4b14      	ldr	r3, [pc, #80]	; (8005a8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a13      	ldr	r2, [pc, #76]	; (8005a8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a42:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a44:	f7fd f9b6 	bl	8002db4 <HAL_GetTick>
 8005a48:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005a4a:	e009      	b.n	8005a60 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005a4c:	f7fd f9b2 	bl	8002db4 <HAL_GetTick>
 8005a50:	4602      	mov	r2, r0
 8005a52:	68bb      	ldr	r3, [r7, #8]
 8005a54:	1ad3      	subs	r3, r2, r3
 8005a56:	2b02      	cmp	r3, #2
 8005a58:	d902      	bls.n	8005a60 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005a5a:	2303      	movs	r3, #3
 8005a5c:	73fb      	strb	r3, [r7, #15]
          break;
 8005a5e:	e005      	b.n	8005a6c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005a60:	4b0a      	ldr	r3, [pc, #40]	; (8005a8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d0ef      	beq.n	8005a4c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005a6c:	7bfb      	ldrb	r3, [r7, #15]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d106      	bne.n	8005a80 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005a72:	4b06      	ldr	r3, [pc, #24]	; (8005a8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a74:	695a      	ldr	r2, [r3, #20]
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	695b      	ldr	r3, [r3, #20]
 8005a7a:	4904      	ldr	r1, [pc, #16]	; (8005a8c <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a7c:	4313      	orrs	r3, r2
 8005a7e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005a80:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a82:	4618      	mov	r0, r3
 8005a84:	3710      	adds	r7, #16
 8005a86:	46bd      	mov	sp, r7
 8005a88:	bd80      	pop	{r7, pc}
 8005a8a:	bf00      	nop
 8005a8c:	40021000 	.word	0x40021000

08005a90 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b082      	sub	sp, #8
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d101      	bne.n	8005aa2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	e049      	b.n	8005b36 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005aa8:	b2db      	uxtb	r3, r3
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d106      	bne.n	8005abc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005ab6:	6878      	ldr	r0, [r7, #4]
 8005ab8:	f7fc fcbc 	bl	8002434 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2202      	movs	r2, #2
 8005ac0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681a      	ldr	r2, [r3, #0]
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	3304      	adds	r3, #4
 8005acc:	4619      	mov	r1, r3
 8005ace:	4610      	mov	r0, r2
 8005ad0:	f000 ff1a 	bl	8006908 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2201      	movs	r2, #1
 8005ad8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2201      	movs	r2, #1
 8005af0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2201      	movs	r2, #1
 8005af8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2201      	movs	r2, #1
 8005b00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2201      	movs	r2, #1
 8005b08:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2201      	movs	r2, #1
 8005b10:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2201      	movs	r2, #1
 8005b18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2201      	movs	r2, #1
 8005b20:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2201      	movs	r2, #1
 8005b28:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2201      	movs	r2, #1
 8005b30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005b34:	2300      	movs	r3, #0
}
 8005b36:	4618      	mov	r0, r3
 8005b38:	3708      	adds	r7, #8
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	bd80      	pop	{r7, pc}

08005b3e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005b3e:	b580      	push	{r7, lr}
 8005b40:	b082      	sub	sp, #8
 8005b42:	af00      	add	r7, sp, #0
 8005b44:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d101      	bne.n	8005b50 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005b4c:	2301      	movs	r3, #1
 8005b4e:	e049      	b.n	8005be4 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b56:	b2db      	uxtb	r3, r3
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d106      	bne.n	8005b6a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005b64:	6878      	ldr	r0, [r7, #4]
 8005b66:	f000 f841 	bl	8005bec <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2202      	movs	r2, #2
 8005b6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681a      	ldr	r2, [r3, #0]
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	3304      	adds	r3, #4
 8005b7a:	4619      	mov	r1, r3
 8005b7c:	4610      	mov	r0, r2
 8005b7e:	f000 fec3 	bl	8006908 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2201      	movs	r2, #1
 8005b86:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2201      	movs	r2, #1
 8005b8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2201      	movs	r2, #1
 8005b96:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2201      	movs	r2, #1
 8005b9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2201      	movs	r2, #1
 8005ba6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2201      	movs	r2, #1
 8005bae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2201      	movs	r2, #1
 8005bb6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2201      	movs	r2, #1
 8005bbe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2201      	movs	r2, #1
 8005bc6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2201      	movs	r2, #1
 8005bce:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2201      	movs	r2, #1
 8005bd6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2201      	movs	r2, #1
 8005bde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005be2:	2300      	movs	r3, #0
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	3708      	adds	r7, #8
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bd80      	pop	{r7, pc}

08005bec <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005bec:	b480      	push	{r7}
 8005bee:	b083      	sub	sp, #12
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005bf4:	bf00      	nop
 8005bf6:	370c      	adds	r7, #12
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfe:	4770      	bx	lr

08005c00 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b084      	sub	sp, #16
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
 8005c08:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d109      	bne.n	8005c24 <HAL_TIM_PWM_Start+0x24>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005c16:	b2db      	uxtb	r3, r3
 8005c18:	2b01      	cmp	r3, #1
 8005c1a:	bf14      	ite	ne
 8005c1c:	2301      	movne	r3, #1
 8005c1e:	2300      	moveq	r3, #0
 8005c20:	b2db      	uxtb	r3, r3
 8005c22:	e03c      	b.n	8005c9e <HAL_TIM_PWM_Start+0x9e>
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	2b04      	cmp	r3, #4
 8005c28:	d109      	bne.n	8005c3e <HAL_TIM_PWM_Start+0x3e>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005c30:	b2db      	uxtb	r3, r3
 8005c32:	2b01      	cmp	r3, #1
 8005c34:	bf14      	ite	ne
 8005c36:	2301      	movne	r3, #1
 8005c38:	2300      	moveq	r3, #0
 8005c3a:	b2db      	uxtb	r3, r3
 8005c3c:	e02f      	b.n	8005c9e <HAL_TIM_PWM_Start+0x9e>
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	2b08      	cmp	r3, #8
 8005c42:	d109      	bne.n	8005c58 <HAL_TIM_PWM_Start+0x58>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005c4a:	b2db      	uxtb	r3, r3
 8005c4c:	2b01      	cmp	r3, #1
 8005c4e:	bf14      	ite	ne
 8005c50:	2301      	movne	r3, #1
 8005c52:	2300      	moveq	r3, #0
 8005c54:	b2db      	uxtb	r3, r3
 8005c56:	e022      	b.n	8005c9e <HAL_TIM_PWM_Start+0x9e>
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	2b0c      	cmp	r3, #12
 8005c5c:	d109      	bne.n	8005c72 <HAL_TIM_PWM_Start+0x72>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c64:	b2db      	uxtb	r3, r3
 8005c66:	2b01      	cmp	r3, #1
 8005c68:	bf14      	ite	ne
 8005c6a:	2301      	movne	r3, #1
 8005c6c:	2300      	moveq	r3, #0
 8005c6e:	b2db      	uxtb	r3, r3
 8005c70:	e015      	b.n	8005c9e <HAL_TIM_PWM_Start+0x9e>
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	2b10      	cmp	r3, #16
 8005c76:	d109      	bne.n	8005c8c <HAL_TIM_PWM_Start+0x8c>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005c7e:	b2db      	uxtb	r3, r3
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	bf14      	ite	ne
 8005c84:	2301      	movne	r3, #1
 8005c86:	2300      	moveq	r3, #0
 8005c88:	b2db      	uxtb	r3, r3
 8005c8a:	e008      	b.n	8005c9e <HAL_TIM_PWM_Start+0x9e>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005c92:	b2db      	uxtb	r3, r3
 8005c94:	2b01      	cmp	r3, #1
 8005c96:	bf14      	ite	ne
 8005c98:	2301      	movne	r3, #1
 8005c9a:	2300      	moveq	r3, #0
 8005c9c:	b2db      	uxtb	r3, r3
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d001      	beq.n	8005ca6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	e09c      	b.n	8005de0 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d104      	bne.n	8005cb6 <HAL_TIM_PWM_Start+0xb6>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2202      	movs	r2, #2
 8005cb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005cb4:	e023      	b.n	8005cfe <HAL_TIM_PWM_Start+0xfe>
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	2b04      	cmp	r3, #4
 8005cba:	d104      	bne.n	8005cc6 <HAL_TIM_PWM_Start+0xc6>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2202      	movs	r2, #2
 8005cc0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005cc4:	e01b      	b.n	8005cfe <HAL_TIM_PWM_Start+0xfe>
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	2b08      	cmp	r3, #8
 8005cca:	d104      	bne.n	8005cd6 <HAL_TIM_PWM_Start+0xd6>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2202      	movs	r2, #2
 8005cd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005cd4:	e013      	b.n	8005cfe <HAL_TIM_PWM_Start+0xfe>
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	2b0c      	cmp	r3, #12
 8005cda:	d104      	bne.n	8005ce6 <HAL_TIM_PWM_Start+0xe6>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2202      	movs	r2, #2
 8005ce0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005ce4:	e00b      	b.n	8005cfe <HAL_TIM_PWM_Start+0xfe>
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	2b10      	cmp	r3, #16
 8005cea:	d104      	bne.n	8005cf6 <HAL_TIM_PWM_Start+0xf6>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2202      	movs	r2, #2
 8005cf0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005cf4:	e003      	b.n	8005cfe <HAL_TIM_PWM_Start+0xfe>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2202      	movs	r2, #2
 8005cfa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	2201      	movs	r2, #1
 8005d04:	6839      	ldr	r1, [r7, #0]
 8005d06:	4618      	mov	r0, r3
 8005d08:	f001 fb2c 	bl	8007364 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a35      	ldr	r2, [pc, #212]	; (8005de8 <HAL_TIM_PWM_Start+0x1e8>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d013      	beq.n	8005d3e <HAL_TIM_PWM_Start+0x13e>
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	4a34      	ldr	r2, [pc, #208]	; (8005dec <HAL_TIM_PWM_Start+0x1ec>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d00e      	beq.n	8005d3e <HAL_TIM_PWM_Start+0x13e>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a32      	ldr	r2, [pc, #200]	; (8005df0 <HAL_TIM_PWM_Start+0x1f0>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d009      	beq.n	8005d3e <HAL_TIM_PWM_Start+0x13e>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4a31      	ldr	r2, [pc, #196]	; (8005df4 <HAL_TIM_PWM_Start+0x1f4>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d004      	beq.n	8005d3e <HAL_TIM_PWM_Start+0x13e>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a2f      	ldr	r2, [pc, #188]	; (8005df8 <HAL_TIM_PWM_Start+0x1f8>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d101      	bne.n	8005d42 <HAL_TIM_PWM_Start+0x142>
 8005d3e:	2301      	movs	r3, #1
 8005d40:	e000      	b.n	8005d44 <HAL_TIM_PWM_Start+0x144>
 8005d42:	2300      	movs	r3, #0
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d007      	beq.n	8005d58 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005d56:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4a22      	ldr	r2, [pc, #136]	; (8005de8 <HAL_TIM_PWM_Start+0x1e8>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d01d      	beq.n	8005d9e <HAL_TIM_PWM_Start+0x19e>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d6a:	d018      	beq.n	8005d9e <HAL_TIM_PWM_Start+0x19e>
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	4a22      	ldr	r2, [pc, #136]	; (8005dfc <HAL_TIM_PWM_Start+0x1fc>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d013      	beq.n	8005d9e <HAL_TIM_PWM_Start+0x19e>
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4a21      	ldr	r2, [pc, #132]	; (8005e00 <HAL_TIM_PWM_Start+0x200>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d00e      	beq.n	8005d9e <HAL_TIM_PWM_Start+0x19e>
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4a1f      	ldr	r2, [pc, #124]	; (8005e04 <HAL_TIM_PWM_Start+0x204>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d009      	beq.n	8005d9e <HAL_TIM_PWM_Start+0x19e>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	4a17      	ldr	r2, [pc, #92]	; (8005dec <HAL_TIM_PWM_Start+0x1ec>)
 8005d90:	4293      	cmp	r3, r2
 8005d92:	d004      	beq.n	8005d9e <HAL_TIM_PWM_Start+0x19e>
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	4a15      	ldr	r2, [pc, #84]	; (8005df0 <HAL_TIM_PWM_Start+0x1f0>)
 8005d9a:	4293      	cmp	r3, r2
 8005d9c:	d115      	bne.n	8005dca <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	689a      	ldr	r2, [r3, #8]
 8005da4:	4b18      	ldr	r3, [pc, #96]	; (8005e08 <HAL_TIM_PWM_Start+0x208>)
 8005da6:	4013      	ands	r3, r2
 8005da8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	2b06      	cmp	r3, #6
 8005dae:	d015      	beq.n	8005ddc <HAL_TIM_PWM_Start+0x1dc>
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005db6:	d011      	beq.n	8005ddc <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	681a      	ldr	r2, [r3, #0]
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f042 0201 	orr.w	r2, r2, #1
 8005dc6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005dc8:	e008      	b.n	8005ddc <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	681a      	ldr	r2, [r3, #0]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f042 0201 	orr.w	r2, r2, #1
 8005dd8:	601a      	str	r2, [r3, #0]
 8005dda:	e000      	b.n	8005dde <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ddc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005dde:	2300      	movs	r3, #0
}
 8005de0:	4618      	mov	r0, r3
 8005de2:	3710      	adds	r7, #16
 8005de4:	46bd      	mov	sp, r7
 8005de6:	bd80      	pop	{r7, pc}
 8005de8:	40012c00 	.word	0x40012c00
 8005dec:	40013400 	.word	0x40013400
 8005df0:	40014000 	.word	0x40014000
 8005df4:	40014400 	.word	0x40014400
 8005df8:	40014800 	.word	0x40014800
 8005dfc:	40000400 	.word	0x40000400
 8005e00:	40000800 	.word	0x40000800
 8005e04:	40000c00 	.word	0x40000c00
 8005e08:	00010007 	.word	0x00010007

08005e0c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b082      	sub	sp, #8
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d101      	bne.n	8005e1e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	e049      	b.n	8005eb2 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e24:	b2db      	uxtb	r3, r3
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d106      	bne.n	8005e38 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	f000 f841 	bl	8005eba <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2202      	movs	r2, #2
 8005e3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681a      	ldr	r2, [r3, #0]
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	3304      	adds	r3, #4
 8005e48:	4619      	mov	r1, r3
 8005e4a:	4610      	mov	r0, r2
 8005e4c:	f000 fd5c 	bl	8006908 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2201      	movs	r2, #1
 8005e54:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2201      	movs	r2, #1
 8005e5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2201      	movs	r2, #1
 8005e64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2201      	movs	r2, #1
 8005e6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2201      	movs	r2, #1
 8005e74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2201      	movs	r2, #1
 8005e84:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2201      	movs	r2, #1
 8005e94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2201      	movs	r2, #1
 8005e9c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2201      	movs	r2, #1
 8005eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005eb0:	2300      	movs	r3, #0
}
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	3708      	adds	r7, #8
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	bd80      	pop	{r7, pc}

08005eba <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005eba:	b480      	push	{r7}
 8005ebc:	b083      	sub	sp, #12
 8005ebe:	af00      	add	r7, sp, #0
 8005ec0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8005ec2:	bf00      	nop
 8005ec4:	370c      	adds	r7, #12
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ecc:	4770      	bx	lr

08005ece <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005ece:	b580      	push	{r7, lr}
 8005ed0:	b086      	sub	sp, #24
 8005ed2:	af00      	add	r7, sp, #0
 8005ed4:	6078      	str	r0, [r7, #4]
 8005ed6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d101      	bne.n	8005ee2 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005ede:	2301      	movs	r3, #1
 8005ee0:	e097      	b.n	8006012 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ee8:	b2db      	uxtb	r3, r3
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d106      	bne.n	8005efc <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005ef6:	6878      	ldr	r0, [r7, #4]
 8005ef8:	f7fc fa50 	bl	800239c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2202      	movs	r2, #2
 8005f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	689b      	ldr	r3, [r3, #8]
 8005f0a:	687a      	ldr	r2, [r7, #4]
 8005f0c:	6812      	ldr	r2, [r2, #0]
 8005f0e:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8005f12:	f023 0307 	bic.w	r3, r3, #7
 8005f16:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681a      	ldr	r2, [r3, #0]
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	3304      	adds	r3, #4
 8005f20:	4619      	mov	r1, r3
 8005f22:	4610      	mov	r0, r2
 8005f24:	f000 fcf0 	bl	8006908 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	689b      	ldr	r3, [r3, #8]
 8005f2e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	699b      	ldr	r3, [r3, #24]
 8005f36:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	6a1b      	ldr	r3, [r3, #32]
 8005f3e:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	697a      	ldr	r2, [r7, #20]
 8005f46:	4313      	orrs	r3, r2
 8005f48:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005f4a:	693b      	ldr	r3, [r7, #16]
 8005f4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f50:	f023 0303 	bic.w	r3, r3, #3
 8005f54:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	689a      	ldr	r2, [r3, #8]
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	699b      	ldr	r3, [r3, #24]
 8005f5e:	021b      	lsls	r3, r3, #8
 8005f60:	4313      	orrs	r3, r2
 8005f62:	693a      	ldr	r2, [r7, #16]
 8005f64:	4313      	orrs	r3, r2
 8005f66:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005f68:	693b      	ldr	r3, [r7, #16]
 8005f6a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005f6e:	f023 030c 	bic.w	r3, r3, #12
 8005f72:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005f74:	693b      	ldr	r3, [r7, #16]
 8005f76:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005f7a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005f7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	68da      	ldr	r2, [r3, #12]
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	69db      	ldr	r3, [r3, #28]
 8005f88:	021b      	lsls	r3, r3, #8
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	693a      	ldr	r2, [r7, #16]
 8005f8e:	4313      	orrs	r3, r2
 8005f90:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	691b      	ldr	r3, [r3, #16]
 8005f96:	011a      	lsls	r2, r3, #4
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	6a1b      	ldr	r3, [r3, #32]
 8005f9c:	031b      	lsls	r3, r3, #12
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	693a      	ldr	r2, [r7, #16]
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005fac:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8005fb4:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	685a      	ldr	r2, [r3, #4]
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	695b      	ldr	r3, [r3, #20]
 8005fbe:	011b      	lsls	r3, r3, #4
 8005fc0:	4313      	orrs	r3, r2
 8005fc2:	68fa      	ldr	r2, [r7, #12]
 8005fc4:	4313      	orrs	r3, r2
 8005fc6:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	697a      	ldr	r2, [r7, #20]
 8005fce:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	693a      	ldr	r2, [r7, #16]
 8005fd6:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	68fa      	ldr	r2, [r7, #12]
 8005fde:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2201      	movs	r2, #1
 8005fec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2201      	movs	r2, #1
 8005ff4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2201      	movs	r2, #1
 8005ffc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2201      	movs	r2, #1
 8006004:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2201      	movs	r2, #1
 800600c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006010:	2300      	movs	r3, #0
}
 8006012:	4618      	mov	r0, r3
 8006014:	3718      	adds	r7, #24
 8006016:	46bd      	mov	sp, r7
 8006018:	bd80      	pop	{r7, pc}

0800601a <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800601a:	b580      	push	{r7, lr}
 800601c:	b084      	sub	sp, #16
 800601e:	af00      	add	r7, sp, #0
 8006020:	6078      	str	r0, [r7, #4]
 8006022:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800602a:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006032:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800603a:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006042:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d110      	bne.n	800606c <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800604a:	7bfb      	ldrb	r3, [r7, #15]
 800604c:	2b01      	cmp	r3, #1
 800604e:	d102      	bne.n	8006056 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006050:	7b7b      	ldrb	r3, [r7, #13]
 8006052:	2b01      	cmp	r3, #1
 8006054:	d001      	beq.n	800605a <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006056:	2301      	movs	r3, #1
 8006058:	e069      	b.n	800612e <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2202      	movs	r2, #2
 800605e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2202      	movs	r2, #2
 8006066:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800606a:	e031      	b.n	80060d0 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	2b04      	cmp	r3, #4
 8006070:	d110      	bne.n	8006094 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006072:	7bbb      	ldrb	r3, [r7, #14]
 8006074:	2b01      	cmp	r3, #1
 8006076:	d102      	bne.n	800607e <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006078:	7b3b      	ldrb	r3, [r7, #12]
 800607a:	2b01      	cmp	r3, #1
 800607c:	d001      	beq.n	8006082 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800607e:	2301      	movs	r3, #1
 8006080:	e055      	b.n	800612e <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2202      	movs	r2, #2
 8006086:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2202      	movs	r2, #2
 800608e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006092:	e01d      	b.n	80060d0 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006094:	7bfb      	ldrb	r3, [r7, #15]
 8006096:	2b01      	cmp	r3, #1
 8006098:	d108      	bne.n	80060ac <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800609a:	7bbb      	ldrb	r3, [r7, #14]
 800609c:	2b01      	cmp	r3, #1
 800609e:	d105      	bne.n	80060ac <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80060a0:	7b7b      	ldrb	r3, [r7, #13]
 80060a2:	2b01      	cmp	r3, #1
 80060a4:	d102      	bne.n	80060ac <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80060a6:	7b3b      	ldrb	r3, [r7, #12]
 80060a8:	2b01      	cmp	r3, #1
 80060aa:	d001      	beq.n	80060b0 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80060ac:	2301      	movs	r3, #1
 80060ae:	e03e      	b.n	800612e <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2202      	movs	r2, #2
 80060b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2202      	movs	r2, #2
 80060bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2202      	movs	r2, #2
 80060c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2202      	movs	r2, #2
 80060cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d003      	beq.n	80060de <HAL_TIM_Encoder_Start+0xc4>
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	2b04      	cmp	r3, #4
 80060da:	d008      	beq.n	80060ee <HAL_TIM_Encoder_Start+0xd4>
 80060dc:	e00f      	b.n	80060fe <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	2201      	movs	r2, #1
 80060e4:	2100      	movs	r1, #0
 80060e6:	4618      	mov	r0, r3
 80060e8:	f001 f93c 	bl	8007364 <TIM_CCxChannelCmd>
      break;
 80060ec:	e016      	b.n	800611c <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	2201      	movs	r2, #1
 80060f4:	2104      	movs	r1, #4
 80060f6:	4618      	mov	r0, r3
 80060f8:	f001 f934 	bl	8007364 <TIM_CCxChannelCmd>
      break;
 80060fc:	e00e      	b.n	800611c <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	2201      	movs	r2, #1
 8006104:	2100      	movs	r1, #0
 8006106:	4618      	mov	r0, r3
 8006108:	f001 f92c 	bl	8007364 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	2201      	movs	r2, #1
 8006112:	2104      	movs	r1, #4
 8006114:	4618      	mov	r0, r3
 8006116:	f001 f925 	bl	8007364 <TIM_CCxChannelCmd>
      break;
 800611a:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	681a      	ldr	r2, [r3, #0]
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f042 0201 	orr.w	r2, r2, #1
 800612a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800612c:	2300      	movs	r3, #0
}
 800612e:	4618      	mov	r0, r3
 8006130:	3710      	adds	r7, #16
 8006132:	46bd      	mov	sp, r7
 8006134:	bd80      	pop	{r7, pc}

08006136 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006136:	b580      	push	{r7, lr}
 8006138:	b084      	sub	sp, #16
 800613a:	af00      	add	r7, sp, #0
 800613c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	68db      	ldr	r3, [r3, #12]
 8006144:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	691b      	ldr	r3, [r3, #16]
 800614c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	f003 0302 	and.w	r3, r3, #2
 8006154:	2b00      	cmp	r3, #0
 8006156:	d020      	beq.n	800619a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	f003 0302 	and.w	r3, r3, #2
 800615e:	2b00      	cmp	r3, #0
 8006160:	d01b      	beq.n	800619a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f06f 0202 	mvn.w	r2, #2
 800616a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2201      	movs	r2, #1
 8006170:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	699b      	ldr	r3, [r3, #24]
 8006178:	f003 0303 	and.w	r3, r3, #3
 800617c:	2b00      	cmp	r3, #0
 800617e:	d003      	beq.n	8006188 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006180:	6878      	ldr	r0, [r7, #4]
 8006182:	f7fb f867 	bl	8001254 <HAL_TIM_IC_CaptureCallback>
 8006186:	e005      	b.n	8006194 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006188:	6878      	ldr	r0, [r7, #4]
 800618a:	f000 fb9f 	bl	80068cc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	f000 fba6 	bl	80068e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2200      	movs	r2, #0
 8006198:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	f003 0304 	and.w	r3, r3, #4
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d020      	beq.n	80061e6 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	f003 0304 	and.w	r3, r3, #4
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d01b      	beq.n	80061e6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f06f 0204 	mvn.w	r2, #4
 80061b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2202      	movs	r2, #2
 80061bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	699b      	ldr	r3, [r3, #24]
 80061c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d003      	beq.n	80061d4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061cc:	6878      	ldr	r0, [r7, #4]
 80061ce:	f7fb f841 	bl	8001254 <HAL_TIM_IC_CaptureCallback>
 80061d2:	e005      	b.n	80061e0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061d4:	6878      	ldr	r0, [r7, #4]
 80061d6:	f000 fb79 	bl	80068cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061da:	6878      	ldr	r0, [r7, #4]
 80061dc:	f000 fb80 	bl	80068e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2200      	movs	r2, #0
 80061e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80061e6:	68bb      	ldr	r3, [r7, #8]
 80061e8:	f003 0308 	and.w	r3, r3, #8
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d020      	beq.n	8006232 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	f003 0308 	and.w	r3, r3, #8
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d01b      	beq.n	8006232 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f06f 0208 	mvn.w	r2, #8
 8006202:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2204      	movs	r2, #4
 8006208:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	69db      	ldr	r3, [r3, #28]
 8006210:	f003 0303 	and.w	r3, r3, #3
 8006214:	2b00      	cmp	r3, #0
 8006216:	d003      	beq.n	8006220 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006218:	6878      	ldr	r0, [r7, #4]
 800621a:	f7fb f81b 	bl	8001254 <HAL_TIM_IC_CaptureCallback>
 800621e:	e005      	b.n	800622c <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006220:	6878      	ldr	r0, [r7, #4]
 8006222:	f000 fb53 	bl	80068cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006226:	6878      	ldr	r0, [r7, #4]
 8006228:	f000 fb5a 	bl	80068e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2200      	movs	r2, #0
 8006230:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	f003 0310 	and.w	r3, r3, #16
 8006238:	2b00      	cmp	r3, #0
 800623a:	d020      	beq.n	800627e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	f003 0310 	and.w	r3, r3, #16
 8006242:	2b00      	cmp	r3, #0
 8006244:	d01b      	beq.n	800627e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f06f 0210 	mvn.w	r2, #16
 800624e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2208      	movs	r2, #8
 8006254:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	69db      	ldr	r3, [r3, #28]
 800625c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006260:	2b00      	cmp	r3, #0
 8006262:	d003      	beq.n	800626c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006264:	6878      	ldr	r0, [r7, #4]
 8006266:	f7fa fff5 	bl	8001254 <HAL_TIM_IC_CaptureCallback>
 800626a:	e005      	b.n	8006278 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800626c:	6878      	ldr	r0, [r7, #4]
 800626e:	f000 fb2d 	bl	80068cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006272:	6878      	ldr	r0, [r7, #4]
 8006274:	f000 fb34 	bl	80068e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2200      	movs	r2, #0
 800627c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800627e:	68bb      	ldr	r3, [r7, #8]
 8006280:	f003 0301 	and.w	r3, r3, #1
 8006284:	2b00      	cmp	r3, #0
 8006286:	d00c      	beq.n	80062a2 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	f003 0301 	and.w	r3, r3, #1
 800628e:	2b00      	cmp	r3, #0
 8006290:	d007      	beq.n	80062a2 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f06f 0201 	mvn.w	r2, #1
 800629a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800629c:	6878      	ldr	r0, [r7, #4]
 800629e:	f000 fb0b 	bl	80068b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d00c      	beq.n	80062c6 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d007      	beq.n	80062c6 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80062be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80062c0:	6878      	ldr	r0, [r7, #4]
 80062c2:	f001 f907 	bl	80074d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80062c6:	68bb      	ldr	r3, [r7, #8]
 80062c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d00c      	beq.n	80062ea <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d007      	beq.n	80062ea <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80062e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80062e4:	6878      	ldr	r0, [r7, #4]
 80062e6:	f001 f8ff 	bl	80074e8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80062ea:	68bb      	ldr	r3, [r7, #8]
 80062ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d00c      	beq.n	800630e <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d007      	beq.n	800630e <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006306:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006308:	6878      	ldr	r0, [r7, #4]
 800630a:	f000 faf3 	bl	80068f4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	f003 0320 	and.w	r3, r3, #32
 8006314:	2b00      	cmp	r3, #0
 8006316:	d00c      	beq.n	8006332 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	f003 0320 	and.w	r3, r3, #32
 800631e:	2b00      	cmp	r3, #0
 8006320:	d007      	beq.n	8006332 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f06f 0220 	mvn.w	r2, #32
 800632a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800632c:	6878      	ldr	r0, [r7, #4]
 800632e:	f001 f8c7 	bl	80074c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006332:	bf00      	nop
 8006334:	3710      	adds	r7, #16
 8006336:	46bd      	mov	sp, r7
 8006338:	bd80      	pop	{r7, pc}

0800633a <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800633a:	b580      	push	{r7, lr}
 800633c:	b086      	sub	sp, #24
 800633e:	af00      	add	r7, sp, #0
 8006340:	60f8      	str	r0, [r7, #12]
 8006342:	60b9      	str	r1, [r7, #8]
 8006344:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006346:	2300      	movs	r3, #0
 8006348:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006350:	2b01      	cmp	r3, #1
 8006352:	d101      	bne.n	8006358 <HAL_TIM_IC_ConfigChannel+0x1e>
 8006354:	2302      	movs	r3, #2
 8006356:	e088      	b.n	800646a <HAL_TIM_IC_ConfigChannel+0x130>
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	2201      	movs	r2, #1
 800635c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d11b      	bne.n	800639e <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800636a:	68bb      	ldr	r3, [r7, #8]
 800636c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800636e:	68bb      	ldr	r3, [r7, #8]
 8006370:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006372:	68bb      	ldr	r3, [r7, #8]
 8006374:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8006376:	f000 fe37 	bl	8006fe8 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	699a      	ldr	r2, [r3, #24]
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f022 020c 	bic.w	r2, r2, #12
 8006388:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	6999      	ldr	r1, [r3, #24]
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	689a      	ldr	r2, [r3, #8]
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	430a      	orrs	r2, r1
 800639a:	619a      	str	r2, [r3, #24]
 800639c:	e060      	b.n	8006460 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2b04      	cmp	r3, #4
 80063a2:	d11c      	bne.n	80063de <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80063ac:	68bb      	ldr	r3, [r7, #8]
 80063ae:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80063b0:	68bb      	ldr	r3, [r7, #8]
 80063b2:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80063b4:	f000 feb5 	bl	8007122 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	699a      	ldr	r2, [r3, #24]
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80063c6:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	6999      	ldr	r1, [r3, #24]
 80063ce:	68bb      	ldr	r3, [r7, #8]
 80063d0:	689b      	ldr	r3, [r3, #8]
 80063d2:	021a      	lsls	r2, r3, #8
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	430a      	orrs	r2, r1
 80063da:	619a      	str	r2, [r3, #24]
 80063dc:	e040      	b.n	8006460 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	2b08      	cmp	r3, #8
 80063e2:	d11b      	bne.n	800641c <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80063e8:	68bb      	ldr	r3, [r7, #8]
 80063ea:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80063ec:	68bb      	ldr	r3, [r7, #8]
 80063ee:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80063f0:	68bb      	ldr	r3, [r7, #8]
 80063f2:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80063f4:	f000 ff02 	bl	80071fc <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	69da      	ldr	r2, [r3, #28]
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f022 020c 	bic.w	r2, r2, #12
 8006406:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	69d9      	ldr	r1, [r3, #28]
 800640e:	68bb      	ldr	r3, [r7, #8]
 8006410:	689a      	ldr	r2, [r3, #8]
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	430a      	orrs	r2, r1
 8006418:	61da      	str	r2, [r3, #28]
 800641a:	e021      	b.n	8006460 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2b0c      	cmp	r3, #12
 8006420:	d11c      	bne.n	800645c <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006426:	68bb      	ldr	r3, [r7, #8]
 8006428:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800642a:	68bb      	ldr	r3, [r7, #8]
 800642c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8006432:	f000 ff1f 	bl	8007274 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	69da      	ldr	r2, [r3, #28]
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006444:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	69d9      	ldr	r1, [r3, #28]
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	689b      	ldr	r3, [r3, #8]
 8006450:	021a      	lsls	r2, r3, #8
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	430a      	orrs	r2, r1
 8006458:	61da      	str	r2, [r3, #28]
 800645a:	e001      	b.n	8006460 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800645c:	2301      	movs	r3, #1
 800645e:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	2200      	movs	r2, #0
 8006464:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006468:	7dfb      	ldrb	r3, [r7, #23]
}
 800646a:	4618      	mov	r0, r3
 800646c:	3718      	adds	r7, #24
 800646e:	46bd      	mov	sp, r7
 8006470:	bd80      	pop	{r7, pc}
	...

08006474 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006474:	b580      	push	{r7, lr}
 8006476:	b086      	sub	sp, #24
 8006478:	af00      	add	r7, sp, #0
 800647a:	60f8      	str	r0, [r7, #12]
 800647c:	60b9      	str	r1, [r7, #8]
 800647e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006480:	2300      	movs	r3, #0
 8006482:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800648a:	2b01      	cmp	r3, #1
 800648c:	d101      	bne.n	8006492 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800648e:	2302      	movs	r3, #2
 8006490:	e0ff      	b.n	8006692 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	2201      	movs	r2, #1
 8006496:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2b14      	cmp	r3, #20
 800649e:	f200 80f0 	bhi.w	8006682 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80064a2:	a201      	add	r2, pc, #4	; (adr r2, 80064a8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80064a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064a8:	080064fd 	.word	0x080064fd
 80064ac:	08006683 	.word	0x08006683
 80064b0:	08006683 	.word	0x08006683
 80064b4:	08006683 	.word	0x08006683
 80064b8:	0800653d 	.word	0x0800653d
 80064bc:	08006683 	.word	0x08006683
 80064c0:	08006683 	.word	0x08006683
 80064c4:	08006683 	.word	0x08006683
 80064c8:	0800657f 	.word	0x0800657f
 80064cc:	08006683 	.word	0x08006683
 80064d0:	08006683 	.word	0x08006683
 80064d4:	08006683 	.word	0x08006683
 80064d8:	080065bf 	.word	0x080065bf
 80064dc:	08006683 	.word	0x08006683
 80064e0:	08006683 	.word	0x08006683
 80064e4:	08006683 	.word	0x08006683
 80064e8:	08006601 	.word	0x08006601
 80064ec:	08006683 	.word	0x08006683
 80064f0:	08006683 	.word	0x08006683
 80064f4:	08006683 	.word	0x08006683
 80064f8:	08006641 	.word	0x08006641
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	68b9      	ldr	r1, [r7, #8]
 8006502:	4618      	mov	r0, r3
 8006504:	f000 fa9a 	bl	8006a3c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	699a      	ldr	r2, [r3, #24]
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f042 0208 	orr.w	r2, r2, #8
 8006516:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	699a      	ldr	r2, [r3, #24]
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f022 0204 	bic.w	r2, r2, #4
 8006526:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	6999      	ldr	r1, [r3, #24]
 800652e:	68bb      	ldr	r3, [r7, #8]
 8006530:	691a      	ldr	r2, [r3, #16]
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	430a      	orrs	r2, r1
 8006538:	619a      	str	r2, [r3, #24]
      break;
 800653a:	e0a5      	b.n	8006688 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	68b9      	ldr	r1, [r7, #8]
 8006542:	4618      	mov	r0, r3
 8006544:	f000 fb0a 	bl	8006b5c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	699a      	ldr	r2, [r3, #24]
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006556:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	699a      	ldr	r2, [r3, #24]
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006566:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	6999      	ldr	r1, [r3, #24]
 800656e:	68bb      	ldr	r3, [r7, #8]
 8006570:	691b      	ldr	r3, [r3, #16]
 8006572:	021a      	lsls	r2, r3, #8
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	430a      	orrs	r2, r1
 800657a:	619a      	str	r2, [r3, #24]
      break;
 800657c:	e084      	b.n	8006688 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	68b9      	ldr	r1, [r7, #8]
 8006584:	4618      	mov	r0, r3
 8006586:	f000 fb73 	bl	8006c70 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	69da      	ldr	r2, [r3, #28]
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f042 0208 	orr.w	r2, r2, #8
 8006598:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	69da      	ldr	r2, [r3, #28]
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f022 0204 	bic.w	r2, r2, #4
 80065a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	69d9      	ldr	r1, [r3, #28]
 80065b0:	68bb      	ldr	r3, [r7, #8]
 80065b2:	691a      	ldr	r2, [r3, #16]
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	430a      	orrs	r2, r1
 80065ba:	61da      	str	r2, [r3, #28]
      break;
 80065bc:	e064      	b.n	8006688 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	68b9      	ldr	r1, [r7, #8]
 80065c4:	4618      	mov	r0, r3
 80065c6:	f000 fbdb 	bl	8006d80 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	69da      	ldr	r2, [r3, #28]
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80065d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	69da      	ldr	r2, [r3, #28]
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80065e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	69d9      	ldr	r1, [r3, #28]
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	691b      	ldr	r3, [r3, #16]
 80065f4:	021a      	lsls	r2, r3, #8
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	430a      	orrs	r2, r1
 80065fc:	61da      	str	r2, [r3, #28]
      break;
 80065fe:	e043      	b.n	8006688 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	68b9      	ldr	r1, [r7, #8]
 8006606:	4618      	mov	r0, r3
 8006608:	f000 fc24 	bl	8006e54 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f042 0208 	orr.w	r2, r2, #8
 800661a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f022 0204 	bic.w	r2, r2, #4
 800662a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006632:	68bb      	ldr	r3, [r7, #8]
 8006634:	691a      	ldr	r2, [r3, #16]
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	430a      	orrs	r2, r1
 800663c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800663e:	e023      	b.n	8006688 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	68b9      	ldr	r1, [r7, #8]
 8006646:	4618      	mov	r0, r3
 8006648:	f000 fc68 	bl	8006f1c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800665a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800666a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	691b      	ldr	r3, [r3, #16]
 8006676:	021a      	lsls	r2, r3, #8
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	430a      	orrs	r2, r1
 800667e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006680:	e002      	b.n	8006688 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006682:	2301      	movs	r3, #1
 8006684:	75fb      	strb	r3, [r7, #23]
      break;
 8006686:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	2200      	movs	r2, #0
 800668c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006690:	7dfb      	ldrb	r3, [r7, #23]
}
 8006692:	4618      	mov	r0, r3
 8006694:	3718      	adds	r7, #24
 8006696:	46bd      	mov	sp, r7
 8006698:	bd80      	pop	{r7, pc}
 800669a:	bf00      	nop

0800669c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b084      	sub	sp, #16
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
 80066a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80066a6:	2300      	movs	r3, #0
 80066a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066b0:	2b01      	cmp	r3, #1
 80066b2:	d101      	bne.n	80066b8 <HAL_TIM_ConfigClockSource+0x1c>
 80066b4:	2302      	movs	r3, #2
 80066b6:	e0b6      	b.n	8006826 <HAL_TIM_ConfigClockSource+0x18a>
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2201      	movs	r2, #1
 80066bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2202      	movs	r2, #2
 80066c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	689b      	ldr	r3, [r3, #8]
 80066ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80066d6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80066da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066dc:	68bb      	ldr	r3, [r7, #8]
 80066de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80066e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	68ba      	ldr	r2, [r7, #8]
 80066ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80066f4:	d03e      	beq.n	8006774 <HAL_TIM_ConfigClockSource+0xd8>
 80066f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80066fa:	f200 8087 	bhi.w	800680c <HAL_TIM_ConfigClockSource+0x170>
 80066fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006702:	f000 8086 	beq.w	8006812 <HAL_TIM_ConfigClockSource+0x176>
 8006706:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800670a:	d87f      	bhi.n	800680c <HAL_TIM_ConfigClockSource+0x170>
 800670c:	2b70      	cmp	r3, #112	; 0x70
 800670e:	d01a      	beq.n	8006746 <HAL_TIM_ConfigClockSource+0xaa>
 8006710:	2b70      	cmp	r3, #112	; 0x70
 8006712:	d87b      	bhi.n	800680c <HAL_TIM_ConfigClockSource+0x170>
 8006714:	2b60      	cmp	r3, #96	; 0x60
 8006716:	d050      	beq.n	80067ba <HAL_TIM_ConfigClockSource+0x11e>
 8006718:	2b60      	cmp	r3, #96	; 0x60
 800671a:	d877      	bhi.n	800680c <HAL_TIM_ConfigClockSource+0x170>
 800671c:	2b50      	cmp	r3, #80	; 0x50
 800671e:	d03c      	beq.n	800679a <HAL_TIM_ConfigClockSource+0xfe>
 8006720:	2b50      	cmp	r3, #80	; 0x50
 8006722:	d873      	bhi.n	800680c <HAL_TIM_ConfigClockSource+0x170>
 8006724:	2b40      	cmp	r3, #64	; 0x40
 8006726:	d058      	beq.n	80067da <HAL_TIM_ConfigClockSource+0x13e>
 8006728:	2b40      	cmp	r3, #64	; 0x40
 800672a:	d86f      	bhi.n	800680c <HAL_TIM_ConfigClockSource+0x170>
 800672c:	2b30      	cmp	r3, #48	; 0x30
 800672e:	d064      	beq.n	80067fa <HAL_TIM_ConfigClockSource+0x15e>
 8006730:	2b30      	cmp	r3, #48	; 0x30
 8006732:	d86b      	bhi.n	800680c <HAL_TIM_ConfigClockSource+0x170>
 8006734:	2b20      	cmp	r3, #32
 8006736:	d060      	beq.n	80067fa <HAL_TIM_ConfigClockSource+0x15e>
 8006738:	2b20      	cmp	r3, #32
 800673a:	d867      	bhi.n	800680c <HAL_TIM_ConfigClockSource+0x170>
 800673c:	2b00      	cmp	r3, #0
 800673e:	d05c      	beq.n	80067fa <HAL_TIM_ConfigClockSource+0x15e>
 8006740:	2b10      	cmp	r3, #16
 8006742:	d05a      	beq.n	80067fa <HAL_TIM_ConfigClockSource+0x15e>
 8006744:	e062      	b.n	800680c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006756:	f000 fde5 	bl	8007324 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	689b      	ldr	r3, [r3, #8]
 8006760:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006762:	68bb      	ldr	r3, [r7, #8]
 8006764:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006768:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	68ba      	ldr	r2, [r7, #8]
 8006770:	609a      	str	r2, [r3, #8]
      break;
 8006772:	e04f      	b.n	8006814 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006784:	f000 fdce 	bl	8007324 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	689a      	ldr	r2, [r3, #8]
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006796:	609a      	str	r2, [r3, #8]
      break;
 8006798:	e03c      	b.n	8006814 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067a6:	461a      	mov	r2, r3
 80067a8:	f000 fc8c 	bl	80070c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	2150      	movs	r1, #80	; 0x50
 80067b2:	4618      	mov	r0, r3
 80067b4:	f000 fd9b 	bl	80072ee <TIM_ITRx_SetConfig>
      break;
 80067b8:	e02c      	b.n	8006814 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80067be:	683b      	ldr	r3, [r7, #0]
 80067c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80067c6:	461a      	mov	r2, r3
 80067c8:	f000 fce8 	bl	800719c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	2160      	movs	r1, #96	; 0x60
 80067d2:	4618      	mov	r0, r3
 80067d4:	f000 fd8b 	bl	80072ee <TIM_ITRx_SetConfig>
      break;
 80067d8:	e01c      	b.n	8006814 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067e6:	461a      	mov	r2, r3
 80067e8:	f000 fc6c 	bl	80070c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	2140      	movs	r1, #64	; 0x40
 80067f2:	4618      	mov	r0, r3
 80067f4:	f000 fd7b 	bl	80072ee <TIM_ITRx_SetConfig>
      break;
 80067f8:	e00c      	b.n	8006814 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681a      	ldr	r2, [r3, #0]
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	4619      	mov	r1, r3
 8006804:	4610      	mov	r0, r2
 8006806:	f000 fd72 	bl	80072ee <TIM_ITRx_SetConfig>
      break;
 800680a:	e003      	b.n	8006814 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800680c:	2301      	movs	r3, #1
 800680e:	73fb      	strb	r3, [r7, #15]
      break;
 8006810:	e000      	b.n	8006814 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006812:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2201      	movs	r2, #1
 8006818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2200      	movs	r2, #0
 8006820:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006824:	7bfb      	ldrb	r3, [r7, #15]
}
 8006826:	4618      	mov	r0, r3
 8006828:	3710      	adds	r7, #16
 800682a:	46bd      	mov	sp, r7
 800682c:	bd80      	pop	{r7, pc}
	...

08006830 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006830:	b480      	push	{r7}
 8006832:	b085      	sub	sp, #20
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
 8006838:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800683a:	2300      	movs	r3, #0
 800683c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	2b0c      	cmp	r3, #12
 8006842:	d831      	bhi.n	80068a8 <HAL_TIM_ReadCapturedValue+0x78>
 8006844:	a201      	add	r2, pc, #4	; (adr r2, 800684c <HAL_TIM_ReadCapturedValue+0x1c>)
 8006846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800684a:	bf00      	nop
 800684c:	08006881 	.word	0x08006881
 8006850:	080068a9 	.word	0x080068a9
 8006854:	080068a9 	.word	0x080068a9
 8006858:	080068a9 	.word	0x080068a9
 800685c:	0800688b 	.word	0x0800688b
 8006860:	080068a9 	.word	0x080068a9
 8006864:	080068a9 	.word	0x080068a9
 8006868:	080068a9 	.word	0x080068a9
 800686c:	08006895 	.word	0x08006895
 8006870:	080068a9 	.word	0x080068a9
 8006874:	080068a9 	.word	0x080068a9
 8006878:	080068a9 	.word	0x080068a9
 800687c:	0800689f 	.word	0x0800689f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006886:	60fb      	str	r3, [r7, #12]

      break;
 8006888:	e00f      	b.n	80068aa <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006890:	60fb      	str	r3, [r7, #12]

      break;
 8006892:	e00a      	b.n	80068aa <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800689a:	60fb      	str	r3, [r7, #12]

      break;
 800689c:	e005      	b.n	80068aa <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068a4:	60fb      	str	r3, [r7, #12]

      break;
 80068a6:	e000      	b.n	80068aa <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80068a8:	bf00      	nop
  }

  return tmpreg;
 80068aa:	68fb      	ldr	r3, [r7, #12]
}
 80068ac:	4618      	mov	r0, r3
 80068ae:	3714      	adds	r7, #20
 80068b0:	46bd      	mov	sp, r7
 80068b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b6:	4770      	bx	lr

080068b8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80068b8:	b480      	push	{r7}
 80068ba:	b083      	sub	sp, #12
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80068c0:	bf00      	nop
 80068c2:	370c      	adds	r7, #12
 80068c4:	46bd      	mov	sp, r7
 80068c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ca:	4770      	bx	lr

080068cc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80068cc:	b480      	push	{r7}
 80068ce:	b083      	sub	sp, #12
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80068d4:	bf00      	nop
 80068d6:	370c      	adds	r7, #12
 80068d8:	46bd      	mov	sp, r7
 80068da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068de:	4770      	bx	lr

080068e0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80068e0:	b480      	push	{r7}
 80068e2:	b083      	sub	sp, #12
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80068e8:	bf00      	nop
 80068ea:	370c      	adds	r7, #12
 80068ec:	46bd      	mov	sp, r7
 80068ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f2:	4770      	bx	lr

080068f4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80068f4:	b480      	push	{r7}
 80068f6:	b083      	sub	sp, #12
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80068fc:	bf00      	nop
 80068fe:	370c      	adds	r7, #12
 8006900:	46bd      	mov	sp, r7
 8006902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006906:	4770      	bx	lr

08006908 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006908:	b480      	push	{r7}
 800690a:	b085      	sub	sp, #20
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
 8006910:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	4a40      	ldr	r2, [pc, #256]	; (8006a1c <TIM_Base_SetConfig+0x114>)
 800691c:	4293      	cmp	r3, r2
 800691e:	d013      	beq.n	8006948 <TIM_Base_SetConfig+0x40>
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006926:	d00f      	beq.n	8006948 <TIM_Base_SetConfig+0x40>
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	4a3d      	ldr	r2, [pc, #244]	; (8006a20 <TIM_Base_SetConfig+0x118>)
 800692c:	4293      	cmp	r3, r2
 800692e:	d00b      	beq.n	8006948 <TIM_Base_SetConfig+0x40>
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	4a3c      	ldr	r2, [pc, #240]	; (8006a24 <TIM_Base_SetConfig+0x11c>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d007      	beq.n	8006948 <TIM_Base_SetConfig+0x40>
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	4a3b      	ldr	r2, [pc, #236]	; (8006a28 <TIM_Base_SetConfig+0x120>)
 800693c:	4293      	cmp	r3, r2
 800693e:	d003      	beq.n	8006948 <TIM_Base_SetConfig+0x40>
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	4a3a      	ldr	r2, [pc, #232]	; (8006a2c <TIM_Base_SetConfig+0x124>)
 8006944:	4293      	cmp	r3, r2
 8006946:	d108      	bne.n	800695a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800694e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	685b      	ldr	r3, [r3, #4]
 8006954:	68fa      	ldr	r2, [r7, #12]
 8006956:	4313      	orrs	r3, r2
 8006958:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	4a2f      	ldr	r2, [pc, #188]	; (8006a1c <TIM_Base_SetConfig+0x114>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d01f      	beq.n	80069a2 <TIM_Base_SetConfig+0x9a>
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006968:	d01b      	beq.n	80069a2 <TIM_Base_SetConfig+0x9a>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	4a2c      	ldr	r2, [pc, #176]	; (8006a20 <TIM_Base_SetConfig+0x118>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d017      	beq.n	80069a2 <TIM_Base_SetConfig+0x9a>
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	4a2b      	ldr	r2, [pc, #172]	; (8006a24 <TIM_Base_SetConfig+0x11c>)
 8006976:	4293      	cmp	r3, r2
 8006978:	d013      	beq.n	80069a2 <TIM_Base_SetConfig+0x9a>
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	4a2a      	ldr	r2, [pc, #168]	; (8006a28 <TIM_Base_SetConfig+0x120>)
 800697e:	4293      	cmp	r3, r2
 8006980:	d00f      	beq.n	80069a2 <TIM_Base_SetConfig+0x9a>
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	4a29      	ldr	r2, [pc, #164]	; (8006a2c <TIM_Base_SetConfig+0x124>)
 8006986:	4293      	cmp	r3, r2
 8006988:	d00b      	beq.n	80069a2 <TIM_Base_SetConfig+0x9a>
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	4a28      	ldr	r2, [pc, #160]	; (8006a30 <TIM_Base_SetConfig+0x128>)
 800698e:	4293      	cmp	r3, r2
 8006990:	d007      	beq.n	80069a2 <TIM_Base_SetConfig+0x9a>
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	4a27      	ldr	r2, [pc, #156]	; (8006a34 <TIM_Base_SetConfig+0x12c>)
 8006996:	4293      	cmp	r3, r2
 8006998:	d003      	beq.n	80069a2 <TIM_Base_SetConfig+0x9a>
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	4a26      	ldr	r2, [pc, #152]	; (8006a38 <TIM_Base_SetConfig+0x130>)
 800699e:	4293      	cmp	r3, r2
 80069a0:	d108      	bne.n	80069b4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	68db      	ldr	r3, [r3, #12]
 80069ae:	68fa      	ldr	r2, [r7, #12]
 80069b0:	4313      	orrs	r3, r2
 80069b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80069ba:	683b      	ldr	r3, [r7, #0]
 80069bc:	695b      	ldr	r3, [r3, #20]
 80069be:	4313      	orrs	r3, r2
 80069c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	68fa      	ldr	r2, [r7, #12]
 80069c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	689a      	ldr	r2, [r3, #8]
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	681a      	ldr	r2, [r3, #0]
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	4a10      	ldr	r2, [pc, #64]	; (8006a1c <TIM_Base_SetConfig+0x114>)
 80069dc:	4293      	cmp	r3, r2
 80069de:	d00f      	beq.n	8006a00 <TIM_Base_SetConfig+0xf8>
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	4a12      	ldr	r2, [pc, #72]	; (8006a2c <TIM_Base_SetConfig+0x124>)
 80069e4:	4293      	cmp	r3, r2
 80069e6:	d00b      	beq.n	8006a00 <TIM_Base_SetConfig+0xf8>
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	4a11      	ldr	r2, [pc, #68]	; (8006a30 <TIM_Base_SetConfig+0x128>)
 80069ec:	4293      	cmp	r3, r2
 80069ee:	d007      	beq.n	8006a00 <TIM_Base_SetConfig+0xf8>
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	4a10      	ldr	r2, [pc, #64]	; (8006a34 <TIM_Base_SetConfig+0x12c>)
 80069f4:	4293      	cmp	r3, r2
 80069f6:	d003      	beq.n	8006a00 <TIM_Base_SetConfig+0xf8>
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	4a0f      	ldr	r2, [pc, #60]	; (8006a38 <TIM_Base_SetConfig+0x130>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d103      	bne.n	8006a08 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006a00:	683b      	ldr	r3, [r7, #0]
 8006a02:	691a      	ldr	r2, [r3, #16]
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2201      	movs	r2, #1
 8006a0c:	615a      	str	r2, [r3, #20]
}
 8006a0e:	bf00      	nop
 8006a10:	3714      	adds	r7, #20
 8006a12:	46bd      	mov	sp, r7
 8006a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a18:	4770      	bx	lr
 8006a1a:	bf00      	nop
 8006a1c:	40012c00 	.word	0x40012c00
 8006a20:	40000400 	.word	0x40000400
 8006a24:	40000800 	.word	0x40000800
 8006a28:	40000c00 	.word	0x40000c00
 8006a2c:	40013400 	.word	0x40013400
 8006a30:	40014000 	.word	0x40014000
 8006a34:	40014400 	.word	0x40014400
 8006a38:	40014800 	.word	0x40014800

08006a3c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	b087      	sub	sp, #28
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
 8006a44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	6a1b      	ldr	r3, [r3, #32]
 8006a4a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6a1b      	ldr	r3, [r3, #32]
 8006a50:	f023 0201 	bic.w	r2, r3, #1
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	685b      	ldr	r3, [r3, #4]
 8006a5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	699b      	ldr	r3, [r3, #24]
 8006a62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006a6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	f023 0303 	bic.w	r3, r3, #3
 8006a76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	68fa      	ldr	r2, [r7, #12]
 8006a7e:	4313      	orrs	r3, r2
 8006a80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006a82:	697b      	ldr	r3, [r7, #20]
 8006a84:	f023 0302 	bic.w	r3, r3, #2
 8006a88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	689b      	ldr	r3, [r3, #8]
 8006a8e:	697a      	ldr	r2, [r7, #20]
 8006a90:	4313      	orrs	r3, r2
 8006a92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	4a2c      	ldr	r2, [pc, #176]	; (8006b48 <TIM_OC1_SetConfig+0x10c>)
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	d00f      	beq.n	8006abc <TIM_OC1_SetConfig+0x80>
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	4a2b      	ldr	r2, [pc, #172]	; (8006b4c <TIM_OC1_SetConfig+0x110>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d00b      	beq.n	8006abc <TIM_OC1_SetConfig+0x80>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	4a2a      	ldr	r2, [pc, #168]	; (8006b50 <TIM_OC1_SetConfig+0x114>)
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d007      	beq.n	8006abc <TIM_OC1_SetConfig+0x80>
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	4a29      	ldr	r2, [pc, #164]	; (8006b54 <TIM_OC1_SetConfig+0x118>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d003      	beq.n	8006abc <TIM_OC1_SetConfig+0x80>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	4a28      	ldr	r2, [pc, #160]	; (8006b58 <TIM_OC1_SetConfig+0x11c>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d10c      	bne.n	8006ad6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006abc:	697b      	ldr	r3, [r7, #20]
 8006abe:	f023 0308 	bic.w	r3, r3, #8
 8006ac2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	68db      	ldr	r3, [r3, #12]
 8006ac8:	697a      	ldr	r2, [r7, #20]
 8006aca:	4313      	orrs	r3, r2
 8006acc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	f023 0304 	bic.w	r3, r3, #4
 8006ad4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	4a1b      	ldr	r2, [pc, #108]	; (8006b48 <TIM_OC1_SetConfig+0x10c>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d00f      	beq.n	8006afe <TIM_OC1_SetConfig+0xc2>
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	4a1a      	ldr	r2, [pc, #104]	; (8006b4c <TIM_OC1_SetConfig+0x110>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d00b      	beq.n	8006afe <TIM_OC1_SetConfig+0xc2>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	4a19      	ldr	r2, [pc, #100]	; (8006b50 <TIM_OC1_SetConfig+0x114>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d007      	beq.n	8006afe <TIM_OC1_SetConfig+0xc2>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	4a18      	ldr	r2, [pc, #96]	; (8006b54 <TIM_OC1_SetConfig+0x118>)
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d003      	beq.n	8006afe <TIM_OC1_SetConfig+0xc2>
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	4a17      	ldr	r2, [pc, #92]	; (8006b58 <TIM_OC1_SetConfig+0x11c>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d111      	bne.n	8006b22 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006afe:	693b      	ldr	r3, [r7, #16]
 8006b00:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006b04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006b06:	693b      	ldr	r3, [r7, #16]
 8006b08:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006b0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	695b      	ldr	r3, [r3, #20]
 8006b12:	693a      	ldr	r2, [r7, #16]
 8006b14:	4313      	orrs	r3, r2
 8006b16:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	699b      	ldr	r3, [r3, #24]
 8006b1c:	693a      	ldr	r2, [r7, #16]
 8006b1e:	4313      	orrs	r3, r2
 8006b20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	693a      	ldr	r2, [r7, #16]
 8006b26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	68fa      	ldr	r2, [r7, #12]
 8006b2c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	685a      	ldr	r2, [r3, #4]
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	697a      	ldr	r2, [r7, #20]
 8006b3a:	621a      	str	r2, [r3, #32]
}
 8006b3c:	bf00      	nop
 8006b3e:	371c      	adds	r7, #28
 8006b40:	46bd      	mov	sp, r7
 8006b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b46:	4770      	bx	lr
 8006b48:	40012c00 	.word	0x40012c00
 8006b4c:	40013400 	.word	0x40013400
 8006b50:	40014000 	.word	0x40014000
 8006b54:	40014400 	.word	0x40014400
 8006b58:	40014800 	.word	0x40014800

08006b5c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b5c:	b480      	push	{r7}
 8006b5e:	b087      	sub	sp, #28
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
 8006b64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6a1b      	ldr	r3, [r3, #32]
 8006b6a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6a1b      	ldr	r3, [r3, #32]
 8006b70:	f023 0210 	bic.w	r2, r3, #16
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	685b      	ldr	r3, [r3, #4]
 8006b7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	699b      	ldr	r3, [r3, #24]
 8006b82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006b8a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	021b      	lsls	r3, r3, #8
 8006b9e:	68fa      	ldr	r2, [r7, #12]
 8006ba0:	4313      	orrs	r3, r2
 8006ba2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006ba4:	697b      	ldr	r3, [r7, #20]
 8006ba6:	f023 0320 	bic.w	r3, r3, #32
 8006baa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	689b      	ldr	r3, [r3, #8]
 8006bb0:	011b      	lsls	r3, r3, #4
 8006bb2:	697a      	ldr	r2, [r7, #20]
 8006bb4:	4313      	orrs	r3, r2
 8006bb6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	4a28      	ldr	r2, [pc, #160]	; (8006c5c <TIM_OC2_SetConfig+0x100>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d003      	beq.n	8006bc8 <TIM_OC2_SetConfig+0x6c>
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	4a27      	ldr	r2, [pc, #156]	; (8006c60 <TIM_OC2_SetConfig+0x104>)
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d10d      	bne.n	8006be4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006bc8:	697b      	ldr	r3, [r7, #20]
 8006bca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006bce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	68db      	ldr	r3, [r3, #12]
 8006bd4:	011b      	lsls	r3, r3, #4
 8006bd6:	697a      	ldr	r2, [r7, #20]
 8006bd8:	4313      	orrs	r3, r2
 8006bda:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006bdc:	697b      	ldr	r3, [r7, #20]
 8006bde:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006be2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	4a1d      	ldr	r2, [pc, #116]	; (8006c5c <TIM_OC2_SetConfig+0x100>)
 8006be8:	4293      	cmp	r3, r2
 8006bea:	d00f      	beq.n	8006c0c <TIM_OC2_SetConfig+0xb0>
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	4a1c      	ldr	r2, [pc, #112]	; (8006c60 <TIM_OC2_SetConfig+0x104>)
 8006bf0:	4293      	cmp	r3, r2
 8006bf2:	d00b      	beq.n	8006c0c <TIM_OC2_SetConfig+0xb0>
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	4a1b      	ldr	r2, [pc, #108]	; (8006c64 <TIM_OC2_SetConfig+0x108>)
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	d007      	beq.n	8006c0c <TIM_OC2_SetConfig+0xb0>
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	4a1a      	ldr	r2, [pc, #104]	; (8006c68 <TIM_OC2_SetConfig+0x10c>)
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d003      	beq.n	8006c0c <TIM_OC2_SetConfig+0xb0>
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	4a19      	ldr	r2, [pc, #100]	; (8006c6c <TIM_OC2_SetConfig+0x110>)
 8006c08:	4293      	cmp	r3, r2
 8006c0a:	d113      	bne.n	8006c34 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006c0c:	693b      	ldr	r3, [r7, #16]
 8006c0e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006c12:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006c14:	693b      	ldr	r3, [r7, #16]
 8006c16:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006c1a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	695b      	ldr	r3, [r3, #20]
 8006c20:	009b      	lsls	r3, r3, #2
 8006c22:	693a      	ldr	r2, [r7, #16]
 8006c24:	4313      	orrs	r3, r2
 8006c26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	699b      	ldr	r3, [r3, #24]
 8006c2c:	009b      	lsls	r3, r3, #2
 8006c2e:	693a      	ldr	r2, [r7, #16]
 8006c30:	4313      	orrs	r3, r2
 8006c32:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	693a      	ldr	r2, [r7, #16]
 8006c38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	68fa      	ldr	r2, [r7, #12]
 8006c3e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	685a      	ldr	r2, [r3, #4]
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	697a      	ldr	r2, [r7, #20]
 8006c4c:	621a      	str	r2, [r3, #32]
}
 8006c4e:	bf00      	nop
 8006c50:	371c      	adds	r7, #28
 8006c52:	46bd      	mov	sp, r7
 8006c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c58:	4770      	bx	lr
 8006c5a:	bf00      	nop
 8006c5c:	40012c00 	.word	0x40012c00
 8006c60:	40013400 	.word	0x40013400
 8006c64:	40014000 	.word	0x40014000
 8006c68:	40014400 	.word	0x40014400
 8006c6c:	40014800 	.word	0x40014800

08006c70 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c70:	b480      	push	{r7}
 8006c72:	b087      	sub	sp, #28
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
 8006c78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6a1b      	ldr	r3, [r3, #32]
 8006c7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	6a1b      	ldr	r3, [r3, #32]
 8006c84:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	69db      	ldr	r3, [r3, #28]
 8006c96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ca2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	f023 0303 	bic.w	r3, r3, #3
 8006caa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006cac:	683b      	ldr	r3, [r7, #0]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	68fa      	ldr	r2, [r7, #12]
 8006cb2:	4313      	orrs	r3, r2
 8006cb4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006cb6:	697b      	ldr	r3, [r7, #20]
 8006cb8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006cbc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	689b      	ldr	r3, [r3, #8]
 8006cc2:	021b      	lsls	r3, r3, #8
 8006cc4:	697a      	ldr	r2, [r7, #20]
 8006cc6:	4313      	orrs	r3, r2
 8006cc8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	4a27      	ldr	r2, [pc, #156]	; (8006d6c <TIM_OC3_SetConfig+0xfc>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d003      	beq.n	8006cda <TIM_OC3_SetConfig+0x6a>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	4a26      	ldr	r2, [pc, #152]	; (8006d70 <TIM_OC3_SetConfig+0x100>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d10d      	bne.n	8006cf6 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006cda:	697b      	ldr	r3, [r7, #20]
 8006cdc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006ce0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	68db      	ldr	r3, [r3, #12]
 8006ce6:	021b      	lsls	r3, r3, #8
 8006ce8:	697a      	ldr	r2, [r7, #20]
 8006cea:	4313      	orrs	r3, r2
 8006cec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006cee:	697b      	ldr	r3, [r7, #20]
 8006cf0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006cf4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	4a1c      	ldr	r2, [pc, #112]	; (8006d6c <TIM_OC3_SetConfig+0xfc>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d00f      	beq.n	8006d1e <TIM_OC3_SetConfig+0xae>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	4a1b      	ldr	r2, [pc, #108]	; (8006d70 <TIM_OC3_SetConfig+0x100>)
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d00b      	beq.n	8006d1e <TIM_OC3_SetConfig+0xae>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	4a1a      	ldr	r2, [pc, #104]	; (8006d74 <TIM_OC3_SetConfig+0x104>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d007      	beq.n	8006d1e <TIM_OC3_SetConfig+0xae>
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	4a19      	ldr	r2, [pc, #100]	; (8006d78 <TIM_OC3_SetConfig+0x108>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d003      	beq.n	8006d1e <TIM_OC3_SetConfig+0xae>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	4a18      	ldr	r2, [pc, #96]	; (8006d7c <TIM_OC3_SetConfig+0x10c>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d113      	bne.n	8006d46 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006d1e:	693b      	ldr	r3, [r7, #16]
 8006d20:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006d24:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006d26:	693b      	ldr	r3, [r7, #16]
 8006d28:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006d2c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	695b      	ldr	r3, [r3, #20]
 8006d32:	011b      	lsls	r3, r3, #4
 8006d34:	693a      	ldr	r2, [r7, #16]
 8006d36:	4313      	orrs	r3, r2
 8006d38:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	699b      	ldr	r3, [r3, #24]
 8006d3e:	011b      	lsls	r3, r3, #4
 8006d40:	693a      	ldr	r2, [r7, #16]
 8006d42:	4313      	orrs	r3, r2
 8006d44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	693a      	ldr	r2, [r7, #16]
 8006d4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	68fa      	ldr	r2, [r7, #12]
 8006d50:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	685a      	ldr	r2, [r3, #4]
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	697a      	ldr	r2, [r7, #20]
 8006d5e:	621a      	str	r2, [r3, #32]
}
 8006d60:	bf00      	nop
 8006d62:	371c      	adds	r7, #28
 8006d64:	46bd      	mov	sp, r7
 8006d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6a:	4770      	bx	lr
 8006d6c:	40012c00 	.word	0x40012c00
 8006d70:	40013400 	.word	0x40013400
 8006d74:	40014000 	.word	0x40014000
 8006d78:	40014400 	.word	0x40014400
 8006d7c:	40014800 	.word	0x40014800

08006d80 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d80:	b480      	push	{r7}
 8006d82:	b087      	sub	sp, #28
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
 8006d88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	6a1b      	ldr	r3, [r3, #32]
 8006d8e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6a1b      	ldr	r3, [r3, #32]
 8006d94:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	685b      	ldr	r3, [r3, #4]
 8006da0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	69db      	ldr	r3, [r3, #28]
 8006da6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006dae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006db2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006dba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	021b      	lsls	r3, r3, #8
 8006dc2:	68fa      	ldr	r2, [r7, #12]
 8006dc4:	4313      	orrs	r3, r2
 8006dc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006dc8:	693b      	ldr	r3, [r7, #16]
 8006dca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006dce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	689b      	ldr	r3, [r3, #8]
 8006dd4:	031b      	lsls	r3, r3, #12
 8006dd6:	693a      	ldr	r2, [r7, #16]
 8006dd8:	4313      	orrs	r3, r2
 8006dda:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	4a18      	ldr	r2, [pc, #96]	; (8006e40 <TIM_OC4_SetConfig+0xc0>)
 8006de0:	4293      	cmp	r3, r2
 8006de2:	d00f      	beq.n	8006e04 <TIM_OC4_SetConfig+0x84>
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	4a17      	ldr	r2, [pc, #92]	; (8006e44 <TIM_OC4_SetConfig+0xc4>)
 8006de8:	4293      	cmp	r3, r2
 8006dea:	d00b      	beq.n	8006e04 <TIM_OC4_SetConfig+0x84>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	4a16      	ldr	r2, [pc, #88]	; (8006e48 <TIM_OC4_SetConfig+0xc8>)
 8006df0:	4293      	cmp	r3, r2
 8006df2:	d007      	beq.n	8006e04 <TIM_OC4_SetConfig+0x84>
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	4a15      	ldr	r2, [pc, #84]	; (8006e4c <TIM_OC4_SetConfig+0xcc>)
 8006df8:	4293      	cmp	r3, r2
 8006dfa:	d003      	beq.n	8006e04 <TIM_OC4_SetConfig+0x84>
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	4a14      	ldr	r2, [pc, #80]	; (8006e50 <TIM_OC4_SetConfig+0xd0>)
 8006e00:	4293      	cmp	r3, r2
 8006e02:	d109      	bne.n	8006e18 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006e04:	697b      	ldr	r3, [r7, #20]
 8006e06:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006e0a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	695b      	ldr	r3, [r3, #20]
 8006e10:	019b      	lsls	r3, r3, #6
 8006e12:	697a      	ldr	r2, [r7, #20]
 8006e14:	4313      	orrs	r3, r2
 8006e16:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	697a      	ldr	r2, [r7, #20]
 8006e1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	68fa      	ldr	r2, [r7, #12]
 8006e22:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006e24:	683b      	ldr	r3, [r7, #0]
 8006e26:	685a      	ldr	r2, [r3, #4]
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	693a      	ldr	r2, [r7, #16]
 8006e30:	621a      	str	r2, [r3, #32]
}
 8006e32:	bf00      	nop
 8006e34:	371c      	adds	r7, #28
 8006e36:	46bd      	mov	sp, r7
 8006e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3c:	4770      	bx	lr
 8006e3e:	bf00      	nop
 8006e40:	40012c00 	.word	0x40012c00
 8006e44:	40013400 	.word	0x40013400
 8006e48:	40014000 	.word	0x40014000
 8006e4c:	40014400 	.word	0x40014400
 8006e50:	40014800 	.word	0x40014800

08006e54 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006e54:	b480      	push	{r7}
 8006e56:	b087      	sub	sp, #28
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
 8006e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6a1b      	ldr	r3, [r3, #32]
 8006e62:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	6a1b      	ldr	r3, [r3, #32]
 8006e68:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	685b      	ldr	r3, [r3, #4]
 8006e74:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	68fa      	ldr	r2, [r7, #12]
 8006e8e:	4313      	orrs	r3, r2
 8006e90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006e92:	693b      	ldr	r3, [r7, #16]
 8006e94:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006e98:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	689b      	ldr	r3, [r3, #8]
 8006e9e:	041b      	lsls	r3, r3, #16
 8006ea0:	693a      	ldr	r2, [r7, #16]
 8006ea2:	4313      	orrs	r3, r2
 8006ea4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	4a17      	ldr	r2, [pc, #92]	; (8006f08 <TIM_OC5_SetConfig+0xb4>)
 8006eaa:	4293      	cmp	r3, r2
 8006eac:	d00f      	beq.n	8006ece <TIM_OC5_SetConfig+0x7a>
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	4a16      	ldr	r2, [pc, #88]	; (8006f0c <TIM_OC5_SetConfig+0xb8>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d00b      	beq.n	8006ece <TIM_OC5_SetConfig+0x7a>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	4a15      	ldr	r2, [pc, #84]	; (8006f10 <TIM_OC5_SetConfig+0xbc>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d007      	beq.n	8006ece <TIM_OC5_SetConfig+0x7a>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	4a14      	ldr	r2, [pc, #80]	; (8006f14 <TIM_OC5_SetConfig+0xc0>)
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	d003      	beq.n	8006ece <TIM_OC5_SetConfig+0x7a>
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	4a13      	ldr	r2, [pc, #76]	; (8006f18 <TIM_OC5_SetConfig+0xc4>)
 8006eca:	4293      	cmp	r3, r2
 8006ecc:	d109      	bne.n	8006ee2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006ece:	697b      	ldr	r3, [r7, #20]
 8006ed0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006ed4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	695b      	ldr	r3, [r3, #20]
 8006eda:	021b      	lsls	r3, r3, #8
 8006edc:	697a      	ldr	r2, [r7, #20]
 8006ede:	4313      	orrs	r3, r2
 8006ee0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	697a      	ldr	r2, [r7, #20]
 8006ee6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	68fa      	ldr	r2, [r7, #12]
 8006eec:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	685a      	ldr	r2, [r3, #4]
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	693a      	ldr	r2, [r7, #16]
 8006efa:	621a      	str	r2, [r3, #32]
}
 8006efc:	bf00      	nop
 8006efe:	371c      	adds	r7, #28
 8006f00:	46bd      	mov	sp, r7
 8006f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f06:	4770      	bx	lr
 8006f08:	40012c00 	.word	0x40012c00
 8006f0c:	40013400 	.word	0x40013400
 8006f10:	40014000 	.word	0x40014000
 8006f14:	40014400 	.word	0x40014400
 8006f18:	40014800 	.word	0x40014800

08006f1c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006f1c:	b480      	push	{r7}
 8006f1e:	b087      	sub	sp, #28
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
 8006f24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6a1b      	ldr	r3, [r3, #32]
 8006f2a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6a1b      	ldr	r3, [r3, #32]
 8006f30:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	685b      	ldr	r3, [r3, #4]
 8006f3c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006f4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	021b      	lsls	r3, r3, #8
 8006f56:	68fa      	ldr	r2, [r7, #12]
 8006f58:	4313      	orrs	r3, r2
 8006f5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006f5c:	693b      	ldr	r3, [r7, #16]
 8006f5e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006f62:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	689b      	ldr	r3, [r3, #8]
 8006f68:	051b      	lsls	r3, r3, #20
 8006f6a:	693a      	ldr	r2, [r7, #16]
 8006f6c:	4313      	orrs	r3, r2
 8006f6e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	4a18      	ldr	r2, [pc, #96]	; (8006fd4 <TIM_OC6_SetConfig+0xb8>)
 8006f74:	4293      	cmp	r3, r2
 8006f76:	d00f      	beq.n	8006f98 <TIM_OC6_SetConfig+0x7c>
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	4a17      	ldr	r2, [pc, #92]	; (8006fd8 <TIM_OC6_SetConfig+0xbc>)
 8006f7c:	4293      	cmp	r3, r2
 8006f7e:	d00b      	beq.n	8006f98 <TIM_OC6_SetConfig+0x7c>
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	4a16      	ldr	r2, [pc, #88]	; (8006fdc <TIM_OC6_SetConfig+0xc0>)
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d007      	beq.n	8006f98 <TIM_OC6_SetConfig+0x7c>
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	4a15      	ldr	r2, [pc, #84]	; (8006fe0 <TIM_OC6_SetConfig+0xc4>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d003      	beq.n	8006f98 <TIM_OC6_SetConfig+0x7c>
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	4a14      	ldr	r2, [pc, #80]	; (8006fe4 <TIM_OC6_SetConfig+0xc8>)
 8006f94:	4293      	cmp	r3, r2
 8006f96:	d109      	bne.n	8006fac <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006f98:	697b      	ldr	r3, [r7, #20]
 8006f9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006f9e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	695b      	ldr	r3, [r3, #20]
 8006fa4:	029b      	lsls	r3, r3, #10
 8006fa6:	697a      	ldr	r2, [r7, #20]
 8006fa8:	4313      	orrs	r3, r2
 8006faa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	697a      	ldr	r2, [r7, #20]
 8006fb0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	68fa      	ldr	r2, [r7, #12]
 8006fb6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	685a      	ldr	r2, [r3, #4]
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	693a      	ldr	r2, [r7, #16]
 8006fc4:	621a      	str	r2, [r3, #32]
}
 8006fc6:	bf00      	nop
 8006fc8:	371c      	adds	r7, #28
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd0:	4770      	bx	lr
 8006fd2:	bf00      	nop
 8006fd4:	40012c00 	.word	0x40012c00
 8006fd8:	40013400 	.word	0x40013400
 8006fdc:	40014000 	.word	0x40014000
 8006fe0:	40014400 	.word	0x40014400
 8006fe4:	40014800 	.word	0x40014800

08006fe8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006fe8:	b480      	push	{r7}
 8006fea:	b087      	sub	sp, #28
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	60f8      	str	r0, [r7, #12]
 8006ff0:	60b9      	str	r1, [r7, #8]
 8006ff2:	607a      	str	r2, [r7, #4]
 8006ff4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	6a1b      	ldr	r3, [r3, #32]
 8006ffa:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	6a1b      	ldr	r3, [r3, #32]
 8007000:	f023 0201 	bic.w	r2, r3, #1
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	699b      	ldr	r3, [r3, #24]
 800700c:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	4a26      	ldr	r2, [pc, #152]	; (80070ac <TIM_TI1_SetConfig+0xc4>)
 8007012:	4293      	cmp	r3, r2
 8007014:	d017      	beq.n	8007046 <TIM_TI1_SetConfig+0x5e>
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800701c:	d013      	beq.n	8007046 <TIM_TI1_SetConfig+0x5e>
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	4a23      	ldr	r2, [pc, #140]	; (80070b0 <TIM_TI1_SetConfig+0xc8>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d00f      	beq.n	8007046 <TIM_TI1_SetConfig+0x5e>
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	4a22      	ldr	r2, [pc, #136]	; (80070b4 <TIM_TI1_SetConfig+0xcc>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d00b      	beq.n	8007046 <TIM_TI1_SetConfig+0x5e>
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	4a21      	ldr	r2, [pc, #132]	; (80070b8 <TIM_TI1_SetConfig+0xd0>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d007      	beq.n	8007046 <TIM_TI1_SetConfig+0x5e>
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	4a20      	ldr	r2, [pc, #128]	; (80070bc <TIM_TI1_SetConfig+0xd4>)
 800703a:	4293      	cmp	r3, r2
 800703c:	d003      	beq.n	8007046 <TIM_TI1_SetConfig+0x5e>
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	4a1f      	ldr	r2, [pc, #124]	; (80070c0 <TIM_TI1_SetConfig+0xd8>)
 8007042:	4293      	cmp	r3, r2
 8007044:	d101      	bne.n	800704a <TIM_TI1_SetConfig+0x62>
 8007046:	2301      	movs	r3, #1
 8007048:	e000      	b.n	800704c <TIM_TI1_SetConfig+0x64>
 800704a:	2300      	movs	r3, #0
 800704c:	2b00      	cmp	r3, #0
 800704e:	d008      	beq.n	8007062 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007050:	697b      	ldr	r3, [r7, #20]
 8007052:	f023 0303 	bic.w	r3, r3, #3
 8007056:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007058:	697a      	ldr	r2, [r7, #20]
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	4313      	orrs	r3, r2
 800705e:	617b      	str	r3, [r7, #20]
 8007060:	e003      	b.n	800706a <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007062:	697b      	ldr	r3, [r7, #20]
 8007064:	f043 0301 	orr.w	r3, r3, #1
 8007068:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800706a:	697b      	ldr	r3, [r7, #20]
 800706c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007070:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	011b      	lsls	r3, r3, #4
 8007076:	b2db      	uxtb	r3, r3
 8007078:	697a      	ldr	r2, [r7, #20]
 800707a:	4313      	orrs	r3, r2
 800707c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800707e:	693b      	ldr	r3, [r7, #16]
 8007080:	f023 030a 	bic.w	r3, r3, #10
 8007084:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007086:	68bb      	ldr	r3, [r7, #8]
 8007088:	f003 030a 	and.w	r3, r3, #10
 800708c:	693a      	ldr	r2, [r7, #16]
 800708e:	4313      	orrs	r3, r2
 8007090:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	697a      	ldr	r2, [r7, #20]
 8007096:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	693a      	ldr	r2, [r7, #16]
 800709c:	621a      	str	r2, [r3, #32]
}
 800709e:	bf00      	nop
 80070a0:	371c      	adds	r7, #28
 80070a2:	46bd      	mov	sp, r7
 80070a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a8:	4770      	bx	lr
 80070aa:	bf00      	nop
 80070ac:	40012c00 	.word	0x40012c00
 80070b0:	40000400 	.word	0x40000400
 80070b4:	40000800 	.word	0x40000800
 80070b8:	40000c00 	.word	0x40000c00
 80070bc:	40013400 	.word	0x40013400
 80070c0:	40014000 	.word	0x40014000

080070c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80070c4:	b480      	push	{r7}
 80070c6:	b087      	sub	sp, #28
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	60f8      	str	r0, [r7, #12]
 80070cc:	60b9      	str	r1, [r7, #8]
 80070ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	6a1b      	ldr	r3, [r3, #32]
 80070d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	6a1b      	ldr	r3, [r3, #32]
 80070da:	f023 0201 	bic.w	r2, r3, #1
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	699b      	ldr	r3, [r3, #24]
 80070e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80070e8:	693b      	ldr	r3, [r7, #16]
 80070ea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80070ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	011b      	lsls	r3, r3, #4
 80070f4:	693a      	ldr	r2, [r7, #16]
 80070f6:	4313      	orrs	r3, r2
 80070f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80070fa:	697b      	ldr	r3, [r7, #20]
 80070fc:	f023 030a 	bic.w	r3, r3, #10
 8007100:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007102:	697a      	ldr	r2, [r7, #20]
 8007104:	68bb      	ldr	r3, [r7, #8]
 8007106:	4313      	orrs	r3, r2
 8007108:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	693a      	ldr	r2, [r7, #16]
 800710e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	697a      	ldr	r2, [r7, #20]
 8007114:	621a      	str	r2, [r3, #32]
}
 8007116:	bf00      	nop
 8007118:	371c      	adds	r7, #28
 800711a:	46bd      	mov	sp, r7
 800711c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007120:	4770      	bx	lr

08007122 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007122:	b480      	push	{r7}
 8007124:	b087      	sub	sp, #28
 8007126:	af00      	add	r7, sp, #0
 8007128:	60f8      	str	r0, [r7, #12]
 800712a:	60b9      	str	r1, [r7, #8]
 800712c:	607a      	str	r2, [r7, #4]
 800712e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	6a1b      	ldr	r3, [r3, #32]
 8007134:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	6a1b      	ldr	r3, [r3, #32]
 800713a:	f023 0210 	bic.w	r2, r3, #16
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	699b      	ldr	r3, [r3, #24]
 8007146:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007148:	693b      	ldr	r3, [r7, #16]
 800714a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800714e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	021b      	lsls	r3, r3, #8
 8007154:	693a      	ldr	r2, [r7, #16]
 8007156:	4313      	orrs	r3, r2
 8007158:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800715a:	693b      	ldr	r3, [r7, #16]
 800715c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007160:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	031b      	lsls	r3, r3, #12
 8007166:	b29b      	uxth	r3, r3
 8007168:	693a      	ldr	r2, [r7, #16]
 800716a:	4313      	orrs	r3, r2
 800716c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800716e:	697b      	ldr	r3, [r7, #20]
 8007170:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007174:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007176:	68bb      	ldr	r3, [r7, #8]
 8007178:	011b      	lsls	r3, r3, #4
 800717a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800717e:	697a      	ldr	r2, [r7, #20]
 8007180:	4313      	orrs	r3, r2
 8007182:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	693a      	ldr	r2, [r7, #16]
 8007188:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	697a      	ldr	r2, [r7, #20]
 800718e:	621a      	str	r2, [r3, #32]
}
 8007190:	bf00      	nop
 8007192:	371c      	adds	r7, #28
 8007194:	46bd      	mov	sp, r7
 8007196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719a:	4770      	bx	lr

0800719c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800719c:	b480      	push	{r7}
 800719e:	b087      	sub	sp, #28
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	60f8      	str	r0, [r7, #12]
 80071a4:	60b9      	str	r1, [r7, #8]
 80071a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	6a1b      	ldr	r3, [r3, #32]
 80071ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	6a1b      	ldr	r3, [r3, #32]
 80071b2:	f023 0210 	bic.w	r2, r3, #16
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	699b      	ldr	r3, [r3, #24]
 80071be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80071c0:	693b      	ldr	r3, [r7, #16]
 80071c2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80071c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	031b      	lsls	r3, r3, #12
 80071cc:	693a      	ldr	r2, [r7, #16]
 80071ce:	4313      	orrs	r3, r2
 80071d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80071d2:	697b      	ldr	r3, [r7, #20]
 80071d4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80071d8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80071da:	68bb      	ldr	r3, [r7, #8]
 80071dc:	011b      	lsls	r3, r3, #4
 80071de:	697a      	ldr	r2, [r7, #20]
 80071e0:	4313      	orrs	r3, r2
 80071e2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	693a      	ldr	r2, [r7, #16]
 80071e8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	697a      	ldr	r2, [r7, #20]
 80071ee:	621a      	str	r2, [r3, #32]
}
 80071f0:	bf00      	nop
 80071f2:	371c      	adds	r7, #28
 80071f4:	46bd      	mov	sp, r7
 80071f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fa:	4770      	bx	lr

080071fc <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80071fc:	b480      	push	{r7}
 80071fe:	b087      	sub	sp, #28
 8007200:	af00      	add	r7, sp, #0
 8007202:	60f8      	str	r0, [r7, #12]
 8007204:	60b9      	str	r1, [r7, #8]
 8007206:	607a      	str	r2, [r7, #4]
 8007208:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	6a1b      	ldr	r3, [r3, #32]
 800720e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	6a1b      	ldr	r3, [r3, #32]
 8007214:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	69db      	ldr	r3, [r3, #28]
 8007220:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007222:	693b      	ldr	r3, [r7, #16]
 8007224:	f023 0303 	bic.w	r3, r3, #3
 8007228:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800722a:	693a      	ldr	r2, [r7, #16]
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	4313      	orrs	r3, r2
 8007230:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007232:	693b      	ldr	r3, [r7, #16]
 8007234:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007238:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	011b      	lsls	r3, r3, #4
 800723e:	b2db      	uxtb	r3, r3
 8007240:	693a      	ldr	r2, [r7, #16]
 8007242:	4313      	orrs	r3, r2
 8007244:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007246:	697b      	ldr	r3, [r7, #20]
 8007248:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800724c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800724e:	68bb      	ldr	r3, [r7, #8]
 8007250:	021b      	lsls	r3, r3, #8
 8007252:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8007256:	697a      	ldr	r2, [r7, #20]
 8007258:	4313      	orrs	r3, r2
 800725a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	693a      	ldr	r2, [r7, #16]
 8007260:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	697a      	ldr	r2, [r7, #20]
 8007266:	621a      	str	r2, [r3, #32]
}
 8007268:	bf00      	nop
 800726a:	371c      	adds	r7, #28
 800726c:	46bd      	mov	sp, r7
 800726e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007272:	4770      	bx	lr

08007274 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007274:	b480      	push	{r7}
 8007276:	b087      	sub	sp, #28
 8007278:	af00      	add	r7, sp, #0
 800727a:	60f8      	str	r0, [r7, #12]
 800727c:	60b9      	str	r1, [r7, #8]
 800727e:	607a      	str	r2, [r7, #4]
 8007280:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	6a1b      	ldr	r3, [r3, #32]
 8007286:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	6a1b      	ldr	r3, [r3, #32]
 800728c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	69db      	ldr	r3, [r3, #28]
 8007298:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800729a:	693b      	ldr	r3, [r7, #16]
 800729c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80072a0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	021b      	lsls	r3, r3, #8
 80072a6:	693a      	ldr	r2, [r7, #16]
 80072a8:	4313      	orrs	r3, r2
 80072aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80072ac:	693b      	ldr	r3, [r7, #16]
 80072ae:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80072b2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	031b      	lsls	r3, r3, #12
 80072b8:	b29b      	uxth	r3, r3
 80072ba:	693a      	ldr	r2, [r7, #16]
 80072bc:	4313      	orrs	r3, r2
 80072be:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80072c0:	697b      	ldr	r3, [r7, #20]
 80072c2:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80072c6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80072c8:	68bb      	ldr	r3, [r7, #8]
 80072ca:	031b      	lsls	r3, r3, #12
 80072cc:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80072d0:	697a      	ldr	r2, [r7, #20]
 80072d2:	4313      	orrs	r3, r2
 80072d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	693a      	ldr	r2, [r7, #16]
 80072da:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	697a      	ldr	r2, [r7, #20]
 80072e0:	621a      	str	r2, [r3, #32]
}
 80072e2:	bf00      	nop
 80072e4:	371c      	adds	r7, #28
 80072e6:	46bd      	mov	sp, r7
 80072e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ec:	4770      	bx	lr

080072ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80072ee:	b480      	push	{r7}
 80072f0:	b085      	sub	sp, #20
 80072f2:	af00      	add	r7, sp, #0
 80072f4:	6078      	str	r0, [r7, #4]
 80072f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	689b      	ldr	r3, [r3, #8]
 80072fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007304:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007306:	683a      	ldr	r2, [r7, #0]
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	4313      	orrs	r3, r2
 800730c:	f043 0307 	orr.w	r3, r3, #7
 8007310:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	68fa      	ldr	r2, [r7, #12]
 8007316:	609a      	str	r2, [r3, #8]
}
 8007318:	bf00      	nop
 800731a:	3714      	adds	r7, #20
 800731c:	46bd      	mov	sp, r7
 800731e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007322:	4770      	bx	lr

08007324 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007324:	b480      	push	{r7}
 8007326:	b087      	sub	sp, #28
 8007328:	af00      	add	r7, sp, #0
 800732a:	60f8      	str	r0, [r7, #12]
 800732c:	60b9      	str	r1, [r7, #8]
 800732e:	607a      	str	r2, [r7, #4]
 8007330:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	689b      	ldr	r3, [r3, #8]
 8007336:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007338:	697b      	ldr	r3, [r7, #20]
 800733a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800733e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	021a      	lsls	r2, r3, #8
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	431a      	orrs	r2, r3
 8007348:	68bb      	ldr	r3, [r7, #8]
 800734a:	4313      	orrs	r3, r2
 800734c:	697a      	ldr	r2, [r7, #20]
 800734e:	4313      	orrs	r3, r2
 8007350:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	697a      	ldr	r2, [r7, #20]
 8007356:	609a      	str	r2, [r3, #8]
}
 8007358:	bf00      	nop
 800735a:	371c      	adds	r7, #28
 800735c:	46bd      	mov	sp, r7
 800735e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007362:	4770      	bx	lr

08007364 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007364:	b480      	push	{r7}
 8007366:	b087      	sub	sp, #28
 8007368:	af00      	add	r7, sp, #0
 800736a:	60f8      	str	r0, [r7, #12]
 800736c:	60b9      	str	r1, [r7, #8]
 800736e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007370:	68bb      	ldr	r3, [r7, #8]
 8007372:	f003 031f 	and.w	r3, r3, #31
 8007376:	2201      	movs	r2, #1
 8007378:	fa02 f303 	lsl.w	r3, r2, r3
 800737c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	6a1a      	ldr	r2, [r3, #32]
 8007382:	697b      	ldr	r3, [r7, #20]
 8007384:	43db      	mvns	r3, r3
 8007386:	401a      	ands	r2, r3
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	6a1a      	ldr	r2, [r3, #32]
 8007390:	68bb      	ldr	r3, [r7, #8]
 8007392:	f003 031f 	and.w	r3, r3, #31
 8007396:	6879      	ldr	r1, [r7, #4]
 8007398:	fa01 f303 	lsl.w	r3, r1, r3
 800739c:	431a      	orrs	r2, r3
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	621a      	str	r2, [r3, #32]
}
 80073a2:	bf00      	nop
 80073a4:	371c      	adds	r7, #28
 80073a6:	46bd      	mov	sp, r7
 80073a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ac:	4770      	bx	lr
	...

080073b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80073b0:	b480      	push	{r7}
 80073b2:	b085      	sub	sp, #20
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
 80073b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073c0:	2b01      	cmp	r3, #1
 80073c2:	d101      	bne.n	80073c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80073c4:	2302      	movs	r3, #2
 80073c6:	e068      	b.n	800749a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2201      	movs	r2, #1
 80073cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2202      	movs	r2, #2
 80073d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	685b      	ldr	r3, [r3, #4]
 80073de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	689b      	ldr	r3, [r3, #8]
 80073e6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	4a2e      	ldr	r2, [pc, #184]	; (80074a8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80073ee:	4293      	cmp	r3, r2
 80073f0:	d004      	beq.n	80073fc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	4a2d      	ldr	r2, [pc, #180]	; (80074ac <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d108      	bne.n	800740e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007402:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	685b      	ldr	r3, [r3, #4]
 8007408:	68fa      	ldr	r2, [r7, #12]
 800740a:	4313      	orrs	r3, r2
 800740c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007414:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	68fa      	ldr	r2, [r7, #12]
 800741c:	4313      	orrs	r3, r2
 800741e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	68fa      	ldr	r2, [r7, #12]
 8007426:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	4a1e      	ldr	r2, [pc, #120]	; (80074a8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800742e:	4293      	cmp	r3, r2
 8007430:	d01d      	beq.n	800746e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800743a:	d018      	beq.n	800746e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	4a1b      	ldr	r2, [pc, #108]	; (80074b0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d013      	beq.n	800746e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	4a1a      	ldr	r2, [pc, #104]	; (80074b4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800744c:	4293      	cmp	r3, r2
 800744e:	d00e      	beq.n	800746e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4a18      	ldr	r2, [pc, #96]	; (80074b8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007456:	4293      	cmp	r3, r2
 8007458:	d009      	beq.n	800746e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	4a13      	ldr	r2, [pc, #76]	; (80074ac <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007460:	4293      	cmp	r3, r2
 8007462:	d004      	beq.n	800746e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	4a14      	ldr	r2, [pc, #80]	; (80074bc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800746a:	4293      	cmp	r3, r2
 800746c:	d10c      	bne.n	8007488 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800746e:	68bb      	ldr	r3, [r7, #8]
 8007470:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007474:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007476:	683b      	ldr	r3, [r7, #0]
 8007478:	689b      	ldr	r3, [r3, #8]
 800747a:	68ba      	ldr	r2, [r7, #8]
 800747c:	4313      	orrs	r3, r2
 800747e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	68ba      	ldr	r2, [r7, #8]
 8007486:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2201      	movs	r2, #1
 800748c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2200      	movs	r2, #0
 8007494:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007498:	2300      	movs	r3, #0
}
 800749a:	4618      	mov	r0, r3
 800749c:	3714      	adds	r7, #20
 800749e:	46bd      	mov	sp, r7
 80074a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a4:	4770      	bx	lr
 80074a6:	bf00      	nop
 80074a8:	40012c00 	.word	0x40012c00
 80074ac:	40013400 	.word	0x40013400
 80074b0:	40000400 	.word	0x40000400
 80074b4:	40000800 	.word	0x40000800
 80074b8:	40000c00 	.word	0x40000c00
 80074bc:	40014000 	.word	0x40014000

080074c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80074c0:	b480      	push	{r7}
 80074c2:	b083      	sub	sp, #12
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80074c8:	bf00      	nop
 80074ca:	370c      	adds	r7, #12
 80074cc:	46bd      	mov	sp, r7
 80074ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d2:	4770      	bx	lr

080074d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80074d4:	b480      	push	{r7}
 80074d6:	b083      	sub	sp, #12
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80074dc:	bf00      	nop
 80074de:	370c      	adds	r7, #12
 80074e0:	46bd      	mov	sp, r7
 80074e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e6:	4770      	bx	lr

080074e8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80074e8:	b480      	push	{r7}
 80074ea:	b083      	sub	sp, #12
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80074f0:	bf00      	nop
 80074f2:	370c      	adds	r7, #12
 80074f4:	46bd      	mov	sp, r7
 80074f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fa:	4770      	bx	lr

080074fc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b082      	sub	sp, #8
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d101      	bne.n	800750e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800750a:	2301      	movs	r3, #1
 800750c:	e040      	b.n	8007590 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007512:	2b00      	cmp	r3, #0
 8007514:	d106      	bne.n	8007524 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2200      	movs	r2, #0
 800751a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800751e:	6878      	ldr	r0, [r7, #4]
 8007520:	f7fb f8aa 	bl	8002678 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2224      	movs	r2, #36	; 0x24
 8007528:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	681a      	ldr	r2, [r3, #0]
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f022 0201 	bic.w	r2, r2, #1
 8007538:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800753e:	2b00      	cmp	r3, #0
 8007540:	d002      	beq.n	8007548 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8007542:	6878      	ldr	r0, [r7, #4]
 8007544:	f000 ff50 	bl	80083e8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007548:	6878      	ldr	r0, [r7, #4]
 800754a:	f000 fc95 	bl	8007e78 <UART_SetConfig>
 800754e:	4603      	mov	r3, r0
 8007550:	2b01      	cmp	r3, #1
 8007552:	d101      	bne.n	8007558 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8007554:	2301      	movs	r3, #1
 8007556:	e01b      	b.n	8007590 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	685a      	ldr	r2, [r3, #4]
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007566:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	689a      	ldr	r2, [r3, #8]
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007576:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	681a      	ldr	r2, [r3, #0]
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f042 0201 	orr.w	r2, r2, #1
 8007586:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007588:	6878      	ldr	r0, [r7, #4]
 800758a:	f000 ffcf 	bl	800852c <UART_CheckIdleState>
 800758e:	4603      	mov	r3, r0
}
 8007590:	4618      	mov	r0, r3
 8007592:	3708      	adds	r7, #8
 8007594:	46bd      	mov	sp, r7
 8007596:	bd80      	pop	{r7, pc}

08007598 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b08a      	sub	sp, #40	; 0x28
 800759c:	af02      	add	r7, sp, #8
 800759e:	60f8      	str	r0, [r7, #12]
 80075a0:	60b9      	str	r1, [r7, #8]
 80075a2:	603b      	str	r3, [r7, #0]
 80075a4:	4613      	mov	r3, r2
 80075a6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80075ac:	2b20      	cmp	r3, #32
 80075ae:	d178      	bne.n	80076a2 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d002      	beq.n	80075bc <HAL_UART_Transmit+0x24>
 80075b6:	88fb      	ldrh	r3, [r7, #6]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d101      	bne.n	80075c0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80075bc:	2301      	movs	r3, #1
 80075be:	e071      	b.n	80076a4 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	2200      	movs	r2, #0
 80075c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	2221      	movs	r2, #33	; 0x21
 80075cc:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80075ce:	f7fb fbf1 	bl	8002db4 <HAL_GetTick>
 80075d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	88fa      	ldrh	r2, [r7, #6]
 80075d8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	88fa      	ldrh	r2, [r7, #6]
 80075e0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	689b      	ldr	r3, [r3, #8]
 80075e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075ec:	d108      	bne.n	8007600 <HAL_UART_Transmit+0x68>
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	691b      	ldr	r3, [r3, #16]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d104      	bne.n	8007600 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80075f6:	2300      	movs	r3, #0
 80075f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80075fa:	68bb      	ldr	r3, [r7, #8]
 80075fc:	61bb      	str	r3, [r7, #24]
 80075fe:	e003      	b.n	8007608 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007600:	68bb      	ldr	r3, [r7, #8]
 8007602:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007604:	2300      	movs	r3, #0
 8007606:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007608:	e030      	b.n	800766c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	9300      	str	r3, [sp, #0]
 800760e:	697b      	ldr	r3, [r7, #20]
 8007610:	2200      	movs	r2, #0
 8007612:	2180      	movs	r1, #128	; 0x80
 8007614:	68f8      	ldr	r0, [r7, #12]
 8007616:	f001 f831 	bl	800867c <UART_WaitOnFlagUntilTimeout>
 800761a:	4603      	mov	r3, r0
 800761c:	2b00      	cmp	r3, #0
 800761e:	d004      	beq.n	800762a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	2220      	movs	r2, #32
 8007624:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8007626:	2303      	movs	r3, #3
 8007628:	e03c      	b.n	80076a4 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 800762a:	69fb      	ldr	r3, [r7, #28]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d10b      	bne.n	8007648 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007630:	69bb      	ldr	r3, [r7, #24]
 8007632:	881a      	ldrh	r2, [r3, #0]
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800763c:	b292      	uxth	r2, r2
 800763e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007640:	69bb      	ldr	r3, [r7, #24]
 8007642:	3302      	adds	r3, #2
 8007644:	61bb      	str	r3, [r7, #24]
 8007646:	e008      	b.n	800765a <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007648:	69fb      	ldr	r3, [r7, #28]
 800764a:	781a      	ldrb	r2, [r3, #0]
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	b292      	uxth	r2, r2
 8007652:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007654:	69fb      	ldr	r3, [r7, #28]
 8007656:	3301      	adds	r3, #1
 8007658:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007660:	b29b      	uxth	r3, r3
 8007662:	3b01      	subs	r3, #1
 8007664:	b29a      	uxth	r2, r3
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007672:	b29b      	uxth	r3, r3
 8007674:	2b00      	cmp	r3, #0
 8007676:	d1c8      	bne.n	800760a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007678:	683b      	ldr	r3, [r7, #0]
 800767a:	9300      	str	r3, [sp, #0]
 800767c:	697b      	ldr	r3, [r7, #20]
 800767e:	2200      	movs	r2, #0
 8007680:	2140      	movs	r1, #64	; 0x40
 8007682:	68f8      	ldr	r0, [r7, #12]
 8007684:	f000 fffa 	bl	800867c <UART_WaitOnFlagUntilTimeout>
 8007688:	4603      	mov	r3, r0
 800768a:	2b00      	cmp	r3, #0
 800768c:	d004      	beq.n	8007698 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	2220      	movs	r2, #32
 8007692:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8007694:	2303      	movs	r3, #3
 8007696:	e005      	b.n	80076a4 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	2220      	movs	r2, #32
 800769c:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800769e:	2300      	movs	r3, #0
 80076a0:	e000      	b.n	80076a4 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80076a2:	2302      	movs	r3, #2
  }
}
 80076a4:	4618      	mov	r0, r3
 80076a6:	3720      	adds	r7, #32
 80076a8:	46bd      	mov	sp, r7
 80076aa:	bd80      	pop	{r7, pc}

080076ac <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b08a      	sub	sp, #40	; 0x28
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	60f8      	str	r0, [r7, #12]
 80076b4:	60b9      	str	r1, [r7, #8]
 80076b6:	4613      	mov	r3, r2
 80076b8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80076be:	2b20      	cmp	r3, #32
 80076c0:	d165      	bne.n	800778e <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 80076c2:	68bb      	ldr	r3, [r7, #8]
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d002      	beq.n	80076ce <HAL_UART_Transmit_DMA+0x22>
 80076c8:	88fb      	ldrh	r3, [r7, #6]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d101      	bne.n	80076d2 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 80076ce:	2301      	movs	r3, #1
 80076d0:	e05e      	b.n	8007790 <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	68ba      	ldr	r2, [r7, #8]
 80076d6:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	88fa      	ldrh	r2, [r7, #6]
 80076dc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	88fa      	ldrh	r2, [r7, #6]
 80076e4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	2200      	movs	r2, #0
 80076ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	2221      	movs	r2, #33	; 0x21
 80076f4:	67da      	str	r2, [r3, #124]	; 0x7c

    if (huart->hdmatx != NULL)
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d027      	beq.n	800774e <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007702:	4a25      	ldr	r2, [pc, #148]	; (8007798 <HAL_UART_Transmit_DMA+0xec>)
 8007704:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800770a:	4a24      	ldr	r2, [pc, #144]	; (800779c <HAL_UART_Transmit_DMA+0xf0>)
 800770c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007712:	4a23      	ldr	r2, [pc, #140]	; (80077a0 <HAL_UART_Transmit_DMA+0xf4>)
 8007714:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800771a:	2200      	movs	r2, #0
 800771c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007726:	4619      	mov	r1, r3
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	3328      	adds	r3, #40	; 0x28
 800772e:	461a      	mov	r2, r3
 8007730:	88fb      	ldrh	r3, [r7, #6]
 8007732:	f7fb fd39 	bl	80031a8 <HAL_DMA_Start_IT>
 8007736:	4603      	mov	r3, r0
 8007738:	2b00      	cmp	r3, #0
 800773a:	d008      	beq.n	800774e <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	2210      	movs	r2, #16
 8007740:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	2220      	movs	r2, #32
 8007748:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_ERROR;
 800774a:	2301      	movs	r3, #1
 800774c:	e020      	b.n	8007790 <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	2240      	movs	r2, #64	; 0x40
 8007754:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	3308      	adds	r3, #8
 800775c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800775e:	697b      	ldr	r3, [r7, #20]
 8007760:	e853 3f00 	ldrex	r3, [r3]
 8007764:	613b      	str	r3, [r7, #16]
   return(result);
 8007766:	693b      	ldr	r3, [r7, #16]
 8007768:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800776c:	627b      	str	r3, [r7, #36]	; 0x24
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	3308      	adds	r3, #8
 8007774:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007776:	623a      	str	r2, [r7, #32]
 8007778:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800777a:	69f9      	ldr	r1, [r7, #28]
 800777c:	6a3a      	ldr	r2, [r7, #32]
 800777e:	e841 2300 	strex	r3, r2, [r1]
 8007782:	61bb      	str	r3, [r7, #24]
   return(result);
 8007784:	69bb      	ldr	r3, [r7, #24]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d1e5      	bne.n	8007756 <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 800778a:	2300      	movs	r3, #0
 800778c:	e000      	b.n	8007790 <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 800778e:	2302      	movs	r3, #2
  }
}
 8007790:	4618      	mov	r0, r3
 8007792:	3728      	adds	r7, #40	; 0x28
 8007794:	46bd      	mov	sp, r7
 8007796:	bd80      	pop	{r7, pc}
 8007798:	080089a1 	.word	0x080089a1
 800779c:	08008a3b 	.word	0x08008a3b
 80077a0:	08008bc1 	.word	0x08008bc1

080077a4 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b08a      	sub	sp, #40	; 0x28
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	60f8      	str	r0, [r7, #12]
 80077ac:	60b9      	str	r1, [r7, #8]
 80077ae:	4613      	mov	r3, r2
 80077b0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80077b8:	2b20      	cmp	r3, #32
 80077ba:	d137      	bne.n	800782c <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80077bc:	68bb      	ldr	r3, [r7, #8]
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d002      	beq.n	80077c8 <HAL_UART_Receive_DMA+0x24>
 80077c2:	88fb      	ldrh	r3, [r7, #6]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d101      	bne.n	80077cc <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 80077c8:	2301      	movs	r3, #1
 80077ca:	e030      	b.n	800782e <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	2200      	movs	r2, #0
 80077d0:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	4a18      	ldr	r2, [pc, #96]	; (8007838 <HAL_UART_Receive_DMA+0x94>)
 80077d8:	4293      	cmp	r3, r2
 80077da:	d01f      	beq.n	800781c <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	685b      	ldr	r3, [r3, #4]
 80077e2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d018      	beq.n	800781c <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077f0:	697b      	ldr	r3, [r7, #20]
 80077f2:	e853 3f00 	ldrex	r3, [r3]
 80077f6:	613b      	str	r3, [r7, #16]
   return(result);
 80077f8:	693b      	ldr	r3, [r7, #16]
 80077fa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80077fe:	627b      	str	r3, [r7, #36]	; 0x24
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	461a      	mov	r2, r3
 8007806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007808:	623b      	str	r3, [r7, #32]
 800780a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800780c:	69f9      	ldr	r1, [r7, #28]
 800780e:	6a3a      	ldr	r2, [r7, #32]
 8007810:	e841 2300 	strex	r3, r2, [r1]
 8007814:	61bb      	str	r3, [r7, #24]
   return(result);
 8007816:	69bb      	ldr	r3, [r7, #24]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d1e6      	bne.n	80077ea <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800781c:	88fb      	ldrh	r3, [r7, #6]
 800781e:	461a      	mov	r2, r3
 8007820:	68b9      	ldr	r1, [r7, #8]
 8007822:	68f8      	ldr	r0, [r7, #12]
 8007824:	f000 ff92 	bl	800874c <UART_Start_Receive_DMA>
 8007828:	4603      	mov	r3, r0
 800782a:	e000      	b.n	800782e <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800782c:	2302      	movs	r3, #2
  }
}
 800782e:	4618      	mov	r0, r3
 8007830:	3728      	adds	r7, #40	; 0x28
 8007832:	46bd      	mov	sp, r7
 8007834:	bd80      	pop	{r7, pc}
 8007836:	bf00      	nop
 8007838:	40008000 	.word	0x40008000

0800783c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b0ba      	sub	sp, #232	; 0xe8
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	69db      	ldr	r3, [r3, #28]
 800784a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	689b      	ldr	r3, [r3, #8]
 800785e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007862:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8007866:	f640 030f 	movw	r3, #2063	; 0x80f
 800786a:	4013      	ands	r3, r2
 800786c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8007870:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007874:	2b00      	cmp	r3, #0
 8007876:	d115      	bne.n	80078a4 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007878:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800787c:	f003 0320 	and.w	r3, r3, #32
 8007880:	2b00      	cmp	r3, #0
 8007882:	d00f      	beq.n	80078a4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007884:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007888:	f003 0320 	and.w	r3, r3, #32
 800788c:	2b00      	cmp	r3, #0
 800788e:	d009      	beq.n	80078a4 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007894:	2b00      	cmp	r3, #0
 8007896:	f000 82ae 	beq.w	8007df6 <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800789e:	6878      	ldr	r0, [r7, #4]
 80078a0:	4798      	blx	r3
      }
      return;
 80078a2:	e2a8      	b.n	8007df6 <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80078a4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	f000 8117 	beq.w	8007adc <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80078ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80078b2:	f003 0301 	and.w	r3, r3, #1
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d106      	bne.n	80078c8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80078ba:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80078be:	4b85      	ldr	r3, [pc, #532]	; (8007ad4 <HAL_UART_IRQHandler+0x298>)
 80078c0:	4013      	ands	r3, r2
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	f000 810a 	beq.w	8007adc <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80078c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80078cc:	f003 0301 	and.w	r3, r3, #1
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d011      	beq.n	80078f8 <HAL_UART_IRQHandler+0xbc>
 80078d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80078d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d00b      	beq.n	80078f8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	2201      	movs	r2, #1
 80078e6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80078ee:	f043 0201 	orr.w	r2, r3, #1
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80078f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80078fc:	f003 0302 	and.w	r3, r3, #2
 8007900:	2b00      	cmp	r3, #0
 8007902:	d011      	beq.n	8007928 <HAL_UART_IRQHandler+0xec>
 8007904:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007908:	f003 0301 	and.w	r3, r3, #1
 800790c:	2b00      	cmp	r3, #0
 800790e:	d00b      	beq.n	8007928 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	2202      	movs	r2, #2
 8007916:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800791e:	f043 0204 	orr.w	r2, r3, #4
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007928:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800792c:	f003 0304 	and.w	r3, r3, #4
 8007930:	2b00      	cmp	r3, #0
 8007932:	d011      	beq.n	8007958 <HAL_UART_IRQHandler+0x11c>
 8007934:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007938:	f003 0301 	and.w	r3, r3, #1
 800793c:	2b00      	cmp	r3, #0
 800793e:	d00b      	beq.n	8007958 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	2204      	movs	r2, #4
 8007946:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800794e:	f043 0202 	orr.w	r2, r3, #2
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007958:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800795c:	f003 0308 	and.w	r3, r3, #8
 8007960:	2b00      	cmp	r3, #0
 8007962:	d017      	beq.n	8007994 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007964:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007968:	f003 0320 	and.w	r3, r3, #32
 800796c:	2b00      	cmp	r3, #0
 800796e:	d105      	bne.n	800797c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007970:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007974:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007978:	2b00      	cmp	r3, #0
 800797a:	d00b      	beq.n	8007994 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	2208      	movs	r2, #8
 8007982:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800798a:	f043 0208 	orr.w	r2, r3, #8
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007994:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007998:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800799c:	2b00      	cmp	r3, #0
 800799e:	d012      	beq.n	80079c6 <HAL_UART_IRQHandler+0x18a>
 80079a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80079a4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d00c      	beq.n	80079c6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80079b4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80079bc:	f043 0220 	orr.w	r2, r3, #32
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	f000 8214 	beq.w	8007dfa <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80079d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80079d6:	f003 0320 	and.w	r3, r3, #32
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d00d      	beq.n	80079fa <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80079de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80079e2:	f003 0320 	and.w	r3, r3, #32
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d007      	beq.n	80079fa <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d003      	beq.n	80079fa <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80079f6:	6878      	ldr	r0, [r7, #4]
 80079f8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007a00:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	689b      	ldr	r3, [r3, #8]
 8007a0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a0e:	2b40      	cmp	r3, #64	; 0x40
 8007a10:	d005      	beq.n	8007a1e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007a12:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007a16:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d04f      	beq.n	8007abe <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007a1e:	6878      	ldr	r0, [r7, #4]
 8007a20:	f000 ff5a 	bl	80088d8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	689b      	ldr	r3, [r3, #8]
 8007a2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a2e:	2b40      	cmp	r3, #64	; 0x40
 8007a30:	d141      	bne.n	8007ab6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	3308      	adds	r3, #8
 8007a38:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a3c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007a40:	e853 3f00 	ldrex	r3, [r3]
 8007a44:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007a48:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007a4c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a50:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	3308      	adds	r3, #8
 8007a5a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007a5e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007a62:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a66:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007a6a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007a6e:	e841 2300 	strex	r3, r2, [r1]
 8007a72:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007a76:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d1d9      	bne.n	8007a32 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d013      	beq.n	8007aae <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007a8a:	4a13      	ldr	r2, [pc, #76]	; (8007ad8 <HAL_UART_IRQHandler+0x29c>)
 8007a8c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007a92:	4618      	mov	r0, r3
 8007a94:	f7fb fc26 	bl	80032e4 <HAL_DMA_Abort_IT>
 8007a98:	4603      	mov	r3, r0
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d017      	beq.n	8007ace <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007aa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007aa4:	687a      	ldr	r2, [r7, #4]
 8007aa6:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8007aa8:	4610      	mov	r0, r2
 8007aaa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007aac:	e00f      	b.n	8007ace <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007aae:	6878      	ldr	r0, [r7, #4]
 8007ab0:	f000 f9cc 	bl	8007e4c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ab4:	e00b      	b.n	8007ace <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007ab6:	6878      	ldr	r0, [r7, #4]
 8007ab8:	f000 f9c8 	bl	8007e4c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007abc:	e007      	b.n	8007ace <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007abe:	6878      	ldr	r0, [r7, #4]
 8007ac0:	f000 f9c4 	bl	8007e4c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8007acc:	e195      	b.n	8007dfa <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ace:	bf00      	nop
    return;
 8007ad0:	e193      	b.n	8007dfa <HAL_UART_IRQHandler+0x5be>
 8007ad2:	bf00      	nop
 8007ad4:	04000120 	.word	0x04000120
 8007ad8:	08008c3f 	.word	0x08008c3f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007ae0:	2b01      	cmp	r3, #1
 8007ae2:	f040 814e 	bne.w	8007d82 <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007ae6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007aea:	f003 0310 	and.w	r3, r3, #16
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	f000 8147 	beq.w	8007d82 <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007af4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007af8:	f003 0310 	and.w	r3, r3, #16
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	f000 8140 	beq.w	8007d82 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	2210      	movs	r2, #16
 8007b08:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	689b      	ldr	r3, [r3, #8]
 8007b10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b14:	2b40      	cmp	r3, #64	; 0x40
 8007b16:	f040 80b8 	bne.w	8007c8a <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	685b      	ldr	r3, [r3, #4]
 8007b22:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007b26:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	f000 8167 	beq.w	8007dfe <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007b36:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007b3a:	429a      	cmp	r2, r3
 8007b3c:	f080 815f 	bcs.w	8007dfe <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007b46:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f003 0320 	and.w	r3, r3, #32
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	f040 8086 	bne.w	8007c68 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b64:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007b68:	e853 3f00 	ldrex	r3, [r3]
 8007b6c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007b70:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007b74:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007b78:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	461a      	mov	r2, r3
 8007b82:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8007b86:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007b8a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b8e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007b92:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007b96:	e841 2300 	strex	r3, r2, [r1]
 8007b9a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007b9e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d1da      	bne.n	8007b5c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	3308      	adds	r3, #8
 8007bac:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007bb0:	e853 3f00 	ldrex	r3, [r3]
 8007bb4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007bb6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007bb8:	f023 0301 	bic.w	r3, r3, #1
 8007bbc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	3308      	adds	r3, #8
 8007bc6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007bca:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007bce:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bd0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007bd2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007bd6:	e841 2300 	strex	r3, r2, [r1]
 8007bda:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007bdc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d1e1      	bne.n	8007ba6 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	3308      	adds	r3, #8
 8007be8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007bec:	e853 3f00 	ldrex	r3, [r3]
 8007bf0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007bf2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007bf4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007bf8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	3308      	adds	r3, #8
 8007c02:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007c06:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007c08:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c0a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007c0c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007c0e:	e841 2300 	strex	r3, r2, [r1]
 8007c12:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007c14:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d1e3      	bne.n	8007be2 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2220      	movs	r2, #32
 8007c1e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	2200      	movs	r2, #0
 8007c26:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c30:	e853 3f00 	ldrex	r3, [r3]
 8007c34:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007c36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c38:	f023 0310 	bic.w	r3, r3, #16
 8007c3c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	461a      	mov	r2, r3
 8007c46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007c4a:	65bb      	str	r3, [r7, #88]	; 0x58
 8007c4c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c4e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007c50:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007c52:	e841 2300 	strex	r3, r2, [r1]
 8007c56:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007c58:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d1e4      	bne.n	8007c28 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007c62:	4618      	mov	r0, r3
 8007c64:	f7fb fb00 	bl	8003268 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2202      	movs	r2, #2
 8007c6c:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007c7a:	b29b      	uxth	r3, r3
 8007c7c:	1ad3      	subs	r3, r2, r3
 8007c7e:	b29b      	uxth	r3, r3
 8007c80:	4619      	mov	r1, r3
 8007c82:	6878      	ldr	r0, [r7, #4]
 8007c84:	f000 f8ec 	bl	8007e60 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007c88:	e0b9      	b.n	8007dfe <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007c96:	b29b      	uxth	r3, r3
 8007c98:	1ad3      	subs	r3, r2, r3
 8007c9a:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007ca4:	b29b      	uxth	r3, r3
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	f000 80ab 	beq.w	8007e02 <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 8007cac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	f000 80a6 	beq.w	8007e02 <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cbe:	e853 3f00 	ldrex	r3, [r3]
 8007cc2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007cc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007cc6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007cca:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	461a      	mov	r2, r3
 8007cd4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007cd8:	647b      	str	r3, [r7, #68]	; 0x44
 8007cda:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cdc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007cde:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007ce0:	e841 2300 	strex	r3, r2, [r1]
 8007ce4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007ce6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d1e4      	bne.n	8007cb6 <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	3308      	adds	r3, #8
 8007cf2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cf6:	e853 3f00 	ldrex	r3, [r3]
 8007cfa:	623b      	str	r3, [r7, #32]
   return(result);
 8007cfc:	6a3b      	ldr	r3, [r7, #32]
 8007cfe:	f023 0301 	bic.w	r3, r3, #1
 8007d02:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	3308      	adds	r3, #8
 8007d0c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007d10:	633a      	str	r2, [r7, #48]	; 0x30
 8007d12:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d14:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007d16:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007d18:	e841 2300 	strex	r3, r2, [r1]
 8007d1c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007d1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d1e3      	bne.n	8007cec <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2220      	movs	r2, #32
 8007d28:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	2200      	movs	r2, #0
 8007d36:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d3e:	693b      	ldr	r3, [r7, #16]
 8007d40:	e853 3f00 	ldrex	r3, [r3]
 8007d44:	60fb      	str	r3, [r7, #12]
   return(result);
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	f023 0310 	bic.w	r3, r3, #16
 8007d4c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	461a      	mov	r2, r3
 8007d56:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8007d5a:	61fb      	str	r3, [r7, #28]
 8007d5c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d5e:	69b9      	ldr	r1, [r7, #24]
 8007d60:	69fa      	ldr	r2, [r7, #28]
 8007d62:	e841 2300 	strex	r3, r2, [r1]
 8007d66:	617b      	str	r3, [r7, #20]
   return(result);
 8007d68:	697b      	ldr	r3, [r7, #20]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d1e4      	bne.n	8007d38 <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2202      	movs	r2, #2
 8007d72:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007d74:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007d78:	4619      	mov	r1, r3
 8007d7a:	6878      	ldr	r0, [r7, #4]
 8007d7c:	f000 f870 	bl	8007e60 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007d80:	e03f      	b.n	8007e02 <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007d82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007d86:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d00e      	beq.n	8007dac <HAL_UART_IRQHandler+0x570>
 8007d8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007d92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d008      	beq.n	8007dac <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007da2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007da4:	6878      	ldr	r0, [r7, #4]
 8007da6:	f000 ff8a 	bl	8008cbe <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007daa:	e02d      	b.n	8007e08 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007dac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007db0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d00e      	beq.n	8007dd6 <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007db8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007dbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d008      	beq.n	8007dd6 <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d01c      	beq.n	8007e06 <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007dd0:	6878      	ldr	r0, [r7, #4]
 8007dd2:	4798      	blx	r3
    }
    return;
 8007dd4:	e017      	b.n	8007e06 <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007dd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007dda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d012      	beq.n	8007e08 <HAL_UART_IRQHandler+0x5cc>
 8007de2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007de6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d00c      	beq.n	8007e08 <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 8007dee:	6878      	ldr	r0, [r7, #4]
 8007df0:	f000 ff3b 	bl	8008c6a <UART_EndTransmit_IT>
    return;
 8007df4:	e008      	b.n	8007e08 <HAL_UART_IRQHandler+0x5cc>
      return;
 8007df6:	bf00      	nop
 8007df8:	e006      	b.n	8007e08 <HAL_UART_IRQHandler+0x5cc>
    return;
 8007dfa:	bf00      	nop
 8007dfc:	e004      	b.n	8007e08 <HAL_UART_IRQHandler+0x5cc>
      return;
 8007dfe:	bf00      	nop
 8007e00:	e002      	b.n	8007e08 <HAL_UART_IRQHandler+0x5cc>
      return;
 8007e02:	bf00      	nop
 8007e04:	e000      	b.n	8007e08 <HAL_UART_IRQHandler+0x5cc>
    return;
 8007e06:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8007e08:	37e8      	adds	r7, #232	; 0xe8
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	bd80      	pop	{r7, pc}
 8007e0e:	bf00      	nop

08007e10 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007e10:	b480      	push	{r7}
 8007e12:	b083      	sub	sp, #12
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007e18:	bf00      	nop
 8007e1a:	370c      	adds	r7, #12
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e22:	4770      	bx	lr

08007e24 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007e24:	b480      	push	{r7}
 8007e26:	b083      	sub	sp, #12
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8007e2c:	bf00      	nop
 8007e2e:	370c      	adds	r7, #12
 8007e30:	46bd      	mov	sp, r7
 8007e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e36:	4770      	bx	lr

08007e38 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007e38:	b480      	push	{r7}
 8007e3a:	b083      	sub	sp, #12
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007e40:	bf00      	nop
 8007e42:	370c      	adds	r7, #12
 8007e44:	46bd      	mov	sp, r7
 8007e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4a:	4770      	bx	lr

08007e4c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007e4c:	b480      	push	{r7}
 8007e4e:	b083      	sub	sp, #12
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007e54:	bf00      	nop
 8007e56:	370c      	adds	r7, #12
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5e:	4770      	bx	lr

08007e60 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007e60:	b480      	push	{r7}
 8007e62:	b083      	sub	sp, #12
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
 8007e68:	460b      	mov	r3, r1
 8007e6a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007e6c:	bf00      	nop
 8007e6e:	370c      	adds	r7, #12
 8007e70:	46bd      	mov	sp, r7
 8007e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e76:	4770      	bx	lr

08007e78 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007e78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007e7c:	b08a      	sub	sp, #40	; 0x28
 8007e7e:	af00      	add	r7, sp, #0
 8007e80:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007e82:	2300      	movs	r3, #0
 8007e84:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	689a      	ldr	r2, [r3, #8]
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	691b      	ldr	r3, [r3, #16]
 8007e90:	431a      	orrs	r2, r3
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	695b      	ldr	r3, [r3, #20]
 8007e96:	431a      	orrs	r2, r3
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	69db      	ldr	r3, [r3, #28]
 8007e9c:	4313      	orrs	r3, r2
 8007e9e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	681a      	ldr	r2, [r3, #0]
 8007ea6:	4ba4      	ldr	r3, [pc, #656]	; (8008138 <UART_SetConfig+0x2c0>)
 8007ea8:	4013      	ands	r3, r2
 8007eaa:	68fa      	ldr	r2, [r7, #12]
 8007eac:	6812      	ldr	r2, [r2, #0]
 8007eae:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007eb0:	430b      	orrs	r3, r1
 8007eb2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	685b      	ldr	r3, [r3, #4]
 8007eba:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	68da      	ldr	r2, [r3, #12]
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	430a      	orrs	r2, r1
 8007ec8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	699b      	ldr	r3, [r3, #24]
 8007ece:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	4a99      	ldr	r2, [pc, #612]	; (800813c <UART_SetConfig+0x2c4>)
 8007ed6:	4293      	cmp	r3, r2
 8007ed8:	d004      	beq.n	8007ee4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	6a1b      	ldr	r3, [r3, #32]
 8007ede:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ee0:	4313      	orrs	r3, r2
 8007ee2:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	689b      	ldr	r3, [r3, #8]
 8007eea:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ef4:	430a      	orrs	r2, r1
 8007ef6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	4a90      	ldr	r2, [pc, #576]	; (8008140 <UART_SetConfig+0x2c8>)
 8007efe:	4293      	cmp	r3, r2
 8007f00:	d126      	bne.n	8007f50 <UART_SetConfig+0xd8>
 8007f02:	4b90      	ldr	r3, [pc, #576]	; (8008144 <UART_SetConfig+0x2cc>)
 8007f04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f08:	f003 0303 	and.w	r3, r3, #3
 8007f0c:	2b03      	cmp	r3, #3
 8007f0e:	d81b      	bhi.n	8007f48 <UART_SetConfig+0xd0>
 8007f10:	a201      	add	r2, pc, #4	; (adr r2, 8007f18 <UART_SetConfig+0xa0>)
 8007f12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f16:	bf00      	nop
 8007f18:	08007f29 	.word	0x08007f29
 8007f1c:	08007f39 	.word	0x08007f39
 8007f20:	08007f31 	.word	0x08007f31
 8007f24:	08007f41 	.word	0x08007f41
 8007f28:	2301      	movs	r3, #1
 8007f2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007f2e:	e116      	b.n	800815e <UART_SetConfig+0x2e6>
 8007f30:	2302      	movs	r3, #2
 8007f32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007f36:	e112      	b.n	800815e <UART_SetConfig+0x2e6>
 8007f38:	2304      	movs	r3, #4
 8007f3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007f3e:	e10e      	b.n	800815e <UART_SetConfig+0x2e6>
 8007f40:	2308      	movs	r3, #8
 8007f42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007f46:	e10a      	b.n	800815e <UART_SetConfig+0x2e6>
 8007f48:	2310      	movs	r3, #16
 8007f4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007f4e:	e106      	b.n	800815e <UART_SetConfig+0x2e6>
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	4a7c      	ldr	r2, [pc, #496]	; (8008148 <UART_SetConfig+0x2d0>)
 8007f56:	4293      	cmp	r3, r2
 8007f58:	d138      	bne.n	8007fcc <UART_SetConfig+0x154>
 8007f5a:	4b7a      	ldr	r3, [pc, #488]	; (8008144 <UART_SetConfig+0x2cc>)
 8007f5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f60:	f003 030c 	and.w	r3, r3, #12
 8007f64:	2b0c      	cmp	r3, #12
 8007f66:	d82d      	bhi.n	8007fc4 <UART_SetConfig+0x14c>
 8007f68:	a201      	add	r2, pc, #4	; (adr r2, 8007f70 <UART_SetConfig+0xf8>)
 8007f6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f6e:	bf00      	nop
 8007f70:	08007fa5 	.word	0x08007fa5
 8007f74:	08007fc5 	.word	0x08007fc5
 8007f78:	08007fc5 	.word	0x08007fc5
 8007f7c:	08007fc5 	.word	0x08007fc5
 8007f80:	08007fb5 	.word	0x08007fb5
 8007f84:	08007fc5 	.word	0x08007fc5
 8007f88:	08007fc5 	.word	0x08007fc5
 8007f8c:	08007fc5 	.word	0x08007fc5
 8007f90:	08007fad 	.word	0x08007fad
 8007f94:	08007fc5 	.word	0x08007fc5
 8007f98:	08007fc5 	.word	0x08007fc5
 8007f9c:	08007fc5 	.word	0x08007fc5
 8007fa0:	08007fbd 	.word	0x08007fbd
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007faa:	e0d8      	b.n	800815e <UART_SetConfig+0x2e6>
 8007fac:	2302      	movs	r3, #2
 8007fae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007fb2:	e0d4      	b.n	800815e <UART_SetConfig+0x2e6>
 8007fb4:	2304      	movs	r3, #4
 8007fb6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007fba:	e0d0      	b.n	800815e <UART_SetConfig+0x2e6>
 8007fbc:	2308      	movs	r3, #8
 8007fbe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007fc2:	e0cc      	b.n	800815e <UART_SetConfig+0x2e6>
 8007fc4:	2310      	movs	r3, #16
 8007fc6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007fca:	e0c8      	b.n	800815e <UART_SetConfig+0x2e6>
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	4a5e      	ldr	r2, [pc, #376]	; (800814c <UART_SetConfig+0x2d4>)
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	d125      	bne.n	8008022 <UART_SetConfig+0x1aa>
 8007fd6:	4b5b      	ldr	r3, [pc, #364]	; (8008144 <UART_SetConfig+0x2cc>)
 8007fd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007fdc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007fe0:	2b30      	cmp	r3, #48	; 0x30
 8007fe2:	d016      	beq.n	8008012 <UART_SetConfig+0x19a>
 8007fe4:	2b30      	cmp	r3, #48	; 0x30
 8007fe6:	d818      	bhi.n	800801a <UART_SetConfig+0x1a2>
 8007fe8:	2b20      	cmp	r3, #32
 8007fea:	d00a      	beq.n	8008002 <UART_SetConfig+0x18a>
 8007fec:	2b20      	cmp	r3, #32
 8007fee:	d814      	bhi.n	800801a <UART_SetConfig+0x1a2>
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d002      	beq.n	8007ffa <UART_SetConfig+0x182>
 8007ff4:	2b10      	cmp	r3, #16
 8007ff6:	d008      	beq.n	800800a <UART_SetConfig+0x192>
 8007ff8:	e00f      	b.n	800801a <UART_SetConfig+0x1a2>
 8007ffa:	2300      	movs	r3, #0
 8007ffc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008000:	e0ad      	b.n	800815e <UART_SetConfig+0x2e6>
 8008002:	2302      	movs	r3, #2
 8008004:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008008:	e0a9      	b.n	800815e <UART_SetConfig+0x2e6>
 800800a:	2304      	movs	r3, #4
 800800c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008010:	e0a5      	b.n	800815e <UART_SetConfig+0x2e6>
 8008012:	2308      	movs	r3, #8
 8008014:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008018:	e0a1      	b.n	800815e <UART_SetConfig+0x2e6>
 800801a:	2310      	movs	r3, #16
 800801c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008020:	e09d      	b.n	800815e <UART_SetConfig+0x2e6>
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	4a4a      	ldr	r2, [pc, #296]	; (8008150 <UART_SetConfig+0x2d8>)
 8008028:	4293      	cmp	r3, r2
 800802a:	d125      	bne.n	8008078 <UART_SetConfig+0x200>
 800802c:	4b45      	ldr	r3, [pc, #276]	; (8008144 <UART_SetConfig+0x2cc>)
 800802e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008032:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008036:	2bc0      	cmp	r3, #192	; 0xc0
 8008038:	d016      	beq.n	8008068 <UART_SetConfig+0x1f0>
 800803a:	2bc0      	cmp	r3, #192	; 0xc0
 800803c:	d818      	bhi.n	8008070 <UART_SetConfig+0x1f8>
 800803e:	2b80      	cmp	r3, #128	; 0x80
 8008040:	d00a      	beq.n	8008058 <UART_SetConfig+0x1e0>
 8008042:	2b80      	cmp	r3, #128	; 0x80
 8008044:	d814      	bhi.n	8008070 <UART_SetConfig+0x1f8>
 8008046:	2b00      	cmp	r3, #0
 8008048:	d002      	beq.n	8008050 <UART_SetConfig+0x1d8>
 800804a:	2b40      	cmp	r3, #64	; 0x40
 800804c:	d008      	beq.n	8008060 <UART_SetConfig+0x1e8>
 800804e:	e00f      	b.n	8008070 <UART_SetConfig+0x1f8>
 8008050:	2300      	movs	r3, #0
 8008052:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008056:	e082      	b.n	800815e <UART_SetConfig+0x2e6>
 8008058:	2302      	movs	r3, #2
 800805a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800805e:	e07e      	b.n	800815e <UART_SetConfig+0x2e6>
 8008060:	2304      	movs	r3, #4
 8008062:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008066:	e07a      	b.n	800815e <UART_SetConfig+0x2e6>
 8008068:	2308      	movs	r3, #8
 800806a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800806e:	e076      	b.n	800815e <UART_SetConfig+0x2e6>
 8008070:	2310      	movs	r3, #16
 8008072:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008076:	e072      	b.n	800815e <UART_SetConfig+0x2e6>
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	4a35      	ldr	r2, [pc, #212]	; (8008154 <UART_SetConfig+0x2dc>)
 800807e:	4293      	cmp	r3, r2
 8008080:	d12a      	bne.n	80080d8 <UART_SetConfig+0x260>
 8008082:	4b30      	ldr	r3, [pc, #192]	; (8008144 <UART_SetConfig+0x2cc>)
 8008084:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008088:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800808c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008090:	d01a      	beq.n	80080c8 <UART_SetConfig+0x250>
 8008092:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008096:	d81b      	bhi.n	80080d0 <UART_SetConfig+0x258>
 8008098:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800809c:	d00c      	beq.n	80080b8 <UART_SetConfig+0x240>
 800809e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80080a2:	d815      	bhi.n	80080d0 <UART_SetConfig+0x258>
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d003      	beq.n	80080b0 <UART_SetConfig+0x238>
 80080a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80080ac:	d008      	beq.n	80080c0 <UART_SetConfig+0x248>
 80080ae:	e00f      	b.n	80080d0 <UART_SetConfig+0x258>
 80080b0:	2300      	movs	r3, #0
 80080b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80080b6:	e052      	b.n	800815e <UART_SetConfig+0x2e6>
 80080b8:	2302      	movs	r3, #2
 80080ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80080be:	e04e      	b.n	800815e <UART_SetConfig+0x2e6>
 80080c0:	2304      	movs	r3, #4
 80080c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80080c6:	e04a      	b.n	800815e <UART_SetConfig+0x2e6>
 80080c8:	2308      	movs	r3, #8
 80080ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80080ce:	e046      	b.n	800815e <UART_SetConfig+0x2e6>
 80080d0:	2310      	movs	r3, #16
 80080d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80080d6:	e042      	b.n	800815e <UART_SetConfig+0x2e6>
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	4a17      	ldr	r2, [pc, #92]	; (800813c <UART_SetConfig+0x2c4>)
 80080de:	4293      	cmp	r3, r2
 80080e0:	d13a      	bne.n	8008158 <UART_SetConfig+0x2e0>
 80080e2:	4b18      	ldr	r3, [pc, #96]	; (8008144 <UART_SetConfig+0x2cc>)
 80080e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080e8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80080ec:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80080f0:	d01a      	beq.n	8008128 <UART_SetConfig+0x2b0>
 80080f2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80080f6:	d81b      	bhi.n	8008130 <UART_SetConfig+0x2b8>
 80080f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80080fc:	d00c      	beq.n	8008118 <UART_SetConfig+0x2a0>
 80080fe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008102:	d815      	bhi.n	8008130 <UART_SetConfig+0x2b8>
 8008104:	2b00      	cmp	r3, #0
 8008106:	d003      	beq.n	8008110 <UART_SetConfig+0x298>
 8008108:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800810c:	d008      	beq.n	8008120 <UART_SetConfig+0x2a8>
 800810e:	e00f      	b.n	8008130 <UART_SetConfig+0x2b8>
 8008110:	2300      	movs	r3, #0
 8008112:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008116:	e022      	b.n	800815e <UART_SetConfig+0x2e6>
 8008118:	2302      	movs	r3, #2
 800811a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800811e:	e01e      	b.n	800815e <UART_SetConfig+0x2e6>
 8008120:	2304      	movs	r3, #4
 8008122:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008126:	e01a      	b.n	800815e <UART_SetConfig+0x2e6>
 8008128:	2308      	movs	r3, #8
 800812a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800812e:	e016      	b.n	800815e <UART_SetConfig+0x2e6>
 8008130:	2310      	movs	r3, #16
 8008132:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008136:	e012      	b.n	800815e <UART_SetConfig+0x2e6>
 8008138:	efff69f3 	.word	0xefff69f3
 800813c:	40008000 	.word	0x40008000
 8008140:	40013800 	.word	0x40013800
 8008144:	40021000 	.word	0x40021000
 8008148:	40004400 	.word	0x40004400
 800814c:	40004800 	.word	0x40004800
 8008150:	40004c00 	.word	0x40004c00
 8008154:	40005000 	.word	0x40005000
 8008158:	2310      	movs	r3, #16
 800815a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	4a9f      	ldr	r2, [pc, #636]	; (80083e0 <UART_SetConfig+0x568>)
 8008164:	4293      	cmp	r3, r2
 8008166:	d17a      	bne.n	800825e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008168:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800816c:	2b08      	cmp	r3, #8
 800816e:	d824      	bhi.n	80081ba <UART_SetConfig+0x342>
 8008170:	a201      	add	r2, pc, #4	; (adr r2, 8008178 <UART_SetConfig+0x300>)
 8008172:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008176:	bf00      	nop
 8008178:	0800819d 	.word	0x0800819d
 800817c:	080081bb 	.word	0x080081bb
 8008180:	080081a5 	.word	0x080081a5
 8008184:	080081bb 	.word	0x080081bb
 8008188:	080081ab 	.word	0x080081ab
 800818c:	080081bb 	.word	0x080081bb
 8008190:	080081bb 	.word	0x080081bb
 8008194:	080081bb 	.word	0x080081bb
 8008198:	080081b3 	.word	0x080081b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800819c:	f7fc ff30 	bl	8005000 <HAL_RCC_GetPCLK1Freq>
 80081a0:	61f8      	str	r0, [r7, #28]
        break;
 80081a2:	e010      	b.n	80081c6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80081a4:	4b8f      	ldr	r3, [pc, #572]	; (80083e4 <UART_SetConfig+0x56c>)
 80081a6:	61fb      	str	r3, [r7, #28]
        break;
 80081a8:	e00d      	b.n	80081c6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80081aa:	f7fc fe91 	bl	8004ed0 <HAL_RCC_GetSysClockFreq>
 80081ae:	61f8      	str	r0, [r7, #28]
        break;
 80081b0:	e009      	b.n	80081c6 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80081b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80081b6:	61fb      	str	r3, [r7, #28]
        break;
 80081b8:	e005      	b.n	80081c6 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80081ba:	2300      	movs	r3, #0
 80081bc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80081be:	2301      	movs	r3, #1
 80081c0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80081c4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80081c6:	69fb      	ldr	r3, [r7, #28]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	f000 80fb 	beq.w	80083c4 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	685a      	ldr	r2, [r3, #4]
 80081d2:	4613      	mov	r3, r2
 80081d4:	005b      	lsls	r3, r3, #1
 80081d6:	4413      	add	r3, r2
 80081d8:	69fa      	ldr	r2, [r7, #28]
 80081da:	429a      	cmp	r2, r3
 80081dc:	d305      	bcc.n	80081ea <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	685b      	ldr	r3, [r3, #4]
 80081e2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80081e4:	69fa      	ldr	r2, [r7, #28]
 80081e6:	429a      	cmp	r2, r3
 80081e8:	d903      	bls.n	80081f2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80081ea:	2301      	movs	r3, #1
 80081ec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80081f0:	e0e8      	b.n	80083c4 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80081f2:	69fb      	ldr	r3, [r7, #28]
 80081f4:	2200      	movs	r2, #0
 80081f6:	461c      	mov	r4, r3
 80081f8:	4615      	mov	r5, r2
 80081fa:	f04f 0200 	mov.w	r2, #0
 80081fe:	f04f 0300 	mov.w	r3, #0
 8008202:	022b      	lsls	r3, r5, #8
 8008204:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8008208:	0222      	lsls	r2, r4, #8
 800820a:	68f9      	ldr	r1, [r7, #12]
 800820c:	6849      	ldr	r1, [r1, #4]
 800820e:	0849      	lsrs	r1, r1, #1
 8008210:	2000      	movs	r0, #0
 8008212:	4688      	mov	r8, r1
 8008214:	4681      	mov	r9, r0
 8008216:	eb12 0a08 	adds.w	sl, r2, r8
 800821a:	eb43 0b09 	adc.w	fp, r3, r9
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	685b      	ldr	r3, [r3, #4]
 8008222:	2200      	movs	r2, #0
 8008224:	603b      	str	r3, [r7, #0]
 8008226:	607a      	str	r2, [r7, #4]
 8008228:	e9d7 2300 	ldrd	r2, r3, [r7]
 800822c:	4650      	mov	r0, sl
 800822e:	4659      	mov	r1, fp
 8008230:	f7f8 fcba 	bl	8000ba8 <__aeabi_uldivmod>
 8008234:	4602      	mov	r2, r0
 8008236:	460b      	mov	r3, r1
 8008238:	4613      	mov	r3, r2
 800823a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800823c:	69bb      	ldr	r3, [r7, #24]
 800823e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008242:	d308      	bcc.n	8008256 <UART_SetConfig+0x3de>
 8008244:	69bb      	ldr	r3, [r7, #24]
 8008246:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800824a:	d204      	bcs.n	8008256 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	69ba      	ldr	r2, [r7, #24]
 8008252:	60da      	str	r2, [r3, #12]
 8008254:	e0b6      	b.n	80083c4 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8008256:	2301      	movs	r3, #1
 8008258:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800825c:	e0b2      	b.n	80083c4 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	69db      	ldr	r3, [r3, #28]
 8008262:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008266:	d15e      	bne.n	8008326 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8008268:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800826c:	2b08      	cmp	r3, #8
 800826e:	d828      	bhi.n	80082c2 <UART_SetConfig+0x44a>
 8008270:	a201      	add	r2, pc, #4	; (adr r2, 8008278 <UART_SetConfig+0x400>)
 8008272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008276:	bf00      	nop
 8008278:	0800829d 	.word	0x0800829d
 800827c:	080082a5 	.word	0x080082a5
 8008280:	080082ad 	.word	0x080082ad
 8008284:	080082c3 	.word	0x080082c3
 8008288:	080082b3 	.word	0x080082b3
 800828c:	080082c3 	.word	0x080082c3
 8008290:	080082c3 	.word	0x080082c3
 8008294:	080082c3 	.word	0x080082c3
 8008298:	080082bb 	.word	0x080082bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800829c:	f7fc feb0 	bl	8005000 <HAL_RCC_GetPCLK1Freq>
 80082a0:	61f8      	str	r0, [r7, #28]
        break;
 80082a2:	e014      	b.n	80082ce <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80082a4:	f7fc fec2 	bl	800502c <HAL_RCC_GetPCLK2Freq>
 80082a8:	61f8      	str	r0, [r7, #28]
        break;
 80082aa:	e010      	b.n	80082ce <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80082ac:	4b4d      	ldr	r3, [pc, #308]	; (80083e4 <UART_SetConfig+0x56c>)
 80082ae:	61fb      	str	r3, [r7, #28]
        break;
 80082b0:	e00d      	b.n	80082ce <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80082b2:	f7fc fe0d 	bl	8004ed0 <HAL_RCC_GetSysClockFreq>
 80082b6:	61f8      	str	r0, [r7, #28]
        break;
 80082b8:	e009      	b.n	80082ce <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80082ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80082be:	61fb      	str	r3, [r7, #28]
        break;
 80082c0:	e005      	b.n	80082ce <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80082c2:	2300      	movs	r3, #0
 80082c4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80082c6:	2301      	movs	r3, #1
 80082c8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80082cc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80082ce:	69fb      	ldr	r3, [r7, #28]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d077      	beq.n	80083c4 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80082d4:	69fb      	ldr	r3, [r7, #28]
 80082d6:	005a      	lsls	r2, r3, #1
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	685b      	ldr	r3, [r3, #4]
 80082dc:	085b      	lsrs	r3, r3, #1
 80082de:	441a      	add	r2, r3
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	685b      	ldr	r3, [r3, #4]
 80082e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80082e8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80082ea:	69bb      	ldr	r3, [r7, #24]
 80082ec:	2b0f      	cmp	r3, #15
 80082ee:	d916      	bls.n	800831e <UART_SetConfig+0x4a6>
 80082f0:	69bb      	ldr	r3, [r7, #24]
 80082f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80082f6:	d212      	bcs.n	800831e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80082f8:	69bb      	ldr	r3, [r7, #24]
 80082fa:	b29b      	uxth	r3, r3
 80082fc:	f023 030f 	bic.w	r3, r3, #15
 8008300:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008302:	69bb      	ldr	r3, [r7, #24]
 8008304:	085b      	lsrs	r3, r3, #1
 8008306:	b29b      	uxth	r3, r3
 8008308:	f003 0307 	and.w	r3, r3, #7
 800830c:	b29a      	uxth	r2, r3
 800830e:	8afb      	ldrh	r3, [r7, #22]
 8008310:	4313      	orrs	r3, r2
 8008312:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	8afa      	ldrh	r2, [r7, #22]
 800831a:	60da      	str	r2, [r3, #12]
 800831c:	e052      	b.n	80083c4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800831e:	2301      	movs	r3, #1
 8008320:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8008324:	e04e      	b.n	80083c4 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008326:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800832a:	2b08      	cmp	r3, #8
 800832c:	d827      	bhi.n	800837e <UART_SetConfig+0x506>
 800832e:	a201      	add	r2, pc, #4	; (adr r2, 8008334 <UART_SetConfig+0x4bc>)
 8008330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008334:	08008359 	.word	0x08008359
 8008338:	08008361 	.word	0x08008361
 800833c:	08008369 	.word	0x08008369
 8008340:	0800837f 	.word	0x0800837f
 8008344:	0800836f 	.word	0x0800836f
 8008348:	0800837f 	.word	0x0800837f
 800834c:	0800837f 	.word	0x0800837f
 8008350:	0800837f 	.word	0x0800837f
 8008354:	08008377 	.word	0x08008377
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008358:	f7fc fe52 	bl	8005000 <HAL_RCC_GetPCLK1Freq>
 800835c:	61f8      	str	r0, [r7, #28]
        break;
 800835e:	e014      	b.n	800838a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008360:	f7fc fe64 	bl	800502c <HAL_RCC_GetPCLK2Freq>
 8008364:	61f8      	str	r0, [r7, #28]
        break;
 8008366:	e010      	b.n	800838a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008368:	4b1e      	ldr	r3, [pc, #120]	; (80083e4 <UART_SetConfig+0x56c>)
 800836a:	61fb      	str	r3, [r7, #28]
        break;
 800836c:	e00d      	b.n	800838a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800836e:	f7fc fdaf 	bl	8004ed0 <HAL_RCC_GetSysClockFreq>
 8008372:	61f8      	str	r0, [r7, #28]
        break;
 8008374:	e009      	b.n	800838a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008376:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800837a:	61fb      	str	r3, [r7, #28]
        break;
 800837c:	e005      	b.n	800838a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800837e:	2300      	movs	r3, #0
 8008380:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008382:	2301      	movs	r3, #1
 8008384:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8008388:	bf00      	nop
    }

    if (pclk != 0U)
 800838a:	69fb      	ldr	r3, [r7, #28]
 800838c:	2b00      	cmp	r3, #0
 800838e:	d019      	beq.n	80083c4 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	685b      	ldr	r3, [r3, #4]
 8008394:	085a      	lsrs	r2, r3, #1
 8008396:	69fb      	ldr	r3, [r7, #28]
 8008398:	441a      	add	r2, r3
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	685b      	ldr	r3, [r3, #4]
 800839e:	fbb2 f3f3 	udiv	r3, r2, r3
 80083a2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80083a4:	69bb      	ldr	r3, [r7, #24]
 80083a6:	2b0f      	cmp	r3, #15
 80083a8:	d909      	bls.n	80083be <UART_SetConfig+0x546>
 80083aa:	69bb      	ldr	r3, [r7, #24]
 80083ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80083b0:	d205      	bcs.n	80083be <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80083b2:	69bb      	ldr	r3, [r7, #24]
 80083b4:	b29a      	uxth	r2, r3
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	60da      	str	r2, [r3, #12]
 80083bc:	e002      	b.n	80083c4 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80083be:	2301      	movs	r3, #1
 80083c0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	2200      	movs	r2, #0
 80083c8:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	2200      	movs	r2, #0
 80083ce:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80083d0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80083d4:	4618      	mov	r0, r3
 80083d6:	3728      	adds	r7, #40	; 0x28
 80083d8:	46bd      	mov	sp, r7
 80083da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80083de:	bf00      	nop
 80083e0:	40008000 	.word	0x40008000
 80083e4:	00f42400 	.word	0x00f42400

080083e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80083e8:	b480      	push	{r7}
 80083ea:	b083      	sub	sp, #12
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083f4:	f003 0308 	and.w	r3, r3, #8
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d00a      	beq.n	8008412 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	685b      	ldr	r3, [r3, #4]
 8008402:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	430a      	orrs	r2, r1
 8008410:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008416:	f003 0301 	and.w	r3, r3, #1
 800841a:	2b00      	cmp	r3, #0
 800841c:	d00a      	beq.n	8008434 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	685b      	ldr	r3, [r3, #4]
 8008424:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	430a      	orrs	r2, r1
 8008432:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008438:	f003 0302 	and.w	r3, r3, #2
 800843c:	2b00      	cmp	r3, #0
 800843e:	d00a      	beq.n	8008456 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	685b      	ldr	r3, [r3, #4]
 8008446:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	430a      	orrs	r2, r1
 8008454:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800845a:	f003 0304 	and.w	r3, r3, #4
 800845e:	2b00      	cmp	r3, #0
 8008460:	d00a      	beq.n	8008478 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	685b      	ldr	r3, [r3, #4]
 8008468:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	430a      	orrs	r2, r1
 8008476:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800847c:	f003 0310 	and.w	r3, r3, #16
 8008480:	2b00      	cmp	r3, #0
 8008482:	d00a      	beq.n	800849a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	689b      	ldr	r3, [r3, #8]
 800848a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	430a      	orrs	r2, r1
 8008498:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800849e:	f003 0320 	and.w	r3, r3, #32
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d00a      	beq.n	80084bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	689b      	ldr	r3, [r3, #8]
 80084ac:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	430a      	orrs	r2, r1
 80084ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d01a      	beq.n	80084fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	685b      	ldr	r3, [r3, #4]
 80084ce:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	430a      	orrs	r2, r1
 80084dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80084e6:	d10a      	bne.n	80084fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	685b      	ldr	r3, [r3, #4]
 80084ee:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	430a      	orrs	r2, r1
 80084fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008502:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008506:	2b00      	cmp	r3, #0
 8008508:	d00a      	beq.n	8008520 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	685b      	ldr	r3, [r3, #4]
 8008510:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	430a      	orrs	r2, r1
 800851e:	605a      	str	r2, [r3, #4]
  }
}
 8008520:	bf00      	nop
 8008522:	370c      	adds	r7, #12
 8008524:	46bd      	mov	sp, r7
 8008526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852a:	4770      	bx	lr

0800852c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800852c:	b580      	push	{r7, lr}
 800852e:	b098      	sub	sp, #96	; 0x60
 8008530:	af02      	add	r7, sp, #8
 8008532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2200      	movs	r2, #0
 8008538:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800853c:	f7fa fc3a 	bl	8002db4 <HAL_GetTick>
 8008540:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f003 0308 	and.w	r3, r3, #8
 800854c:	2b08      	cmp	r3, #8
 800854e:	d12e      	bne.n	80085ae <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008550:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008554:	9300      	str	r3, [sp, #0]
 8008556:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008558:	2200      	movs	r2, #0
 800855a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800855e:	6878      	ldr	r0, [r7, #4]
 8008560:	f000 f88c 	bl	800867c <UART_WaitOnFlagUntilTimeout>
 8008564:	4603      	mov	r3, r0
 8008566:	2b00      	cmp	r3, #0
 8008568:	d021      	beq.n	80085ae <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008570:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008572:	e853 3f00 	ldrex	r3, [r3]
 8008576:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008578:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800857a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800857e:	653b      	str	r3, [r7, #80]	; 0x50
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	461a      	mov	r2, r3
 8008586:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008588:	647b      	str	r3, [r7, #68]	; 0x44
 800858a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800858c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800858e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008590:	e841 2300 	strex	r3, r2, [r1]
 8008594:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008596:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008598:	2b00      	cmp	r3, #0
 800859a:	d1e6      	bne.n	800856a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	2220      	movs	r2, #32
 80085a0:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	2200      	movs	r2, #0
 80085a6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80085aa:	2303      	movs	r3, #3
 80085ac:	e062      	b.n	8008674 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	f003 0304 	and.w	r3, r3, #4
 80085b8:	2b04      	cmp	r3, #4
 80085ba:	d149      	bne.n	8008650 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80085bc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80085c0:	9300      	str	r3, [sp, #0]
 80085c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80085c4:	2200      	movs	r2, #0
 80085c6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80085ca:	6878      	ldr	r0, [r7, #4]
 80085cc:	f000 f856 	bl	800867c <UART_WaitOnFlagUntilTimeout>
 80085d0:	4603      	mov	r3, r0
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d03c      	beq.n	8008650 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085de:	e853 3f00 	ldrex	r3, [r3]
 80085e2:	623b      	str	r3, [r7, #32]
   return(result);
 80085e4:	6a3b      	ldr	r3, [r7, #32]
 80085e6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80085ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	461a      	mov	r2, r3
 80085f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80085f4:	633b      	str	r3, [r7, #48]	; 0x30
 80085f6:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085f8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80085fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80085fc:	e841 2300 	strex	r3, r2, [r1]
 8008600:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008602:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008604:	2b00      	cmp	r3, #0
 8008606:	d1e6      	bne.n	80085d6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	3308      	adds	r3, #8
 800860e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008610:	693b      	ldr	r3, [r7, #16]
 8008612:	e853 3f00 	ldrex	r3, [r3]
 8008616:	60fb      	str	r3, [r7, #12]
   return(result);
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	f023 0301 	bic.w	r3, r3, #1
 800861e:	64bb      	str	r3, [r7, #72]	; 0x48
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	3308      	adds	r3, #8
 8008626:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008628:	61fa      	str	r2, [r7, #28]
 800862a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800862c:	69b9      	ldr	r1, [r7, #24]
 800862e:	69fa      	ldr	r2, [r7, #28]
 8008630:	e841 2300 	strex	r3, r2, [r1]
 8008634:	617b      	str	r3, [r7, #20]
   return(result);
 8008636:	697b      	ldr	r3, [r7, #20]
 8008638:	2b00      	cmp	r3, #0
 800863a:	d1e5      	bne.n	8008608 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	2220      	movs	r2, #32
 8008640:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2200      	movs	r2, #0
 8008648:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800864c:	2303      	movs	r3, #3
 800864e:	e011      	b.n	8008674 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2220      	movs	r2, #32
 8008654:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	2220      	movs	r2, #32
 800865a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	2200      	movs	r2, #0
 8008662:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	2200      	movs	r2, #0
 8008668:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	2200      	movs	r2, #0
 800866e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8008672:	2300      	movs	r3, #0
}
 8008674:	4618      	mov	r0, r3
 8008676:	3758      	adds	r7, #88	; 0x58
 8008678:	46bd      	mov	sp, r7
 800867a:	bd80      	pop	{r7, pc}

0800867c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800867c:	b580      	push	{r7, lr}
 800867e:	b084      	sub	sp, #16
 8008680:	af00      	add	r7, sp, #0
 8008682:	60f8      	str	r0, [r7, #12]
 8008684:	60b9      	str	r1, [r7, #8]
 8008686:	603b      	str	r3, [r7, #0]
 8008688:	4613      	mov	r3, r2
 800868a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800868c:	e049      	b.n	8008722 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800868e:	69bb      	ldr	r3, [r7, #24]
 8008690:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008694:	d045      	beq.n	8008722 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008696:	f7fa fb8d 	bl	8002db4 <HAL_GetTick>
 800869a:	4602      	mov	r2, r0
 800869c:	683b      	ldr	r3, [r7, #0]
 800869e:	1ad3      	subs	r3, r2, r3
 80086a0:	69ba      	ldr	r2, [r7, #24]
 80086a2:	429a      	cmp	r2, r3
 80086a4:	d302      	bcc.n	80086ac <UART_WaitOnFlagUntilTimeout+0x30>
 80086a6:	69bb      	ldr	r3, [r7, #24]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d101      	bne.n	80086b0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80086ac:	2303      	movs	r3, #3
 80086ae:	e048      	b.n	8008742 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	f003 0304 	and.w	r3, r3, #4
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d031      	beq.n	8008722 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	69db      	ldr	r3, [r3, #28]
 80086c4:	f003 0308 	and.w	r3, r3, #8
 80086c8:	2b08      	cmp	r3, #8
 80086ca:	d110      	bne.n	80086ee <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	2208      	movs	r2, #8
 80086d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80086d4:	68f8      	ldr	r0, [r7, #12]
 80086d6:	f000 f8ff 	bl	80088d8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	2208      	movs	r2, #8
 80086de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	2200      	movs	r2, #0
 80086e6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 80086ea:	2301      	movs	r3, #1
 80086ec:	e029      	b.n	8008742 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	69db      	ldr	r3, [r3, #28]
 80086f4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80086f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80086fc:	d111      	bne.n	8008722 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008706:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008708:	68f8      	ldr	r0, [r7, #12]
 800870a:	f000 f8e5 	bl	80088d8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	2220      	movs	r2, #32
 8008712:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	2200      	movs	r2, #0
 800871a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800871e:	2303      	movs	r3, #3
 8008720:	e00f      	b.n	8008742 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	69da      	ldr	r2, [r3, #28]
 8008728:	68bb      	ldr	r3, [r7, #8]
 800872a:	4013      	ands	r3, r2
 800872c:	68ba      	ldr	r2, [r7, #8]
 800872e:	429a      	cmp	r2, r3
 8008730:	bf0c      	ite	eq
 8008732:	2301      	moveq	r3, #1
 8008734:	2300      	movne	r3, #0
 8008736:	b2db      	uxtb	r3, r3
 8008738:	461a      	mov	r2, r3
 800873a:	79fb      	ldrb	r3, [r7, #7]
 800873c:	429a      	cmp	r2, r3
 800873e:	d0a6      	beq.n	800868e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008740:	2300      	movs	r3, #0
}
 8008742:	4618      	mov	r0, r3
 8008744:	3710      	adds	r7, #16
 8008746:	46bd      	mov	sp, r7
 8008748:	bd80      	pop	{r7, pc}
	...

0800874c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800874c:	b580      	push	{r7, lr}
 800874e:	b096      	sub	sp, #88	; 0x58
 8008750:	af00      	add	r7, sp, #0
 8008752:	60f8      	str	r0, [r7, #12]
 8008754:	60b9      	str	r1, [r7, #8]
 8008756:	4613      	mov	r3, r2
 8008758:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	68ba      	ldr	r2, [r7, #8]
 800875e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	88fa      	ldrh	r2, [r7, #6]
 8008764:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	2200      	movs	r2, #0
 800876c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	2222      	movs	r2, #34	; 0x22
 8008774:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  if (huart->hdmarx != NULL)
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800877c:	2b00      	cmp	r3, #0
 800877e:	d028      	beq.n	80087d2 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008784:	4a3e      	ldr	r2, [pc, #248]	; (8008880 <UART_Start_Receive_DMA+0x134>)
 8008786:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800878c:	4a3d      	ldr	r2, [pc, #244]	; (8008884 <UART_Start_Receive_DMA+0x138>)
 800878e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008794:	4a3c      	ldr	r2, [pc, #240]	; (8008888 <UART_Start_Receive_DMA+0x13c>)
 8008796:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800879c:	2200      	movs	r2, #0
 800879e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	6f58      	ldr	r0, [r3, #116]	; 0x74
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	3324      	adds	r3, #36	; 0x24
 80087aa:	4619      	mov	r1, r3
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087b0:	461a      	mov	r2, r3
 80087b2:	88fb      	ldrh	r3, [r7, #6]
 80087b4:	f7fa fcf8 	bl	80031a8 <HAL_DMA_Start_IT>
 80087b8:	4603      	mov	r3, r0
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d009      	beq.n	80087d2 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	2210      	movs	r2, #16
 80087c2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	2220      	movs	r2, #32
 80087ca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      return HAL_ERROR;
 80087ce:	2301      	movs	r3, #1
 80087d0:	e051      	b.n	8008876 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	691b      	ldr	r3, [r3, #16]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d018      	beq.n	800880c <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80087e2:	e853 3f00 	ldrex	r3, [r3]
 80087e6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80087e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80087ee:	657b      	str	r3, [r7, #84]	; 0x54
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	461a      	mov	r2, r3
 80087f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80087f8:	64bb      	str	r3, [r7, #72]	; 0x48
 80087fa:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087fc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80087fe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008800:	e841 2300 	strex	r3, r2, [r1]
 8008804:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008806:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008808:	2b00      	cmp	r3, #0
 800880a:	d1e6      	bne.n	80087da <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	3308      	adds	r3, #8
 8008812:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008816:	e853 3f00 	ldrex	r3, [r3]
 800881a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800881c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800881e:	f043 0301 	orr.w	r3, r3, #1
 8008822:	653b      	str	r3, [r7, #80]	; 0x50
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	3308      	adds	r3, #8
 800882a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800882c:	637a      	str	r2, [r7, #52]	; 0x34
 800882e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008830:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008832:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008834:	e841 2300 	strex	r3, r2, [r1]
 8008838:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800883a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800883c:	2b00      	cmp	r3, #0
 800883e:	d1e5      	bne.n	800880c <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	3308      	adds	r3, #8
 8008846:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008848:	697b      	ldr	r3, [r7, #20]
 800884a:	e853 3f00 	ldrex	r3, [r3]
 800884e:	613b      	str	r3, [r7, #16]
   return(result);
 8008850:	693b      	ldr	r3, [r7, #16]
 8008852:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008856:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	3308      	adds	r3, #8
 800885e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008860:	623a      	str	r2, [r7, #32]
 8008862:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008864:	69f9      	ldr	r1, [r7, #28]
 8008866:	6a3a      	ldr	r2, [r7, #32]
 8008868:	e841 2300 	strex	r3, r2, [r1]
 800886c:	61bb      	str	r3, [r7, #24]
   return(result);
 800886e:	69bb      	ldr	r3, [r7, #24]
 8008870:	2b00      	cmp	r3, #0
 8008872:	d1e5      	bne.n	8008840 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 8008874:	2300      	movs	r3, #0
}
 8008876:	4618      	mov	r0, r3
 8008878:	3758      	adds	r7, #88	; 0x58
 800887a:	46bd      	mov	sp, r7
 800887c:	bd80      	pop	{r7, pc}
 800887e:	bf00      	nop
 8008880:	08008a57 	.word	0x08008a57
 8008884:	08008b83 	.word	0x08008b83
 8008888:	08008bc1 	.word	0x08008bc1

0800888c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800888c:	b480      	push	{r7}
 800888e:	b089      	sub	sp, #36	; 0x24
 8008890:	af00      	add	r7, sp, #0
 8008892:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	e853 3f00 	ldrex	r3, [r3]
 80088a0:	60bb      	str	r3, [r7, #8]
   return(result);
 80088a2:	68bb      	ldr	r3, [r7, #8]
 80088a4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80088a8:	61fb      	str	r3, [r7, #28]
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	461a      	mov	r2, r3
 80088b0:	69fb      	ldr	r3, [r7, #28]
 80088b2:	61bb      	str	r3, [r7, #24]
 80088b4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088b6:	6979      	ldr	r1, [r7, #20]
 80088b8:	69ba      	ldr	r2, [r7, #24]
 80088ba:	e841 2300 	strex	r3, r2, [r1]
 80088be:	613b      	str	r3, [r7, #16]
   return(result);
 80088c0:	693b      	ldr	r3, [r7, #16]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d1e6      	bne.n	8008894 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	2220      	movs	r2, #32
 80088ca:	67da      	str	r2, [r3, #124]	; 0x7c
}
 80088cc:	bf00      	nop
 80088ce:	3724      	adds	r7, #36	; 0x24
 80088d0:	46bd      	mov	sp, r7
 80088d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d6:	4770      	bx	lr

080088d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80088d8:	b480      	push	{r7}
 80088da:	b095      	sub	sp, #84	; 0x54
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088e8:	e853 3f00 	ldrex	r3, [r3]
 80088ec:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80088ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088f0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80088f4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	461a      	mov	r2, r3
 80088fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80088fe:	643b      	str	r3, [r7, #64]	; 0x40
 8008900:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008902:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008904:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008906:	e841 2300 	strex	r3, r2, [r1]
 800890a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800890c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800890e:	2b00      	cmp	r3, #0
 8008910:	d1e6      	bne.n	80088e0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	3308      	adds	r3, #8
 8008918:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800891a:	6a3b      	ldr	r3, [r7, #32]
 800891c:	e853 3f00 	ldrex	r3, [r3]
 8008920:	61fb      	str	r3, [r7, #28]
   return(result);
 8008922:	69fb      	ldr	r3, [r7, #28]
 8008924:	f023 0301 	bic.w	r3, r3, #1
 8008928:	64bb      	str	r3, [r7, #72]	; 0x48
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	3308      	adds	r3, #8
 8008930:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008932:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008934:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008936:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008938:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800893a:	e841 2300 	strex	r3, r2, [r1]
 800893e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008942:	2b00      	cmp	r3, #0
 8008944:	d1e5      	bne.n	8008912 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800894a:	2b01      	cmp	r3, #1
 800894c:	d118      	bne.n	8008980 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	e853 3f00 	ldrex	r3, [r3]
 800895a:	60bb      	str	r3, [r7, #8]
   return(result);
 800895c:	68bb      	ldr	r3, [r7, #8]
 800895e:	f023 0310 	bic.w	r3, r3, #16
 8008962:	647b      	str	r3, [r7, #68]	; 0x44
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	461a      	mov	r2, r3
 800896a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800896c:	61bb      	str	r3, [r7, #24]
 800896e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008970:	6979      	ldr	r1, [r7, #20]
 8008972:	69ba      	ldr	r2, [r7, #24]
 8008974:	e841 2300 	strex	r3, r2, [r1]
 8008978:	613b      	str	r3, [r7, #16]
   return(result);
 800897a:	693b      	ldr	r3, [r7, #16]
 800897c:	2b00      	cmp	r3, #0
 800897e:	d1e6      	bne.n	800894e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	2220      	movs	r2, #32
 8008984:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	2200      	movs	r2, #0
 800898c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	2200      	movs	r2, #0
 8008992:	669a      	str	r2, [r3, #104]	; 0x68
}
 8008994:	bf00      	nop
 8008996:	3754      	adds	r7, #84	; 0x54
 8008998:	46bd      	mov	sp, r7
 800899a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899e:	4770      	bx	lr

080089a0 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80089a0:	b580      	push	{r7, lr}
 80089a2:	b090      	sub	sp, #64	; 0x40
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80089ac:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	f003 0320 	and.w	r3, r3, #32
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d137      	bne.n	8008a2c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 80089bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80089be:	2200      	movs	r2, #0
 80089c0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80089c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	3308      	adds	r3, #8
 80089ca:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089ce:	e853 3f00 	ldrex	r3, [r3]
 80089d2:	623b      	str	r3, [r7, #32]
   return(result);
 80089d4:	6a3b      	ldr	r3, [r7, #32]
 80089d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80089da:	63bb      	str	r3, [r7, #56]	; 0x38
 80089dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	3308      	adds	r3, #8
 80089e2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80089e4:	633a      	str	r2, [r7, #48]	; 0x30
 80089e6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089e8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80089ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80089ec:	e841 2300 	strex	r3, r2, [r1]
 80089f0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80089f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d1e5      	bne.n	80089c4 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80089f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089fe:	693b      	ldr	r3, [r7, #16]
 8008a00:	e853 3f00 	ldrex	r3, [r3]
 8008a04:	60fb      	str	r3, [r7, #12]
   return(result);
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a0c:	637b      	str	r3, [r7, #52]	; 0x34
 8008a0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	461a      	mov	r2, r3
 8008a14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a16:	61fb      	str	r3, [r7, #28]
 8008a18:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a1a:	69b9      	ldr	r1, [r7, #24]
 8008a1c:	69fa      	ldr	r2, [r7, #28]
 8008a1e:	e841 2300 	strex	r3, r2, [r1]
 8008a22:	617b      	str	r3, [r7, #20]
   return(result);
 8008a24:	697b      	ldr	r3, [r7, #20]
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d1e6      	bne.n	80089f8 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008a2a:	e002      	b.n	8008a32 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8008a2c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8008a2e:	f7ff f9ef 	bl	8007e10 <HAL_UART_TxCpltCallback>
}
 8008a32:	bf00      	nop
 8008a34:	3740      	adds	r7, #64	; 0x40
 8008a36:	46bd      	mov	sp, r7
 8008a38:	bd80      	pop	{r7, pc}

08008a3a <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008a3a:	b580      	push	{r7, lr}
 8008a3c:	b084      	sub	sp, #16
 8008a3e:	af00      	add	r7, sp, #0
 8008a40:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a46:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008a48:	68f8      	ldr	r0, [r7, #12]
 8008a4a:	f7ff f9eb 	bl	8007e24 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008a4e:	bf00      	nop
 8008a50:	3710      	adds	r7, #16
 8008a52:	46bd      	mov	sp, r7
 8008a54:	bd80      	pop	{r7, pc}

08008a56 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008a56:	b580      	push	{r7, lr}
 8008a58:	b09c      	sub	sp, #112	; 0x70
 8008a5a:	af00      	add	r7, sp, #0
 8008a5c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a62:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	f003 0320 	and.w	r3, r3, #32
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d171      	bne.n	8008b56 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8008a72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a74:	2200      	movs	r2, #0
 8008a76:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008a7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008a82:	e853 3f00 	ldrex	r3, [r3]
 8008a86:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008a88:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008a8a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008a8e:	66bb      	str	r3, [r7, #104]	; 0x68
 8008a90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	461a      	mov	r2, r3
 8008a96:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008a98:	65bb      	str	r3, [r7, #88]	; 0x58
 8008a9a:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a9c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008a9e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008aa0:	e841 2300 	strex	r3, r2, [r1]
 8008aa4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008aa6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d1e6      	bne.n	8008a7a <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008aac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	3308      	adds	r3, #8
 8008ab2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ab4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ab6:	e853 3f00 	ldrex	r3, [r3]
 8008aba:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008abc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008abe:	f023 0301 	bic.w	r3, r3, #1
 8008ac2:	667b      	str	r3, [r7, #100]	; 0x64
 8008ac4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	3308      	adds	r3, #8
 8008aca:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008acc:	647a      	str	r2, [r7, #68]	; 0x44
 8008ace:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ad0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008ad2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008ad4:	e841 2300 	strex	r3, r2, [r1]
 8008ad8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008ada:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d1e5      	bne.n	8008aac <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008ae0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	3308      	adds	r3, #8
 8008ae6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008aea:	e853 3f00 	ldrex	r3, [r3]
 8008aee:	623b      	str	r3, [r7, #32]
   return(result);
 8008af0:	6a3b      	ldr	r3, [r7, #32]
 8008af2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008af6:	663b      	str	r3, [r7, #96]	; 0x60
 8008af8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	3308      	adds	r3, #8
 8008afe:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008b00:	633a      	str	r2, [r7, #48]	; 0x30
 8008b02:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b04:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008b06:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008b08:	e841 2300 	strex	r3, r2, [r1]
 8008b0c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008b0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d1e5      	bne.n	8008ae0 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008b14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b16:	2220      	movs	r2, #32
 8008b18:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b20:	2b01      	cmp	r3, #1
 8008b22:	d118      	bne.n	8008b56 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b2a:	693b      	ldr	r3, [r7, #16]
 8008b2c:	e853 3f00 	ldrex	r3, [r3]
 8008b30:	60fb      	str	r3, [r7, #12]
   return(result);
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	f023 0310 	bic.w	r3, r3, #16
 8008b38:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008b3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	461a      	mov	r2, r3
 8008b40:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008b42:	61fb      	str	r3, [r7, #28]
 8008b44:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b46:	69b9      	ldr	r1, [r7, #24]
 8008b48:	69fa      	ldr	r2, [r7, #28]
 8008b4a:	e841 2300 	strex	r3, r2, [r1]
 8008b4e:	617b      	str	r3, [r7, #20]
   return(result);
 8008b50:	697b      	ldr	r3, [r7, #20]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d1e6      	bne.n	8008b24 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008b56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b58:	2200      	movs	r2, #0
 8008b5a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b60:	2b01      	cmp	r3, #1
 8008b62:	d107      	bne.n	8008b74 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008b64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008b66:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008b6a:	4619      	mov	r1, r3
 8008b6c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008b6e:	f7ff f977 	bl	8007e60 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008b72:	e002      	b.n	8008b7a <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8008b74:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008b76:	f7f8 fc89 	bl	800148c <HAL_UART_RxCpltCallback>
}
 8008b7a:	bf00      	nop
 8008b7c:	3770      	adds	r7, #112	; 0x70
 8008b7e:	46bd      	mov	sp, r7
 8008b80:	bd80      	pop	{r7, pc}

08008b82 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008b82:	b580      	push	{r7, lr}
 8008b84:	b084      	sub	sp, #16
 8008b86:	af00      	add	r7, sp, #0
 8008b88:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b8e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	2201      	movs	r2, #1
 8008b94:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b9a:	2b01      	cmp	r3, #1
 8008b9c:	d109      	bne.n	8008bb2 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8008ba4:	085b      	lsrs	r3, r3, #1
 8008ba6:	b29b      	uxth	r3, r3
 8008ba8:	4619      	mov	r1, r3
 8008baa:	68f8      	ldr	r0, [r7, #12]
 8008bac:	f7ff f958 	bl	8007e60 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008bb0:	e002      	b.n	8008bb8 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8008bb2:	68f8      	ldr	r0, [r7, #12]
 8008bb4:	f7ff f940 	bl	8007e38 <HAL_UART_RxHalfCpltCallback>
}
 8008bb8:	bf00      	nop
 8008bba:	3710      	adds	r7, #16
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	bd80      	pop	{r7, pc}

08008bc0 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008bc0:	b580      	push	{r7, lr}
 8008bc2:	b086      	sub	sp, #24
 8008bc4:	af00      	add	r7, sp, #0
 8008bc6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bcc:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008bce:	697b      	ldr	r3, [r7, #20]
 8008bd0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008bd2:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008bd4:	697b      	ldr	r3, [r7, #20]
 8008bd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008bda:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008bdc:	697b      	ldr	r3, [r7, #20]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	689b      	ldr	r3, [r3, #8]
 8008be2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008be6:	2b80      	cmp	r3, #128	; 0x80
 8008be8:	d109      	bne.n	8008bfe <UART_DMAError+0x3e>
 8008bea:	693b      	ldr	r3, [r7, #16]
 8008bec:	2b21      	cmp	r3, #33	; 0x21
 8008bee:	d106      	bne.n	8008bfe <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8008bf0:	697b      	ldr	r3, [r7, #20]
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8008bf8:	6978      	ldr	r0, [r7, #20]
 8008bfa:	f7ff fe47 	bl	800888c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008bfe:	697b      	ldr	r3, [r7, #20]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	689b      	ldr	r3, [r3, #8]
 8008c04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c08:	2b40      	cmp	r3, #64	; 0x40
 8008c0a:	d109      	bne.n	8008c20 <UART_DMAError+0x60>
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	2b22      	cmp	r3, #34	; 0x22
 8008c10:	d106      	bne.n	8008c20 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8008c12:	697b      	ldr	r3, [r7, #20]
 8008c14:	2200      	movs	r2, #0
 8008c16:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8008c1a:	6978      	ldr	r0, [r7, #20]
 8008c1c:	f7ff fe5c 	bl	80088d8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008c20:	697b      	ldr	r3, [r7, #20]
 8008c22:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008c26:	f043 0210 	orr.w	r2, r3, #16
 8008c2a:	697b      	ldr	r3, [r7, #20]
 8008c2c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008c30:	6978      	ldr	r0, [r7, #20]
 8008c32:	f7ff f90b 	bl	8007e4c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c36:	bf00      	nop
 8008c38:	3718      	adds	r7, #24
 8008c3a:	46bd      	mov	sp, r7
 8008c3c:	bd80      	pop	{r7, pc}

08008c3e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008c3e:	b580      	push	{r7, lr}
 8008c40:	b084      	sub	sp, #16
 8008c42:	af00      	add	r7, sp, #0
 8008c44:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c4a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	2200      	movs	r2, #0
 8008c50:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	2200      	movs	r2, #0
 8008c58:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008c5c:	68f8      	ldr	r0, [r7, #12]
 8008c5e:	f7ff f8f5 	bl	8007e4c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c62:	bf00      	nop
 8008c64:	3710      	adds	r7, #16
 8008c66:	46bd      	mov	sp, r7
 8008c68:	bd80      	pop	{r7, pc}

08008c6a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008c6a:	b580      	push	{r7, lr}
 8008c6c:	b088      	sub	sp, #32
 8008c6e:	af00      	add	r7, sp, #0
 8008c70:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	e853 3f00 	ldrex	r3, [r3]
 8008c7e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c80:	68bb      	ldr	r3, [r7, #8]
 8008c82:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008c86:	61fb      	str	r3, [r7, #28]
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	461a      	mov	r2, r3
 8008c8e:	69fb      	ldr	r3, [r7, #28]
 8008c90:	61bb      	str	r3, [r7, #24]
 8008c92:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c94:	6979      	ldr	r1, [r7, #20]
 8008c96:	69ba      	ldr	r2, [r7, #24]
 8008c98:	e841 2300 	strex	r3, r2, [r1]
 8008c9c:	613b      	str	r3, [r7, #16]
   return(result);
 8008c9e:	693b      	ldr	r3, [r7, #16]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d1e6      	bne.n	8008c72 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	2220      	movs	r2, #32
 8008ca8:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	2200      	movs	r2, #0
 8008cae:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008cb0:	6878      	ldr	r0, [r7, #4]
 8008cb2:	f7ff f8ad 	bl	8007e10 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008cb6:	bf00      	nop
 8008cb8:	3720      	adds	r7, #32
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	bd80      	pop	{r7, pc}

08008cbe <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008cbe:	b480      	push	{r7}
 8008cc0:	b083      	sub	sp, #12
 8008cc2:	af00      	add	r7, sp, #0
 8008cc4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008cc6:	bf00      	nop
 8008cc8:	370c      	adds	r7, #12
 8008cca:	46bd      	mov	sp, r7
 8008ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd0:	4770      	bx	lr

08008cd2 <VL53L4CD_SetI2CAddress>:
}

VL53L4CD_Error VL53L4CD_SetI2CAddress(
		Dev_t dev,
		uint8_t new_address)
{
 8008cd2:	b580      	push	{r7, lr}
 8008cd4:	b084      	sub	sp, #16
 8008cd6:	af00      	add	r7, sp, #0
 8008cd8:	4603      	mov	r3, r0
 8008cda:	460a      	mov	r2, r1
 8008cdc:	80fb      	strh	r3, [r7, #6]
 8008cde:	4613      	mov	r3, r2
 8008ce0:	717b      	strb	r3, [r7, #5]
	VL53L4CD_Error status = VL53L4CD_ERROR_NONE;
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	73fb      	strb	r3, [r7, #15]

	status |= VL53L4CD_WrByte(dev, VL53L4CD_I2C_SLAVE__DEVICE_ADDRESS,
 8008ce6:	797b      	ldrb	r3, [r7, #5]
 8008ce8:	085b      	lsrs	r3, r3, #1
 8008cea:	b2da      	uxtb	r2, r3
 8008cec:	88fb      	ldrh	r3, [r7, #6]
 8008cee:	2101      	movs	r1, #1
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	f7f9 fa2b 	bl	800214c <VL53L4CD_WrByte>
 8008cf6:	4603      	mov	r3, r0
 8008cf8:	461a      	mov	r2, r3
 8008cfa:	7bfb      	ldrb	r3, [r7, #15]
 8008cfc:	4313      	orrs	r3, r2
 8008cfe:	73fb      	strb	r3, [r7, #15]
			(uint8_t)(new_address >> (uint8_t)1));
	return status;
 8008d00:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d02:	4618      	mov	r0, r3
 8008d04:	3710      	adds	r7, #16
 8008d06:	46bd      	mov	sp, r7
 8008d08:	bd80      	pop	{r7, pc}

08008d0a <VL53L4CD_GetSensorId>:

VL53L4CD_Error VL53L4CD_GetSensorId(
		Dev_t dev,
		uint16_t *p_id)
{
 8008d0a:	b580      	push	{r7, lr}
 8008d0c:	b084      	sub	sp, #16
 8008d0e:	af00      	add	r7, sp, #0
 8008d10:	4603      	mov	r3, r0
 8008d12:	6039      	str	r1, [r7, #0]
 8008d14:	80fb      	strh	r3, [r7, #6]
	VL53L4CD_Error status = VL53L4CD_ERROR_NONE;
 8008d16:	2300      	movs	r3, #0
 8008d18:	73fb      	strb	r3, [r7, #15]

	status |= VL53L4CD_RdWord(dev, VL53L4CD_IDENTIFICATION__MODEL_ID, p_id);
 8008d1a:	88fb      	ldrh	r3, [r7, #6]
 8008d1c:	683a      	ldr	r2, [r7, #0]
 8008d1e:	f240 110f 	movw	r1, #271	; 0x10f
 8008d22:	4618      	mov	r0, r3
 8008d24:	f7f9 f9a6 	bl	8002074 <VL53L4CD_RdWord>
 8008d28:	4603      	mov	r3, r0
 8008d2a:	461a      	mov	r2, r3
 8008d2c:	7bfb      	ldrb	r3, [r7, #15]
 8008d2e:	4313      	orrs	r3, r2
 8008d30:	73fb      	strb	r3, [r7, #15]
	return status;
 8008d32:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d34:	4618      	mov	r0, r3
 8008d36:	3710      	adds	r7, #16
 8008d38:	46bd      	mov	sp, r7
 8008d3a:	bd80      	pop	{r7, pc}

08008d3c <VL53L4CD_SensorInit>:

VL53L4CD_Error VL53L4CD_SensorInit(
		Dev_t dev)
{
 8008d3c:	b580      	push	{r7, lr}
 8008d3e:	b084      	sub	sp, #16
 8008d40:	af00      	add	r7, sp, #0
 8008d42:	4603      	mov	r3, r0
 8008d44:	80fb      	strh	r3, [r7, #6]
	VL53L4CD_Error status = VL53L4CD_ERROR_NONE;
 8008d46:	2300      	movs	r3, #0
 8008d48:	73fb      	strb	r3, [r7, #15]
	uint8_t Addr, tmp;
	uint8_t continue_loop = 1;
 8008d4a:	2301      	movs	r3, #1
 8008d4c:	737b      	strb	r3, [r7, #13]
	uint16_t i = 0;
 8008d4e:	2300      	movs	r3, #0
 8008d50:	817b      	strh	r3, [r7, #10]

	do{
		status |= VL53L4CD_RdByte(dev,
 8008d52:	f107 0209 	add.w	r2, r7, #9
 8008d56:	88fb      	ldrh	r3, [r7, #6]
 8008d58:	21e5      	movs	r1, #229	; 0xe5
 8008d5a:	4618      	mov	r0, r3
 8008d5c:	f7f9 f9c4 	bl	80020e8 <VL53L4CD_RdByte>
 8008d60:	4603      	mov	r3, r0
 8008d62:	461a      	mov	r2, r3
 8008d64:	7bfb      	ldrb	r3, [r7, #15]
 8008d66:	4313      	orrs	r3, r2
 8008d68:	73fb      	strb	r3, [r7, #15]
				VL53L4CD_FIRMWARE__SYSTEM_STATUS, &tmp);

		if(tmp == (uint8_t)0x3) /* Sensor booted */
 8008d6a:	7a7b      	ldrb	r3, [r7, #9]
 8008d6c:	2b03      	cmp	r3, #3
 8008d6e:	d102      	bne.n	8008d76 <VL53L4CD_SensorInit+0x3a>
		{
			continue_loop = (uint8_t)0;
 8008d70:	2300      	movs	r3, #0
 8008d72:	737b      	strb	r3, [r7, #13]
 8008d74:	e00b      	b.n	8008d8e <VL53L4CD_SensorInit+0x52>
		}
		else if(i < (uint16_t)1000)       /* Wait for boot */
 8008d76:	897b      	ldrh	r3, [r7, #10]
 8008d78:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008d7c:	d203      	bcs.n	8008d86 <VL53L4CD_SensorInit+0x4a>
		{
			i++;
 8008d7e:	897b      	ldrh	r3, [r7, #10]
 8008d80:	3301      	adds	r3, #1
 8008d82:	817b      	strh	r3, [r7, #10]
 8008d84:	e003      	b.n	8008d8e <VL53L4CD_SensorInit+0x52>
		}
		else /* Timeout 1000ms reached */
		{
			continue_loop = (uint8_t)0;
 8008d86:	2300      	movs	r3, #0
 8008d88:	737b      	strb	r3, [r7, #13]
			status |= (uint8_t)VL53L4CD_ERROR_TIMEOUT;
 8008d8a:	23ff      	movs	r3, #255	; 0xff
 8008d8c:	73fb      	strb	r3, [r7, #15]
		}
		WaitMs(dev, 1);
 8008d8e:	88fb      	ldrh	r3, [r7, #6]
 8008d90:	2101      	movs	r1, #1
 8008d92:	4618      	mov	r0, r3
 8008d94:	f7f9 fa64 	bl	8002260 <WaitMs>
	}while(continue_loop == (uint8_t)1);
 8008d98:	7b7b      	ldrb	r3, [r7, #13]
 8008d9a:	2b01      	cmp	r3, #1
 8008d9c:	d0d9      	beq.n	8008d52 <VL53L4CD_SensorInit+0x16>

	/* Load default configuration */
	for (Addr = (uint8_t)0x2D; Addr <= (uint8_t)0x87; Addr++)
 8008d9e:	232d      	movs	r3, #45	; 0x2d
 8008da0:	73bb      	strb	r3, [r7, #14]
 8008da2:	e011      	b.n	8008dc8 <VL53L4CD_SensorInit+0x8c>
	{
		status |= VL53L4CD_WrByte(dev, Addr,
 8008da4:	7bbb      	ldrb	r3, [r7, #14]
 8008da6:	b299      	uxth	r1, r3
				VL53L4CD_DEFAULT_CONFIGURATION[
                                  Addr - (uint8_t)0x2D]);
 8008da8:	7bbb      	ldrb	r3, [r7, #14]
 8008daa:	3b2d      	subs	r3, #45	; 0x2d
				VL53L4CD_DEFAULT_CONFIGURATION[
 8008dac:	4a44      	ldr	r2, [pc, #272]	; (8008ec0 <VL53L4CD_SensorInit+0x184>)
 8008dae:	5cd2      	ldrb	r2, [r2, r3]
		status |= VL53L4CD_WrByte(dev, Addr,
 8008db0:	88fb      	ldrh	r3, [r7, #6]
 8008db2:	4618      	mov	r0, r3
 8008db4:	f7f9 f9ca 	bl	800214c <VL53L4CD_WrByte>
 8008db8:	4603      	mov	r3, r0
 8008dba:	461a      	mov	r2, r3
 8008dbc:	7bfb      	ldrb	r3, [r7, #15]
 8008dbe:	4313      	orrs	r3, r2
 8008dc0:	73fb      	strb	r3, [r7, #15]
	for (Addr = (uint8_t)0x2D; Addr <= (uint8_t)0x87; Addr++)
 8008dc2:	7bbb      	ldrb	r3, [r7, #14]
 8008dc4:	3301      	adds	r3, #1
 8008dc6:	73bb      	strb	r3, [r7, #14]
 8008dc8:	7bbb      	ldrb	r3, [r7, #14]
 8008dca:	2b87      	cmp	r3, #135	; 0x87
 8008dcc:	d9ea      	bls.n	8008da4 <VL53L4CD_SensorInit+0x68>
	}

	/* Start VHV */
	status |= VL53L4CD_WrByte(dev, VL53L4CD_SYSTEM_START, (uint8_t)0x40);
 8008dce:	88fb      	ldrh	r3, [r7, #6]
 8008dd0:	2240      	movs	r2, #64	; 0x40
 8008dd2:	2187      	movs	r1, #135	; 0x87
 8008dd4:	4618      	mov	r0, r3
 8008dd6:	f7f9 f9b9 	bl	800214c <VL53L4CD_WrByte>
 8008dda:	4603      	mov	r3, r0
 8008ddc:	461a      	mov	r2, r3
 8008dde:	7bfb      	ldrb	r3, [r7, #15]
 8008de0:	4313      	orrs	r3, r2
 8008de2:	73fb      	strb	r3, [r7, #15]
	i  = (uint8_t)0;
 8008de4:	2300      	movs	r3, #0
 8008de6:	817b      	strh	r3, [r7, #10]
	continue_loop = (uint8_t)1;
 8008de8:	2301      	movs	r3, #1
 8008dea:	737b      	strb	r3, [r7, #13]
	do{
		status |= VL53L4CD_CheckForDataReady(dev, &tmp);
 8008dec:	f107 0209 	add.w	r2, r7, #9
 8008df0:	88fb      	ldrh	r3, [r7, #6]
 8008df2:	4611      	mov	r1, r2
 8008df4:	4618      	mov	r0, r3
 8008df6:	f000 f8c5 	bl	8008f84 <VL53L4CD_CheckForDataReady>
 8008dfa:	4603      	mov	r3, r0
 8008dfc:	461a      	mov	r2, r3
 8008dfe:	7bfb      	ldrb	r3, [r7, #15]
 8008e00:	4313      	orrs	r3, r2
 8008e02:	73fb      	strb	r3, [r7, #15]
		if(tmp == (uint8_t)1) /* Data ready */
 8008e04:	7a7b      	ldrb	r3, [r7, #9]
 8008e06:	2b01      	cmp	r3, #1
 8008e08:	d102      	bne.n	8008e10 <VL53L4CD_SensorInit+0xd4>
		{
			continue_loop = (uint8_t)0;
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	737b      	strb	r3, [r7, #13]
 8008e0e:	e00b      	b.n	8008e28 <VL53L4CD_SensorInit+0xec>
		}
		else if(i < (uint16_t)1000)       /* Wait for answer */
 8008e10:	897b      	ldrh	r3, [r7, #10]
 8008e12:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008e16:	d203      	bcs.n	8008e20 <VL53L4CD_SensorInit+0xe4>
		{
			i++;
 8008e18:	897b      	ldrh	r3, [r7, #10]
 8008e1a:	3301      	adds	r3, #1
 8008e1c:	817b      	strh	r3, [r7, #10]
 8008e1e:	e003      	b.n	8008e28 <VL53L4CD_SensorInit+0xec>
		}
		else /* Timeout 1000ms reached */
		{
			continue_loop = (uint8_t)0;
 8008e20:	2300      	movs	r3, #0
 8008e22:	737b      	strb	r3, [r7, #13]
			status |= (uint8_t)VL53L4CD_ERROR_TIMEOUT;
 8008e24:	23ff      	movs	r3, #255	; 0xff
 8008e26:	73fb      	strb	r3, [r7, #15]
		}
		WaitMs(dev, 1);
 8008e28:	88fb      	ldrh	r3, [r7, #6]
 8008e2a:	2101      	movs	r1, #1
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	f7f9 fa17 	bl	8002260 <WaitMs>
	}while(continue_loop == (uint8_t)1);
 8008e32:	7b7b      	ldrb	r3, [r7, #13]
 8008e34:	2b01      	cmp	r3, #1
 8008e36:	d0d9      	beq.n	8008dec <VL53L4CD_SensorInit+0xb0>

	status |= VL53L4CD_ClearInterrupt(dev);
 8008e38:	88fb      	ldrh	r3, [r7, #6]
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	f000 f842 	bl	8008ec4 <VL53L4CD_ClearInterrupt>
 8008e40:	4603      	mov	r3, r0
 8008e42:	461a      	mov	r2, r3
 8008e44:	7bfb      	ldrb	r3, [r7, #15]
 8008e46:	4313      	orrs	r3, r2
 8008e48:	73fb      	strb	r3, [r7, #15]
	status |= VL53L4CD_StopRanging(dev);
 8008e4a:	88fb      	ldrh	r3, [r7, #6]
 8008e4c:	4618      	mov	r0, r3
 8008e4e:	f000 f882 	bl	8008f56 <VL53L4CD_StopRanging>
 8008e52:	4603      	mov	r3, r0
 8008e54:	461a      	mov	r2, r3
 8008e56:	7bfb      	ldrb	r3, [r7, #15]
 8008e58:	4313      	orrs	r3, r2
 8008e5a:	73fb      	strb	r3, [r7, #15]
	status |= VL53L4CD_WrByte(dev,
 8008e5c:	88fb      	ldrh	r3, [r7, #6]
 8008e5e:	2209      	movs	r2, #9
 8008e60:	2108      	movs	r1, #8
 8008e62:	4618      	mov	r0, r3
 8008e64:	f7f9 f972 	bl	800214c <VL53L4CD_WrByte>
 8008e68:	4603      	mov	r3, r0
 8008e6a:	461a      	mov	r2, r3
 8008e6c:	7bfb      	ldrb	r3, [r7, #15]
 8008e6e:	4313      	orrs	r3, r2
 8008e70:	73fb      	strb	r3, [r7, #15]
			VL53L4CD_VHV_CONFIG__TIMEOUT_MACROP_LOOP_BOUND, 
                        (uint8_t)0x09);
	status |= VL53L4CD_WrByte(dev, 0x0B, (uint8_t)0);
 8008e72:	88fb      	ldrh	r3, [r7, #6]
 8008e74:	2200      	movs	r2, #0
 8008e76:	210b      	movs	r1, #11
 8008e78:	4618      	mov	r0, r3
 8008e7a:	f7f9 f967 	bl	800214c <VL53L4CD_WrByte>
 8008e7e:	4603      	mov	r3, r0
 8008e80:	461a      	mov	r2, r3
 8008e82:	7bfb      	ldrb	r3, [r7, #15]
 8008e84:	4313      	orrs	r3, r2
 8008e86:	73fb      	strb	r3, [r7, #15]
	status |= VL53L4CD_WrWord(dev, 0x0024, 0x500);
 8008e88:	88fb      	ldrh	r3, [r7, #6]
 8008e8a:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 8008e8e:	2124      	movs	r1, #36	; 0x24
 8008e90:	4618      	mov	r0, r3
 8008e92:	f7f9 f983 	bl	800219c <VL53L4CD_WrWord>
 8008e96:	4603      	mov	r3, r0
 8008e98:	461a      	mov	r2, r3
 8008e9a:	7bfb      	ldrb	r3, [r7, #15]
 8008e9c:	4313      	orrs	r3, r2
 8008e9e:	73fb      	strb	r3, [r7, #15]

	status |= VL53L4CD_SetRangeTiming(dev, 50, 0);
 8008ea0:	88fb      	ldrh	r3, [r7, #6]
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	2132      	movs	r1, #50	; 0x32
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	f000 f8b0 	bl	800900c <VL53L4CD_SetRangeTiming>
 8008eac:	4603      	mov	r3, r0
 8008eae:	461a      	mov	r2, r3
 8008eb0:	7bfb      	ldrb	r3, [r7, #15]
 8008eb2:	4313      	orrs	r3, r2
 8008eb4:	73fb      	strb	r3, [r7, #15]

	return status;
 8008eb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008eb8:	4618      	mov	r0, r3
 8008eba:	3710      	adds	r7, #16
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	bd80      	pop	{r7, pc}
 8008ec0:	0800c100 	.word	0x0800c100

08008ec4 <VL53L4CD_ClearInterrupt>:

VL53L4CD_Error VL53L4CD_ClearInterrupt(
		Dev_t dev)
{
 8008ec4:	b580      	push	{r7, lr}
 8008ec6:	b084      	sub	sp, #16
 8008ec8:	af00      	add	r7, sp, #0
 8008eca:	4603      	mov	r3, r0
 8008ecc:	80fb      	strh	r3, [r7, #6]
	VL53L4CD_Error status = VL53L4CD_ERROR_NONE;
 8008ece:	2300      	movs	r3, #0
 8008ed0:	73fb      	strb	r3, [r7, #15]

	status |= VL53L4CD_WrByte(dev, VL53L4CD_SYSTEM__INTERRUPT_CLEAR, 0x01);
 8008ed2:	88fb      	ldrh	r3, [r7, #6]
 8008ed4:	2201      	movs	r2, #1
 8008ed6:	2186      	movs	r1, #134	; 0x86
 8008ed8:	4618      	mov	r0, r3
 8008eda:	f7f9 f937 	bl	800214c <VL53L4CD_WrByte>
 8008ede:	4603      	mov	r3, r0
 8008ee0:	461a      	mov	r2, r3
 8008ee2:	7bfb      	ldrb	r3, [r7, #15]
 8008ee4:	4313      	orrs	r3, r2
 8008ee6:	73fb      	strb	r3, [r7, #15]
	return status;
 8008ee8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008eea:	4618      	mov	r0, r3
 8008eec:	3710      	adds	r7, #16
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	bd80      	pop	{r7, pc}

08008ef2 <VL53L4CD_StartRanging>:

VL53L4CD_Error VL53L4CD_StartRanging(
		Dev_t dev)
{
 8008ef2:	b580      	push	{r7, lr}
 8008ef4:	b084      	sub	sp, #16
 8008ef6:	af00      	add	r7, sp, #0
 8008ef8:	4603      	mov	r3, r0
 8008efa:	80fb      	strh	r3, [r7, #6]
	VL53L4CD_Error status = VL53L4CD_ERROR_NONE;
 8008efc:	2300      	movs	r3, #0
 8008efe:	73fb      	strb	r3, [r7, #15]
	uint32_t tmp;

	status |= VL53L4CD_RdDWord(dev, VL53L4CD_INTERMEASUREMENT_MS, &tmp);
 8008f00:	f107 0208 	add.w	r2, r7, #8
 8008f04:	88fb      	ldrh	r3, [r7, #6]
 8008f06:	216c      	movs	r1, #108	; 0x6c
 8008f08:	4618      	mov	r0, r3
 8008f0a:	f7f9 f877 	bl	8001ffc <VL53L4CD_RdDWord>
 8008f0e:	4603      	mov	r3, r0
 8008f10:	461a      	mov	r2, r3
 8008f12:	7bfb      	ldrb	r3, [r7, #15]
 8008f14:	4313      	orrs	r3, r2
 8008f16:	73fb      	strb	r3, [r7, #15]

	/* Sensor runs in continuous mode */
	if(tmp == (uint32_t)0)
 8008f18:	68bb      	ldr	r3, [r7, #8]
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d10b      	bne.n	8008f36 <VL53L4CD_StartRanging+0x44>
	{
		status |= VL53L4CD_WrByte(dev, VL53L4CD_SYSTEM_START, 0x21);
 8008f1e:	88fb      	ldrh	r3, [r7, #6]
 8008f20:	2221      	movs	r2, #33	; 0x21
 8008f22:	2187      	movs	r1, #135	; 0x87
 8008f24:	4618      	mov	r0, r3
 8008f26:	f7f9 f911 	bl	800214c <VL53L4CD_WrByte>
 8008f2a:	4603      	mov	r3, r0
 8008f2c:	461a      	mov	r2, r3
 8008f2e:	7bfb      	ldrb	r3, [r7, #15]
 8008f30:	4313      	orrs	r3, r2
 8008f32:	73fb      	strb	r3, [r7, #15]
 8008f34:	e00a      	b.n	8008f4c <VL53L4CD_StartRanging+0x5a>
	}
	/* Sensor runs in autonomous mode */
	else
	{
		status |= VL53L4CD_WrByte(dev, VL53L4CD_SYSTEM_START, 0x40);
 8008f36:	88fb      	ldrh	r3, [r7, #6]
 8008f38:	2240      	movs	r2, #64	; 0x40
 8008f3a:	2187      	movs	r1, #135	; 0x87
 8008f3c:	4618      	mov	r0, r3
 8008f3e:	f7f9 f905 	bl	800214c <VL53L4CD_WrByte>
 8008f42:	4603      	mov	r3, r0
 8008f44:	461a      	mov	r2, r3
 8008f46:	7bfb      	ldrb	r3, [r7, #15]
 8008f48:	4313      	orrs	r3, r2
 8008f4a:	73fb      	strb	r3, [r7, #15]
	}

	return status;
 8008f4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f4e:	4618      	mov	r0, r3
 8008f50:	3710      	adds	r7, #16
 8008f52:	46bd      	mov	sp, r7
 8008f54:	bd80      	pop	{r7, pc}

08008f56 <VL53L4CD_StopRanging>:

VL53L4CD_Error VL53L4CD_StopRanging(
		Dev_t dev)
{
 8008f56:	b580      	push	{r7, lr}
 8008f58:	b084      	sub	sp, #16
 8008f5a:	af00      	add	r7, sp, #0
 8008f5c:	4603      	mov	r3, r0
 8008f5e:	80fb      	strh	r3, [r7, #6]
	VL53L4CD_Error status = VL53L4CD_ERROR_NONE;
 8008f60:	2300      	movs	r3, #0
 8008f62:	73fb      	strb	r3, [r7, #15]

	status |= VL53L4CD_WrByte(dev, VL53L4CD_SYSTEM_START, 0x00);
 8008f64:	88fb      	ldrh	r3, [r7, #6]
 8008f66:	2200      	movs	r2, #0
 8008f68:	2187      	movs	r1, #135	; 0x87
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	f7f9 f8ee 	bl	800214c <VL53L4CD_WrByte>
 8008f70:	4603      	mov	r3, r0
 8008f72:	461a      	mov	r2, r3
 8008f74:	7bfb      	ldrb	r3, [r7, #15]
 8008f76:	4313      	orrs	r3, r2
 8008f78:	73fb      	strb	r3, [r7, #15]
	return status;
 8008f7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f7c:	4618      	mov	r0, r3
 8008f7e:	3710      	adds	r7, #16
 8008f80:	46bd      	mov	sp, r7
 8008f82:	bd80      	pop	{r7, pc}

08008f84 <VL53L4CD_CheckForDataReady>:

VL53L4CD_Error VL53L4CD_CheckForDataReady(
		Dev_t dev,
		uint8_t *p_is_data_ready)
{
 8008f84:	b580      	push	{r7, lr}
 8008f86:	b084      	sub	sp, #16
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	4603      	mov	r3, r0
 8008f8c:	6039      	str	r1, [r7, #0]
 8008f8e:	80fb      	strh	r3, [r7, #6]
	VL53L4CD_Error status = VL53L4CD_ERROR_NONE;
 8008f90:	2300      	movs	r3, #0
 8008f92:	73bb      	strb	r3, [r7, #14]
	uint8_t temp;
	uint8_t int_pol;

	status |= VL53L4CD_RdByte(dev, VL53L4CD_GPIO_HV_MUX__CTRL, &temp);
 8008f94:	f107 020d 	add.w	r2, r7, #13
 8008f98:	88fb      	ldrh	r3, [r7, #6]
 8008f9a:	2130      	movs	r1, #48	; 0x30
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	f7f9 f8a3 	bl	80020e8 <VL53L4CD_RdByte>
 8008fa2:	4603      	mov	r3, r0
 8008fa4:	461a      	mov	r2, r3
 8008fa6:	7bbb      	ldrb	r3, [r7, #14]
 8008fa8:	4313      	orrs	r3, r2
 8008faa:	73bb      	strb	r3, [r7, #14]
	temp = temp & (uint8_t)0x10;
 8008fac:	7b7b      	ldrb	r3, [r7, #13]
 8008fae:	f003 0310 	and.w	r3, r3, #16
 8008fb2:	b2db      	uxtb	r3, r3
 8008fb4:	737b      	strb	r3, [r7, #13]
	temp = temp >> 4;
 8008fb6:	7b7b      	ldrb	r3, [r7, #13]
 8008fb8:	091b      	lsrs	r3, r3, #4
 8008fba:	b2db      	uxtb	r3, r3
 8008fbc:	737b      	strb	r3, [r7, #13]

	if (temp == (uint8_t)1)
 8008fbe:	7b7b      	ldrb	r3, [r7, #13]
 8008fc0:	2b01      	cmp	r3, #1
 8008fc2:	d102      	bne.n	8008fca <VL53L4CD_CheckForDataReady+0x46>
	{
		int_pol = (uint8_t)0;
 8008fc4:	2300      	movs	r3, #0
 8008fc6:	73fb      	strb	r3, [r7, #15]
 8008fc8:	e001      	b.n	8008fce <VL53L4CD_CheckForDataReady+0x4a>
	}
	else
	{
		int_pol = (uint8_t)1;
 8008fca:	2301      	movs	r3, #1
 8008fcc:	73fb      	strb	r3, [r7, #15]
	}

	status |= VL53L4CD_RdByte(dev, VL53L4CD_GPIO__TIO_HV_STATUS, &temp);
 8008fce:	f107 020d 	add.w	r2, r7, #13
 8008fd2:	88fb      	ldrh	r3, [r7, #6]
 8008fd4:	2131      	movs	r1, #49	; 0x31
 8008fd6:	4618      	mov	r0, r3
 8008fd8:	f7f9 f886 	bl	80020e8 <VL53L4CD_RdByte>
 8008fdc:	4603      	mov	r3, r0
 8008fde:	461a      	mov	r2, r3
 8008fe0:	7bbb      	ldrb	r3, [r7, #14]
 8008fe2:	4313      	orrs	r3, r2
 8008fe4:	73bb      	strb	r3, [r7, #14]

	if ((temp & (uint8_t)1) == int_pol)
 8008fe6:	7b7b      	ldrb	r3, [r7, #13]
 8008fe8:	f003 0201 	and.w	r2, r3, #1
 8008fec:	7bfb      	ldrb	r3, [r7, #15]
 8008fee:	429a      	cmp	r2, r3
 8008ff0:	d103      	bne.n	8008ffa <VL53L4CD_CheckForDataReady+0x76>
	{
		*p_is_data_ready = (uint8_t)1;
 8008ff2:	683b      	ldr	r3, [r7, #0]
 8008ff4:	2201      	movs	r2, #1
 8008ff6:	701a      	strb	r2, [r3, #0]
 8008ff8:	e002      	b.n	8009000 <VL53L4CD_CheckForDataReady+0x7c>
	}
	else
	{
		*p_is_data_ready = (uint8_t)0;
 8008ffa:	683b      	ldr	r3, [r7, #0]
 8008ffc:	2200      	movs	r2, #0
 8008ffe:	701a      	strb	r2, [r3, #0]
	}

	return status;
 8009000:	7bbb      	ldrb	r3, [r7, #14]
}
 8009002:	4618      	mov	r0, r3
 8009004:	3710      	adds	r7, #16
 8009006:	46bd      	mov	sp, r7
 8009008:	bd80      	pop	{r7, pc}
	...

0800900c <VL53L4CD_SetRangeTiming>:

VL53L4CD_Error VL53L4CD_SetRangeTiming(
		Dev_t dev,
		uint32_t timing_budget_ms,
		uint32_t inter_measurement_ms)
{
 800900c:	b580      	push	{r7, lr}
 800900e:	b08c      	sub	sp, #48	; 0x30
 8009010:	af00      	add	r7, sp, #0
 8009012:	4603      	mov	r3, r0
 8009014:	60b9      	str	r1, [r7, #8]
 8009016:	607a      	str	r2, [r7, #4]
 8009018:	81fb      	strh	r3, [r7, #14]
	VL53L4CD_Error status = VL53L4CD_ERROR_NONE;
 800901a:	2300      	movs	r3, #0
 800901c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint16_t clock_pll, osc_frequency, ms_byte;
	uint32_t macro_period_us = 0, timing_budget_us = 0, ls_byte, tmp;
 8009020:	2300      	movs	r3, #0
 8009022:	62bb      	str	r3, [r7, #40]	; 0x28
 8009024:	2300      	movs	r3, #0
 8009026:	627b      	str	r3, [r7, #36]	; 0x24
	float_t inter_measurement_factor = (float_t)1.055;
 8009028:	4b86      	ldr	r3, [pc, #536]	; (8009244 <VL53L4CD_SetRangeTiming+0x238>)
 800902a:	61fb      	str	r3, [r7, #28]

	status |= VL53L4CD_RdWord(dev, 0x0006, &osc_frequency);
 800902c:	f107 0214 	add.w	r2, r7, #20
 8009030:	89fb      	ldrh	r3, [r7, #14]
 8009032:	2106      	movs	r1, #6
 8009034:	4618      	mov	r0, r3
 8009036:	f7f9 f81d 	bl	8002074 <VL53L4CD_RdWord>
 800903a:	4603      	mov	r3, r0
 800903c:	461a      	mov	r2, r3
 800903e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009042:	4313      	orrs	r3, r2
 8009044:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if(osc_frequency != (uint16_t)0)
 8009048:	8abb      	ldrh	r3, [r7, #20]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d012      	beq.n	8009074 <VL53L4CD_SetRangeTiming+0x68>
	{
		timing_budget_us = timing_budget_ms*(uint32_t)1000;
 800904e:	68bb      	ldr	r3, [r7, #8]
 8009050:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009054:	fb02 f303 	mul.w	r3, r2, r3
 8009058:	627b      	str	r3, [r7, #36]	; 0x24
		macro_period_us = (uint32_t)((uint32_t)2304 *
		((uint32_t)0x40000000 / (uint32_t)osc_frequency)) >> 6;
 800905a:	8abb      	ldrh	r3, [r7, #20]
 800905c:	461a      	mov	r2, r3
 800905e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009062:	fbb3 f2f2 	udiv	r2, r3, r2
		macro_period_us = (uint32_t)((uint32_t)2304 *
 8009066:	4613      	mov	r3, r2
 8009068:	00db      	lsls	r3, r3, #3
 800906a:	4413      	add	r3, r2
 800906c:	021b      	lsls	r3, r3, #8
 800906e:	099b      	lsrs	r3, r3, #6
 8009070:	62bb      	str	r3, [r7, #40]	; 0x28
 8009072:	e005      	b.n	8009080 <VL53L4CD_SetRangeTiming+0x74>
	}
	else
	{
		status |= (uint8_t)VL53L4CD_ERROR_INVALID_ARGUMENT;
 8009074:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009078:	f063 0301 	orn	r3, r3, #1
 800907c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	}

	/* Timing budget check validity */
	if ((timing_budget_ms < (uint32_t)10) 
 8009080:	68bb      	ldr	r3, [r7, #8]
 8009082:	2b09      	cmp	r3, #9
 8009084:	d906      	bls.n	8009094 <VL53L4CD_SetRangeTiming+0x88>
			|| (timing_budget_ms > (uint32_t)200) || (status != (uint8_t)0))
 8009086:	68bb      	ldr	r3, [r7, #8]
 8009088:	2bc8      	cmp	r3, #200	; 0xc8
 800908a:	d803      	bhi.n	8009094 <VL53L4CD_SetRangeTiming+0x88>
 800908c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009090:	2b00      	cmp	r3, #0
 8009092:	d006      	beq.n	80090a2 <VL53L4CD_SetRangeTiming+0x96>
	{
		status |= VL53L4CD_ERROR_INVALID_ARGUMENT;
 8009094:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009098:	f063 0301 	orn	r3, r3, #1
 800909c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80090a0:	e05e      	b.n	8009160 <VL53L4CD_SetRangeTiming+0x154>
	}
	/* Sensor runs in continuous mode */
	else if(inter_measurement_ms == (uint32_t)0)
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d111      	bne.n	80090cc <VL53L4CD_SetRangeTiming+0xc0>
	{
		status |= VL53L4CD_WrDWord(dev,VL53L4CD_INTERMEASUREMENT_MS, 0);
 80090a8:	89fb      	ldrh	r3, [r7, #14]
 80090aa:	2200      	movs	r2, #0
 80090ac:	216c      	movs	r1, #108	; 0x6c
 80090ae:	4618      	mov	r0, r3
 80090b0:	f7f9 f8a2 	bl	80021f8 <VL53L4CD_WrDWord>
 80090b4:	4603      	mov	r3, r0
 80090b6:	461a      	mov	r2, r3
 80090b8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80090bc:	4313      	orrs	r3, r2
 80090be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		timing_budget_us -= (uint32_t)2500;
 80090c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090c4:	f6a3 13c4 	subw	r3, r3, #2500	; 0x9c4
 80090c8:	627b      	str	r3, [r7, #36]	; 0x24
 80090ca:	e049      	b.n	8009160 <VL53L4CD_SetRangeTiming+0x154>
	}
	/* Sensor runs in autonomous low power mode */
	else if(inter_measurement_ms > timing_budget_ms)
 80090cc:	687a      	ldr	r2, [r7, #4]
 80090ce:	68bb      	ldr	r3, [r7, #8]
 80090d0:	429a      	cmp	r2, r3
 80090d2:	d93f      	bls.n	8009154 <VL53L4CD_SetRangeTiming+0x148>
	{
		status |= VL53L4CD_RdWord(dev,
 80090d4:	f107 0216 	add.w	r2, r7, #22
 80090d8:	89fb      	ldrh	r3, [r7, #14]
 80090da:	21de      	movs	r1, #222	; 0xde
 80090dc:	4618      	mov	r0, r3
 80090de:	f7f8 ffc9 	bl	8002074 <VL53L4CD_RdWord>
 80090e2:	4603      	mov	r3, r0
 80090e4:	461a      	mov	r2, r3
 80090e6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80090ea:	4313      	orrs	r3, r2
 80090ec:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L4CD_RESULT__OSC_CALIBRATE_VAL, &clock_pll);
		clock_pll = clock_pll & (uint16_t)0x3FF;
 80090f0:	8afb      	ldrh	r3, [r7, #22]
 80090f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80090f6:	b29b      	uxth	r3, r3
 80090f8:	82fb      	strh	r3, [r7, #22]
				inter_measurement_factor = inter_measurement_factor
				  * (float_t)inter_measurement_ms
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	ee07 3a90 	vmov	s15, r3
 8009100:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009104:	edd7 7a07 	vldr	s15, [r7, #28]
 8009108:	ee27 7a27 	vmul.f32	s14, s14, s15
				  * (float_t)clock_pll;
 800910c:	8afb      	ldrh	r3, [r7, #22]
 800910e:	ee07 3a90 	vmov	s15, r3
 8009112:	eef8 7a67 	vcvt.f32.u32	s15, s15
				inter_measurement_factor = inter_measurement_factor
 8009116:	ee67 7a27 	vmul.f32	s15, s14, s15
 800911a:	edc7 7a07 	vstr	s15, [r7, #28]
		status |= VL53L4CD_WrDWord(dev, VL53L4CD_INTERMEASUREMENT_MS,
 800911e:	edd7 7a07 	vldr	s15, [r7, #28]
 8009122:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009126:	89fb      	ldrh	r3, [r7, #14]
 8009128:	ee17 2a90 	vmov	r2, s15
 800912c:	216c      	movs	r1, #108	; 0x6c
 800912e:	4618      	mov	r0, r3
 8009130:	f7f9 f862 	bl	80021f8 <VL53L4CD_WrDWord>
 8009134:	4603      	mov	r3, r0
 8009136:	461a      	mov	r2, r3
 8009138:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800913c:	4313      	orrs	r3, r2
 800913e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				(uint32_t)inter_measurement_factor);

		timing_budget_us -= (uint32_t)4300;
 8009142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009144:	f5a3 5386 	sub.w	r3, r3, #4288	; 0x10c0
 8009148:	3b0c      	subs	r3, #12
 800914a:	627b      	str	r3, [r7, #36]	; 0x24
		timing_budget_us /= (uint32_t)2;
 800914c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800914e:	085b      	lsrs	r3, r3, #1
 8009150:	627b      	str	r3, [r7, #36]	; 0x24
 8009152:	e005      	b.n	8009160 <VL53L4CD_SetRangeTiming+0x154>

	}
	/* Invalid case */
	else
	{
		status |= (uint8_t)VL53L4CD_ERROR_INVALID_ARGUMENT;
 8009154:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009158:	f063 0301 	orn	r3, r3, #1
 800915c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	}

	if(status != (uint8_t)VL53L4CD_ERROR_INVALID_ARGUMENT)
 8009160:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009164:	2bfe      	cmp	r3, #254	; 0xfe
 8009166:	d067      	beq.n	8009238 <VL53L4CD_SetRangeTiming+0x22c>
	{
				ms_byte = 0;
 8009168:	2300      	movs	r3, #0
 800916a:	85bb      	strh	r3, [r7, #44]	; 0x2c
				timing_budget_us = timing_budget_us << 12;
 800916c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800916e:	031b      	lsls	r3, r3, #12
 8009170:	627b      	str	r3, [r7, #36]	; 0x24
				tmp = macro_period_us*(uint32_t)16;
 8009172:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009174:	011b      	lsls	r3, r3, #4
 8009176:	61bb      	str	r3, [r7, #24]
				ls_byte = ((timing_budget_us + ((tmp >> 6)>>1)) /(tmp>> 6))
 8009178:	69bb      	ldr	r3, [r7, #24]
 800917a:	09da      	lsrs	r2, r3, #7
 800917c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800917e:	441a      	add	r2, r3
 8009180:	69bb      	ldr	r3, [r7, #24]
 8009182:	099b      	lsrs	r3, r3, #6
 8009184:	fbb2 f3f3 	udiv	r3, r2, r3
 8009188:	3b01      	subs	r3, #1
 800918a:	623b      	str	r3, [r7, #32]
				  - (uint32_t)1;

				while ((ls_byte & 0xFFFFFF00U) > 0U) {
 800918c:	e005      	b.n	800919a <VL53L4CD_SetRangeTiming+0x18e>
						 ls_byte = ls_byte >> 1;
 800918e:	6a3b      	ldr	r3, [r7, #32]
 8009190:	085b      	lsrs	r3, r3, #1
 8009192:	623b      	str	r3, [r7, #32]
						 ms_byte++;
 8009194:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8009196:	3301      	adds	r3, #1
 8009198:	85bb      	strh	r3, [r7, #44]	; 0x2c
				while ((ls_byte & 0xFFFFFF00U) > 0U) {
 800919a:	6a3b      	ldr	r3, [r7, #32]
 800919c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d1f4      	bne.n	800918e <VL53L4CD_SetRangeTiming+0x182>
				}
				ms_byte = (uint16_t)(ms_byte << 8)
 80091a4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80091a6:	021b      	lsls	r3, r3, #8
 80091a8:	b29a      	uxth	r2, r3
			+ (uint16_t) (ls_byte & (uint32_t)0xFF);
 80091aa:	6a3b      	ldr	r3, [r7, #32]
 80091ac:	b29b      	uxth	r3, r3
 80091ae:	b2db      	uxtb	r3, r3
 80091b0:	b29b      	uxth	r3, r3
				ms_byte = (uint16_t)(ms_byte << 8)
 80091b2:	4413      	add	r3, r2
 80091b4:	85bb      	strh	r3, [r7, #44]	; 0x2c
				status |= VL53L4CD_WrWord(dev, VL53L4CD_RANGE_CONFIG_A,ms_byte);
 80091b6:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80091b8:	89fb      	ldrh	r3, [r7, #14]
 80091ba:	215e      	movs	r1, #94	; 0x5e
 80091bc:	4618      	mov	r0, r3
 80091be:	f7f8 ffed 	bl	800219c <VL53L4CD_WrWord>
 80091c2:	4603      	mov	r3, r0
 80091c4:	461a      	mov	r2, r3
 80091c6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80091ca:	4313      	orrs	r3, r2
 80091cc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

				ms_byte = 0;
 80091d0:	2300      	movs	r3, #0
 80091d2:	85bb      	strh	r3, [r7, #44]	; 0x2c
				tmp = macro_period_us*(uint32_t)12;
 80091d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80091d6:	4613      	mov	r3, r2
 80091d8:	005b      	lsls	r3, r3, #1
 80091da:	4413      	add	r3, r2
 80091dc:	009b      	lsls	r3, r3, #2
 80091de:	61bb      	str	r3, [r7, #24]
				ls_byte = ((timing_budget_us + ((tmp >> 6)>>1)) /(tmp>> 6))
 80091e0:	69bb      	ldr	r3, [r7, #24]
 80091e2:	09da      	lsrs	r2, r3, #7
 80091e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091e6:	441a      	add	r2, r3
 80091e8:	69bb      	ldr	r3, [r7, #24]
 80091ea:	099b      	lsrs	r3, r3, #6
 80091ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80091f0:	3b01      	subs	r3, #1
 80091f2:	623b      	str	r3, [r7, #32]
				  - (uint32_t)1;

				while ((ls_byte & 0xFFFFFF00U) > 0U) {
 80091f4:	e005      	b.n	8009202 <VL53L4CD_SetRangeTiming+0x1f6>
						 ls_byte = ls_byte >> 1;
 80091f6:	6a3b      	ldr	r3, [r7, #32]
 80091f8:	085b      	lsrs	r3, r3, #1
 80091fa:	623b      	str	r3, [r7, #32]
						 ms_byte++;
 80091fc:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80091fe:	3301      	adds	r3, #1
 8009200:	85bb      	strh	r3, [r7, #44]	; 0x2c
				while ((ls_byte & 0xFFFFFF00U) > 0U) {
 8009202:	6a3b      	ldr	r3, [r7, #32]
 8009204:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8009208:	2b00      	cmp	r3, #0
 800920a:	d1f4      	bne.n	80091f6 <VL53L4CD_SetRangeTiming+0x1ea>
				}
				ms_byte = (uint16_t)(ms_byte << 8)
 800920c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800920e:	021b      	lsls	r3, r3, #8
 8009210:	b29a      	uxth	r2, r3
			+ (uint16_t) (ls_byte & (uint32_t)0xFF);
 8009212:	6a3b      	ldr	r3, [r7, #32]
 8009214:	b29b      	uxth	r3, r3
 8009216:	b2db      	uxtb	r3, r3
 8009218:	b29b      	uxth	r3, r3
				ms_byte = (uint16_t)(ms_byte << 8)
 800921a:	4413      	add	r3, r2
 800921c:	85bb      	strh	r3, [r7, #44]	; 0x2c
				status |= VL53L4CD_WrWord(dev, VL53L4CD_RANGE_CONFIG_B,ms_byte);
 800921e:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8009220:	89fb      	ldrh	r3, [r7, #14]
 8009222:	2161      	movs	r1, #97	; 0x61
 8009224:	4618      	mov	r0, r3
 8009226:	f7f8 ffb9 	bl	800219c <VL53L4CD_WrWord>
 800922a:	4603      	mov	r3, r0
 800922c:	461a      	mov	r2, r3
 800922e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009232:	4313      	orrs	r3, r2
 8009234:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	}

	return status;
 8009238:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800923c:	4618      	mov	r0, r3
 800923e:	3730      	adds	r7, #48	; 0x30
 8009240:	46bd      	mov	sp, r7
 8009242:	bd80      	pop	{r7, pc}
 8009244:	3f870a3d 	.word	0x3f870a3d

08009248 <VL53L4CD_GetResult>:
}

VL53L4CD_Error VL53L4CD_GetResult(
		Dev_t dev,
		VL53L4CD_ResultsData_t *p_result)
{
 8009248:	b5b0      	push	{r4, r5, r7, lr}
 800924a:	b08a      	sub	sp, #40	; 0x28
 800924c:	af00      	add	r7, sp, #0
 800924e:	4603      	mov	r3, r0
 8009250:	6039      	str	r1, [r7, #0]
 8009252:	80fb      	strh	r3, [r7, #6]
	VL53L4CD_Error status = VL53L4CD_ERROR_NONE;
 8009254:	2300      	movs	r3, #0
 8009256:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t temp_16;
	uint8_t temp_8;
	uint8_t status_rtn[24] = { 255, 255, 255, 5, 2, 4, 1, 7, 3,
 800925a:	4b52      	ldr	r3, [pc, #328]	; (80093a4 <VL53L4CD_GetResult+0x15c>)
 800925c:	f107 0408 	add.w	r4, r7, #8
 8009260:	461d      	mov	r5, r3
 8009262:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009264:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009266:	e895 0003 	ldmia.w	r5, {r0, r1}
 800926a:	e884 0003 	stmia.w	r4, {r0, r1}
			0, 255, 255, 9, 13, 255, 255, 255, 255, 10, 6,
			255, 255, 11, 12 };

	status |= VL53L4CD_RdByte(dev, VL53L4CD_RESULT__RANGE_STATUS,
 800926e:	f107 0223 	add.w	r2, r7, #35	; 0x23
 8009272:	88fb      	ldrh	r3, [r7, #6]
 8009274:	2189      	movs	r1, #137	; 0x89
 8009276:	4618      	mov	r0, r3
 8009278:	f7f8 ff36 	bl	80020e8 <VL53L4CD_RdByte>
 800927c:	4603      	mov	r3, r0
 800927e:	461a      	mov	r2, r3
 8009280:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009284:	4313      	orrs	r3, r2
 8009286:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		&temp_8);
	temp_8 = temp_8 & (uint8_t)0x1F;
 800928a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800928e:	f003 031f 	and.w	r3, r3, #31
 8009292:	b2db      	uxtb	r3, r3
 8009294:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	if (temp_8 < (uint8_t)24)
 8009298:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800929c:	2b17      	cmp	r3, #23
 800929e:	d807      	bhi.n	80092b0 <VL53L4CD_GetResult+0x68>
	{
		temp_8 = status_rtn[temp_8];
 80092a0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80092a4:	3328      	adds	r3, #40	; 0x28
 80092a6:	443b      	add	r3, r7
 80092a8:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80092ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	}
	p_result->range_status = temp_8;
 80092b0:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80092b4:	683b      	ldr	r3, [r7, #0]
 80092b6:	701a      	strb	r2, [r3, #0]

	status |= VL53L4CD_RdWord(dev, VL53L4CD_RESULT__SPAD_NB,
 80092b8:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80092bc:	88fb      	ldrh	r3, [r7, #6]
 80092be:	218c      	movs	r1, #140	; 0x8c
 80092c0:	4618      	mov	r0, r3
 80092c2:	f7f8 fed7 	bl	8002074 <VL53L4CD_RdWord>
 80092c6:	4603      	mov	r3, r0
 80092c8:	461a      	mov	r2, r3
 80092ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80092ce:	4313      	orrs	r3, r2
 80092d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		&temp_16);
	p_result->number_of_spad = temp_16 / (uint16_t) 256;
 80092d4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80092d6:	0a1b      	lsrs	r3, r3, #8
 80092d8:	b29a      	uxth	r2, r3
 80092da:	683b      	ldr	r3, [r7, #0]
 80092dc:	819a      	strh	r2, [r3, #12]

	status |= VL53L4CD_RdWord(dev, VL53L4CD_RESULT__SIGNAL_RATE,
 80092de:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80092e2:	88fb      	ldrh	r3, [r7, #6]
 80092e4:	218e      	movs	r1, #142	; 0x8e
 80092e6:	4618      	mov	r0, r3
 80092e8:	f7f8 fec4 	bl	8002074 <VL53L4CD_RdWord>
 80092ec:	4603      	mov	r3, r0
 80092ee:	461a      	mov	r2, r3
 80092f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80092f4:	4313      	orrs	r3, r2
 80092f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		&temp_16);
	p_result->signal_rate_kcps = temp_16 * (uint16_t) 8;
 80092fa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80092fc:	00db      	lsls	r3, r3, #3
 80092fe:	b29a      	uxth	r2, r3
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	811a      	strh	r2, [r3, #8]

	status |= VL53L4CD_RdWord(dev, VL53L4CD_RESULT__AMBIENT_RATE,
 8009304:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8009308:	88fb      	ldrh	r3, [r7, #6]
 800930a:	2190      	movs	r1, #144	; 0x90
 800930c:	4618      	mov	r0, r3
 800930e:	f7f8 feb1 	bl	8002074 <VL53L4CD_RdWord>
 8009312:	4603      	mov	r3, r0
 8009314:	461a      	mov	r2, r3
 8009316:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800931a:	4313      	orrs	r3, r2
 800931c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		&temp_16);
	p_result->ambient_rate_kcps = temp_16 * (uint16_t) 8;
 8009320:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009322:	00db      	lsls	r3, r3, #3
 8009324:	b29a      	uxth	r2, r3
 8009326:	683b      	ldr	r3, [r7, #0]
 8009328:	809a      	strh	r2, [r3, #4]

	status |= VL53L4CD_RdWord(dev, VL53L4CD_RESULT__SIGMA,
 800932a:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800932e:	88fb      	ldrh	r3, [r7, #6]
 8009330:	2192      	movs	r1, #146	; 0x92
 8009332:	4618      	mov	r0, r3
 8009334:	f7f8 fe9e 	bl	8002074 <VL53L4CD_RdWord>
 8009338:	4603      	mov	r3, r0
 800933a:	461a      	mov	r2, r3
 800933c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009340:	4313      	orrs	r3, r2
 8009342:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		&temp_16);
	p_result->sigma_mm = temp_16 / (uint16_t) 4;
 8009346:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009348:	089b      	lsrs	r3, r3, #2
 800934a:	b29a      	uxth	r2, r3
 800934c:	683b      	ldr	r3, [r7, #0]
 800934e:	81da      	strh	r2, [r3, #14]

	status |= VL53L4CD_RdWord(dev, VL53L4CD_RESULT__DISTANCE,
 8009350:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8009354:	88fb      	ldrh	r3, [r7, #6]
 8009356:	2196      	movs	r1, #150	; 0x96
 8009358:	4618      	mov	r0, r3
 800935a:	f7f8 fe8b 	bl	8002074 <VL53L4CD_RdWord>
 800935e:	4603      	mov	r3, r0
 8009360:	461a      	mov	r2, r3
 8009362:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009366:	4313      	orrs	r3, r2
 8009368:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		&temp_16);
	p_result->distance_mm = temp_16;
 800936c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800936e:	683b      	ldr	r3, [r7, #0]
 8009370:	805a      	strh	r2, [r3, #2]

	p_result->signal_per_spad_kcps = p_result->signal_rate_kcps
 8009372:	683b      	ldr	r3, [r7, #0]
 8009374:	891a      	ldrh	r2, [r3, #8]
			/p_result->number_of_spad;
 8009376:	683b      	ldr	r3, [r7, #0]
 8009378:	899b      	ldrh	r3, [r3, #12]
	p_result->signal_per_spad_kcps = p_result->signal_rate_kcps
 800937a:	fbb2 f3f3 	udiv	r3, r2, r3
 800937e:	b29a      	uxth	r2, r3
 8009380:	683b      	ldr	r3, [r7, #0]
 8009382:	815a      	strh	r2, [r3, #10]
	p_result->ambient_per_spad_kcps = p_result->ambient_rate_kcps
 8009384:	683b      	ldr	r3, [r7, #0]
 8009386:	889a      	ldrh	r2, [r3, #4]
			/p_result->number_of_spad;
 8009388:	683b      	ldr	r3, [r7, #0]
 800938a:	899b      	ldrh	r3, [r3, #12]
	p_result->ambient_per_spad_kcps = p_result->ambient_rate_kcps
 800938c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009390:	b29a      	uxth	r2, r3
 8009392:	683b      	ldr	r3, [r7, #0]
 8009394:	80da      	strh	r2, [r3, #6]

	return status;
 8009396:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800939a:	4618      	mov	r0, r3
 800939c:	3728      	adds	r7, #40	; 0x28
 800939e:	46bd      	mov	sp, r7
 80093a0:	bdb0      	pop	{r4, r5, r7, pc}
 80093a2:	bf00      	nop
 80093a4:	0800c0a0 	.word	0x0800c0a0

080093a8 <VL53L4CD_SetOffset>:

VL53L4CD_Error VL53L4CD_SetOffset(
		Dev_t dev,
		int16_t OffsetValueInMm)
{
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b084      	sub	sp, #16
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	4603      	mov	r3, r0
 80093b0:	460a      	mov	r2, r1
 80093b2:	80fb      	strh	r3, [r7, #6]
 80093b4:	4613      	mov	r3, r2
 80093b6:	80bb      	strh	r3, [r7, #4]
	VL53L4CD_Error status = VL53L4CD_ERROR_NONE;
 80093b8:	2300      	movs	r3, #0
 80093ba:	73fb      	strb	r3, [r7, #15]
	uint16_t temp;

	temp = (uint16_t)((uint16_t)OffsetValueInMm*(uint16_t)4);
 80093bc:	88bb      	ldrh	r3, [r7, #4]
 80093be:	009b      	lsls	r3, r3, #2
 80093c0:	81bb      	strh	r3, [r7, #12]

	status |= VL53L4CD_WrWord(dev, VL53L4CD_RANGE_OFFSET_MM, temp);
 80093c2:	89ba      	ldrh	r2, [r7, #12]
 80093c4:	88fb      	ldrh	r3, [r7, #6]
 80093c6:	211e      	movs	r1, #30
 80093c8:	4618      	mov	r0, r3
 80093ca:	f7f8 fee7 	bl	800219c <VL53L4CD_WrWord>
 80093ce:	4603      	mov	r3, r0
 80093d0:	461a      	mov	r2, r3
 80093d2:	7bfb      	ldrb	r3, [r7, #15]
 80093d4:	4313      	orrs	r3, r2
 80093d6:	73fb      	strb	r3, [r7, #15]
	status |= VL53L4CD_WrWord(dev, VL53L4CD_INNER_OFFSET_MM, (uint8_t)0x0);
 80093d8:	88fb      	ldrh	r3, [r7, #6]
 80093da:	2200      	movs	r2, #0
 80093dc:	2120      	movs	r1, #32
 80093de:	4618      	mov	r0, r3
 80093e0:	f7f8 fedc 	bl	800219c <VL53L4CD_WrWord>
 80093e4:	4603      	mov	r3, r0
 80093e6:	461a      	mov	r2, r3
 80093e8:	7bfb      	ldrb	r3, [r7, #15]
 80093ea:	4313      	orrs	r3, r2
 80093ec:	73fb      	strb	r3, [r7, #15]
	status |= VL53L4CD_WrWord(dev, VL53L4CD_OUTER_OFFSET_MM, (uint8_t)0x0);
 80093ee:	88fb      	ldrh	r3, [r7, #6]
 80093f0:	2200      	movs	r2, #0
 80093f2:	2122      	movs	r1, #34	; 0x22
 80093f4:	4618      	mov	r0, r3
 80093f6:	f7f8 fed1 	bl	800219c <VL53L4CD_WrWord>
 80093fa:	4603      	mov	r3, r0
 80093fc:	461a      	mov	r2, r3
 80093fe:	7bfb      	ldrb	r3, [r7, #15]
 8009400:	4313      	orrs	r3, r2
 8009402:	73fb      	strb	r3, [r7, #15]
	return status;
 8009404:	7bfb      	ldrb	r3, [r7, #15]
}
 8009406:	4618      	mov	r0, r3
 8009408:	3710      	adds	r7, #16
 800940a:	46bd      	mov	sp, r7
 800940c:	bd80      	pop	{r7, pc}

0800940e <__cvt>:
 800940e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009412:	ec55 4b10 	vmov	r4, r5, d0
 8009416:	2d00      	cmp	r5, #0
 8009418:	460e      	mov	r6, r1
 800941a:	4619      	mov	r1, r3
 800941c:	462b      	mov	r3, r5
 800941e:	bfbb      	ittet	lt
 8009420:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009424:	461d      	movlt	r5, r3
 8009426:	2300      	movge	r3, #0
 8009428:	232d      	movlt	r3, #45	; 0x2d
 800942a:	700b      	strb	r3, [r1, #0]
 800942c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800942e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009432:	4691      	mov	r9, r2
 8009434:	f023 0820 	bic.w	r8, r3, #32
 8009438:	bfbc      	itt	lt
 800943a:	4622      	movlt	r2, r4
 800943c:	4614      	movlt	r4, r2
 800943e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009442:	d005      	beq.n	8009450 <__cvt+0x42>
 8009444:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009448:	d100      	bne.n	800944c <__cvt+0x3e>
 800944a:	3601      	adds	r6, #1
 800944c:	2102      	movs	r1, #2
 800944e:	e000      	b.n	8009452 <__cvt+0x44>
 8009450:	2103      	movs	r1, #3
 8009452:	ab03      	add	r3, sp, #12
 8009454:	9301      	str	r3, [sp, #4]
 8009456:	ab02      	add	r3, sp, #8
 8009458:	9300      	str	r3, [sp, #0]
 800945a:	ec45 4b10 	vmov	d0, r4, r5
 800945e:	4653      	mov	r3, sl
 8009460:	4632      	mov	r2, r6
 8009462:	f000 ff55 	bl	800a310 <_dtoa_r>
 8009466:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800946a:	4607      	mov	r7, r0
 800946c:	d102      	bne.n	8009474 <__cvt+0x66>
 800946e:	f019 0f01 	tst.w	r9, #1
 8009472:	d022      	beq.n	80094ba <__cvt+0xac>
 8009474:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009478:	eb07 0906 	add.w	r9, r7, r6
 800947c:	d110      	bne.n	80094a0 <__cvt+0x92>
 800947e:	783b      	ldrb	r3, [r7, #0]
 8009480:	2b30      	cmp	r3, #48	; 0x30
 8009482:	d10a      	bne.n	800949a <__cvt+0x8c>
 8009484:	2200      	movs	r2, #0
 8009486:	2300      	movs	r3, #0
 8009488:	4620      	mov	r0, r4
 800948a:	4629      	mov	r1, r5
 800948c:	f7f7 fb1c 	bl	8000ac8 <__aeabi_dcmpeq>
 8009490:	b918      	cbnz	r0, 800949a <__cvt+0x8c>
 8009492:	f1c6 0601 	rsb	r6, r6, #1
 8009496:	f8ca 6000 	str.w	r6, [sl]
 800949a:	f8da 3000 	ldr.w	r3, [sl]
 800949e:	4499      	add	r9, r3
 80094a0:	2200      	movs	r2, #0
 80094a2:	2300      	movs	r3, #0
 80094a4:	4620      	mov	r0, r4
 80094a6:	4629      	mov	r1, r5
 80094a8:	f7f7 fb0e 	bl	8000ac8 <__aeabi_dcmpeq>
 80094ac:	b108      	cbz	r0, 80094b2 <__cvt+0xa4>
 80094ae:	f8cd 900c 	str.w	r9, [sp, #12]
 80094b2:	2230      	movs	r2, #48	; 0x30
 80094b4:	9b03      	ldr	r3, [sp, #12]
 80094b6:	454b      	cmp	r3, r9
 80094b8:	d307      	bcc.n	80094ca <__cvt+0xbc>
 80094ba:	9b03      	ldr	r3, [sp, #12]
 80094bc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80094be:	1bdb      	subs	r3, r3, r7
 80094c0:	4638      	mov	r0, r7
 80094c2:	6013      	str	r3, [r2, #0]
 80094c4:	b004      	add	sp, #16
 80094c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094ca:	1c59      	adds	r1, r3, #1
 80094cc:	9103      	str	r1, [sp, #12]
 80094ce:	701a      	strb	r2, [r3, #0]
 80094d0:	e7f0      	b.n	80094b4 <__cvt+0xa6>

080094d2 <__exponent>:
 80094d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80094d4:	4603      	mov	r3, r0
 80094d6:	2900      	cmp	r1, #0
 80094d8:	bfb8      	it	lt
 80094da:	4249      	neglt	r1, r1
 80094dc:	f803 2b02 	strb.w	r2, [r3], #2
 80094e0:	bfb4      	ite	lt
 80094e2:	222d      	movlt	r2, #45	; 0x2d
 80094e4:	222b      	movge	r2, #43	; 0x2b
 80094e6:	2909      	cmp	r1, #9
 80094e8:	7042      	strb	r2, [r0, #1]
 80094ea:	dd2a      	ble.n	8009542 <__exponent+0x70>
 80094ec:	f10d 0207 	add.w	r2, sp, #7
 80094f0:	4617      	mov	r7, r2
 80094f2:	260a      	movs	r6, #10
 80094f4:	4694      	mov	ip, r2
 80094f6:	fb91 f5f6 	sdiv	r5, r1, r6
 80094fa:	fb06 1415 	mls	r4, r6, r5, r1
 80094fe:	3430      	adds	r4, #48	; 0x30
 8009500:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8009504:	460c      	mov	r4, r1
 8009506:	2c63      	cmp	r4, #99	; 0x63
 8009508:	f102 32ff 	add.w	r2, r2, #4294967295
 800950c:	4629      	mov	r1, r5
 800950e:	dcf1      	bgt.n	80094f4 <__exponent+0x22>
 8009510:	3130      	adds	r1, #48	; 0x30
 8009512:	f1ac 0402 	sub.w	r4, ip, #2
 8009516:	f802 1c01 	strb.w	r1, [r2, #-1]
 800951a:	1c41      	adds	r1, r0, #1
 800951c:	4622      	mov	r2, r4
 800951e:	42ba      	cmp	r2, r7
 8009520:	d30a      	bcc.n	8009538 <__exponent+0x66>
 8009522:	f10d 0209 	add.w	r2, sp, #9
 8009526:	eba2 020c 	sub.w	r2, r2, ip
 800952a:	42bc      	cmp	r4, r7
 800952c:	bf88      	it	hi
 800952e:	2200      	movhi	r2, #0
 8009530:	4413      	add	r3, r2
 8009532:	1a18      	subs	r0, r3, r0
 8009534:	b003      	add	sp, #12
 8009536:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009538:	f812 5b01 	ldrb.w	r5, [r2], #1
 800953c:	f801 5f01 	strb.w	r5, [r1, #1]!
 8009540:	e7ed      	b.n	800951e <__exponent+0x4c>
 8009542:	2330      	movs	r3, #48	; 0x30
 8009544:	3130      	adds	r1, #48	; 0x30
 8009546:	7083      	strb	r3, [r0, #2]
 8009548:	70c1      	strb	r1, [r0, #3]
 800954a:	1d03      	adds	r3, r0, #4
 800954c:	e7f1      	b.n	8009532 <__exponent+0x60>
	...

08009550 <_printf_float>:
 8009550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009554:	ed2d 8b02 	vpush	{d8}
 8009558:	b08d      	sub	sp, #52	; 0x34
 800955a:	460c      	mov	r4, r1
 800955c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009560:	4616      	mov	r6, r2
 8009562:	461f      	mov	r7, r3
 8009564:	4605      	mov	r5, r0
 8009566:	f000 fdd1 	bl	800a10c <_localeconv_r>
 800956a:	f8d0 a000 	ldr.w	sl, [r0]
 800956e:	4650      	mov	r0, sl
 8009570:	f7f6 fe7e 	bl	8000270 <strlen>
 8009574:	2300      	movs	r3, #0
 8009576:	930a      	str	r3, [sp, #40]	; 0x28
 8009578:	6823      	ldr	r3, [r4, #0]
 800957a:	9305      	str	r3, [sp, #20]
 800957c:	f8d8 3000 	ldr.w	r3, [r8]
 8009580:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009584:	3307      	adds	r3, #7
 8009586:	f023 0307 	bic.w	r3, r3, #7
 800958a:	f103 0208 	add.w	r2, r3, #8
 800958e:	f8c8 2000 	str.w	r2, [r8]
 8009592:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009596:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800959a:	9307      	str	r3, [sp, #28]
 800959c:	f8cd 8018 	str.w	r8, [sp, #24]
 80095a0:	ee08 0a10 	vmov	s16, r0
 80095a4:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80095a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80095ac:	4b9e      	ldr	r3, [pc, #632]	; (8009828 <_printf_float+0x2d8>)
 80095ae:	f04f 32ff 	mov.w	r2, #4294967295
 80095b2:	f7f7 fabb 	bl	8000b2c <__aeabi_dcmpun>
 80095b6:	bb88      	cbnz	r0, 800961c <_printf_float+0xcc>
 80095b8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80095bc:	4b9a      	ldr	r3, [pc, #616]	; (8009828 <_printf_float+0x2d8>)
 80095be:	f04f 32ff 	mov.w	r2, #4294967295
 80095c2:	f7f7 fa95 	bl	8000af0 <__aeabi_dcmple>
 80095c6:	bb48      	cbnz	r0, 800961c <_printf_float+0xcc>
 80095c8:	2200      	movs	r2, #0
 80095ca:	2300      	movs	r3, #0
 80095cc:	4640      	mov	r0, r8
 80095ce:	4649      	mov	r1, r9
 80095d0:	f7f7 fa84 	bl	8000adc <__aeabi_dcmplt>
 80095d4:	b110      	cbz	r0, 80095dc <_printf_float+0x8c>
 80095d6:	232d      	movs	r3, #45	; 0x2d
 80095d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80095dc:	4a93      	ldr	r2, [pc, #588]	; (800982c <_printf_float+0x2dc>)
 80095de:	4b94      	ldr	r3, [pc, #592]	; (8009830 <_printf_float+0x2e0>)
 80095e0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80095e4:	bf94      	ite	ls
 80095e6:	4690      	movls	r8, r2
 80095e8:	4698      	movhi	r8, r3
 80095ea:	2303      	movs	r3, #3
 80095ec:	6123      	str	r3, [r4, #16]
 80095ee:	9b05      	ldr	r3, [sp, #20]
 80095f0:	f023 0304 	bic.w	r3, r3, #4
 80095f4:	6023      	str	r3, [r4, #0]
 80095f6:	f04f 0900 	mov.w	r9, #0
 80095fa:	9700      	str	r7, [sp, #0]
 80095fc:	4633      	mov	r3, r6
 80095fe:	aa0b      	add	r2, sp, #44	; 0x2c
 8009600:	4621      	mov	r1, r4
 8009602:	4628      	mov	r0, r5
 8009604:	f000 f9da 	bl	80099bc <_printf_common>
 8009608:	3001      	adds	r0, #1
 800960a:	f040 8090 	bne.w	800972e <_printf_float+0x1de>
 800960e:	f04f 30ff 	mov.w	r0, #4294967295
 8009612:	b00d      	add	sp, #52	; 0x34
 8009614:	ecbd 8b02 	vpop	{d8}
 8009618:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800961c:	4642      	mov	r2, r8
 800961e:	464b      	mov	r3, r9
 8009620:	4640      	mov	r0, r8
 8009622:	4649      	mov	r1, r9
 8009624:	f7f7 fa82 	bl	8000b2c <__aeabi_dcmpun>
 8009628:	b140      	cbz	r0, 800963c <_printf_float+0xec>
 800962a:	464b      	mov	r3, r9
 800962c:	2b00      	cmp	r3, #0
 800962e:	bfbc      	itt	lt
 8009630:	232d      	movlt	r3, #45	; 0x2d
 8009632:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009636:	4a7f      	ldr	r2, [pc, #508]	; (8009834 <_printf_float+0x2e4>)
 8009638:	4b7f      	ldr	r3, [pc, #508]	; (8009838 <_printf_float+0x2e8>)
 800963a:	e7d1      	b.n	80095e0 <_printf_float+0x90>
 800963c:	6863      	ldr	r3, [r4, #4]
 800963e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009642:	9206      	str	r2, [sp, #24]
 8009644:	1c5a      	adds	r2, r3, #1
 8009646:	d13f      	bne.n	80096c8 <_printf_float+0x178>
 8009648:	2306      	movs	r3, #6
 800964a:	6063      	str	r3, [r4, #4]
 800964c:	9b05      	ldr	r3, [sp, #20]
 800964e:	6861      	ldr	r1, [r4, #4]
 8009650:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009654:	2300      	movs	r3, #0
 8009656:	9303      	str	r3, [sp, #12]
 8009658:	ab0a      	add	r3, sp, #40	; 0x28
 800965a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800965e:	ab09      	add	r3, sp, #36	; 0x24
 8009660:	ec49 8b10 	vmov	d0, r8, r9
 8009664:	9300      	str	r3, [sp, #0]
 8009666:	6022      	str	r2, [r4, #0]
 8009668:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800966c:	4628      	mov	r0, r5
 800966e:	f7ff fece 	bl	800940e <__cvt>
 8009672:	9b06      	ldr	r3, [sp, #24]
 8009674:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009676:	2b47      	cmp	r3, #71	; 0x47
 8009678:	4680      	mov	r8, r0
 800967a:	d108      	bne.n	800968e <_printf_float+0x13e>
 800967c:	1cc8      	adds	r0, r1, #3
 800967e:	db02      	blt.n	8009686 <_printf_float+0x136>
 8009680:	6863      	ldr	r3, [r4, #4]
 8009682:	4299      	cmp	r1, r3
 8009684:	dd41      	ble.n	800970a <_printf_float+0x1ba>
 8009686:	f1ab 0302 	sub.w	r3, fp, #2
 800968a:	fa5f fb83 	uxtb.w	fp, r3
 800968e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009692:	d820      	bhi.n	80096d6 <_printf_float+0x186>
 8009694:	3901      	subs	r1, #1
 8009696:	465a      	mov	r2, fp
 8009698:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800969c:	9109      	str	r1, [sp, #36]	; 0x24
 800969e:	f7ff ff18 	bl	80094d2 <__exponent>
 80096a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80096a4:	1813      	adds	r3, r2, r0
 80096a6:	2a01      	cmp	r2, #1
 80096a8:	4681      	mov	r9, r0
 80096aa:	6123      	str	r3, [r4, #16]
 80096ac:	dc02      	bgt.n	80096b4 <_printf_float+0x164>
 80096ae:	6822      	ldr	r2, [r4, #0]
 80096b0:	07d2      	lsls	r2, r2, #31
 80096b2:	d501      	bpl.n	80096b8 <_printf_float+0x168>
 80096b4:	3301      	adds	r3, #1
 80096b6:	6123      	str	r3, [r4, #16]
 80096b8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d09c      	beq.n	80095fa <_printf_float+0xaa>
 80096c0:	232d      	movs	r3, #45	; 0x2d
 80096c2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80096c6:	e798      	b.n	80095fa <_printf_float+0xaa>
 80096c8:	9a06      	ldr	r2, [sp, #24]
 80096ca:	2a47      	cmp	r2, #71	; 0x47
 80096cc:	d1be      	bne.n	800964c <_printf_float+0xfc>
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d1bc      	bne.n	800964c <_printf_float+0xfc>
 80096d2:	2301      	movs	r3, #1
 80096d4:	e7b9      	b.n	800964a <_printf_float+0xfa>
 80096d6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80096da:	d118      	bne.n	800970e <_printf_float+0x1be>
 80096dc:	2900      	cmp	r1, #0
 80096de:	6863      	ldr	r3, [r4, #4]
 80096e0:	dd0b      	ble.n	80096fa <_printf_float+0x1aa>
 80096e2:	6121      	str	r1, [r4, #16]
 80096e4:	b913      	cbnz	r3, 80096ec <_printf_float+0x19c>
 80096e6:	6822      	ldr	r2, [r4, #0]
 80096e8:	07d0      	lsls	r0, r2, #31
 80096ea:	d502      	bpl.n	80096f2 <_printf_float+0x1a2>
 80096ec:	3301      	adds	r3, #1
 80096ee:	440b      	add	r3, r1
 80096f0:	6123      	str	r3, [r4, #16]
 80096f2:	65a1      	str	r1, [r4, #88]	; 0x58
 80096f4:	f04f 0900 	mov.w	r9, #0
 80096f8:	e7de      	b.n	80096b8 <_printf_float+0x168>
 80096fa:	b913      	cbnz	r3, 8009702 <_printf_float+0x1b2>
 80096fc:	6822      	ldr	r2, [r4, #0]
 80096fe:	07d2      	lsls	r2, r2, #31
 8009700:	d501      	bpl.n	8009706 <_printf_float+0x1b6>
 8009702:	3302      	adds	r3, #2
 8009704:	e7f4      	b.n	80096f0 <_printf_float+0x1a0>
 8009706:	2301      	movs	r3, #1
 8009708:	e7f2      	b.n	80096f0 <_printf_float+0x1a0>
 800970a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800970e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009710:	4299      	cmp	r1, r3
 8009712:	db05      	blt.n	8009720 <_printf_float+0x1d0>
 8009714:	6823      	ldr	r3, [r4, #0]
 8009716:	6121      	str	r1, [r4, #16]
 8009718:	07d8      	lsls	r0, r3, #31
 800971a:	d5ea      	bpl.n	80096f2 <_printf_float+0x1a2>
 800971c:	1c4b      	adds	r3, r1, #1
 800971e:	e7e7      	b.n	80096f0 <_printf_float+0x1a0>
 8009720:	2900      	cmp	r1, #0
 8009722:	bfd4      	ite	le
 8009724:	f1c1 0202 	rsble	r2, r1, #2
 8009728:	2201      	movgt	r2, #1
 800972a:	4413      	add	r3, r2
 800972c:	e7e0      	b.n	80096f0 <_printf_float+0x1a0>
 800972e:	6823      	ldr	r3, [r4, #0]
 8009730:	055a      	lsls	r2, r3, #21
 8009732:	d407      	bmi.n	8009744 <_printf_float+0x1f4>
 8009734:	6923      	ldr	r3, [r4, #16]
 8009736:	4642      	mov	r2, r8
 8009738:	4631      	mov	r1, r6
 800973a:	4628      	mov	r0, r5
 800973c:	47b8      	blx	r7
 800973e:	3001      	adds	r0, #1
 8009740:	d12c      	bne.n	800979c <_printf_float+0x24c>
 8009742:	e764      	b.n	800960e <_printf_float+0xbe>
 8009744:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009748:	f240 80e0 	bls.w	800990c <_printf_float+0x3bc>
 800974c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009750:	2200      	movs	r2, #0
 8009752:	2300      	movs	r3, #0
 8009754:	f7f7 f9b8 	bl	8000ac8 <__aeabi_dcmpeq>
 8009758:	2800      	cmp	r0, #0
 800975a:	d034      	beq.n	80097c6 <_printf_float+0x276>
 800975c:	4a37      	ldr	r2, [pc, #220]	; (800983c <_printf_float+0x2ec>)
 800975e:	2301      	movs	r3, #1
 8009760:	4631      	mov	r1, r6
 8009762:	4628      	mov	r0, r5
 8009764:	47b8      	blx	r7
 8009766:	3001      	adds	r0, #1
 8009768:	f43f af51 	beq.w	800960e <_printf_float+0xbe>
 800976c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009770:	429a      	cmp	r2, r3
 8009772:	db02      	blt.n	800977a <_printf_float+0x22a>
 8009774:	6823      	ldr	r3, [r4, #0]
 8009776:	07d8      	lsls	r0, r3, #31
 8009778:	d510      	bpl.n	800979c <_printf_float+0x24c>
 800977a:	ee18 3a10 	vmov	r3, s16
 800977e:	4652      	mov	r2, sl
 8009780:	4631      	mov	r1, r6
 8009782:	4628      	mov	r0, r5
 8009784:	47b8      	blx	r7
 8009786:	3001      	adds	r0, #1
 8009788:	f43f af41 	beq.w	800960e <_printf_float+0xbe>
 800978c:	f04f 0800 	mov.w	r8, #0
 8009790:	f104 091a 	add.w	r9, r4, #26
 8009794:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009796:	3b01      	subs	r3, #1
 8009798:	4543      	cmp	r3, r8
 800979a:	dc09      	bgt.n	80097b0 <_printf_float+0x260>
 800979c:	6823      	ldr	r3, [r4, #0]
 800979e:	079b      	lsls	r3, r3, #30
 80097a0:	f100 8107 	bmi.w	80099b2 <_printf_float+0x462>
 80097a4:	68e0      	ldr	r0, [r4, #12]
 80097a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80097a8:	4298      	cmp	r0, r3
 80097aa:	bfb8      	it	lt
 80097ac:	4618      	movlt	r0, r3
 80097ae:	e730      	b.n	8009612 <_printf_float+0xc2>
 80097b0:	2301      	movs	r3, #1
 80097b2:	464a      	mov	r2, r9
 80097b4:	4631      	mov	r1, r6
 80097b6:	4628      	mov	r0, r5
 80097b8:	47b8      	blx	r7
 80097ba:	3001      	adds	r0, #1
 80097bc:	f43f af27 	beq.w	800960e <_printf_float+0xbe>
 80097c0:	f108 0801 	add.w	r8, r8, #1
 80097c4:	e7e6      	b.n	8009794 <_printf_float+0x244>
 80097c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	dc39      	bgt.n	8009840 <_printf_float+0x2f0>
 80097cc:	4a1b      	ldr	r2, [pc, #108]	; (800983c <_printf_float+0x2ec>)
 80097ce:	2301      	movs	r3, #1
 80097d0:	4631      	mov	r1, r6
 80097d2:	4628      	mov	r0, r5
 80097d4:	47b8      	blx	r7
 80097d6:	3001      	adds	r0, #1
 80097d8:	f43f af19 	beq.w	800960e <_printf_float+0xbe>
 80097dc:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80097e0:	4313      	orrs	r3, r2
 80097e2:	d102      	bne.n	80097ea <_printf_float+0x29a>
 80097e4:	6823      	ldr	r3, [r4, #0]
 80097e6:	07d9      	lsls	r1, r3, #31
 80097e8:	d5d8      	bpl.n	800979c <_printf_float+0x24c>
 80097ea:	ee18 3a10 	vmov	r3, s16
 80097ee:	4652      	mov	r2, sl
 80097f0:	4631      	mov	r1, r6
 80097f2:	4628      	mov	r0, r5
 80097f4:	47b8      	blx	r7
 80097f6:	3001      	adds	r0, #1
 80097f8:	f43f af09 	beq.w	800960e <_printf_float+0xbe>
 80097fc:	f04f 0900 	mov.w	r9, #0
 8009800:	f104 0a1a 	add.w	sl, r4, #26
 8009804:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009806:	425b      	negs	r3, r3
 8009808:	454b      	cmp	r3, r9
 800980a:	dc01      	bgt.n	8009810 <_printf_float+0x2c0>
 800980c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800980e:	e792      	b.n	8009736 <_printf_float+0x1e6>
 8009810:	2301      	movs	r3, #1
 8009812:	4652      	mov	r2, sl
 8009814:	4631      	mov	r1, r6
 8009816:	4628      	mov	r0, r5
 8009818:	47b8      	blx	r7
 800981a:	3001      	adds	r0, #1
 800981c:	f43f aef7 	beq.w	800960e <_printf_float+0xbe>
 8009820:	f109 0901 	add.w	r9, r9, #1
 8009824:	e7ee      	b.n	8009804 <_printf_float+0x2b4>
 8009826:	bf00      	nop
 8009828:	7fefffff 	.word	0x7fefffff
 800982c:	0800c15b 	.word	0x0800c15b
 8009830:	0800c15f 	.word	0x0800c15f
 8009834:	0800c163 	.word	0x0800c163
 8009838:	0800c167 	.word	0x0800c167
 800983c:	0800c16b 	.word	0x0800c16b
 8009840:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009842:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009844:	429a      	cmp	r2, r3
 8009846:	bfa8      	it	ge
 8009848:	461a      	movge	r2, r3
 800984a:	2a00      	cmp	r2, #0
 800984c:	4691      	mov	r9, r2
 800984e:	dc37      	bgt.n	80098c0 <_printf_float+0x370>
 8009850:	f04f 0b00 	mov.w	fp, #0
 8009854:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009858:	f104 021a 	add.w	r2, r4, #26
 800985c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800985e:	9305      	str	r3, [sp, #20]
 8009860:	eba3 0309 	sub.w	r3, r3, r9
 8009864:	455b      	cmp	r3, fp
 8009866:	dc33      	bgt.n	80098d0 <_printf_float+0x380>
 8009868:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800986c:	429a      	cmp	r2, r3
 800986e:	db3b      	blt.n	80098e8 <_printf_float+0x398>
 8009870:	6823      	ldr	r3, [r4, #0]
 8009872:	07da      	lsls	r2, r3, #31
 8009874:	d438      	bmi.n	80098e8 <_printf_float+0x398>
 8009876:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800987a:	eba2 0903 	sub.w	r9, r2, r3
 800987e:	9b05      	ldr	r3, [sp, #20]
 8009880:	1ad2      	subs	r2, r2, r3
 8009882:	4591      	cmp	r9, r2
 8009884:	bfa8      	it	ge
 8009886:	4691      	movge	r9, r2
 8009888:	f1b9 0f00 	cmp.w	r9, #0
 800988c:	dc35      	bgt.n	80098fa <_printf_float+0x3aa>
 800988e:	f04f 0800 	mov.w	r8, #0
 8009892:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009896:	f104 0a1a 	add.w	sl, r4, #26
 800989a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800989e:	1a9b      	subs	r3, r3, r2
 80098a0:	eba3 0309 	sub.w	r3, r3, r9
 80098a4:	4543      	cmp	r3, r8
 80098a6:	f77f af79 	ble.w	800979c <_printf_float+0x24c>
 80098aa:	2301      	movs	r3, #1
 80098ac:	4652      	mov	r2, sl
 80098ae:	4631      	mov	r1, r6
 80098b0:	4628      	mov	r0, r5
 80098b2:	47b8      	blx	r7
 80098b4:	3001      	adds	r0, #1
 80098b6:	f43f aeaa 	beq.w	800960e <_printf_float+0xbe>
 80098ba:	f108 0801 	add.w	r8, r8, #1
 80098be:	e7ec      	b.n	800989a <_printf_float+0x34a>
 80098c0:	4613      	mov	r3, r2
 80098c2:	4631      	mov	r1, r6
 80098c4:	4642      	mov	r2, r8
 80098c6:	4628      	mov	r0, r5
 80098c8:	47b8      	blx	r7
 80098ca:	3001      	adds	r0, #1
 80098cc:	d1c0      	bne.n	8009850 <_printf_float+0x300>
 80098ce:	e69e      	b.n	800960e <_printf_float+0xbe>
 80098d0:	2301      	movs	r3, #1
 80098d2:	4631      	mov	r1, r6
 80098d4:	4628      	mov	r0, r5
 80098d6:	9205      	str	r2, [sp, #20]
 80098d8:	47b8      	blx	r7
 80098da:	3001      	adds	r0, #1
 80098dc:	f43f ae97 	beq.w	800960e <_printf_float+0xbe>
 80098e0:	9a05      	ldr	r2, [sp, #20]
 80098e2:	f10b 0b01 	add.w	fp, fp, #1
 80098e6:	e7b9      	b.n	800985c <_printf_float+0x30c>
 80098e8:	ee18 3a10 	vmov	r3, s16
 80098ec:	4652      	mov	r2, sl
 80098ee:	4631      	mov	r1, r6
 80098f0:	4628      	mov	r0, r5
 80098f2:	47b8      	blx	r7
 80098f4:	3001      	adds	r0, #1
 80098f6:	d1be      	bne.n	8009876 <_printf_float+0x326>
 80098f8:	e689      	b.n	800960e <_printf_float+0xbe>
 80098fa:	9a05      	ldr	r2, [sp, #20]
 80098fc:	464b      	mov	r3, r9
 80098fe:	4442      	add	r2, r8
 8009900:	4631      	mov	r1, r6
 8009902:	4628      	mov	r0, r5
 8009904:	47b8      	blx	r7
 8009906:	3001      	adds	r0, #1
 8009908:	d1c1      	bne.n	800988e <_printf_float+0x33e>
 800990a:	e680      	b.n	800960e <_printf_float+0xbe>
 800990c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800990e:	2a01      	cmp	r2, #1
 8009910:	dc01      	bgt.n	8009916 <_printf_float+0x3c6>
 8009912:	07db      	lsls	r3, r3, #31
 8009914:	d53a      	bpl.n	800998c <_printf_float+0x43c>
 8009916:	2301      	movs	r3, #1
 8009918:	4642      	mov	r2, r8
 800991a:	4631      	mov	r1, r6
 800991c:	4628      	mov	r0, r5
 800991e:	47b8      	blx	r7
 8009920:	3001      	adds	r0, #1
 8009922:	f43f ae74 	beq.w	800960e <_printf_float+0xbe>
 8009926:	ee18 3a10 	vmov	r3, s16
 800992a:	4652      	mov	r2, sl
 800992c:	4631      	mov	r1, r6
 800992e:	4628      	mov	r0, r5
 8009930:	47b8      	blx	r7
 8009932:	3001      	adds	r0, #1
 8009934:	f43f ae6b 	beq.w	800960e <_printf_float+0xbe>
 8009938:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800993c:	2200      	movs	r2, #0
 800993e:	2300      	movs	r3, #0
 8009940:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8009944:	f7f7 f8c0 	bl	8000ac8 <__aeabi_dcmpeq>
 8009948:	b9d8      	cbnz	r0, 8009982 <_printf_float+0x432>
 800994a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800994e:	f108 0201 	add.w	r2, r8, #1
 8009952:	4631      	mov	r1, r6
 8009954:	4628      	mov	r0, r5
 8009956:	47b8      	blx	r7
 8009958:	3001      	adds	r0, #1
 800995a:	d10e      	bne.n	800997a <_printf_float+0x42a>
 800995c:	e657      	b.n	800960e <_printf_float+0xbe>
 800995e:	2301      	movs	r3, #1
 8009960:	4652      	mov	r2, sl
 8009962:	4631      	mov	r1, r6
 8009964:	4628      	mov	r0, r5
 8009966:	47b8      	blx	r7
 8009968:	3001      	adds	r0, #1
 800996a:	f43f ae50 	beq.w	800960e <_printf_float+0xbe>
 800996e:	f108 0801 	add.w	r8, r8, #1
 8009972:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009974:	3b01      	subs	r3, #1
 8009976:	4543      	cmp	r3, r8
 8009978:	dcf1      	bgt.n	800995e <_printf_float+0x40e>
 800997a:	464b      	mov	r3, r9
 800997c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009980:	e6da      	b.n	8009738 <_printf_float+0x1e8>
 8009982:	f04f 0800 	mov.w	r8, #0
 8009986:	f104 0a1a 	add.w	sl, r4, #26
 800998a:	e7f2      	b.n	8009972 <_printf_float+0x422>
 800998c:	2301      	movs	r3, #1
 800998e:	4642      	mov	r2, r8
 8009990:	e7df      	b.n	8009952 <_printf_float+0x402>
 8009992:	2301      	movs	r3, #1
 8009994:	464a      	mov	r2, r9
 8009996:	4631      	mov	r1, r6
 8009998:	4628      	mov	r0, r5
 800999a:	47b8      	blx	r7
 800999c:	3001      	adds	r0, #1
 800999e:	f43f ae36 	beq.w	800960e <_printf_float+0xbe>
 80099a2:	f108 0801 	add.w	r8, r8, #1
 80099a6:	68e3      	ldr	r3, [r4, #12]
 80099a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80099aa:	1a5b      	subs	r3, r3, r1
 80099ac:	4543      	cmp	r3, r8
 80099ae:	dcf0      	bgt.n	8009992 <_printf_float+0x442>
 80099b0:	e6f8      	b.n	80097a4 <_printf_float+0x254>
 80099b2:	f04f 0800 	mov.w	r8, #0
 80099b6:	f104 0919 	add.w	r9, r4, #25
 80099ba:	e7f4      	b.n	80099a6 <_printf_float+0x456>

080099bc <_printf_common>:
 80099bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099c0:	4616      	mov	r6, r2
 80099c2:	4699      	mov	r9, r3
 80099c4:	688a      	ldr	r2, [r1, #8]
 80099c6:	690b      	ldr	r3, [r1, #16]
 80099c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80099cc:	4293      	cmp	r3, r2
 80099ce:	bfb8      	it	lt
 80099d0:	4613      	movlt	r3, r2
 80099d2:	6033      	str	r3, [r6, #0]
 80099d4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80099d8:	4607      	mov	r7, r0
 80099da:	460c      	mov	r4, r1
 80099dc:	b10a      	cbz	r2, 80099e2 <_printf_common+0x26>
 80099de:	3301      	adds	r3, #1
 80099e0:	6033      	str	r3, [r6, #0]
 80099e2:	6823      	ldr	r3, [r4, #0]
 80099e4:	0699      	lsls	r1, r3, #26
 80099e6:	bf42      	ittt	mi
 80099e8:	6833      	ldrmi	r3, [r6, #0]
 80099ea:	3302      	addmi	r3, #2
 80099ec:	6033      	strmi	r3, [r6, #0]
 80099ee:	6825      	ldr	r5, [r4, #0]
 80099f0:	f015 0506 	ands.w	r5, r5, #6
 80099f4:	d106      	bne.n	8009a04 <_printf_common+0x48>
 80099f6:	f104 0a19 	add.w	sl, r4, #25
 80099fa:	68e3      	ldr	r3, [r4, #12]
 80099fc:	6832      	ldr	r2, [r6, #0]
 80099fe:	1a9b      	subs	r3, r3, r2
 8009a00:	42ab      	cmp	r3, r5
 8009a02:	dc26      	bgt.n	8009a52 <_printf_common+0x96>
 8009a04:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009a08:	1e13      	subs	r3, r2, #0
 8009a0a:	6822      	ldr	r2, [r4, #0]
 8009a0c:	bf18      	it	ne
 8009a0e:	2301      	movne	r3, #1
 8009a10:	0692      	lsls	r2, r2, #26
 8009a12:	d42b      	bmi.n	8009a6c <_printf_common+0xb0>
 8009a14:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009a18:	4649      	mov	r1, r9
 8009a1a:	4638      	mov	r0, r7
 8009a1c:	47c0      	blx	r8
 8009a1e:	3001      	adds	r0, #1
 8009a20:	d01e      	beq.n	8009a60 <_printf_common+0xa4>
 8009a22:	6823      	ldr	r3, [r4, #0]
 8009a24:	6922      	ldr	r2, [r4, #16]
 8009a26:	f003 0306 	and.w	r3, r3, #6
 8009a2a:	2b04      	cmp	r3, #4
 8009a2c:	bf02      	ittt	eq
 8009a2e:	68e5      	ldreq	r5, [r4, #12]
 8009a30:	6833      	ldreq	r3, [r6, #0]
 8009a32:	1aed      	subeq	r5, r5, r3
 8009a34:	68a3      	ldr	r3, [r4, #8]
 8009a36:	bf0c      	ite	eq
 8009a38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009a3c:	2500      	movne	r5, #0
 8009a3e:	4293      	cmp	r3, r2
 8009a40:	bfc4      	itt	gt
 8009a42:	1a9b      	subgt	r3, r3, r2
 8009a44:	18ed      	addgt	r5, r5, r3
 8009a46:	2600      	movs	r6, #0
 8009a48:	341a      	adds	r4, #26
 8009a4a:	42b5      	cmp	r5, r6
 8009a4c:	d11a      	bne.n	8009a84 <_printf_common+0xc8>
 8009a4e:	2000      	movs	r0, #0
 8009a50:	e008      	b.n	8009a64 <_printf_common+0xa8>
 8009a52:	2301      	movs	r3, #1
 8009a54:	4652      	mov	r2, sl
 8009a56:	4649      	mov	r1, r9
 8009a58:	4638      	mov	r0, r7
 8009a5a:	47c0      	blx	r8
 8009a5c:	3001      	adds	r0, #1
 8009a5e:	d103      	bne.n	8009a68 <_printf_common+0xac>
 8009a60:	f04f 30ff 	mov.w	r0, #4294967295
 8009a64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a68:	3501      	adds	r5, #1
 8009a6a:	e7c6      	b.n	80099fa <_printf_common+0x3e>
 8009a6c:	18e1      	adds	r1, r4, r3
 8009a6e:	1c5a      	adds	r2, r3, #1
 8009a70:	2030      	movs	r0, #48	; 0x30
 8009a72:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009a76:	4422      	add	r2, r4
 8009a78:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009a7c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009a80:	3302      	adds	r3, #2
 8009a82:	e7c7      	b.n	8009a14 <_printf_common+0x58>
 8009a84:	2301      	movs	r3, #1
 8009a86:	4622      	mov	r2, r4
 8009a88:	4649      	mov	r1, r9
 8009a8a:	4638      	mov	r0, r7
 8009a8c:	47c0      	blx	r8
 8009a8e:	3001      	adds	r0, #1
 8009a90:	d0e6      	beq.n	8009a60 <_printf_common+0xa4>
 8009a92:	3601      	adds	r6, #1
 8009a94:	e7d9      	b.n	8009a4a <_printf_common+0x8e>
	...

08009a98 <_printf_i>:
 8009a98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009a9c:	7e0f      	ldrb	r7, [r1, #24]
 8009a9e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009aa0:	2f78      	cmp	r7, #120	; 0x78
 8009aa2:	4691      	mov	r9, r2
 8009aa4:	4680      	mov	r8, r0
 8009aa6:	460c      	mov	r4, r1
 8009aa8:	469a      	mov	sl, r3
 8009aaa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009aae:	d807      	bhi.n	8009ac0 <_printf_i+0x28>
 8009ab0:	2f62      	cmp	r7, #98	; 0x62
 8009ab2:	d80a      	bhi.n	8009aca <_printf_i+0x32>
 8009ab4:	2f00      	cmp	r7, #0
 8009ab6:	f000 80d4 	beq.w	8009c62 <_printf_i+0x1ca>
 8009aba:	2f58      	cmp	r7, #88	; 0x58
 8009abc:	f000 80c0 	beq.w	8009c40 <_printf_i+0x1a8>
 8009ac0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009ac4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009ac8:	e03a      	b.n	8009b40 <_printf_i+0xa8>
 8009aca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009ace:	2b15      	cmp	r3, #21
 8009ad0:	d8f6      	bhi.n	8009ac0 <_printf_i+0x28>
 8009ad2:	a101      	add	r1, pc, #4	; (adr r1, 8009ad8 <_printf_i+0x40>)
 8009ad4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009ad8:	08009b31 	.word	0x08009b31
 8009adc:	08009b45 	.word	0x08009b45
 8009ae0:	08009ac1 	.word	0x08009ac1
 8009ae4:	08009ac1 	.word	0x08009ac1
 8009ae8:	08009ac1 	.word	0x08009ac1
 8009aec:	08009ac1 	.word	0x08009ac1
 8009af0:	08009b45 	.word	0x08009b45
 8009af4:	08009ac1 	.word	0x08009ac1
 8009af8:	08009ac1 	.word	0x08009ac1
 8009afc:	08009ac1 	.word	0x08009ac1
 8009b00:	08009ac1 	.word	0x08009ac1
 8009b04:	08009c49 	.word	0x08009c49
 8009b08:	08009b71 	.word	0x08009b71
 8009b0c:	08009c03 	.word	0x08009c03
 8009b10:	08009ac1 	.word	0x08009ac1
 8009b14:	08009ac1 	.word	0x08009ac1
 8009b18:	08009c6b 	.word	0x08009c6b
 8009b1c:	08009ac1 	.word	0x08009ac1
 8009b20:	08009b71 	.word	0x08009b71
 8009b24:	08009ac1 	.word	0x08009ac1
 8009b28:	08009ac1 	.word	0x08009ac1
 8009b2c:	08009c0b 	.word	0x08009c0b
 8009b30:	682b      	ldr	r3, [r5, #0]
 8009b32:	1d1a      	adds	r2, r3, #4
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	602a      	str	r2, [r5, #0]
 8009b38:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009b3c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009b40:	2301      	movs	r3, #1
 8009b42:	e09f      	b.n	8009c84 <_printf_i+0x1ec>
 8009b44:	6820      	ldr	r0, [r4, #0]
 8009b46:	682b      	ldr	r3, [r5, #0]
 8009b48:	0607      	lsls	r7, r0, #24
 8009b4a:	f103 0104 	add.w	r1, r3, #4
 8009b4e:	6029      	str	r1, [r5, #0]
 8009b50:	d501      	bpl.n	8009b56 <_printf_i+0xbe>
 8009b52:	681e      	ldr	r6, [r3, #0]
 8009b54:	e003      	b.n	8009b5e <_printf_i+0xc6>
 8009b56:	0646      	lsls	r6, r0, #25
 8009b58:	d5fb      	bpl.n	8009b52 <_printf_i+0xba>
 8009b5a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8009b5e:	2e00      	cmp	r6, #0
 8009b60:	da03      	bge.n	8009b6a <_printf_i+0xd2>
 8009b62:	232d      	movs	r3, #45	; 0x2d
 8009b64:	4276      	negs	r6, r6
 8009b66:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009b6a:	485a      	ldr	r0, [pc, #360]	; (8009cd4 <_printf_i+0x23c>)
 8009b6c:	230a      	movs	r3, #10
 8009b6e:	e012      	b.n	8009b96 <_printf_i+0xfe>
 8009b70:	682b      	ldr	r3, [r5, #0]
 8009b72:	6820      	ldr	r0, [r4, #0]
 8009b74:	1d19      	adds	r1, r3, #4
 8009b76:	6029      	str	r1, [r5, #0]
 8009b78:	0605      	lsls	r5, r0, #24
 8009b7a:	d501      	bpl.n	8009b80 <_printf_i+0xe8>
 8009b7c:	681e      	ldr	r6, [r3, #0]
 8009b7e:	e002      	b.n	8009b86 <_printf_i+0xee>
 8009b80:	0641      	lsls	r1, r0, #25
 8009b82:	d5fb      	bpl.n	8009b7c <_printf_i+0xe4>
 8009b84:	881e      	ldrh	r6, [r3, #0]
 8009b86:	4853      	ldr	r0, [pc, #332]	; (8009cd4 <_printf_i+0x23c>)
 8009b88:	2f6f      	cmp	r7, #111	; 0x6f
 8009b8a:	bf0c      	ite	eq
 8009b8c:	2308      	moveq	r3, #8
 8009b8e:	230a      	movne	r3, #10
 8009b90:	2100      	movs	r1, #0
 8009b92:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009b96:	6865      	ldr	r5, [r4, #4]
 8009b98:	60a5      	str	r5, [r4, #8]
 8009b9a:	2d00      	cmp	r5, #0
 8009b9c:	bfa2      	ittt	ge
 8009b9e:	6821      	ldrge	r1, [r4, #0]
 8009ba0:	f021 0104 	bicge.w	r1, r1, #4
 8009ba4:	6021      	strge	r1, [r4, #0]
 8009ba6:	b90e      	cbnz	r6, 8009bac <_printf_i+0x114>
 8009ba8:	2d00      	cmp	r5, #0
 8009baa:	d04b      	beq.n	8009c44 <_printf_i+0x1ac>
 8009bac:	4615      	mov	r5, r2
 8009bae:	fbb6 f1f3 	udiv	r1, r6, r3
 8009bb2:	fb03 6711 	mls	r7, r3, r1, r6
 8009bb6:	5dc7      	ldrb	r7, [r0, r7]
 8009bb8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009bbc:	4637      	mov	r7, r6
 8009bbe:	42bb      	cmp	r3, r7
 8009bc0:	460e      	mov	r6, r1
 8009bc2:	d9f4      	bls.n	8009bae <_printf_i+0x116>
 8009bc4:	2b08      	cmp	r3, #8
 8009bc6:	d10b      	bne.n	8009be0 <_printf_i+0x148>
 8009bc8:	6823      	ldr	r3, [r4, #0]
 8009bca:	07de      	lsls	r6, r3, #31
 8009bcc:	d508      	bpl.n	8009be0 <_printf_i+0x148>
 8009bce:	6923      	ldr	r3, [r4, #16]
 8009bd0:	6861      	ldr	r1, [r4, #4]
 8009bd2:	4299      	cmp	r1, r3
 8009bd4:	bfde      	ittt	le
 8009bd6:	2330      	movle	r3, #48	; 0x30
 8009bd8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009bdc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009be0:	1b52      	subs	r2, r2, r5
 8009be2:	6122      	str	r2, [r4, #16]
 8009be4:	f8cd a000 	str.w	sl, [sp]
 8009be8:	464b      	mov	r3, r9
 8009bea:	aa03      	add	r2, sp, #12
 8009bec:	4621      	mov	r1, r4
 8009bee:	4640      	mov	r0, r8
 8009bf0:	f7ff fee4 	bl	80099bc <_printf_common>
 8009bf4:	3001      	adds	r0, #1
 8009bf6:	d14a      	bne.n	8009c8e <_printf_i+0x1f6>
 8009bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8009bfc:	b004      	add	sp, #16
 8009bfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c02:	6823      	ldr	r3, [r4, #0]
 8009c04:	f043 0320 	orr.w	r3, r3, #32
 8009c08:	6023      	str	r3, [r4, #0]
 8009c0a:	4833      	ldr	r0, [pc, #204]	; (8009cd8 <_printf_i+0x240>)
 8009c0c:	2778      	movs	r7, #120	; 0x78
 8009c0e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009c12:	6823      	ldr	r3, [r4, #0]
 8009c14:	6829      	ldr	r1, [r5, #0]
 8009c16:	061f      	lsls	r7, r3, #24
 8009c18:	f851 6b04 	ldr.w	r6, [r1], #4
 8009c1c:	d402      	bmi.n	8009c24 <_printf_i+0x18c>
 8009c1e:	065f      	lsls	r7, r3, #25
 8009c20:	bf48      	it	mi
 8009c22:	b2b6      	uxthmi	r6, r6
 8009c24:	07df      	lsls	r7, r3, #31
 8009c26:	bf48      	it	mi
 8009c28:	f043 0320 	orrmi.w	r3, r3, #32
 8009c2c:	6029      	str	r1, [r5, #0]
 8009c2e:	bf48      	it	mi
 8009c30:	6023      	strmi	r3, [r4, #0]
 8009c32:	b91e      	cbnz	r6, 8009c3c <_printf_i+0x1a4>
 8009c34:	6823      	ldr	r3, [r4, #0]
 8009c36:	f023 0320 	bic.w	r3, r3, #32
 8009c3a:	6023      	str	r3, [r4, #0]
 8009c3c:	2310      	movs	r3, #16
 8009c3e:	e7a7      	b.n	8009b90 <_printf_i+0xf8>
 8009c40:	4824      	ldr	r0, [pc, #144]	; (8009cd4 <_printf_i+0x23c>)
 8009c42:	e7e4      	b.n	8009c0e <_printf_i+0x176>
 8009c44:	4615      	mov	r5, r2
 8009c46:	e7bd      	b.n	8009bc4 <_printf_i+0x12c>
 8009c48:	682b      	ldr	r3, [r5, #0]
 8009c4a:	6826      	ldr	r6, [r4, #0]
 8009c4c:	6961      	ldr	r1, [r4, #20]
 8009c4e:	1d18      	adds	r0, r3, #4
 8009c50:	6028      	str	r0, [r5, #0]
 8009c52:	0635      	lsls	r5, r6, #24
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	d501      	bpl.n	8009c5c <_printf_i+0x1c4>
 8009c58:	6019      	str	r1, [r3, #0]
 8009c5a:	e002      	b.n	8009c62 <_printf_i+0x1ca>
 8009c5c:	0670      	lsls	r0, r6, #25
 8009c5e:	d5fb      	bpl.n	8009c58 <_printf_i+0x1c0>
 8009c60:	8019      	strh	r1, [r3, #0]
 8009c62:	2300      	movs	r3, #0
 8009c64:	6123      	str	r3, [r4, #16]
 8009c66:	4615      	mov	r5, r2
 8009c68:	e7bc      	b.n	8009be4 <_printf_i+0x14c>
 8009c6a:	682b      	ldr	r3, [r5, #0]
 8009c6c:	1d1a      	adds	r2, r3, #4
 8009c6e:	602a      	str	r2, [r5, #0]
 8009c70:	681d      	ldr	r5, [r3, #0]
 8009c72:	6862      	ldr	r2, [r4, #4]
 8009c74:	2100      	movs	r1, #0
 8009c76:	4628      	mov	r0, r5
 8009c78:	f7f6 faaa 	bl	80001d0 <memchr>
 8009c7c:	b108      	cbz	r0, 8009c82 <_printf_i+0x1ea>
 8009c7e:	1b40      	subs	r0, r0, r5
 8009c80:	6060      	str	r0, [r4, #4]
 8009c82:	6863      	ldr	r3, [r4, #4]
 8009c84:	6123      	str	r3, [r4, #16]
 8009c86:	2300      	movs	r3, #0
 8009c88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009c8c:	e7aa      	b.n	8009be4 <_printf_i+0x14c>
 8009c8e:	6923      	ldr	r3, [r4, #16]
 8009c90:	462a      	mov	r2, r5
 8009c92:	4649      	mov	r1, r9
 8009c94:	4640      	mov	r0, r8
 8009c96:	47d0      	blx	sl
 8009c98:	3001      	adds	r0, #1
 8009c9a:	d0ad      	beq.n	8009bf8 <_printf_i+0x160>
 8009c9c:	6823      	ldr	r3, [r4, #0]
 8009c9e:	079b      	lsls	r3, r3, #30
 8009ca0:	d413      	bmi.n	8009cca <_printf_i+0x232>
 8009ca2:	68e0      	ldr	r0, [r4, #12]
 8009ca4:	9b03      	ldr	r3, [sp, #12]
 8009ca6:	4298      	cmp	r0, r3
 8009ca8:	bfb8      	it	lt
 8009caa:	4618      	movlt	r0, r3
 8009cac:	e7a6      	b.n	8009bfc <_printf_i+0x164>
 8009cae:	2301      	movs	r3, #1
 8009cb0:	4632      	mov	r2, r6
 8009cb2:	4649      	mov	r1, r9
 8009cb4:	4640      	mov	r0, r8
 8009cb6:	47d0      	blx	sl
 8009cb8:	3001      	adds	r0, #1
 8009cba:	d09d      	beq.n	8009bf8 <_printf_i+0x160>
 8009cbc:	3501      	adds	r5, #1
 8009cbe:	68e3      	ldr	r3, [r4, #12]
 8009cc0:	9903      	ldr	r1, [sp, #12]
 8009cc2:	1a5b      	subs	r3, r3, r1
 8009cc4:	42ab      	cmp	r3, r5
 8009cc6:	dcf2      	bgt.n	8009cae <_printf_i+0x216>
 8009cc8:	e7eb      	b.n	8009ca2 <_printf_i+0x20a>
 8009cca:	2500      	movs	r5, #0
 8009ccc:	f104 0619 	add.w	r6, r4, #25
 8009cd0:	e7f5      	b.n	8009cbe <_printf_i+0x226>
 8009cd2:	bf00      	nop
 8009cd4:	0800c16d 	.word	0x0800c16d
 8009cd8:	0800c17e 	.word	0x0800c17e

08009cdc <std>:
 8009cdc:	2300      	movs	r3, #0
 8009cde:	b510      	push	{r4, lr}
 8009ce0:	4604      	mov	r4, r0
 8009ce2:	e9c0 3300 	strd	r3, r3, [r0]
 8009ce6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009cea:	6083      	str	r3, [r0, #8]
 8009cec:	8181      	strh	r1, [r0, #12]
 8009cee:	6643      	str	r3, [r0, #100]	; 0x64
 8009cf0:	81c2      	strh	r2, [r0, #14]
 8009cf2:	6183      	str	r3, [r0, #24]
 8009cf4:	4619      	mov	r1, r3
 8009cf6:	2208      	movs	r2, #8
 8009cf8:	305c      	adds	r0, #92	; 0x5c
 8009cfa:	f000 f9ff 	bl	800a0fc <memset>
 8009cfe:	4b0d      	ldr	r3, [pc, #52]	; (8009d34 <std+0x58>)
 8009d00:	6263      	str	r3, [r4, #36]	; 0x24
 8009d02:	4b0d      	ldr	r3, [pc, #52]	; (8009d38 <std+0x5c>)
 8009d04:	62a3      	str	r3, [r4, #40]	; 0x28
 8009d06:	4b0d      	ldr	r3, [pc, #52]	; (8009d3c <std+0x60>)
 8009d08:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009d0a:	4b0d      	ldr	r3, [pc, #52]	; (8009d40 <std+0x64>)
 8009d0c:	6323      	str	r3, [r4, #48]	; 0x30
 8009d0e:	4b0d      	ldr	r3, [pc, #52]	; (8009d44 <std+0x68>)
 8009d10:	6224      	str	r4, [r4, #32]
 8009d12:	429c      	cmp	r4, r3
 8009d14:	d006      	beq.n	8009d24 <std+0x48>
 8009d16:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8009d1a:	4294      	cmp	r4, r2
 8009d1c:	d002      	beq.n	8009d24 <std+0x48>
 8009d1e:	33d0      	adds	r3, #208	; 0xd0
 8009d20:	429c      	cmp	r4, r3
 8009d22:	d105      	bne.n	8009d30 <std+0x54>
 8009d24:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009d28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d2c:	f000 ba62 	b.w	800a1f4 <__retarget_lock_init_recursive>
 8009d30:	bd10      	pop	{r4, pc}
 8009d32:	bf00      	nop
 8009d34:	08009f4d 	.word	0x08009f4d
 8009d38:	08009f6f 	.word	0x08009f6f
 8009d3c:	08009fa7 	.word	0x08009fa7
 8009d40:	08009fcb 	.word	0x08009fcb
 8009d44:	20000724 	.word	0x20000724

08009d48 <stdio_exit_handler>:
 8009d48:	4a02      	ldr	r2, [pc, #8]	; (8009d54 <stdio_exit_handler+0xc>)
 8009d4a:	4903      	ldr	r1, [pc, #12]	; (8009d58 <stdio_exit_handler+0x10>)
 8009d4c:	4803      	ldr	r0, [pc, #12]	; (8009d5c <stdio_exit_handler+0x14>)
 8009d4e:	f000 b869 	b.w	8009e24 <_fwalk_sglue>
 8009d52:	bf00      	nop
 8009d54:	20000028 	.word	0x20000028
 8009d58:	0800bb81 	.word	0x0800bb81
 8009d5c:	20000034 	.word	0x20000034

08009d60 <cleanup_stdio>:
 8009d60:	6841      	ldr	r1, [r0, #4]
 8009d62:	4b0c      	ldr	r3, [pc, #48]	; (8009d94 <cleanup_stdio+0x34>)
 8009d64:	4299      	cmp	r1, r3
 8009d66:	b510      	push	{r4, lr}
 8009d68:	4604      	mov	r4, r0
 8009d6a:	d001      	beq.n	8009d70 <cleanup_stdio+0x10>
 8009d6c:	f001 ff08 	bl	800bb80 <_fflush_r>
 8009d70:	68a1      	ldr	r1, [r4, #8]
 8009d72:	4b09      	ldr	r3, [pc, #36]	; (8009d98 <cleanup_stdio+0x38>)
 8009d74:	4299      	cmp	r1, r3
 8009d76:	d002      	beq.n	8009d7e <cleanup_stdio+0x1e>
 8009d78:	4620      	mov	r0, r4
 8009d7a:	f001 ff01 	bl	800bb80 <_fflush_r>
 8009d7e:	68e1      	ldr	r1, [r4, #12]
 8009d80:	4b06      	ldr	r3, [pc, #24]	; (8009d9c <cleanup_stdio+0x3c>)
 8009d82:	4299      	cmp	r1, r3
 8009d84:	d004      	beq.n	8009d90 <cleanup_stdio+0x30>
 8009d86:	4620      	mov	r0, r4
 8009d88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d8c:	f001 bef8 	b.w	800bb80 <_fflush_r>
 8009d90:	bd10      	pop	{r4, pc}
 8009d92:	bf00      	nop
 8009d94:	20000724 	.word	0x20000724
 8009d98:	2000078c 	.word	0x2000078c
 8009d9c:	200007f4 	.word	0x200007f4

08009da0 <global_stdio_init.part.0>:
 8009da0:	b510      	push	{r4, lr}
 8009da2:	4b0b      	ldr	r3, [pc, #44]	; (8009dd0 <global_stdio_init.part.0+0x30>)
 8009da4:	4c0b      	ldr	r4, [pc, #44]	; (8009dd4 <global_stdio_init.part.0+0x34>)
 8009da6:	4a0c      	ldr	r2, [pc, #48]	; (8009dd8 <global_stdio_init.part.0+0x38>)
 8009da8:	601a      	str	r2, [r3, #0]
 8009daa:	4620      	mov	r0, r4
 8009dac:	2200      	movs	r2, #0
 8009dae:	2104      	movs	r1, #4
 8009db0:	f7ff ff94 	bl	8009cdc <std>
 8009db4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8009db8:	2201      	movs	r2, #1
 8009dba:	2109      	movs	r1, #9
 8009dbc:	f7ff ff8e 	bl	8009cdc <std>
 8009dc0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8009dc4:	2202      	movs	r2, #2
 8009dc6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009dca:	2112      	movs	r1, #18
 8009dcc:	f7ff bf86 	b.w	8009cdc <std>
 8009dd0:	2000085c 	.word	0x2000085c
 8009dd4:	20000724 	.word	0x20000724
 8009dd8:	08009d49 	.word	0x08009d49

08009ddc <__sfp_lock_acquire>:
 8009ddc:	4801      	ldr	r0, [pc, #4]	; (8009de4 <__sfp_lock_acquire+0x8>)
 8009dde:	f000 ba0a 	b.w	800a1f6 <__retarget_lock_acquire_recursive>
 8009de2:	bf00      	nop
 8009de4:	20000865 	.word	0x20000865

08009de8 <__sfp_lock_release>:
 8009de8:	4801      	ldr	r0, [pc, #4]	; (8009df0 <__sfp_lock_release+0x8>)
 8009dea:	f000 ba05 	b.w	800a1f8 <__retarget_lock_release_recursive>
 8009dee:	bf00      	nop
 8009df0:	20000865 	.word	0x20000865

08009df4 <__sinit>:
 8009df4:	b510      	push	{r4, lr}
 8009df6:	4604      	mov	r4, r0
 8009df8:	f7ff fff0 	bl	8009ddc <__sfp_lock_acquire>
 8009dfc:	6a23      	ldr	r3, [r4, #32]
 8009dfe:	b11b      	cbz	r3, 8009e08 <__sinit+0x14>
 8009e00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009e04:	f7ff bff0 	b.w	8009de8 <__sfp_lock_release>
 8009e08:	4b04      	ldr	r3, [pc, #16]	; (8009e1c <__sinit+0x28>)
 8009e0a:	6223      	str	r3, [r4, #32]
 8009e0c:	4b04      	ldr	r3, [pc, #16]	; (8009e20 <__sinit+0x2c>)
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d1f5      	bne.n	8009e00 <__sinit+0xc>
 8009e14:	f7ff ffc4 	bl	8009da0 <global_stdio_init.part.0>
 8009e18:	e7f2      	b.n	8009e00 <__sinit+0xc>
 8009e1a:	bf00      	nop
 8009e1c:	08009d61 	.word	0x08009d61
 8009e20:	2000085c 	.word	0x2000085c

08009e24 <_fwalk_sglue>:
 8009e24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e28:	4607      	mov	r7, r0
 8009e2a:	4688      	mov	r8, r1
 8009e2c:	4614      	mov	r4, r2
 8009e2e:	2600      	movs	r6, #0
 8009e30:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009e34:	f1b9 0901 	subs.w	r9, r9, #1
 8009e38:	d505      	bpl.n	8009e46 <_fwalk_sglue+0x22>
 8009e3a:	6824      	ldr	r4, [r4, #0]
 8009e3c:	2c00      	cmp	r4, #0
 8009e3e:	d1f7      	bne.n	8009e30 <_fwalk_sglue+0xc>
 8009e40:	4630      	mov	r0, r6
 8009e42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e46:	89ab      	ldrh	r3, [r5, #12]
 8009e48:	2b01      	cmp	r3, #1
 8009e4a:	d907      	bls.n	8009e5c <_fwalk_sglue+0x38>
 8009e4c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009e50:	3301      	adds	r3, #1
 8009e52:	d003      	beq.n	8009e5c <_fwalk_sglue+0x38>
 8009e54:	4629      	mov	r1, r5
 8009e56:	4638      	mov	r0, r7
 8009e58:	47c0      	blx	r8
 8009e5a:	4306      	orrs	r6, r0
 8009e5c:	3568      	adds	r5, #104	; 0x68
 8009e5e:	e7e9      	b.n	8009e34 <_fwalk_sglue+0x10>

08009e60 <iprintf>:
 8009e60:	b40f      	push	{r0, r1, r2, r3}
 8009e62:	b507      	push	{r0, r1, r2, lr}
 8009e64:	4906      	ldr	r1, [pc, #24]	; (8009e80 <iprintf+0x20>)
 8009e66:	ab04      	add	r3, sp, #16
 8009e68:	6808      	ldr	r0, [r1, #0]
 8009e6a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e6e:	6881      	ldr	r1, [r0, #8]
 8009e70:	9301      	str	r3, [sp, #4]
 8009e72:	f001 fce5 	bl	800b840 <_vfiprintf_r>
 8009e76:	b003      	add	sp, #12
 8009e78:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e7c:	b004      	add	sp, #16
 8009e7e:	4770      	bx	lr
 8009e80:	20000080 	.word	0x20000080

08009e84 <putchar>:
 8009e84:	4b02      	ldr	r3, [pc, #8]	; (8009e90 <putchar+0xc>)
 8009e86:	4601      	mov	r1, r0
 8009e88:	6818      	ldr	r0, [r3, #0]
 8009e8a:	6882      	ldr	r2, [r0, #8]
 8009e8c:	f001 bf02 	b.w	800bc94 <_putc_r>
 8009e90:	20000080 	.word	0x20000080

08009e94 <_puts_r>:
 8009e94:	6a03      	ldr	r3, [r0, #32]
 8009e96:	b570      	push	{r4, r5, r6, lr}
 8009e98:	6884      	ldr	r4, [r0, #8]
 8009e9a:	4605      	mov	r5, r0
 8009e9c:	460e      	mov	r6, r1
 8009e9e:	b90b      	cbnz	r3, 8009ea4 <_puts_r+0x10>
 8009ea0:	f7ff ffa8 	bl	8009df4 <__sinit>
 8009ea4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009ea6:	07db      	lsls	r3, r3, #31
 8009ea8:	d405      	bmi.n	8009eb6 <_puts_r+0x22>
 8009eaa:	89a3      	ldrh	r3, [r4, #12]
 8009eac:	0598      	lsls	r0, r3, #22
 8009eae:	d402      	bmi.n	8009eb6 <_puts_r+0x22>
 8009eb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009eb2:	f000 f9a0 	bl	800a1f6 <__retarget_lock_acquire_recursive>
 8009eb6:	89a3      	ldrh	r3, [r4, #12]
 8009eb8:	0719      	lsls	r1, r3, #28
 8009eba:	d513      	bpl.n	8009ee4 <_puts_r+0x50>
 8009ebc:	6923      	ldr	r3, [r4, #16]
 8009ebe:	b18b      	cbz	r3, 8009ee4 <_puts_r+0x50>
 8009ec0:	3e01      	subs	r6, #1
 8009ec2:	68a3      	ldr	r3, [r4, #8]
 8009ec4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009ec8:	3b01      	subs	r3, #1
 8009eca:	60a3      	str	r3, [r4, #8]
 8009ecc:	b9e9      	cbnz	r1, 8009f0a <_puts_r+0x76>
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	da2e      	bge.n	8009f30 <_puts_r+0x9c>
 8009ed2:	4622      	mov	r2, r4
 8009ed4:	210a      	movs	r1, #10
 8009ed6:	4628      	mov	r0, r5
 8009ed8:	f000 f87b 	bl	8009fd2 <__swbuf_r>
 8009edc:	3001      	adds	r0, #1
 8009ede:	d007      	beq.n	8009ef0 <_puts_r+0x5c>
 8009ee0:	250a      	movs	r5, #10
 8009ee2:	e007      	b.n	8009ef4 <_puts_r+0x60>
 8009ee4:	4621      	mov	r1, r4
 8009ee6:	4628      	mov	r0, r5
 8009ee8:	f000 f8b0 	bl	800a04c <__swsetup_r>
 8009eec:	2800      	cmp	r0, #0
 8009eee:	d0e7      	beq.n	8009ec0 <_puts_r+0x2c>
 8009ef0:	f04f 35ff 	mov.w	r5, #4294967295
 8009ef4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009ef6:	07da      	lsls	r2, r3, #31
 8009ef8:	d405      	bmi.n	8009f06 <_puts_r+0x72>
 8009efa:	89a3      	ldrh	r3, [r4, #12]
 8009efc:	059b      	lsls	r3, r3, #22
 8009efe:	d402      	bmi.n	8009f06 <_puts_r+0x72>
 8009f00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009f02:	f000 f979 	bl	800a1f8 <__retarget_lock_release_recursive>
 8009f06:	4628      	mov	r0, r5
 8009f08:	bd70      	pop	{r4, r5, r6, pc}
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	da04      	bge.n	8009f18 <_puts_r+0x84>
 8009f0e:	69a2      	ldr	r2, [r4, #24]
 8009f10:	429a      	cmp	r2, r3
 8009f12:	dc06      	bgt.n	8009f22 <_puts_r+0x8e>
 8009f14:	290a      	cmp	r1, #10
 8009f16:	d004      	beq.n	8009f22 <_puts_r+0x8e>
 8009f18:	6823      	ldr	r3, [r4, #0]
 8009f1a:	1c5a      	adds	r2, r3, #1
 8009f1c:	6022      	str	r2, [r4, #0]
 8009f1e:	7019      	strb	r1, [r3, #0]
 8009f20:	e7cf      	b.n	8009ec2 <_puts_r+0x2e>
 8009f22:	4622      	mov	r2, r4
 8009f24:	4628      	mov	r0, r5
 8009f26:	f000 f854 	bl	8009fd2 <__swbuf_r>
 8009f2a:	3001      	adds	r0, #1
 8009f2c:	d1c9      	bne.n	8009ec2 <_puts_r+0x2e>
 8009f2e:	e7df      	b.n	8009ef0 <_puts_r+0x5c>
 8009f30:	6823      	ldr	r3, [r4, #0]
 8009f32:	250a      	movs	r5, #10
 8009f34:	1c5a      	adds	r2, r3, #1
 8009f36:	6022      	str	r2, [r4, #0]
 8009f38:	701d      	strb	r5, [r3, #0]
 8009f3a:	e7db      	b.n	8009ef4 <_puts_r+0x60>

08009f3c <puts>:
 8009f3c:	4b02      	ldr	r3, [pc, #8]	; (8009f48 <puts+0xc>)
 8009f3e:	4601      	mov	r1, r0
 8009f40:	6818      	ldr	r0, [r3, #0]
 8009f42:	f7ff bfa7 	b.w	8009e94 <_puts_r>
 8009f46:	bf00      	nop
 8009f48:	20000080 	.word	0x20000080

08009f4c <__sread>:
 8009f4c:	b510      	push	{r4, lr}
 8009f4e:	460c      	mov	r4, r1
 8009f50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f54:	f000 f900 	bl	800a158 <_read_r>
 8009f58:	2800      	cmp	r0, #0
 8009f5a:	bfab      	itete	ge
 8009f5c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009f5e:	89a3      	ldrhlt	r3, [r4, #12]
 8009f60:	181b      	addge	r3, r3, r0
 8009f62:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009f66:	bfac      	ite	ge
 8009f68:	6563      	strge	r3, [r4, #84]	; 0x54
 8009f6a:	81a3      	strhlt	r3, [r4, #12]
 8009f6c:	bd10      	pop	{r4, pc}

08009f6e <__swrite>:
 8009f6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f72:	461f      	mov	r7, r3
 8009f74:	898b      	ldrh	r3, [r1, #12]
 8009f76:	05db      	lsls	r3, r3, #23
 8009f78:	4605      	mov	r5, r0
 8009f7a:	460c      	mov	r4, r1
 8009f7c:	4616      	mov	r6, r2
 8009f7e:	d505      	bpl.n	8009f8c <__swrite+0x1e>
 8009f80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f84:	2302      	movs	r3, #2
 8009f86:	2200      	movs	r2, #0
 8009f88:	f000 f8d4 	bl	800a134 <_lseek_r>
 8009f8c:	89a3      	ldrh	r3, [r4, #12]
 8009f8e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009f92:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009f96:	81a3      	strh	r3, [r4, #12]
 8009f98:	4632      	mov	r2, r6
 8009f9a:	463b      	mov	r3, r7
 8009f9c:	4628      	mov	r0, r5
 8009f9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009fa2:	f000 b8eb 	b.w	800a17c <_write_r>

08009fa6 <__sseek>:
 8009fa6:	b510      	push	{r4, lr}
 8009fa8:	460c      	mov	r4, r1
 8009faa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009fae:	f000 f8c1 	bl	800a134 <_lseek_r>
 8009fb2:	1c43      	adds	r3, r0, #1
 8009fb4:	89a3      	ldrh	r3, [r4, #12]
 8009fb6:	bf15      	itete	ne
 8009fb8:	6560      	strne	r0, [r4, #84]	; 0x54
 8009fba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009fbe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009fc2:	81a3      	strheq	r3, [r4, #12]
 8009fc4:	bf18      	it	ne
 8009fc6:	81a3      	strhne	r3, [r4, #12]
 8009fc8:	bd10      	pop	{r4, pc}

08009fca <__sclose>:
 8009fca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009fce:	f000 b8a1 	b.w	800a114 <_close_r>

08009fd2 <__swbuf_r>:
 8009fd2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fd4:	460e      	mov	r6, r1
 8009fd6:	4614      	mov	r4, r2
 8009fd8:	4605      	mov	r5, r0
 8009fda:	b118      	cbz	r0, 8009fe4 <__swbuf_r+0x12>
 8009fdc:	6a03      	ldr	r3, [r0, #32]
 8009fde:	b90b      	cbnz	r3, 8009fe4 <__swbuf_r+0x12>
 8009fe0:	f7ff ff08 	bl	8009df4 <__sinit>
 8009fe4:	69a3      	ldr	r3, [r4, #24]
 8009fe6:	60a3      	str	r3, [r4, #8]
 8009fe8:	89a3      	ldrh	r3, [r4, #12]
 8009fea:	071a      	lsls	r2, r3, #28
 8009fec:	d525      	bpl.n	800a03a <__swbuf_r+0x68>
 8009fee:	6923      	ldr	r3, [r4, #16]
 8009ff0:	b31b      	cbz	r3, 800a03a <__swbuf_r+0x68>
 8009ff2:	6823      	ldr	r3, [r4, #0]
 8009ff4:	6922      	ldr	r2, [r4, #16]
 8009ff6:	1a98      	subs	r0, r3, r2
 8009ff8:	6963      	ldr	r3, [r4, #20]
 8009ffa:	b2f6      	uxtb	r6, r6
 8009ffc:	4283      	cmp	r3, r0
 8009ffe:	4637      	mov	r7, r6
 800a000:	dc04      	bgt.n	800a00c <__swbuf_r+0x3a>
 800a002:	4621      	mov	r1, r4
 800a004:	4628      	mov	r0, r5
 800a006:	f001 fdbb 	bl	800bb80 <_fflush_r>
 800a00a:	b9e0      	cbnz	r0, 800a046 <__swbuf_r+0x74>
 800a00c:	68a3      	ldr	r3, [r4, #8]
 800a00e:	3b01      	subs	r3, #1
 800a010:	60a3      	str	r3, [r4, #8]
 800a012:	6823      	ldr	r3, [r4, #0]
 800a014:	1c5a      	adds	r2, r3, #1
 800a016:	6022      	str	r2, [r4, #0]
 800a018:	701e      	strb	r6, [r3, #0]
 800a01a:	6962      	ldr	r2, [r4, #20]
 800a01c:	1c43      	adds	r3, r0, #1
 800a01e:	429a      	cmp	r2, r3
 800a020:	d004      	beq.n	800a02c <__swbuf_r+0x5a>
 800a022:	89a3      	ldrh	r3, [r4, #12]
 800a024:	07db      	lsls	r3, r3, #31
 800a026:	d506      	bpl.n	800a036 <__swbuf_r+0x64>
 800a028:	2e0a      	cmp	r6, #10
 800a02a:	d104      	bne.n	800a036 <__swbuf_r+0x64>
 800a02c:	4621      	mov	r1, r4
 800a02e:	4628      	mov	r0, r5
 800a030:	f001 fda6 	bl	800bb80 <_fflush_r>
 800a034:	b938      	cbnz	r0, 800a046 <__swbuf_r+0x74>
 800a036:	4638      	mov	r0, r7
 800a038:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a03a:	4621      	mov	r1, r4
 800a03c:	4628      	mov	r0, r5
 800a03e:	f000 f805 	bl	800a04c <__swsetup_r>
 800a042:	2800      	cmp	r0, #0
 800a044:	d0d5      	beq.n	8009ff2 <__swbuf_r+0x20>
 800a046:	f04f 37ff 	mov.w	r7, #4294967295
 800a04a:	e7f4      	b.n	800a036 <__swbuf_r+0x64>

0800a04c <__swsetup_r>:
 800a04c:	b538      	push	{r3, r4, r5, lr}
 800a04e:	4b2a      	ldr	r3, [pc, #168]	; (800a0f8 <__swsetup_r+0xac>)
 800a050:	4605      	mov	r5, r0
 800a052:	6818      	ldr	r0, [r3, #0]
 800a054:	460c      	mov	r4, r1
 800a056:	b118      	cbz	r0, 800a060 <__swsetup_r+0x14>
 800a058:	6a03      	ldr	r3, [r0, #32]
 800a05a:	b90b      	cbnz	r3, 800a060 <__swsetup_r+0x14>
 800a05c:	f7ff feca 	bl	8009df4 <__sinit>
 800a060:	89a3      	ldrh	r3, [r4, #12]
 800a062:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a066:	0718      	lsls	r0, r3, #28
 800a068:	d422      	bmi.n	800a0b0 <__swsetup_r+0x64>
 800a06a:	06d9      	lsls	r1, r3, #27
 800a06c:	d407      	bmi.n	800a07e <__swsetup_r+0x32>
 800a06e:	2309      	movs	r3, #9
 800a070:	602b      	str	r3, [r5, #0]
 800a072:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a076:	81a3      	strh	r3, [r4, #12]
 800a078:	f04f 30ff 	mov.w	r0, #4294967295
 800a07c:	e034      	b.n	800a0e8 <__swsetup_r+0x9c>
 800a07e:	0758      	lsls	r0, r3, #29
 800a080:	d512      	bpl.n	800a0a8 <__swsetup_r+0x5c>
 800a082:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a084:	b141      	cbz	r1, 800a098 <__swsetup_r+0x4c>
 800a086:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a08a:	4299      	cmp	r1, r3
 800a08c:	d002      	beq.n	800a094 <__swsetup_r+0x48>
 800a08e:	4628      	mov	r0, r5
 800a090:	f000 ff30 	bl	800aef4 <_free_r>
 800a094:	2300      	movs	r3, #0
 800a096:	6363      	str	r3, [r4, #52]	; 0x34
 800a098:	89a3      	ldrh	r3, [r4, #12]
 800a09a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a09e:	81a3      	strh	r3, [r4, #12]
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	6063      	str	r3, [r4, #4]
 800a0a4:	6923      	ldr	r3, [r4, #16]
 800a0a6:	6023      	str	r3, [r4, #0]
 800a0a8:	89a3      	ldrh	r3, [r4, #12]
 800a0aa:	f043 0308 	orr.w	r3, r3, #8
 800a0ae:	81a3      	strh	r3, [r4, #12]
 800a0b0:	6923      	ldr	r3, [r4, #16]
 800a0b2:	b94b      	cbnz	r3, 800a0c8 <__swsetup_r+0x7c>
 800a0b4:	89a3      	ldrh	r3, [r4, #12]
 800a0b6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a0ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a0be:	d003      	beq.n	800a0c8 <__swsetup_r+0x7c>
 800a0c0:	4621      	mov	r1, r4
 800a0c2:	4628      	mov	r0, r5
 800a0c4:	f001 fdaa 	bl	800bc1c <__smakebuf_r>
 800a0c8:	89a0      	ldrh	r0, [r4, #12]
 800a0ca:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a0ce:	f010 0301 	ands.w	r3, r0, #1
 800a0d2:	d00a      	beq.n	800a0ea <__swsetup_r+0x9e>
 800a0d4:	2300      	movs	r3, #0
 800a0d6:	60a3      	str	r3, [r4, #8]
 800a0d8:	6963      	ldr	r3, [r4, #20]
 800a0da:	425b      	negs	r3, r3
 800a0dc:	61a3      	str	r3, [r4, #24]
 800a0de:	6923      	ldr	r3, [r4, #16]
 800a0e0:	b943      	cbnz	r3, 800a0f4 <__swsetup_r+0xa8>
 800a0e2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a0e6:	d1c4      	bne.n	800a072 <__swsetup_r+0x26>
 800a0e8:	bd38      	pop	{r3, r4, r5, pc}
 800a0ea:	0781      	lsls	r1, r0, #30
 800a0ec:	bf58      	it	pl
 800a0ee:	6963      	ldrpl	r3, [r4, #20]
 800a0f0:	60a3      	str	r3, [r4, #8]
 800a0f2:	e7f4      	b.n	800a0de <__swsetup_r+0x92>
 800a0f4:	2000      	movs	r0, #0
 800a0f6:	e7f7      	b.n	800a0e8 <__swsetup_r+0x9c>
 800a0f8:	20000080 	.word	0x20000080

0800a0fc <memset>:
 800a0fc:	4402      	add	r2, r0
 800a0fe:	4603      	mov	r3, r0
 800a100:	4293      	cmp	r3, r2
 800a102:	d100      	bne.n	800a106 <memset+0xa>
 800a104:	4770      	bx	lr
 800a106:	f803 1b01 	strb.w	r1, [r3], #1
 800a10a:	e7f9      	b.n	800a100 <memset+0x4>

0800a10c <_localeconv_r>:
 800a10c:	4800      	ldr	r0, [pc, #0]	; (800a110 <_localeconv_r+0x4>)
 800a10e:	4770      	bx	lr
 800a110:	20000174 	.word	0x20000174

0800a114 <_close_r>:
 800a114:	b538      	push	{r3, r4, r5, lr}
 800a116:	4d06      	ldr	r5, [pc, #24]	; (800a130 <_close_r+0x1c>)
 800a118:	2300      	movs	r3, #0
 800a11a:	4604      	mov	r4, r0
 800a11c:	4608      	mov	r0, r1
 800a11e:	602b      	str	r3, [r5, #0]
 800a120:	f7f8 fd31 	bl	8002b86 <_close>
 800a124:	1c43      	adds	r3, r0, #1
 800a126:	d102      	bne.n	800a12e <_close_r+0x1a>
 800a128:	682b      	ldr	r3, [r5, #0]
 800a12a:	b103      	cbz	r3, 800a12e <_close_r+0x1a>
 800a12c:	6023      	str	r3, [r4, #0]
 800a12e:	bd38      	pop	{r3, r4, r5, pc}
 800a130:	20000860 	.word	0x20000860

0800a134 <_lseek_r>:
 800a134:	b538      	push	{r3, r4, r5, lr}
 800a136:	4d07      	ldr	r5, [pc, #28]	; (800a154 <_lseek_r+0x20>)
 800a138:	4604      	mov	r4, r0
 800a13a:	4608      	mov	r0, r1
 800a13c:	4611      	mov	r1, r2
 800a13e:	2200      	movs	r2, #0
 800a140:	602a      	str	r2, [r5, #0]
 800a142:	461a      	mov	r2, r3
 800a144:	f7f8 fd46 	bl	8002bd4 <_lseek>
 800a148:	1c43      	adds	r3, r0, #1
 800a14a:	d102      	bne.n	800a152 <_lseek_r+0x1e>
 800a14c:	682b      	ldr	r3, [r5, #0]
 800a14e:	b103      	cbz	r3, 800a152 <_lseek_r+0x1e>
 800a150:	6023      	str	r3, [r4, #0]
 800a152:	bd38      	pop	{r3, r4, r5, pc}
 800a154:	20000860 	.word	0x20000860

0800a158 <_read_r>:
 800a158:	b538      	push	{r3, r4, r5, lr}
 800a15a:	4d07      	ldr	r5, [pc, #28]	; (800a178 <_read_r+0x20>)
 800a15c:	4604      	mov	r4, r0
 800a15e:	4608      	mov	r0, r1
 800a160:	4611      	mov	r1, r2
 800a162:	2200      	movs	r2, #0
 800a164:	602a      	str	r2, [r5, #0]
 800a166:	461a      	mov	r2, r3
 800a168:	f7f8 fcd4 	bl	8002b14 <_read>
 800a16c:	1c43      	adds	r3, r0, #1
 800a16e:	d102      	bne.n	800a176 <_read_r+0x1e>
 800a170:	682b      	ldr	r3, [r5, #0]
 800a172:	b103      	cbz	r3, 800a176 <_read_r+0x1e>
 800a174:	6023      	str	r3, [r4, #0]
 800a176:	bd38      	pop	{r3, r4, r5, pc}
 800a178:	20000860 	.word	0x20000860

0800a17c <_write_r>:
 800a17c:	b538      	push	{r3, r4, r5, lr}
 800a17e:	4d07      	ldr	r5, [pc, #28]	; (800a19c <_write_r+0x20>)
 800a180:	4604      	mov	r4, r0
 800a182:	4608      	mov	r0, r1
 800a184:	4611      	mov	r1, r2
 800a186:	2200      	movs	r2, #0
 800a188:	602a      	str	r2, [r5, #0]
 800a18a:	461a      	mov	r2, r3
 800a18c:	f7f8 fcdf 	bl	8002b4e <_write>
 800a190:	1c43      	adds	r3, r0, #1
 800a192:	d102      	bne.n	800a19a <_write_r+0x1e>
 800a194:	682b      	ldr	r3, [r5, #0]
 800a196:	b103      	cbz	r3, 800a19a <_write_r+0x1e>
 800a198:	6023      	str	r3, [r4, #0]
 800a19a:	bd38      	pop	{r3, r4, r5, pc}
 800a19c:	20000860 	.word	0x20000860

0800a1a0 <__errno>:
 800a1a0:	4b01      	ldr	r3, [pc, #4]	; (800a1a8 <__errno+0x8>)
 800a1a2:	6818      	ldr	r0, [r3, #0]
 800a1a4:	4770      	bx	lr
 800a1a6:	bf00      	nop
 800a1a8:	20000080 	.word	0x20000080

0800a1ac <__libc_init_array>:
 800a1ac:	b570      	push	{r4, r5, r6, lr}
 800a1ae:	4d0d      	ldr	r5, [pc, #52]	; (800a1e4 <__libc_init_array+0x38>)
 800a1b0:	4c0d      	ldr	r4, [pc, #52]	; (800a1e8 <__libc_init_array+0x3c>)
 800a1b2:	1b64      	subs	r4, r4, r5
 800a1b4:	10a4      	asrs	r4, r4, #2
 800a1b6:	2600      	movs	r6, #0
 800a1b8:	42a6      	cmp	r6, r4
 800a1ba:	d109      	bne.n	800a1d0 <__libc_init_array+0x24>
 800a1bc:	4d0b      	ldr	r5, [pc, #44]	; (800a1ec <__libc_init_array+0x40>)
 800a1be:	4c0c      	ldr	r4, [pc, #48]	; (800a1f0 <__libc_init_array+0x44>)
 800a1c0:	f001 fe8e 	bl	800bee0 <_init>
 800a1c4:	1b64      	subs	r4, r4, r5
 800a1c6:	10a4      	asrs	r4, r4, #2
 800a1c8:	2600      	movs	r6, #0
 800a1ca:	42a6      	cmp	r6, r4
 800a1cc:	d105      	bne.n	800a1da <__libc_init_array+0x2e>
 800a1ce:	bd70      	pop	{r4, r5, r6, pc}
 800a1d0:	f855 3b04 	ldr.w	r3, [r5], #4
 800a1d4:	4798      	blx	r3
 800a1d6:	3601      	adds	r6, #1
 800a1d8:	e7ee      	b.n	800a1b8 <__libc_init_array+0xc>
 800a1da:	f855 3b04 	ldr.w	r3, [r5], #4
 800a1de:	4798      	blx	r3
 800a1e0:	3601      	adds	r6, #1
 800a1e2:	e7f2      	b.n	800a1ca <__libc_init_array+0x1e>
 800a1e4:	0800c4d4 	.word	0x0800c4d4
 800a1e8:	0800c4d4 	.word	0x0800c4d4
 800a1ec:	0800c4d4 	.word	0x0800c4d4
 800a1f0:	0800c4d8 	.word	0x0800c4d8

0800a1f4 <__retarget_lock_init_recursive>:
 800a1f4:	4770      	bx	lr

0800a1f6 <__retarget_lock_acquire_recursive>:
 800a1f6:	4770      	bx	lr

0800a1f8 <__retarget_lock_release_recursive>:
 800a1f8:	4770      	bx	lr

0800a1fa <quorem>:
 800a1fa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1fe:	6903      	ldr	r3, [r0, #16]
 800a200:	690c      	ldr	r4, [r1, #16]
 800a202:	42a3      	cmp	r3, r4
 800a204:	4607      	mov	r7, r0
 800a206:	db7e      	blt.n	800a306 <quorem+0x10c>
 800a208:	3c01      	subs	r4, #1
 800a20a:	f101 0814 	add.w	r8, r1, #20
 800a20e:	f100 0514 	add.w	r5, r0, #20
 800a212:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a216:	9301      	str	r3, [sp, #4]
 800a218:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a21c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a220:	3301      	adds	r3, #1
 800a222:	429a      	cmp	r2, r3
 800a224:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a228:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a22c:	fbb2 f6f3 	udiv	r6, r2, r3
 800a230:	d331      	bcc.n	800a296 <quorem+0x9c>
 800a232:	f04f 0e00 	mov.w	lr, #0
 800a236:	4640      	mov	r0, r8
 800a238:	46ac      	mov	ip, r5
 800a23a:	46f2      	mov	sl, lr
 800a23c:	f850 2b04 	ldr.w	r2, [r0], #4
 800a240:	b293      	uxth	r3, r2
 800a242:	fb06 e303 	mla	r3, r6, r3, lr
 800a246:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a24a:	0c1a      	lsrs	r2, r3, #16
 800a24c:	b29b      	uxth	r3, r3
 800a24e:	ebaa 0303 	sub.w	r3, sl, r3
 800a252:	f8dc a000 	ldr.w	sl, [ip]
 800a256:	fa13 f38a 	uxtah	r3, r3, sl
 800a25a:	fb06 220e 	mla	r2, r6, lr, r2
 800a25e:	9300      	str	r3, [sp, #0]
 800a260:	9b00      	ldr	r3, [sp, #0]
 800a262:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a266:	b292      	uxth	r2, r2
 800a268:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a26c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a270:	f8bd 3000 	ldrh.w	r3, [sp]
 800a274:	4581      	cmp	r9, r0
 800a276:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a27a:	f84c 3b04 	str.w	r3, [ip], #4
 800a27e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a282:	d2db      	bcs.n	800a23c <quorem+0x42>
 800a284:	f855 300b 	ldr.w	r3, [r5, fp]
 800a288:	b92b      	cbnz	r3, 800a296 <quorem+0x9c>
 800a28a:	9b01      	ldr	r3, [sp, #4]
 800a28c:	3b04      	subs	r3, #4
 800a28e:	429d      	cmp	r5, r3
 800a290:	461a      	mov	r2, r3
 800a292:	d32c      	bcc.n	800a2ee <quorem+0xf4>
 800a294:	613c      	str	r4, [r7, #16]
 800a296:	4638      	mov	r0, r7
 800a298:	f001 f9a8 	bl	800b5ec <__mcmp>
 800a29c:	2800      	cmp	r0, #0
 800a29e:	db22      	blt.n	800a2e6 <quorem+0xec>
 800a2a0:	3601      	adds	r6, #1
 800a2a2:	4629      	mov	r1, r5
 800a2a4:	2000      	movs	r0, #0
 800a2a6:	f858 2b04 	ldr.w	r2, [r8], #4
 800a2aa:	f8d1 c000 	ldr.w	ip, [r1]
 800a2ae:	b293      	uxth	r3, r2
 800a2b0:	1ac3      	subs	r3, r0, r3
 800a2b2:	0c12      	lsrs	r2, r2, #16
 800a2b4:	fa13 f38c 	uxtah	r3, r3, ip
 800a2b8:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800a2bc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a2c0:	b29b      	uxth	r3, r3
 800a2c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a2c6:	45c1      	cmp	r9, r8
 800a2c8:	f841 3b04 	str.w	r3, [r1], #4
 800a2cc:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a2d0:	d2e9      	bcs.n	800a2a6 <quorem+0xac>
 800a2d2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a2d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a2da:	b922      	cbnz	r2, 800a2e6 <quorem+0xec>
 800a2dc:	3b04      	subs	r3, #4
 800a2de:	429d      	cmp	r5, r3
 800a2e0:	461a      	mov	r2, r3
 800a2e2:	d30a      	bcc.n	800a2fa <quorem+0x100>
 800a2e4:	613c      	str	r4, [r7, #16]
 800a2e6:	4630      	mov	r0, r6
 800a2e8:	b003      	add	sp, #12
 800a2ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2ee:	6812      	ldr	r2, [r2, #0]
 800a2f0:	3b04      	subs	r3, #4
 800a2f2:	2a00      	cmp	r2, #0
 800a2f4:	d1ce      	bne.n	800a294 <quorem+0x9a>
 800a2f6:	3c01      	subs	r4, #1
 800a2f8:	e7c9      	b.n	800a28e <quorem+0x94>
 800a2fa:	6812      	ldr	r2, [r2, #0]
 800a2fc:	3b04      	subs	r3, #4
 800a2fe:	2a00      	cmp	r2, #0
 800a300:	d1f0      	bne.n	800a2e4 <quorem+0xea>
 800a302:	3c01      	subs	r4, #1
 800a304:	e7eb      	b.n	800a2de <quorem+0xe4>
 800a306:	2000      	movs	r0, #0
 800a308:	e7ee      	b.n	800a2e8 <quorem+0xee>
 800a30a:	0000      	movs	r0, r0
 800a30c:	0000      	movs	r0, r0
	...

0800a310 <_dtoa_r>:
 800a310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a314:	ed2d 8b04 	vpush	{d8-d9}
 800a318:	69c5      	ldr	r5, [r0, #28]
 800a31a:	b093      	sub	sp, #76	; 0x4c
 800a31c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a320:	ec57 6b10 	vmov	r6, r7, d0
 800a324:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a328:	9107      	str	r1, [sp, #28]
 800a32a:	4604      	mov	r4, r0
 800a32c:	920a      	str	r2, [sp, #40]	; 0x28
 800a32e:	930d      	str	r3, [sp, #52]	; 0x34
 800a330:	b975      	cbnz	r5, 800a350 <_dtoa_r+0x40>
 800a332:	2010      	movs	r0, #16
 800a334:	f000 fe2a 	bl	800af8c <malloc>
 800a338:	4602      	mov	r2, r0
 800a33a:	61e0      	str	r0, [r4, #28]
 800a33c:	b920      	cbnz	r0, 800a348 <_dtoa_r+0x38>
 800a33e:	4bae      	ldr	r3, [pc, #696]	; (800a5f8 <_dtoa_r+0x2e8>)
 800a340:	21ef      	movs	r1, #239	; 0xef
 800a342:	48ae      	ldr	r0, [pc, #696]	; (800a5fc <_dtoa_r+0x2ec>)
 800a344:	f001 fd1a 	bl	800bd7c <__assert_func>
 800a348:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a34c:	6005      	str	r5, [r0, #0]
 800a34e:	60c5      	str	r5, [r0, #12]
 800a350:	69e3      	ldr	r3, [r4, #28]
 800a352:	6819      	ldr	r1, [r3, #0]
 800a354:	b151      	cbz	r1, 800a36c <_dtoa_r+0x5c>
 800a356:	685a      	ldr	r2, [r3, #4]
 800a358:	604a      	str	r2, [r1, #4]
 800a35a:	2301      	movs	r3, #1
 800a35c:	4093      	lsls	r3, r2
 800a35e:	608b      	str	r3, [r1, #8]
 800a360:	4620      	mov	r0, r4
 800a362:	f000 ff07 	bl	800b174 <_Bfree>
 800a366:	69e3      	ldr	r3, [r4, #28]
 800a368:	2200      	movs	r2, #0
 800a36a:	601a      	str	r2, [r3, #0]
 800a36c:	1e3b      	subs	r3, r7, #0
 800a36e:	bfbb      	ittet	lt
 800a370:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a374:	9303      	strlt	r3, [sp, #12]
 800a376:	2300      	movge	r3, #0
 800a378:	2201      	movlt	r2, #1
 800a37a:	bfac      	ite	ge
 800a37c:	f8c8 3000 	strge.w	r3, [r8]
 800a380:	f8c8 2000 	strlt.w	r2, [r8]
 800a384:	4b9e      	ldr	r3, [pc, #632]	; (800a600 <_dtoa_r+0x2f0>)
 800a386:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a38a:	ea33 0308 	bics.w	r3, r3, r8
 800a38e:	d11b      	bne.n	800a3c8 <_dtoa_r+0xb8>
 800a390:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a392:	f242 730f 	movw	r3, #9999	; 0x270f
 800a396:	6013      	str	r3, [r2, #0]
 800a398:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a39c:	4333      	orrs	r3, r6
 800a39e:	f000 8593 	beq.w	800aec8 <_dtoa_r+0xbb8>
 800a3a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a3a4:	b963      	cbnz	r3, 800a3c0 <_dtoa_r+0xb0>
 800a3a6:	4b97      	ldr	r3, [pc, #604]	; (800a604 <_dtoa_r+0x2f4>)
 800a3a8:	e027      	b.n	800a3fa <_dtoa_r+0xea>
 800a3aa:	4b97      	ldr	r3, [pc, #604]	; (800a608 <_dtoa_r+0x2f8>)
 800a3ac:	9300      	str	r3, [sp, #0]
 800a3ae:	3308      	adds	r3, #8
 800a3b0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a3b2:	6013      	str	r3, [r2, #0]
 800a3b4:	9800      	ldr	r0, [sp, #0]
 800a3b6:	b013      	add	sp, #76	; 0x4c
 800a3b8:	ecbd 8b04 	vpop	{d8-d9}
 800a3bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3c0:	4b90      	ldr	r3, [pc, #576]	; (800a604 <_dtoa_r+0x2f4>)
 800a3c2:	9300      	str	r3, [sp, #0]
 800a3c4:	3303      	adds	r3, #3
 800a3c6:	e7f3      	b.n	800a3b0 <_dtoa_r+0xa0>
 800a3c8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a3cc:	2200      	movs	r2, #0
 800a3ce:	ec51 0b17 	vmov	r0, r1, d7
 800a3d2:	eeb0 8a47 	vmov.f32	s16, s14
 800a3d6:	eef0 8a67 	vmov.f32	s17, s15
 800a3da:	2300      	movs	r3, #0
 800a3dc:	f7f6 fb74 	bl	8000ac8 <__aeabi_dcmpeq>
 800a3e0:	4681      	mov	r9, r0
 800a3e2:	b160      	cbz	r0, 800a3fe <_dtoa_r+0xee>
 800a3e4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a3e6:	2301      	movs	r3, #1
 800a3e8:	6013      	str	r3, [r2, #0]
 800a3ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	f000 8568 	beq.w	800aec2 <_dtoa_r+0xbb2>
 800a3f2:	4b86      	ldr	r3, [pc, #536]	; (800a60c <_dtoa_r+0x2fc>)
 800a3f4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a3f6:	6013      	str	r3, [r2, #0]
 800a3f8:	3b01      	subs	r3, #1
 800a3fa:	9300      	str	r3, [sp, #0]
 800a3fc:	e7da      	b.n	800a3b4 <_dtoa_r+0xa4>
 800a3fe:	aa10      	add	r2, sp, #64	; 0x40
 800a400:	a911      	add	r1, sp, #68	; 0x44
 800a402:	4620      	mov	r0, r4
 800a404:	eeb0 0a48 	vmov.f32	s0, s16
 800a408:	eef0 0a68 	vmov.f32	s1, s17
 800a40c:	f001 f994 	bl	800b738 <__d2b>
 800a410:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a414:	4682      	mov	sl, r0
 800a416:	2d00      	cmp	r5, #0
 800a418:	d07f      	beq.n	800a51a <_dtoa_r+0x20a>
 800a41a:	ee18 3a90 	vmov	r3, s17
 800a41e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a422:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800a426:	ec51 0b18 	vmov	r0, r1, d8
 800a42a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a42e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a432:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800a436:	4619      	mov	r1, r3
 800a438:	2200      	movs	r2, #0
 800a43a:	4b75      	ldr	r3, [pc, #468]	; (800a610 <_dtoa_r+0x300>)
 800a43c:	f7f5 ff24 	bl	8000288 <__aeabi_dsub>
 800a440:	a367      	add	r3, pc, #412	; (adr r3, 800a5e0 <_dtoa_r+0x2d0>)
 800a442:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a446:	f7f6 f8d7 	bl	80005f8 <__aeabi_dmul>
 800a44a:	a367      	add	r3, pc, #412	; (adr r3, 800a5e8 <_dtoa_r+0x2d8>)
 800a44c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a450:	f7f5 ff1c 	bl	800028c <__adddf3>
 800a454:	4606      	mov	r6, r0
 800a456:	4628      	mov	r0, r5
 800a458:	460f      	mov	r7, r1
 800a45a:	f7f6 f863 	bl	8000524 <__aeabi_i2d>
 800a45e:	a364      	add	r3, pc, #400	; (adr r3, 800a5f0 <_dtoa_r+0x2e0>)
 800a460:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a464:	f7f6 f8c8 	bl	80005f8 <__aeabi_dmul>
 800a468:	4602      	mov	r2, r0
 800a46a:	460b      	mov	r3, r1
 800a46c:	4630      	mov	r0, r6
 800a46e:	4639      	mov	r1, r7
 800a470:	f7f5 ff0c 	bl	800028c <__adddf3>
 800a474:	4606      	mov	r6, r0
 800a476:	460f      	mov	r7, r1
 800a478:	f7f6 fb6e 	bl	8000b58 <__aeabi_d2iz>
 800a47c:	2200      	movs	r2, #0
 800a47e:	4683      	mov	fp, r0
 800a480:	2300      	movs	r3, #0
 800a482:	4630      	mov	r0, r6
 800a484:	4639      	mov	r1, r7
 800a486:	f7f6 fb29 	bl	8000adc <__aeabi_dcmplt>
 800a48a:	b148      	cbz	r0, 800a4a0 <_dtoa_r+0x190>
 800a48c:	4658      	mov	r0, fp
 800a48e:	f7f6 f849 	bl	8000524 <__aeabi_i2d>
 800a492:	4632      	mov	r2, r6
 800a494:	463b      	mov	r3, r7
 800a496:	f7f6 fb17 	bl	8000ac8 <__aeabi_dcmpeq>
 800a49a:	b908      	cbnz	r0, 800a4a0 <_dtoa_r+0x190>
 800a49c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a4a0:	f1bb 0f16 	cmp.w	fp, #22
 800a4a4:	d857      	bhi.n	800a556 <_dtoa_r+0x246>
 800a4a6:	4b5b      	ldr	r3, [pc, #364]	; (800a614 <_dtoa_r+0x304>)
 800a4a8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a4ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4b0:	ec51 0b18 	vmov	r0, r1, d8
 800a4b4:	f7f6 fb12 	bl	8000adc <__aeabi_dcmplt>
 800a4b8:	2800      	cmp	r0, #0
 800a4ba:	d04e      	beq.n	800a55a <_dtoa_r+0x24a>
 800a4bc:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a4c0:	2300      	movs	r3, #0
 800a4c2:	930c      	str	r3, [sp, #48]	; 0x30
 800a4c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a4c6:	1b5b      	subs	r3, r3, r5
 800a4c8:	1e5a      	subs	r2, r3, #1
 800a4ca:	bf45      	ittet	mi
 800a4cc:	f1c3 0301 	rsbmi	r3, r3, #1
 800a4d0:	9305      	strmi	r3, [sp, #20]
 800a4d2:	2300      	movpl	r3, #0
 800a4d4:	2300      	movmi	r3, #0
 800a4d6:	9206      	str	r2, [sp, #24]
 800a4d8:	bf54      	ite	pl
 800a4da:	9305      	strpl	r3, [sp, #20]
 800a4dc:	9306      	strmi	r3, [sp, #24]
 800a4de:	f1bb 0f00 	cmp.w	fp, #0
 800a4e2:	db3c      	blt.n	800a55e <_dtoa_r+0x24e>
 800a4e4:	9b06      	ldr	r3, [sp, #24]
 800a4e6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800a4ea:	445b      	add	r3, fp
 800a4ec:	9306      	str	r3, [sp, #24]
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	9308      	str	r3, [sp, #32]
 800a4f2:	9b07      	ldr	r3, [sp, #28]
 800a4f4:	2b09      	cmp	r3, #9
 800a4f6:	d868      	bhi.n	800a5ca <_dtoa_r+0x2ba>
 800a4f8:	2b05      	cmp	r3, #5
 800a4fa:	bfc4      	itt	gt
 800a4fc:	3b04      	subgt	r3, #4
 800a4fe:	9307      	strgt	r3, [sp, #28]
 800a500:	9b07      	ldr	r3, [sp, #28]
 800a502:	f1a3 0302 	sub.w	r3, r3, #2
 800a506:	bfcc      	ite	gt
 800a508:	2500      	movgt	r5, #0
 800a50a:	2501      	movle	r5, #1
 800a50c:	2b03      	cmp	r3, #3
 800a50e:	f200 8085 	bhi.w	800a61c <_dtoa_r+0x30c>
 800a512:	e8df f003 	tbb	[pc, r3]
 800a516:	3b2e      	.short	0x3b2e
 800a518:	5839      	.short	0x5839
 800a51a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a51e:	441d      	add	r5, r3
 800a520:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a524:	2b20      	cmp	r3, #32
 800a526:	bfc1      	itttt	gt
 800a528:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a52c:	fa08 f803 	lslgt.w	r8, r8, r3
 800a530:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800a534:	fa26 f303 	lsrgt.w	r3, r6, r3
 800a538:	bfd6      	itet	le
 800a53a:	f1c3 0320 	rsble	r3, r3, #32
 800a53e:	ea48 0003 	orrgt.w	r0, r8, r3
 800a542:	fa06 f003 	lslle.w	r0, r6, r3
 800a546:	f7f5 ffdd 	bl	8000504 <__aeabi_ui2d>
 800a54a:	2201      	movs	r2, #1
 800a54c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800a550:	3d01      	subs	r5, #1
 800a552:	920e      	str	r2, [sp, #56]	; 0x38
 800a554:	e76f      	b.n	800a436 <_dtoa_r+0x126>
 800a556:	2301      	movs	r3, #1
 800a558:	e7b3      	b.n	800a4c2 <_dtoa_r+0x1b2>
 800a55a:	900c      	str	r0, [sp, #48]	; 0x30
 800a55c:	e7b2      	b.n	800a4c4 <_dtoa_r+0x1b4>
 800a55e:	9b05      	ldr	r3, [sp, #20]
 800a560:	eba3 030b 	sub.w	r3, r3, fp
 800a564:	9305      	str	r3, [sp, #20]
 800a566:	f1cb 0300 	rsb	r3, fp, #0
 800a56a:	9308      	str	r3, [sp, #32]
 800a56c:	2300      	movs	r3, #0
 800a56e:	930b      	str	r3, [sp, #44]	; 0x2c
 800a570:	e7bf      	b.n	800a4f2 <_dtoa_r+0x1e2>
 800a572:	2300      	movs	r3, #0
 800a574:	9309      	str	r3, [sp, #36]	; 0x24
 800a576:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a578:	2b00      	cmp	r3, #0
 800a57a:	dc52      	bgt.n	800a622 <_dtoa_r+0x312>
 800a57c:	2301      	movs	r3, #1
 800a57e:	9301      	str	r3, [sp, #4]
 800a580:	9304      	str	r3, [sp, #16]
 800a582:	461a      	mov	r2, r3
 800a584:	920a      	str	r2, [sp, #40]	; 0x28
 800a586:	e00b      	b.n	800a5a0 <_dtoa_r+0x290>
 800a588:	2301      	movs	r3, #1
 800a58a:	e7f3      	b.n	800a574 <_dtoa_r+0x264>
 800a58c:	2300      	movs	r3, #0
 800a58e:	9309      	str	r3, [sp, #36]	; 0x24
 800a590:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a592:	445b      	add	r3, fp
 800a594:	9301      	str	r3, [sp, #4]
 800a596:	3301      	adds	r3, #1
 800a598:	2b01      	cmp	r3, #1
 800a59a:	9304      	str	r3, [sp, #16]
 800a59c:	bfb8      	it	lt
 800a59e:	2301      	movlt	r3, #1
 800a5a0:	69e0      	ldr	r0, [r4, #28]
 800a5a2:	2100      	movs	r1, #0
 800a5a4:	2204      	movs	r2, #4
 800a5a6:	f102 0614 	add.w	r6, r2, #20
 800a5aa:	429e      	cmp	r6, r3
 800a5ac:	d93d      	bls.n	800a62a <_dtoa_r+0x31a>
 800a5ae:	6041      	str	r1, [r0, #4]
 800a5b0:	4620      	mov	r0, r4
 800a5b2:	f000 fd9f 	bl	800b0f4 <_Balloc>
 800a5b6:	9000      	str	r0, [sp, #0]
 800a5b8:	2800      	cmp	r0, #0
 800a5ba:	d139      	bne.n	800a630 <_dtoa_r+0x320>
 800a5bc:	4b16      	ldr	r3, [pc, #88]	; (800a618 <_dtoa_r+0x308>)
 800a5be:	4602      	mov	r2, r0
 800a5c0:	f240 11af 	movw	r1, #431	; 0x1af
 800a5c4:	e6bd      	b.n	800a342 <_dtoa_r+0x32>
 800a5c6:	2301      	movs	r3, #1
 800a5c8:	e7e1      	b.n	800a58e <_dtoa_r+0x27e>
 800a5ca:	2501      	movs	r5, #1
 800a5cc:	2300      	movs	r3, #0
 800a5ce:	9307      	str	r3, [sp, #28]
 800a5d0:	9509      	str	r5, [sp, #36]	; 0x24
 800a5d2:	f04f 33ff 	mov.w	r3, #4294967295
 800a5d6:	9301      	str	r3, [sp, #4]
 800a5d8:	9304      	str	r3, [sp, #16]
 800a5da:	2200      	movs	r2, #0
 800a5dc:	2312      	movs	r3, #18
 800a5de:	e7d1      	b.n	800a584 <_dtoa_r+0x274>
 800a5e0:	636f4361 	.word	0x636f4361
 800a5e4:	3fd287a7 	.word	0x3fd287a7
 800a5e8:	8b60c8b3 	.word	0x8b60c8b3
 800a5ec:	3fc68a28 	.word	0x3fc68a28
 800a5f0:	509f79fb 	.word	0x509f79fb
 800a5f4:	3fd34413 	.word	0x3fd34413
 800a5f8:	0800c19c 	.word	0x0800c19c
 800a5fc:	0800c1b3 	.word	0x0800c1b3
 800a600:	7ff00000 	.word	0x7ff00000
 800a604:	0800c198 	.word	0x0800c198
 800a608:	0800c18f 	.word	0x0800c18f
 800a60c:	0800c16c 	.word	0x0800c16c
 800a610:	3ff80000 	.word	0x3ff80000
 800a614:	0800c2a0 	.word	0x0800c2a0
 800a618:	0800c20b 	.word	0x0800c20b
 800a61c:	2301      	movs	r3, #1
 800a61e:	9309      	str	r3, [sp, #36]	; 0x24
 800a620:	e7d7      	b.n	800a5d2 <_dtoa_r+0x2c2>
 800a622:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a624:	9301      	str	r3, [sp, #4]
 800a626:	9304      	str	r3, [sp, #16]
 800a628:	e7ba      	b.n	800a5a0 <_dtoa_r+0x290>
 800a62a:	3101      	adds	r1, #1
 800a62c:	0052      	lsls	r2, r2, #1
 800a62e:	e7ba      	b.n	800a5a6 <_dtoa_r+0x296>
 800a630:	69e3      	ldr	r3, [r4, #28]
 800a632:	9a00      	ldr	r2, [sp, #0]
 800a634:	601a      	str	r2, [r3, #0]
 800a636:	9b04      	ldr	r3, [sp, #16]
 800a638:	2b0e      	cmp	r3, #14
 800a63a:	f200 80a8 	bhi.w	800a78e <_dtoa_r+0x47e>
 800a63e:	2d00      	cmp	r5, #0
 800a640:	f000 80a5 	beq.w	800a78e <_dtoa_r+0x47e>
 800a644:	f1bb 0f00 	cmp.w	fp, #0
 800a648:	dd38      	ble.n	800a6bc <_dtoa_r+0x3ac>
 800a64a:	4bc0      	ldr	r3, [pc, #768]	; (800a94c <_dtoa_r+0x63c>)
 800a64c:	f00b 020f 	and.w	r2, fp, #15
 800a650:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a654:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a658:	e9d3 6700 	ldrd	r6, r7, [r3]
 800a65c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800a660:	d019      	beq.n	800a696 <_dtoa_r+0x386>
 800a662:	4bbb      	ldr	r3, [pc, #748]	; (800a950 <_dtoa_r+0x640>)
 800a664:	ec51 0b18 	vmov	r0, r1, d8
 800a668:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a66c:	f7f6 f8ee 	bl	800084c <__aeabi_ddiv>
 800a670:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a674:	f008 080f 	and.w	r8, r8, #15
 800a678:	2503      	movs	r5, #3
 800a67a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800a950 <_dtoa_r+0x640>
 800a67e:	f1b8 0f00 	cmp.w	r8, #0
 800a682:	d10a      	bne.n	800a69a <_dtoa_r+0x38a>
 800a684:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a688:	4632      	mov	r2, r6
 800a68a:	463b      	mov	r3, r7
 800a68c:	f7f6 f8de 	bl	800084c <__aeabi_ddiv>
 800a690:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a694:	e02b      	b.n	800a6ee <_dtoa_r+0x3de>
 800a696:	2502      	movs	r5, #2
 800a698:	e7ef      	b.n	800a67a <_dtoa_r+0x36a>
 800a69a:	f018 0f01 	tst.w	r8, #1
 800a69e:	d008      	beq.n	800a6b2 <_dtoa_r+0x3a2>
 800a6a0:	4630      	mov	r0, r6
 800a6a2:	4639      	mov	r1, r7
 800a6a4:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a6a8:	f7f5 ffa6 	bl	80005f8 <__aeabi_dmul>
 800a6ac:	3501      	adds	r5, #1
 800a6ae:	4606      	mov	r6, r0
 800a6b0:	460f      	mov	r7, r1
 800a6b2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a6b6:	f109 0908 	add.w	r9, r9, #8
 800a6ba:	e7e0      	b.n	800a67e <_dtoa_r+0x36e>
 800a6bc:	f000 809f 	beq.w	800a7fe <_dtoa_r+0x4ee>
 800a6c0:	f1cb 0600 	rsb	r6, fp, #0
 800a6c4:	4ba1      	ldr	r3, [pc, #644]	; (800a94c <_dtoa_r+0x63c>)
 800a6c6:	4fa2      	ldr	r7, [pc, #648]	; (800a950 <_dtoa_r+0x640>)
 800a6c8:	f006 020f 	and.w	r2, r6, #15
 800a6cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a6d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6d4:	ec51 0b18 	vmov	r0, r1, d8
 800a6d8:	f7f5 ff8e 	bl	80005f8 <__aeabi_dmul>
 800a6dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a6e0:	1136      	asrs	r6, r6, #4
 800a6e2:	2300      	movs	r3, #0
 800a6e4:	2502      	movs	r5, #2
 800a6e6:	2e00      	cmp	r6, #0
 800a6e8:	d17e      	bne.n	800a7e8 <_dtoa_r+0x4d8>
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d1d0      	bne.n	800a690 <_dtoa_r+0x380>
 800a6ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a6f0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	f000 8084 	beq.w	800a802 <_dtoa_r+0x4f2>
 800a6fa:	4b96      	ldr	r3, [pc, #600]	; (800a954 <_dtoa_r+0x644>)
 800a6fc:	2200      	movs	r2, #0
 800a6fe:	4640      	mov	r0, r8
 800a700:	4649      	mov	r1, r9
 800a702:	f7f6 f9eb 	bl	8000adc <__aeabi_dcmplt>
 800a706:	2800      	cmp	r0, #0
 800a708:	d07b      	beq.n	800a802 <_dtoa_r+0x4f2>
 800a70a:	9b04      	ldr	r3, [sp, #16]
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d078      	beq.n	800a802 <_dtoa_r+0x4f2>
 800a710:	9b01      	ldr	r3, [sp, #4]
 800a712:	2b00      	cmp	r3, #0
 800a714:	dd39      	ble.n	800a78a <_dtoa_r+0x47a>
 800a716:	4b90      	ldr	r3, [pc, #576]	; (800a958 <_dtoa_r+0x648>)
 800a718:	2200      	movs	r2, #0
 800a71a:	4640      	mov	r0, r8
 800a71c:	4649      	mov	r1, r9
 800a71e:	f7f5 ff6b 	bl	80005f8 <__aeabi_dmul>
 800a722:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a726:	9e01      	ldr	r6, [sp, #4]
 800a728:	f10b 37ff 	add.w	r7, fp, #4294967295
 800a72c:	3501      	adds	r5, #1
 800a72e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a732:	4628      	mov	r0, r5
 800a734:	f7f5 fef6 	bl	8000524 <__aeabi_i2d>
 800a738:	4642      	mov	r2, r8
 800a73a:	464b      	mov	r3, r9
 800a73c:	f7f5 ff5c 	bl	80005f8 <__aeabi_dmul>
 800a740:	4b86      	ldr	r3, [pc, #536]	; (800a95c <_dtoa_r+0x64c>)
 800a742:	2200      	movs	r2, #0
 800a744:	f7f5 fda2 	bl	800028c <__adddf3>
 800a748:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800a74c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a750:	9303      	str	r3, [sp, #12]
 800a752:	2e00      	cmp	r6, #0
 800a754:	d158      	bne.n	800a808 <_dtoa_r+0x4f8>
 800a756:	4b82      	ldr	r3, [pc, #520]	; (800a960 <_dtoa_r+0x650>)
 800a758:	2200      	movs	r2, #0
 800a75a:	4640      	mov	r0, r8
 800a75c:	4649      	mov	r1, r9
 800a75e:	f7f5 fd93 	bl	8000288 <__aeabi_dsub>
 800a762:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a766:	4680      	mov	r8, r0
 800a768:	4689      	mov	r9, r1
 800a76a:	f7f6 f9d5 	bl	8000b18 <__aeabi_dcmpgt>
 800a76e:	2800      	cmp	r0, #0
 800a770:	f040 8296 	bne.w	800aca0 <_dtoa_r+0x990>
 800a774:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800a778:	4640      	mov	r0, r8
 800a77a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a77e:	4649      	mov	r1, r9
 800a780:	f7f6 f9ac 	bl	8000adc <__aeabi_dcmplt>
 800a784:	2800      	cmp	r0, #0
 800a786:	f040 8289 	bne.w	800ac9c <_dtoa_r+0x98c>
 800a78a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800a78e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a790:	2b00      	cmp	r3, #0
 800a792:	f2c0 814e 	blt.w	800aa32 <_dtoa_r+0x722>
 800a796:	f1bb 0f0e 	cmp.w	fp, #14
 800a79a:	f300 814a 	bgt.w	800aa32 <_dtoa_r+0x722>
 800a79e:	4b6b      	ldr	r3, [pc, #428]	; (800a94c <_dtoa_r+0x63c>)
 800a7a0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a7a4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a7a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	f280 80dc 	bge.w	800a968 <_dtoa_r+0x658>
 800a7b0:	9b04      	ldr	r3, [sp, #16]
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	f300 80d8 	bgt.w	800a968 <_dtoa_r+0x658>
 800a7b8:	f040 826f 	bne.w	800ac9a <_dtoa_r+0x98a>
 800a7bc:	4b68      	ldr	r3, [pc, #416]	; (800a960 <_dtoa_r+0x650>)
 800a7be:	2200      	movs	r2, #0
 800a7c0:	4640      	mov	r0, r8
 800a7c2:	4649      	mov	r1, r9
 800a7c4:	f7f5 ff18 	bl	80005f8 <__aeabi_dmul>
 800a7c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a7cc:	f7f6 f99a 	bl	8000b04 <__aeabi_dcmpge>
 800a7d0:	9e04      	ldr	r6, [sp, #16]
 800a7d2:	4637      	mov	r7, r6
 800a7d4:	2800      	cmp	r0, #0
 800a7d6:	f040 8245 	bne.w	800ac64 <_dtoa_r+0x954>
 800a7da:	9d00      	ldr	r5, [sp, #0]
 800a7dc:	2331      	movs	r3, #49	; 0x31
 800a7de:	f805 3b01 	strb.w	r3, [r5], #1
 800a7e2:	f10b 0b01 	add.w	fp, fp, #1
 800a7e6:	e241      	b.n	800ac6c <_dtoa_r+0x95c>
 800a7e8:	07f2      	lsls	r2, r6, #31
 800a7ea:	d505      	bpl.n	800a7f8 <_dtoa_r+0x4e8>
 800a7ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a7f0:	f7f5 ff02 	bl	80005f8 <__aeabi_dmul>
 800a7f4:	3501      	adds	r5, #1
 800a7f6:	2301      	movs	r3, #1
 800a7f8:	1076      	asrs	r6, r6, #1
 800a7fa:	3708      	adds	r7, #8
 800a7fc:	e773      	b.n	800a6e6 <_dtoa_r+0x3d6>
 800a7fe:	2502      	movs	r5, #2
 800a800:	e775      	b.n	800a6ee <_dtoa_r+0x3de>
 800a802:	9e04      	ldr	r6, [sp, #16]
 800a804:	465f      	mov	r7, fp
 800a806:	e792      	b.n	800a72e <_dtoa_r+0x41e>
 800a808:	9900      	ldr	r1, [sp, #0]
 800a80a:	4b50      	ldr	r3, [pc, #320]	; (800a94c <_dtoa_r+0x63c>)
 800a80c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a810:	4431      	add	r1, r6
 800a812:	9102      	str	r1, [sp, #8]
 800a814:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a816:	eeb0 9a47 	vmov.f32	s18, s14
 800a81a:	eef0 9a67 	vmov.f32	s19, s15
 800a81e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a822:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a826:	2900      	cmp	r1, #0
 800a828:	d044      	beq.n	800a8b4 <_dtoa_r+0x5a4>
 800a82a:	494e      	ldr	r1, [pc, #312]	; (800a964 <_dtoa_r+0x654>)
 800a82c:	2000      	movs	r0, #0
 800a82e:	f7f6 f80d 	bl	800084c <__aeabi_ddiv>
 800a832:	ec53 2b19 	vmov	r2, r3, d9
 800a836:	f7f5 fd27 	bl	8000288 <__aeabi_dsub>
 800a83a:	9d00      	ldr	r5, [sp, #0]
 800a83c:	ec41 0b19 	vmov	d9, r0, r1
 800a840:	4649      	mov	r1, r9
 800a842:	4640      	mov	r0, r8
 800a844:	f7f6 f988 	bl	8000b58 <__aeabi_d2iz>
 800a848:	4606      	mov	r6, r0
 800a84a:	f7f5 fe6b 	bl	8000524 <__aeabi_i2d>
 800a84e:	4602      	mov	r2, r0
 800a850:	460b      	mov	r3, r1
 800a852:	4640      	mov	r0, r8
 800a854:	4649      	mov	r1, r9
 800a856:	f7f5 fd17 	bl	8000288 <__aeabi_dsub>
 800a85a:	3630      	adds	r6, #48	; 0x30
 800a85c:	f805 6b01 	strb.w	r6, [r5], #1
 800a860:	ec53 2b19 	vmov	r2, r3, d9
 800a864:	4680      	mov	r8, r0
 800a866:	4689      	mov	r9, r1
 800a868:	f7f6 f938 	bl	8000adc <__aeabi_dcmplt>
 800a86c:	2800      	cmp	r0, #0
 800a86e:	d164      	bne.n	800a93a <_dtoa_r+0x62a>
 800a870:	4642      	mov	r2, r8
 800a872:	464b      	mov	r3, r9
 800a874:	4937      	ldr	r1, [pc, #220]	; (800a954 <_dtoa_r+0x644>)
 800a876:	2000      	movs	r0, #0
 800a878:	f7f5 fd06 	bl	8000288 <__aeabi_dsub>
 800a87c:	ec53 2b19 	vmov	r2, r3, d9
 800a880:	f7f6 f92c 	bl	8000adc <__aeabi_dcmplt>
 800a884:	2800      	cmp	r0, #0
 800a886:	f040 80b6 	bne.w	800a9f6 <_dtoa_r+0x6e6>
 800a88a:	9b02      	ldr	r3, [sp, #8]
 800a88c:	429d      	cmp	r5, r3
 800a88e:	f43f af7c 	beq.w	800a78a <_dtoa_r+0x47a>
 800a892:	4b31      	ldr	r3, [pc, #196]	; (800a958 <_dtoa_r+0x648>)
 800a894:	ec51 0b19 	vmov	r0, r1, d9
 800a898:	2200      	movs	r2, #0
 800a89a:	f7f5 fead 	bl	80005f8 <__aeabi_dmul>
 800a89e:	4b2e      	ldr	r3, [pc, #184]	; (800a958 <_dtoa_r+0x648>)
 800a8a0:	ec41 0b19 	vmov	d9, r0, r1
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	4640      	mov	r0, r8
 800a8a8:	4649      	mov	r1, r9
 800a8aa:	f7f5 fea5 	bl	80005f8 <__aeabi_dmul>
 800a8ae:	4680      	mov	r8, r0
 800a8b0:	4689      	mov	r9, r1
 800a8b2:	e7c5      	b.n	800a840 <_dtoa_r+0x530>
 800a8b4:	ec51 0b17 	vmov	r0, r1, d7
 800a8b8:	f7f5 fe9e 	bl	80005f8 <__aeabi_dmul>
 800a8bc:	9b02      	ldr	r3, [sp, #8]
 800a8be:	9d00      	ldr	r5, [sp, #0]
 800a8c0:	930f      	str	r3, [sp, #60]	; 0x3c
 800a8c2:	ec41 0b19 	vmov	d9, r0, r1
 800a8c6:	4649      	mov	r1, r9
 800a8c8:	4640      	mov	r0, r8
 800a8ca:	f7f6 f945 	bl	8000b58 <__aeabi_d2iz>
 800a8ce:	4606      	mov	r6, r0
 800a8d0:	f7f5 fe28 	bl	8000524 <__aeabi_i2d>
 800a8d4:	3630      	adds	r6, #48	; 0x30
 800a8d6:	4602      	mov	r2, r0
 800a8d8:	460b      	mov	r3, r1
 800a8da:	4640      	mov	r0, r8
 800a8dc:	4649      	mov	r1, r9
 800a8de:	f7f5 fcd3 	bl	8000288 <__aeabi_dsub>
 800a8e2:	f805 6b01 	strb.w	r6, [r5], #1
 800a8e6:	9b02      	ldr	r3, [sp, #8]
 800a8e8:	429d      	cmp	r5, r3
 800a8ea:	4680      	mov	r8, r0
 800a8ec:	4689      	mov	r9, r1
 800a8ee:	f04f 0200 	mov.w	r2, #0
 800a8f2:	d124      	bne.n	800a93e <_dtoa_r+0x62e>
 800a8f4:	4b1b      	ldr	r3, [pc, #108]	; (800a964 <_dtoa_r+0x654>)
 800a8f6:	ec51 0b19 	vmov	r0, r1, d9
 800a8fa:	f7f5 fcc7 	bl	800028c <__adddf3>
 800a8fe:	4602      	mov	r2, r0
 800a900:	460b      	mov	r3, r1
 800a902:	4640      	mov	r0, r8
 800a904:	4649      	mov	r1, r9
 800a906:	f7f6 f907 	bl	8000b18 <__aeabi_dcmpgt>
 800a90a:	2800      	cmp	r0, #0
 800a90c:	d173      	bne.n	800a9f6 <_dtoa_r+0x6e6>
 800a90e:	ec53 2b19 	vmov	r2, r3, d9
 800a912:	4914      	ldr	r1, [pc, #80]	; (800a964 <_dtoa_r+0x654>)
 800a914:	2000      	movs	r0, #0
 800a916:	f7f5 fcb7 	bl	8000288 <__aeabi_dsub>
 800a91a:	4602      	mov	r2, r0
 800a91c:	460b      	mov	r3, r1
 800a91e:	4640      	mov	r0, r8
 800a920:	4649      	mov	r1, r9
 800a922:	f7f6 f8db 	bl	8000adc <__aeabi_dcmplt>
 800a926:	2800      	cmp	r0, #0
 800a928:	f43f af2f 	beq.w	800a78a <_dtoa_r+0x47a>
 800a92c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a92e:	1e6b      	subs	r3, r5, #1
 800a930:	930f      	str	r3, [sp, #60]	; 0x3c
 800a932:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a936:	2b30      	cmp	r3, #48	; 0x30
 800a938:	d0f8      	beq.n	800a92c <_dtoa_r+0x61c>
 800a93a:	46bb      	mov	fp, r7
 800a93c:	e04a      	b.n	800a9d4 <_dtoa_r+0x6c4>
 800a93e:	4b06      	ldr	r3, [pc, #24]	; (800a958 <_dtoa_r+0x648>)
 800a940:	f7f5 fe5a 	bl	80005f8 <__aeabi_dmul>
 800a944:	4680      	mov	r8, r0
 800a946:	4689      	mov	r9, r1
 800a948:	e7bd      	b.n	800a8c6 <_dtoa_r+0x5b6>
 800a94a:	bf00      	nop
 800a94c:	0800c2a0 	.word	0x0800c2a0
 800a950:	0800c278 	.word	0x0800c278
 800a954:	3ff00000 	.word	0x3ff00000
 800a958:	40240000 	.word	0x40240000
 800a95c:	401c0000 	.word	0x401c0000
 800a960:	40140000 	.word	0x40140000
 800a964:	3fe00000 	.word	0x3fe00000
 800a968:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a96c:	9d00      	ldr	r5, [sp, #0]
 800a96e:	4642      	mov	r2, r8
 800a970:	464b      	mov	r3, r9
 800a972:	4630      	mov	r0, r6
 800a974:	4639      	mov	r1, r7
 800a976:	f7f5 ff69 	bl	800084c <__aeabi_ddiv>
 800a97a:	f7f6 f8ed 	bl	8000b58 <__aeabi_d2iz>
 800a97e:	9001      	str	r0, [sp, #4]
 800a980:	f7f5 fdd0 	bl	8000524 <__aeabi_i2d>
 800a984:	4642      	mov	r2, r8
 800a986:	464b      	mov	r3, r9
 800a988:	f7f5 fe36 	bl	80005f8 <__aeabi_dmul>
 800a98c:	4602      	mov	r2, r0
 800a98e:	460b      	mov	r3, r1
 800a990:	4630      	mov	r0, r6
 800a992:	4639      	mov	r1, r7
 800a994:	f7f5 fc78 	bl	8000288 <__aeabi_dsub>
 800a998:	9e01      	ldr	r6, [sp, #4]
 800a99a:	9f04      	ldr	r7, [sp, #16]
 800a99c:	3630      	adds	r6, #48	; 0x30
 800a99e:	f805 6b01 	strb.w	r6, [r5], #1
 800a9a2:	9e00      	ldr	r6, [sp, #0]
 800a9a4:	1bae      	subs	r6, r5, r6
 800a9a6:	42b7      	cmp	r7, r6
 800a9a8:	4602      	mov	r2, r0
 800a9aa:	460b      	mov	r3, r1
 800a9ac:	d134      	bne.n	800aa18 <_dtoa_r+0x708>
 800a9ae:	f7f5 fc6d 	bl	800028c <__adddf3>
 800a9b2:	4642      	mov	r2, r8
 800a9b4:	464b      	mov	r3, r9
 800a9b6:	4606      	mov	r6, r0
 800a9b8:	460f      	mov	r7, r1
 800a9ba:	f7f6 f8ad 	bl	8000b18 <__aeabi_dcmpgt>
 800a9be:	b9c8      	cbnz	r0, 800a9f4 <_dtoa_r+0x6e4>
 800a9c0:	4642      	mov	r2, r8
 800a9c2:	464b      	mov	r3, r9
 800a9c4:	4630      	mov	r0, r6
 800a9c6:	4639      	mov	r1, r7
 800a9c8:	f7f6 f87e 	bl	8000ac8 <__aeabi_dcmpeq>
 800a9cc:	b110      	cbz	r0, 800a9d4 <_dtoa_r+0x6c4>
 800a9ce:	9b01      	ldr	r3, [sp, #4]
 800a9d0:	07db      	lsls	r3, r3, #31
 800a9d2:	d40f      	bmi.n	800a9f4 <_dtoa_r+0x6e4>
 800a9d4:	4651      	mov	r1, sl
 800a9d6:	4620      	mov	r0, r4
 800a9d8:	f000 fbcc 	bl	800b174 <_Bfree>
 800a9dc:	2300      	movs	r3, #0
 800a9de:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a9e0:	702b      	strb	r3, [r5, #0]
 800a9e2:	f10b 0301 	add.w	r3, fp, #1
 800a9e6:	6013      	str	r3, [r2, #0]
 800a9e8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	f43f ace2 	beq.w	800a3b4 <_dtoa_r+0xa4>
 800a9f0:	601d      	str	r5, [r3, #0]
 800a9f2:	e4df      	b.n	800a3b4 <_dtoa_r+0xa4>
 800a9f4:	465f      	mov	r7, fp
 800a9f6:	462b      	mov	r3, r5
 800a9f8:	461d      	mov	r5, r3
 800a9fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a9fe:	2a39      	cmp	r2, #57	; 0x39
 800aa00:	d106      	bne.n	800aa10 <_dtoa_r+0x700>
 800aa02:	9a00      	ldr	r2, [sp, #0]
 800aa04:	429a      	cmp	r2, r3
 800aa06:	d1f7      	bne.n	800a9f8 <_dtoa_r+0x6e8>
 800aa08:	9900      	ldr	r1, [sp, #0]
 800aa0a:	2230      	movs	r2, #48	; 0x30
 800aa0c:	3701      	adds	r7, #1
 800aa0e:	700a      	strb	r2, [r1, #0]
 800aa10:	781a      	ldrb	r2, [r3, #0]
 800aa12:	3201      	adds	r2, #1
 800aa14:	701a      	strb	r2, [r3, #0]
 800aa16:	e790      	b.n	800a93a <_dtoa_r+0x62a>
 800aa18:	4ba3      	ldr	r3, [pc, #652]	; (800aca8 <_dtoa_r+0x998>)
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	f7f5 fdec 	bl	80005f8 <__aeabi_dmul>
 800aa20:	2200      	movs	r2, #0
 800aa22:	2300      	movs	r3, #0
 800aa24:	4606      	mov	r6, r0
 800aa26:	460f      	mov	r7, r1
 800aa28:	f7f6 f84e 	bl	8000ac8 <__aeabi_dcmpeq>
 800aa2c:	2800      	cmp	r0, #0
 800aa2e:	d09e      	beq.n	800a96e <_dtoa_r+0x65e>
 800aa30:	e7d0      	b.n	800a9d4 <_dtoa_r+0x6c4>
 800aa32:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aa34:	2a00      	cmp	r2, #0
 800aa36:	f000 80ca 	beq.w	800abce <_dtoa_r+0x8be>
 800aa3a:	9a07      	ldr	r2, [sp, #28]
 800aa3c:	2a01      	cmp	r2, #1
 800aa3e:	f300 80ad 	bgt.w	800ab9c <_dtoa_r+0x88c>
 800aa42:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aa44:	2a00      	cmp	r2, #0
 800aa46:	f000 80a5 	beq.w	800ab94 <_dtoa_r+0x884>
 800aa4a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800aa4e:	9e08      	ldr	r6, [sp, #32]
 800aa50:	9d05      	ldr	r5, [sp, #20]
 800aa52:	9a05      	ldr	r2, [sp, #20]
 800aa54:	441a      	add	r2, r3
 800aa56:	9205      	str	r2, [sp, #20]
 800aa58:	9a06      	ldr	r2, [sp, #24]
 800aa5a:	2101      	movs	r1, #1
 800aa5c:	441a      	add	r2, r3
 800aa5e:	4620      	mov	r0, r4
 800aa60:	9206      	str	r2, [sp, #24]
 800aa62:	f000 fc3d 	bl	800b2e0 <__i2b>
 800aa66:	4607      	mov	r7, r0
 800aa68:	b165      	cbz	r5, 800aa84 <_dtoa_r+0x774>
 800aa6a:	9b06      	ldr	r3, [sp, #24]
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	dd09      	ble.n	800aa84 <_dtoa_r+0x774>
 800aa70:	42ab      	cmp	r3, r5
 800aa72:	9a05      	ldr	r2, [sp, #20]
 800aa74:	bfa8      	it	ge
 800aa76:	462b      	movge	r3, r5
 800aa78:	1ad2      	subs	r2, r2, r3
 800aa7a:	9205      	str	r2, [sp, #20]
 800aa7c:	9a06      	ldr	r2, [sp, #24]
 800aa7e:	1aed      	subs	r5, r5, r3
 800aa80:	1ad3      	subs	r3, r2, r3
 800aa82:	9306      	str	r3, [sp, #24]
 800aa84:	9b08      	ldr	r3, [sp, #32]
 800aa86:	b1f3      	cbz	r3, 800aac6 <_dtoa_r+0x7b6>
 800aa88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	f000 80a3 	beq.w	800abd6 <_dtoa_r+0x8c6>
 800aa90:	2e00      	cmp	r6, #0
 800aa92:	dd10      	ble.n	800aab6 <_dtoa_r+0x7a6>
 800aa94:	4639      	mov	r1, r7
 800aa96:	4632      	mov	r2, r6
 800aa98:	4620      	mov	r0, r4
 800aa9a:	f000 fce1 	bl	800b460 <__pow5mult>
 800aa9e:	4652      	mov	r2, sl
 800aaa0:	4601      	mov	r1, r0
 800aaa2:	4607      	mov	r7, r0
 800aaa4:	4620      	mov	r0, r4
 800aaa6:	f000 fc31 	bl	800b30c <__multiply>
 800aaaa:	4651      	mov	r1, sl
 800aaac:	4680      	mov	r8, r0
 800aaae:	4620      	mov	r0, r4
 800aab0:	f000 fb60 	bl	800b174 <_Bfree>
 800aab4:	46c2      	mov	sl, r8
 800aab6:	9b08      	ldr	r3, [sp, #32]
 800aab8:	1b9a      	subs	r2, r3, r6
 800aaba:	d004      	beq.n	800aac6 <_dtoa_r+0x7b6>
 800aabc:	4651      	mov	r1, sl
 800aabe:	4620      	mov	r0, r4
 800aac0:	f000 fcce 	bl	800b460 <__pow5mult>
 800aac4:	4682      	mov	sl, r0
 800aac6:	2101      	movs	r1, #1
 800aac8:	4620      	mov	r0, r4
 800aaca:	f000 fc09 	bl	800b2e0 <__i2b>
 800aace:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	4606      	mov	r6, r0
 800aad4:	f340 8081 	ble.w	800abda <_dtoa_r+0x8ca>
 800aad8:	461a      	mov	r2, r3
 800aada:	4601      	mov	r1, r0
 800aadc:	4620      	mov	r0, r4
 800aade:	f000 fcbf 	bl	800b460 <__pow5mult>
 800aae2:	9b07      	ldr	r3, [sp, #28]
 800aae4:	2b01      	cmp	r3, #1
 800aae6:	4606      	mov	r6, r0
 800aae8:	dd7a      	ble.n	800abe0 <_dtoa_r+0x8d0>
 800aaea:	f04f 0800 	mov.w	r8, #0
 800aaee:	6933      	ldr	r3, [r6, #16]
 800aaf0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800aaf4:	6918      	ldr	r0, [r3, #16]
 800aaf6:	f000 fba5 	bl	800b244 <__hi0bits>
 800aafa:	f1c0 0020 	rsb	r0, r0, #32
 800aafe:	9b06      	ldr	r3, [sp, #24]
 800ab00:	4418      	add	r0, r3
 800ab02:	f010 001f 	ands.w	r0, r0, #31
 800ab06:	f000 8094 	beq.w	800ac32 <_dtoa_r+0x922>
 800ab0a:	f1c0 0320 	rsb	r3, r0, #32
 800ab0e:	2b04      	cmp	r3, #4
 800ab10:	f340 8085 	ble.w	800ac1e <_dtoa_r+0x90e>
 800ab14:	9b05      	ldr	r3, [sp, #20]
 800ab16:	f1c0 001c 	rsb	r0, r0, #28
 800ab1a:	4403      	add	r3, r0
 800ab1c:	9305      	str	r3, [sp, #20]
 800ab1e:	9b06      	ldr	r3, [sp, #24]
 800ab20:	4403      	add	r3, r0
 800ab22:	4405      	add	r5, r0
 800ab24:	9306      	str	r3, [sp, #24]
 800ab26:	9b05      	ldr	r3, [sp, #20]
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	dd05      	ble.n	800ab38 <_dtoa_r+0x828>
 800ab2c:	4651      	mov	r1, sl
 800ab2e:	461a      	mov	r2, r3
 800ab30:	4620      	mov	r0, r4
 800ab32:	f000 fcef 	bl	800b514 <__lshift>
 800ab36:	4682      	mov	sl, r0
 800ab38:	9b06      	ldr	r3, [sp, #24]
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	dd05      	ble.n	800ab4a <_dtoa_r+0x83a>
 800ab3e:	4631      	mov	r1, r6
 800ab40:	461a      	mov	r2, r3
 800ab42:	4620      	mov	r0, r4
 800ab44:	f000 fce6 	bl	800b514 <__lshift>
 800ab48:	4606      	mov	r6, r0
 800ab4a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d072      	beq.n	800ac36 <_dtoa_r+0x926>
 800ab50:	4631      	mov	r1, r6
 800ab52:	4650      	mov	r0, sl
 800ab54:	f000 fd4a 	bl	800b5ec <__mcmp>
 800ab58:	2800      	cmp	r0, #0
 800ab5a:	da6c      	bge.n	800ac36 <_dtoa_r+0x926>
 800ab5c:	2300      	movs	r3, #0
 800ab5e:	4651      	mov	r1, sl
 800ab60:	220a      	movs	r2, #10
 800ab62:	4620      	mov	r0, r4
 800ab64:	f000 fb28 	bl	800b1b8 <__multadd>
 800ab68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab6a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ab6e:	4682      	mov	sl, r0
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	f000 81b0 	beq.w	800aed6 <_dtoa_r+0xbc6>
 800ab76:	2300      	movs	r3, #0
 800ab78:	4639      	mov	r1, r7
 800ab7a:	220a      	movs	r2, #10
 800ab7c:	4620      	mov	r0, r4
 800ab7e:	f000 fb1b 	bl	800b1b8 <__multadd>
 800ab82:	9b01      	ldr	r3, [sp, #4]
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	4607      	mov	r7, r0
 800ab88:	f300 8096 	bgt.w	800acb8 <_dtoa_r+0x9a8>
 800ab8c:	9b07      	ldr	r3, [sp, #28]
 800ab8e:	2b02      	cmp	r3, #2
 800ab90:	dc59      	bgt.n	800ac46 <_dtoa_r+0x936>
 800ab92:	e091      	b.n	800acb8 <_dtoa_r+0x9a8>
 800ab94:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ab96:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ab9a:	e758      	b.n	800aa4e <_dtoa_r+0x73e>
 800ab9c:	9b04      	ldr	r3, [sp, #16]
 800ab9e:	1e5e      	subs	r6, r3, #1
 800aba0:	9b08      	ldr	r3, [sp, #32]
 800aba2:	42b3      	cmp	r3, r6
 800aba4:	bfbf      	itttt	lt
 800aba6:	9b08      	ldrlt	r3, [sp, #32]
 800aba8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800abaa:	9608      	strlt	r6, [sp, #32]
 800abac:	1af3      	sublt	r3, r6, r3
 800abae:	bfb4      	ite	lt
 800abb0:	18d2      	addlt	r2, r2, r3
 800abb2:	1b9e      	subge	r6, r3, r6
 800abb4:	9b04      	ldr	r3, [sp, #16]
 800abb6:	bfbc      	itt	lt
 800abb8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800abba:	2600      	movlt	r6, #0
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	bfb7      	itett	lt
 800abc0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800abc4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800abc8:	1a9d      	sublt	r5, r3, r2
 800abca:	2300      	movlt	r3, #0
 800abcc:	e741      	b.n	800aa52 <_dtoa_r+0x742>
 800abce:	9e08      	ldr	r6, [sp, #32]
 800abd0:	9d05      	ldr	r5, [sp, #20]
 800abd2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800abd4:	e748      	b.n	800aa68 <_dtoa_r+0x758>
 800abd6:	9a08      	ldr	r2, [sp, #32]
 800abd8:	e770      	b.n	800aabc <_dtoa_r+0x7ac>
 800abda:	9b07      	ldr	r3, [sp, #28]
 800abdc:	2b01      	cmp	r3, #1
 800abde:	dc19      	bgt.n	800ac14 <_dtoa_r+0x904>
 800abe0:	9b02      	ldr	r3, [sp, #8]
 800abe2:	b9bb      	cbnz	r3, 800ac14 <_dtoa_r+0x904>
 800abe4:	9b03      	ldr	r3, [sp, #12]
 800abe6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800abea:	b99b      	cbnz	r3, 800ac14 <_dtoa_r+0x904>
 800abec:	9b03      	ldr	r3, [sp, #12]
 800abee:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800abf2:	0d1b      	lsrs	r3, r3, #20
 800abf4:	051b      	lsls	r3, r3, #20
 800abf6:	b183      	cbz	r3, 800ac1a <_dtoa_r+0x90a>
 800abf8:	9b05      	ldr	r3, [sp, #20]
 800abfa:	3301      	adds	r3, #1
 800abfc:	9305      	str	r3, [sp, #20]
 800abfe:	9b06      	ldr	r3, [sp, #24]
 800ac00:	3301      	adds	r3, #1
 800ac02:	9306      	str	r3, [sp, #24]
 800ac04:	f04f 0801 	mov.w	r8, #1
 800ac08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	f47f af6f 	bne.w	800aaee <_dtoa_r+0x7de>
 800ac10:	2001      	movs	r0, #1
 800ac12:	e774      	b.n	800aafe <_dtoa_r+0x7ee>
 800ac14:	f04f 0800 	mov.w	r8, #0
 800ac18:	e7f6      	b.n	800ac08 <_dtoa_r+0x8f8>
 800ac1a:	4698      	mov	r8, r3
 800ac1c:	e7f4      	b.n	800ac08 <_dtoa_r+0x8f8>
 800ac1e:	d082      	beq.n	800ab26 <_dtoa_r+0x816>
 800ac20:	9a05      	ldr	r2, [sp, #20]
 800ac22:	331c      	adds	r3, #28
 800ac24:	441a      	add	r2, r3
 800ac26:	9205      	str	r2, [sp, #20]
 800ac28:	9a06      	ldr	r2, [sp, #24]
 800ac2a:	441a      	add	r2, r3
 800ac2c:	441d      	add	r5, r3
 800ac2e:	9206      	str	r2, [sp, #24]
 800ac30:	e779      	b.n	800ab26 <_dtoa_r+0x816>
 800ac32:	4603      	mov	r3, r0
 800ac34:	e7f4      	b.n	800ac20 <_dtoa_r+0x910>
 800ac36:	9b04      	ldr	r3, [sp, #16]
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	dc37      	bgt.n	800acac <_dtoa_r+0x99c>
 800ac3c:	9b07      	ldr	r3, [sp, #28]
 800ac3e:	2b02      	cmp	r3, #2
 800ac40:	dd34      	ble.n	800acac <_dtoa_r+0x99c>
 800ac42:	9b04      	ldr	r3, [sp, #16]
 800ac44:	9301      	str	r3, [sp, #4]
 800ac46:	9b01      	ldr	r3, [sp, #4]
 800ac48:	b963      	cbnz	r3, 800ac64 <_dtoa_r+0x954>
 800ac4a:	4631      	mov	r1, r6
 800ac4c:	2205      	movs	r2, #5
 800ac4e:	4620      	mov	r0, r4
 800ac50:	f000 fab2 	bl	800b1b8 <__multadd>
 800ac54:	4601      	mov	r1, r0
 800ac56:	4606      	mov	r6, r0
 800ac58:	4650      	mov	r0, sl
 800ac5a:	f000 fcc7 	bl	800b5ec <__mcmp>
 800ac5e:	2800      	cmp	r0, #0
 800ac60:	f73f adbb 	bgt.w	800a7da <_dtoa_r+0x4ca>
 800ac64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac66:	9d00      	ldr	r5, [sp, #0]
 800ac68:	ea6f 0b03 	mvn.w	fp, r3
 800ac6c:	f04f 0800 	mov.w	r8, #0
 800ac70:	4631      	mov	r1, r6
 800ac72:	4620      	mov	r0, r4
 800ac74:	f000 fa7e 	bl	800b174 <_Bfree>
 800ac78:	2f00      	cmp	r7, #0
 800ac7a:	f43f aeab 	beq.w	800a9d4 <_dtoa_r+0x6c4>
 800ac7e:	f1b8 0f00 	cmp.w	r8, #0
 800ac82:	d005      	beq.n	800ac90 <_dtoa_r+0x980>
 800ac84:	45b8      	cmp	r8, r7
 800ac86:	d003      	beq.n	800ac90 <_dtoa_r+0x980>
 800ac88:	4641      	mov	r1, r8
 800ac8a:	4620      	mov	r0, r4
 800ac8c:	f000 fa72 	bl	800b174 <_Bfree>
 800ac90:	4639      	mov	r1, r7
 800ac92:	4620      	mov	r0, r4
 800ac94:	f000 fa6e 	bl	800b174 <_Bfree>
 800ac98:	e69c      	b.n	800a9d4 <_dtoa_r+0x6c4>
 800ac9a:	2600      	movs	r6, #0
 800ac9c:	4637      	mov	r7, r6
 800ac9e:	e7e1      	b.n	800ac64 <_dtoa_r+0x954>
 800aca0:	46bb      	mov	fp, r7
 800aca2:	4637      	mov	r7, r6
 800aca4:	e599      	b.n	800a7da <_dtoa_r+0x4ca>
 800aca6:	bf00      	nop
 800aca8:	40240000 	.word	0x40240000
 800acac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800acae:	2b00      	cmp	r3, #0
 800acb0:	f000 80c8 	beq.w	800ae44 <_dtoa_r+0xb34>
 800acb4:	9b04      	ldr	r3, [sp, #16]
 800acb6:	9301      	str	r3, [sp, #4]
 800acb8:	2d00      	cmp	r5, #0
 800acba:	dd05      	ble.n	800acc8 <_dtoa_r+0x9b8>
 800acbc:	4639      	mov	r1, r7
 800acbe:	462a      	mov	r2, r5
 800acc0:	4620      	mov	r0, r4
 800acc2:	f000 fc27 	bl	800b514 <__lshift>
 800acc6:	4607      	mov	r7, r0
 800acc8:	f1b8 0f00 	cmp.w	r8, #0
 800accc:	d05b      	beq.n	800ad86 <_dtoa_r+0xa76>
 800acce:	6879      	ldr	r1, [r7, #4]
 800acd0:	4620      	mov	r0, r4
 800acd2:	f000 fa0f 	bl	800b0f4 <_Balloc>
 800acd6:	4605      	mov	r5, r0
 800acd8:	b928      	cbnz	r0, 800ace6 <_dtoa_r+0x9d6>
 800acda:	4b83      	ldr	r3, [pc, #524]	; (800aee8 <_dtoa_r+0xbd8>)
 800acdc:	4602      	mov	r2, r0
 800acde:	f240 21ef 	movw	r1, #751	; 0x2ef
 800ace2:	f7ff bb2e 	b.w	800a342 <_dtoa_r+0x32>
 800ace6:	693a      	ldr	r2, [r7, #16]
 800ace8:	3202      	adds	r2, #2
 800acea:	0092      	lsls	r2, r2, #2
 800acec:	f107 010c 	add.w	r1, r7, #12
 800acf0:	300c      	adds	r0, #12
 800acf2:	f001 f835 	bl	800bd60 <memcpy>
 800acf6:	2201      	movs	r2, #1
 800acf8:	4629      	mov	r1, r5
 800acfa:	4620      	mov	r0, r4
 800acfc:	f000 fc0a 	bl	800b514 <__lshift>
 800ad00:	9b00      	ldr	r3, [sp, #0]
 800ad02:	3301      	adds	r3, #1
 800ad04:	9304      	str	r3, [sp, #16]
 800ad06:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ad0a:	4413      	add	r3, r2
 800ad0c:	9308      	str	r3, [sp, #32]
 800ad0e:	9b02      	ldr	r3, [sp, #8]
 800ad10:	f003 0301 	and.w	r3, r3, #1
 800ad14:	46b8      	mov	r8, r7
 800ad16:	9306      	str	r3, [sp, #24]
 800ad18:	4607      	mov	r7, r0
 800ad1a:	9b04      	ldr	r3, [sp, #16]
 800ad1c:	4631      	mov	r1, r6
 800ad1e:	3b01      	subs	r3, #1
 800ad20:	4650      	mov	r0, sl
 800ad22:	9301      	str	r3, [sp, #4]
 800ad24:	f7ff fa69 	bl	800a1fa <quorem>
 800ad28:	4641      	mov	r1, r8
 800ad2a:	9002      	str	r0, [sp, #8]
 800ad2c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800ad30:	4650      	mov	r0, sl
 800ad32:	f000 fc5b 	bl	800b5ec <__mcmp>
 800ad36:	463a      	mov	r2, r7
 800ad38:	9005      	str	r0, [sp, #20]
 800ad3a:	4631      	mov	r1, r6
 800ad3c:	4620      	mov	r0, r4
 800ad3e:	f000 fc71 	bl	800b624 <__mdiff>
 800ad42:	68c2      	ldr	r2, [r0, #12]
 800ad44:	4605      	mov	r5, r0
 800ad46:	bb02      	cbnz	r2, 800ad8a <_dtoa_r+0xa7a>
 800ad48:	4601      	mov	r1, r0
 800ad4a:	4650      	mov	r0, sl
 800ad4c:	f000 fc4e 	bl	800b5ec <__mcmp>
 800ad50:	4602      	mov	r2, r0
 800ad52:	4629      	mov	r1, r5
 800ad54:	4620      	mov	r0, r4
 800ad56:	9209      	str	r2, [sp, #36]	; 0x24
 800ad58:	f000 fa0c 	bl	800b174 <_Bfree>
 800ad5c:	9b07      	ldr	r3, [sp, #28]
 800ad5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ad60:	9d04      	ldr	r5, [sp, #16]
 800ad62:	ea43 0102 	orr.w	r1, r3, r2
 800ad66:	9b06      	ldr	r3, [sp, #24]
 800ad68:	4319      	orrs	r1, r3
 800ad6a:	d110      	bne.n	800ad8e <_dtoa_r+0xa7e>
 800ad6c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ad70:	d029      	beq.n	800adc6 <_dtoa_r+0xab6>
 800ad72:	9b05      	ldr	r3, [sp, #20]
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	dd02      	ble.n	800ad7e <_dtoa_r+0xa6e>
 800ad78:	9b02      	ldr	r3, [sp, #8]
 800ad7a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800ad7e:	9b01      	ldr	r3, [sp, #4]
 800ad80:	f883 9000 	strb.w	r9, [r3]
 800ad84:	e774      	b.n	800ac70 <_dtoa_r+0x960>
 800ad86:	4638      	mov	r0, r7
 800ad88:	e7ba      	b.n	800ad00 <_dtoa_r+0x9f0>
 800ad8a:	2201      	movs	r2, #1
 800ad8c:	e7e1      	b.n	800ad52 <_dtoa_r+0xa42>
 800ad8e:	9b05      	ldr	r3, [sp, #20]
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	db04      	blt.n	800ad9e <_dtoa_r+0xa8e>
 800ad94:	9907      	ldr	r1, [sp, #28]
 800ad96:	430b      	orrs	r3, r1
 800ad98:	9906      	ldr	r1, [sp, #24]
 800ad9a:	430b      	orrs	r3, r1
 800ad9c:	d120      	bne.n	800ade0 <_dtoa_r+0xad0>
 800ad9e:	2a00      	cmp	r2, #0
 800ada0:	dded      	ble.n	800ad7e <_dtoa_r+0xa6e>
 800ada2:	4651      	mov	r1, sl
 800ada4:	2201      	movs	r2, #1
 800ada6:	4620      	mov	r0, r4
 800ada8:	f000 fbb4 	bl	800b514 <__lshift>
 800adac:	4631      	mov	r1, r6
 800adae:	4682      	mov	sl, r0
 800adb0:	f000 fc1c 	bl	800b5ec <__mcmp>
 800adb4:	2800      	cmp	r0, #0
 800adb6:	dc03      	bgt.n	800adc0 <_dtoa_r+0xab0>
 800adb8:	d1e1      	bne.n	800ad7e <_dtoa_r+0xa6e>
 800adba:	f019 0f01 	tst.w	r9, #1
 800adbe:	d0de      	beq.n	800ad7e <_dtoa_r+0xa6e>
 800adc0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800adc4:	d1d8      	bne.n	800ad78 <_dtoa_r+0xa68>
 800adc6:	9a01      	ldr	r2, [sp, #4]
 800adc8:	2339      	movs	r3, #57	; 0x39
 800adca:	7013      	strb	r3, [r2, #0]
 800adcc:	462b      	mov	r3, r5
 800adce:	461d      	mov	r5, r3
 800add0:	3b01      	subs	r3, #1
 800add2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800add6:	2a39      	cmp	r2, #57	; 0x39
 800add8:	d06c      	beq.n	800aeb4 <_dtoa_r+0xba4>
 800adda:	3201      	adds	r2, #1
 800addc:	701a      	strb	r2, [r3, #0]
 800adde:	e747      	b.n	800ac70 <_dtoa_r+0x960>
 800ade0:	2a00      	cmp	r2, #0
 800ade2:	dd07      	ble.n	800adf4 <_dtoa_r+0xae4>
 800ade4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ade8:	d0ed      	beq.n	800adc6 <_dtoa_r+0xab6>
 800adea:	9a01      	ldr	r2, [sp, #4]
 800adec:	f109 0301 	add.w	r3, r9, #1
 800adf0:	7013      	strb	r3, [r2, #0]
 800adf2:	e73d      	b.n	800ac70 <_dtoa_r+0x960>
 800adf4:	9b04      	ldr	r3, [sp, #16]
 800adf6:	9a08      	ldr	r2, [sp, #32]
 800adf8:	f803 9c01 	strb.w	r9, [r3, #-1]
 800adfc:	4293      	cmp	r3, r2
 800adfe:	d043      	beq.n	800ae88 <_dtoa_r+0xb78>
 800ae00:	4651      	mov	r1, sl
 800ae02:	2300      	movs	r3, #0
 800ae04:	220a      	movs	r2, #10
 800ae06:	4620      	mov	r0, r4
 800ae08:	f000 f9d6 	bl	800b1b8 <__multadd>
 800ae0c:	45b8      	cmp	r8, r7
 800ae0e:	4682      	mov	sl, r0
 800ae10:	f04f 0300 	mov.w	r3, #0
 800ae14:	f04f 020a 	mov.w	r2, #10
 800ae18:	4641      	mov	r1, r8
 800ae1a:	4620      	mov	r0, r4
 800ae1c:	d107      	bne.n	800ae2e <_dtoa_r+0xb1e>
 800ae1e:	f000 f9cb 	bl	800b1b8 <__multadd>
 800ae22:	4680      	mov	r8, r0
 800ae24:	4607      	mov	r7, r0
 800ae26:	9b04      	ldr	r3, [sp, #16]
 800ae28:	3301      	adds	r3, #1
 800ae2a:	9304      	str	r3, [sp, #16]
 800ae2c:	e775      	b.n	800ad1a <_dtoa_r+0xa0a>
 800ae2e:	f000 f9c3 	bl	800b1b8 <__multadd>
 800ae32:	4639      	mov	r1, r7
 800ae34:	4680      	mov	r8, r0
 800ae36:	2300      	movs	r3, #0
 800ae38:	220a      	movs	r2, #10
 800ae3a:	4620      	mov	r0, r4
 800ae3c:	f000 f9bc 	bl	800b1b8 <__multadd>
 800ae40:	4607      	mov	r7, r0
 800ae42:	e7f0      	b.n	800ae26 <_dtoa_r+0xb16>
 800ae44:	9b04      	ldr	r3, [sp, #16]
 800ae46:	9301      	str	r3, [sp, #4]
 800ae48:	9d00      	ldr	r5, [sp, #0]
 800ae4a:	4631      	mov	r1, r6
 800ae4c:	4650      	mov	r0, sl
 800ae4e:	f7ff f9d4 	bl	800a1fa <quorem>
 800ae52:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800ae56:	9b00      	ldr	r3, [sp, #0]
 800ae58:	f805 9b01 	strb.w	r9, [r5], #1
 800ae5c:	1aea      	subs	r2, r5, r3
 800ae5e:	9b01      	ldr	r3, [sp, #4]
 800ae60:	4293      	cmp	r3, r2
 800ae62:	dd07      	ble.n	800ae74 <_dtoa_r+0xb64>
 800ae64:	4651      	mov	r1, sl
 800ae66:	2300      	movs	r3, #0
 800ae68:	220a      	movs	r2, #10
 800ae6a:	4620      	mov	r0, r4
 800ae6c:	f000 f9a4 	bl	800b1b8 <__multadd>
 800ae70:	4682      	mov	sl, r0
 800ae72:	e7ea      	b.n	800ae4a <_dtoa_r+0xb3a>
 800ae74:	9b01      	ldr	r3, [sp, #4]
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	bfc8      	it	gt
 800ae7a:	461d      	movgt	r5, r3
 800ae7c:	9b00      	ldr	r3, [sp, #0]
 800ae7e:	bfd8      	it	le
 800ae80:	2501      	movle	r5, #1
 800ae82:	441d      	add	r5, r3
 800ae84:	f04f 0800 	mov.w	r8, #0
 800ae88:	4651      	mov	r1, sl
 800ae8a:	2201      	movs	r2, #1
 800ae8c:	4620      	mov	r0, r4
 800ae8e:	f000 fb41 	bl	800b514 <__lshift>
 800ae92:	4631      	mov	r1, r6
 800ae94:	4682      	mov	sl, r0
 800ae96:	f000 fba9 	bl	800b5ec <__mcmp>
 800ae9a:	2800      	cmp	r0, #0
 800ae9c:	dc96      	bgt.n	800adcc <_dtoa_r+0xabc>
 800ae9e:	d102      	bne.n	800aea6 <_dtoa_r+0xb96>
 800aea0:	f019 0f01 	tst.w	r9, #1
 800aea4:	d192      	bne.n	800adcc <_dtoa_r+0xabc>
 800aea6:	462b      	mov	r3, r5
 800aea8:	461d      	mov	r5, r3
 800aeaa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800aeae:	2a30      	cmp	r2, #48	; 0x30
 800aeb0:	d0fa      	beq.n	800aea8 <_dtoa_r+0xb98>
 800aeb2:	e6dd      	b.n	800ac70 <_dtoa_r+0x960>
 800aeb4:	9a00      	ldr	r2, [sp, #0]
 800aeb6:	429a      	cmp	r2, r3
 800aeb8:	d189      	bne.n	800adce <_dtoa_r+0xabe>
 800aeba:	f10b 0b01 	add.w	fp, fp, #1
 800aebe:	2331      	movs	r3, #49	; 0x31
 800aec0:	e796      	b.n	800adf0 <_dtoa_r+0xae0>
 800aec2:	4b0a      	ldr	r3, [pc, #40]	; (800aeec <_dtoa_r+0xbdc>)
 800aec4:	f7ff ba99 	b.w	800a3fa <_dtoa_r+0xea>
 800aec8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	f47f aa6d 	bne.w	800a3aa <_dtoa_r+0x9a>
 800aed0:	4b07      	ldr	r3, [pc, #28]	; (800aef0 <_dtoa_r+0xbe0>)
 800aed2:	f7ff ba92 	b.w	800a3fa <_dtoa_r+0xea>
 800aed6:	9b01      	ldr	r3, [sp, #4]
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	dcb5      	bgt.n	800ae48 <_dtoa_r+0xb38>
 800aedc:	9b07      	ldr	r3, [sp, #28]
 800aede:	2b02      	cmp	r3, #2
 800aee0:	f73f aeb1 	bgt.w	800ac46 <_dtoa_r+0x936>
 800aee4:	e7b0      	b.n	800ae48 <_dtoa_r+0xb38>
 800aee6:	bf00      	nop
 800aee8:	0800c20b 	.word	0x0800c20b
 800aeec:	0800c16b 	.word	0x0800c16b
 800aef0:	0800c18f 	.word	0x0800c18f

0800aef4 <_free_r>:
 800aef4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800aef6:	2900      	cmp	r1, #0
 800aef8:	d044      	beq.n	800af84 <_free_r+0x90>
 800aefa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aefe:	9001      	str	r0, [sp, #4]
 800af00:	2b00      	cmp	r3, #0
 800af02:	f1a1 0404 	sub.w	r4, r1, #4
 800af06:	bfb8      	it	lt
 800af08:	18e4      	addlt	r4, r4, r3
 800af0a:	f000 f8e7 	bl	800b0dc <__malloc_lock>
 800af0e:	4a1e      	ldr	r2, [pc, #120]	; (800af88 <_free_r+0x94>)
 800af10:	9801      	ldr	r0, [sp, #4]
 800af12:	6813      	ldr	r3, [r2, #0]
 800af14:	b933      	cbnz	r3, 800af24 <_free_r+0x30>
 800af16:	6063      	str	r3, [r4, #4]
 800af18:	6014      	str	r4, [r2, #0]
 800af1a:	b003      	add	sp, #12
 800af1c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800af20:	f000 b8e2 	b.w	800b0e8 <__malloc_unlock>
 800af24:	42a3      	cmp	r3, r4
 800af26:	d908      	bls.n	800af3a <_free_r+0x46>
 800af28:	6825      	ldr	r5, [r4, #0]
 800af2a:	1961      	adds	r1, r4, r5
 800af2c:	428b      	cmp	r3, r1
 800af2e:	bf01      	itttt	eq
 800af30:	6819      	ldreq	r1, [r3, #0]
 800af32:	685b      	ldreq	r3, [r3, #4]
 800af34:	1949      	addeq	r1, r1, r5
 800af36:	6021      	streq	r1, [r4, #0]
 800af38:	e7ed      	b.n	800af16 <_free_r+0x22>
 800af3a:	461a      	mov	r2, r3
 800af3c:	685b      	ldr	r3, [r3, #4]
 800af3e:	b10b      	cbz	r3, 800af44 <_free_r+0x50>
 800af40:	42a3      	cmp	r3, r4
 800af42:	d9fa      	bls.n	800af3a <_free_r+0x46>
 800af44:	6811      	ldr	r1, [r2, #0]
 800af46:	1855      	adds	r5, r2, r1
 800af48:	42a5      	cmp	r5, r4
 800af4a:	d10b      	bne.n	800af64 <_free_r+0x70>
 800af4c:	6824      	ldr	r4, [r4, #0]
 800af4e:	4421      	add	r1, r4
 800af50:	1854      	adds	r4, r2, r1
 800af52:	42a3      	cmp	r3, r4
 800af54:	6011      	str	r1, [r2, #0]
 800af56:	d1e0      	bne.n	800af1a <_free_r+0x26>
 800af58:	681c      	ldr	r4, [r3, #0]
 800af5a:	685b      	ldr	r3, [r3, #4]
 800af5c:	6053      	str	r3, [r2, #4]
 800af5e:	440c      	add	r4, r1
 800af60:	6014      	str	r4, [r2, #0]
 800af62:	e7da      	b.n	800af1a <_free_r+0x26>
 800af64:	d902      	bls.n	800af6c <_free_r+0x78>
 800af66:	230c      	movs	r3, #12
 800af68:	6003      	str	r3, [r0, #0]
 800af6a:	e7d6      	b.n	800af1a <_free_r+0x26>
 800af6c:	6825      	ldr	r5, [r4, #0]
 800af6e:	1961      	adds	r1, r4, r5
 800af70:	428b      	cmp	r3, r1
 800af72:	bf04      	itt	eq
 800af74:	6819      	ldreq	r1, [r3, #0]
 800af76:	685b      	ldreq	r3, [r3, #4]
 800af78:	6063      	str	r3, [r4, #4]
 800af7a:	bf04      	itt	eq
 800af7c:	1949      	addeq	r1, r1, r5
 800af7e:	6021      	streq	r1, [r4, #0]
 800af80:	6054      	str	r4, [r2, #4]
 800af82:	e7ca      	b.n	800af1a <_free_r+0x26>
 800af84:	b003      	add	sp, #12
 800af86:	bd30      	pop	{r4, r5, pc}
 800af88:	20000868 	.word	0x20000868

0800af8c <malloc>:
 800af8c:	4b02      	ldr	r3, [pc, #8]	; (800af98 <malloc+0xc>)
 800af8e:	4601      	mov	r1, r0
 800af90:	6818      	ldr	r0, [r3, #0]
 800af92:	f000 b823 	b.w	800afdc <_malloc_r>
 800af96:	bf00      	nop
 800af98:	20000080 	.word	0x20000080

0800af9c <sbrk_aligned>:
 800af9c:	b570      	push	{r4, r5, r6, lr}
 800af9e:	4e0e      	ldr	r6, [pc, #56]	; (800afd8 <sbrk_aligned+0x3c>)
 800afa0:	460c      	mov	r4, r1
 800afa2:	6831      	ldr	r1, [r6, #0]
 800afa4:	4605      	mov	r5, r0
 800afa6:	b911      	cbnz	r1, 800afae <sbrk_aligned+0x12>
 800afa8:	f000 feca 	bl	800bd40 <_sbrk_r>
 800afac:	6030      	str	r0, [r6, #0]
 800afae:	4621      	mov	r1, r4
 800afb0:	4628      	mov	r0, r5
 800afb2:	f000 fec5 	bl	800bd40 <_sbrk_r>
 800afb6:	1c43      	adds	r3, r0, #1
 800afb8:	d00a      	beq.n	800afd0 <sbrk_aligned+0x34>
 800afba:	1cc4      	adds	r4, r0, #3
 800afbc:	f024 0403 	bic.w	r4, r4, #3
 800afc0:	42a0      	cmp	r0, r4
 800afc2:	d007      	beq.n	800afd4 <sbrk_aligned+0x38>
 800afc4:	1a21      	subs	r1, r4, r0
 800afc6:	4628      	mov	r0, r5
 800afc8:	f000 feba 	bl	800bd40 <_sbrk_r>
 800afcc:	3001      	adds	r0, #1
 800afce:	d101      	bne.n	800afd4 <sbrk_aligned+0x38>
 800afd0:	f04f 34ff 	mov.w	r4, #4294967295
 800afd4:	4620      	mov	r0, r4
 800afd6:	bd70      	pop	{r4, r5, r6, pc}
 800afd8:	2000086c 	.word	0x2000086c

0800afdc <_malloc_r>:
 800afdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800afe0:	1ccd      	adds	r5, r1, #3
 800afe2:	f025 0503 	bic.w	r5, r5, #3
 800afe6:	3508      	adds	r5, #8
 800afe8:	2d0c      	cmp	r5, #12
 800afea:	bf38      	it	cc
 800afec:	250c      	movcc	r5, #12
 800afee:	2d00      	cmp	r5, #0
 800aff0:	4607      	mov	r7, r0
 800aff2:	db01      	blt.n	800aff8 <_malloc_r+0x1c>
 800aff4:	42a9      	cmp	r1, r5
 800aff6:	d905      	bls.n	800b004 <_malloc_r+0x28>
 800aff8:	230c      	movs	r3, #12
 800affa:	603b      	str	r3, [r7, #0]
 800affc:	2600      	movs	r6, #0
 800affe:	4630      	mov	r0, r6
 800b000:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b004:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b0d8 <_malloc_r+0xfc>
 800b008:	f000 f868 	bl	800b0dc <__malloc_lock>
 800b00c:	f8d8 3000 	ldr.w	r3, [r8]
 800b010:	461c      	mov	r4, r3
 800b012:	bb5c      	cbnz	r4, 800b06c <_malloc_r+0x90>
 800b014:	4629      	mov	r1, r5
 800b016:	4638      	mov	r0, r7
 800b018:	f7ff ffc0 	bl	800af9c <sbrk_aligned>
 800b01c:	1c43      	adds	r3, r0, #1
 800b01e:	4604      	mov	r4, r0
 800b020:	d155      	bne.n	800b0ce <_malloc_r+0xf2>
 800b022:	f8d8 4000 	ldr.w	r4, [r8]
 800b026:	4626      	mov	r6, r4
 800b028:	2e00      	cmp	r6, #0
 800b02a:	d145      	bne.n	800b0b8 <_malloc_r+0xdc>
 800b02c:	2c00      	cmp	r4, #0
 800b02e:	d048      	beq.n	800b0c2 <_malloc_r+0xe6>
 800b030:	6823      	ldr	r3, [r4, #0]
 800b032:	4631      	mov	r1, r6
 800b034:	4638      	mov	r0, r7
 800b036:	eb04 0903 	add.w	r9, r4, r3
 800b03a:	f000 fe81 	bl	800bd40 <_sbrk_r>
 800b03e:	4581      	cmp	r9, r0
 800b040:	d13f      	bne.n	800b0c2 <_malloc_r+0xe6>
 800b042:	6821      	ldr	r1, [r4, #0]
 800b044:	1a6d      	subs	r5, r5, r1
 800b046:	4629      	mov	r1, r5
 800b048:	4638      	mov	r0, r7
 800b04a:	f7ff ffa7 	bl	800af9c <sbrk_aligned>
 800b04e:	3001      	adds	r0, #1
 800b050:	d037      	beq.n	800b0c2 <_malloc_r+0xe6>
 800b052:	6823      	ldr	r3, [r4, #0]
 800b054:	442b      	add	r3, r5
 800b056:	6023      	str	r3, [r4, #0]
 800b058:	f8d8 3000 	ldr.w	r3, [r8]
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d038      	beq.n	800b0d2 <_malloc_r+0xf6>
 800b060:	685a      	ldr	r2, [r3, #4]
 800b062:	42a2      	cmp	r2, r4
 800b064:	d12b      	bne.n	800b0be <_malloc_r+0xe2>
 800b066:	2200      	movs	r2, #0
 800b068:	605a      	str	r2, [r3, #4]
 800b06a:	e00f      	b.n	800b08c <_malloc_r+0xb0>
 800b06c:	6822      	ldr	r2, [r4, #0]
 800b06e:	1b52      	subs	r2, r2, r5
 800b070:	d41f      	bmi.n	800b0b2 <_malloc_r+0xd6>
 800b072:	2a0b      	cmp	r2, #11
 800b074:	d917      	bls.n	800b0a6 <_malloc_r+0xca>
 800b076:	1961      	adds	r1, r4, r5
 800b078:	42a3      	cmp	r3, r4
 800b07a:	6025      	str	r5, [r4, #0]
 800b07c:	bf18      	it	ne
 800b07e:	6059      	strne	r1, [r3, #4]
 800b080:	6863      	ldr	r3, [r4, #4]
 800b082:	bf08      	it	eq
 800b084:	f8c8 1000 	streq.w	r1, [r8]
 800b088:	5162      	str	r2, [r4, r5]
 800b08a:	604b      	str	r3, [r1, #4]
 800b08c:	4638      	mov	r0, r7
 800b08e:	f104 060b 	add.w	r6, r4, #11
 800b092:	f000 f829 	bl	800b0e8 <__malloc_unlock>
 800b096:	f026 0607 	bic.w	r6, r6, #7
 800b09a:	1d23      	adds	r3, r4, #4
 800b09c:	1af2      	subs	r2, r6, r3
 800b09e:	d0ae      	beq.n	800affe <_malloc_r+0x22>
 800b0a0:	1b9b      	subs	r3, r3, r6
 800b0a2:	50a3      	str	r3, [r4, r2]
 800b0a4:	e7ab      	b.n	800affe <_malloc_r+0x22>
 800b0a6:	42a3      	cmp	r3, r4
 800b0a8:	6862      	ldr	r2, [r4, #4]
 800b0aa:	d1dd      	bne.n	800b068 <_malloc_r+0x8c>
 800b0ac:	f8c8 2000 	str.w	r2, [r8]
 800b0b0:	e7ec      	b.n	800b08c <_malloc_r+0xb0>
 800b0b2:	4623      	mov	r3, r4
 800b0b4:	6864      	ldr	r4, [r4, #4]
 800b0b6:	e7ac      	b.n	800b012 <_malloc_r+0x36>
 800b0b8:	4634      	mov	r4, r6
 800b0ba:	6876      	ldr	r6, [r6, #4]
 800b0bc:	e7b4      	b.n	800b028 <_malloc_r+0x4c>
 800b0be:	4613      	mov	r3, r2
 800b0c0:	e7cc      	b.n	800b05c <_malloc_r+0x80>
 800b0c2:	230c      	movs	r3, #12
 800b0c4:	603b      	str	r3, [r7, #0]
 800b0c6:	4638      	mov	r0, r7
 800b0c8:	f000 f80e 	bl	800b0e8 <__malloc_unlock>
 800b0cc:	e797      	b.n	800affe <_malloc_r+0x22>
 800b0ce:	6025      	str	r5, [r4, #0]
 800b0d0:	e7dc      	b.n	800b08c <_malloc_r+0xb0>
 800b0d2:	605b      	str	r3, [r3, #4]
 800b0d4:	deff      	udf	#255	; 0xff
 800b0d6:	bf00      	nop
 800b0d8:	20000868 	.word	0x20000868

0800b0dc <__malloc_lock>:
 800b0dc:	4801      	ldr	r0, [pc, #4]	; (800b0e4 <__malloc_lock+0x8>)
 800b0de:	f7ff b88a 	b.w	800a1f6 <__retarget_lock_acquire_recursive>
 800b0e2:	bf00      	nop
 800b0e4:	20000864 	.word	0x20000864

0800b0e8 <__malloc_unlock>:
 800b0e8:	4801      	ldr	r0, [pc, #4]	; (800b0f0 <__malloc_unlock+0x8>)
 800b0ea:	f7ff b885 	b.w	800a1f8 <__retarget_lock_release_recursive>
 800b0ee:	bf00      	nop
 800b0f0:	20000864 	.word	0x20000864

0800b0f4 <_Balloc>:
 800b0f4:	b570      	push	{r4, r5, r6, lr}
 800b0f6:	69c6      	ldr	r6, [r0, #28]
 800b0f8:	4604      	mov	r4, r0
 800b0fa:	460d      	mov	r5, r1
 800b0fc:	b976      	cbnz	r6, 800b11c <_Balloc+0x28>
 800b0fe:	2010      	movs	r0, #16
 800b100:	f7ff ff44 	bl	800af8c <malloc>
 800b104:	4602      	mov	r2, r0
 800b106:	61e0      	str	r0, [r4, #28]
 800b108:	b920      	cbnz	r0, 800b114 <_Balloc+0x20>
 800b10a:	4b18      	ldr	r3, [pc, #96]	; (800b16c <_Balloc+0x78>)
 800b10c:	4818      	ldr	r0, [pc, #96]	; (800b170 <_Balloc+0x7c>)
 800b10e:	216b      	movs	r1, #107	; 0x6b
 800b110:	f000 fe34 	bl	800bd7c <__assert_func>
 800b114:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b118:	6006      	str	r6, [r0, #0]
 800b11a:	60c6      	str	r6, [r0, #12]
 800b11c:	69e6      	ldr	r6, [r4, #28]
 800b11e:	68f3      	ldr	r3, [r6, #12]
 800b120:	b183      	cbz	r3, 800b144 <_Balloc+0x50>
 800b122:	69e3      	ldr	r3, [r4, #28]
 800b124:	68db      	ldr	r3, [r3, #12]
 800b126:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b12a:	b9b8      	cbnz	r0, 800b15c <_Balloc+0x68>
 800b12c:	2101      	movs	r1, #1
 800b12e:	fa01 f605 	lsl.w	r6, r1, r5
 800b132:	1d72      	adds	r2, r6, #5
 800b134:	0092      	lsls	r2, r2, #2
 800b136:	4620      	mov	r0, r4
 800b138:	f000 fe3e 	bl	800bdb8 <_calloc_r>
 800b13c:	b160      	cbz	r0, 800b158 <_Balloc+0x64>
 800b13e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b142:	e00e      	b.n	800b162 <_Balloc+0x6e>
 800b144:	2221      	movs	r2, #33	; 0x21
 800b146:	2104      	movs	r1, #4
 800b148:	4620      	mov	r0, r4
 800b14a:	f000 fe35 	bl	800bdb8 <_calloc_r>
 800b14e:	69e3      	ldr	r3, [r4, #28]
 800b150:	60f0      	str	r0, [r6, #12]
 800b152:	68db      	ldr	r3, [r3, #12]
 800b154:	2b00      	cmp	r3, #0
 800b156:	d1e4      	bne.n	800b122 <_Balloc+0x2e>
 800b158:	2000      	movs	r0, #0
 800b15a:	bd70      	pop	{r4, r5, r6, pc}
 800b15c:	6802      	ldr	r2, [r0, #0]
 800b15e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b162:	2300      	movs	r3, #0
 800b164:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b168:	e7f7      	b.n	800b15a <_Balloc+0x66>
 800b16a:	bf00      	nop
 800b16c:	0800c19c 	.word	0x0800c19c
 800b170:	0800c21c 	.word	0x0800c21c

0800b174 <_Bfree>:
 800b174:	b570      	push	{r4, r5, r6, lr}
 800b176:	69c6      	ldr	r6, [r0, #28]
 800b178:	4605      	mov	r5, r0
 800b17a:	460c      	mov	r4, r1
 800b17c:	b976      	cbnz	r6, 800b19c <_Bfree+0x28>
 800b17e:	2010      	movs	r0, #16
 800b180:	f7ff ff04 	bl	800af8c <malloc>
 800b184:	4602      	mov	r2, r0
 800b186:	61e8      	str	r0, [r5, #28]
 800b188:	b920      	cbnz	r0, 800b194 <_Bfree+0x20>
 800b18a:	4b09      	ldr	r3, [pc, #36]	; (800b1b0 <_Bfree+0x3c>)
 800b18c:	4809      	ldr	r0, [pc, #36]	; (800b1b4 <_Bfree+0x40>)
 800b18e:	218f      	movs	r1, #143	; 0x8f
 800b190:	f000 fdf4 	bl	800bd7c <__assert_func>
 800b194:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b198:	6006      	str	r6, [r0, #0]
 800b19a:	60c6      	str	r6, [r0, #12]
 800b19c:	b13c      	cbz	r4, 800b1ae <_Bfree+0x3a>
 800b19e:	69eb      	ldr	r3, [r5, #28]
 800b1a0:	6862      	ldr	r2, [r4, #4]
 800b1a2:	68db      	ldr	r3, [r3, #12]
 800b1a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b1a8:	6021      	str	r1, [r4, #0]
 800b1aa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b1ae:	bd70      	pop	{r4, r5, r6, pc}
 800b1b0:	0800c19c 	.word	0x0800c19c
 800b1b4:	0800c21c 	.word	0x0800c21c

0800b1b8 <__multadd>:
 800b1b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1bc:	690d      	ldr	r5, [r1, #16]
 800b1be:	4607      	mov	r7, r0
 800b1c0:	460c      	mov	r4, r1
 800b1c2:	461e      	mov	r6, r3
 800b1c4:	f101 0c14 	add.w	ip, r1, #20
 800b1c8:	2000      	movs	r0, #0
 800b1ca:	f8dc 3000 	ldr.w	r3, [ip]
 800b1ce:	b299      	uxth	r1, r3
 800b1d0:	fb02 6101 	mla	r1, r2, r1, r6
 800b1d4:	0c1e      	lsrs	r6, r3, #16
 800b1d6:	0c0b      	lsrs	r3, r1, #16
 800b1d8:	fb02 3306 	mla	r3, r2, r6, r3
 800b1dc:	b289      	uxth	r1, r1
 800b1de:	3001      	adds	r0, #1
 800b1e0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b1e4:	4285      	cmp	r5, r0
 800b1e6:	f84c 1b04 	str.w	r1, [ip], #4
 800b1ea:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b1ee:	dcec      	bgt.n	800b1ca <__multadd+0x12>
 800b1f0:	b30e      	cbz	r6, 800b236 <__multadd+0x7e>
 800b1f2:	68a3      	ldr	r3, [r4, #8]
 800b1f4:	42ab      	cmp	r3, r5
 800b1f6:	dc19      	bgt.n	800b22c <__multadd+0x74>
 800b1f8:	6861      	ldr	r1, [r4, #4]
 800b1fa:	4638      	mov	r0, r7
 800b1fc:	3101      	adds	r1, #1
 800b1fe:	f7ff ff79 	bl	800b0f4 <_Balloc>
 800b202:	4680      	mov	r8, r0
 800b204:	b928      	cbnz	r0, 800b212 <__multadd+0x5a>
 800b206:	4602      	mov	r2, r0
 800b208:	4b0c      	ldr	r3, [pc, #48]	; (800b23c <__multadd+0x84>)
 800b20a:	480d      	ldr	r0, [pc, #52]	; (800b240 <__multadd+0x88>)
 800b20c:	21ba      	movs	r1, #186	; 0xba
 800b20e:	f000 fdb5 	bl	800bd7c <__assert_func>
 800b212:	6922      	ldr	r2, [r4, #16]
 800b214:	3202      	adds	r2, #2
 800b216:	f104 010c 	add.w	r1, r4, #12
 800b21a:	0092      	lsls	r2, r2, #2
 800b21c:	300c      	adds	r0, #12
 800b21e:	f000 fd9f 	bl	800bd60 <memcpy>
 800b222:	4621      	mov	r1, r4
 800b224:	4638      	mov	r0, r7
 800b226:	f7ff ffa5 	bl	800b174 <_Bfree>
 800b22a:	4644      	mov	r4, r8
 800b22c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b230:	3501      	adds	r5, #1
 800b232:	615e      	str	r6, [r3, #20]
 800b234:	6125      	str	r5, [r4, #16]
 800b236:	4620      	mov	r0, r4
 800b238:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b23c:	0800c20b 	.word	0x0800c20b
 800b240:	0800c21c 	.word	0x0800c21c

0800b244 <__hi0bits>:
 800b244:	0c03      	lsrs	r3, r0, #16
 800b246:	041b      	lsls	r3, r3, #16
 800b248:	b9d3      	cbnz	r3, 800b280 <__hi0bits+0x3c>
 800b24a:	0400      	lsls	r0, r0, #16
 800b24c:	2310      	movs	r3, #16
 800b24e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b252:	bf04      	itt	eq
 800b254:	0200      	lsleq	r0, r0, #8
 800b256:	3308      	addeq	r3, #8
 800b258:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b25c:	bf04      	itt	eq
 800b25e:	0100      	lsleq	r0, r0, #4
 800b260:	3304      	addeq	r3, #4
 800b262:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b266:	bf04      	itt	eq
 800b268:	0080      	lsleq	r0, r0, #2
 800b26a:	3302      	addeq	r3, #2
 800b26c:	2800      	cmp	r0, #0
 800b26e:	db05      	blt.n	800b27c <__hi0bits+0x38>
 800b270:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b274:	f103 0301 	add.w	r3, r3, #1
 800b278:	bf08      	it	eq
 800b27a:	2320      	moveq	r3, #32
 800b27c:	4618      	mov	r0, r3
 800b27e:	4770      	bx	lr
 800b280:	2300      	movs	r3, #0
 800b282:	e7e4      	b.n	800b24e <__hi0bits+0xa>

0800b284 <__lo0bits>:
 800b284:	6803      	ldr	r3, [r0, #0]
 800b286:	f013 0207 	ands.w	r2, r3, #7
 800b28a:	d00c      	beq.n	800b2a6 <__lo0bits+0x22>
 800b28c:	07d9      	lsls	r1, r3, #31
 800b28e:	d422      	bmi.n	800b2d6 <__lo0bits+0x52>
 800b290:	079a      	lsls	r2, r3, #30
 800b292:	bf49      	itett	mi
 800b294:	085b      	lsrmi	r3, r3, #1
 800b296:	089b      	lsrpl	r3, r3, #2
 800b298:	6003      	strmi	r3, [r0, #0]
 800b29a:	2201      	movmi	r2, #1
 800b29c:	bf5c      	itt	pl
 800b29e:	6003      	strpl	r3, [r0, #0]
 800b2a0:	2202      	movpl	r2, #2
 800b2a2:	4610      	mov	r0, r2
 800b2a4:	4770      	bx	lr
 800b2a6:	b299      	uxth	r1, r3
 800b2a8:	b909      	cbnz	r1, 800b2ae <__lo0bits+0x2a>
 800b2aa:	0c1b      	lsrs	r3, r3, #16
 800b2ac:	2210      	movs	r2, #16
 800b2ae:	b2d9      	uxtb	r1, r3
 800b2b0:	b909      	cbnz	r1, 800b2b6 <__lo0bits+0x32>
 800b2b2:	3208      	adds	r2, #8
 800b2b4:	0a1b      	lsrs	r3, r3, #8
 800b2b6:	0719      	lsls	r1, r3, #28
 800b2b8:	bf04      	itt	eq
 800b2ba:	091b      	lsreq	r3, r3, #4
 800b2bc:	3204      	addeq	r2, #4
 800b2be:	0799      	lsls	r1, r3, #30
 800b2c0:	bf04      	itt	eq
 800b2c2:	089b      	lsreq	r3, r3, #2
 800b2c4:	3202      	addeq	r2, #2
 800b2c6:	07d9      	lsls	r1, r3, #31
 800b2c8:	d403      	bmi.n	800b2d2 <__lo0bits+0x4e>
 800b2ca:	085b      	lsrs	r3, r3, #1
 800b2cc:	f102 0201 	add.w	r2, r2, #1
 800b2d0:	d003      	beq.n	800b2da <__lo0bits+0x56>
 800b2d2:	6003      	str	r3, [r0, #0]
 800b2d4:	e7e5      	b.n	800b2a2 <__lo0bits+0x1e>
 800b2d6:	2200      	movs	r2, #0
 800b2d8:	e7e3      	b.n	800b2a2 <__lo0bits+0x1e>
 800b2da:	2220      	movs	r2, #32
 800b2dc:	e7e1      	b.n	800b2a2 <__lo0bits+0x1e>
	...

0800b2e0 <__i2b>:
 800b2e0:	b510      	push	{r4, lr}
 800b2e2:	460c      	mov	r4, r1
 800b2e4:	2101      	movs	r1, #1
 800b2e6:	f7ff ff05 	bl	800b0f4 <_Balloc>
 800b2ea:	4602      	mov	r2, r0
 800b2ec:	b928      	cbnz	r0, 800b2fa <__i2b+0x1a>
 800b2ee:	4b05      	ldr	r3, [pc, #20]	; (800b304 <__i2b+0x24>)
 800b2f0:	4805      	ldr	r0, [pc, #20]	; (800b308 <__i2b+0x28>)
 800b2f2:	f240 1145 	movw	r1, #325	; 0x145
 800b2f6:	f000 fd41 	bl	800bd7c <__assert_func>
 800b2fa:	2301      	movs	r3, #1
 800b2fc:	6144      	str	r4, [r0, #20]
 800b2fe:	6103      	str	r3, [r0, #16]
 800b300:	bd10      	pop	{r4, pc}
 800b302:	bf00      	nop
 800b304:	0800c20b 	.word	0x0800c20b
 800b308:	0800c21c 	.word	0x0800c21c

0800b30c <__multiply>:
 800b30c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b310:	4691      	mov	r9, r2
 800b312:	690a      	ldr	r2, [r1, #16]
 800b314:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b318:	429a      	cmp	r2, r3
 800b31a:	bfb8      	it	lt
 800b31c:	460b      	movlt	r3, r1
 800b31e:	460c      	mov	r4, r1
 800b320:	bfbc      	itt	lt
 800b322:	464c      	movlt	r4, r9
 800b324:	4699      	movlt	r9, r3
 800b326:	6927      	ldr	r7, [r4, #16]
 800b328:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b32c:	68a3      	ldr	r3, [r4, #8]
 800b32e:	6861      	ldr	r1, [r4, #4]
 800b330:	eb07 060a 	add.w	r6, r7, sl
 800b334:	42b3      	cmp	r3, r6
 800b336:	b085      	sub	sp, #20
 800b338:	bfb8      	it	lt
 800b33a:	3101      	addlt	r1, #1
 800b33c:	f7ff feda 	bl	800b0f4 <_Balloc>
 800b340:	b930      	cbnz	r0, 800b350 <__multiply+0x44>
 800b342:	4602      	mov	r2, r0
 800b344:	4b44      	ldr	r3, [pc, #272]	; (800b458 <__multiply+0x14c>)
 800b346:	4845      	ldr	r0, [pc, #276]	; (800b45c <__multiply+0x150>)
 800b348:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800b34c:	f000 fd16 	bl	800bd7c <__assert_func>
 800b350:	f100 0514 	add.w	r5, r0, #20
 800b354:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b358:	462b      	mov	r3, r5
 800b35a:	2200      	movs	r2, #0
 800b35c:	4543      	cmp	r3, r8
 800b35e:	d321      	bcc.n	800b3a4 <__multiply+0x98>
 800b360:	f104 0314 	add.w	r3, r4, #20
 800b364:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b368:	f109 0314 	add.w	r3, r9, #20
 800b36c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b370:	9202      	str	r2, [sp, #8]
 800b372:	1b3a      	subs	r2, r7, r4
 800b374:	3a15      	subs	r2, #21
 800b376:	f022 0203 	bic.w	r2, r2, #3
 800b37a:	3204      	adds	r2, #4
 800b37c:	f104 0115 	add.w	r1, r4, #21
 800b380:	428f      	cmp	r7, r1
 800b382:	bf38      	it	cc
 800b384:	2204      	movcc	r2, #4
 800b386:	9201      	str	r2, [sp, #4]
 800b388:	9a02      	ldr	r2, [sp, #8]
 800b38a:	9303      	str	r3, [sp, #12]
 800b38c:	429a      	cmp	r2, r3
 800b38e:	d80c      	bhi.n	800b3aa <__multiply+0x9e>
 800b390:	2e00      	cmp	r6, #0
 800b392:	dd03      	ble.n	800b39c <__multiply+0x90>
 800b394:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d05b      	beq.n	800b454 <__multiply+0x148>
 800b39c:	6106      	str	r6, [r0, #16]
 800b39e:	b005      	add	sp, #20
 800b3a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3a4:	f843 2b04 	str.w	r2, [r3], #4
 800b3a8:	e7d8      	b.n	800b35c <__multiply+0x50>
 800b3aa:	f8b3 a000 	ldrh.w	sl, [r3]
 800b3ae:	f1ba 0f00 	cmp.w	sl, #0
 800b3b2:	d024      	beq.n	800b3fe <__multiply+0xf2>
 800b3b4:	f104 0e14 	add.w	lr, r4, #20
 800b3b8:	46a9      	mov	r9, r5
 800b3ba:	f04f 0c00 	mov.w	ip, #0
 800b3be:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b3c2:	f8d9 1000 	ldr.w	r1, [r9]
 800b3c6:	fa1f fb82 	uxth.w	fp, r2
 800b3ca:	b289      	uxth	r1, r1
 800b3cc:	fb0a 110b 	mla	r1, sl, fp, r1
 800b3d0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b3d4:	f8d9 2000 	ldr.w	r2, [r9]
 800b3d8:	4461      	add	r1, ip
 800b3da:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b3de:	fb0a c20b 	mla	r2, sl, fp, ip
 800b3e2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b3e6:	b289      	uxth	r1, r1
 800b3e8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b3ec:	4577      	cmp	r7, lr
 800b3ee:	f849 1b04 	str.w	r1, [r9], #4
 800b3f2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b3f6:	d8e2      	bhi.n	800b3be <__multiply+0xb2>
 800b3f8:	9a01      	ldr	r2, [sp, #4]
 800b3fa:	f845 c002 	str.w	ip, [r5, r2]
 800b3fe:	9a03      	ldr	r2, [sp, #12]
 800b400:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b404:	3304      	adds	r3, #4
 800b406:	f1b9 0f00 	cmp.w	r9, #0
 800b40a:	d021      	beq.n	800b450 <__multiply+0x144>
 800b40c:	6829      	ldr	r1, [r5, #0]
 800b40e:	f104 0c14 	add.w	ip, r4, #20
 800b412:	46ae      	mov	lr, r5
 800b414:	f04f 0a00 	mov.w	sl, #0
 800b418:	f8bc b000 	ldrh.w	fp, [ip]
 800b41c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b420:	fb09 220b 	mla	r2, r9, fp, r2
 800b424:	4452      	add	r2, sl
 800b426:	b289      	uxth	r1, r1
 800b428:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b42c:	f84e 1b04 	str.w	r1, [lr], #4
 800b430:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b434:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b438:	f8be 1000 	ldrh.w	r1, [lr]
 800b43c:	fb09 110a 	mla	r1, r9, sl, r1
 800b440:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800b444:	4567      	cmp	r7, ip
 800b446:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b44a:	d8e5      	bhi.n	800b418 <__multiply+0x10c>
 800b44c:	9a01      	ldr	r2, [sp, #4]
 800b44e:	50a9      	str	r1, [r5, r2]
 800b450:	3504      	adds	r5, #4
 800b452:	e799      	b.n	800b388 <__multiply+0x7c>
 800b454:	3e01      	subs	r6, #1
 800b456:	e79b      	b.n	800b390 <__multiply+0x84>
 800b458:	0800c20b 	.word	0x0800c20b
 800b45c:	0800c21c 	.word	0x0800c21c

0800b460 <__pow5mult>:
 800b460:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b464:	4615      	mov	r5, r2
 800b466:	f012 0203 	ands.w	r2, r2, #3
 800b46a:	4606      	mov	r6, r0
 800b46c:	460f      	mov	r7, r1
 800b46e:	d007      	beq.n	800b480 <__pow5mult+0x20>
 800b470:	4c25      	ldr	r4, [pc, #148]	; (800b508 <__pow5mult+0xa8>)
 800b472:	3a01      	subs	r2, #1
 800b474:	2300      	movs	r3, #0
 800b476:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b47a:	f7ff fe9d 	bl	800b1b8 <__multadd>
 800b47e:	4607      	mov	r7, r0
 800b480:	10ad      	asrs	r5, r5, #2
 800b482:	d03d      	beq.n	800b500 <__pow5mult+0xa0>
 800b484:	69f4      	ldr	r4, [r6, #28]
 800b486:	b97c      	cbnz	r4, 800b4a8 <__pow5mult+0x48>
 800b488:	2010      	movs	r0, #16
 800b48a:	f7ff fd7f 	bl	800af8c <malloc>
 800b48e:	4602      	mov	r2, r0
 800b490:	61f0      	str	r0, [r6, #28]
 800b492:	b928      	cbnz	r0, 800b4a0 <__pow5mult+0x40>
 800b494:	4b1d      	ldr	r3, [pc, #116]	; (800b50c <__pow5mult+0xac>)
 800b496:	481e      	ldr	r0, [pc, #120]	; (800b510 <__pow5mult+0xb0>)
 800b498:	f240 11b3 	movw	r1, #435	; 0x1b3
 800b49c:	f000 fc6e 	bl	800bd7c <__assert_func>
 800b4a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b4a4:	6004      	str	r4, [r0, #0]
 800b4a6:	60c4      	str	r4, [r0, #12]
 800b4a8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800b4ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b4b0:	b94c      	cbnz	r4, 800b4c6 <__pow5mult+0x66>
 800b4b2:	f240 2171 	movw	r1, #625	; 0x271
 800b4b6:	4630      	mov	r0, r6
 800b4b8:	f7ff ff12 	bl	800b2e0 <__i2b>
 800b4bc:	2300      	movs	r3, #0
 800b4be:	f8c8 0008 	str.w	r0, [r8, #8]
 800b4c2:	4604      	mov	r4, r0
 800b4c4:	6003      	str	r3, [r0, #0]
 800b4c6:	f04f 0900 	mov.w	r9, #0
 800b4ca:	07eb      	lsls	r3, r5, #31
 800b4cc:	d50a      	bpl.n	800b4e4 <__pow5mult+0x84>
 800b4ce:	4639      	mov	r1, r7
 800b4d0:	4622      	mov	r2, r4
 800b4d2:	4630      	mov	r0, r6
 800b4d4:	f7ff ff1a 	bl	800b30c <__multiply>
 800b4d8:	4639      	mov	r1, r7
 800b4da:	4680      	mov	r8, r0
 800b4dc:	4630      	mov	r0, r6
 800b4de:	f7ff fe49 	bl	800b174 <_Bfree>
 800b4e2:	4647      	mov	r7, r8
 800b4e4:	106d      	asrs	r5, r5, #1
 800b4e6:	d00b      	beq.n	800b500 <__pow5mult+0xa0>
 800b4e8:	6820      	ldr	r0, [r4, #0]
 800b4ea:	b938      	cbnz	r0, 800b4fc <__pow5mult+0x9c>
 800b4ec:	4622      	mov	r2, r4
 800b4ee:	4621      	mov	r1, r4
 800b4f0:	4630      	mov	r0, r6
 800b4f2:	f7ff ff0b 	bl	800b30c <__multiply>
 800b4f6:	6020      	str	r0, [r4, #0]
 800b4f8:	f8c0 9000 	str.w	r9, [r0]
 800b4fc:	4604      	mov	r4, r0
 800b4fe:	e7e4      	b.n	800b4ca <__pow5mult+0x6a>
 800b500:	4638      	mov	r0, r7
 800b502:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b506:	bf00      	nop
 800b508:	0800c368 	.word	0x0800c368
 800b50c:	0800c19c 	.word	0x0800c19c
 800b510:	0800c21c 	.word	0x0800c21c

0800b514 <__lshift>:
 800b514:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b518:	460c      	mov	r4, r1
 800b51a:	6849      	ldr	r1, [r1, #4]
 800b51c:	6923      	ldr	r3, [r4, #16]
 800b51e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b522:	68a3      	ldr	r3, [r4, #8]
 800b524:	4607      	mov	r7, r0
 800b526:	4691      	mov	r9, r2
 800b528:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b52c:	f108 0601 	add.w	r6, r8, #1
 800b530:	42b3      	cmp	r3, r6
 800b532:	db0b      	blt.n	800b54c <__lshift+0x38>
 800b534:	4638      	mov	r0, r7
 800b536:	f7ff fddd 	bl	800b0f4 <_Balloc>
 800b53a:	4605      	mov	r5, r0
 800b53c:	b948      	cbnz	r0, 800b552 <__lshift+0x3e>
 800b53e:	4602      	mov	r2, r0
 800b540:	4b28      	ldr	r3, [pc, #160]	; (800b5e4 <__lshift+0xd0>)
 800b542:	4829      	ldr	r0, [pc, #164]	; (800b5e8 <__lshift+0xd4>)
 800b544:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800b548:	f000 fc18 	bl	800bd7c <__assert_func>
 800b54c:	3101      	adds	r1, #1
 800b54e:	005b      	lsls	r3, r3, #1
 800b550:	e7ee      	b.n	800b530 <__lshift+0x1c>
 800b552:	2300      	movs	r3, #0
 800b554:	f100 0114 	add.w	r1, r0, #20
 800b558:	f100 0210 	add.w	r2, r0, #16
 800b55c:	4618      	mov	r0, r3
 800b55e:	4553      	cmp	r3, sl
 800b560:	db33      	blt.n	800b5ca <__lshift+0xb6>
 800b562:	6920      	ldr	r0, [r4, #16]
 800b564:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b568:	f104 0314 	add.w	r3, r4, #20
 800b56c:	f019 091f 	ands.w	r9, r9, #31
 800b570:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b574:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b578:	d02b      	beq.n	800b5d2 <__lshift+0xbe>
 800b57a:	f1c9 0e20 	rsb	lr, r9, #32
 800b57e:	468a      	mov	sl, r1
 800b580:	2200      	movs	r2, #0
 800b582:	6818      	ldr	r0, [r3, #0]
 800b584:	fa00 f009 	lsl.w	r0, r0, r9
 800b588:	4310      	orrs	r0, r2
 800b58a:	f84a 0b04 	str.w	r0, [sl], #4
 800b58e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b592:	459c      	cmp	ip, r3
 800b594:	fa22 f20e 	lsr.w	r2, r2, lr
 800b598:	d8f3      	bhi.n	800b582 <__lshift+0x6e>
 800b59a:	ebac 0304 	sub.w	r3, ip, r4
 800b59e:	3b15      	subs	r3, #21
 800b5a0:	f023 0303 	bic.w	r3, r3, #3
 800b5a4:	3304      	adds	r3, #4
 800b5a6:	f104 0015 	add.w	r0, r4, #21
 800b5aa:	4584      	cmp	ip, r0
 800b5ac:	bf38      	it	cc
 800b5ae:	2304      	movcc	r3, #4
 800b5b0:	50ca      	str	r2, [r1, r3]
 800b5b2:	b10a      	cbz	r2, 800b5b8 <__lshift+0xa4>
 800b5b4:	f108 0602 	add.w	r6, r8, #2
 800b5b8:	3e01      	subs	r6, #1
 800b5ba:	4638      	mov	r0, r7
 800b5bc:	612e      	str	r6, [r5, #16]
 800b5be:	4621      	mov	r1, r4
 800b5c0:	f7ff fdd8 	bl	800b174 <_Bfree>
 800b5c4:	4628      	mov	r0, r5
 800b5c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5ca:	f842 0f04 	str.w	r0, [r2, #4]!
 800b5ce:	3301      	adds	r3, #1
 800b5d0:	e7c5      	b.n	800b55e <__lshift+0x4a>
 800b5d2:	3904      	subs	r1, #4
 800b5d4:	f853 2b04 	ldr.w	r2, [r3], #4
 800b5d8:	f841 2f04 	str.w	r2, [r1, #4]!
 800b5dc:	459c      	cmp	ip, r3
 800b5de:	d8f9      	bhi.n	800b5d4 <__lshift+0xc0>
 800b5e0:	e7ea      	b.n	800b5b8 <__lshift+0xa4>
 800b5e2:	bf00      	nop
 800b5e4:	0800c20b 	.word	0x0800c20b
 800b5e8:	0800c21c 	.word	0x0800c21c

0800b5ec <__mcmp>:
 800b5ec:	b530      	push	{r4, r5, lr}
 800b5ee:	6902      	ldr	r2, [r0, #16]
 800b5f0:	690c      	ldr	r4, [r1, #16]
 800b5f2:	1b12      	subs	r2, r2, r4
 800b5f4:	d10e      	bne.n	800b614 <__mcmp+0x28>
 800b5f6:	f100 0314 	add.w	r3, r0, #20
 800b5fa:	3114      	adds	r1, #20
 800b5fc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b600:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b604:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b608:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b60c:	42a5      	cmp	r5, r4
 800b60e:	d003      	beq.n	800b618 <__mcmp+0x2c>
 800b610:	d305      	bcc.n	800b61e <__mcmp+0x32>
 800b612:	2201      	movs	r2, #1
 800b614:	4610      	mov	r0, r2
 800b616:	bd30      	pop	{r4, r5, pc}
 800b618:	4283      	cmp	r3, r0
 800b61a:	d3f3      	bcc.n	800b604 <__mcmp+0x18>
 800b61c:	e7fa      	b.n	800b614 <__mcmp+0x28>
 800b61e:	f04f 32ff 	mov.w	r2, #4294967295
 800b622:	e7f7      	b.n	800b614 <__mcmp+0x28>

0800b624 <__mdiff>:
 800b624:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b628:	460c      	mov	r4, r1
 800b62a:	4606      	mov	r6, r0
 800b62c:	4611      	mov	r1, r2
 800b62e:	4620      	mov	r0, r4
 800b630:	4690      	mov	r8, r2
 800b632:	f7ff ffdb 	bl	800b5ec <__mcmp>
 800b636:	1e05      	subs	r5, r0, #0
 800b638:	d110      	bne.n	800b65c <__mdiff+0x38>
 800b63a:	4629      	mov	r1, r5
 800b63c:	4630      	mov	r0, r6
 800b63e:	f7ff fd59 	bl	800b0f4 <_Balloc>
 800b642:	b930      	cbnz	r0, 800b652 <__mdiff+0x2e>
 800b644:	4b3a      	ldr	r3, [pc, #232]	; (800b730 <__mdiff+0x10c>)
 800b646:	4602      	mov	r2, r0
 800b648:	f240 2137 	movw	r1, #567	; 0x237
 800b64c:	4839      	ldr	r0, [pc, #228]	; (800b734 <__mdiff+0x110>)
 800b64e:	f000 fb95 	bl	800bd7c <__assert_func>
 800b652:	2301      	movs	r3, #1
 800b654:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b658:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b65c:	bfa4      	itt	ge
 800b65e:	4643      	movge	r3, r8
 800b660:	46a0      	movge	r8, r4
 800b662:	4630      	mov	r0, r6
 800b664:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b668:	bfa6      	itte	ge
 800b66a:	461c      	movge	r4, r3
 800b66c:	2500      	movge	r5, #0
 800b66e:	2501      	movlt	r5, #1
 800b670:	f7ff fd40 	bl	800b0f4 <_Balloc>
 800b674:	b920      	cbnz	r0, 800b680 <__mdiff+0x5c>
 800b676:	4b2e      	ldr	r3, [pc, #184]	; (800b730 <__mdiff+0x10c>)
 800b678:	4602      	mov	r2, r0
 800b67a:	f240 2145 	movw	r1, #581	; 0x245
 800b67e:	e7e5      	b.n	800b64c <__mdiff+0x28>
 800b680:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b684:	6926      	ldr	r6, [r4, #16]
 800b686:	60c5      	str	r5, [r0, #12]
 800b688:	f104 0914 	add.w	r9, r4, #20
 800b68c:	f108 0514 	add.w	r5, r8, #20
 800b690:	f100 0e14 	add.w	lr, r0, #20
 800b694:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b698:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b69c:	f108 0210 	add.w	r2, r8, #16
 800b6a0:	46f2      	mov	sl, lr
 800b6a2:	2100      	movs	r1, #0
 800b6a4:	f859 3b04 	ldr.w	r3, [r9], #4
 800b6a8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b6ac:	fa11 f88b 	uxtah	r8, r1, fp
 800b6b0:	b299      	uxth	r1, r3
 800b6b2:	0c1b      	lsrs	r3, r3, #16
 800b6b4:	eba8 0801 	sub.w	r8, r8, r1
 800b6b8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b6bc:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b6c0:	fa1f f888 	uxth.w	r8, r8
 800b6c4:	1419      	asrs	r1, r3, #16
 800b6c6:	454e      	cmp	r6, r9
 800b6c8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b6cc:	f84a 3b04 	str.w	r3, [sl], #4
 800b6d0:	d8e8      	bhi.n	800b6a4 <__mdiff+0x80>
 800b6d2:	1b33      	subs	r3, r6, r4
 800b6d4:	3b15      	subs	r3, #21
 800b6d6:	f023 0303 	bic.w	r3, r3, #3
 800b6da:	3304      	adds	r3, #4
 800b6dc:	3415      	adds	r4, #21
 800b6de:	42a6      	cmp	r6, r4
 800b6e0:	bf38      	it	cc
 800b6e2:	2304      	movcc	r3, #4
 800b6e4:	441d      	add	r5, r3
 800b6e6:	4473      	add	r3, lr
 800b6e8:	469e      	mov	lr, r3
 800b6ea:	462e      	mov	r6, r5
 800b6ec:	4566      	cmp	r6, ip
 800b6ee:	d30e      	bcc.n	800b70e <__mdiff+0xea>
 800b6f0:	f10c 0203 	add.w	r2, ip, #3
 800b6f4:	1b52      	subs	r2, r2, r5
 800b6f6:	f022 0203 	bic.w	r2, r2, #3
 800b6fa:	3d03      	subs	r5, #3
 800b6fc:	45ac      	cmp	ip, r5
 800b6fe:	bf38      	it	cc
 800b700:	2200      	movcc	r2, #0
 800b702:	4413      	add	r3, r2
 800b704:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800b708:	b17a      	cbz	r2, 800b72a <__mdiff+0x106>
 800b70a:	6107      	str	r7, [r0, #16]
 800b70c:	e7a4      	b.n	800b658 <__mdiff+0x34>
 800b70e:	f856 8b04 	ldr.w	r8, [r6], #4
 800b712:	fa11 f288 	uxtah	r2, r1, r8
 800b716:	1414      	asrs	r4, r2, #16
 800b718:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b71c:	b292      	uxth	r2, r2
 800b71e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b722:	f84e 2b04 	str.w	r2, [lr], #4
 800b726:	1421      	asrs	r1, r4, #16
 800b728:	e7e0      	b.n	800b6ec <__mdiff+0xc8>
 800b72a:	3f01      	subs	r7, #1
 800b72c:	e7ea      	b.n	800b704 <__mdiff+0xe0>
 800b72e:	bf00      	nop
 800b730:	0800c20b 	.word	0x0800c20b
 800b734:	0800c21c 	.word	0x0800c21c

0800b738 <__d2b>:
 800b738:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b73c:	460f      	mov	r7, r1
 800b73e:	2101      	movs	r1, #1
 800b740:	ec59 8b10 	vmov	r8, r9, d0
 800b744:	4616      	mov	r6, r2
 800b746:	f7ff fcd5 	bl	800b0f4 <_Balloc>
 800b74a:	4604      	mov	r4, r0
 800b74c:	b930      	cbnz	r0, 800b75c <__d2b+0x24>
 800b74e:	4602      	mov	r2, r0
 800b750:	4b24      	ldr	r3, [pc, #144]	; (800b7e4 <__d2b+0xac>)
 800b752:	4825      	ldr	r0, [pc, #148]	; (800b7e8 <__d2b+0xb0>)
 800b754:	f240 310f 	movw	r1, #783	; 0x30f
 800b758:	f000 fb10 	bl	800bd7c <__assert_func>
 800b75c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b760:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b764:	bb2d      	cbnz	r5, 800b7b2 <__d2b+0x7a>
 800b766:	9301      	str	r3, [sp, #4]
 800b768:	f1b8 0300 	subs.w	r3, r8, #0
 800b76c:	d026      	beq.n	800b7bc <__d2b+0x84>
 800b76e:	4668      	mov	r0, sp
 800b770:	9300      	str	r3, [sp, #0]
 800b772:	f7ff fd87 	bl	800b284 <__lo0bits>
 800b776:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b77a:	b1e8      	cbz	r0, 800b7b8 <__d2b+0x80>
 800b77c:	f1c0 0320 	rsb	r3, r0, #32
 800b780:	fa02 f303 	lsl.w	r3, r2, r3
 800b784:	430b      	orrs	r3, r1
 800b786:	40c2      	lsrs	r2, r0
 800b788:	6163      	str	r3, [r4, #20]
 800b78a:	9201      	str	r2, [sp, #4]
 800b78c:	9b01      	ldr	r3, [sp, #4]
 800b78e:	61a3      	str	r3, [r4, #24]
 800b790:	2b00      	cmp	r3, #0
 800b792:	bf14      	ite	ne
 800b794:	2202      	movne	r2, #2
 800b796:	2201      	moveq	r2, #1
 800b798:	6122      	str	r2, [r4, #16]
 800b79a:	b1bd      	cbz	r5, 800b7cc <__d2b+0x94>
 800b79c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b7a0:	4405      	add	r5, r0
 800b7a2:	603d      	str	r5, [r7, #0]
 800b7a4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b7a8:	6030      	str	r0, [r6, #0]
 800b7aa:	4620      	mov	r0, r4
 800b7ac:	b003      	add	sp, #12
 800b7ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b7b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b7b6:	e7d6      	b.n	800b766 <__d2b+0x2e>
 800b7b8:	6161      	str	r1, [r4, #20]
 800b7ba:	e7e7      	b.n	800b78c <__d2b+0x54>
 800b7bc:	a801      	add	r0, sp, #4
 800b7be:	f7ff fd61 	bl	800b284 <__lo0bits>
 800b7c2:	9b01      	ldr	r3, [sp, #4]
 800b7c4:	6163      	str	r3, [r4, #20]
 800b7c6:	3020      	adds	r0, #32
 800b7c8:	2201      	movs	r2, #1
 800b7ca:	e7e5      	b.n	800b798 <__d2b+0x60>
 800b7cc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b7d0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b7d4:	6038      	str	r0, [r7, #0]
 800b7d6:	6918      	ldr	r0, [r3, #16]
 800b7d8:	f7ff fd34 	bl	800b244 <__hi0bits>
 800b7dc:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b7e0:	e7e2      	b.n	800b7a8 <__d2b+0x70>
 800b7e2:	bf00      	nop
 800b7e4:	0800c20b 	.word	0x0800c20b
 800b7e8:	0800c21c 	.word	0x0800c21c

0800b7ec <__sfputc_r>:
 800b7ec:	6893      	ldr	r3, [r2, #8]
 800b7ee:	3b01      	subs	r3, #1
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	b410      	push	{r4}
 800b7f4:	6093      	str	r3, [r2, #8]
 800b7f6:	da08      	bge.n	800b80a <__sfputc_r+0x1e>
 800b7f8:	6994      	ldr	r4, [r2, #24]
 800b7fa:	42a3      	cmp	r3, r4
 800b7fc:	db01      	blt.n	800b802 <__sfputc_r+0x16>
 800b7fe:	290a      	cmp	r1, #10
 800b800:	d103      	bne.n	800b80a <__sfputc_r+0x1e>
 800b802:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b806:	f7fe bbe4 	b.w	8009fd2 <__swbuf_r>
 800b80a:	6813      	ldr	r3, [r2, #0]
 800b80c:	1c58      	adds	r0, r3, #1
 800b80e:	6010      	str	r0, [r2, #0]
 800b810:	7019      	strb	r1, [r3, #0]
 800b812:	4608      	mov	r0, r1
 800b814:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b818:	4770      	bx	lr

0800b81a <__sfputs_r>:
 800b81a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b81c:	4606      	mov	r6, r0
 800b81e:	460f      	mov	r7, r1
 800b820:	4614      	mov	r4, r2
 800b822:	18d5      	adds	r5, r2, r3
 800b824:	42ac      	cmp	r4, r5
 800b826:	d101      	bne.n	800b82c <__sfputs_r+0x12>
 800b828:	2000      	movs	r0, #0
 800b82a:	e007      	b.n	800b83c <__sfputs_r+0x22>
 800b82c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b830:	463a      	mov	r2, r7
 800b832:	4630      	mov	r0, r6
 800b834:	f7ff ffda 	bl	800b7ec <__sfputc_r>
 800b838:	1c43      	adds	r3, r0, #1
 800b83a:	d1f3      	bne.n	800b824 <__sfputs_r+0xa>
 800b83c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b840 <_vfiprintf_r>:
 800b840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b844:	460d      	mov	r5, r1
 800b846:	b09d      	sub	sp, #116	; 0x74
 800b848:	4614      	mov	r4, r2
 800b84a:	4698      	mov	r8, r3
 800b84c:	4606      	mov	r6, r0
 800b84e:	b118      	cbz	r0, 800b858 <_vfiprintf_r+0x18>
 800b850:	6a03      	ldr	r3, [r0, #32]
 800b852:	b90b      	cbnz	r3, 800b858 <_vfiprintf_r+0x18>
 800b854:	f7fe face 	bl	8009df4 <__sinit>
 800b858:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b85a:	07d9      	lsls	r1, r3, #31
 800b85c:	d405      	bmi.n	800b86a <_vfiprintf_r+0x2a>
 800b85e:	89ab      	ldrh	r3, [r5, #12]
 800b860:	059a      	lsls	r2, r3, #22
 800b862:	d402      	bmi.n	800b86a <_vfiprintf_r+0x2a>
 800b864:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b866:	f7fe fcc6 	bl	800a1f6 <__retarget_lock_acquire_recursive>
 800b86a:	89ab      	ldrh	r3, [r5, #12]
 800b86c:	071b      	lsls	r3, r3, #28
 800b86e:	d501      	bpl.n	800b874 <_vfiprintf_r+0x34>
 800b870:	692b      	ldr	r3, [r5, #16]
 800b872:	b99b      	cbnz	r3, 800b89c <_vfiprintf_r+0x5c>
 800b874:	4629      	mov	r1, r5
 800b876:	4630      	mov	r0, r6
 800b878:	f7fe fbe8 	bl	800a04c <__swsetup_r>
 800b87c:	b170      	cbz	r0, 800b89c <_vfiprintf_r+0x5c>
 800b87e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b880:	07dc      	lsls	r4, r3, #31
 800b882:	d504      	bpl.n	800b88e <_vfiprintf_r+0x4e>
 800b884:	f04f 30ff 	mov.w	r0, #4294967295
 800b888:	b01d      	add	sp, #116	; 0x74
 800b88a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b88e:	89ab      	ldrh	r3, [r5, #12]
 800b890:	0598      	lsls	r0, r3, #22
 800b892:	d4f7      	bmi.n	800b884 <_vfiprintf_r+0x44>
 800b894:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b896:	f7fe fcaf 	bl	800a1f8 <__retarget_lock_release_recursive>
 800b89a:	e7f3      	b.n	800b884 <_vfiprintf_r+0x44>
 800b89c:	2300      	movs	r3, #0
 800b89e:	9309      	str	r3, [sp, #36]	; 0x24
 800b8a0:	2320      	movs	r3, #32
 800b8a2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b8a6:	f8cd 800c 	str.w	r8, [sp, #12]
 800b8aa:	2330      	movs	r3, #48	; 0x30
 800b8ac:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800ba60 <_vfiprintf_r+0x220>
 800b8b0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b8b4:	f04f 0901 	mov.w	r9, #1
 800b8b8:	4623      	mov	r3, r4
 800b8ba:	469a      	mov	sl, r3
 800b8bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b8c0:	b10a      	cbz	r2, 800b8c6 <_vfiprintf_r+0x86>
 800b8c2:	2a25      	cmp	r2, #37	; 0x25
 800b8c4:	d1f9      	bne.n	800b8ba <_vfiprintf_r+0x7a>
 800b8c6:	ebba 0b04 	subs.w	fp, sl, r4
 800b8ca:	d00b      	beq.n	800b8e4 <_vfiprintf_r+0xa4>
 800b8cc:	465b      	mov	r3, fp
 800b8ce:	4622      	mov	r2, r4
 800b8d0:	4629      	mov	r1, r5
 800b8d2:	4630      	mov	r0, r6
 800b8d4:	f7ff ffa1 	bl	800b81a <__sfputs_r>
 800b8d8:	3001      	adds	r0, #1
 800b8da:	f000 80a9 	beq.w	800ba30 <_vfiprintf_r+0x1f0>
 800b8de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b8e0:	445a      	add	r2, fp
 800b8e2:	9209      	str	r2, [sp, #36]	; 0x24
 800b8e4:	f89a 3000 	ldrb.w	r3, [sl]
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	f000 80a1 	beq.w	800ba30 <_vfiprintf_r+0x1f0>
 800b8ee:	2300      	movs	r3, #0
 800b8f0:	f04f 32ff 	mov.w	r2, #4294967295
 800b8f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b8f8:	f10a 0a01 	add.w	sl, sl, #1
 800b8fc:	9304      	str	r3, [sp, #16]
 800b8fe:	9307      	str	r3, [sp, #28]
 800b900:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b904:	931a      	str	r3, [sp, #104]	; 0x68
 800b906:	4654      	mov	r4, sl
 800b908:	2205      	movs	r2, #5
 800b90a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b90e:	4854      	ldr	r0, [pc, #336]	; (800ba60 <_vfiprintf_r+0x220>)
 800b910:	f7f4 fc5e 	bl	80001d0 <memchr>
 800b914:	9a04      	ldr	r2, [sp, #16]
 800b916:	b9d8      	cbnz	r0, 800b950 <_vfiprintf_r+0x110>
 800b918:	06d1      	lsls	r1, r2, #27
 800b91a:	bf44      	itt	mi
 800b91c:	2320      	movmi	r3, #32
 800b91e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b922:	0713      	lsls	r3, r2, #28
 800b924:	bf44      	itt	mi
 800b926:	232b      	movmi	r3, #43	; 0x2b
 800b928:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b92c:	f89a 3000 	ldrb.w	r3, [sl]
 800b930:	2b2a      	cmp	r3, #42	; 0x2a
 800b932:	d015      	beq.n	800b960 <_vfiprintf_r+0x120>
 800b934:	9a07      	ldr	r2, [sp, #28]
 800b936:	4654      	mov	r4, sl
 800b938:	2000      	movs	r0, #0
 800b93a:	f04f 0c0a 	mov.w	ip, #10
 800b93e:	4621      	mov	r1, r4
 800b940:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b944:	3b30      	subs	r3, #48	; 0x30
 800b946:	2b09      	cmp	r3, #9
 800b948:	d94d      	bls.n	800b9e6 <_vfiprintf_r+0x1a6>
 800b94a:	b1b0      	cbz	r0, 800b97a <_vfiprintf_r+0x13a>
 800b94c:	9207      	str	r2, [sp, #28]
 800b94e:	e014      	b.n	800b97a <_vfiprintf_r+0x13a>
 800b950:	eba0 0308 	sub.w	r3, r0, r8
 800b954:	fa09 f303 	lsl.w	r3, r9, r3
 800b958:	4313      	orrs	r3, r2
 800b95a:	9304      	str	r3, [sp, #16]
 800b95c:	46a2      	mov	sl, r4
 800b95e:	e7d2      	b.n	800b906 <_vfiprintf_r+0xc6>
 800b960:	9b03      	ldr	r3, [sp, #12]
 800b962:	1d19      	adds	r1, r3, #4
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	9103      	str	r1, [sp, #12]
 800b968:	2b00      	cmp	r3, #0
 800b96a:	bfbb      	ittet	lt
 800b96c:	425b      	neglt	r3, r3
 800b96e:	f042 0202 	orrlt.w	r2, r2, #2
 800b972:	9307      	strge	r3, [sp, #28]
 800b974:	9307      	strlt	r3, [sp, #28]
 800b976:	bfb8      	it	lt
 800b978:	9204      	strlt	r2, [sp, #16]
 800b97a:	7823      	ldrb	r3, [r4, #0]
 800b97c:	2b2e      	cmp	r3, #46	; 0x2e
 800b97e:	d10c      	bne.n	800b99a <_vfiprintf_r+0x15a>
 800b980:	7863      	ldrb	r3, [r4, #1]
 800b982:	2b2a      	cmp	r3, #42	; 0x2a
 800b984:	d134      	bne.n	800b9f0 <_vfiprintf_r+0x1b0>
 800b986:	9b03      	ldr	r3, [sp, #12]
 800b988:	1d1a      	adds	r2, r3, #4
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	9203      	str	r2, [sp, #12]
 800b98e:	2b00      	cmp	r3, #0
 800b990:	bfb8      	it	lt
 800b992:	f04f 33ff 	movlt.w	r3, #4294967295
 800b996:	3402      	adds	r4, #2
 800b998:	9305      	str	r3, [sp, #20]
 800b99a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800ba70 <_vfiprintf_r+0x230>
 800b99e:	7821      	ldrb	r1, [r4, #0]
 800b9a0:	2203      	movs	r2, #3
 800b9a2:	4650      	mov	r0, sl
 800b9a4:	f7f4 fc14 	bl	80001d0 <memchr>
 800b9a8:	b138      	cbz	r0, 800b9ba <_vfiprintf_r+0x17a>
 800b9aa:	9b04      	ldr	r3, [sp, #16]
 800b9ac:	eba0 000a 	sub.w	r0, r0, sl
 800b9b0:	2240      	movs	r2, #64	; 0x40
 800b9b2:	4082      	lsls	r2, r0
 800b9b4:	4313      	orrs	r3, r2
 800b9b6:	3401      	adds	r4, #1
 800b9b8:	9304      	str	r3, [sp, #16]
 800b9ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b9be:	4829      	ldr	r0, [pc, #164]	; (800ba64 <_vfiprintf_r+0x224>)
 800b9c0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b9c4:	2206      	movs	r2, #6
 800b9c6:	f7f4 fc03 	bl	80001d0 <memchr>
 800b9ca:	2800      	cmp	r0, #0
 800b9cc:	d03f      	beq.n	800ba4e <_vfiprintf_r+0x20e>
 800b9ce:	4b26      	ldr	r3, [pc, #152]	; (800ba68 <_vfiprintf_r+0x228>)
 800b9d0:	bb1b      	cbnz	r3, 800ba1a <_vfiprintf_r+0x1da>
 800b9d2:	9b03      	ldr	r3, [sp, #12]
 800b9d4:	3307      	adds	r3, #7
 800b9d6:	f023 0307 	bic.w	r3, r3, #7
 800b9da:	3308      	adds	r3, #8
 800b9dc:	9303      	str	r3, [sp, #12]
 800b9de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b9e0:	443b      	add	r3, r7
 800b9e2:	9309      	str	r3, [sp, #36]	; 0x24
 800b9e4:	e768      	b.n	800b8b8 <_vfiprintf_r+0x78>
 800b9e6:	fb0c 3202 	mla	r2, ip, r2, r3
 800b9ea:	460c      	mov	r4, r1
 800b9ec:	2001      	movs	r0, #1
 800b9ee:	e7a6      	b.n	800b93e <_vfiprintf_r+0xfe>
 800b9f0:	2300      	movs	r3, #0
 800b9f2:	3401      	adds	r4, #1
 800b9f4:	9305      	str	r3, [sp, #20]
 800b9f6:	4619      	mov	r1, r3
 800b9f8:	f04f 0c0a 	mov.w	ip, #10
 800b9fc:	4620      	mov	r0, r4
 800b9fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ba02:	3a30      	subs	r2, #48	; 0x30
 800ba04:	2a09      	cmp	r2, #9
 800ba06:	d903      	bls.n	800ba10 <_vfiprintf_r+0x1d0>
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d0c6      	beq.n	800b99a <_vfiprintf_r+0x15a>
 800ba0c:	9105      	str	r1, [sp, #20]
 800ba0e:	e7c4      	b.n	800b99a <_vfiprintf_r+0x15a>
 800ba10:	fb0c 2101 	mla	r1, ip, r1, r2
 800ba14:	4604      	mov	r4, r0
 800ba16:	2301      	movs	r3, #1
 800ba18:	e7f0      	b.n	800b9fc <_vfiprintf_r+0x1bc>
 800ba1a:	ab03      	add	r3, sp, #12
 800ba1c:	9300      	str	r3, [sp, #0]
 800ba1e:	462a      	mov	r2, r5
 800ba20:	4b12      	ldr	r3, [pc, #72]	; (800ba6c <_vfiprintf_r+0x22c>)
 800ba22:	a904      	add	r1, sp, #16
 800ba24:	4630      	mov	r0, r6
 800ba26:	f7fd fd93 	bl	8009550 <_printf_float>
 800ba2a:	4607      	mov	r7, r0
 800ba2c:	1c78      	adds	r0, r7, #1
 800ba2e:	d1d6      	bne.n	800b9de <_vfiprintf_r+0x19e>
 800ba30:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ba32:	07d9      	lsls	r1, r3, #31
 800ba34:	d405      	bmi.n	800ba42 <_vfiprintf_r+0x202>
 800ba36:	89ab      	ldrh	r3, [r5, #12]
 800ba38:	059a      	lsls	r2, r3, #22
 800ba3a:	d402      	bmi.n	800ba42 <_vfiprintf_r+0x202>
 800ba3c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ba3e:	f7fe fbdb 	bl	800a1f8 <__retarget_lock_release_recursive>
 800ba42:	89ab      	ldrh	r3, [r5, #12]
 800ba44:	065b      	lsls	r3, r3, #25
 800ba46:	f53f af1d 	bmi.w	800b884 <_vfiprintf_r+0x44>
 800ba4a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ba4c:	e71c      	b.n	800b888 <_vfiprintf_r+0x48>
 800ba4e:	ab03      	add	r3, sp, #12
 800ba50:	9300      	str	r3, [sp, #0]
 800ba52:	462a      	mov	r2, r5
 800ba54:	4b05      	ldr	r3, [pc, #20]	; (800ba6c <_vfiprintf_r+0x22c>)
 800ba56:	a904      	add	r1, sp, #16
 800ba58:	4630      	mov	r0, r6
 800ba5a:	f7fe f81d 	bl	8009a98 <_printf_i>
 800ba5e:	e7e4      	b.n	800ba2a <_vfiprintf_r+0x1ea>
 800ba60:	0800c374 	.word	0x0800c374
 800ba64:	0800c37e 	.word	0x0800c37e
 800ba68:	08009551 	.word	0x08009551
 800ba6c:	0800b81b 	.word	0x0800b81b
 800ba70:	0800c37a 	.word	0x0800c37a

0800ba74 <__sflush_r>:
 800ba74:	898a      	ldrh	r2, [r1, #12]
 800ba76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba7a:	4605      	mov	r5, r0
 800ba7c:	0710      	lsls	r0, r2, #28
 800ba7e:	460c      	mov	r4, r1
 800ba80:	d458      	bmi.n	800bb34 <__sflush_r+0xc0>
 800ba82:	684b      	ldr	r3, [r1, #4]
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	dc05      	bgt.n	800ba94 <__sflush_r+0x20>
 800ba88:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	dc02      	bgt.n	800ba94 <__sflush_r+0x20>
 800ba8e:	2000      	movs	r0, #0
 800ba90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba94:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ba96:	2e00      	cmp	r6, #0
 800ba98:	d0f9      	beq.n	800ba8e <__sflush_r+0x1a>
 800ba9a:	2300      	movs	r3, #0
 800ba9c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800baa0:	682f      	ldr	r7, [r5, #0]
 800baa2:	6a21      	ldr	r1, [r4, #32]
 800baa4:	602b      	str	r3, [r5, #0]
 800baa6:	d032      	beq.n	800bb0e <__sflush_r+0x9a>
 800baa8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800baaa:	89a3      	ldrh	r3, [r4, #12]
 800baac:	075a      	lsls	r2, r3, #29
 800baae:	d505      	bpl.n	800babc <__sflush_r+0x48>
 800bab0:	6863      	ldr	r3, [r4, #4]
 800bab2:	1ac0      	subs	r0, r0, r3
 800bab4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bab6:	b10b      	cbz	r3, 800babc <__sflush_r+0x48>
 800bab8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800baba:	1ac0      	subs	r0, r0, r3
 800babc:	2300      	movs	r3, #0
 800babe:	4602      	mov	r2, r0
 800bac0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bac2:	6a21      	ldr	r1, [r4, #32]
 800bac4:	4628      	mov	r0, r5
 800bac6:	47b0      	blx	r6
 800bac8:	1c43      	adds	r3, r0, #1
 800baca:	89a3      	ldrh	r3, [r4, #12]
 800bacc:	d106      	bne.n	800badc <__sflush_r+0x68>
 800bace:	6829      	ldr	r1, [r5, #0]
 800bad0:	291d      	cmp	r1, #29
 800bad2:	d82b      	bhi.n	800bb2c <__sflush_r+0xb8>
 800bad4:	4a29      	ldr	r2, [pc, #164]	; (800bb7c <__sflush_r+0x108>)
 800bad6:	410a      	asrs	r2, r1
 800bad8:	07d6      	lsls	r6, r2, #31
 800bada:	d427      	bmi.n	800bb2c <__sflush_r+0xb8>
 800badc:	2200      	movs	r2, #0
 800bade:	6062      	str	r2, [r4, #4]
 800bae0:	04d9      	lsls	r1, r3, #19
 800bae2:	6922      	ldr	r2, [r4, #16]
 800bae4:	6022      	str	r2, [r4, #0]
 800bae6:	d504      	bpl.n	800baf2 <__sflush_r+0x7e>
 800bae8:	1c42      	adds	r2, r0, #1
 800baea:	d101      	bne.n	800baf0 <__sflush_r+0x7c>
 800baec:	682b      	ldr	r3, [r5, #0]
 800baee:	b903      	cbnz	r3, 800baf2 <__sflush_r+0x7e>
 800baf0:	6560      	str	r0, [r4, #84]	; 0x54
 800baf2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800baf4:	602f      	str	r7, [r5, #0]
 800baf6:	2900      	cmp	r1, #0
 800baf8:	d0c9      	beq.n	800ba8e <__sflush_r+0x1a>
 800bafa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bafe:	4299      	cmp	r1, r3
 800bb00:	d002      	beq.n	800bb08 <__sflush_r+0x94>
 800bb02:	4628      	mov	r0, r5
 800bb04:	f7ff f9f6 	bl	800aef4 <_free_r>
 800bb08:	2000      	movs	r0, #0
 800bb0a:	6360      	str	r0, [r4, #52]	; 0x34
 800bb0c:	e7c0      	b.n	800ba90 <__sflush_r+0x1c>
 800bb0e:	2301      	movs	r3, #1
 800bb10:	4628      	mov	r0, r5
 800bb12:	47b0      	blx	r6
 800bb14:	1c41      	adds	r1, r0, #1
 800bb16:	d1c8      	bne.n	800baaa <__sflush_r+0x36>
 800bb18:	682b      	ldr	r3, [r5, #0]
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d0c5      	beq.n	800baaa <__sflush_r+0x36>
 800bb1e:	2b1d      	cmp	r3, #29
 800bb20:	d001      	beq.n	800bb26 <__sflush_r+0xb2>
 800bb22:	2b16      	cmp	r3, #22
 800bb24:	d101      	bne.n	800bb2a <__sflush_r+0xb6>
 800bb26:	602f      	str	r7, [r5, #0]
 800bb28:	e7b1      	b.n	800ba8e <__sflush_r+0x1a>
 800bb2a:	89a3      	ldrh	r3, [r4, #12]
 800bb2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bb30:	81a3      	strh	r3, [r4, #12]
 800bb32:	e7ad      	b.n	800ba90 <__sflush_r+0x1c>
 800bb34:	690f      	ldr	r7, [r1, #16]
 800bb36:	2f00      	cmp	r7, #0
 800bb38:	d0a9      	beq.n	800ba8e <__sflush_r+0x1a>
 800bb3a:	0793      	lsls	r3, r2, #30
 800bb3c:	680e      	ldr	r6, [r1, #0]
 800bb3e:	bf08      	it	eq
 800bb40:	694b      	ldreq	r3, [r1, #20]
 800bb42:	600f      	str	r7, [r1, #0]
 800bb44:	bf18      	it	ne
 800bb46:	2300      	movne	r3, #0
 800bb48:	eba6 0807 	sub.w	r8, r6, r7
 800bb4c:	608b      	str	r3, [r1, #8]
 800bb4e:	f1b8 0f00 	cmp.w	r8, #0
 800bb52:	dd9c      	ble.n	800ba8e <__sflush_r+0x1a>
 800bb54:	6a21      	ldr	r1, [r4, #32]
 800bb56:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bb58:	4643      	mov	r3, r8
 800bb5a:	463a      	mov	r2, r7
 800bb5c:	4628      	mov	r0, r5
 800bb5e:	47b0      	blx	r6
 800bb60:	2800      	cmp	r0, #0
 800bb62:	dc06      	bgt.n	800bb72 <__sflush_r+0xfe>
 800bb64:	89a3      	ldrh	r3, [r4, #12]
 800bb66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bb6a:	81a3      	strh	r3, [r4, #12]
 800bb6c:	f04f 30ff 	mov.w	r0, #4294967295
 800bb70:	e78e      	b.n	800ba90 <__sflush_r+0x1c>
 800bb72:	4407      	add	r7, r0
 800bb74:	eba8 0800 	sub.w	r8, r8, r0
 800bb78:	e7e9      	b.n	800bb4e <__sflush_r+0xda>
 800bb7a:	bf00      	nop
 800bb7c:	dfbffffe 	.word	0xdfbffffe

0800bb80 <_fflush_r>:
 800bb80:	b538      	push	{r3, r4, r5, lr}
 800bb82:	690b      	ldr	r3, [r1, #16]
 800bb84:	4605      	mov	r5, r0
 800bb86:	460c      	mov	r4, r1
 800bb88:	b913      	cbnz	r3, 800bb90 <_fflush_r+0x10>
 800bb8a:	2500      	movs	r5, #0
 800bb8c:	4628      	mov	r0, r5
 800bb8e:	bd38      	pop	{r3, r4, r5, pc}
 800bb90:	b118      	cbz	r0, 800bb9a <_fflush_r+0x1a>
 800bb92:	6a03      	ldr	r3, [r0, #32]
 800bb94:	b90b      	cbnz	r3, 800bb9a <_fflush_r+0x1a>
 800bb96:	f7fe f92d 	bl	8009df4 <__sinit>
 800bb9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d0f3      	beq.n	800bb8a <_fflush_r+0xa>
 800bba2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bba4:	07d0      	lsls	r0, r2, #31
 800bba6:	d404      	bmi.n	800bbb2 <_fflush_r+0x32>
 800bba8:	0599      	lsls	r1, r3, #22
 800bbaa:	d402      	bmi.n	800bbb2 <_fflush_r+0x32>
 800bbac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bbae:	f7fe fb22 	bl	800a1f6 <__retarget_lock_acquire_recursive>
 800bbb2:	4628      	mov	r0, r5
 800bbb4:	4621      	mov	r1, r4
 800bbb6:	f7ff ff5d 	bl	800ba74 <__sflush_r>
 800bbba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bbbc:	07da      	lsls	r2, r3, #31
 800bbbe:	4605      	mov	r5, r0
 800bbc0:	d4e4      	bmi.n	800bb8c <_fflush_r+0xc>
 800bbc2:	89a3      	ldrh	r3, [r4, #12]
 800bbc4:	059b      	lsls	r3, r3, #22
 800bbc6:	d4e1      	bmi.n	800bb8c <_fflush_r+0xc>
 800bbc8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bbca:	f7fe fb15 	bl	800a1f8 <__retarget_lock_release_recursive>
 800bbce:	e7dd      	b.n	800bb8c <_fflush_r+0xc>

0800bbd0 <__swhatbuf_r>:
 800bbd0:	b570      	push	{r4, r5, r6, lr}
 800bbd2:	460c      	mov	r4, r1
 800bbd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbd8:	2900      	cmp	r1, #0
 800bbda:	b096      	sub	sp, #88	; 0x58
 800bbdc:	4615      	mov	r5, r2
 800bbde:	461e      	mov	r6, r3
 800bbe0:	da0d      	bge.n	800bbfe <__swhatbuf_r+0x2e>
 800bbe2:	89a3      	ldrh	r3, [r4, #12]
 800bbe4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800bbe8:	f04f 0100 	mov.w	r1, #0
 800bbec:	bf0c      	ite	eq
 800bbee:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800bbf2:	2340      	movne	r3, #64	; 0x40
 800bbf4:	2000      	movs	r0, #0
 800bbf6:	6031      	str	r1, [r6, #0]
 800bbf8:	602b      	str	r3, [r5, #0]
 800bbfa:	b016      	add	sp, #88	; 0x58
 800bbfc:	bd70      	pop	{r4, r5, r6, pc}
 800bbfe:	466a      	mov	r2, sp
 800bc00:	f000 f87c 	bl	800bcfc <_fstat_r>
 800bc04:	2800      	cmp	r0, #0
 800bc06:	dbec      	blt.n	800bbe2 <__swhatbuf_r+0x12>
 800bc08:	9901      	ldr	r1, [sp, #4]
 800bc0a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800bc0e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800bc12:	4259      	negs	r1, r3
 800bc14:	4159      	adcs	r1, r3
 800bc16:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bc1a:	e7eb      	b.n	800bbf4 <__swhatbuf_r+0x24>

0800bc1c <__smakebuf_r>:
 800bc1c:	898b      	ldrh	r3, [r1, #12]
 800bc1e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bc20:	079d      	lsls	r5, r3, #30
 800bc22:	4606      	mov	r6, r0
 800bc24:	460c      	mov	r4, r1
 800bc26:	d507      	bpl.n	800bc38 <__smakebuf_r+0x1c>
 800bc28:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bc2c:	6023      	str	r3, [r4, #0]
 800bc2e:	6123      	str	r3, [r4, #16]
 800bc30:	2301      	movs	r3, #1
 800bc32:	6163      	str	r3, [r4, #20]
 800bc34:	b002      	add	sp, #8
 800bc36:	bd70      	pop	{r4, r5, r6, pc}
 800bc38:	ab01      	add	r3, sp, #4
 800bc3a:	466a      	mov	r2, sp
 800bc3c:	f7ff ffc8 	bl	800bbd0 <__swhatbuf_r>
 800bc40:	9900      	ldr	r1, [sp, #0]
 800bc42:	4605      	mov	r5, r0
 800bc44:	4630      	mov	r0, r6
 800bc46:	f7ff f9c9 	bl	800afdc <_malloc_r>
 800bc4a:	b948      	cbnz	r0, 800bc60 <__smakebuf_r+0x44>
 800bc4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc50:	059a      	lsls	r2, r3, #22
 800bc52:	d4ef      	bmi.n	800bc34 <__smakebuf_r+0x18>
 800bc54:	f023 0303 	bic.w	r3, r3, #3
 800bc58:	f043 0302 	orr.w	r3, r3, #2
 800bc5c:	81a3      	strh	r3, [r4, #12]
 800bc5e:	e7e3      	b.n	800bc28 <__smakebuf_r+0xc>
 800bc60:	89a3      	ldrh	r3, [r4, #12]
 800bc62:	6020      	str	r0, [r4, #0]
 800bc64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bc68:	81a3      	strh	r3, [r4, #12]
 800bc6a:	9b00      	ldr	r3, [sp, #0]
 800bc6c:	6163      	str	r3, [r4, #20]
 800bc6e:	9b01      	ldr	r3, [sp, #4]
 800bc70:	6120      	str	r0, [r4, #16]
 800bc72:	b15b      	cbz	r3, 800bc8c <__smakebuf_r+0x70>
 800bc74:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc78:	4630      	mov	r0, r6
 800bc7a:	f000 f851 	bl	800bd20 <_isatty_r>
 800bc7e:	b128      	cbz	r0, 800bc8c <__smakebuf_r+0x70>
 800bc80:	89a3      	ldrh	r3, [r4, #12]
 800bc82:	f023 0303 	bic.w	r3, r3, #3
 800bc86:	f043 0301 	orr.w	r3, r3, #1
 800bc8a:	81a3      	strh	r3, [r4, #12]
 800bc8c:	89a3      	ldrh	r3, [r4, #12]
 800bc8e:	431d      	orrs	r5, r3
 800bc90:	81a5      	strh	r5, [r4, #12]
 800bc92:	e7cf      	b.n	800bc34 <__smakebuf_r+0x18>

0800bc94 <_putc_r>:
 800bc94:	b570      	push	{r4, r5, r6, lr}
 800bc96:	460d      	mov	r5, r1
 800bc98:	4614      	mov	r4, r2
 800bc9a:	4606      	mov	r6, r0
 800bc9c:	b118      	cbz	r0, 800bca6 <_putc_r+0x12>
 800bc9e:	6a03      	ldr	r3, [r0, #32]
 800bca0:	b90b      	cbnz	r3, 800bca6 <_putc_r+0x12>
 800bca2:	f7fe f8a7 	bl	8009df4 <__sinit>
 800bca6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bca8:	07d8      	lsls	r0, r3, #31
 800bcaa:	d405      	bmi.n	800bcb8 <_putc_r+0x24>
 800bcac:	89a3      	ldrh	r3, [r4, #12]
 800bcae:	0599      	lsls	r1, r3, #22
 800bcb0:	d402      	bmi.n	800bcb8 <_putc_r+0x24>
 800bcb2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bcb4:	f7fe fa9f 	bl	800a1f6 <__retarget_lock_acquire_recursive>
 800bcb8:	68a3      	ldr	r3, [r4, #8]
 800bcba:	3b01      	subs	r3, #1
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	60a3      	str	r3, [r4, #8]
 800bcc0:	da05      	bge.n	800bcce <_putc_r+0x3a>
 800bcc2:	69a2      	ldr	r2, [r4, #24]
 800bcc4:	4293      	cmp	r3, r2
 800bcc6:	db12      	blt.n	800bcee <_putc_r+0x5a>
 800bcc8:	b2eb      	uxtb	r3, r5
 800bcca:	2b0a      	cmp	r3, #10
 800bccc:	d00f      	beq.n	800bcee <_putc_r+0x5a>
 800bcce:	6823      	ldr	r3, [r4, #0]
 800bcd0:	1c5a      	adds	r2, r3, #1
 800bcd2:	6022      	str	r2, [r4, #0]
 800bcd4:	701d      	strb	r5, [r3, #0]
 800bcd6:	b2ed      	uxtb	r5, r5
 800bcd8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bcda:	07da      	lsls	r2, r3, #31
 800bcdc:	d405      	bmi.n	800bcea <_putc_r+0x56>
 800bcde:	89a3      	ldrh	r3, [r4, #12]
 800bce0:	059b      	lsls	r3, r3, #22
 800bce2:	d402      	bmi.n	800bcea <_putc_r+0x56>
 800bce4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bce6:	f7fe fa87 	bl	800a1f8 <__retarget_lock_release_recursive>
 800bcea:	4628      	mov	r0, r5
 800bcec:	bd70      	pop	{r4, r5, r6, pc}
 800bcee:	4629      	mov	r1, r5
 800bcf0:	4622      	mov	r2, r4
 800bcf2:	4630      	mov	r0, r6
 800bcf4:	f7fe f96d 	bl	8009fd2 <__swbuf_r>
 800bcf8:	4605      	mov	r5, r0
 800bcfa:	e7ed      	b.n	800bcd8 <_putc_r+0x44>

0800bcfc <_fstat_r>:
 800bcfc:	b538      	push	{r3, r4, r5, lr}
 800bcfe:	4d07      	ldr	r5, [pc, #28]	; (800bd1c <_fstat_r+0x20>)
 800bd00:	2300      	movs	r3, #0
 800bd02:	4604      	mov	r4, r0
 800bd04:	4608      	mov	r0, r1
 800bd06:	4611      	mov	r1, r2
 800bd08:	602b      	str	r3, [r5, #0]
 800bd0a:	f7f6 ff48 	bl	8002b9e <_fstat>
 800bd0e:	1c43      	adds	r3, r0, #1
 800bd10:	d102      	bne.n	800bd18 <_fstat_r+0x1c>
 800bd12:	682b      	ldr	r3, [r5, #0]
 800bd14:	b103      	cbz	r3, 800bd18 <_fstat_r+0x1c>
 800bd16:	6023      	str	r3, [r4, #0]
 800bd18:	bd38      	pop	{r3, r4, r5, pc}
 800bd1a:	bf00      	nop
 800bd1c:	20000860 	.word	0x20000860

0800bd20 <_isatty_r>:
 800bd20:	b538      	push	{r3, r4, r5, lr}
 800bd22:	4d06      	ldr	r5, [pc, #24]	; (800bd3c <_isatty_r+0x1c>)
 800bd24:	2300      	movs	r3, #0
 800bd26:	4604      	mov	r4, r0
 800bd28:	4608      	mov	r0, r1
 800bd2a:	602b      	str	r3, [r5, #0]
 800bd2c:	f7f6 ff47 	bl	8002bbe <_isatty>
 800bd30:	1c43      	adds	r3, r0, #1
 800bd32:	d102      	bne.n	800bd3a <_isatty_r+0x1a>
 800bd34:	682b      	ldr	r3, [r5, #0]
 800bd36:	b103      	cbz	r3, 800bd3a <_isatty_r+0x1a>
 800bd38:	6023      	str	r3, [r4, #0]
 800bd3a:	bd38      	pop	{r3, r4, r5, pc}
 800bd3c:	20000860 	.word	0x20000860

0800bd40 <_sbrk_r>:
 800bd40:	b538      	push	{r3, r4, r5, lr}
 800bd42:	4d06      	ldr	r5, [pc, #24]	; (800bd5c <_sbrk_r+0x1c>)
 800bd44:	2300      	movs	r3, #0
 800bd46:	4604      	mov	r4, r0
 800bd48:	4608      	mov	r0, r1
 800bd4a:	602b      	str	r3, [r5, #0]
 800bd4c:	f7f6 ff50 	bl	8002bf0 <_sbrk>
 800bd50:	1c43      	adds	r3, r0, #1
 800bd52:	d102      	bne.n	800bd5a <_sbrk_r+0x1a>
 800bd54:	682b      	ldr	r3, [r5, #0]
 800bd56:	b103      	cbz	r3, 800bd5a <_sbrk_r+0x1a>
 800bd58:	6023      	str	r3, [r4, #0]
 800bd5a:	bd38      	pop	{r3, r4, r5, pc}
 800bd5c:	20000860 	.word	0x20000860

0800bd60 <memcpy>:
 800bd60:	440a      	add	r2, r1
 800bd62:	4291      	cmp	r1, r2
 800bd64:	f100 33ff 	add.w	r3, r0, #4294967295
 800bd68:	d100      	bne.n	800bd6c <memcpy+0xc>
 800bd6a:	4770      	bx	lr
 800bd6c:	b510      	push	{r4, lr}
 800bd6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bd72:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bd76:	4291      	cmp	r1, r2
 800bd78:	d1f9      	bne.n	800bd6e <memcpy+0xe>
 800bd7a:	bd10      	pop	{r4, pc}

0800bd7c <__assert_func>:
 800bd7c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bd7e:	4614      	mov	r4, r2
 800bd80:	461a      	mov	r2, r3
 800bd82:	4b09      	ldr	r3, [pc, #36]	; (800bda8 <__assert_func+0x2c>)
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	4605      	mov	r5, r0
 800bd88:	68d8      	ldr	r0, [r3, #12]
 800bd8a:	b14c      	cbz	r4, 800bda0 <__assert_func+0x24>
 800bd8c:	4b07      	ldr	r3, [pc, #28]	; (800bdac <__assert_func+0x30>)
 800bd8e:	9100      	str	r1, [sp, #0]
 800bd90:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bd94:	4906      	ldr	r1, [pc, #24]	; (800bdb0 <__assert_func+0x34>)
 800bd96:	462b      	mov	r3, r5
 800bd98:	f000 f844 	bl	800be24 <fiprintf>
 800bd9c:	f000 f854 	bl	800be48 <abort>
 800bda0:	4b04      	ldr	r3, [pc, #16]	; (800bdb4 <__assert_func+0x38>)
 800bda2:	461c      	mov	r4, r3
 800bda4:	e7f3      	b.n	800bd8e <__assert_func+0x12>
 800bda6:	bf00      	nop
 800bda8:	20000080 	.word	0x20000080
 800bdac:	0800c38f 	.word	0x0800c38f
 800bdb0:	0800c39c 	.word	0x0800c39c
 800bdb4:	0800c3ca 	.word	0x0800c3ca

0800bdb8 <_calloc_r>:
 800bdb8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bdba:	fba1 2402 	umull	r2, r4, r1, r2
 800bdbe:	b94c      	cbnz	r4, 800bdd4 <_calloc_r+0x1c>
 800bdc0:	4611      	mov	r1, r2
 800bdc2:	9201      	str	r2, [sp, #4]
 800bdc4:	f7ff f90a 	bl	800afdc <_malloc_r>
 800bdc8:	9a01      	ldr	r2, [sp, #4]
 800bdca:	4605      	mov	r5, r0
 800bdcc:	b930      	cbnz	r0, 800bddc <_calloc_r+0x24>
 800bdce:	4628      	mov	r0, r5
 800bdd0:	b003      	add	sp, #12
 800bdd2:	bd30      	pop	{r4, r5, pc}
 800bdd4:	220c      	movs	r2, #12
 800bdd6:	6002      	str	r2, [r0, #0]
 800bdd8:	2500      	movs	r5, #0
 800bdda:	e7f8      	b.n	800bdce <_calloc_r+0x16>
 800bddc:	4621      	mov	r1, r4
 800bdde:	f7fe f98d 	bl	800a0fc <memset>
 800bde2:	e7f4      	b.n	800bdce <_calloc_r+0x16>

0800bde4 <__ascii_mbtowc>:
 800bde4:	b082      	sub	sp, #8
 800bde6:	b901      	cbnz	r1, 800bdea <__ascii_mbtowc+0x6>
 800bde8:	a901      	add	r1, sp, #4
 800bdea:	b142      	cbz	r2, 800bdfe <__ascii_mbtowc+0x1a>
 800bdec:	b14b      	cbz	r3, 800be02 <__ascii_mbtowc+0x1e>
 800bdee:	7813      	ldrb	r3, [r2, #0]
 800bdf0:	600b      	str	r3, [r1, #0]
 800bdf2:	7812      	ldrb	r2, [r2, #0]
 800bdf4:	1e10      	subs	r0, r2, #0
 800bdf6:	bf18      	it	ne
 800bdf8:	2001      	movne	r0, #1
 800bdfa:	b002      	add	sp, #8
 800bdfc:	4770      	bx	lr
 800bdfe:	4610      	mov	r0, r2
 800be00:	e7fb      	b.n	800bdfa <__ascii_mbtowc+0x16>
 800be02:	f06f 0001 	mvn.w	r0, #1
 800be06:	e7f8      	b.n	800bdfa <__ascii_mbtowc+0x16>

0800be08 <__ascii_wctomb>:
 800be08:	b149      	cbz	r1, 800be1e <__ascii_wctomb+0x16>
 800be0a:	2aff      	cmp	r2, #255	; 0xff
 800be0c:	bf85      	ittet	hi
 800be0e:	238a      	movhi	r3, #138	; 0x8a
 800be10:	6003      	strhi	r3, [r0, #0]
 800be12:	700a      	strbls	r2, [r1, #0]
 800be14:	f04f 30ff 	movhi.w	r0, #4294967295
 800be18:	bf98      	it	ls
 800be1a:	2001      	movls	r0, #1
 800be1c:	4770      	bx	lr
 800be1e:	4608      	mov	r0, r1
 800be20:	4770      	bx	lr
	...

0800be24 <fiprintf>:
 800be24:	b40e      	push	{r1, r2, r3}
 800be26:	b503      	push	{r0, r1, lr}
 800be28:	4601      	mov	r1, r0
 800be2a:	ab03      	add	r3, sp, #12
 800be2c:	4805      	ldr	r0, [pc, #20]	; (800be44 <fiprintf+0x20>)
 800be2e:	f853 2b04 	ldr.w	r2, [r3], #4
 800be32:	6800      	ldr	r0, [r0, #0]
 800be34:	9301      	str	r3, [sp, #4]
 800be36:	f7ff fd03 	bl	800b840 <_vfiprintf_r>
 800be3a:	b002      	add	sp, #8
 800be3c:	f85d eb04 	ldr.w	lr, [sp], #4
 800be40:	b003      	add	sp, #12
 800be42:	4770      	bx	lr
 800be44:	20000080 	.word	0x20000080

0800be48 <abort>:
 800be48:	b508      	push	{r3, lr}
 800be4a:	2006      	movs	r0, #6
 800be4c:	f000 f82c 	bl	800bea8 <raise>
 800be50:	2001      	movs	r0, #1
 800be52:	f7f6 fe55 	bl	8002b00 <_exit>

0800be56 <_raise_r>:
 800be56:	291f      	cmp	r1, #31
 800be58:	b538      	push	{r3, r4, r5, lr}
 800be5a:	4604      	mov	r4, r0
 800be5c:	460d      	mov	r5, r1
 800be5e:	d904      	bls.n	800be6a <_raise_r+0x14>
 800be60:	2316      	movs	r3, #22
 800be62:	6003      	str	r3, [r0, #0]
 800be64:	f04f 30ff 	mov.w	r0, #4294967295
 800be68:	bd38      	pop	{r3, r4, r5, pc}
 800be6a:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800be6c:	b112      	cbz	r2, 800be74 <_raise_r+0x1e>
 800be6e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800be72:	b94b      	cbnz	r3, 800be88 <_raise_r+0x32>
 800be74:	4620      	mov	r0, r4
 800be76:	f000 f831 	bl	800bedc <_getpid_r>
 800be7a:	462a      	mov	r2, r5
 800be7c:	4601      	mov	r1, r0
 800be7e:	4620      	mov	r0, r4
 800be80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be84:	f000 b818 	b.w	800beb8 <_kill_r>
 800be88:	2b01      	cmp	r3, #1
 800be8a:	d00a      	beq.n	800bea2 <_raise_r+0x4c>
 800be8c:	1c59      	adds	r1, r3, #1
 800be8e:	d103      	bne.n	800be98 <_raise_r+0x42>
 800be90:	2316      	movs	r3, #22
 800be92:	6003      	str	r3, [r0, #0]
 800be94:	2001      	movs	r0, #1
 800be96:	e7e7      	b.n	800be68 <_raise_r+0x12>
 800be98:	2400      	movs	r4, #0
 800be9a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800be9e:	4628      	mov	r0, r5
 800bea0:	4798      	blx	r3
 800bea2:	2000      	movs	r0, #0
 800bea4:	e7e0      	b.n	800be68 <_raise_r+0x12>
	...

0800bea8 <raise>:
 800bea8:	4b02      	ldr	r3, [pc, #8]	; (800beb4 <raise+0xc>)
 800beaa:	4601      	mov	r1, r0
 800beac:	6818      	ldr	r0, [r3, #0]
 800beae:	f7ff bfd2 	b.w	800be56 <_raise_r>
 800beb2:	bf00      	nop
 800beb4:	20000080 	.word	0x20000080

0800beb8 <_kill_r>:
 800beb8:	b538      	push	{r3, r4, r5, lr}
 800beba:	4d07      	ldr	r5, [pc, #28]	; (800bed8 <_kill_r+0x20>)
 800bebc:	2300      	movs	r3, #0
 800bebe:	4604      	mov	r4, r0
 800bec0:	4608      	mov	r0, r1
 800bec2:	4611      	mov	r1, r2
 800bec4:	602b      	str	r3, [r5, #0]
 800bec6:	f7f6 fe0b 	bl	8002ae0 <_kill>
 800beca:	1c43      	adds	r3, r0, #1
 800becc:	d102      	bne.n	800bed4 <_kill_r+0x1c>
 800bece:	682b      	ldr	r3, [r5, #0]
 800bed0:	b103      	cbz	r3, 800bed4 <_kill_r+0x1c>
 800bed2:	6023      	str	r3, [r4, #0]
 800bed4:	bd38      	pop	{r3, r4, r5, pc}
 800bed6:	bf00      	nop
 800bed8:	20000860 	.word	0x20000860

0800bedc <_getpid_r>:
 800bedc:	f7f6 bdf8 	b.w	8002ad0 <_getpid>

0800bee0 <_init>:
 800bee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bee2:	bf00      	nop
 800bee4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bee6:	bc08      	pop	{r3}
 800bee8:	469e      	mov	lr, r3
 800beea:	4770      	bx	lr

0800beec <_fini>:
 800beec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800beee:	bf00      	nop
 800bef0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bef2:	bc08      	pop	{r3}
 800bef4:	469e      	mov	lr, r3
 800bef6:	4770      	bx	lr
