
####################################################################################
# Generated by Vivado 2015.1_sda built on 'Fri Sep 18 18:00:59 MDT 2015' by 'xbuild'
####################################################################################


####################################################################################
# Constraints from file : 'ten_gig_eth_pcs_pma_ip.xdc'
####################################################################################

## (c) Copyright 2009 - 2014 Xilinx, Inc. All rights reserved.
##
## This file contains confidential and proprietary information
## of Xilinx, Inc. and is protected under U.S. and
## international copyright and other intellectual property
## laws.
##
## DISCLAIMER
## This disclaimer is not a license and does not grant any
## rights to the materials distributed herewith. Except as
## otherwise provided in a valid license issued to you by
## Xilinx, and to the maximum extent permitted by applicable
## law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
## WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
## AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
## BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
## INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
## (2) Xilinx shall not be liable (whether in contract or tort,
## including negligence, or under any other theory of
## liability) for any loss or damage of any kind or nature
## related to, arising under or in connection with these
## materials, including for any direct, or any indirect,
## special, incidental, or consequential loss or damage
## (including loss of data, profits, goodwill, or any type of
## loss or damage suffered as a result of any action brought
## by a third party) even if such damage or loss was
## reasonably foreseeable or Xilinx had been advised of the
## possibility of the same.
##
## CRITICAL APPLICATIONS
## Xilinx products are not designed or intended to be fail-
## safe, or for use in any application requiring fail-safe
## performance, such as life-support or safety devices or
## systems, Class III medical devices, nuclear facilities,
## applications related to the deployment of airbags, or any
## other applications that could lead to death, personal
## injury, or severe property or environmental damage
## (individually and collectively, "Critical
## Applications"). Customer assumes the sole risk and
## liability of any use of Xilinx products in Critical
## Applications, subject only to applicable laws and
## regulations governing limitations on product liability.
##
## THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
## PART OF THIS FILE AT ALL TIMES.


current_instance n10g_interface_inst/network_inst_0/ten_gig_eth_pcs_pma_inst/inst
create_clock -period 3.103 [get_pins -of_objects [get_cells * -hierarchical -filter {REF_NAME=~ GTHE2_CHANNEL}] -filter {NAME =~ *RXOUTCLK}]

create_clock -period 3.103 [get_pins -of_objects [get_cells * -hierarchical -filter {REF_NAME=~ GTHE2_CHANNEL}] -filter {NAME =~ *TXOUTCLK}]

set_multicycle_path -from [get_cells * -hierarchical -filter {NAME =~ *coreclk_rxusrclk2_timer_125us_resync*d4_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells * -hierarchical -filter {NAME =~ *coreclk_rxusrclk2_timer_125us_resync*d5_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] 2
set_multicycle_path -hold -from [get_cells * -hierarchical -filter {NAME =~ *coreclk_rxusrclk2_timer_125us_resync*d4_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells * -hierarchical -filter {NAME =~ *coreclk_rxusrclk2_timer_125us_resync*d5_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] 1
set_multicycle_path -to [get_cells * -hierarchical -filter {NAME =~ *coreclk_rxusrclk2_timer_125us_resync*outreg_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] 2
set_multicycle_path -hold -to [get_cells * -hierarchical -filter {NAME =~ *coreclk_rxusrclk2_timer_125us_resync*outreg_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] 1
set_multicycle_path -from [get_cells * -hierarchical -filter {NAME =~ *coreclk_rxusrclk2_timer_125us_resync*outreg_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells * -hierarchical -filter {NAME =~ *mcp1_* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] 2
set_multicycle_path -hold -from [get_cells * -hierarchical -filter {NAME =~ *coreclk_rxusrclk2_timer_125us_resync*outreg_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells * -hierarchical -filter {NAME =~ *mcp1_* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] 1

set_multicycle_path -from [get_cells * -hierarchical -filter {NAME =~ *coreclk_rxusrclk2_resyncs_i*d4_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells * -hierarchical -filter {NAME =~ *coreclk_rxusrclk2_resyncs_i*d5_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] 2
set_multicycle_path -hold -from [get_cells * -hierarchical -filter {NAME =~ *coreclk_rxusrclk2_resyncs_i*d4_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells * -hierarchical -filter {NAME =~ *coreclk_rxusrclk2_resyncs_i*d5_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] 1
set_multicycle_path -to [get_cells * -hierarchical -filter {NAME =~ *coreclk_rxusrclk2_resyncs_i*outreg_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] 2
set_multicycle_path -hold -to [get_cells * -hierarchical -filter {NAME =~ *coreclk_rxusrclk2_resyncs_i*outreg_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] 1
set_multicycle_path -from [get_cells * -hierarchical -filter {NAME =~ *coreclk_rxusrclk2_resyncs_i*outreg_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells * -hierarchical -filter {NAME =~ *mcp1_* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] 2
set_multicycle_path -hold -from [get_cells * -hierarchical -filter {NAME =~ *coreclk_rxusrclk2_resyncs_i*outreg_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells * -hierarchical -filter {NAME =~ *mcp1_* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] 1

set_multicycle_path -from [get_cells * -hierarchical -filter {NAME =~ *mcp1_* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells * -hierarchical -filter {NAME =~ *mcp1_* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR || PRIMITIVE_SUBGROUP =~ srl)}] 2
set_multicycle_path -hold -from [get_cells * -hierarchical -filter {NAME =~ *mcp1_* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells * -hierarchical -filter {NAME =~ *mcp1_* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR || PRIMITIVE_SUBGROUP =~ srl)}] 1

set_multicycle_path -from [get_cells * -hierarchical -filter {NAME =~ *mcp1_* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -of [filter [all_fanout -flat -endpoints_only -from [get_pins -filter NAME=~*/Q -of_objects [get_cells -hierarchical -filter {NAME =~ *rxratecounter_i*rxusrclk2_en156*}]]] {NAME =~ *WE}]] 2
set_multicycle_path -hold -from [get_cells * -hierarchical -filter {NAME =~ *mcp1_* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -of [filter [all_fanout -flat -endpoints_only -from [get_pins -filter NAME=~*/Q -of_objects [get_cells -hierarchical -filter {NAME =~ *rxratecounter_i*rxusrclk2_en156*}]]] {NAME =~ *WE}]] 1
# Set max delays between clock domain crossing data path regs in the rx elastic buffer
set_max_delay -datapath_only -from [get_cells -hierarchical -filter {NAME =~ *elastic*rd_truegray_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -hierarchical -filter {NAME =~ *elastic*rag_writesync0_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] 6.400
set_max_delay -datapath_only -from [get_cells -hierarchical -filter {NAME =~ *elastic*wr_gray_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -hierarchical -filter {NAME =~ *elastic*wr_gray_rdclk0_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] 3.100
set_max_delay -datapath_only -from [get_cells -hierarchical -filter {NAME =~ *elastic*rd_lastgray_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -hierarchical -filter {NAME =~ *elastic*rd_lastgray_wrclk0_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] 6.400
set_max_delay -datapath_only -from [get_cells -hierarchical -filter {NAME =~ *txrate*wr_gray_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -hierarchical -filter {NAME =~ *txrate*wr_gray_rdclk0_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] 6.400
set_max_delay -datapath_only -from [get_cells -hierarchical -filter {NAME =~ *txrate*rd_lastgray_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_cells -hierarchical -filter {NAME =~ *txrate*rd_lastgray_wrclk0_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] 3.100

# Set false paths and max delays between clock domain crossing reset regs
set_false_path -to [get_pins -of_objects [get_cells -hierarchical -filter {NAME =~ *sync1_r_reg[0]}] -filter {NAME =~ *D}]
set_false_path -to [get_pins -of_objects [get_cells -hierarchical -filter {NAME =~ *resyncs*d1_reg}] -filter {NAME =~ *D}]
set_false_path -from [get_cells -hierarchical -filter {(PRIMITIVE_SUBGROUP =~ gt || PRIMITIVE_SUBGROUP =~ GT)}] -to [get_pins -of_objects [get_cells -hierarchical -filter {NAME =~ *sync1_r_reg[0]}] -filter {NAME =~ *D}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *cable_*pull_reset_reg}] -to [get_pins -of_objects [get_cells -hierarchical -filter {NAME =~ *sync1_r_reg[0]}] -filter {NAME =~ *D}]
# False paths for async reset removal synchronizers
set_false_path -to [get_pins -of_objects [get_cells -hierarchical -filter {NAME =~ *sync1_r_reg*}] -filter {NAME =~ *PRE}]
set_false_path -to [get_pins -of_objects [get_cells -hierarchical -filter {NAME =~ *sync1_r_reg*}] -filter {NAME =~ *CLR}]
# False paths to the resetdone registers which merely tidy up combo logic on the way to synchronizers
set_false_path -to [get_pins -of_objects [get_cells -hierarchical -filter {NAME =~ *gt0_rxresetdone_reg*}] -filter {NAME =~ *D}]
set_false_path -to [get_pins -of_objects [get_cells -hierarchical -filter {NAME =~ *gt0_txresetdone_reg*}] -filter {NAME =~ *D}]


# DRP clock crossing logic
set_max_delay -datapath_only -from [get_cells -hierarchical -filter {NAME =~ *drp_ipif_i*synch_*d_reg_reg* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}] -to [get_pins -of_objects [get_cells -hierarchical -filter {NAME =~ *drp_ipif_i*synch_*q_reg*}] -filter {NAME =~ *D || NAME =~ *R || NAME =~ *S}] 3.100

set_false_path -to [get_cells -hierarchical -filter {NAME =~ *synch_*d1_reg}]
set_false_path -to [get_pins -of_objects [get_cells -hierarchical -filter {NAME =~ *can_insert_synch*d1_reg}] -filter {NAME =~ *D}]





####################################################################################
# Constraints from file : 'ten_gig_eth_mac_ip.xdc'
####################################################################################

#######################################################
# Ten Gigabit Ethernet MAC core constraints           #
#######################################################

# ignore paths to reset syncs
current_instance n10g_interface_inst/network_inst_0/ten_gig_eth_mac_inst/inst
set_false_path -to [get_pins -filter {NAME =~ */PRE} -of_objects [get_cells ten_gig_eth_mac_ip_core/reset_gen/sync_rx_rst/reset_async*_reg]]
set_false_path -to [get_pins -filter {NAME =~ */PRE} -of_objects [get_cells ten_gig_eth_mac_ip_core/reset_gen/sync_tx_rst/reset_async*_reg]]

# Flow control clock domain crossings

set_max_delay -datapath_only -from [get_cells {ten_gig_eth_mac_ip_core/rx/rx_pause_control/pause_quanta_reg[*]}] -to [get_cells {ten_gig_eth_mac_ip_core/tx/tx_cntl/pause_tx_quanta_reg[*]}] 6.400



# Ignore paths to synchronisers
set_false_path -to [get_cells ten_gig_eth_mac_ip_core/tx/tx_mux_final/rs_disable_s/data_sync0_reg]
set_false_path -to [get_cells ten_gig_eth_mac_ip_core/tx/tx_mux_final/rs_local_fault_s/data_sync0_reg]
set_false_path -to [get_cells ten_gig_eth_mac_ip_core/tx/tx_mux_final/rs_remote_fault_s/data_sync0_reg]
set_false_path -to [get_cells ten_gig_eth_mac_ip_core/tx/tx_cntl/rx_to_tx_pause_req/data_sync0_reg]




####################################################################################
# Constraints from file : 'rx_fifo_2.xdc'
####################################################################################






################################################################################
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#
################################################################################

#  CONSTANT C_PRIM_DEPTH    : integer := get_fifo_sizes(c_family, C_PRIM_FIFO_TYPE, C_USE_ECC,0);
#  CONSTANT C_NUM_PRIM_DEEP  : integer := divroundup(C_WR_DEPTH,C_PRIM_DEPTH);

#------------------------------------------------------------------------------#
#                             AXI FIFO Constraints                             #
#------------------------------------------------------------------------------#
# Set false path on the reset synchronizers
current_instance n10g_interface_inst/network_inst_0/rx_interface_i/rx_fifo_inst/U0
set_false_path -through [get_ports -scoped_to_current_instance s_aresetn] -to [get_pins -hierarchical -filter {NAME =~ *rstblk*/*CLR}]
set_false_path -through [get_ports -scoped_to_current_instance s_aresetn] -to [get_pins inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/*/PRE]
set_false_path -from [get_cells {inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[*]}]
set_false_path -from [get_cells {inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[*]}]


################################################################################


####################################################################################
# Constraints from file : 'axis_sync_fifo_2.xdc'
####################################################################################






################################################################################
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#
################################################################################

#  CONSTANT C_PRIM_DEPTH    : integer := get_fifo_sizes(c_family, C_PRIM_FIFO_TYPE, C_USE_ECC,0);
#  CONSTANT C_NUM_PRIM_DEEP  : integer := divroundup(C_WR_DEPTH,C_PRIM_DEPTH);

#------------------------------------------------------------------------------#
#                             AXI FIFO Constraints                             #
#------------------------------------------------------------------------------#
# Set false path on the reset synchronizers
current_instance n10g_interface_inst/network_inst_0/tx_interface_i/axis_fifo_inst1/U0
set_false_path -through [get_ports -scoped_to_current_instance s_aresetn] -to [get_pins -hierarchical -filter {NAME =~ *rstblk*/*CLR}]
set_false_path -through [get_ports -scoped_to_current_instance s_aresetn] -to [get_pins inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/*/PRE]
set_false_path -from [get_cells {inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[*]}]
set_false_path -from [get_cells {inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[*]}]


################################################################################


####################################################################################
# Constraints from file : 'cmd_fifo_xgemac_txif_2.xdc'
####################################################################################






################################################################################
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#
################################################################################

#  CONSTANT C_PRIM_DEPTH    : integer := get_fifo_sizes(c_family, C_PRIM_FIFO_TYPE, C_USE_ECC,0);
#  CONSTANT C_NUM_PRIM_DEEP  : integer := divroundup(C_WR_DEPTH,C_PRIM_DEPTH);

#------------------------------------------------------------------------------#
#                         Native FIFO Constraints                              #
#------------------------------------------------------------------------------#

# Set false path on the reset synchronizers

current_instance n10g_interface_inst/network_inst_0/tx_interface_i/cmd_fifo_inst/U0
set_false_path -through [get_ports -scoped_to_current_instance rst] -to [get_pins -hierarchical -filter {NAME =~ *rstblk*/*PRE}]
set_false_path -through [get_ports -scoped_to_current_instance rst] -to [get_pins -hierarchical -filter {NAME =~ *rstblk*/*CLR}]
set_false_path -from [get_cells -hierarchical -filter {NAME =~ *rstblk*/*rst_reg_reg[*]}]



################################################################################



####################################################################################
# Constraints from file : 'toe_uoe.xdc'
####################################################################################



##GT Ref clk differential pair for 10gig eth.  MGTREFCLK0P_116
create_clock -period 6.400 -name xgemac_clk_156 [get_ports xphy_refclk_p]

set_property PACKAGE_PIN T2 [get_ports xphy0_txp]

# SFP TX Disable for 10G PHY. Chip package 1157 on alpha data board only breaks out 2 transceivers!
set_property PACKAGE_PIN AC34 [get_ports {sfp_tx_disable[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {sfp_tx_disable[0]}]
set_property PACKAGE_PIN AA34 [get_ports {sfp_tx_disable[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {sfp_tx_disable[1]}]

set_property PACKAGE_PIN AA23 [get_ports sfp_on]
set_property IOSTANDARD LVCMOS18 [get_ports sfp_on]

#create_clock -period 6.400 -name clk156 [get_pins n10g_interface_inst/xgbaser_gt_wrapper_inst/clk156_bufg_inst/O]
#create_clock -period 12.800 -name dclk [get_pins n10g_interface_inst/xgbaser_gt_wrapper_inst/dclk_bufg_inst/O]
#create_clock -period 6.400 -name refclk [get_pins n10g_interface_inst/xgphy_refclk_ibuf/O]

#set_clock_groups -name async_xgemac_drpclk -asynchronous -group [get_clocks -include_generated_clocks clk156] -group [get_clocks -include_generated_clocks dclk]

#set_clock_groups -name async_ref_gmacTx -asynchronous -group [get_clocks clk156] -group [get_clocks n10g_interface_inst/network_inst_0/ten_gig_eth_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK]

#set_false_path -from [get_cells {n10g_interface_inst/xgbaser_gt_wrapper_inst/reset_pulse_reg[0]}]

set_property BITSTREAM.GENERAL.COMPRESS true [current_design]

set_property PACKAGE_PIN W27 [get_ports perst_n]
set_property IOSTANDARD LVCMOS18 [get_ports perst_n]
set_property PULLUP true [get_ports perst_n]

set_false_path -from [get_ports perst_n]



#set_false_path -from [get_ports pok_dram]

####contraints from DRAM MEM inf

#set_property PACKAGE_PIN AH10 [get_ports {ddr3_dm[0]}]
#set_property PACKAGE_PIN AF9 [get_ports {ddr3_dm[1]}]
#set_property PACKAGE_PIN AM13 [get_ports {ddr3_dm[2]}]
#set_property PACKAGE_PIN AL10 [get_ports {ddr3_dm[3]}]
#set_property PACKAGE_PIN AL20 [get_ports {ddr3_dm[4]}]
#set_property PACKAGE_PIN AJ24 [get_ports {ddr3_dm[5]}]
#set_property PACKAGE_PIN AD22 [get_ports {ddr3_dm[6]}]
#set_property PACKAGE_PIN AD15 [get_ports {ddr3_dm[7]}]
#set_property PACKAGE_PIN AM23 [get_ports {ddr3_dm[8]}]

#set_property VCCAUX_IO NORMAL [get_ports {ddr3_dm[*]}]
#set_property SLEW FAST [get_ports {ddr3_dm[*]}]
#set_property IOSTANDARD SSTL15 [get_ports {ddr3_dm[*]}]


#set_property PACKAGE_PIN B32 [get_ports {c1_ddr3_dm[0]}]
#set_property PACKAGE_PIN A30 [get_ports {c1_ddr3_dm[1]}]
#set_property PACKAGE_PIN E24 [get_ports {c1_ddr3_dm[2]}]
#set_property PACKAGE_PIN B26 [get_ports {c1_ddr3_dm[3]}]
#set_property PACKAGE_PIN U31 [get_ports {c1_ddr3_dm[4]}]
#set_property PACKAGE_PIN R29 [get_ports {c1_ddr3_dm[5]}]
#set_property PACKAGE_PIN K34 [get_ports {c1_ddr3_dm[6]}]
#set_property PACKAGE_PIN N34 [get_ports {c1_ddr3_dm[7]}]
#set_property PACKAGE_PIN P25 [get_ports {c1_ddr3_dm[8]}]

#set_property VCCAUX_IO NORMAL [get_ports {c1_ddr3_dm[*]}]
#set_property SLEW FAST [get_ports {c1_ddr3_dm[*]}]
#set_property IOSTANDARD SSTL15 [get_ports {c1_ddr3_dm[*]}]

# DDR3 SDRAM
#set_property PACKAGE_PIN AA24 [get_ports {dram_on[0]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {dram_on[*]}]
#set_property PACKAGE_PIN AB25 [get_ports {dram_on[1]}]
#set_property PACKAGE_PIN AA31 [get_ports pok_dram]
#set_property IOSTANDARD LVCMOS18 [get_ports pok_dram]


#set_property IOSTANDARD LVCMOS18 [get_ports {usr_led[*]}]
#set_property PACKAGE_PIN AC33 [get_ports {usr_led[0]}]
#set_property PACKAGE_PIN V32 [get_ports {usr_led[1]}]
#set_property PACKAGE_PIN V33 [get_ports {usr_led[2]}]
#set_property PACKAGE_PIN AB31 [get_ports {usr_led[3]}]
#set_property PACKAGE_PIN AB32 [get_ports {usr_led[4]}]
#set_property PACKAGE_PIN U30 [get_ports {usr_led[5]}]

#set_property IOSTANDARD LVCMOS18 [get_ports usr_sw]
#set_property PACKAGE_PIN AB30 [get_ports usr_sw]
#create_clock -name sys_clk233 -period 4.288 [get_ports sys_clk_p]
#
#set_property VCCAUX_IO DONTCARE [get_ports {sys_clk_p}]
#set_property IOSTANDARD DIFF_SSTL15 [get_ports {sys_clk_p}]
#set_property LOC AY18 [get_ports {sys_clk_p}]
#
## Bank: 32 - Byte
#set_property VCCAUX_IO DONTCARE [get_ports {sys_clk_n}]
#set_property IOSTANDARD DIFF_SSTL15 [get_ports {sys_clk_n}]
#set_property LOC AY17 [get_ports {sys_clk_n}]
#
#set_property CLOCK_DEDICATED_ROUTE BACKBONE [get_nets clk233]
#

#using c0/1_init_calib_complete as input

#
#set_clock_groups -name async_ref_sys_clk -asynchronous #    -group [get_clocks  sys_clk233] #    -group [get_clocks  mcb_clk_ref]
#
#set_false_path -from [get_cells rst_n_r3_reg__0]
##set_false_path -from [get_cells reset156_25_n_r3_reg__0]
#
#set_false_path -from [get_cells n10g_interface_inst/xgbaser_gt_wrapper_inst/reset_pulse_reg[0]]

#set_property PACKAGE_PIN AF16 [get_ports {ddr3_ck_p[1]}]
#set_property PACKAGE_PIN AG16 [get_ports {ddr3_ck_n[1]}]
#set_property IOSTANDARD SSTL15 [get_ports {ddr3_ck_p[1]}]
#set_property IOSTANDARD SSTL15 [get_ports {ddr3_ck_n[1]}]
















####################################################################################
# Constraints from file : 'ten_gig_eth_pcs_pma_ip_clocks.xdc'
####################################################################################

## (c) Copyright 2009 - 2014 Xilinx, Inc. All rights reserved.
##
## This file contains confidential and proprietary information
## of Xilinx, Inc. and is protected under U.S. and
## international copyright and other intellectual property
## laws.
##
## DISCLAIMER
## This disclaimer is not a license and does not grant any
## rights to the materials distributed herewith. Except as
## otherwise provided in a valid license issued to you by
## Xilinx, and to the maximum extent permitted by applicable
## law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
## WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
## AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
## BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
## INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
## (2) Xilinx shall not be liable (whether in contract or tort,
## including negligence, or under any other theory of
## liability) for any loss or damage of any kind or nature
## related to, arising under or in connection with these
## materials, including for any direct, or any indirect,
## special, incidental, or consequential loss or damage
## (including loss of data, profits, goodwill, or any type of
## loss or damage suffered as a result of any action brought
## by a third party) even if such damage or loss was
## reasonably foreseeable or Xilinx had been advised of the
## possibility of the same.
##
## CRITICAL APPLICATIONS
## Xilinx products are not designed or intended to be fail-
## safe, or for use in any application requiring fail-safe
## performance, such as life-support or safety devices or
## systems, Class III medical devices, nuclear facilities,
## applications related to the deployment of airbags, or any
## other applications that could lead to death, personal
## injury, or severe property or environmental damage
## (individually and collectively, "Critical
## Applications"). Customer assumes the sole risk and
## liability of any use of Xilinx products in Critical
## Applications, subject only to applicable laws and
## regulations governing limitations on product liability.
##
## THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
## PART OF THIS FILE AT ALL TIMES.

current_instance n10g_interface_inst/network_inst_0/ten_gig_eth_pcs_pma_inst/inst
set_false_path -from [get_clocks -of_objects [get_ports -scoped_to_current_instance coreclk]] -through [get_ports -scoped_to_current_instance {configuration_vector[110]}]
set_false_path -through [get_ports -scoped_to_current_instance {configuration_vector[110]}] -to [get_clocks -of_objects [get_ports -scoped_to_current_instance coreclk]]

set_false_path -from [get_clocks -of_objects [get_ports -scoped_to_current_instance coreclk]] -to [get_cells -hierarchical -filter {NAME =~ *ratefifo*dp_ram_i*rd_data* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}]

#The following path refers to registers in front of the DP RAM in the rx elastic buffer async fifo
set_false_path -from [get_clocks -of [get_pins -of_objects [get_cells * -hierarchical -filter {REF_NAME=~ GTHE2_CHANNEL}] -filter {NAME =~ *RXOUTCLK}]] -to [get_cells -hierarchical -filter {NAME =~ *elastic_buffer*dp_ram_i*rd_data* && (PRIMITIVE_SUBGROUP =~ flop || PRIMITIVE_SUBGROUP =~ SDR)}]


# Max delays to control skew into coherent synchronizers
set_max_delay -datapath_only -from [get_clocks -of_objects [get_ports -scoped_to_current_instance coreclk]] -to [get_pins -of_objects [get_cells -hier -filter {NAME =~ *coreclk_rxusrclk2_timer_125us_resync/*synchc_inst*d1_reg}] -filter {NAME =~ *D}] 6.400
set_max_delay -datapath_only -from [get_clocks -of_objects [get_ports -scoped_to_current_instance coreclk]] -to [get_pins -of_objects [get_cells -hier -filter {NAME =~ *coreclk_rxusrclk2_resyncs_i/*synchc_inst*d1_reg}] -filter {NAME =~ *D}] 6.400
set_max_delay -datapath_only -from [get_clocks -of_objects [get_ports -scoped_to_current_instance coreclk]] -to [get_pins -of_objects [get_cells -hierarchical -filter {NAME =~ *drp_ipif_i*synch_*q_reg*}] -filter {NAME =~ *D || NAME =~ *R || NAME =~ *S}] 3.100




