#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x949d00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x949e90 .scope module, "tb" "tb" 3 63;
 .timescale -12 -12;
L_0x92f1b0 .functor NOT 1, L_0x9901d0, C4<0>, C4<0>, C4<0>;
L_0x957070 .functor XOR 2, L_0x98fcf0, L_0x98feb0, C4<00>, C4<00>;
L_0x9900c0 .functor XOR 2, L_0x957070, L_0x98fff0, C4<00>, C4<00>;
v0x97e0d0_0 .net *"_ivl_10", 1 0, L_0x98fff0;  1 drivers
v0x97e1d0_0 .net *"_ivl_12", 1 0, L_0x9900c0;  1 drivers
v0x97e2b0_0 .net *"_ivl_2", 1 0, L_0x98fc50;  1 drivers
v0x97e370_0 .net *"_ivl_4", 1 0, L_0x98fcf0;  1 drivers
v0x97e450_0 .net *"_ivl_6", 1 0, L_0x98feb0;  1 drivers
v0x97e580_0 .net *"_ivl_8", 1 0, L_0x957070;  1 drivers
v0x97e660_0 .var "clk", 0 0;
v0x97e700_0 .net "f_dut", 0 0, v0x97d850_0;  1 drivers
v0x97e7a0_0 .net "f_ref", 0 0, L_0x98f190;  1 drivers
v0x97e8d0_0 .net "g_dut", 0 0, v0x97d910_0;  1 drivers
v0x97e970_0 .net "g_ref", 0 0, L_0x94a9d0;  1 drivers
v0x97ea10_0 .net "resetn", 0 0, v0x97ceb0_0;  1 drivers
v0x97eab0_0 .var/2u "stats1", 223 0;
v0x97eb50_0 .var/2u "strobe", 0 0;
v0x97ebf0_0 .net "tb_match", 0 0, L_0x9901d0;  1 drivers
v0x97ec90_0 .net "tb_mismatch", 0 0, L_0x92f1b0;  1 drivers
v0x97ed50_0 .net "x", 0 0, v0x97cf80_0;  1 drivers
v0x97ef00_0 .net "y", 0 0, v0x97d080_0;  1 drivers
E_0x941ce0/0 .event negedge, v0x97c4f0_0;
E_0x941ce0/1 .event posedge, v0x97c4f0_0;
E_0x941ce0 .event/or E_0x941ce0/0, E_0x941ce0/1;
L_0x98fc50 .concat [ 1 1 0 0], L_0x94a9d0, L_0x98f190;
L_0x98fcf0 .concat [ 1 1 0 0], L_0x94a9d0, L_0x98f190;
L_0x98feb0 .concat [ 1 1 0 0], v0x97d910_0, v0x97d850_0;
L_0x98fff0 .concat [ 1 1 0 0], L_0x94a9d0, L_0x98f190;
L_0x9901d0 .cmp/eeq 2, L_0x98fc50, L_0x9900c0;
S_0x94a020 .scope module, "good1" "reference_module" 3 110, 3 4 0, S_0x949e90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x912a40 .param/l "A" 0 3 12, +C4<00000000000000000000000000000000>;
P_0x912a80 .param/l "B" 0 3 12, +C4<00000000000000000000000000000001>;
P_0x912ac0 .param/l "G1" 0 3 12, +C4<00000000000000000000000000000101>;
P_0x912b00 .param/l "G2" 0 3 12, +C4<00000000000000000000000000000110>;
P_0x912b40 .param/l "P0" 0 3 12, +C4<00000000000000000000000000000111>;
P_0x912b80 .param/l "P1" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x912bc0 .param/l "S0" 0 3 12, +C4<00000000000000000000000000000010>;
P_0x912c00 .param/l "S1" 0 3 12, +C4<00000000000000000000000000000011>;
P_0x912c40 .param/l "S10" 0 3 12, +C4<00000000000000000000000000000100>;
L_0x92f390 .functor OR 1, L_0x98f460, L_0x98f710, C4<0>, C4<0>;
L_0x94a9d0 .functor OR 1, L_0x92f390, L_0x98f9d0, C4<0>, C4<0>;
v0x92f220_0 .net *"_ivl_0", 31 0, L_0x97f020;  1 drivers
L_0x7fad96a1c0a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x92f400_0 .net *"_ivl_11", 27 0, L_0x7fad96a1c0a8;  1 drivers
L_0x7fad96a1c0f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x97b8d0_0 .net/2u *"_ivl_12", 31 0, L_0x7fad96a1c0f0;  1 drivers
v0x97b9c0_0 .net *"_ivl_14", 0 0, L_0x98f460;  1 drivers
v0x97ba80_0 .net *"_ivl_16", 31 0, L_0x98f5d0;  1 drivers
L_0x7fad96a1c138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x97bbb0_0 .net *"_ivl_19", 27 0, L_0x7fad96a1c138;  1 drivers
L_0x7fad96a1c180 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x97bc90_0 .net/2u *"_ivl_20", 31 0, L_0x7fad96a1c180;  1 drivers
v0x97bd70_0 .net *"_ivl_22", 0 0, L_0x98f710;  1 drivers
v0x97be30_0 .net *"_ivl_25", 0 0, L_0x92f390;  1 drivers
v0x97bef0_0 .net *"_ivl_26", 31 0, L_0x98f930;  1 drivers
L_0x7fad96a1c1c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x97bfd0_0 .net *"_ivl_29", 27 0, L_0x7fad96a1c1c8;  1 drivers
L_0x7fad96a1c018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x97c0b0_0 .net *"_ivl_3", 27 0, L_0x7fad96a1c018;  1 drivers
L_0x7fad96a1c210 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x97c190_0 .net/2u *"_ivl_30", 31 0, L_0x7fad96a1c210;  1 drivers
v0x97c270_0 .net *"_ivl_32", 0 0, L_0x98f9d0;  1 drivers
L_0x7fad96a1c060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x97c330_0 .net/2u *"_ivl_4", 31 0, L_0x7fad96a1c060;  1 drivers
v0x97c410_0 .net *"_ivl_8", 31 0, L_0x98f320;  1 drivers
v0x97c4f0_0 .net "clk", 0 0, v0x97e660_0;  1 drivers
v0x97c5b0_0 .net "f", 0 0, L_0x98f190;  alias, 1 drivers
v0x97c670_0 .net "g", 0 0, L_0x94a9d0;  alias, 1 drivers
v0x97c730_0 .var "next", 3 0;
v0x97c810_0 .net "resetn", 0 0, v0x97ceb0_0;  alias, 1 drivers
v0x97c8d0_0 .var "state", 3 0;
v0x97c9b0_0 .net "x", 0 0, v0x97cf80_0;  alias, 1 drivers
v0x97ca70_0 .net "y", 0 0, v0x97d080_0;  alias, 1 drivers
E_0x942440 .event anyedge, v0x97c8d0_0, v0x97c9b0_0, v0x97ca70_0;
E_0x9279f0 .event posedge, v0x97c4f0_0;
L_0x97f020 .concat [ 4 28 0 0], v0x97c8d0_0, L_0x7fad96a1c018;
L_0x98f190 .cmp/eq 32, L_0x97f020, L_0x7fad96a1c060;
L_0x98f320 .concat [ 4 28 0 0], v0x97c8d0_0, L_0x7fad96a1c0a8;
L_0x98f460 .cmp/eq 32, L_0x98f320, L_0x7fad96a1c0f0;
L_0x98f5d0 .concat [ 4 28 0 0], v0x97c8d0_0, L_0x7fad96a1c138;
L_0x98f710 .cmp/eq 32, L_0x98f5d0, L_0x7fad96a1c180;
L_0x98f930 .concat [ 4 28 0 0], v0x97c8d0_0, L_0x7fad96a1c1c8;
L_0x98f9d0 .cmp/eq 32, L_0x98f930, L_0x7fad96a1c210;
S_0x97cbf0 .scope module, "stim1" "stimulus_gen" 3 104, 3 40 0, S_0x949e90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 1 "x";
    .port_info 3 /OUTPUT 1 "y";
v0x97cdc0_0 .net "clk", 0 0, v0x97e660_0;  alias, 1 drivers
v0x97ceb0_0 .var "resetn", 0 0;
v0x97cf80_0 .var "x", 0 0;
v0x97d080_0 .var "y", 0 0;
E_0x941f40 .event negedge, v0x97c4f0_0;
S_0x97d180 .scope module, "top_module1" "top_module" 3 118, 4 1 0, S_0x949e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x97d360 .param/l "A" 0 4 11, C4<00>;
P_0x97d3a0 .param/l "B" 0 4 11, C4<01>;
P_0x97d3e0 .param/l "C" 0 4 11, C4<10>;
P_0x97d420 .param/l "D" 0 4 11, C4<11>;
v0x97d740_0 .net "clk", 0 0, v0x97e660_0;  alias, 1 drivers
v0x97d850_0 .var "f", 0 0;
v0x97d910_0 .var "g", 0 0;
v0x97d9b0_0 .net "resetn", 0 0, v0x97ceb0_0;  alias, 1 drivers
v0x97daa0_0 .var "state", 1 0;
v0x97dbd0_0 .net "x", 0 0, v0x97cf80_0;  alias, 1 drivers
v0x97dcc0_0 .net "y", 0 0, v0x97d080_0;  alias, 1 drivers
E_0x97d6e0/0 .event negedge, v0x97c810_0;
E_0x97d6e0/1 .event posedge, v0x97c4f0_0;
E_0x97d6e0 .event/or E_0x97d6e0/0, E_0x97d6e0/1;
S_0x97deb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 128, 3 128 0, S_0x949e90;
 .timescale -12 -12;
E_0x95d6d0 .event anyedge, v0x97eb50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x97eb50_0;
    %nor/r;
    %assign/vec4 v0x97eb50_0, 0;
    %wait E_0x95d6d0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x97cbf0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x97ceb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x97cf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x97d080_0, 0, 1;
    %wait E_0x9279f0;
    %wait E_0x9279f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x97ceb0_0, 0, 1;
    %pushi/vec4 500, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x941f40;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x97ceb0_0, 0;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x97d080_0, 0;
    %assign/vec4 v0x97cf80_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x94a020;
T_2 ;
    %wait E_0x9279f0;
    %load/vec4 v0x97c810_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x97c8d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x97c730_0;
    %assign/vec4 v0x97c8d0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x94a020;
T_3 ;
Ewait_0 .event/or E_0x942440, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x97c8d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x97c730_0, 0, 4;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x97c730_0, 0, 4;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x97c730_0, 0, 4;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v0x97c9b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 4;
    %store/vec4 v0x97c730_0, 0, 4;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0x97c9b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %pad/s 4;
    %store/vec4 v0x97c730_0, 0, 4;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0x97c9b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %pad/s 4;
    %store/vec4 v0x97c730_0, 0, 4;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x97ca70_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %pad/s 4;
    %store/vec4 v0x97c730_0, 0, 4;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x97ca70_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.19, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.20, 8;
T_3.19 ; End of true expr.
    %pushi/vec4 7, 0, 32;
    %jmp/0 T_3.20, 8;
 ; End of false expr.
    %blend;
T_3.20;
    %pad/s 4;
    %store/vec4 v0x97c730_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x97c730_0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x97c730_0, 0, 4;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x97d180;
T_4 ;
    %wait E_0x97d6e0;
    %load/vec4 v0x97d9b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x97daa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97d850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97d910_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x97daa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97d850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97d910_0, 0;
    %load/vec4 v0x97dbd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.9, 4;
    %load/vec4 v0x97dcc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x97daa0_0, 0;
T_4.7 ;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x97d850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97d910_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x97daa0_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97d850_0, 0;
    %load/vec4 v0x97dbd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.12, 4;
    %load/vec4 v0x97dcc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x97daa0_0, 0;
T_4.10 ;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0x97dbd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.15, 4;
    %load/vec4 v0x97dcc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x97d910_0, 0;
    %load/vec4 v0x97dcc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.16, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x97d910_0, 0;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0x97dcc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.18, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97d910_0, 0;
T_4.18 ;
T_4.17 ;
T_4.13 ;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x949e90;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x97e660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x97eb50_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x949e90;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x97e660_0;
    %inv;
    %store/vec4 v0x97e660_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x949e90;
T_7 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x97cdc0_0, v0x97ec90_0, v0x97e660_0, v0x97ea10_0, v0x97ed50_0, v0x97ef00_0, v0x97e7a0_0, v0x97e700_0, v0x97e970_0, v0x97e8d0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x949e90;
T_8 ;
    %load/vec4 v0x97eab0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x97eab0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x97eab0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 137 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 138 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_8.1 ;
    %load/vec4 v0x97eab0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x97eab0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x97eab0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 139 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 140 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_8.3 ;
    %load/vec4 v0x97eab0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x97eab0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 142 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 143 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x97eab0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x97eab0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 144 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x949e90;
T_9 ;
    %wait E_0x941ce0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x97eab0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x97eab0_0, 4, 32;
    %load/vec4 v0x97ebf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x97eab0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x97eab0_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x97eab0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x97eab0_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x97e7a0_0;
    %load/vec4 v0x97e7a0_0;
    %load/vec4 v0x97e700_0;
    %xor;
    %load/vec4 v0x97e7a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x97eab0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x97eab0_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x97eab0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x97eab0_0, 4, 32;
T_9.4 ;
    %load/vec4 v0x97e970_0;
    %load/vec4 v0x97e970_0;
    %load/vec4 v0x97e8d0_0;
    %xor;
    %load/vec4 v0x97e970_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.8, 6;
    %load/vec4 v0x97eab0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x97eab0_0, 4, 32;
T_9.10 ;
    %load/vec4 v0x97eab0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x97eab0_0, 4, 32;
T_9.8 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2013_q2bfsm/2013_q2bfsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/2013_q2bfsm/iter0/response14/top_module.sv";
