Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Mar 14 22:22:49 2025
| Host         : vader running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file reports/control_sets.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   114 |
|    Minimum number of control sets                        |   114 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   114 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   102 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             156 |           57 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1912 |          644 |
| Yes          | No                    | No                     |            1689 |          649 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             815 |          311 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                 Enable Signal                                 |                       Set/Reset Signal                      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                               |                                                             |                1 |              1 |         1.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/memory_operation_o_reg_1[0]                      |                                                             |                3 |              4 |         1.33 |
|  clk_o_BUFG    | SOC/Processor/N1/Second_Stage/Alu/flush_bus_o_reg                             | SOC/Processor/N1/First_Stage/IFID_IR_o[5]_i_1_n_0           |                1 |              4 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/FSM_sequential_unaligned_access_state[3]_i_1_n_0 | SOC/Processor/N1/First_Stage/Branch_Prediction/CPU_RESETN   |                2 |              4 |         2.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/Data_Address_reg[2]_2[0]                         | SOC/Processor/N1/First_Stage/Branch_Prediction/CPU_RESETN   |                3 |              6 |         2.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/Data_Address_reg[2]_3[0]                         | SOC/Processor/N1/First_Stage/Branch_Prediction/CPU_RESETN   |                3 |              6 |         2.00 |
|  clk_o_BUFG    |                                                                               | SOC/Processor/N1/Third_Stage/memory_operation_o_reg_3       |                3 |              8 |         2.67 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/p_0_in[7]                                        |                                                             |                4 |              8 |         2.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/p_0_in[15]                                       |                                                             |                4 |              8 |         2.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/Merged_Word_o[7]_i_1_n_0                         |                                                             |                2 |              8 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/Merged_Word_o[15]_i_2_n_0                        | SOC/Processor/N1/Third_Stage/Merged_Word_o[15]_i_1_n_0      |                4 |              8 |         2.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Second_Stage/Alu/flush_bus_o_reg                             |                                                             |                9 |              9 |         1.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/Data_Address_reg[4]_1[0]                         |                                                             |                3 |             16 |         5.33 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/E[0]                                             |                                                             |                6 |             16 |         2.67 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/Data_Address_reg[3]_rep_2[0]                     |                                                             |                5 |             16 |         3.20 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/Data_Address_reg[4]_2[0]                         |                                                             |                4 |             16 |         4.00 |
|  clk_o_BUFG    |                                                                               | SOC/Gpios/Pwm0/counter[0]_i_1_n_0                           |                4 |             16 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/p_0_in[31]                                       |                                                             |                9 |             16 |         1.78 |
|  clk_o_BUFG    |                                                                               | SOC/Gpios/Pwm1/counter[0]_i_1__0_n_0                        |                4 |             16 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/Merged_Word_o[31]_i_2_n_0                        | SOC/Processor/N1/Third_Stage/Merged_Word_o[31]_i_1_n_0      |                6 |             16 |         2.67 |
|  clk_o_BUFG    | SOC/Processor/M1/requested_memory_addr[31]_i_1_n_0                            | SOC/Processor/N1/First_Stage/Branch_Prediction/CPU_RESETN   |                8 |             19 |         2.38 |
|  clk_o_BUFG    | SOC/Processor/N1/Second_Stage/Alu/flush_bus_o_reg                             | SOC/Processor/N1/First_Stage/i___85_n_0                     |               13 |             19 |         1.46 |
|  clk_o_BUFG    | SOC/Processor/N1/Second_Stage/IDEXIR_o_reg[20]_0[0]                           | SOC/Processor/N1/First_Stage/Branch_Prediction/CPU_RESETN   |                9 |             32 |         3.56 |
|  clk_o_BUFG    | SOC/Processor/N1/Fourth_Stage/reg_wr_en_o_reg_2[0]                            |                                                             |               13 |             32 |         2.46 |
|  clk_o_BUFG    | SOC/Processor/N1/Fourth_Stage/reg_wr_en_o_reg_1[0]                            |                                                             |                9 |             32 |         3.56 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/flush_bus_o_reg[0]                               | SOC/Processor/N1/First_Stage/IFID_PC_o[31]_i_1_n_0          |                7 |             32 |         4.57 |
|  clk_o_BUFG    | SOC/Processor/N1/Fourth_Stage/reg_wr_en_o_reg_3[0]                            |                                                             |               10 |             32 |         3.20 |
|  clk_o_BUFG    | SOC/Processor/N1/Fourth_Stage/reg_wr_en_o_reg_0[0]                            |                                                             |               12 |             32 |         2.67 |
|  clk_o_BUFG    | SOC/Processor/N1/Fourth_Stage/E[0]                                            |                                                             |               14 |             32 |         2.29 |
|  clk_o_BUFG    | SOC/Processor/N1/Fourth_Stage/reg_wr_en_o_reg_11[0]                           |                                                             |                9 |             32 |         3.56 |
|  clk_o_BUFG    | SOC/Processor/N1/Fourth_Stage/reg_wr_en_o_reg_6[0]                            |                                                             |               17 |             32 |         1.88 |
|  clk_o_BUFG    | SOC/Processor/N1/Second_Stage/IDEXIR_o_reg[26]_0[0]                           | SOC/Processor/N1/First_Stage/Branch_Prediction/CPU_RESETN   |               14 |             32 |         2.29 |
|  clk_o_BUFG    | SOC/Processor/N1/Second_Stage/IDEXIR_o_reg[22]_0[0]                           | SOC/Processor/N1/First_Stage/Branch_Prediction/CPU_RESETN   |               10 |             32 |         3.20 |
|  clk_o_BUFG    | SOC/Processor/N1/Second_Stage/IDEXIR_o_reg[26]_1[0]                           | SOC/Processor/N1/First_Stage/Branch_Prediction/CPU_RESETN   |               16 |             32 |         2.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Second_Stage/IDEXIR_o_reg[21]_0[0]                           | SOC/Processor/N1/First_Stage/Branch_Prediction/CPU_RESETN   |                6 |             32 |         5.33 |
|  clk_o_BUFG    | SOC/Processor/N1/Second_Stage/IDEXIR_o_reg[23]_0[0]                           | SOC/Processor/N1/First_Stage/Branch_Prediction/CPU_RESETN   |                9 |             32 |         3.56 |
|  clk_o_BUFG    | SOC/Processor/N1/Second_Stage/E[0]                                            | SOC/Processor/N1/First_Stage/Branch_Prediction/CPU_RESETN   |               12 |             32 |         2.67 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/First_Word[31]_i_1_n_0                           |                                                             |                9 |             32 |         3.56 |
|  clk_o_BUFG    | SOC/Processor/N1/Fourth_Stage/reg_wr_en_o_reg_5[0]                            |                                                             |               22 |             32 |         1.45 |
|  clk_o_BUFG    | SOC/Processor/N1/Fourth_Stage/reg_wr_en_o_reg_4[0]                            |                                                             |               18 |             32 |         1.78 |
|  clk_o_BUFG    | SOC/Processor/N1/Second_Stage/Mdu/DIV_RD                                      |                                                             |               10 |             32 |         3.20 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/Second_Word[31]_i_1_n_0                          |                                                             |                8 |             32 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Second_Stage/Mdu/mul_ready_o                                 | SOC/Processor/N1/First_Stage/Branch_Prediction/CPU_RESETN   |               10 |             32 |         3.20 |
|  clk_o_BUFG    | SOC/Processor/N1/Fourth_Stage/reg_wr_en_o_reg_8[0]                            |                                                             |                8 |             32 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Second_Stage/Mdu/quociente[31]_i_1_n_0                       | SOC/Processor/N1/First_Stage/Branch_Prediction/CPU_RESETN   |                6 |             32 |         5.33 |
|  clk_o_BUFG    | SOC/Processor/N1/Second_Stage/Mdu/dividendo[31]_i_1_n_0                       |                                                             |                9 |             32 |         3.56 |
|  clk_o_BUFG    | SOC/Processor/N1/Fourth_Stage/reg_wr_en_o_reg_29[0]                           |                                                             |               24 |             32 |         1.33 |
|  clk_o_BUFG    | SOC/Processor/N1/Fourth_Stage/reg_wr_en_o_reg_28[0]                           |                                                             |               16 |             32 |         2.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Fourth_Stage/reg_wr_en_o_reg_27[0]                           |                                                             |                9 |             32 |         3.56 |
|  clk_o_BUFG    | SOC/Processor/N1/Fourth_Stage/reg_wr_en_o_reg_26[0]                           |                                                             |               10 |             32 |         3.20 |
|  clk_o_BUFG    | SOC/Processor/M1/write_data                                                   |                                                             |               12 |             32 |         2.67 |
|  clk_o_BUFG    | SOC/Processor/M1/i_cache_read_data[31]_i_1_n_0                                |                                                             |               17 |             32 |         1.88 |
|  clk_o_BUFG    | SOC/Processor/M1/d_cache_read_data[31]_i_1_n_0                                |                                                             |               14 |             32 |         2.29 |
|  clk_o_BUFG    | SOC/Processor/N1/Fourth_Stage/reg_wr_en_o_reg_25[0]                           |                                                             |                7 |             32 |         4.57 |
|  clk_o_BUFG    | SOC/Processor/N1/Fourth_Stage/reg_wr_en_o_reg_24[0]                           |                                                             |                7 |             32 |         4.57 |
|  clk_o_BUFG    | SOC/Processor/N1/Fourth_Stage/reg_wr_en_o_reg_23[0]                           |                                                             |                9 |             32 |         3.56 |
|  clk_o_BUFG    | SOC/Processor/N1/Fourth_Stage/reg_wr_en_o_reg_22[0]                           |                                                             |                7 |             32 |         4.57 |
|  clk_o_BUFG    | SOC/Processor/N1/Fourth_Stage/reg_wr_en_o_reg_20[0]                           |                                                             |               18 |             32 |         1.78 |
|  clk_o_BUFG    | SOC/Processor/N1/Fourth_Stage/reg_wr_en_o_reg_7[0]                            |                                                             |               17 |             32 |         1.88 |
|  clk_o_BUFG    | SOC/Processor/N1/Fourth_Stage/reg_wr_en_o_reg_9[0]                            |                                                             |                8 |             32 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Fourth_Stage/reg_wr_en_o_reg_14[0]                           |                                                             |                9 |             32 |         3.56 |
|  clk_o_BUFG    | SOC/Processor/N1/Fourth_Stage/reg_wr_en_o_reg_10[0]                           |                                                             |                7 |             32 |         4.57 |
|  clk_o_BUFG    | SOC/Processor/N1/Fourth_Stage/reg_wr_en_o_reg_12[0]                           |                                                             |                8 |             32 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Fourth_Stage/reg_wr_en_o_reg_13[0]                           |                                                             |               13 |             32 |         2.46 |
|  clk_o_BUFG    | SOC/Processor/N1/Fourth_Stage/reg_wr_en_o_reg_15[0]                           |                                                             |                8 |             32 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Fourth_Stage/reg_wr_en_o_reg_16[0]                           |                                                             |               11 |             32 |         2.91 |
|  clk_o_BUFG    | SOC/Processor/N1/Fourth_Stage/reg_wr_en_o_reg_17[0]                           |                                                             |               14 |             32 |         2.29 |
|  clk_o_BUFG    | SOC/Processor/N1/Fourth_Stage/reg_wr_en_o_reg_18[0]                           |                                                             |                9 |             32 |         3.56 |
|  clk_o_BUFG    | SOC/Processor/N1/Fourth_Stage/reg_wr_en_o_reg_19[0]                           |                                                             |               14 |             32 |         2.29 |
|  clk_o_BUFG    | SOC/Processor/N1/Fourth_Stage/reg_wr_en_o_reg_21[0]                           |                                                             |               24 |             32 |         1.33 |
|  clk_o_BUFG    | SOC/Processor/N1/Second_Stage/Mdu/quociente_msk[31]_i_1_n_0                   |                                                             |               10 |             33 |         3.30 |
|  clk_o_BUFG    | SOC/Processor/N1/Second_Stage/Mdu/acumulador[16]_i_1_n_0                      |                                                             |               12 |             34 |         2.83 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/memory_write_reg_1[0]                            | SOC/Processor/N1/First_Stage/Branch_Prediction/CPU_RESETN   |               36 |             48 |         1.33 |
|  clk_o_BUFG    | SOC/Processor/N1/First_Stage/temp_instruction                                 |                                                             |               22 |             48 |         2.18 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/Data_Address[0]_i_1_n_0                          |                                                             |               17 |             49 |         2.88 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/EXMEMIR_o[14]_i_2_n_0                            | SOC/Processor/N1/Third_Stage/EXMEMIR_o[14]_i_1_n_0          |               29 |             60 |         2.07 |
|  clk_o_BUFG    | SOC/Processor/N1/Second_Stage/Mdu/quociente_msk[31]_i_1_n_0                   | SOC/Processor/N1/Second_Stage/Mdu/quociente_msk[30]_i_1_n_0 |               15 |             62 |         4.13 |
|  clk_o_BUFG    | SOC/Processor/N1/Second_Stage/Mdu/E[0]                                        |                                                             |               32 |             64 |         2.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/EXMEMALUOut_o[31]_i_1_n_0                        |                                                             |               22 |             64 |         2.91 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/unaligned_access_in_progress_reg_2[0]            |                                                             |               25 |             64 |         2.56 |
|  clk_o_BUFG    | SOC/Processor/N1/Fourth_Stage/instruction_finished                            | SOC/Processor/N1/First_Stage/Branch_Prediction/CPU_RESETN   |               16 |             64 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/ICache/cache_tag_reg_0_255_0_0_i_1_n_0                          |                                                             |               21 |             84 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/ICache/cache_tag_reg_256_511_0_0_i_1_n_0                        |                                                             |               21 |             84 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Second_Stage/Mdu/PC                                          | SOC/Processor/N1/First_Stage/Branch_Prediction/CPU_RESETN   |               35 |             86 |         2.46 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/memory_operation_o_reg_0                         | SOC/Processor/N1/Second_Stage/Mdu/SS[0]                     |               41 |             93 |         2.27 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/Data_Address_reg[11]_0                           |                                                             |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/ICache/cache_data_reg_0_255_0_0_i_1__0_n_0                      |                                                             |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/ICache/cache_data_reg_256_511_0_0_i_1_n_0                       |                                                             |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/Data_Address_reg[11]_2                           |                                                             |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/Data_Address_reg[11]_3                           |                                                             |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/Data_Address_reg[12]_1                           |                                                             |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/Data_Address_reg[13]_0                           |                                                             |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/Data_Address_reg[12]_3                           |                                                             |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/Data_Address_reg[11]_4                           |                                                             |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/Data_Address_reg[11]_6                           |                                                             |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/Data_Address_reg[13]_1                           |                                                             |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/Data_Address_reg[11]_5                           |                                                             |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/Data_Address_reg[13]_2                           |                                                             |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/Data_Address_reg[12]_5                           |                                                             |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/Data_Address_reg[12]_2                           |                                                             |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/Data_Address_reg[10]_1                           |                                                             |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/Data_Address_reg[13]_3                           |                                                             |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/Data_Address_reg[12]_4                           |                                                             |               32 |            128 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Second_Stage/EXMEMPC_o_reg[9]_3                              |                                                             |               33 |            132 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Second_Stage/EXMEMPC_o_reg[9]                                |                                                             |               33 |            132 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Second_Stage/EXMEMPC_o_reg[9]_0                              |                                                             |               33 |            132 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Second_Stage/EXMEMPC_o_reg[9]_1                              |                                                             |               33 |            132 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Second_Stage/EXMEMPC_o_reg[9]_2                              |                                                             |               33 |            132 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Second_Stage/EXMEMPC_o_reg[8]                                |                                                             |               33 |            132 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Second_Stage/EXMEMPC_o_reg[8]_0                              |                                                             |               33 |            132 |         4.00 |
|  clk_o_BUFG    | SOC/Processor/N1/Second_Stage/EXMEMPC_o_reg[7]                                |                                                             |               33 |            132 |         4.00 |
|  clk_o_BUFG    |                                                                               |                                                             |               56 |            155 |         2.77 |
|  clk_o_BUFG    | SOC/Processor/N1/Third_Stage/p_1_in__1                                        |                                                             |               54 |            216 |         4.00 |
|  clk_o_BUFG    |                                                                               | SOC/Processor/N1/First_Stage/Branch_Prediction/CPU_RESETN   |              633 |           1872 |         2.96 |
+----------------+-------------------------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+--------------+


