/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [10:0] celloutsig_0_21z;
  wire [9:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  reg [5:0] celloutsig_0_24z;
  reg [12:0] celloutsig_0_25z;
  wire [19:0] celloutsig_0_26z;
  wire [8:0] celloutsig_0_27z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [14:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [15:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_8z;
  wire [22:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_8z[3] | celloutsig_1_3z[0];
  assign celloutsig_0_8z = celloutsig_0_4z[3] | celloutsig_0_4z[2];
  assign celloutsig_0_11z = celloutsig_0_5z | in_data[65];
  assign celloutsig_1_4z = { in_data[138:137], celloutsig_1_0z } === celloutsig_1_3z[5:3];
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } === { in_data[114:109], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_12z = { in_data[17:13], celloutsig_0_2z } === in_data[85:75];
  assign celloutsig_0_14z = in_data[34:29] === { celloutsig_0_6z[9:5], celloutsig_0_9z };
  assign celloutsig_0_15z = { celloutsig_0_4z, celloutsig_0_14z } === { in_data[82:80], celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_18z = { in_data[53:50], celloutsig_0_5z } === { celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_11z };
  assign celloutsig_0_3z = celloutsig_0_2z[4:1] && { celloutsig_0_2z[5], celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_12z[4:1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z } && celloutsig_1_9z[7:1];
  assign celloutsig_0_7z = { in_data[8], celloutsig_0_0z, celloutsig_0_6z } && { in_data[42:31], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_5z } && { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_1z = { in_data[32:20], celloutsig_0_0z } && { in_data[60:51], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_17z = { celloutsig_0_13z[4:2], celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_11z } && { celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_1z };
  assign celloutsig_0_19z = { celloutsig_0_16z[3:0], celloutsig_0_1z } && { celloutsig_0_16z[3:1], celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_1_0z = in_data[113:111] && in_data[144:142];
  assign celloutsig_1_1z = in_data[152:138] && { in_data[169:156], celloutsig_1_0z };
  assign celloutsig_1_2z = { in_data[135:134], celloutsig_1_0z } && { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_5z = celloutsig_0_4z[3] & ~(celloutsig_0_4z[4]);
  assign celloutsig_0_10z = celloutsig_0_7z & ~(celloutsig_0_4z[2]);
  assign celloutsig_1_12z = { celloutsig_1_8z[1:0], celloutsig_1_5z, celloutsig_1_8z } | in_data[143:137];
  assign celloutsig_0_2z = { in_data[69:68], celloutsig_0_0z, celloutsig_0_1z } | in_data[54:49];
  assign celloutsig_0_26z = { celloutsig_0_22z[6:1], celloutsig_0_23z, celloutsig_0_21z } | { celloutsig_0_25z[10:3], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_24z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_1_8z = in_data[174:171] >> in_data[146:143];
  assign celloutsig_0_0z = in_data[73:71] - in_data[9:7];
  assign celloutsig_1_9z = { celloutsig_1_3z[1], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z } - { celloutsig_1_3z[5:2], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_13z = { in_data[48:45], celloutsig_0_7z } - { celloutsig_0_0z[1:0], celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_10z, celloutsig_0_13z } - { in_data[57:53], celloutsig_0_12z };
  assign celloutsig_0_22z = { celloutsig_0_6z[11:3], celloutsig_0_14z } - { celloutsig_0_21z[9], celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_15z };
  assign celloutsig_0_23z = { celloutsig_0_6z[6], celloutsig_0_8z, celloutsig_0_10z } - { celloutsig_0_6z[3], celloutsig_0_17z, celloutsig_0_12z };
  assign celloutsig_0_27z = { in_data[75:68], celloutsig_0_14z } - { celloutsig_0_22z[2], celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_24z };
  assign celloutsig_0_4z = { in_data[65:64], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z } ^ { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_3z = in_data[164:159] ^ { in_data[178:174], celloutsig_1_0z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_6z = 16'h0000;
    else if (clkin_data[32]) celloutsig_1_6z = { in_data[151:138], celloutsig_1_0z, celloutsig_1_1z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_6z = 15'h0000;
    else if (clkin_data[0]) celloutsig_0_6z = { in_data[37:24], celloutsig_0_3z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_21z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_21z = { celloutsig_0_16z[5:2], celloutsig_0_2z, celloutsig_0_19z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_24z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_24z = { celloutsig_0_22z[8:4], celloutsig_0_8z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_25z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_0_25z = { celloutsig_0_22z[6:0], celloutsig_0_18z, celloutsig_0_4z };
  assign { out_data[128], out_data[96], out_data[51:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
