/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ../output/pixelDigitalTMR.v                                                            *
 *                                                                                                  *
 * user    : qsun                                                                                   *
 * host    : sphy7asic02.smu.edu                                                                    *
 * date    : 24/01/2022 12:04:54                                                                    *
 *                                                                                                  *
 * workdir : /users/qsun/workarea/tsmc65nm/ETROC_PLL/digital_work/i2c_backend_v5/tmr/work           *
 * cmd     : /users/qsun/workarea/tsmc65nm/ETROC_PLL/digital_work/tmrg/bin/tmrg --log tmrg.log      *
 *           --include --inc-dir /users/qsun/workarea/tsmc65nm/ETROC_PLL/digital_work/git1/etroc2/rtl *
 *           --lib ../simplified_std_cell_lib.v --lib                                               *
 *           /users/qsun/workarea/tsmc65nm/ETROC_PLL/digital_work/git1/etroc2/libs/powerOnResetLong.v *
 *           --lib /users/qsun/workarea/tsmc65nm/ETROC_PLL/digital_work/git1/etroc2/libs/IO_1P2V_C4.v *
 *           --lib                                                                                  *
 *           /users/qsun/workarea/tsmc65nm/ETROC_PLL/digital_work/git1/etroc2/libs/customDigitalLib.v *
 *           -c ../config/tmrg.cnf                                                                  *
 * tmrg rev:                                                                                        *
 *                                                                                                  *
 * src file: /users/qsun/workarea/tsmc65nm/ETROC_PLL/digital_work/git2/etroc2/rtl/pixelDigital.v    *
 *           File is NOT under version control!                                                     *
 *           Modification time : 2022-01-24 11:17:45.235036                                         *
 *           File Size         : 7703                                                               *
 *           MD5 hash          : a294d2d245fc58efc16fe26e66e71392                                   *
 *                                                                                                  *
 ****************************************************************************************************/

`timescale  1ps/1ps

module pixelDigitalTMR #(
  parameter REGS=32,
  parameter [255:0] DEFAULT_VALUE=256'h0
)(
     input [3:0] pixelAddrInA,
     input [3:0] pixelAddrInB,
     input [3:0] pixelAddrInC,
     input  busRstInA,
     input  busRstInB,
     input  busRstInC,
     input  busWeInA,
     input  busWeInB,
     input  busWeInC,
     input  busClkInA,
     input  busClkInB,
     input  busClkInC,
     input  busReInA,
     input  busReInB,
     input  busReInC,
     input [15:0] busAddrInA,
     input [15:0] busAddrInB,
     input [15:0] busAddrInC,
     input [7:0] busDataMosiInA,
     input [7:0] busDataMosiInB,
     input [7:0] busDataMosiInC,
     input [3:0] colAddrInA,
     input [3:0] colAddrInB,
     input [3:0] colAddrInC,
     output [7:0] busDataMisoOutA,
     output [7:0] busDataMisoOutB,
     output [7:0] busDataMisoOutC,
     output  busTmrErrorOutA,
     output  busTmrErrorOutB,
     output  busTmrErrorOutC,
     output [3:0] pixelAddrNextOutA,
     output [3:0] pixelAddrNextOutB,
     output [3:0] pixelAddrNextOutC,
     output  busRstOutA,
     output  busRstOutB,
     output  busRstOutC,
     output  busWeOutA,
     output  busWeOutB,
     output  busWeOutC,
     output  busClkOutA,
     output  busClkOutB,
     output  busClkOutC,
     output  busReOutA,
     output  busReOutB,
     output  busReOutC,
     output [15:0] busAddrOutA,
     output [15:0] busAddrOutB,
     output [15:0] busAddrOutC,
     output [3:0] colAddrOutA,
     output [3:0] colAddrOutB,
     output [3:0] colAddrOutC,
     output [7:0] busDataMosiOutA,
     output [7:0] busDataMosiOutB,
     output [7:0] busDataMosiOutC,
     input [7:0] busDataMisoInA,
     input [7:0] busDataMisoInB,
     input [7:0] busDataMisoInC,
     input  busTmrErrorInA,
     input  busTmrErrorInB,
     input  busTmrErrorInC,
     input [REGS*8-1:0] defaultPixelConfig,
     output [REGS*8-1:0] pixelConfig,
     input [8*8-1:0] pixelStatus,
     output [7:0] pixelID,
     output  HIGH,
     output  LOW,
     inout VDD,
     inout VSS
);
endmodule

