
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)
Loaded SDC plugin

-- Executing script file `synth.ys' --

1. Executing Verilog-2005 frontend: rtl/pe_mac.v
Parsing Verilog input from `rtl/pe_mac.v' to AST representation.
Generating RTLIL representation for module `\PE_MAC'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: rtl/systolic4x4.v
Parsing Verilog input from `rtl/systolic4x4.v' to AST representation.
Generating RTLIL representation for module `\Systolic4x4'.
Warning: Replacing memory \B_shift with list of registers. See rtl/systolic4x4.v:122, rtl/systolic4x4.v:84
Warning: Replacing memory \A_shift with list of registers. See rtl/systolic4x4.v:118, rtl/systolic4x4.v:80
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: rtl/systolic4x4_serial_io.v
Parsing Verilog input from `rtl/systolic4x4_serial_io.v' to AST representation.
Generating RTLIL representation for module `\Systolic4x4_serial_io'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: rtl/serializer.v
Parsing Verilog input from `rtl/serializer.v' to AST representation.
Generating RTLIL representation for module `\serializer'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: rtl/deserializer.v
Parsing Verilog input from `rtl/deserializer.v' to AST representation.
Generating RTLIL representation for module `\deserializer'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: rtl/top_wrapper.v
Parsing Verilog input from `rtl/top_wrapper.v' to AST representation.
Generating RTLIL representation for module `\top_wrapper'.
Successfully finished Verilog frontend.

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \top_wrapper
Used module:     \Systolic4x4_serial_io
Used module:         \serializer
Used module:         \Systolic4x4
Used module:             \PE_MAC
Used module:         \deserializer
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32

7.2. Executing AST frontend in derive mode using pre-parsed AST for module `\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Generating RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Reprocessing module Systolic4x4 because instantiated module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC has become available.
Generating RTLIL representation for module `\Systolic4x4'.
Warning: Replacing memory \B_shift with list of registers. See rtl/systolic4x4.v:122, rtl/systolic4x4.v:84
Warning: Replacing memory \A_shift with list of registers. See rtl/systolic4x4.v:118, rtl/systolic4x4.v:80
Parameter \WIDTH = 512

7.3. Executing AST frontend in derive mode using pre-parsed AST for module `\serializer'.
Parameter \WIDTH = 512
Generating RTLIL representation for module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Parameter \ROWS = 4
Parameter \COLS = 4
Parameter \K = 4

7.4. Executing AST frontend in derive mode using pre-parsed AST for module `\Systolic4x4'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Parameter \ROWS = 4
Parameter \COLS = 4
Parameter \K = 4
Generating RTLIL representation for module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Warning: Replacing memory \B_shift with list of registers. See rtl/systolic4x4.v:122, rtl/systolic4x4.v:84
Warning: Replacing memory \A_shift with list of registers. See rtl/systolic4x4.v:118, rtl/systolic4x4.v:80
Parameter \WIDTH = 128

7.5. Executing AST frontend in derive mode using pre-parsed AST for module `\deserializer'.
Parameter \WIDTH = 128
Generating RTLIL representation for module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Parameter \WIDTH = 128
Found cached RTLIL representation for module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.

7.6. Analyzing design hierarchy..
Top module:  \top_wrapper
Used module:     \Systolic4x4_serial_io
Used module:         $paramod\serializer\WIDTH=s32'00000000000000000000001000000000
Used module:         $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4
Used module:             \PE_MAC
Used module:         $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Parameter \AW = 8
Parameter \BW = 8
Parameter \ACCW = 32
Found cached RTLIL representation for module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.

7.7. Analyzing design hierarchy..
Top module:  \top_wrapper
Used module:     \Systolic4x4_serial_io
Used module:         $paramod\serializer\WIDTH=s32'00000000000000000000001000000000
Used module:         $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4
Used module:             $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC
Used module:         $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000

7.8. Analyzing design hierarchy..
Top module:  \top_wrapper
Used module:     \Systolic4x4_serial_io
Used module:         $paramod\serializer\WIDTH=s32'00000000000000000000001000000000
Used module:         $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4
Used module:             $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC
Used module:         $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000
Removing unused module `\Systolic4x4'.
Removing unused module `\deserializer'.
Removing unused module `\serializer'.
Removing unused module `\PE_MAC'.
Removed 4 unused modules.

8. Executing SYNTH pass.

8.1. Executing HIERARCHY pass (managing design hierarchy).

8.1.1. Analyzing design hierarchy..
Top module:  \top_wrapper
Used module:     \Systolic4x4_serial_io
Used module:         $paramod\serializer\WIDTH=s32'00000000000000000000001000000000
Used module:         $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4
Used module:             $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC
Used module:         $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000

8.1.2. Analyzing design hierarchy..
Top module:  \top_wrapper
Used module:     \Systolic4x4_serial_io
Used module:         $paramod\serializer\WIDTH=s32'00000000000000000000001000000000
Used module:         $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4
Used module:             $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC
Used module:         $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000
Removed 0 unused modules.

8.2. Executing PROC pass (convert processes to netlists).

8.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$rtl/serializer.v:32$155 in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Marked 4 switch rules as full_case in process $proc$rtl/systolic4x4.v:98$245 in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Marked 2 switch rules as full_case in process $proc$rtl/pe_mac.v:49$58 in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Marked 1 switch rules as full_case in process $proc$rtl/pe_mac.v:42$55 in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Marked 1 switch rules as full_case in process $proc$rtl/pe_mac.v:32$53 in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Marked 4 switch rules as full_case in process $proc$rtl/deserializer.v:26$258 in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Removed a total of 0 dead cases.

8.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 3 redundant assignments.
Promoted 149 assignments to connections.

8.2.4. Executing PROC_INIT pass (extract init attributes).

8.2.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_n in `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000.$proc$rtl/serializer.v:32$155'.
Found async reset \rst_n in `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
Found async reset \rst_n in `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.$proc$rtl/pe_mac.v:49$58'.
Found async reset \rst_n in `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.$proc$rtl/pe_mac.v:42$55'.
Found async reset \rst_n in `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.$proc$rtl/pe_mac.v:32$53'.
Found async reset \rst_n in `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:26$258'.

8.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~13 debug messages>

8.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000.$proc$rtl/serializer.v:32$155'.
     1/8: $0\kept_transmitting[0:0]
     2/8: $0\kept_shift_reg[511:0]
     3/8: $0\kept_bit_idx[9:0]
     4/8: $0\transmitting[0:0]
     5/8: $0\shift_reg[511:0]
     6/8: $0\bit_idx[9:0]
     7/8: $0\busy[0:0]
     8/8: $0\serial_data[0:0]
Creating decoders for process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
Creating decoders for process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
     1/163: $4\rr[31:0]
     2/163: $4\cc[31:0]
     3/163: $0\C_out[511:0] [511:480]
     4/163: $0\C_out[511:0] [479:448]
     5/163: $0\C_out[511:0] [447:416]
     6/163: $0\C_out[511:0] [415:384]
     7/163: $0\C_out[511:0] [383:352]
     8/163: $0\C_out[511:0] [351:320]
     9/163: $0\C_out[511:0] [319:288]
    10/163: $0\C_out[511:0] [287:256]
    11/163: $0\C_out[511:0] [255:224]
    12/163: $0\C_out[511:0] [223:192]
    13/163: $0\C_out[511:0] [191:160]
    14/163: $0\C_out[511:0] [159:128]
    15/163: $0\C_out[511:0] [127:96]
    16/163: $0\C_out[511:0] [95:64]
    17/163: $0\C_out[511:0] [63:32]
    18/163: $0\C_out[511:0] [31:0]
    19/163: $3\rr[31:0]
    20/163: $3\s[31:0]
    21/163: $0\done[0:0]
    22/163: $0\load_acc[0:0]
    23/163: $2\load_shift_buffers$func$rtl/systolic4x4.v:106$244.j[31:0]$254
    24/163: $2\load_shift_buffers$func$rtl/systolic4x4.v:106$244.i[31:0]$253
    25/163: $2\B_shift[24][7:0]
    26/163: $2\B_shift[20][7:0]
    27/163: $2\B_shift[16][7:0]
    28/163: $2\B_shift[12][7:0]
    29/163: $2\B_shift[21][7:0]
    30/163: $2\B_shift[17][7:0]
    31/163: $2\B_shift[13][7:0]
    32/163: $2\B_shift[9][7:0]
    33/163: $2\B_shift[18][7:0]
    34/163: $2\B_shift[14][7:0]
    35/163: $2\B_shift[10][7:0]
    36/163: $2\B_shift[6][7:0]
    37/163: $2\B_shift[15][7:0]
    38/163: $2\B_shift[11][7:0]
    39/163: $2\B_shift[7][7:0]
    40/163: $2\B_shift[3][7:0]
    41/163: $2\A_shift[6][7:0]
    42/163: $2\A_shift[5][7:0]
    43/163: $2\A_shift[4][7:0]
    44/163: $2\A_shift[3][7:0]
    45/163: $2\A_shift[13][7:0]
    46/163: $2\A_shift[12][7:0]
    47/163: $2\A_shift[11][7:0]
    48/163: $2\A_shift[10][7:0]
    49/163: $2\A_shift[20][7:0]
    50/163: $2\A_shift[19][7:0]
    51/163: $2\A_shift[18][7:0]
    52/163: $2\A_shift[17][7:0]
    53/163: $2\A_shift[27][7:0]
    54/163: $2\A_shift[26][7:0]
    55/163: $2\A_shift[25][7:0]
    56/163: $2\A_shift[24][7:0]
    57/163: $2\B_shift[28][7:0]
    58/163: $2\B_shift[29][7:0]
    59/163: $2\B_shift[30][7:0]
    60/163: $2\B_shift[31][7:0]
    61/163: $2\B_shift[25][7:0]
    62/163: $2\B_shift[26][7:0]
    63/163: $2\B_shift[27][7:0]
    64/163: $2\B_shift[22][7:0]
    65/163: $2\B_shift[23][7:0]
    66/163: $2\B_shift[19][7:0]
    67/163: $2\B_shift[8][7:0]
    68/163: $2\B_shift[4][7:0]
    69/163: $2\B_shift[5][7:0]
    70/163: $2\B_shift[0][7:0]
    71/163: $2\B_shift[1][7:0]
    72/163: $2\B_shift[2][7:0]
    73/163: $2\A_shift[7][7:0]
    74/163: $2\A_shift[2][7:0]
    75/163: $2\A_shift[1][7:0]
    76/163: $2\A_shift[0][7:0]
    77/163: $2\A_shift[15][7:0]
    78/163: $2\A_shift[14][7:0]
    79/163: $2\A_shift[9][7:0]
    80/163: $2\A_shift[8][7:0]
    81/163: $2\A_shift[23][7:0]
    82/163: $2\A_shift[22][7:0]
    83/163: $2\A_shift[21][7:0]
    84/163: $2\A_shift[16][7:0]
    85/163: $2\A_shift[31][7:0]
    86/163: $2\A_shift[30][7:0]
    87/163: $2\A_shift[29][7:0]
    88/163: $2\A_shift[28][7:0]
    89/163: $2\s[31:0]
    90/163: $2\cc[31:0]
    91/163: $2\rr[31:0]
    92/163: $1\load_shift_buffers$func$rtl/systolic4x4.v:106$244.j[31:0]$250
    93/163: $1\load_shift_buffers$func$rtl/systolic4x4.v:106$244.i[31:0]$249
    94/163: $1\B_shift[31][7:0]
    95/163: $1\B_shift[30][7:0]
    96/163: $1\B_shift[29][7:0]
    97/163: $1\B_shift[28][7:0]
    98/163: $1\B_shift[27][7:0]
    99/163: $1\B_shift[26][7:0]
   100/163: $1\B_shift[25][7:0]
   101/163: $1\B_shift[24][7:0]
   102/163: $1\B_shift[23][7:0]
   103/163: $1\B_shift[22][7:0]
   104/163: $1\B_shift[21][7:0]
   105/163: $1\B_shift[20][7:0]
   106/163: $1\B_shift[19][7:0]
   107/163: $1\B_shift[18][7:0]
   108/163: $1\B_shift[17][7:0]
   109/163: $1\B_shift[16][7:0]
   110/163: $1\B_shift[15][7:0]
   111/163: $1\B_shift[14][7:0]
   112/163: $1\B_shift[13][7:0]
   113/163: $1\B_shift[12][7:0]
   114/163: $1\B_shift[11][7:0]
   115/163: $1\B_shift[10][7:0]
   116/163: $1\B_shift[9][7:0]
   117/163: $1\B_shift[8][7:0]
   118/163: $1\B_shift[7][7:0]
   119/163: $1\B_shift[6][7:0]
   120/163: $1\B_shift[5][7:0]
   121/163: $1\B_shift[4][7:0]
   122/163: $1\B_shift[3][7:0]
   123/163: $1\B_shift[2][7:0]
   124/163: $1\B_shift[1][7:0]
   125/163: $1\B_shift[0][7:0]
   126/163: $1\A_shift[31][7:0]
   127/163: $1\A_shift[30][7:0]
   128/163: $1\A_shift[29][7:0]
   129/163: $1\A_shift[28][7:0]
   130/163: $1\A_shift[27][7:0]
   131/163: $1\A_shift[26][7:0]
   132/163: $1\A_shift[25][7:0]
   133/163: $1\A_shift[24][7:0]
   134/163: $1\A_shift[23][7:0]
   135/163: $1\A_shift[22][7:0]
   136/163: $1\A_shift[21][7:0]
   137/163: $1\A_shift[20][7:0]
   138/163: $1\A_shift[19][7:0]
   139/163: $1\A_shift[18][7:0]
   140/163: $1\A_shift[17][7:0]
   141/163: $1\A_shift[16][7:0]
   142/163: $1\A_shift[15][7:0]
   143/163: $1\A_shift[14][7:0]
   144/163: $1\A_shift[13][7:0]
   145/163: $1\A_shift[12][7:0]
   146/163: $1\A_shift[11][7:0]
   147/163: $1\A_shift[10][7:0]
   148/163: $1\A_shift[9][7:0]
   149/163: $1\A_shift[8][7:0]
   150/163: $1\A_shift[7][7:0]
   151/163: $1\A_shift[6][7:0]
   152/163: $1\A_shift[5][7:0]
   153/163: $1\A_shift[4][7:0]
   154/163: $1\A_shift[3][7:0]
   155/163: $1\A_shift[2][7:0]
   156/163: $1\A_shift[1][7:0]
   157/163: $1\A_shift[0][7:0]
   158/163: $1\s[31:0]
   159/163: $1\cc[31:0]
   160/163: $1\rr[31:0]
   161/163: $0\running[0:0]
   162/163: $0\cycle_cnt[31:0]
   163/163: $3\cc[31:0]
Creating decoders for process `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.$proc$rtl/pe_mac.v:49$58'.
     1/1: $0\acc_reg[31:0]
Creating decoders for process `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.$proc$rtl/pe_mac.v:42$55'.
     1/1: $0\prod_reg[15:0]
Creating decoders for process `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.$proc$rtl/pe_mac.v:32$53'.
     1/2: $0\B_reg[7:0]
     2/2: $0\A_reg[7:0]
Creating decoders for process `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:26$258'.
     1/10: $0\kept_shift_reg[127:0] [127:1]
     2/10: $0\kept_shift_reg[127:0] [0]
     3/10: $0\shift_reg[127:0] [127:1]
     4/10: $0\data_valid[0:0]
     5/10: $0\receiving[0:0]
     6/10: $0\shift_reg[127:0] [0]
     7/10: $0\kept_bit_idx[7:0]
     8/10: $0\kept_receiving[0:0]
     9/10: $0\bit_idx[7:0]
    10/10: $0\parallel_data[127:0]

8.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_wires[0]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_wires[1]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_wires[2]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_wires[3]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_wires[4]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_wires[5]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_wires[6]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_wires[7]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_wires[8]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_wires[9]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_wires[10]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_wires[11]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_wires[12]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_wires[13]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_wires[14]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_wires[15]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_wires[0]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_wires[1]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_wires[2]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_wires[3]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_wires[4]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_wires[5]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_wires[6]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_wires[7]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_wires[8]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_wires[9]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_wires[10]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_wires[11]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_wires[12]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_wires[13]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_wires[14]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_wires[15]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_outs[0]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_outs[1]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_outs[2]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_outs[3]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_outs[4]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_outs[5]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_outs[6]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_outs[7]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_outs[8]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_outs[9]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_outs[10]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_outs[11]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_outs[12]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_outs[13]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_outs[14]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_outs[15]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_outs[0]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_outs[1]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_outs[2]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_outs[3]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_outs[4]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_outs[5]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_outs[6]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_outs[7]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_outs[8]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_outs[9]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_outs[10]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_outs[11]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_outs[12]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_outs[13]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_outs[14]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_outs[15]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\acc_wires[0]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\acc_wires[1]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\acc_wires[2]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\acc_wires[3]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\acc_wires[4]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\acc_wires[5]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\acc_wires[6]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\acc_wires[7]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\acc_wires[8]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\acc_wires[9]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\acc_wires[10]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\acc_wires[11]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\acc_wires[12]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\acc_wires[13]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\acc_wires[14]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
No latch inferred for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\acc_wires[15]' from process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.

8.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000.\serial_data' using process `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000.$proc$rtl/serializer.v:32$155'.
  created $adff cell `$procdff$980' with positive edge clock and positive level reset.
Creating register for signal `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000.\busy' using process `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000.$proc$rtl/serializer.v:32$155'.
  created $adff cell `$procdff$985' with positive edge clock and positive level reset.
Creating register for signal `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000.\bit_idx' using process `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000.$proc$rtl/serializer.v:32$155'.
  created $adff cell `$procdff$990' with positive edge clock and positive level reset.
Creating register for signal `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000.\shift_reg' using process `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000.$proc$rtl/serializer.v:32$155'.
  created $adff cell `$procdff$995' with positive edge clock and positive level reset.
Creating register for signal `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000.\transmitting' using process `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000.$proc$rtl/serializer.v:32$155'.
  created $adff cell `$procdff$1000' with positive edge clock and positive level reset.
Creating register for signal `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000.\kept_bit_idx' using process `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000.$proc$rtl/serializer.v:32$155'.
  created $adff cell `$procdff$1005' with positive edge clock and positive level reset.
Creating register for signal `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000.\kept_shift_reg' using process `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000.$proc$rtl/serializer.v:32$155'.
  created $adff cell `$procdff$1010' with positive edge clock and positive level reset.
Creating register for signal `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000.\kept_transmitting' using process `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000.$proc$rtl/serializer.v:32$155'.
  created $adff cell `$procdff$1015' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\load_acc' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $adff cell `$procdff$1020' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\done' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $adff cell `$procdff$1025' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\C_out' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $adff cell `$procdff$1030' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\cycle_cnt' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $adff cell `$procdff$1035' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\running' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $adff cell `$procdff$1040' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\rr' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1047' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\cc' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1054' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\s' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1061' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[0]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1068' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[1]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1075' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[2]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1082' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[3]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1089' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[4]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1096' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[5]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1103' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[6]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1110' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[7]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1117' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[8]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1124' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[9]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1131' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[10]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1138' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[11]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1145' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[12]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1152' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[13]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1159' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[14]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1166' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[15]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1173' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[16]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1180' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[17]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1187' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[18]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1194' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[19]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1201' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[20]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1208' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[21]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1215' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[22]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1222' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[23]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1229' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[24]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1236' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[25]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1243' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[26]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1250' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[27]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1257' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[28]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1264' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[29]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1271' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[30]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1278' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\A_shift[31]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1285' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[0]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1292' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[1]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1299' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[2]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1306' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[3]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1313' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[4]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1320' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[5]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1327' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[6]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1334' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[7]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1341' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[8]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1348' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[9]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1355' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[10]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1362' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[11]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1369' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[12]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1376' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[13]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1383' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[14]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1390' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[15]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1397' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[16]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1404' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[17]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1411' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[18]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1418' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[19]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1425' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[20]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1432' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[21]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1439' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[22]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1446' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[23]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1453' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[24]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1460' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[25]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1467' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[26]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1474' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[27]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1481' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[28]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1488' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[29]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1495' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[30]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1502' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\B_shift[31]' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $dff cell `$procdff$1509' with positive edge clock.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\load_shift_buffers$func$rtl/systolic4x4.v:106$244.i' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $adff cell `$procdff$1514' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.\load_shift_buffers$func$rtl/systolic4x4.v:106$244.j' using process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
  created $adff cell `$procdff$1519' with positive edge clock and positive level reset.
Creating register for signal `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.\acc_reg' using process `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.$proc$rtl/pe_mac.v:49$58'.
  created $adff cell `$procdff$1524' with positive edge clock and positive level reset.
Creating register for signal `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.\prod_reg' using process `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.$proc$rtl/pe_mac.v:42$55'.
  created $adff cell `$procdff$1529' with positive edge clock and positive level reset.
Creating register for signal `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.\A_reg' using process `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.$proc$rtl/pe_mac.v:32$53'.
  created $adff cell `$procdff$1534' with positive edge clock and positive level reset.
Creating register for signal `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.\B_reg' using process `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.$proc$rtl/pe_mac.v:32$53'.
  created $adff cell `$procdff$1539' with positive edge clock and positive level reset.
Creating register for signal `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.\parallel_data' using process `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:26$258'.
  created $adff cell `$procdff$1544' with positive edge clock and positive level reset.
Creating register for signal `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.\data_valid' using process `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:26$258'.
  created $adff cell `$procdff$1549' with positive edge clock and positive level reset.
Creating register for signal `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.\bit_idx' using process `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:26$258'.
  created $adff cell `$procdff$1554' with positive edge clock and positive level reset.
Creating register for signal `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.\shift_reg' using process `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:26$258'.
  created $adff cell `$procdff$1559' with positive edge clock and positive level reset.
Creating register for signal `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.\kept_bit_idx' using process `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:26$258'.
  created $adff cell `$procdff$1564' with positive edge clock and positive level reset.
Creating register for signal `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.\kept_shift_reg' using process `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:26$258'.
  created $adff cell `$procdff$1569' with positive edge clock and positive level reset.
Creating register for signal `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.\receiving' using process `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:26$258'.
  created $adff cell `$procdff$1574' with positive edge clock and positive level reset.
Creating register for signal `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.\kept_receiving' using process `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:26$258'.
  created $adff cell `$procdff$1579' with positive edge clock and positive level reset.

8.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

8.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000.$proc$rtl/serializer.v:32$155'.
Removing empty process `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000.$proc$rtl/serializer.v:32$155'.
Removing empty process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:0$257'.
Found and cleaned up 3 empty switches in `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
Removing empty process `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$proc$rtl/systolic4x4.v:98$245'.
Found and cleaned up 2 empty switches in `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.$proc$rtl/pe_mac.v:49$58'.
Removing empty process `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.$proc$rtl/pe_mac.v:49$58'.
Found and cleaned up 1 empty switch in `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.$proc$rtl/pe_mac.v:42$55'.
Removing empty process `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.$proc$rtl/pe_mac.v:42$55'.
Found and cleaned up 1 empty switch in `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.$proc$rtl/pe_mac.v:32$53'.
Removing empty process `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.$proc$rtl/pe_mac.v:32$53'.
Found and cleaned up 3 empty switches in `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:26$258'.
Removing empty process `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$proc$rtl/deserializer.v:26$258'.
Cleaned up 13 empty switches.

8.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_wrapper.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
<suppressed ~27 debug messages>
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
<suppressed ~148 debug messages>
Optimizing module Systolic4x4_serial_io.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
<suppressed ~8 debug messages>
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
<suppressed ~16 debug messages>

8.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_wrapper.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module Systolic4x4_serial_io.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.

8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_wrapper..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Removed 124 unused cells and 883 unused wires.
<suppressed ~133 debug messages>

8.5. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4...
Checking module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC...
Checking module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000...
Checking module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000...
Checking module Systolic4x4_serial_io...
Checking module top_wrapper...
Found and reported 0 problems.

8.6. Executing OPT pass (performing simple optimizations).

8.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$876: \running -> 1'0
      Replacing known input bits on port A of cell $procmux$874: \running -> 1'1
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$935: \receiving -> 1'0
      Replacing known input bits on port A of cell $procmux$933: \receiving -> 1'1
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$284: \transmitting -> 1'0
      Replacing known input bits on port A of cell $procmux$282: \transmitting -> 1'1
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~106 debug messages>

8.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.6.6. Executing OPT_DFF pass (perform DFF optimizations).

8.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.6.9. Finished OPT passes. (There is nothing left to do.)

8.7. Executing FSM pass (extract and optimize FSM).

8.7.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.A_shift[15] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.A_shift[23] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.A_shift[31] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.A_shift[7] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.B_shift[28] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.B_shift[29] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.B_shift[30] as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.B_shift[31] as FSM state register:
    Users of register don't seem to benefit from recoding.

8.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

8.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

8.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

8.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

8.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

8.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

8.8. Executing OPT pass (performing simple optimizations).

8.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~106 debug messages>

8.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$1509 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = 8'00000000, Q = \B_shift[31]).
Adding EN signal on $procdff$1502 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = 8'00000000, Q = \B_shift[30]).
Adding EN signal on $procdff$1495 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = 8'00000000, Q = \B_shift[29]).
Adding EN signal on $procdff$1488 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = 8'00000000, Q = \B_shift[28]).
Adding EN signal on $procdff$1481 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\B_shift[27][7:0], Q = \B_shift[27]).
Adding SRST signal on $auto$ff.cc:266:slice$1592 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $procmux$720_Y, Q = \B_shift[27], rval = 8'00000000).
Adding EN signal on $procdff$1474 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\B_shift[26][7:0], Q = \B_shift[26]).
Adding SRST signal on $auto$ff.cc:266:slice$1598 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $procmux$714_Y, Q = \B_shift[26], rval = 8'00000000).
Adding EN signal on $procdff$1467 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\B_shift[25][7:0], Q = \B_shift[25]).
Adding SRST signal on $auto$ff.cc:266:slice$1604 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $procmux$708_Y, Q = \B_shift[25], rval = 8'00000000).
Adding EN signal on $procdff$1460 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\B_shift[24][7:0], Q = \B_shift[24]).
Adding EN signal on $procdff$1453 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\B_shift[23][7:0], Q = \B_shift[23]).
Adding SRST signal on $auto$ff.cc:266:slice$1615 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $procmux$732_Y, Q = \B_shift[23], rval = 8'00000000).
Adding EN signal on $procdff$1446 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\B_shift[22][7:0], Q = \B_shift[22]).
Adding SRST signal on $auto$ff.cc:266:slice$1621 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $procmux$726_Y, Q = \B_shift[22], rval = 8'00000000).
Adding EN signal on $procdff$1439 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\B_shift[21][7:0], Q = \B_shift[21]).
Adding EN signal on $procdff$1432 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\B_shift[20][7:0], Q = \B_shift[20]).
Adding EN signal on $procdff$1425 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\B_shift[19][7:0], Q = \B_shift[19]).
Adding SRST signal on $auto$ff.cc:266:slice$1637 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $procmux$738_Y, Q = \B_shift[19], rval = 8'00000000).
Adding EN signal on $procdff$1418 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\B_shift[18][7:0], Q = \B_shift[18]).
Adding EN signal on $procdff$1411 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\B_shift[17][7:0], Q = \B_shift[17]).
Adding EN signal on $procdff$1404 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\B_shift[16][7:0], Q = \B_shift[16]).
Adding EN signal on $procdff$1397 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\B_shift[15][7:0], Q = \B_shift[15]).
Adding EN signal on $procdff$1390 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\B_shift[14][7:0], Q = \B_shift[14]).
Adding EN signal on $procdff$1383 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\B_shift[13][7:0], Q = \B_shift[13]).
Adding EN signal on $procdff$1376 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\B_shift[12][7:0], Q = \B_shift[12]).
Adding EN signal on $procdff$1369 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\B_shift[11][7:0], Q = \B_shift[11]).
Adding EN signal on $procdff$1362 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\B_shift[10][7:0], Q = \B_shift[10]).
Adding EN signal on $procdff$1355 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\B_shift[9][7:0], Q = \B_shift[9]).
Adding EN signal on $procdff$1348 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\B_shift[8][7:0], Q = \B_shift[8]).
Adding SRST signal on $auto$ff.cc:266:slice$1693 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $procmux$744_Y, Q = \B_shift[8], rval = 8'00000000).
Adding EN signal on $procdff$1341 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\B_shift[7][7:0], Q = \B_shift[7]).
Adding EN signal on $procdff$1334 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\B_shift[6][7:0], Q = \B_shift[6]).
Adding EN signal on $procdff$1327 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\B_shift[5][7:0], Q = \B_shift[5]).
Adding SRST signal on $auto$ff.cc:266:slice$1709 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $procmux$756_Y, Q = \B_shift[5], rval = 8'00000000).
Adding EN signal on $procdff$1320 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\B_shift[4][7:0], Q = \B_shift[4]).
Adding SRST signal on $auto$ff.cc:266:slice$1715 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $procmux$750_Y, Q = \B_shift[4], rval = 8'00000000).
Adding EN signal on $procdff$1313 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\B_shift[3][7:0], Q = \B_shift[3]).
Adding EN signal on $procdff$1306 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\B_shift[2][7:0], Q = \B_shift[2]).
Adding SRST signal on $auto$ff.cc:266:slice$1726 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $procmux$774_Y, Q = \B_shift[2], rval = 8'00000000).
Adding EN signal on $procdff$1299 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\B_shift[1][7:0], Q = \B_shift[1]).
Adding SRST signal on $auto$ff.cc:266:slice$1732 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $procmux$768_Y, Q = \B_shift[1], rval = 8'00000000).
Adding EN signal on $procdff$1292 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\B_shift[0][7:0], Q = \B_shift[0]).
Adding SRST signal on $auto$ff.cc:266:slice$1738 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $procmux$762_Y, Q = \B_shift[0], rval = 8'00000000).
Adding EN signal on $procdff$1285 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = 8'00000000, Q = \A_shift[31]).
Adding EN signal on $procdff$1278 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\A_shift[30][7:0], Q = \A_shift[30]).
Adding SRST signal on $auto$ff.cc:266:slice$1747 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $procmux$846_Y, Q = \A_shift[30], rval = 8'00000000).
Adding EN signal on $procdff$1271 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\A_shift[29][7:0], Q = \A_shift[29]).
Adding SRST signal on $auto$ff.cc:266:slice$1753 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $procmux$852_Y, Q = \A_shift[29], rval = 8'00000000).
Adding EN signal on $procdff$1264 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\A_shift[28][7:0], Q = \A_shift[28]).
Adding SRST signal on $auto$ff.cc:266:slice$1759 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $procmux$858_Y, Q = \A_shift[28], rval = 8'00000000).
Adding EN signal on $procdff$1257 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\A_shift[27][7:0], Q = \A_shift[27]).
Adding EN signal on $procdff$1250 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\A_shift[26][7:0], Q = \A_shift[26]).
Adding EN signal on $procdff$1243 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\A_shift[25][7:0], Q = \A_shift[25]).
Adding EN signal on $procdff$1236 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\A_shift[24][7:0], Q = \A_shift[24]).
Adding EN signal on $procdff$1229 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = 8'00000000, Q = \A_shift[23]).
Adding EN signal on $procdff$1222 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\A_shift[22][7:0], Q = \A_shift[22]).
Adding SRST signal on $auto$ff.cc:266:slice$1788 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $procmux$825_Y, Q = \A_shift[22], rval = 8'00000000).
Adding EN signal on $procdff$1215 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\A_shift[21][7:0], Q = \A_shift[21]).
Adding SRST signal on $auto$ff.cc:266:slice$1794 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $procmux$831_Y, Q = \A_shift[21], rval = 8'00000000).
Adding EN signal on $procdff$1208 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\A_shift[20][7:0], Q = \A_shift[20]).
Adding EN signal on $procdff$1201 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\A_shift[19][7:0], Q = \A_shift[19]).
Adding EN signal on $procdff$1194 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\A_shift[18][7:0], Q = \A_shift[18]).
Adding EN signal on $procdff$1187 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\A_shift[17][7:0], Q = \A_shift[17]).
Adding EN signal on $procdff$1180 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\A_shift[16][7:0], Q = \A_shift[16]).
Adding SRST signal on $auto$ff.cc:266:slice$1820 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $procmux$837_Y, Q = \A_shift[16], rval = 8'00000000).
Adding EN signal on $procdff$1173 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = 8'00000000, Q = \A_shift[15]).
Adding EN signal on $procdff$1166 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\A_shift[14][7:0], Q = \A_shift[14]).
Adding SRST signal on $auto$ff.cc:266:slice$1829 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $procmux$804_Y, Q = \A_shift[14], rval = 8'00000000).
Adding EN signal on $procdff$1159 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\A_shift[13][7:0], Q = \A_shift[13]).
Adding EN signal on $procdff$1152 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\A_shift[12][7:0], Q = \A_shift[12]).
Adding EN signal on $procdff$1145 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\A_shift[11][7:0], Q = \A_shift[11]).
Adding EN signal on $procdff$1138 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\A_shift[10][7:0], Q = \A_shift[10]).
Adding EN signal on $procdff$1131 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\A_shift[9][7:0], Q = \A_shift[9]).
Adding SRST signal on $auto$ff.cc:266:slice$1855 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $procmux$810_Y, Q = \A_shift[9], rval = 8'00000000).
Adding EN signal on $procdff$1124 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\A_shift[8][7:0], Q = \A_shift[8]).
Adding SRST signal on $auto$ff.cc:266:slice$1861 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $procmux$816_Y, Q = \A_shift[8], rval = 8'00000000).
Adding EN signal on $procdff$1117 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = 8'00000000, Q = \A_shift[7]).
Adding EN signal on $procdff$1110 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\A_shift[6][7:0], Q = \A_shift[6]).
Adding EN signal on $procdff$1103 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\A_shift[5][7:0], Q = \A_shift[5]).
Adding EN signal on $procdff$1096 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\A_shift[4][7:0], Q = \A_shift[4]).
Adding EN signal on $procdff$1089 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\A_shift[3][7:0], Q = \A_shift[3]).
Adding EN signal on $procdff$1082 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\A_shift[2][7:0], Q = \A_shift[2]).
Adding SRST signal on $auto$ff.cc:266:slice$1890 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $procmux$783_Y, Q = \A_shift[2], rval = 8'00000000).
Adding EN signal on $procdff$1075 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\A_shift[1][7:0], Q = \A_shift[1]).
Adding SRST signal on $auto$ff.cc:266:slice$1896 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $procmux$789_Y, Q = \A_shift[1], rval = 8'00000000).
Adding EN signal on $procdff$1068 ($dff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\A_shift[0][7:0], Q = \A_shift[0]).
Adding SRST signal on $auto$ff.cc:266:slice$1902 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $procmux$795_Y, Q = \A_shift[0], rval = 8'00000000).
Adding EN signal on $procdff$1035 ($adff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = $0\cycle_cnt[31:0], Q = \cycle_cnt).
Adding EN signal on $procdff$1030 ($adff) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = { \acc_wires[0] \acc_wires[1] \acc_wires[2] \acc_wires[3] \acc_wires[4] \acc_wires[5] \acc_wires[6] \acc_wires[7] \acc_wires[8] \acc_wires[9] \acc_wires[10] \acc_wires[11] \acc_wires[12] \acc_wires[13] \acc_wires[14] \acc_wires[15] }, Q = \C_out).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1867 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1867 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1867 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$1867 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$1867 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$1867 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$1867 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$1867 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1826 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1826 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1826 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$1826 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$1826 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$1826 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$1826 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$1826 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1785 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1785 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1785 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$1785 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$1785 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$1785 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$1785 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$1785 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1744 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1744 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1744 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$1744 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$1744 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$1744 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$1744 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$1744 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1589 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1589 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1589 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$1589 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$1589 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$1589 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$1589 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$1589 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1586 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1586 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1586 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$1586 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$1586 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$1586 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$1586 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$1586 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1583 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1583 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1583 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$1583 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$1583 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$1583 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$1583 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$1583 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1580 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1580 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1580 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$1580 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$1580 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$1580 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$1580 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$1580 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Adding EN signal on $procdff$1539 ($adff) from module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC (D = \B_in, Q = \B_reg).
Adding EN signal on $procdff$1534 ($adff) from module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC (D = \A_in, Q = \A_reg).
Adding EN signal on $procdff$1529 ($adff) from module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC (D = $mul$rtl/pe_mac.v:46$57_Y, Q = \prod_reg).
Adding EN signal on $procdff$1524 ($adff) from module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC (D = $procmux$894_Y, Q = \acc_reg).
Adding EN signal on $procdff$1579 ($adff) from module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000 (D = $0\kept_receiving[0:0], Q = \kept_receiving).
Adding EN signal on $procdff$1569 ($adff) from module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000 (D = { \serial_data \kept_shift_reg [127:2] }, Q = \kept_shift_reg [127:1]).
Adding EN signal on $procdff$1569 ($adff) from module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000 (D = $0\kept_shift_reg[127:0] [0], Q = \kept_shift_reg [0]).
Adding EN signal on $procdff$1564 ($adff) from module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000 (D = $0\kept_bit_idx[7:0], Q = \kept_bit_idx).
Adding EN signal on $procdff$1559 ($adff) from module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000 (D = { \serial_data \shift_reg [127:2] }, Q = \shift_reg [127:1]).
Adding EN signal on $procdff$1559 ($adff) from module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000 (D = $0\shift_reg[127:0] [0], Q = \shift_reg [0]).
Adding EN signal on $procdff$1554 ($adff) from module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000 (D = $0\bit_idx[7:0], Q = \bit_idx).
Adding EN signal on $procdff$1544 ($adff) from module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000 (D = \shift_reg, Q = \parallel_data).
Adding EN signal on $procdff$995 ($adff) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000 (D = { 1'0 \shift_reg [511:1] }, Q = \shift_reg).
Adding EN signal on $procdff$990 ($adff) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000 (D = $add$rtl/serializer.v:52$159_Y [9:0], Q = \bit_idx).
Adding EN signal on $procdff$985 ($adff) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000 (D = 1'0, Q = \busy).
Adding EN signal on $procdff$980 ($adff) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000 (D = \shift_reg [1], Q = \serial_data).
Adding EN signal on $procdff$1015 ($adff) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000 (D = 1'0, Q = \kept_transmitting).
Adding EN signal on $procdff$1010 ($adff) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000 (D = { 1'0 \kept_shift_reg [511:1] }, Q = \kept_shift_reg).
Adding EN signal on $procdff$1005 ($adff) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000 (D = $add$rtl/serializer.v:53$160_Y [9:0], Q = \kept_bit_idx).
Setting constant 0-bit at position 511 on $auto$ff.cc:266:slice$1963 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1960 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1956 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 511 on $auto$ff.cc:266:slice$1954 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..
Removed 174 unused cells and 157 unused wires.
<suppressed ~178 debug messages>

8.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
<suppressed ~57 debug messages>
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
<suppressed ~5 debug messages>
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.9. Rerunning OPT passes. (Maybe there is more to do..)

8.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~69 debug messages>

8.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
<suppressed ~408 debug messages>
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
<suppressed ~21 debug messages>
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 143 cells.

8.8.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 510 on $auto$ff.cc:266:slice$1965 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 510 on $auto$ff.cc:266:slice$1966 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..
Removed 0 unused cells and 134 unused wires.
<suppressed ~2 debug messages>

8.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.16. Rerunning OPT passes. (Maybe there is more to do..)

8.8.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 509 on $auto$ff.cc:266:slice$1967 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 509 on $auto$ff.cc:266:slice$1968 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.23. Rerunning OPT passes. (Maybe there is more to do..)

8.8.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 508 on $auto$ff.cc:266:slice$1969 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 508 on $auto$ff.cc:266:slice$1970 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.30. Rerunning OPT passes. (Maybe there is more to do..)

8.8.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 507 on $auto$ff.cc:266:slice$1971 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 507 on $auto$ff.cc:266:slice$1972 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.37. Rerunning OPT passes. (Maybe there is more to do..)

8.8.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.41. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 506 on $auto$ff.cc:266:slice$1973 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 506 on $auto$ff.cc:266:slice$1974 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.44. Rerunning OPT passes. (Maybe there is more to do..)

8.8.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.48. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 505 on $auto$ff.cc:266:slice$1975 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 505 on $auto$ff.cc:266:slice$1976 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.51. Rerunning OPT passes. (Maybe there is more to do..)

8.8.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.55. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 504 on $auto$ff.cc:266:slice$1977 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 504 on $auto$ff.cc:266:slice$1978 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.58. Rerunning OPT passes. (Maybe there is more to do..)

8.8.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.62. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 503 on $auto$ff.cc:266:slice$1979 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 503 on $auto$ff.cc:266:slice$1980 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.63. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.64. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.65. Rerunning OPT passes. (Maybe there is more to do..)

8.8.66. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.67. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.68. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.69. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 502 on $auto$ff.cc:266:slice$1981 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 502 on $auto$ff.cc:266:slice$1982 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.70. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.71. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.72. Rerunning OPT passes. (Maybe there is more to do..)

8.8.73. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.74. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.75. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.76. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 501 on $auto$ff.cc:266:slice$1983 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 501 on $auto$ff.cc:266:slice$1984 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.77. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.78. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.79. Rerunning OPT passes. (Maybe there is more to do..)

8.8.80. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.81. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.82. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.83. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 500 on $auto$ff.cc:266:slice$1985 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 500 on $auto$ff.cc:266:slice$1986 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.84. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.85. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.86. Rerunning OPT passes. (Maybe there is more to do..)

8.8.87. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.88. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.89. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.90. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 499 on $auto$ff.cc:266:slice$1987 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 499 on $auto$ff.cc:266:slice$1988 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.91. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.92. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.93. Rerunning OPT passes. (Maybe there is more to do..)

8.8.94. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.95. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.96. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.97. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 498 on $auto$ff.cc:266:slice$1989 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 498 on $auto$ff.cc:266:slice$1990 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.98. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.99. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.100. Rerunning OPT passes. (Maybe there is more to do..)

8.8.101. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.102. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.103. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.104. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 497 on $auto$ff.cc:266:slice$1991 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 497 on $auto$ff.cc:266:slice$1992 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.105. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.106. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.107. Rerunning OPT passes. (Maybe there is more to do..)

8.8.108. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.109. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.110. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.111. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 496 on $auto$ff.cc:266:slice$1993 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 496 on $auto$ff.cc:266:slice$1994 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.112. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.113. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.114. Rerunning OPT passes. (Maybe there is more to do..)

8.8.115. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.116. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.117. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.118. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 495 on $auto$ff.cc:266:slice$1995 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 495 on $auto$ff.cc:266:slice$1996 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.119. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.120. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.121. Rerunning OPT passes. (Maybe there is more to do..)

8.8.122. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.123. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.124. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.125. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 494 on $auto$ff.cc:266:slice$1997 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 494 on $auto$ff.cc:266:slice$1998 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.126. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.127. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.128. Rerunning OPT passes. (Maybe there is more to do..)

8.8.129. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.130. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.131. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.132. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 493 on $auto$ff.cc:266:slice$1999 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 493 on $auto$ff.cc:266:slice$2000 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.133. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.134. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.135. Rerunning OPT passes. (Maybe there is more to do..)

8.8.136. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.137. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.138. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.139. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 492 on $auto$ff.cc:266:slice$2001 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 492 on $auto$ff.cc:266:slice$2002 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.140. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.141. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.142. Rerunning OPT passes. (Maybe there is more to do..)

8.8.143. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.144. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.145. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.146. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 491 on $auto$ff.cc:266:slice$2003 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 491 on $auto$ff.cc:266:slice$2004 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.147. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.148. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.149. Rerunning OPT passes. (Maybe there is more to do..)

8.8.150. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.151. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.152. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.153. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 490 on $auto$ff.cc:266:slice$2005 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 490 on $auto$ff.cc:266:slice$2006 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.154. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.155. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.156. Rerunning OPT passes. (Maybe there is more to do..)

8.8.157. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.158. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.159. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.160. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 489 on $auto$ff.cc:266:slice$2007 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 489 on $auto$ff.cc:266:slice$2008 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.161. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.162. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.163. Rerunning OPT passes. (Maybe there is more to do..)

8.8.164. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.165. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.166. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.167. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 488 on $auto$ff.cc:266:slice$2009 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 488 on $auto$ff.cc:266:slice$2010 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.168. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.169. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.170. Rerunning OPT passes. (Maybe there is more to do..)

8.8.171. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.172. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.173. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.174. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 487 on $auto$ff.cc:266:slice$2011 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 487 on $auto$ff.cc:266:slice$2012 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.175. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.176. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.177. Rerunning OPT passes. (Maybe there is more to do..)

8.8.178. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.179. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.180. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.181. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 486 on $auto$ff.cc:266:slice$2013 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 486 on $auto$ff.cc:266:slice$2014 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.182. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.183. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.184. Rerunning OPT passes. (Maybe there is more to do..)

8.8.185. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.186. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.187. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.188. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 485 on $auto$ff.cc:266:slice$2015 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 485 on $auto$ff.cc:266:slice$2016 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.189. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.190. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.191. Rerunning OPT passes. (Maybe there is more to do..)

8.8.192. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.193. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.194. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.195. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 484 on $auto$ff.cc:266:slice$2017 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 484 on $auto$ff.cc:266:slice$2018 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.196. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.197. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.198. Rerunning OPT passes. (Maybe there is more to do..)

8.8.199. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.200. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.201. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.202. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 483 on $auto$ff.cc:266:slice$2019 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 483 on $auto$ff.cc:266:slice$2020 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.203. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.204. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.205. Rerunning OPT passes. (Maybe there is more to do..)

8.8.206. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.207. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.208. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.209. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 482 on $auto$ff.cc:266:slice$2021 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 482 on $auto$ff.cc:266:slice$2022 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.210. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.211. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.212. Rerunning OPT passes. (Maybe there is more to do..)

8.8.213. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.214. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.215. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.216. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 481 on $auto$ff.cc:266:slice$2023 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 481 on $auto$ff.cc:266:slice$2024 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.217. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.218. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.219. Rerunning OPT passes. (Maybe there is more to do..)

8.8.220. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.221. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.222. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.223. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 480 on $auto$ff.cc:266:slice$2025 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 480 on $auto$ff.cc:266:slice$2026 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.224. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.225. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.226. Rerunning OPT passes. (Maybe there is more to do..)

8.8.227. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.228. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.229. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.230. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 479 on $auto$ff.cc:266:slice$2027 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 479 on $auto$ff.cc:266:slice$2028 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.231. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.232. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.233. Rerunning OPT passes. (Maybe there is more to do..)

8.8.234. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.235. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.236. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.237. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 478 on $auto$ff.cc:266:slice$2029 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 478 on $auto$ff.cc:266:slice$2030 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.238. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.239. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.240. Rerunning OPT passes. (Maybe there is more to do..)

8.8.241. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.242. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.243. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.244. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 477 on $auto$ff.cc:266:slice$2031 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 477 on $auto$ff.cc:266:slice$2032 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.245. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.246. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.247. Rerunning OPT passes. (Maybe there is more to do..)

8.8.248. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.249. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.250. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.251. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 476 on $auto$ff.cc:266:slice$2033 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 476 on $auto$ff.cc:266:slice$2034 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.252. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.253. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.254. Rerunning OPT passes. (Maybe there is more to do..)

8.8.255. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.256. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.257. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.258. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 475 on $auto$ff.cc:266:slice$2035 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 475 on $auto$ff.cc:266:slice$2036 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.259. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.260. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.261. Rerunning OPT passes. (Maybe there is more to do..)

8.8.262. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.263. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.264. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.265. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 474 on $auto$ff.cc:266:slice$2037 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 474 on $auto$ff.cc:266:slice$2038 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.266. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.267. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.268. Rerunning OPT passes. (Maybe there is more to do..)

8.8.269. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.270. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.271. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.272. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 473 on $auto$ff.cc:266:slice$2039 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 473 on $auto$ff.cc:266:slice$2040 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.273. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.274. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.275. Rerunning OPT passes. (Maybe there is more to do..)

8.8.276. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.277. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.278. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.279. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 472 on $auto$ff.cc:266:slice$2041 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 472 on $auto$ff.cc:266:slice$2042 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.280. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.281. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.282. Rerunning OPT passes. (Maybe there is more to do..)

8.8.283. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.284. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.285. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.286. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 471 on $auto$ff.cc:266:slice$2043 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 471 on $auto$ff.cc:266:slice$2044 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.287. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.288. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.289. Rerunning OPT passes. (Maybe there is more to do..)

8.8.290. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.291. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.292. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.293. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 470 on $auto$ff.cc:266:slice$2045 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 470 on $auto$ff.cc:266:slice$2046 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.294. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.295. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.296. Rerunning OPT passes. (Maybe there is more to do..)

8.8.297. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.298. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.299. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.300. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 469 on $auto$ff.cc:266:slice$2047 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 469 on $auto$ff.cc:266:slice$2048 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.301. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.302. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.303. Rerunning OPT passes. (Maybe there is more to do..)

8.8.304. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.305. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.306. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.307. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 468 on $auto$ff.cc:266:slice$2049 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 468 on $auto$ff.cc:266:slice$2050 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.308. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.309. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.310. Rerunning OPT passes. (Maybe there is more to do..)

8.8.311. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.312. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.313. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.314. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 467 on $auto$ff.cc:266:slice$2051 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 467 on $auto$ff.cc:266:slice$2052 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.315. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.316. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.317. Rerunning OPT passes. (Maybe there is more to do..)

8.8.318. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.319. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.320. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.321. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 466 on $auto$ff.cc:266:slice$2053 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 466 on $auto$ff.cc:266:slice$2054 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.322. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.323. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.324. Rerunning OPT passes. (Maybe there is more to do..)

8.8.325. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.326. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.327. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.328. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 465 on $auto$ff.cc:266:slice$2055 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 465 on $auto$ff.cc:266:slice$2056 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.329. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.330. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.331. Rerunning OPT passes. (Maybe there is more to do..)

8.8.332. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.333. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.334. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.335. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 464 on $auto$ff.cc:266:slice$2057 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 464 on $auto$ff.cc:266:slice$2058 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.336. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.337. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.338. Rerunning OPT passes. (Maybe there is more to do..)

8.8.339. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.340. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.341. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.342. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 463 on $auto$ff.cc:266:slice$2059 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 463 on $auto$ff.cc:266:slice$2060 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.343. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.344. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.345. Rerunning OPT passes. (Maybe there is more to do..)

8.8.346. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.347. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.348. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.349. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 462 on $auto$ff.cc:266:slice$2061 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 462 on $auto$ff.cc:266:slice$2062 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.350. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.351. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.352. Rerunning OPT passes. (Maybe there is more to do..)

8.8.353. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.354. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.355. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.356. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 461 on $auto$ff.cc:266:slice$2063 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 461 on $auto$ff.cc:266:slice$2064 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.357. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.358. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.359. Rerunning OPT passes. (Maybe there is more to do..)

8.8.360. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.361. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.362. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.363. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 460 on $auto$ff.cc:266:slice$2065 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 460 on $auto$ff.cc:266:slice$2066 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.364. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.365. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.366. Rerunning OPT passes. (Maybe there is more to do..)

8.8.367. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.368. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.369. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.370. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 459 on $auto$ff.cc:266:slice$2067 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 459 on $auto$ff.cc:266:slice$2068 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.371. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.372. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.373. Rerunning OPT passes. (Maybe there is more to do..)

8.8.374. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.375. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.376. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.377. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 458 on $auto$ff.cc:266:slice$2069 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 458 on $auto$ff.cc:266:slice$2070 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.378. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.379. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.380. Rerunning OPT passes. (Maybe there is more to do..)

8.8.381. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.382. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.383. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.384. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 457 on $auto$ff.cc:266:slice$2071 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 457 on $auto$ff.cc:266:slice$2072 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.385. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.386. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.387. Rerunning OPT passes. (Maybe there is more to do..)

8.8.388. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.389. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.390. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.391. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 456 on $auto$ff.cc:266:slice$2073 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 456 on $auto$ff.cc:266:slice$2074 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.392. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.393. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.394. Rerunning OPT passes. (Maybe there is more to do..)

8.8.395. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.396. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.397. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.398. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 455 on $auto$ff.cc:266:slice$2075 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 455 on $auto$ff.cc:266:slice$2076 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.399. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.400. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.401. Rerunning OPT passes. (Maybe there is more to do..)

8.8.402. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.403. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.404. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.405. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 454 on $auto$ff.cc:266:slice$2077 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 454 on $auto$ff.cc:266:slice$2078 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.406. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.407. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.408. Rerunning OPT passes. (Maybe there is more to do..)

8.8.409. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.410. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.411. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.412. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 453 on $auto$ff.cc:266:slice$2079 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 453 on $auto$ff.cc:266:slice$2080 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.413. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.414. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.415. Rerunning OPT passes. (Maybe there is more to do..)

8.8.416. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.417. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.418. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.419. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 452 on $auto$ff.cc:266:slice$2081 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 452 on $auto$ff.cc:266:slice$2082 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.420. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.421. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.422. Rerunning OPT passes. (Maybe there is more to do..)

8.8.423. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.424. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.425. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.426. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 451 on $auto$ff.cc:266:slice$2083 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 451 on $auto$ff.cc:266:slice$2084 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.427. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.428. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.429. Rerunning OPT passes. (Maybe there is more to do..)

8.8.430. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.431. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.432. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.433. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 450 on $auto$ff.cc:266:slice$2085 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 450 on $auto$ff.cc:266:slice$2086 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.434. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.435. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.436. Rerunning OPT passes. (Maybe there is more to do..)

8.8.437. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.438. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.439. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.440. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 449 on $auto$ff.cc:266:slice$2087 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 449 on $auto$ff.cc:266:slice$2088 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.441. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.442. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.443. Rerunning OPT passes. (Maybe there is more to do..)

8.8.444. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.445. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.446. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.447. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 448 on $auto$ff.cc:266:slice$2089 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 448 on $auto$ff.cc:266:slice$2090 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.448. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.449. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.450. Rerunning OPT passes. (Maybe there is more to do..)

8.8.451. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.452. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.453. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.454. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 447 on $auto$ff.cc:266:slice$2091 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 447 on $auto$ff.cc:266:slice$2092 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.455. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.456. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.457. Rerunning OPT passes. (Maybe there is more to do..)

8.8.458. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.459. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.460. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.461. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 446 on $auto$ff.cc:266:slice$2093 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 446 on $auto$ff.cc:266:slice$2094 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.462. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.463. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.464. Rerunning OPT passes. (Maybe there is more to do..)

8.8.465. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.466. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.467. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.468. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 445 on $auto$ff.cc:266:slice$2095 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 445 on $auto$ff.cc:266:slice$2096 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.469. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.470. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.471. Rerunning OPT passes. (Maybe there is more to do..)

8.8.472. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.473. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.474. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.475. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 444 on $auto$ff.cc:266:slice$2097 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 444 on $auto$ff.cc:266:slice$2098 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.476. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.477. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.478. Rerunning OPT passes. (Maybe there is more to do..)

8.8.479. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.480. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.481. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.482. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 443 on $auto$ff.cc:266:slice$2099 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 443 on $auto$ff.cc:266:slice$2100 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.483. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.484. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.485. Rerunning OPT passes. (Maybe there is more to do..)

8.8.486. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.487. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.488. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.489. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 442 on $auto$ff.cc:266:slice$2101 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 442 on $auto$ff.cc:266:slice$2102 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.490. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.491. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.492. Rerunning OPT passes. (Maybe there is more to do..)

8.8.493. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.494. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.495. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.496. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 441 on $auto$ff.cc:266:slice$2103 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 441 on $auto$ff.cc:266:slice$2104 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.497. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.498. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.499. Rerunning OPT passes. (Maybe there is more to do..)

8.8.500. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.501. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.502. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.503. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 440 on $auto$ff.cc:266:slice$2105 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 440 on $auto$ff.cc:266:slice$2106 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.504. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.505. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.506. Rerunning OPT passes. (Maybe there is more to do..)

8.8.507. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.508. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.509. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.510. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 439 on $auto$ff.cc:266:slice$2107 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 439 on $auto$ff.cc:266:slice$2108 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.511. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.512. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.513. Rerunning OPT passes. (Maybe there is more to do..)

8.8.514. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.515. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.516. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.517. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 438 on $auto$ff.cc:266:slice$2109 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 438 on $auto$ff.cc:266:slice$2110 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.518. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.519. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.520. Rerunning OPT passes. (Maybe there is more to do..)

8.8.521. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.522. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.523. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.524. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 437 on $auto$ff.cc:266:slice$2111 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 437 on $auto$ff.cc:266:slice$2112 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.525. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.526. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.527. Rerunning OPT passes. (Maybe there is more to do..)

8.8.528. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.529. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.530. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.531. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 436 on $auto$ff.cc:266:slice$2113 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 436 on $auto$ff.cc:266:slice$2114 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.532. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.533. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.534. Rerunning OPT passes. (Maybe there is more to do..)

8.8.535. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.536. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.537. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.538. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 435 on $auto$ff.cc:266:slice$2115 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 435 on $auto$ff.cc:266:slice$2116 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.539. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.540. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.541. Rerunning OPT passes. (Maybe there is more to do..)

8.8.542. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.543. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.544. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.545. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 434 on $auto$ff.cc:266:slice$2117 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 434 on $auto$ff.cc:266:slice$2118 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.546. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.547. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.548. Rerunning OPT passes. (Maybe there is more to do..)

8.8.549. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.550. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.551. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.552. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 433 on $auto$ff.cc:266:slice$2119 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 433 on $auto$ff.cc:266:slice$2120 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.553. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.554. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.555. Rerunning OPT passes. (Maybe there is more to do..)

8.8.556. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.557. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.558. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.559. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 432 on $auto$ff.cc:266:slice$2121 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 432 on $auto$ff.cc:266:slice$2122 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.560. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.561. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.562. Rerunning OPT passes. (Maybe there is more to do..)

8.8.563. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.564. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.565. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.566. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 431 on $auto$ff.cc:266:slice$2123 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 431 on $auto$ff.cc:266:slice$2124 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.567. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.568. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.569. Rerunning OPT passes. (Maybe there is more to do..)

8.8.570. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.571. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.572. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.573. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 430 on $auto$ff.cc:266:slice$2125 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 430 on $auto$ff.cc:266:slice$2126 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.574. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.575. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.576. Rerunning OPT passes. (Maybe there is more to do..)

8.8.577. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.578. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.579. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.580. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 429 on $auto$ff.cc:266:slice$2127 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 429 on $auto$ff.cc:266:slice$2128 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.581. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.582. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.583. Rerunning OPT passes. (Maybe there is more to do..)

8.8.584. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.585. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.586. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.587. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 428 on $auto$ff.cc:266:slice$2129 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 428 on $auto$ff.cc:266:slice$2130 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.588. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.589. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.590. Rerunning OPT passes. (Maybe there is more to do..)

8.8.591. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.592. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.593. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.594. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 427 on $auto$ff.cc:266:slice$2131 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 427 on $auto$ff.cc:266:slice$2132 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.595. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.596. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.597. Rerunning OPT passes. (Maybe there is more to do..)

8.8.598. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.599. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.600. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.601. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 426 on $auto$ff.cc:266:slice$2133 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 426 on $auto$ff.cc:266:slice$2134 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.602. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.603. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.604. Rerunning OPT passes. (Maybe there is more to do..)

8.8.605. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.606. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.607. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.608. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 425 on $auto$ff.cc:266:slice$2135 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 425 on $auto$ff.cc:266:slice$2136 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.609. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.610. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.611. Rerunning OPT passes. (Maybe there is more to do..)

8.8.612. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.613. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.614. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.615. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 424 on $auto$ff.cc:266:slice$2137 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 424 on $auto$ff.cc:266:slice$2138 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.616. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.617. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.618. Rerunning OPT passes. (Maybe there is more to do..)

8.8.619. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.620. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.621. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.622. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 423 on $auto$ff.cc:266:slice$2139 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 423 on $auto$ff.cc:266:slice$2140 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.623. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.624. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.625. Rerunning OPT passes. (Maybe there is more to do..)

8.8.626. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.627. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.628. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.629. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 422 on $auto$ff.cc:266:slice$2141 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 422 on $auto$ff.cc:266:slice$2142 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.630. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.631. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.632. Rerunning OPT passes. (Maybe there is more to do..)

8.8.633. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.634. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.635. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.636. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 421 on $auto$ff.cc:266:slice$2143 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 421 on $auto$ff.cc:266:slice$2144 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.637. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.638. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.639. Rerunning OPT passes. (Maybe there is more to do..)

8.8.640. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.641. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.642. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.643. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 420 on $auto$ff.cc:266:slice$2145 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 420 on $auto$ff.cc:266:slice$2146 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.644. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.645. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.646. Rerunning OPT passes. (Maybe there is more to do..)

8.8.647. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.648. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.649. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.650. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 419 on $auto$ff.cc:266:slice$2147 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 419 on $auto$ff.cc:266:slice$2148 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.651. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.652. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.653. Rerunning OPT passes. (Maybe there is more to do..)

8.8.654. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.655. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.656. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.657. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 418 on $auto$ff.cc:266:slice$2149 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 418 on $auto$ff.cc:266:slice$2150 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.658. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.659. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.660. Rerunning OPT passes. (Maybe there is more to do..)

8.8.661. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.662. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.663. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.664. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 417 on $auto$ff.cc:266:slice$2151 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 417 on $auto$ff.cc:266:slice$2152 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.665. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.666. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.667. Rerunning OPT passes. (Maybe there is more to do..)

8.8.668. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.669. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.670. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.671. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 416 on $auto$ff.cc:266:slice$2153 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 416 on $auto$ff.cc:266:slice$2154 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.672. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.673. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.674. Rerunning OPT passes. (Maybe there is more to do..)

8.8.675. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.676. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.677. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.678. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 415 on $auto$ff.cc:266:slice$2155 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 415 on $auto$ff.cc:266:slice$2156 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.679. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.680. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.681. Rerunning OPT passes. (Maybe there is more to do..)

8.8.682. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.683. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.684. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.685. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 414 on $auto$ff.cc:266:slice$2157 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 414 on $auto$ff.cc:266:slice$2158 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.686. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.687. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.688. Rerunning OPT passes. (Maybe there is more to do..)

8.8.689. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.690. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.691. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.692. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 413 on $auto$ff.cc:266:slice$2159 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 413 on $auto$ff.cc:266:slice$2160 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.693. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.694. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.695. Rerunning OPT passes. (Maybe there is more to do..)

8.8.696. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.697. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.698. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.699. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 412 on $auto$ff.cc:266:slice$2161 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 412 on $auto$ff.cc:266:slice$2162 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.700. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.701. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.702. Rerunning OPT passes. (Maybe there is more to do..)

8.8.703. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.704. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.705. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.706. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 411 on $auto$ff.cc:266:slice$2163 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 411 on $auto$ff.cc:266:slice$2164 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.707. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.708. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.709. Rerunning OPT passes. (Maybe there is more to do..)

8.8.710. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.711. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.712. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.713. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 410 on $auto$ff.cc:266:slice$2165 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 410 on $auto$ff.cc:266:slice$2166 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.714. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.715. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.716. Rerunning OPT passes. (Maybe there is more to do..)

8.8.717. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.718. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.719. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.720. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 409 on $auto$ff.cc:266:slice$2167 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 409 on $auto$ff.cc:266:slice$2168 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.721. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.722. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.723. Rerunning OPT passes. (Maybe there is more to do..)

8.8.724. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.725. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.726. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.727. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 408 on $auto$ff.cc:266:slice$2169 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 408 on $auto$ff.cc:266:slice$2170 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.728. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.729. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.730. Rerunning OPT passes. (Maybe there is more to do..)

8.8.731. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.732. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.733. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.734. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 407 on $auto$ff.cc:266:slice$2171 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 407 on $auto$ff.cc:266:slice$2172 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.735. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.736. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.737. Rerunning OPT passes. (Maybe there is more to do..)

8.8.738. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.739. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.740. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.741. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 406 on $auto$ff.cc:266:slice$2173 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 406 on $auto$ff.cc:266:slice$2174 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.742. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.743. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.744. Rerunning OPT passes. (Maybe there is more to do..)

8.8.745. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.746. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.747. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.748. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 405 on $auto$ff.cc:266:slice$2175 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 405 on $auto$ff.cc:266:slice$2176 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.749. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.750. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.751. Rerunning OPT passes. (Maybe there is more to do..)

8.8.752. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.753. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.754. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.755. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 404 on $auto$ff.cc:266:slice$2177 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 404 on $auto$ff.cc:266:slice$2178 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.756. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.757. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.758. Rerunning OPT passes. (Maybe there is more to do..)

8.8.759. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.760. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.761. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.762. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 403 on $auto$ff.cc:266:slice$2179 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 403 on $auto$ff.cc:266:slice$2180 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.763. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.764. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.765. Rerunning OPT passes. (Maybe there is more to do..)

8.8.766. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.767. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.768. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.769. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 402 on $auto$ff.cc:266:slice$2181 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 402 on $auto$ff.cc:266:slice$2182 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.770. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.771. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.772. Rerunning OPT passes. (Maybe there is more to do..)

8.8.773. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.774. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.775. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.776. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 401 on $auto$ff.cc:266:slice$2183 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 401 on $auto$ff.cc:266:slice$2184 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.777. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.778. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.779. Rerunning OPT passes. (Maybe there is more to do..)

8.8.780. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.781. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.782. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.783. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 400 on $auto$ff.cc:266:slice$2185 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 400 on $auto$ff.cc:266:slice$2186 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.784. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.785. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.786. Rerunning OPT passes. (Maybe there is more to do..)

8.8.787. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.788. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.789. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.790. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 399 on $auto$ff.cc:266:slice$2187 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 399 on $auto$ff.cc:266:slice$2188 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.791. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.792. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.793. Rerunning OPT passes. (Maybe there is more to do..)

8.8.794. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.795. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.796. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.797. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 398 on $auto$ff.cc:266:slice$2189 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 398 on $auto$ff.cc:266:slice$2190 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.798. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.799. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.800. Rerunning OPT passes. (Maybe there is more to do..)

8.8.801. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.802. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.803. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.804. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 397 on $auto$ff.cc:266:slice$2191 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 397 on $auto$ff.cc:266:slice$2192 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.805. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.806. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.807. Rerunning OPT passes. (Maybe there is more to do..)

8.8.808. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.809. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.810. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.811. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 396 on $auto$ff.cc:266:slice$2193 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 396 on $auto$ff.cc:266:slice$2194 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.812. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.813. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.814. Rerunning OPT passes. (Maybe there is more to do..)

8.8.815. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.816. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.817. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.818. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 395 on $auto$ff.cc:266:slice$2195 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 395 on $auto$ff.cc:266:slice$2196 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.819. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.820. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.821. Rerunning OPT passes. (Maybe there is more to do..)

8.8.822. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.823. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.824. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.825. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 394 on $auto$ff.cc:266:slice$2197 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 394 on $auto$ff.cc:266:slice$2198 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.826. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.827. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.828. Rerunning OPT passes. (Maybe there is more to do..)

8.8.829. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.830. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.831. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.832. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 393 on $auto$ff.cc:266:slice$2199 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 393 on $auto$ff.cc:266:slice$2200 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.833. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.834. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.835. Rerunning OPT passes. (Maybe there is more to do..)

8.8.836. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.837. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.838. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.839. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 392 on $auto$ff.cc:266:slice$2201 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 392 on $auto$ff.cc:266:slice$2202 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.840. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.841. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.842. Rerunning OPT passes. (Maybe there is more to do..)

8.8.843. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.844. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.845. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.846. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 391 on $auto$ff.cc:266:slice$2203 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 391 on $auto$ff.cc:266:slice$2204 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.847. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.848. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.849. Rerunning OPT passes. (Maybe there is more to do..)

8.8.850. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.851. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.852. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.853. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 390 on $auto$ff.cc:266:slice$2205 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 390 on $auto$ff.cc:266:slice$2206 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.854. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.855. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.856. Rerunning OPT passes. (Maybe there is more to do..)

8.8.857. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.858. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.859. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.860. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 389 on $auto$ff.cc:266:slice$2207 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 389 on $auto$ff.cc:266:slice$2208 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.861. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.862. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.863. Rerunning OPT passes. (Maybe there is more to do..)

8.8.864. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.865. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.866. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.867. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 388 on $auto$ff.cc:266:slice$2209 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 388 on $auto$ff.cc:266:slice$2210 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.868. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.869. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.870. Rerunning OPT passes. (Maybe there is more to do..)

8.8.871. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.872. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.873. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.874. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 387 on $auto$ff.cc:266:slice$2211 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 387 on $auto$ff.cc:266:slice$2212 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.875. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.876. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.877. Rerunning OPT passes. (Maybe there is more to do..)

8.8.878. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.879. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.880. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.881. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 386 on $auto$ff.cc:266:slice$2213 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 386 on $auto$ff.cc:266:slice$2214 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.882. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.883. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.884. Rerunning OPT passes. (Maybe there is more to do..)

8.8.885. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.886. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.887. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.888. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 385 on $auto$ff.cc:266:slice$2215 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 385 on $auto$ff.cc:266:slice$2216 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.889. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.890. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.891. Rerunning OPT passes. (Maybe there is more to do..)

8.8.892. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.893. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.894. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.895. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 384 on $auto$ff.cc:266:slice$2217 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 384 on $auto$ff.cc:266:slice$2218 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.896. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.897. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.898. Rerunning OPT passes. (Maybe there is more to do..)

8.8.899. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.900. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.901. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.902. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 383 on $auto$ff.cc:266:slice$2219 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 383 on $auto$ff.cc:266:slice$2220 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.903. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.904. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.905. Rerunning OPT passes. (Maybe there is more to do..)

8.8.906. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.907. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.908. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.909. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 382 on $auto$ff.cc:266:slice$2221 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 382 on $auto$ff.cc:266:slice$2222 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.910. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.911. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.912. Rerunning OPT passes. (Maybe there is more to do..)

8.8.913. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.914. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.915. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.916. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 381 on $auto$ff.cc:266:slice$2223 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 381 on $auto$ff.cc:266:slice$2224 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.917. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.918. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.919. Rerunning OPT passes. (Maybe there is more to do..)

8.8.920. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.921. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.922. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.923. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 380 on $auto$ff.cc:266:slice$2225 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 380 on $auto$ff.cc:266:slice$2226 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.924. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.925. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.926. Rerunning OPT passes. (Maybe there is more to do..)

8.8.927. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.928. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.929. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.930. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 379 on $auto$ff.cc:266:slice$2227 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 379 on $auto$ff.cc:266:slice$2228 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.931. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.932. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.933. Rerunning OPT passes. (Maybe there is more to do..)

8.8.934. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.935. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.936. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.937. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 378 on $auto$ff.cc:266:slice$2229 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 378 on $auto$ff.cc:266:slice$2230 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.938. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.939. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.940. Rerunning OPT passes. (Maybe there is more to do..)

8.8.941. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.942. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.943. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.944. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 377 on $auto$ff.cc:266:slice$2231 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 377 on $auto$ff.cc:266:slice$2232 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.945. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.946. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.947. Rerunning OPT passes. (Maybe there is more to do..)

8.8.948. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.949. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.950. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.951. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 376 on $auto$ff.cc:266:slice$2233 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 376 on $auto$ff.cc:266:slice$2234 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.952. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.953. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.954. Rerunning OPT passes. (Maybe there is more to do..)

8.8.955. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.956. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.957. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.958. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 375 on $auto$ff.cc:266:slice$2235 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 375 on $auto$ff.cc:266:slice$2236 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.959. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.960. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.961. Rerunning OPT passes. (Maybe there is more to do..)

8.8.962. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.963. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.964. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.965. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 374 on $auto$ff.cc:266:slice$2237 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 374 on $auto$ff.cc:266:slice$2238 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.966. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.967. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.968. Rerunning OPT passes. (Maybe there is more to do..)

8.8.969. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.970. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.971. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.972. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 373 on $auto$ff.cc:266:slice$2239 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 373 on $auto$ff.cc:266:slice$2240 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.973. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.974. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.975. Rerunning OPT passes. (Maybe there is more to do..)

8.8.976. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.977. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.978. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.979. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 372 on $auto$ff.cc:266:slice$2241 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 372 on $auto$ff.cc:266:slice$2242 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.980. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.981. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.982. Rerunning OPT passes. (Maybe there is more to do..)

8.8.983. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.984. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.985. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.986. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 371 on $auto$ff.cc:266:slice$2243 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 371 on $auto$ff.cc:266:slice$2244 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.987. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.988. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.989. Rerunning OPT passes. (Maybe there is more to do..)

8.8.990. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.991. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.992. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.993. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 370 on $auto$ff.cc:266:slice$2245 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 370 on $auto$ff.cc:266:slice$2246 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.994. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.995. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.996. Rerunning OPT passes. (Maybe there is more to do..)

8.8.997. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.998. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.999. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1000. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 369 on $auto$ff.cc:266:slice$2247 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 369 on $auto$ff.cc:266:slice$2248 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1001. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1002. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1003. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1004. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1005. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1006. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1007. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 368 on $auto$ff.cc:266:slice$2249 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 368 on $auto$ff.cc:266:slice$2250 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1008. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1009. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1010. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1011. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1012. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1013. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1014. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 367 on $auto$ff.cc:266:slice$2251 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 367 on $auto$ff.cc:266:slice$2252 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1015. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1016. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1017. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1018. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1019. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1020. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1021. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 366 on $auto$ff.cc:266:slice$2253 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 366 on $auto$ff.cc:266:slice$2254 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1022. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1023. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1024. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1025. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1026. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1027. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1028. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 365 on $auto$ff.cc:266:slice$2255 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 365 on $auto$ff.cc:266:slice$2256 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1029. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1030. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1031. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1032. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1033. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1034. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1035. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 364 on $auto$ff.cc:266:slice$2257 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 364 on $auto$ff.cc:266:slice$2258 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1036. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1037. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1038. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1039. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1040. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1041. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1042. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 363 on $auto$ff.cc:266:slice$2259 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 363 on $auto$ff.cc:266:slice$2260 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1043. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1044. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1045. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1046. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1047. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1048. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1049. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 362 on $auto$ff.cc:266:slice$2261 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 362 on $auto$ff.cc:266:slice$2262 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1050. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1051. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1052. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1053. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1054. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1055. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1056. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 361 on $auto$ff.cc:266:slice$2263 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 361 on $auto$ff.cc:266:slice$2264 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1057. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1058. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1059. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1060. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1061. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1062. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1063. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 360 on $auto$ff.cc:266:slice$2265 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 360 on $auto$ff.cc:266:slice$2266 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1064. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1065. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1066. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1067. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1068. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1069. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1070. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 359 on $auto$ff.cc:266:slice$2267 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 359 on $auto$ff.cc:266:slice$2268 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1071. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1072. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1073. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1074. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1075. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1076. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1077. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 358 on $auto$ff.cc:266:slice$2269 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 358 on $auto$ff.cc:266:slice$2270 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1078. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1079. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1080. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1081. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1082. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1083. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1084. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 357 on $auto$ff.cc:266:slice$2271 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 357 on $auto$ff.cc:266:slice$2272 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1085. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1086. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1087. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1088. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1089. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1090. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1091. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 356 on $auto$ff.cc:266:slice$2273 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 356 on $auto$ff.cc:266:slice$2274 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1092. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1093. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1094. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1095. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1096. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1097. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1098. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 355 on $auto$ff.cc:266:slice$2275 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 355 on $auto$ff.cc:266:slice$2276 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1099. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1100. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1101. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1102. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1103. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1105. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 354 on $auto$ff.cc:266:slice$2277 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 354 on $auto$ff.cc:266:slice$2278 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1106. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1107. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1108. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1109. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1110. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1111. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1112. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 353 on $auto$ff.cc:266:slice$2279 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 353 on $auto$ff.cc:266:slice$2280 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1113. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1114. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1115. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1116. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1117. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1118. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1119. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 352 on $auto$ff.cc:266:slice$2281 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 352 on $auto$ff.cc:266:slice$2282 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1120. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1121. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1122. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1123. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1124. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1125. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1126. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 351 on $auto$ff.cc:266:slice$2283 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 351 on $auto$ff.cc:266:slice$2284 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1127. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1128. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1129. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1130. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1131. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1132. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1133. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 350 on $auto$ff.cc:266:slice$2285 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 350 on $auto$ff.cc:266:slice$2286 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1134. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1135. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1136. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1137. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1138. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1139. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1140. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 349 on $auto$ff.cc:266:slice$2287 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 349 on $auto$ff.cc:266:slice$2288 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1141. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1142. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1143. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1144. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1145. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1146. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1147. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 348 on $auto$ff.cc:266:slice$2289 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 348 on $auto$ff.cc:266:slice$2290 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1148. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1149. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1150. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1151. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1152. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1153. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1154. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 347 on $auto$ff.cc:266:slice$2291 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 347 on $auto$ff.cc:266:slice$2292 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1155. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1156. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1157. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1158. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1159. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1160. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1161. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 346 on $auto$ff.cc:266:slice$2293 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 346 on $auto$ff.cc:266:slice$2294 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1162. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1163. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1164. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1165. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1166. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1167. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1168. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 345 on $auto$ff.cc:266:slice$2295 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 345 on $auto$ff.cc:266:slice$2296 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1169. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1170. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1171. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1172. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1173. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1174. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1175. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 344 on $auto$ff.cc:266:slice$2297 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 344 on $auto$ff.cc:266:slice$2298 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1176. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1177. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1178. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1179. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1180. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1181. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1182. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 343 on $auto$ff.cc:266:slice$2299 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 343 on $auto$ff.cc:266:slice$2300 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1183. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1184. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1185. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1186. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1187. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1188. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1189. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 342 on $auto$ff.cc:266:slice$2301 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 342 on $auto$ff.cc:266:slice$2302 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1190. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1191. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1192. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1193. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1194. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1195. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1196. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 341 on $auto$ff.cc:266:slice$2303 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 341 on $auto$ff.cc:266:slice$2304 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1197. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1198. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1199. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1200. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1201. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1202. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1203. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 340 on $auto$ff.cc:266:slice$2305 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 340 on $auto$ff.cc:266:slice$2306 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1204. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1205. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1206. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1207. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1208. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1209. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1210. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 339 on $auto$ff.cc:266:slice$2307 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 339 on $auto$ff.cc:266:slice$2308 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1211. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1212. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1213. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1214. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1215. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1216. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1217. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 338 on $auto$ff.cc:266:slice$2309 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 338 on $auto$ff.cc:266:slice$2310 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1218. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1219. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1220. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1221. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1222. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1223. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1224. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 337 on $auto$ff.cc:266:slice$2311 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 337 on $auto$ff.cc:266:slice$2312 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1225. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1226. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1227. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1228. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1229. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1230. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1231. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 336 on $auto$ff.cc:266:slice$2313 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 336 on $auto$ff.cc:266:slice$2314 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1232. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1233. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1234. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1235. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1236. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1237. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1238. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 335 on $auto$ff.cc:266:slice$2315 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 335 on $auto$ff.cc:266:slice$2316 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1239. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1240. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1241. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1242. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1243. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1244. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1245. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 334 on $auto$ff.cc:266:slice$2317 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 334 on $auto$ff.cc:266:slice$2318 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1246. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1247. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1248. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1249. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1250. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1251. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1252. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 333 on $auto$ff.cc:266:slice$2319 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 333 on $auto$ff.cc:266:slice$2320 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1253. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1254. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1255. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1256. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1257. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1258. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1259. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 332 on $auto$ff.cc:266:slice$2321 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 332 on $auto$ff.cc:266:slice$2322 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1260. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1261. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1262. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1263. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1264. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1265. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1266. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 331 on $auto$ff.cc:266:slice$2323 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 331 on $auto$ff.cc:266:slice$2324 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1267. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1268. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1269. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1270. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1271. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1272. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1273. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 330 on $auto$ff.cc:266:slice$2325 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 330 on $auto$ff.cc:266:slice$2326 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1274. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1275. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1276. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1277. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1278. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1279. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1280. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 329 on $auto$ff.cc:266:slice$2327 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 329 on $auto$ff.cc:266:slice$2328 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1281. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1282. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1283. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1284. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1285. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1286. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1287. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 328 on $auto$ff.cc:266:slice$2329 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 328 on $auto$ff.cc:266:slice$2330 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1288. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1289. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1290. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1291. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1292. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1293. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1294. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 327 on $auto$ff.cc:266:slice$2331 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 327 on $auto$ff.cc:266:slice$2332 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1295. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1296. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1297. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1298. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1299. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1300. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1301. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 326 on $auto$ff.cc:266:slice$2333 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 326 on $auto$ff.cc:266:slice$2334 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1302. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1303. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1304. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1305. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1306. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1307. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1308. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 325 on $auto$ff.cc:266:slice$2335 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 325 on $auto$ff.cc:266:slice$2336 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1309. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1310. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1311. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1312. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1313. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1314. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1315. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 324 on $auto$ff.cc:266:slice$2337 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 324 on $auto$ff.cc:266:slice$2338 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1316. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1317. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1318. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1319. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1320. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1321. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1322. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 323 on $auto$ff.cc:266:slice$2339 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 323 on $auto$ff.cc:266:slice$2340 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1323. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1324. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1325. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1326. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1327. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1328. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1329. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 322 on $auto$ff.cc:266:slice$2341 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 322 on $auto$ff.cc:266:slice$2342 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1330. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1331. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1332. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1333. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1334. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1335. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1336. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 321 on $auto$ff.cc:266:slice$2343 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 321 on $auto$ff.cc:266:slice$2344 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1337. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1338. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1339. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1340. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1341. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1342. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1343. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 320 on $auto$ff.cc:266:slice$2345 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 320 on $auto$ff.cc:266:slice$2346 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1344. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1345. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1346. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1347. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1348. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1349. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1350. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 319 on $auto$ff.cc:266:slice$2347 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 319 on $auto$ff.cc:266:slice$2348 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1351. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1352. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1353. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1354. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1355. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1356. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1357. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 318 on $auto$ff.cc:266:slice$2349 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 318 on $auto$ff.cc:266:slice$2350 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1358. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1359. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1360. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1361. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1362. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1363. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1364. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 317 on $auto$ff.cc:266:slice$2351 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 317 on $auto$ff.cc:266:slice$2352 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1365. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1366. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1367. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1368. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1369. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1370. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1371. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 316 on $auto$ff.cc:266:slice$2353 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 316 on $auto$ff.cc:266:slice$2354 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1372. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1373. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1374. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1375. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1376. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1377. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1378. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 315 on $auto$ff.cc:266:slice$2355 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 315 on $auto$ff.cc:266:slice$2356 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1379. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1380. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1381. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1382. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1383. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1384. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1385. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 314 on $auto$ff.cc:266:slice$2357 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 314 on $auto$ff.cc:266:slice$2358 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1386. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1387. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1388. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1389. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1390. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1391. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1392. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 313 on $auto$ff.cc:266:slice$2359 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 313 on $auto$ff.cc:266:slice$2360 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1393. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1394. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1395. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1396. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1397. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1398. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1399. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 312 on $auto$ff.cc:266:slice$2361 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 312 on $auto$ff.cc:266:slice$2362 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1400. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1401. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1402. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1403. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1404. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1405. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1406. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 311 on $auto$ff.cc:266:slice$2363 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 311 on $auto$ff.cc:266:slice$2364 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1407. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1408. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1409. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1410. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1411. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1412. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1413. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 310 on $auto$ff.cc:266:slice$2365 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 310 on $auto$ff.cc:266:slice$2366 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1414. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1415. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1416. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1417. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1418. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1419. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1420. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 309 on $auto$ff.cc:266:slice$2367 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 309 on $auto$ff.cc:266:slice$2368 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1421. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1422. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1423. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1424. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1425. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1426. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1427. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 308 on $auto$ff.cc:266:slice$2369 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 308 on $auto$ff.cc:266:slice$2370 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1428. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1429. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1430. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1431. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1432. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1433. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1434. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 307 on $auto$ff.cc:266:slice$2371 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 307 on $auto$ff.cc:266:slice$2372 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1435. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1436. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1437. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1438. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1439. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1440. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1441. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 306 on $auto$ff.cc:266:slice$2373 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 306 on $auto$ff.cc:266:slice$2374 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1442. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1443. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1444. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1445. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1446. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1447. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1448. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 305 on $auto$ff.cc:266:slice$2375 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 305 on $auto$ff.cc:266:slice$2376 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1449. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1450. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1451. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1452. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1453. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1454. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1455. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 304 on $auto$ff.cc:266:slice$2377 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 304 on $auto$ff.cc:266:slice$2378 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1456. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1457. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1458. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1459. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1460. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1461. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1462. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 303 on $auto$ff.cc:266:slice$2379 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 303 on $auto$ff.cc:266:slice$2380 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1463. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1464. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1465. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1466. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1467. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1468. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1469. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 302 on $auto$ff.cc:266:slice$2381 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 302 on $auto$ff.cc:266:slice$2382 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1470. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1471. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1472. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1473. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1474. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1475. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1476. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 301 on $auto$ff.cc:266:slice$2383 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 301 on $auto$ff.cc:266:slice$2384 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1477. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1478. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1479. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1480. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1481. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1482. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1483. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 300 on $auto$ff.cc:266:slice$2385 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 300 on $auto$ff.cc:266:slice$2386 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1484. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1485. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1486. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1487. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1488. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1489. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1490. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 299 on $auto$ff.cc:266:slice$2387 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 299 on $auto$ff.cc:266:slice$2388 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1491. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1492. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1493. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1494. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1495. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1496. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1497. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 298 on $auto$ff.cc:266:slice$2389 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 298 on $auto$ff.cc:266:slice$2390 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1498. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1499. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1500. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1501. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1502. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1503. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1504. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 297 on $auto$ff.cc:266:slice$2391 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 297 on $auto$ff.cc:266:slice$2392 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1505. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1506. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1507. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1508. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1509. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1510. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1511. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 296 on $auto$ff.cc:266:slice$2393 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 296 on $auto$ff.cc:266:slice$2394 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1512. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1513. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1514. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1515. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1516. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1517. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1518. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 295 on $auto$ff.cc:266:slice$2395 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 295 on $auto$ff.cc:266:slice$2396 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1519. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1520. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1521. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1522. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1523. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1524. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1525. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 294 on $auto$ff.cc:266:slice$2397 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 294 on $auto$ff.cc:266:slice$2398 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1526. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1527. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1528. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1529. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1530. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1531. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1532. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 293 on $auto$ff.cc:266:slice$2399 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 293 on $auto$ff.cc:266:slice$2400 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1533. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1534. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1535. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1536. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1537. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1538. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1539. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 292 on $auto$ff.cc:266:slice$2401 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 292 on $auto$ff.cc:266:slice$2402 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1540. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1541. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1542. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1543. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1544. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1545. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1546. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 291 on $auto$ff.cc:266:slice$2403 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 291 on $auto$ff.cc:266:slice$2404 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1547. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1548. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1549. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1550. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1551. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1552. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1553. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 290 on $auto$ff.cc:266:slice$2405 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 290 on $auto$ff.cc:266:slice$2406 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1554. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1555. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1556. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1557. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1558. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1559. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1560. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 289 on $auto$ff.cc:266:slice$2407 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 289 on $auto$ff.cc:266:slice$2408 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1561. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1562. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1563. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1564. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1565. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1566. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1567. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 288 on $auto$ff.cc:266:slice$2409 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 288 on $auto$ff.cc:266:slice$2410 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1568. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1569. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1570. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1571. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1572. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1573. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1574. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 287 on $auto$ff.cc:266:slice$2411 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 287 on $auto$ff.cc:266:slice$2412 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1575. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1576. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1577. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1578. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1579. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1580. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1581. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 286 on $auto$ff.cc:266:slice$2413 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 286 on $auto$ff.cc:266:slice$2414 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1582. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1583. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1584. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1585. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1586. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1587. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1588. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 285 on $auto$ff.cc:266:slice$2415 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 285 on $auto$ff.cc:266:slice$2416 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1589. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1590. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1591. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1592. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1593. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1594. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1595. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 284 on $auto$ff.cc:266:slice$2417 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 284 on $auto$ff.cc:266:slice$2418 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1596. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1597. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1598. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1599. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1600. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1601. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1602. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 283 on $auto$ff.cc:266:slice$2419 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 283 on $auto$ff.cc:266:slice$2420 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1603. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1604. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1605. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1606. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1607. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1608. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1609. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 282 on $auto$ff.cc:266:slice$2421 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 282 on $auto$ff.cc:266:slice$2422 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1610. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1611. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1612. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1613. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1614. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1615. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1616. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 281 on $auto$ff.cc:266:slice$2423 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 281 on $auto$ff.cc:266:slice$2424 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1617. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1618. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1619. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1620. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1621. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1622. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1623. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 280 on $auto$ff.cc:266:slice$2425 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 280 on $auto$ff.cc:266:slice$2426 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1624. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1625. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1626. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1627. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1628. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1629. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1630. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 279 on $auto$ff.cc:266:slice$2427 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 279 on $auto$ff.cc:266:slice$2428 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1631. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1632. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1633. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1634. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1635. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1636. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1637. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 278 on $auto$ff.cc:266:slice$2429 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 278 on $auto$ff.cc:266:slice$2430 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1638. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1639. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1640. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1641. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1642. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1643. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1644. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 277 on $auto$ff.cc:266:slice$2431 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 277 on $auto$ff.cc:266:slice$2432 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1645. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1646. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1647. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1648. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1649. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1650. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1651. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 276 on $auto$ff.cc:266:slice$2433 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 276 on $auto$ff.cc:266:slice$2434 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1652. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1653. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1654. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1655. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1656. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1657. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1658. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 275 on $auto$ff.cc:266:slice$2435 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 275 on $auto$ff.cc:266:slice$2436 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1659. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1660. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1661. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1662. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1663. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1664. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1665. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 274 on $auto$ff.cc:266:slice$2437 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 274 on $auto$ff.cc:266:slice$2438 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1666. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1667. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1668. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1669. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1670. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1671. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1672. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 273 on $auto$ff.cc:266:slice$2439 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 273 on $auto$ff.cc:266:slice$2440 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1673. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1674. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1675. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1676. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1677. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1678. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1679. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 272 on $auto$ff.cc:266:slice$2441 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 272 on $auto$ff.cc:266:slice$2442 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1680. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1681. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1682. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1683. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1684. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1685. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1686. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 271 on $auto$ff.cc:266:slice$2443 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 271 on $auto$ff.cc:266:slice$2444 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1687. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1688. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1689. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1690. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1691. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1692. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1693. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 270 on $auto$ff.cc:266:slice$2445 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 270 on $auto$ff.cc:266:slice$2446 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1694. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1695. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1696. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1697. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1698. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1699. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1700. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 269 on $auto$ff.cc:266:slice$2447 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 269 on $auto$ff.cc:266:slice$2448 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1701. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1702. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1703. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1704. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1705. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1706. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1707. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 268 on $auto$ff.cc:266:slice$2449 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 268 on $auto$ff.cc:266:slice$2450 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1708. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1709. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1710. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1711. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1712. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1713. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1714. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 267 on $auto$ff.cc:266:slice$2451 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 267 on $auto$ff.cc:266:slice$2452 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1715. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1716. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1717. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1718. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1719. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1720. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1721. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 266 on $auto$ff.cc:266:slice$2453 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 266 on $auto$ff.cc:266:slice$2454 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1722. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1723. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1724. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1725. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1726. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1727. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1728. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 265 on $auto$ff.cc:266:slice$2455 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 265 on $auto$ff.cc:266:slice$2456 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1729. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1730. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1731. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1732. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1733. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1734. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1735. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 264 on $auto$ff.cc:266:slice$2457 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 264 on $auto$ff.cc:266:slice$2458 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1736. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1737. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1738. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1739. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1740. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1741. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1742. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 263 on $auto$ff.cc:266:slice$2459 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 263 on $auto$ff.cc:266:slice$2460 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1743. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1744. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1745. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1746. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1747. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1748. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1749. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 262 on $auto$ff.cc:266:slice$2461 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 262 on $auto$ff.cc:266:slice$2462 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1750. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1751. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1752. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1753. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1754. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1755. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1756. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 261 on $auto$ff.cc:266:slice$2463 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 261 on $auto$ff.cc:266:slice$2464 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1757. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1758. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1759. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1760. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1761. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1762. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1763. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 260 on $auto$ff.cc:266:slice$2465 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 260 on $auto$ff.cc:266:slice$2466 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1764. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1765. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1766. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1767. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1768. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1769. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1770. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 259 on $auto$ff.cc:266:slice$2467 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 259 on $auto$ff.cc:266:slice$2468 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1771. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1772. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1773. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1774. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1775. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1776. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1777. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 258 on $auto$ff.cc:266:slice$2469 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 258 on $auto$ff.cc:266:slice$2470 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1778. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1779. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1780. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1781. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1782. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1783. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1784. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 257 on $auto$ff.cc:266:slice$2471 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 257 on $auto$ff.cc:266:slice$2472 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1785. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1786. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1787. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1788. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1789. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1790. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1791. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 256 on $auto$ff.cc:266:slice$2473 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 256 on $auto$ff.cc:266:slice$2474 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1792. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1793. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1794. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1795. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1796. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1797. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1798. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 255 on $auto$ff.cc:266:slice$2475 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 255 on $auto$ff.cc:266:slice$2476 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1799. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1800. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1801. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1802. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1803. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1804. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1805. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 254 on $auto$ff.cc:266:slice$2477 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 254 on $auto$ff.cc:266:slice$2478 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1806. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1807. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1808. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1809. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1810. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1811. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1812. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 253 on $auto$ff.cc:266:slice$2479 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 253 on $auto$ff.cc:266:slice$2480 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1813. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1814. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1815. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1816. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1817. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1818. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1819. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 252 on $auto$ff.cc:266:slice$2481 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 252 on $auto$ff.cc:266:slice$2482 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1820. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1821. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1822. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1823. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1824. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1825. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1826. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 251 on $auto$ff.cc:266:slice$2483 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 251 on $auto$ff.cc:266:slice$2484 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1827. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1828. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1829. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1830. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1831. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1832. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1833. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 250 on $auto$ff.cc:266:slice$2485 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 250 on $auto$ff.cc:266:slice$2486 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1834. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1835. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1836. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1837. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1838. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1839. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1840. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 249 on $auto$ff.cc:266:slice$2487 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 249 on $auto$ff.cc:266:slice$2488 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1841. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1842. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1843. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1844. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1845. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1846. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1847. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 248 on $auto$ff.cc:266:slice$2489 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 248 on $auto$ff.cc:266:slice$2490 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1848. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1849. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1850. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1851. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1852. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1853. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1854. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 247 on $auto$ff.cc:266:slice$2491 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 247 on $auto$ff.cc:266:slice$2492 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1855. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1856. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1857. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1858. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1859. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1860. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1861. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 246 on $auto$ff.cc:266:slice$2493 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 246 on $auto$ff.cc:266:slice$2494 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1862. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1863. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1864. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1865. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1866. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1867. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1868. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 245 on $auto$ff.cc:266:slice$2495 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 245 on $auto$ff.cc:266:slice$2496 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1869. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1870. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1871. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1872. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1873. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1874. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1875. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 244 on $auto$ff.cc:266:slice$2497 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 244 on $auto$ff.cc:266:slice$2498 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1876. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1877. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1878. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1879. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1880. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1881. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1882. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 243 on $auto$ff.cc:266:slice$2499 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 243 on $auto$ff.cc:266:slice$2500 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1883. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1884. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1885. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1886. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1887. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1888. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1889. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 242 on $auto$ff.cc:266:slice$2501 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 242 on $auto$ff.cc:266:slice$2502 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1890. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1891. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1892. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1893. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1894. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1895. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1896. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 241 on $auto$ff.cc:266:slice$2503 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 241 on $auto$ff.cc:266:slice$2504 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1897. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1898. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1899. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1900. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1901. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1902. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1903. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 240 on $auto$ff.cc:266:slice$2505 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 240 on $auto$ff.cc:266:slice$2506 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1904. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1905. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1906. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1907. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1908. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1909. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1910. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 239 on $auto$ff.cc:266:slice$2507 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 239 on $auto$ff.cc:266:slice$2508 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1911. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1912. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1913. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1914. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1915. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1916. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1917. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 238 on $auto$ff.cc:266:slice$2509 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 238 on $auto$ff.cc:266:slice$2510 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1918. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1919. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1920. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1921. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1922. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1923. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1924. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 237 on $auto$ff.cc:266:slice$2511 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 237 on $auto$ff.cc:266:slice$2512 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1925. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1926. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1927. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1928. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1929. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1930. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1931. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 236 on $auto$ff.cc:266:slice$2513 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 236 on $auto$ff.cc:266:slice$2514 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1932. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1933. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1934. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1935. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1936. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1937. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1938. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 235 on $auto$ff.cc:266:slice$2515 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 235 on $auto$ff.cc:266:slice$2516 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1939. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1940. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1941. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1942. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1943. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1944. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1945. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 234 on $auto$ff.cc:266:slice$2517 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 234 on $auto$ff.cc:266:slice$2518 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1946. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1947. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1948. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1949. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1950. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1951. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1952. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 233 on $auto$ff.cc:266:slice$2519 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 233 on $auto$ff.cc:266:slice$2520 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1953. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1954. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1955. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1956. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1957. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1958. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1959. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 232 on $auto$ff.cc:266:slice$2521 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 232 on $auto$ff.cc:266:slice$2522 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1960. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1961. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1962. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1963. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1964. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1965. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1966. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 231 on $auto$ff.cc:266:slice$2523 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 231 on $auto$ff.cc:266:slice$2524 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1967. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1968. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1969. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1970. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1971. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1972. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1973. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 230 on $auto$ff.cc:266:slice$2525 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 230 on $auto$ff.cc:266:slice$2526 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1974. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1975. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1976. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1977. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1978. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1979. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1980. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 229 on $auto$ff.cc:266:slice$2527 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 229 on $auto$ff.cc:266:slice$2528 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1981. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1982. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1983. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1984. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1985. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1986. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1987. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 228 on $auto$ff.cc:266:slice$2529 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 228 on $auto$ff.cc:266:slice$2530 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1988. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1989. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1990. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1991. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1992. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.1993. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.1994. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 227 on $auto$ff.cc:266:slice$2531 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 227 on $auto$ff.cc:266:slice$2532 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.1995. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.1996. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.1997. Rerunning OPT passes. (Maybe there is more to do..)

8.8.1998. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.1999. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2000. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2001. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 226 on $auto$ff.cc:266:slice$2533 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 226 on $auto$ff.cc:266:slice$2534 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2002. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2003. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2004. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2005. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2006. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2007. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2008. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 225 on $auto$ff.cc:266:slice$2535 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 225 on $auto$ff.cc:266:slice$2536 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2009. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2010. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2011. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2012. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2013. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2014. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2015. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 224 on $auto$ff.cc:266:slice$2537 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 224 on $auto$ff.cc:266:slice$2538 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2016. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2017. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2018. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2019. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2020. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2021. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2022. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 223 on $auto$ff.cc:266:slice$2539 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 223 on $auto$ff.cc:266:slice$2540 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2023. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2024. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2025. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2026. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2027. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2028. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2029. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 222 on $auto$ff.cc:266:slice$2541 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 222 on $auto$ff.cc:266:slice$2542 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2030. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2031. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2032. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2033. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2034. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2035. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2036. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 221 on $auto$ff.cc:266:slice$2543 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 221 on $auto$ff.cc:266:slice$2544 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2037. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2038. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2039. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2040. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2041. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2042. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2043. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 220 on $auto$ff.cc:266:slice$2545 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 220 on $auto$ff.cc:266:slice$2546 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2044. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2045. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2046. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2047. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2048. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2049. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2050. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 219 on $auto$ff.cc:266:slice$2547 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 219 on $auto$ff.cc:266:slice$2548 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2051. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2052. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2053. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2054. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2055. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2056. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2057. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 218 on $auto$ff.cc:266:slice$2549 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 218 on $auto$ff.cc:266:slice$2550 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2058. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2059. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2060. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2061. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2062. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2063. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2064. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 217 on $auto$ff.cc:266:slice$2551 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 217 on $auto$ff.cc:266:slice$2552 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2065. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2066. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2067. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2068. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2069. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2070. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2071. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 216 on $auto$ff.cc:266:slice$2553 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 216 on $auto$ff.cc:266:slice$2554 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2072. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2073. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2074. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2075. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2076. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2077. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2078. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 215 on $auto$ff.cc:266:slice$2555 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 215 on $auto$ff.cc:266:slice$2556 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2079. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2080. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2081. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2082. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2083. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2084. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2085. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 214 on $auto$ff.cc:266:slice$2557 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 214 on $auto$ff.cc:266:slice$2558 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2086. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2087. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2088. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2089. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2090. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2091. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2092. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 213 on $auto$ff.cc:266:slice$2559 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 213 on $auto$ff.cc:266:slice$2560 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2093. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2094. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2095. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2096. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2097. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2098. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2099. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 212 on $auto$ff.cc:266:slice$2561 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 212 on $auto$ff.cc:266:slice$2562 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2100. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2101. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2102. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2103. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2104. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2105. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2106. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 211 on $auto$ff.cc:266:slice$2563 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 211 on $auto$ff.cc:266:slice$2564 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2107. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2108. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2109. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2110. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2111. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2112. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2113. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 210 on $auto$ff.cc:266:slice$2565 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 210 on $auto$ff.cc:266:slice$2566 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2114. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2115. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2116. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2117. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2118. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2119. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2120. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 209 on $auto$ff.cc:266:slice$2567 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 209 on $auto$ff.cc:266:slice$2568 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2121. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2122. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2123. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2124. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2125. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2126. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2127. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 208 on $auto$ff.cc:266:slice$2569 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 208 on $auto$ff.cc:266:slice$2570 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2128. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2129. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2130. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2131. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2132. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2133. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2134. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 207 on $auto$ff.cc:266:slice$2571 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 207 on $auto$ff.cc:266:slice$2572 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2135. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2136. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2137. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2138. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2139. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2140. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2141. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 206 on $auto$ff.cc:266:slice$2573 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 206 on $auto$ff.cc:266:slice$2574 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2142. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2143. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2144. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2145. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2146. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2148. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 205 on $auto$ff.cc:266:slice$2575 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 205 on $auto$ff.cc:266:slice$2576 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2149. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2150. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2151. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2152. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2153. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2154. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2155. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 204 on $auto$ff.cc:266:slice$2577 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 204 on $auto$ff.cc:266:slice$2578 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2156. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2157. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2158. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2159. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2160. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2161. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2162. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 203 on $auto$ff.cc:266:slice$2579 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 203 on $auto$ff.cc:266:slice$2580 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2163. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2164. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2165. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2166. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2167. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2168. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2169. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 202 on $auto$ff.cc:266:slice$2581 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 202 on $auto$ff.cc:266:slice$2582 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2170. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2171. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2172. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2173. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2174. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2175. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2176. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 201 on $auto$ff.cc:266:slice$2583 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 201 on $auto$ff.cc:266:slice$2584 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2177. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2178. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2179. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2180. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2181. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2182. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2183. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 200 on $auto$ff.cc:266:slice$2585 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 200 on $auto$ff.cc:266:slice$2586 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2184. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2185. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2186. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2187. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2188. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2189. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2190. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 199 on $auto$ff.cc:266:slice$2587 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 199 on $auto$ff.cc:266:slice$2588 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2191. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2192. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2193. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2194. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2195. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2196. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2197. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 198 on $auto$ff.cc:266:slice$2589 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 198 on $auto$ff.cc:266:slice$2590 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2198. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2199. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2200. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2201. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2202. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2203. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2204. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 197 on $auto$ff.cc:266:slice$2591 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 197 on $auto$ff.cc:266:slice$2592 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2205. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2206. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2207. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2208. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2209. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2210. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2211. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 196 on $auto$ff.cc:266:slice$2593 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 196 on $auto$ff.cc:266:slice$2594 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2212. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2213. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2214. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2215. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2216. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2217. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2218. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 195 on $auto$ff.cc:266:slice$2595 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 195 on $auto$ff.cc:266:slice$2596 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2219. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2220. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2221. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2222. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2223. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2224. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2225. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 194 on $auto$ff.cc:266:slice$2597 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 194 on $auto$ff.cc:266:slice$2598 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2226. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2227. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2228. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2229. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2230. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2231. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2232. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 193 on $auto$ff.cc:266:slice$2599 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 193 on $auto$ff.cc:266:slice$2600 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2233. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2234. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2235. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2236. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2237. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2238. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2239. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 192 on $auto$ff.cc:266:slice$2601 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 192 on $auto$ff.cc:266:slice$2602 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2240. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2241. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2242. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2243. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2244. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2245. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2246. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 191 on $auto$ff.cc:266:slice$2603 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 191 on $auto$ff.cc:266:slice$2604 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2247. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2248. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2249. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2250. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2251. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2252. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2253. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 190 on $auto$ff.cc:266:slice$2605 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 190 on $auto$ff.cc:266:slice$2606 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2254. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2255. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2256. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2257. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2258. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2259. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2260. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 189 on $auto$ff.cc:266:slice$2607 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 189 on $auto$ff.cc:266:slice$2608 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2261. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2262. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2263. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2264. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2265. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2266. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2267. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 188 on $auto$ff.cc:266:slice$2609 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 188 on $auto$ff.cc:266:slice$2610 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2268. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2269. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2270. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2271. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2272. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2273. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2274. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 187 on $auto$ff.cc:266:slice$2611 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 187 on $auto$ff.cc:266:slice$2612 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2275. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2276. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2277. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2278. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2279. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2280. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2281. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 186 on $auto$ff.cc:266:slice$2613 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 186 on $auto$ff.cc:266:slice$2614 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2282. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2283. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2284. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2285. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2286. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2287. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2288. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 185 on $auto$ff.cc:266:slice$2615 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 185 on $auto$ff.cc:266:slice$2616 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2289. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2290. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2291. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2292. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2293. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2294. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2295. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 184 on $auto$ff.cc:266:slice$2617 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 184 on $auto$ff.cc:266:slice$2618 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2296. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2297. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2298. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2299. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2300. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2301. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2302. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 183 on $auto$ff.cc:266:slice$2619 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 183 on $auto$ff.cc:266:slice$2620 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2303. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2304. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2305. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2306. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2307. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2308. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2309. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 182 on $auto$ff.cc:266:slice$2621 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 182 on $auto$ff.cc:266:slice$2622 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2310. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2311. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2312. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2313. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2314. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2315. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2316. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 181 on $auto$ff.cc:266:slice$2623 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 181 on $auto$ff.cc:266:slice$2624 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2317. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2318. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2319. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2320. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2321. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2322. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2323. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 180 on $auto$ff.cc:266:slice$2625 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 180 on $auto$ff.cc:266:slice$2626 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2324. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2325. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2326. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2327. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2328. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2329. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2330. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 179 on $auto$ff.cc:266:slice$2627 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 179 on $auto$ff.cc:266:slice$2628 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2331. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2332. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2333. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2334. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2335. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2336. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2337. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 178 on $auto$ff.cc:266:slice$2629 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 178 on $auto$ff.cc:266:slice$2630 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2338. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2339. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2340. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2341. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2342. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2343. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2344. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 177 on $auto$ff.cc:266:slice$2631 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 177 on $auto$ff.cc:266:slice$2632 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2345. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2346. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2347. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2348. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2349. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2350. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2351. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 176 on $auto$ff.cc:266:slice$2633 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 176 on $auto$ff.cc:266:slice$2634 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2352. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2353. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2354. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2355. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2356. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2357. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2358. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 175 on $auto$ff.cc:266:slice$2635 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 175 on $auto$ff.cc:266:slice$2636 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2359. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2360. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2361. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2362. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2363. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2364. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2365. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 174 on $auto$ff.cc:266:slice$2637 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 174 on $auto$ff.cc:266:slice$2638 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2366. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2367. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2368. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2369. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2370. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2371. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2372. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 173 on $auto$ff.cc:266:slice$2639 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 173 on $auto$ff.cc:266:slice$2640 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2373. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2374. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2375. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2376. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2377. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2378. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2379. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 172 on $auto$ff.cc:266:slice$2641 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 172 on $auto$ff.cc:266:slice$2642 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2380. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2381. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2382. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2383. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2384. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2385. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2386. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 171 on $auto$ff.cc:266:slice$2643 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 171 on $auto$ff.cc:266:slice$2644 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2387. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2388. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2389. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2390. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2391. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2392. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2393. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 170 on $auto$ff.cc:266:slice$2645 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 170 on $auto$ff.cc:266:slice$2646 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2394. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2395. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2396. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2397. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2398. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2399. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2400. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 169 on $auto$ff.cc:266:slice$2647 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 169 on $auto$ff.cc:266:slice$2648 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2401. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2402. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2403. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2404. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2405. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2406. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2407. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 168 on $auto$ff.cc:266:slice$2649 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 168 on $auto$ff.cc:266:slice$2650 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2408. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2409. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2410. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2411. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2412. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2413. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2414. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 167 on $auto$ff.cc:266:slice$2651 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 167 on $auto$ff.cc:266:slice$2652 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2415. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2416. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2417. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2418. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2419. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2420. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2421. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 166 on $auto$ff.cc:266:slice$2653 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 166 on $auto$ff.cc:266:slice$2654 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2422. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2423. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2424. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2425. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2426. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2427. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2428. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 165 on $auto$ff.cc:266:slice$2655 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 165 on $auto$ff.cc:266:slice$2656 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2429. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2430. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2431. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2432. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2433. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2434. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2435. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 164 on $auto$ff.cc:266:slice$2657 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 164 on $auto$ff.cc:266:slice$2658 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2436. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2437. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2438. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2439. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2440. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2441. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2442. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 163 on $auto$ff.cc:266:slice$2659 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 163 on $auto$ff.cc:266:slice$2660 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2443. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2444. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2445. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2446. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2447. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2448. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2449. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 162 on $auto$ff.cc:266:slice$2661 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 162 on $auto$ff.cc:266:slice$2662 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2450. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2451. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2452. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2453. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2454. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2455. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2456. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 161 on $auto$ff.cc:266:slice$2663 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 161 on $auto$ff.cc:266:slice$2664 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2457. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2458. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2459. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2460. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2461. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2462. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2463. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 160 on $auto$ff.cc:266:slice$2665 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 160 on $auto$ff.cc:266:slice$2666 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2464. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2465. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2466. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2467. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2468. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2469. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2470. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 159 on $auto$ff.cc:266:slice$2667 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 159 on $auto$ff.cc:266:slice$2668 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2471. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2472. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2473. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2474. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2475. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2476. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2477. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 158 on $auto$ff.cc:266:slice$2669 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 158 on $auto$ff.cc:266:slice$2670 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2478. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2479. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2480. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2481. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2482. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2483. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2484. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 157 on $auto$ff.cc:266:slice$2671 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 157 on $auto$ff.cc:266:slice$2672 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2485. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2486. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2487. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2488. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2489. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2490. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2491. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 156 on $auto$ff.cc:266:slice$2673 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 156 on $auto$ff.cc:266:slice$2674 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2492. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2493. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2494. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2495. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2496. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2497. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2498. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 155 on $auto$ff.cc:266:slice$2675 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 155 on $auto$ff.cc:266:slice$2676 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2499. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2500. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2501. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2502. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2503. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2504. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2505. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 154 on $auto$ff.cc:266:slice$2677 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 154 on $auto$ff.cc:266:slice$2678 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2506. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2507. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2508. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2509. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2510. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2511. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2512. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 153 on $auto$ff.cc:266:slice$2679 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 153 on $auto$ff.cc:266:slice$2680 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2513. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2514. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2515. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2516. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2517. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2518. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2519. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 152 on $auto$ff.cc:266:slice$2681 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 152 on $auto$ff.cc:266:slice$2682 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2520. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2521. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2522. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2523. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2524. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2525. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2526. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 151 on $auto$ff.cc:266:slice$2683 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 151 on $auto$ff.cc:266:slice$2684 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2527. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2528. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2529. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2530. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2531. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2532. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2533. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 150 on $auto$ff.cc:266:slice$2685 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 150 on $auto$ff.cc:266:slice$2686 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2534. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2535. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2536. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2537. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2538. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2539. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2540. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 149 on $auto$ff.cc:266:slice$2687 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 149 on $auto$ff.cc:266:slice$2688 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2541. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2542. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2543. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2544. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2545. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2546. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2547. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 148 on $auto$ff.cc:266:slice$2689 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 148 on $auto$ff.cc:266:slice$2690 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2548. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2549. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2550. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2551. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2552. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2553. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2554. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 147 on $auto$ff.cc:266:slice$2691 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 147 on $auto$ff.cc:266:slice$2692 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2555. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2556. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2557. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2558. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2559. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2560. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2561. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 146 on $auto$ff.cc:266:slice$2693 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 146 on $auto$ff.cc:266:slice$2694 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2562. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2563. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2564. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2565. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2566. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2567. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2568. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 145 on $auto$ff.cc:266:slice$2695 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 145 on $auto$ff.cc:266:slice$2696 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2569. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2570. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2571. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2572. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2573. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2574. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2575. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 144 on $auto$ff.cc:266:slice$2697 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 144 on $auto$ff.cc:266:slice$2698 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2576. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2577. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2578. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2579. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2580. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2581. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2582. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 143 on $auto$ff.cc:266:slice$2699 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 143 on $auto$ff.cc:266:slice$2700 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2583. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2584. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2585. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2586. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2587. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2588. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2589. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 142 on $auto$ff.cc:266:slice$2701 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 142 on $auto$ff.cc:266:slice$2702 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2590. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2591. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2592. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2593. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2594. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2595. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2596. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 141 on $auto$ff.cc:266:slice$2703 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 141 on $auto$ff.cc:266:slice$2704 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2597. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2598. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2599. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2600. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2601. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2602. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2603. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 140 on $auto$ff.cc:266:slice$2705 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 140 on $auto$ff.cc:266:slice$2706 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2604. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2605. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2606. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2607. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2608. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2609. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2610. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 139 on $auto$ff.cc:266:slice$2707 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 139 on $auto$ff.cc:266:slice$2708 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2611. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2612. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2613. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2614. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2615. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2616. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2617. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 138 on $auto$ff.cc:266:slice$2709 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 138 on $auto$ff.cc:266:slice$2710 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2618. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2619. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2620. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2621. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2622. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2623. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2624. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 137 on $auto$ff.cc:266:slice$2711 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 137 on $auto$ff.cc:266:slice$2712 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2625. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2626. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2627. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2628. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2629. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2630. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2631. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 136 on $auto$ff.cc:266:slice$2713 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 136 on $auto$ff.cc:266:slice$2714 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2632. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2633. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2634. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2635. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2636. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2637. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2638. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 135 on $auto$ff.cc:266:slice$2715 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 135 on $auto$ff.cc:266:slice$2716 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2639. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2640. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2641. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2642. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2643. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2644. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2645. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 134 on $auto$ff.cc:266:slice$2717 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 134 on $auto$ff.cc:266:slice$2718 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2646. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2647. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2648. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2649. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2650. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2651. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2652. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 133 on $auto$ff.cc:266:slice$2719 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 133 on $auto$ff.cc:266:slice$2720 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2653. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2654. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2655. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2656. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2657. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2658. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2659. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 132 on $auto$ff.cc:266:slice$2721 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 132 on $auto$ff.cc:266:slice$2722 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2660. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2661. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2662. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2663. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2664. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2665. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2666. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 131 on $auto$ff.cc:266:slice$2723 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 131 on $auto$ff.cc:266:slice$2724 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2667. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2668. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2669. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2670. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2671. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2672. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2673. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 130 on $auto$ff.cc:266:slice$2725 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 130 on $auto$ff.cc:266:slice$2726 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2674. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2675. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2676. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2677. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2678. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2679. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2680. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 129 on $auto$ff.cc:266:slice$2727 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 129 on $auto$ff.cc:266:slice$2728 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2681. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2682. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2683. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2684. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2685. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2686. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2687. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 128 on $auto$ff.cc:266:slice$2729 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 128 on $auto$ff.cc:266:slice$2730 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2688. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2689. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2690. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2691. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2692. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2693. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2694. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 127 on $auto$ff.cc:266:slice$2731 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 127 on $auto$ff.cc:266:slice$2732 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2695. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2696. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2697. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2698. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2699. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2700. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2701. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 126 on $auto$ff.cc:266:slice$2733 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 126 on $auto$ff.cc:266:slice$2734 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2702. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2703. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2704. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2705. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2706. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2707. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2708. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 125 on $auto$ff.cc:266:slice$2735 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 125 on $auto$ff.cc:266:slice$2736 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2709. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2710. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2711. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2712. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2713. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2714. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2715. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 124 on $auto$ff.cc:266:slice$2737 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 124 on $auto$ff.cc:266:slice$2738 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2716. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2717. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2718. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2719. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2720. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2721. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2722. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 123 on $auto$ff.cc:266:slice$2739 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 123 on $auto$ff.cc:266:slice$2740 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2723. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2724. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2725. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2726. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2727. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2728. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2729. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 122 on $auto$ff.cc:266:slice$2741 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 122 on $auto$ff.cc:266:slice$2742 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2730. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2731. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2732. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2733. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2734. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2735. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2736. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 121 on $auto$ff.cc:266:slice$2743 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 121 on $auto$ff.cc:266:slice$2744 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2737. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2738. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2739. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2740. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2741. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2742. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2743. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 120 on $auto$ff.cc:266:slice$2745 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 120 on $auto$ff.cc:266:slice$2746 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2744. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2745. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2746. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2747. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2748. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2749. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2750. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 119 on $auto$ff.cc:266:slice$2747 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 119 on $auto$ff.cc:266:slice$2748 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2751. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2752. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2753. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2754. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2755. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2756. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2757. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 118 on $auto$ff.cc:266:slice$2749 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 118 on $auto$ff.cc:266:slice$2750 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2758. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2759. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2760. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2761. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2762. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2763. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2764. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 117 on $auto$ff.cc:266:slice$2751 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 117 on $auto$ff.cc:266:slice$2752 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2765. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2766. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2767. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2768. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2769. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2770. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2771. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 116 on $auto$ff.cc:266:slice$2753 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 116 on $auto$ff.cc:266:slice$2754 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2772. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2773. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2774. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2775. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2776. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2777. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2778. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 115 on $auto$ff.cc:266:slice$2755 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 115 on $auto$ff.cc:266:slice$2756 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2779. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2780. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2781. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2782. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2783. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2784. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2785. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 114 on $auto$ff.cc:266:slice$2757 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 114 on $auto$ff.cc:266:slice$2758 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2786. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2787. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2788. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2789. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2790. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2791. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2792. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 113 on $auto$ff.cc:266:slice$2759 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 113 on $auto$ff.cc:266:slice$2760 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2793. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2794. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2795. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2796. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2797. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2798. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2799. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 112 on $auto$ff.cc:266:slice$2761 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 112 on $auto$ff.cc:266:slice$2762 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2800. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2801. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2802. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2803. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2804. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2805. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2806. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 111 on $auto$ff.cc:266:slice$2763 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 111 on $auto$ff.cc:266:slice$2764 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2807. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2808. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2809. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2810. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2811. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2812. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2813. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 110 on $auto$ff.cc:266:slice$2765 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 110 on $auto$ff.cc:266:slice$2766 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2814. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2815. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2816. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2817. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2818. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2819. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2820. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 109 on $auto$ff.cc:266:slice$2767 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 109 on $auto$ff.cc:266:slice$2768 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2821. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2822. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2823. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2824. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2825. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2826. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2827. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 108 on $auto$ff.cc:266:slice$2769 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 108 on $auto$ff.cc:266:slice$2770 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2828. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2829. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2830. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2831. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2832. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2833. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2834. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 107 on $auto$ff.cc:266:slice$2771 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 107 on $auto$ff.cc:266:slice$2772 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2835. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2836. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2837. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2838. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2839. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2840. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2841. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 106 on $auto$ff.cc:266:slice$2773 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 106 on $auto$ff.cc:266:slice$2774 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2842. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2843. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2844. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2845. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2846. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2847. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2848. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 105 on $auto$ff.cc:266:slice$2775 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 105 on $auto$ff.cc:266:slice$2776 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2849. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2850. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2851. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2852. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2853. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2854. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2855. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 104 on $auto$ff.cc:266:slice$2777 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 104 on $auto$ff.cc:266:slice$2778 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2856. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2857. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2858. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2859. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2860. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2861. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2862. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 103 on $auto$ff.cc:266:slice$2779 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 103 on $auto$ff.cc:266:slice$2780 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2863. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2864. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2865. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2866. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2867. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2868. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2869. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 102 on $auto$ff.cc:266:slice$2781 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 102 on $auto$ff.cc:266:slice$2782 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2870. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2871. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2872. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2873. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2874. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2875. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2876. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 101 on $auto$ff.cc:266:slice$2783 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 101 on $auto$ff.cc:266:slice$2784 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2877. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2878. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2879. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2880. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2881. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2882. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2883. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 100 on $auto$ff.cc:266:slice$2785 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 100 on $auto$ff.cc:266:slice$2786 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2884. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2885. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2886. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2887. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2888. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2889. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2890. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 99 on $auto$ff.cc:266:slice$2787 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 99 on $auto$ff.cc:266:slice$2788 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2891. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2892. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2893. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2894. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2895. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2896. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2897. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 98 on $auto$ff.cc:266:slice$2789 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 98 on $auto$ff.cc:266:slice$2790 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2898. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2899. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2900. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2901. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2902. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2903. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2904. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 97 on $auto$ff.cc:266:slice$2791 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 97 on $auto$ff.cc:266:slice$2792 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2905. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2906. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2907. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2908. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2909. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2910. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2911. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 96 on $auto$ff.cc:266:slice$2793 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 96 on $auto$ff.cc:266:slice$2794 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2912. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2913. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2914. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2915. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2916. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2917. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2918. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 95 on $auto$ff.cc:266:slice$2795 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 95 on $auto$ff.cc:266:slice$2796 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2919. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2920. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2921. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2922. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2923. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2924. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2925. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 94 on $auto$ff.cc:266:slice$2797 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 94 on $auto$ff.cc:266:slice$2798 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2926. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2927. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2928. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2929. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2930. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2931. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2932. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 93 on $auto$ff.cc:266:slice$2799 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 93 on $auto$ff.cc:266:slice$2800 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2933. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2934. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2935. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2936. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2937. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2938. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2939. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 92 on $auto$ff.cc:266:slice$2801 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 92 on $auto$ff.cc:266:slice$2802 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2940. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2941. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2942. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2943. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2944. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2945. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2946. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 91 on $auto$ff.cc:266:slice$2803 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 91 on $auto$ff.cc:266:slice$2804 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2947. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2948. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2949. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2950. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2951. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2952. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2953. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 90 on $auto$ff.cc:266:slice$2805 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 90 on $auto$ff.cc:266:slice$2806 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2954. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2955. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2956. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2957. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2958. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2959. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2960. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 89 on $auto$ff.cc:266:slice$2807 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 89 on $auto$ff.cc:266:slice$2808 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2961. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2962. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2963. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2964. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2965. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2966. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2967. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 88 on $auto$ff.cc:266:slice$2809 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 88 on $auto$ff.cc:266:slice$2810 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2968. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2969. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2970. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2971. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2972. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2973. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2974. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 87 on $auto$ff.cc:266:slice$2811 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 87 on $auto$ff.cc:266:slice$2812 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2975. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2976. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2977. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2978. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2979. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2980. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2981. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 86 on $auto$ff.cc:266:slice$2813 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 86 on $auto$ff.cc:266:slice$2814 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2982. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2983. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2984. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2985. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2986. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2987. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2988. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 85 on $auto$ff.cc:266:slice$2815 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 85 on $auto$ff.cc:266:slice$2816 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2989. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2990. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2991. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2992. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.2993. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.2994. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.2995. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 84 on $auto$ff.cc:266:slice$2817 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 84 on $auto$ff.cc:266:slice$2818 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.2996. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.2997. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.2998. Rerunning OPT passes. (Maybe there is more to do..)

8.8.2999. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3000. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3001. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3002. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 83 on $auto$ff.cc:266:slice$2819 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 83 on $auto$ff.cc:266:slice$2820 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3003. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3004. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3005. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3006. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3007. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3008. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3009. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 82 on $auto$ff.cc:266:slice$2821 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 82 on $auto$ff.cc:266:slice$2822 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3010. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3011. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3012. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3013. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3014. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3015. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3016. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 81 on $auto$ff.cc:266:slice$2823 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 81 on $auto$ff.cc:266:slice$2824 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3017. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3018. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3019. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3020. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3021. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3022. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3023. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 80 on $auto$ff.cc:266:slice$2825 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 80 on $auto$ff.cc:266:slice$2826 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3024. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3025. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3026. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3027. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3028. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3029. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3030. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 79 on $auto$ff.cc:266:slice$2827 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 79 on $auto$ff.cc:266:slice$2828 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3031. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3032. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3033. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3034. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3035. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3036. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3037. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 78 on $auto$ff.cc:266:slice$2829 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 78 on $auto$ff.cc:266:slice$2830 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3038. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3039. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3040. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3041. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3042. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3043. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3044. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 77 on $auto$ff.cc:266:slice$2831 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 77 on $auto$ff.cc:266:slice$2832 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3045. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3046. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3047. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3048. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3049. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3050. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3051. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 76 on $auto$ff.cc:266:slice$2833 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 76 on $auto$ff.cc:266:slice$2834 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3052. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3053. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3054. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3055. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3056. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3057. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3058. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 75 on $auto$ff.cc:266:slice$2835 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 75 on $auto$ff.cc:266:slice$2836 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3059. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3060. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3061. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3062. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3063. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3064. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3065. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 74 on $auto$ff.cc:266:slice$2837 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 74 on $auto$ff.cc:266:slice$2838 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3066. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3067. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3068. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3069. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3070. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3071. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3072. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 73 on $auto$ff.cc:266:slice$2839 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 73 on $auto$ff.cc:266:slice$2840 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3073. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3074. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3075. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3076. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3077. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3078. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3079. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 72 on $auto$ff.cc:266:slice$2841 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 72 on $auto$ff.cc:266:slice$2842 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3080. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3081. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3082. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3083. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3084. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3085. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3086. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 71 on $auto$ff.cc:266:slice$2843 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 71 on $auto$ff.cc:266:slice$2844 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3087. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3088. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3089. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3090. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3091. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3092. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3093. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 70 on $auto$ff.cc:266:slice$2845 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 70 on $auto$ff.cc:266:slice$2846 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3094. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3095. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3096. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3097. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3098. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3099. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3100. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 69 on $auto$ff.cc:266:slice$2847 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 69 on $auto$ff.cc:266:slice$2848 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3101. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3102. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3103. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3104. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3105. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3106. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3107. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 68 on $auto$ff.cc:266:slice$2849 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 68 on $auto$ff.cc:266:slice$2850 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3108. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3109. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3110. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3111. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3112. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3113. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3114. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 67 on $auto$ff.cc:266:slice$2851 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 67 on $auto$ff.cc:266:slice$2852 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3115. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3116. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3117. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3118. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3119. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3120. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3121. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 66 on $auto$ff.cc:266:slice$2853 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 66 on $auto$ff.cc:266:slice$2854 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3122. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3123. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3124. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3125. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3126. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3127. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3128. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 65 on $auto$ff.cc:266:slice$2855 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 65 on $auto$ff.cc:266:slice$2856 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3129. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3130. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3131. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3132. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3133. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3134. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3135. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 64 on $auto$ff.cc:266:slice$2857 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 64 on $auto$ff.cc:266:slice$2858 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3136. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3137. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3138. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3139. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3140. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3141. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3142. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 63 on $auto$ff.cc:266:slice$2859 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 63 on $auto$ff.cc:266:slice$2860 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3143. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3144. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3145. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3146. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3147. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3148. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3149. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 62 on $auto$ff.cc:266:slice$2861 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 62 on $auto$ff.cc:266:slice$2862 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3150. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3151. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3152. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3153. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3154. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3155. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3156. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 61 on $auto$ff.cc:266:slice$2863 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 61 on $auto$ff.cc:266:slice$2864 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3157. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3158. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3159. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3160. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3161. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3162. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3163. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 60 on $auto$ff.cc:266:slice$2865 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 60 on $auto$ff.cc:266:slice$2866 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3164. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3165. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3166. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3167. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3168. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3169. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3170. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 59 on $auto$ff.cc:266:slice$2867 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 59 on $auto$ff.cc:266:slice$2868 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3171. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3172. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3173. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3174. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3175. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3176. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3177. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 58 on $auto$ff.cc:266:slice$2869 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 58 on $auto$ff.cc:266:slice$2870 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3178. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3179. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3180. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3181. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3182. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3183. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3184. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 57 on $auto$ff.cc:266:slice$2871 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 57 on $auto$ff.cc:266:slice$2872 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3185. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3186. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3187. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3188. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3189. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3190. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3191. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 56 on $auto$ff.cc:266:slice$2873 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 56 on $auto$ff.cc:266:slice$2874 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3192. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3193. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3194. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3195. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3196. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3197. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3198. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 55 on $auto$ff.cc:266:slice$2875 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 55 on $auto$ff.cc:266:slice$2876 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3199. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3200. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3201. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3202. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3203. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3204. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3205. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 54 on $auto$ff.cc:266:slice$2877 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 54 on $auto$ff.cc:266:slice$2878 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3206. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3207. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3208. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3209. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3210. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3211. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3212. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 53 on $auto$ff.cc:266:slice$2879 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 53 on $auto$ff.cc:266:slice$2880 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3213. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3214. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3215. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3216. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3217. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3218. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3219. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 52 on $auto$ff.cc:266:slice$2881 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 52 on $auto$ff.cc:266:slice$2882 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3220. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3221. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3222. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3223. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3224. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3225. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3226. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 51 on $auto$ff.cc:266:slice$2883 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 51 on $auto$ff.cc:266:slice$2884 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3227. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3228. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3229. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3230. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3231. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3232. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3233. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 50 on $auto$ff.cc:266:slice$2885 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 50 on $auto$ff.cc:266:slice$2886 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3234. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3235. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3236. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3237. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3238. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3239. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3240. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 49 on $auto$ff.cc:266:slice$2887 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 49 on $auto$ff.cc:266:slice$2888 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3241. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3242. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3243. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3244. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3245. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3246. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3247. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 48 on $auto$ff.cc:266:slice$2889 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 48 on $auto$ff.cc:266:slice$2890 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3248. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3249. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3250. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3251. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3252. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3253. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3254. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 47 on $auto$ff.cc:266:slice$2891 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 47 on $auto$ff.cc:266:slice$2892 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3255. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3256. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3257. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3258. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3259. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3260. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3261. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 46 on $auto$ff.cc:266:slice$2893 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 46 on $auto$ff.cc:266:slice$2894 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3262. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3263. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3264. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3265. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3266. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3267. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3268. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 45 on $auto$ff.cc:266:slice$2895 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 45 on $auto$ff.cc:266:slice$2896 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3269. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3270. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3271. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3272. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3273. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3274. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3275. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 44 on $auto$ff.cc:266:slice$2897 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 44 on $auto$ff.cc:266:slice$2898 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3276. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3277. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3278. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3279. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3280. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3281. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3282. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 43 on $auto$ff.cc:266:slice$2899 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 43 on $auto$ff.cc:266:slice$2900 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3283. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3284. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3285. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3286. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3287. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3288. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3289. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 42 on $auto$ff.cc:266:slice$2901 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 42 on $auto$ff.cc:266:slice$2902 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3290. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3291. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3292. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3293. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3294. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3295. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3296. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 41 on $auto$ff.cc:266:slice$2903 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 41 on $auto$ff.cc:266:slice$2904 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3297. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3298. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3299. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3300. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3301. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3302. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3303. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 40 on $auto$ff.cc:266:slice$2905 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 40 on $auto$ff.cc:266:slice$2906 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3304. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3305. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3306. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3307. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3308. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3309. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3310. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 39 on $auto$ff.cc:266:slice$2907 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 39 on $auto$ff.cc:266:slice$2908 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3311. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3312. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3313. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3314. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3315. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3316. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3317. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 38 on $auto$ff.cc:266:slice$2909 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 38 on $auto$ff.cc:266:slice$2910 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3318. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3319. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3320. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3321. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3322. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3323. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3324. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 37 on $auto$ff.cc:266:slice$2911 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 37 on $auto$ff.cc:266:slice$2912 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3325. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3326. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3327. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3328. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3329. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3330. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3331. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 36 on $auto$ff.cc:266:slice$2913 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 36 on $auto$ff.cc:266:slice$2914 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3332. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3333. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3334. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3335. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3336. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3337. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3338. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 35 on $auto$ff.cc:266:slice$2915 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 35 on $auto$ff.cc:266:slice$2916 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3339. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3340. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3341. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3342. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3343. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3344. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3345. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 34 on $auto$ff.cc:266:slice$2917 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 34 on $auto$ff.cc:266:slice$2918 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3346. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3347. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3348. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3349. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3350. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3351. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3352. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 33 on $auto$ff.cc:266:slice$2919 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 33 on $auto$ff.cc:266:slice$2920 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3353. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3354. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3355. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3356. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3357. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3358. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3359. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 32 on $auto$ff.cc:266:slice$2921 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 32 on $auto$ff.cc:266:slice$2922 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3360. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3361. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3362. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3363. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3364. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3365. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3366. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$2923 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$2924 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3367. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3368. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3369. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3370. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3371. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3372. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3373. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$2925 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$2926 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3374. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3375. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3376. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3377. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3378. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3379. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3380. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$2927 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$2928 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3381. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3382. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3383. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3384. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3385. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3386. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3387. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$2929 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$2930 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3388. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3389. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3390. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3391. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3392. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3393. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3394. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$2931 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$2932 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3395. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3396. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3397. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3398. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3399. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3400. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3401. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$2933 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$2934 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3402. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3403. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3404. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3405. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3406. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3407. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3408. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$2935 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$2936 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3409. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3410. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3411. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3412. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3413. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3414. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3415. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$2937 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$2938 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3416. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3417. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3418. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3419. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3420. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3421. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3422. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$2939 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$2940 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3423. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3424. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3425. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3426. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3427. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3428. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3429. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$2941 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$2942 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3430. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3431. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3432. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3433. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3434. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3435. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3436. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$2943 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$2944 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3437. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3438. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3439. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3440. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3441. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3442. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3443. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$2945 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$2946 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3444. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3445. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3446. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3447. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3448. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3449. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3450. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$2947 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$2948 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3451. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3452. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3453. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3454. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3455. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3456. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3457. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$2949 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$2950 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3458. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3459. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3460. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3461. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3462. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3463. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3464. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$2951 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$2952 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3465. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3466. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3467. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3468. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3469. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3470. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3471. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$2953 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$2954 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3472. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3473. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3474. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3475. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3476. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3477. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3478. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$2955 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$2956 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3479. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3480. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3481. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3482. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3483. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3484. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3485. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$2957 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$2958 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3486. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3487. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3488. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3489. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3490. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3491. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3492. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$2959 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$2960 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3493. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3494. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3495. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3496. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3497. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3498. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3499. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$2961 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$2962 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3500. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3501. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3502. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3503. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3504. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3505. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3506. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$2963 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$2964 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3507. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3508. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3509. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3510. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3511. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3512. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3513. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$2965 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$2966 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3514. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3515. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3516. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3517. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3518. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3519. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3520. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$2967 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$2968 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3521. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3522. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3523. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3524. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3525. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3526. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3527. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$2969 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$2970 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3528. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3529. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3530. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3531. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3532. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3533. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3534. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$2971 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$2972 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3535. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3536. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3537. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3538. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3539. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3540. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3541. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$2973 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$2974 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3542. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3543. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3544. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3545. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3546. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3547. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3548. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$2975 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$2976 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3549. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3550. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3551. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3552. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3553. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3554. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3555. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$2977 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$2978 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3556. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3557. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3558. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3559. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3560. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3561. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3562. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$2979 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$2980 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3563. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3564. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3565. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3566. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3567. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3568. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3569. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$2981 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$2982 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3570. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3571. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3572. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3573. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3574. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3575. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3576. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$2983 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$2984 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3577. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..
Removed 1 unused cells and 0 unused wires.
<suppressed ~1 debug messages>

8.8.3578. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3579. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3580. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3581. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3582. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
<suppressed ~3 debug messages>
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 1 cells.

8.8.3583. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1959 ($adffe) from module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.

8.8.3584. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3585. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3586. Rerunning OPT passes. (Maybe there is more to do..)

8.8.3587. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.8.3588. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.8.3589. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.8.3590. Executing OPT_DFF pass (perform DFF optimizations).

8.8.3591. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.8.3592. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.8.3593. Finished OPT passes. (There is nothing left to do.)

8.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$add$rtl/systolic4x4.v:124$255 ($add).
Removed top 28 bits (of 32) from port B of cell $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.$ge$rtl/systolic4x4.v:126$256 ($ge).
Removed top 8 bits (of 16) from port A of cell $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.$mul$rtl/pe_mac.v:46$57 ($mul).
Removed top 8 bits (of 16) from port B of cell $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.$mul$rtl/pe_mac.v:46$57 ($mul).
Removed top 16 bits (of 32) from port B of cell $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.$add$rtl/pe_mac.v:56$60 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$add$rtl/deserializer.v:45$262 ($add).
Removed top 24 bits (of 32) from port Y of cell $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$add$rtl/deserializer.v:45$262 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$add$rtl/deserializer.v:46$263 ($add).
Removed top 24 bits (of 32) from port Y of cell $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$add$rtl/deserializer.v:46$263 ($add).
Removed top 1 bits (of 8) from port B of cell $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$eq$rtl/deserializer.v:49$264 ($eq).
Removed top 2 bits (of 3) from port B of cell $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$auto$opt_dff.cc:195:make_patterns_logic$1924 ($ne).
Removed top 127 bits (of 128) from wire $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$0\kept_shift_reg[127:0].
Removed top 127 bits (of 128) from wire $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$0\shift_reg[127:0].
Removed top 24 bits (of 32) from wire $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.$add$rtl/deserializer.v:45$262_Y.
Removed top 31 bits (of 32) from port B of cell $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.$add$rtl/serializer.v:52$159 ($add).
Removed top 22 bits (of 32) from port Y of cell $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.$add$rtl/serializer.v:52$159 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.$add$rtl/serializer.v:53$160 ($add).
Removed top 22 bits (of 32) from port Y of cell $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.$add$rtl/serializer.v:53$160 ($add).
Removed top 1 bits (of 10) from port B of cell $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.$eq$rtl/serializer.v:57$163 ($eq).
Removed top 22 bits (of 32) from wire $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.$add$rtl/serializer.v:52$159_Y.

8.10. Executing PEEPOPT pass (run peephole optimizers).

8.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..
Removed 0 unused cells and 4 unused wires.
<suppressed ~2 debug messages>

8.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4:
  creating $macc model for $add$rtl/systolic4x4.v:124$255 ($add).
  creating $alu model for $macc $add$rtl/systolic4x4.v:124$255.
  creating $alu model for $ge$rtl/systolic4x4.v:126$256 ($ge): new $alu
  creating $alu cell for $ge$rtl/systolic4x4.v:126$256: $auto$alumacc.cc:485:replace_alu$2992
  creating $alu cell for $add$rtl/systolic4x4.v:124$255: $auto$alumacc.cc:485:replace_alu$3001
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC:
  creating $macc model for $add$rtl/pe_mac.v:56$60 ($add).
  creating $macc model for $mul$rtl/pe_mac.v:46$57 ($mul).
  creating $alu model for $macc $add$rtl/pe_mac.v:56$60.
  creating $macc cell for $mul$rtl/pe_mac.v:46$57: $auto$alumacc.cc:365:replace_macc$3004
  creating $alu cell for $add$rtl/pe_mac.v:56$60: $auto$alumacc.cc:485:replace_alu$3005
  created 1 $alu and 1 $macc cells.
Extracting $alu and $macc cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000:
  creating $macc model for $add$rtl/deserializer.v:45$262 ($add).
  creating $macc model for $add$rtl/deserializer.v:46$263 ($add).
  creating $alu model for $macc $add$rtl/deserializer.v:46$263.
  creating $alu model for $macc $add$rtl/deserializer.v:45$262.
  creating $alu cell for $add$rtl/deserializer.v:45$262: $auto$alumacc.cc:485:replace_alu$3008
  creating $alu cell for $add$rtl/deserializer.v:46$263: $auto$alumacc.cc:485:replace_alu$3011
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000:
  creating $macc model for $add$rtl/serializer.v:52$159 ($add).
  creating $macc model for $add$rtl/serializer.v:53$160 ($add).
  creating $alu model for $macc $add$rtl/serializer.v:53$160.
  creating $alu model for $macc $add$rtl/serializer.v:52$159.
  creating $alu cell for $add$rtl/serializer.v:52$159: $auto$alumacc.cc:485:replace_alu$3014
  creating $alu cell for $add$rtl/serializer.v:53$160: $auto$alumacc.cc:485:replace_alu$3017
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module Systolic4x4_serial_io:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module top_wrapper:
  created 0 $alu and 0 $macc cells.

8.13. Executing SHARE pass (SAT-based resource sharing).

8.14. Executing OPT pass (performing simple optimizations).

8.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.14.6. Executing OPT_DFF pass (perform DFF optimizations).

8.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

8.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.14.9. Rerunning OPT passes. (Maybe there is more to do..)

8.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

8.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.14.13. Executing OPT_DFF pass (perform DFF optimizations).

8.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.14.16. Finished OPT passes. (There is nothing left to do.)

8.15. Executing MEMORY pass.

8.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

8.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

8.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

8.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

8.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

8.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

8.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

8.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

8.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.17. Executing OPT pass (performing simple optimizations).

8.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
<suppressed ~47 debug messages>
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
<suppressed ~13 debug messages>
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
<suppressed ~3 debug messages>
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.17.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$1610 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = \B_in [127:120], Q = \B_shift[24], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$1870 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = \A_in [127:120], Q = \A_shift[6], rval = 8'00000000).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1597 ($sdffce) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1597 ($sdffce) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1597 ($sdffce) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$1597 ($sdffce) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$1597 ($sdffce) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$1597 ($sdffce) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$1597 ($sdffce) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$1597 ($sdffce) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.

8.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..
Removed 2 unused cells and 53 unused wires.
<suppressed ~4 debug messages>

8.17.5. Rerunning OPT passes. (Removed registers in this run.)

8.17.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.17.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.17.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$1835 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = \A_in [95:88], Q = \A_shift[13], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$1627 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = \B_in [119:112], Q = \B_shift[21], rval = 8'00000000).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1626 ($sdffce) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1626 ($sdffce) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1626 ($sdffce) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$1626 ($sdffce) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$1626 ($sdffce) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$1626 ($sdffce) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$1626 ($sdffce) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$1626 ($sdffce) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.

8.17.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

8.17.10. Rerunning OPT passes. (Removed registers in this run.)

8.17.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.17.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.17.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$1800 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = \A_in [63:56], Q = \A_shift[20], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$1643 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = \B_in [111:104], Q = \B_shift[18], rval = 8'00000000).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1764 ($sdffce) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1764 ($sdffce) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1764 ($sdffce) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$1764 ($sdffce) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$1764 ($sdffce) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$1764 ($sdffce) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$1764 ($sdffce) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$1764 ($sdffce) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.

8.17.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

8.17.15. Rerunning OPT passes. (Removed registers in this run.)

8.17.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.17.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.17.18. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$1765 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = \A_in [31:24], Q = \A_shift[27], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$1658 ($dffe) from module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 (D = \B_in [103:96], Q = \B_shift[15], rval = 8'00000000).

8.17.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

8.17.20. Rerunning OPT passes. (Removed registers in this run.)

8.17.21. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.17.22. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.17.23. Executing OPT_DFF pass (perform DFF optimizations).

8.17.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.17.25. Finished fast OPT passes.

8.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

8.19. Executing OPT pass (performing simple optimizations).

8.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \Systolic4x4_serial_io..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~32 debug messages>

8.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
  Optimizing cells in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
  Optimizing cells in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
  Optimizing cells in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
  Optimizing cells in module \Systolic4x4_serial_io.
  Optimizing cells in module \top_wrapper.
Performed a total of 0 changes.

8.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 0 cells.

8.19.6. Executing OPT_SHARE pass.

8.19.7. Executing OPT_DFF pass (perform DFF optimizations).

8.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..

8.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.19.10. Finished OPT passes. (There is nothing left to do.)

8.20. Executing TECHMAP pass (map to technology primitives).

8.20.1. Executing Verilog-2005 frontend: /nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.20.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001010 for cells of type $lcu.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod$bee2d9b174e5d569acba3e70eed4e815564102b5\_90_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add \A_reg * \B_reg (8x8 bits, signed)
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010000 for cells of type $fa.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$a7817265ef3ab2ee43da53bbd8a90f6450d412d9\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dffe.
No more expansions possible.
<suppressed ~1552 debug messages>

8.21. Executing OPT pass (performing simple optimizations).

8.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
<suppressed ~367 debug messages>
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
<suppressed ~287 debug messages>
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
<suppressed ~98 debug messages>
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
<suppressed ~117 debug messages>
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
<suppressed ~183 debug messages>
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
<suppressed ~237 debug messages>
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
<suppressed ~420 debug messages>
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
<suppressed ~33 debug messages>
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 291 cells.

8.21.3. Executing OPT_DFF pass (perform DFF optimizations).

8.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..
Removed 173 unused cells and 608 unused wires.
<suppressed ~177 debug messages>

8.21.5. Finished fast OPT passes.

8.22. Executing ABC pass (technology mapping using ABC).

8.22.1. Extracting gate netlist of module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4' to `<abc-temp-dir>/input.blif'..
Extracted 389 gates and 809 wires to a netlist network with 419 inputs and 230 outputs.

8.22.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

8.22.1.2. Re-integrating ABC results.
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:              NAND cells:       22
ABC RESULTS:                OR cells:       46
ABC RESULTS:             ORNOT cells:       12
ABC RESULTS:               XOR cells:       30
ABC RESULTS:               MUX cells:      193
ABC RESULTS:            ANDNOT cells:       49
ABC RESULTS:        internal signals:      160
ABC RESULTS:           input signals:      419
ABC RESULTS:          output signals:      230
Removing temp directory.

8.22.2. Extracting gate netlist of module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC' to `<abc-temp-dir>/input.blif'..
Extracted 730 gates and 796 wires to a netlist network with 65 inputs and 48 outputs.

8.22.2.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

8.22.2.2. Re-integrating ABC results.
ABC RESULTS:             ORNOT cells:       27
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOT cells:       23
ABC RESULTS:              NAND cells:       56
ABC RESULTS:               AND cells:       45
ABC RESULTS:                OR cells:      101
ABC RESULTS:               NOR cells:       45
ABC RESULTS:            ANDNOT cells:      222
ABC RESULTS:               XOR cells:      169
ABC RESULTS:              XNOR cells:       56
ABC RESULTS:        internal signals:      683
ABC RESULTS:           input signals:       65
ABC RESULTS:          output signals:       48
Removing temp directory.

8.22.3. Extracting gate netlist of module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000' to `<abc-temp-dir>/input.blif'..
Extracted 76 gates and 97 wires to a netlist network with 20 inputs and 24 outputs.

8.22.3.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

8.22.3.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        8
ABC RESULTS:                OR cells:        7
ABC RESULTS:             ORNOT cells:        5
ABC RESULTS:               XOR cells:       14
ABC RESULTS:            ANDNOT cells:       17
ABC RESULTS:               MUX cells:        3
ABC RESULTS:               AND cells:        4
ABC RESULTS:        internal signals:       53
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       24
Removing temp directory.

8.22.4. Extracting gate netlist of module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000' to `<abc-temp-dir>/input.blif'..
Extracted 62 gates and 83 wires to a netlist network with 21 inputs and 21 outputs.

8.22.4.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

8.22.4.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        8
ABC RESULTS:                OR cells:        7
ABC RESULTS:              XNOR cells:        5
ABC RESULTS:            ANDNOT cells:       11
ABC RESULTS:               AND cells:        2
ABC RESULTS:               XOR cells:       13
ABC RESULTS:        internal signals:       41
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       21
Removing temp directory.

8.22.5. Extracting gate netlist of module `\Systolic4x4_serial_io' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

8.22.6. Extracting gate netlist of module `\top_wrapper' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

8.23. Executing OPT pass (performing simple optimizations).

8.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4.
<suppressed ~32 debug messages>
Optimizing module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC.
Optimizing module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000.
<suppressed ~2 debug messages>
Optimizing module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000.
Optimizing module Systolic4x4_serial_io.
Optimizing module top_wrapper.

8.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
<suppressed ~6 debug messages>
Finding identical cells in module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Finding identical cells in module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Finding identical cells in module `\Systolic4x4_serial_io'.
Finding identical cells in module `\top_wrapper'.
Removed a total of 3 cells.

8.23.3. Executing OPT_DFF pass (perform DFF optimizations).

8.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4..
Finding unused cells or wires in module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC..
Finding unused cells or wires in module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000..
Finding unused cells or wires in module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000..
Finding unused cells or wires in module \Systolic4x4_serial_io..
Finding unused cells or wires in module \top_wrapper..
Removed 2 unused cells and 1085 unused wires.
<suppressed ~6 debug messages>

8.23.5. Finished fast OPT passes.

8.24. Executing HIERARCHY pass (managing design hierarchy).

8.24.1. Analyzing design hierarchy..
Top module:  \top_wrapper
Used module:     \Systolic4x4_serial_io
Used module:         $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000
Used module:         $paramod\serializer\WIDTH=s32'00000000000000000000001000000000
Used module:         $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4
Used module:             $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC

8.24.2. Analyzing design hierarchy..
Top module:  \top_wrapper
Used module:     \Systolic4x4_serial_io
Used module:         $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000
Used module:         $paramod\serializer\WIDTH=s32'00000000000000000000001000000000
Used module:         $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4
Used module:             $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC
Removed 0 unused modules.

8.25. Printing statistics.

=== $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 ===

   Number of wires:                312
   Number of wire bits:           2699
   Number of public wires:         155
   Number of public wire bits:    2343
   Number of ports:                  7
   Number of port bits:            772
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1271
     $_ANDNOT_                      48
     $_AND_                          1
     $_DFFE_PN0N_                   32
     $_DFFE_PN0P_                  512
     $_DFFE_PP_                    192
     $_DFF_PN0_                      3
     $_MUX_                        193
     $_NAND_                        21
     $_NOR_                          3
     $_NOT_                          1
     $_ORNOT_                       12
     $_OR_                          46
     $_SDFFCE_PN0P_                 64
     $_SDFFCE_PP0P_                 96
     $_XNOR_                         1
     $_XOR_                         30
     $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC     16

=== $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC ===

   Number of wires:                747
   Number of wire bits:            941
   Number of public wires:          13
   Number of public wire bits:     132
   Number of ports:                  9
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                809
     $_ANDNOT_                     222
     $_AND_                         45
     $_DFFE_PN0P_                   64
     $_MUX_                          1
     $_NAND_                        56
     $_NOR_                         45
     $_NOT_                         23
     $_ORNOT_                       27
     $_OR_                         101
     $_XNOR_                        56
     $_XOR_                        169

=== $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000 ===

   Number of wires:                 60
   Number of wire bits:            469
   Number of public wires:          13
   Number of public wire bits:     408
   Number of ports:                  7
   Number of port bits:            134
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                336
     $_ANDNOT_                      17
     $_AND_                          3
     $_DFFE_PN0P_                  273
     $_DFF_PN0_                      2
     $_MUX_                          3
     $_NAND_                         8
     $_NOR_                          2
     $_NOT_                          2
     $_ORNOT_                        5
     $_OR_                           7
     $_XOR_                         14

=== $paramod\serializer\WIDTH=s32'00000000000000000000001000000000 ===

   Number of wires:                 46
   Number of wire bits:           1633
   Number of public wires:          13
   Number of public wire bits:    1564
   Number of ports:                  7
   Number of port bits:            518
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 70
     $_ANDNOT_                      11
     $_AND_                          2
     $_DFFE_PN0P_                   20
     $_DFF_PN0_                      1
     $_NAND_                         8
     $_NOT_                          2
     $_ORNOT_                        1
     $_OR_                           7
     $_XNOR_                         5
     $_XOR_                         13

=== Systolic4x4_serial_io ===

   Number of wires:                 32
   Number of wire bits:            797
   Number of public wires:          32
   Number of public wire bits:     797
   Number of ports:                 13
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4      1
     $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000      2
     $paramod\serializer\WIDTH=s32'00000000000000000000001000000000      1

=== top_wrapper ===

   Number of wires:                 13
   Number of wire bits:             13
   Number of public wires:          13
   Number of public wire bits:      13
   Number of ports:                 13
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     Systolic4x4_serial_io           1

=== design hierarchy ===

   top_wrapper                       1
     Systolic4x4_serial_io           1
       $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4      1
         $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC     16
       $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000      2
       $paramod\serializer\WIDTH=s32'00000000000000000000001000000000      1

   Number of wires:              12475
   Number of wire bits:          21136
   Number of public wires:         447
   Number of public wire bits:    7645
   Number of ports:                198
   Number of port bits:           2672
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              14941
     $_ANDNOT_                    3645
     $_AND_                        729
     $_DFFE_PN0N_                   32
     $_DFFE_PN0P_                 2102
     $_DFFE_PP_                    192
     $_DFF_PN0_                      8
     $_MUX_                        215
     $_NAND_                       941
     $_NOR_                        727
     $_NOT_                        375
     $_ORNOT_                      455
     $_OR_                        1683
     $_SDFFCE_PN0P_                 64
     $_SDFFCE_PP0P_                 96
     $_XNOR_                       902
     $_XOR_                       2775

8.26. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4...
Checking module $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC...
Checking module $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000...
Checking module $paramod\serializer\WIDTH=s32'00000000000000000000001000000000...
Checking module Systolic4x4_serial_io...
Checking module top_wrapper...
Found and reported 0 problems.

9. Executing HIERARCHY pass (managing design hierarchy).

9.1. Analyzing design hierarchy..
Top module:  \top_wrapper
Used module:     \Systolic4x4_serial_io
Used module:         $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000
Used module:         $paramod\serializer\WIDTH=s32'00000000000000000000001000000000
Used module:         $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4
Used module:             $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC

9.2. Analyzing design hierarchy..
Top module:  \top_wrapper
Used module:     \Systolic4x4_serial_io
Used module:         $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000
Used module:         $paramod\serializer\WIDTH=s32'00000000000000000000001000000000
Used module:         $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4
Used module:             $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC
Removed 0 unused modules.

10. Printing statistics.

=== $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4 ===

   Number of wires:                312
   Number of wire bits:           2699
   Number of public wires:         155
   Number of public wire bits:    2343
   Number of ports:                  7
   Number of port bits:            772
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1271
     $_ANDNOT_                      48
     $_AND_                          1
     $_DFFE_PN0N_                   32
     $_DFFE_PN0P_                  512
     $_DFFE_PP_                    192
     $_DFF_PN0_                      3
     $_MUX_                        193
     $_NAND_                        21
     $_NOR_                          3
     $_NOT_                          1
     $_ORNOT_                       12
     $_OR_                          46
     $_SDFFCE_PN0P_                 64
     $_SDFFCE_PP0P_                 96
     $_XNOR_                         1
     $_XOR_                         30
     $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC     16

=== $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC ===

   Number of wires:                747
   Number of wire bits:            941
   Number of public wires:          13
   Number of public wire bits:     132
   Number of ports:                  9
   Number of port bits:             68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                809
     $_ANDNOT_                     222
     $_AND_                         45
     $_DFFE_PN0P_                   64
     $_MUX_                          1
     $_NAND_                        56
     $_NOR_                         45
     $_NOT_                         23
     $_ORNOT_                       27
     $_OR_                         101
     $_XNOR_                        56
     $_XOR_                        169

=== $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000 ===

   Number of wires:                 60
   Number of wire bits:            469
   Number of public wires:          13
   Number of public wire bits:     408
   Number of ports:                  7
   Number of port bits:            134
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                336
     $_ANDNOT_                      17
     $_AND_                          3
     $_DFFE_PN0P_                  273
     $_DFF_PN0_                      2
     $_MUX_                          3
     $_NAND_                         8
     $_NOR_                          2
     $_NOT_                          2
     $_ORNOT_                        5
     $_OR_                           7
     $_XOR_                         14

=== $paramod\serializer\WIDTH=s32'00000000000000000000001000000000 ===

   Number of wires:                 46
   Number of wire bits:           1633
   Number of public wires:          13
   Number of public wire bits:    1564
   Number of ports:                  7
   Number of port bits:            518
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 70
     $_ANDNOT_                      11
     $_AND_                          2
     $_DFFE_PN0P_                   20
     $_DFF_PN0_                      1
     $_NAND_                         8
     $_NOT_                          2
     $_ORNOT_                        1
     $_OR_                           7
     $_XNOR_                         5
     $_XOR_                         13

=== Systolic4x4_serial_io ===

   Number of wires:                 32
   Number of wire bits:            797
   Number of public wires:          32
   Number of public wire bits:     797
   Number of ports:                 13
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4      1
     $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000      2
     $paramod\serializer\WIDTH=s32'00000000000000000000001000000000      1

=== top_wrapper ===

   Number of wires:                 13
   Number of wire bits:             13
   Number of public wires:          13
   Number of public wire bits:      13
   Number of ports:                 13
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     Systolic4x4_serial_io           1

=== design hierarchy ===

   top_wrapper                       1
     Systolic4x4_serial_io           1
       $paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4      1
         $paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC     16
       $paramod\deserializer\WIDTH=s32'00000000000000000000000010000000      2
       $paramod\serializer\WIDTH=s32'00000000000000000000001000000000      1

   Number of wires:              12475
   Number of wire bits:          21136
   Number of public wires:         447
   Number of public wire bits:    7645
   Number of ports:                198
   Number of port bits:           2672
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              14941
     $_ANDNOT_                    3645
     $_AND_                        729
     $_DFFE_PN0N_                   32
     $_DFFE_PN0P_                 2102
     $_DFFE_PP_                    192
     $_DFF_PN0_                      8
     $_MUX_                        215
     $_NAND_                       941
     $_NOR_                        727
     $_NOT_                        375
     $_ORNOT_                      455
     $_OR_                        1683
     $_SDFFCE_PN0P_                 64
     $_SDFFCE_PP0P_                 96
     $_XNOR_                       902
     $_XOR_                       2775

11. Executing Verilog backend.

11.1. Executing BMUXMAP pass.

11.2. Executing DEMUXMAP pass.
Dumping module `$paramod$d3d5788cdda5471de1680ab667385b769574627d\Systolic4x4'.
Dumping module `$paramod$fa674685d90c05290de176cbd2c717b5b455720d\PE_MAC'.
Dumping module `$paramod\deserializer\WIDTH=s32'00000000000000000000000010000000'.
Dumping module `$paramod\serializer\WIDTH=s32'00000000000000000000001000000000'.
Dumping module `\Systolic4x4_serial_io'.
Dumping module `\top_wrapper'.

Warnings: 2 unique messages, 6 total
End of script. Logfile hash: 1f80258fb8, CPU: user 13.86s system 0.20s, MEM: 55.65 MB peak
Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)
Time spent: 30% 528x opt_dff (4 sec), 27% 534x opt_clean (3 sec), ...
