# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Latest.ip_user_files/bd/design_1/ip/design_1_rst_ps8_0_99M_0/sim/design_1_rst_ps8_0_99M_0.vhd" \
"../../../../Latest.ip_user_files/bd/design_1/ip/design_1_c_counter_binary_0_0/sim/design_1_c_counter_binary_0_0.vhd" \

# Do not sort compile order
nosort
