# Reading C:/altera/12.1/modelsim_ase/tcl/vsim/pref.tcl 
# do controle_run_msim_gate_systemverilog.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+. {controle_6_1200mv_85c_slow.svo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module controle
# 
# Top level modules:
# 	controle
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/Área\ de\ Trabalho/MIPS/21\ -\ Unidade\ de\ Controle/TestBench {C:/Users/thiag/OneDrive/Área de Trabalho/MIPS/21 - Unidade de Controle/TestBench/controle_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module controle_tb
# 
# Top level modules:
# 	controle_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs="+acc"  controle_tb
# vsim +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps controle_tb 
# Loading sv_std.std
# Loading work.controle_tb
# Loading work.controle
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading altera_ver.dffeas
# SDF 10.1b Compiler 2012.04 Apr 27 2012
# 
# Loading instances from controle_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from controle_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /controle_tb File: C:/Users/thiag/OneDrive/Área de Trabalho/MIPS/21 - Unidade de Controle/TestBench/controle_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# |clk|rst| opcode | funct  |ALUControl|ALUSrcA|ALUSrcB|Branch|IorD|IRWrite|MemtoReg|PCSrc|PCWrite|RegDst|RegWrite|MemWrite|BranchNE|
# | 0 | 1 | 100011 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 1 | 100011 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 100011 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 100011 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 100011 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 100011 | 100000 |    010    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 100011 | 100000 |    010    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 100011 | 100000 |    010    |   0  |   00   |   0   |  1   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 100011 | 100000 |    010    |   0  |   00   |   0   |  1   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 100011 | 100000 |    010    |   0  |   00   |   0   |  0   |  0   |   1   | 00  |   0   |  0   |    1   |   0    |   0    | OK
# | 0 | 0 | 100011 | 100000 |    010    |   0  |   00   |   0   |  0   |  0   |   1   | 00  |   0   |  0   |    1   |   0    |   0    | OK
# | 1 | 0 | 100011 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 101011 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 101011 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 101011 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 101011 | 100000 |    010    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 101011 | 100000 |    010    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 101011 | 100000 |    010    |   0  |   00   |   0   |  1   |  0   |   0   | 00  |   0   |  0   |    0   |   1    |   0    | OK
# | 0 | 0 | 101011 | 100000 |    010    |   0  |   00   |   0   |  1   |  0   |   0   | 00  |   0   |  0   |    0   |   1    |   0    | OK
# | 1 | 0 | 101011 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100000 |    010    |   1  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100000 |    010    |   1  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100000 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100000 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100010 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100010 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100010 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100010 |    110    |   1  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100010 |    110    |   1  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100010 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100010 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100010 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100100 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100100 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100100 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100100 |    000    |   1  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100100 |    000    |   1  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100100 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100100 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100100 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100101 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100101 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100101 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100101 |    001    |   1  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100101 |    001    |   1  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100101 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100101 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100101 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 101010 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000000 | 101010 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 101010 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000000 | 101010 |    111    |   1  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 101010 |    111    |   1  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000000 | 101010 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | OK
# | 0 | 0 | 000000 | 101010 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | OK
# | 1 | 0 | 000000 | 101010 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000100 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000100 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000100 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000100 | 100000 |    110    |   1  |   00   |   1   |  0   |  0   |   0   | 01  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000100 | 100000 |    110    |   1  |   00   |   1   |  0   |  0   |   0   | 01  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000100 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 001000 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 001000 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 001000 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 001000 | 100000 |    010    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 001000 | 100000 |    010    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 001000 | 100000 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    1   |   0    |   0    | OK
# | 0 | 0 | 001000 | 100000 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    1   |   0    |   0    | OK
# | 1 | 0 | 001000 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000010 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000010 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000010 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000010 | 100000 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 10  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000010 | 100000 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 10  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000010 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100111 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100111 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100111 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100111 |    100    |   1  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100111 |    100    |   1  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100111 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100111 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100111 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100110 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100110 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100110 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100110 |    011    |   1  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100110 |    011    |   1  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100110 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100110 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100110 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 001101 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 001101 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 001101 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 001101 | 100000 |    001    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 001101 | 100000 |    001    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 001101 | 100000 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    1   |   0    |   0    | OK
# | 0 | 0 | 001101 | 100000 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    1   |   0    |   0    | OK
# | 1 | 0 | 001101 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 001110 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 001110 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 001110 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 001110 | 100000 |    011    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 001110 | 100000 |    011    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 001110 | 100000 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    1   |   0    |   0    | OK
# | 0 | 0 | 001110 | 100000 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    1   |   0    |   0    | OK
# | 1 | 0 | 001110 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 001010 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 001010 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 001010 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 001010 | 100000 |    111    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 001010 | 100000 |    111    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 001010 | 100000 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    1   |   0    |   0    | OK
# | 0 | 0 | 001010 | 100000 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    1   |   0    |   0    | OK
# | 1 | 0 | 001010 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000101 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000101 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000101 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000101 | 100000 |    110    |   1  |   00   |   1   |  0   |  0   |   0   | 01  |   0   |  0   |    0   |   0    |   1    | OK
# | 0 | 0 | 000101 | 100000 |    110    |   1  |   00   |   1   |  0   |  0   |   0   | 01  |   0   |  0   |    0   |   0    |   1    | OK
# | 1 | 0 | 000101 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# Testes Efetuados  = 126
# Erros Encontrados = 0
# Break in Module controle_tb at C:/Users/thiag/OneDrive/Área de Trabalho/MIPS/21 - Unidade de Controle/TestBench/controle_tb.sv line 147
# Simulation Breakpoint: Break in Module controle_tb at C:/Users/thiag/OneDrive/Área de Trabalho/MIPS/21 - Unidade de Controle/TestBench/controle_tb.sv line 147
# MACRO ./controle_run_msim_gate_systemverilog.do PAUSED at line 17
do controle_run_msim_gate_systemverilog.do
# transcript on
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {controle_6_1200mv_85c_slow.svo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module controle
# 
# Top level modules:
# 	controle
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/Área\ de\ Trabalho/MIPS/21\ -\ Unidade\ de\ Controle/TestBench {C:/Users/thiag/OneDrive/Área de Trabalho/MIPS/21 - Unidade de Controle/TestBench/controle_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module controle_tb
# 
# Top level modules:
# 	controle_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs="+acc"  controle_tb
# vsim +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps controle_tb 
# Loading sv_std.std
# Loading work.controle_tb
# Loading work.controle
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading altera_ver.dffeas
# Loading instances from controle_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from controle_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /controle_tb File: C:/Users/thiag/OneDrive/Área de Trabalho/MIPS/21 - Unidade de Controle/TestBench/controle_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# |clk|rst| opcode | funct  |ALUControl|ALUSrcA|ALUSrcB|Branch|IorD|IRWrite|MemtoReg|PCSrc|PCWrite|RegDst|RegWrite|MemWrite|BranchNE|
# | 0 | 1 | 100011 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 1 | 100011 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 100011 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 01, expected 11
# | 1 | 0 | 100011 | 100000 |    010    |   0  |   01   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 100011 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 100011 | 100000 |    010    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 100011 | 100000 |    010    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 10, expected 00
# | 1 | 0 | 100011 | 100000 |    010    |   0  |   10   |   0   |  1   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 100011 | 100000 |    010    |   0  |   00   |   0   |  1   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcA: 1, expected 0
# | 1 | 0 | 100011 | 100000 |    010    |   1  |   00   |   0   |  0   |  0   |   1   | 00  |   0   |  0   |    1   |   0    |   0    | ERROR
# | 0 | 0 | 100011 | 100000 |    010    |   0  |   00   |   0   |  0   |  0   |   1   | 00  |   0   |  0   |    1   |   0    |   0    | OK
# | 1 | 0 | 100011 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 101011 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 01, expected 11
# | 1 | 0 | 101011 | 100000 |    010    |   0  |   01   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 101011 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 101011 | 100000 |    010    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 101011 | 100000 |    010    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcA: 1, expected 0
# Error ALUSrcB: 10, expected 00
# | 1 | 0 | 101011 | 100000 |    010    |   1  |   10   |   0   |  1   |  0   |   0   | 00  |   0   |  0   |    0   |   1    |   0    | ERROR
# | 0 | 0 | 101011 | 100000 |    010    |   0  |   00   |   0   |  1   |  0   |   0   | 00  |   0   |  0   |    0   |   1    |   0    | OK
# | 1 | 0 | 101011 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 01, expected 11
# | 1 | 0 | 000000 | 100000 |    010    |   0  |   01   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 000000 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 10, expected 00
# | 1 | 0 | 000000 | 100000 |    010    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 000000 | 100000 |    010    |   1  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcA: 1, expected 0
# | 1 | 0 | 000000 | 100000 |    010    |   1  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | ERROR
# | 0 | 0 | 000000 | 100000 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100010 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 01, expected 11
# | 1 | 0 | 000000 | 100010 |    010    |   0  |   01   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 000000 | 100010 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 10, expected 00
# Error ALUControl: 010, expected 110
# | 1 | 0 | 000000 | 100010 |    010    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 000000 | 100010 |    110    |   1  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcA: 1, expected 0
# Error ALUControl: 110, expected 010
# | 1 | 0 | 000000 | 100010 |    110    |   1  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | ERROR
# | 0 | 0 | 000000 | 100010 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100010 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100100 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 01, expected 11
# | 1 | 0 | 000000 | 100100 |    010    |   0  |   01   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 000000 | 100100 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 10, expected 00
# Error ALUControl: 010, expected 000
# | 1 | 0 | 000000 | 100100 |    010    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 000000 | 100100 |    000    |   1  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcA: 1, expected 0
# Error ALUControl: 000, expected 010
# | 1 | 0 | 000000 | 100100 |    000    |   1  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | ERROR
# | 0 | 0 | 000000 | 100100 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100100 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100101 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 01, expected 11
# | 1 | 0 | 000000 | 100101 |    010    |   0  |   01   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 000000 | 100101 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 10, expected 00
# Error ALUControl: 011, expected 001
# | 1 | 0 | 000000 | 100101 |    011    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 000000 | 100101 |    001    |   1  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcA: 1, expected 0
# Error ALUControl: 000, expected 010
# | 1 | 0 | 000000 | 100101 |    000    |   1  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | ERROR
# | 0 | 0 | 000000 | 100101 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100101 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 101010 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 01, expected 11
# | 1 | 0 | 000000 | 101010 |    010    |   0  |   01   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 000000 | 101010 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 10, expected 00
# Error ALUControl: 011, expected 111
# | 1 | 0 | 000000 | 101010 |    011    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 000000 | 101010 |    111    |   1  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcA: 1, expected 0
# Error ALUControl: 110, expected 010
# | 1 | 0 | 000000 | 101010 |    110    |   1  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | ERROR
# | 0 | 0 | 000000 | 101010 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | OK
# | 1 | 0 | 000000 | 101010 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000100 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 01, expected 11
# | 1 | 0 | 000100 | 100000 |    010    |   0  |   01   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 000100 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error Branch: 0, expected 1
# Error ALUSrcB: 10, expected 00
# Error ALUControl: 010, expected 110
# | 1 | 0 | 000100 | 100000 |    010    |   1  |   10   |   0   |  0   |  0   |   0   | 01  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 000100 | 100000 |    110    |   1  |   00   |   1   |  0   |  0   |   0   | 01  |   0   |  0   |    0   |   0    |   0    | OK
# Error Branch: 1, expected 0
# Error ALUControl: 110, expected 010
# | 1 | 0 | 000100 | 100000 |    110    |   0  |   01   |   1   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 001000 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 01, expected 11
# | 1 | 0 | 001000 | 100000 |    010    |   0  |   01   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 001000 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 001000 | 100000 |    010    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 001000 | 100000 |    010    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcA: 1, expected 0
# Error ALUSrcB: 10, expected 00
# | 1 | 0 | 001000 | 100000 |    010    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    1   |   0    |   0    | ERROR
# | 0 | 0 | 001000 | 100000 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    1   |   0    |   0    | OK
# | 1 | 0 | 001000 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000010 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 01, expected 11
# | 1 | 0 | 000010 | 100000 |    010    |   0  |   01   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 000010 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcA: 1, expected 0
# Error ALUSrcB: 10, expected 00
# | 1 | 0 | 000010 | 100000 |    010    |   1  |   10   |   0   |  0   |  0   |   0   | 10  |   1   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 000010 | 100000 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 10  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000010 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100111 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 01, expected 11
# | 1 | 0 | 000000 | 100111 |    010    |   0  |   01   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 000000 | 100111 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 10, expected 00
# Error ALUControl: 010, expected 100
# | 1 | 0 | 000000 | 100111 |    010    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 000000 | 100111 |    100    |   1  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcA: 1, expected 0
# Error ALUControl: 100, expected 010
# | 1 | 0 | 000000 | 100111 |    100    |   1  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | ERROR
# | 0 | 0 | 000000 | 100111 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100111 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100110 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 01, expected 11
# | 1 | 0 | 000000 | 100110 |    010    |   0  |   01   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 000000 | 100110 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 10, expected 00
# | 1 | 0 | 000000 | 100110 |    011    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 000000 | 100110 |    011    |   1  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcA: 1, expected 0
# | 1 | 0 | 000000 | 100110 |    010    |   1  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | ERROR
# | 0 | 0 | 000000 | 100110 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100110 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 001101 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 01, expected 11
# | 1 | 0 | 001101 | 100000 |    010    |   0  |   01   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 001101 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUControl: 010, expected 001
# | 1 | 0 | 001101 | 100000 |    010    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 001101 | 100000 |    001    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcA: 1, expected 0
# Error ALUSrcB: 10, expected 00
# Error ALUControl: 000, expected 010
# | 1 | 0 | 001101 | 100000 |    000    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    1   |   0    |   0    | ERROR
# | 0 | 0 | 001101 | 100000 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    1   |   0    |   0    | OK
# | 1 | 0 | 001101 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 001110 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 01, expected 11
# | 1 | 0 | 001110 | 100000 |    010    |   0  |   01   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 001110 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUControl: 010, expected 011
# | 1 | 0 | 001110 | 100000 |    010    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 001110 | 100000 |    011    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcA: 1, expected 0
# Error ALUSrcB: 10, expected 00
# | 1 | 0 | 001110 | 100000 |    010    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    1   |   0    |   0    | ERROR
# | 0 | 0 | 001110 | 100000 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    1   |   0    |   0    | OK
# | 1 | 0 | 001110 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 001010 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 01, expected 11
# | 1 | 0 | 001010 | 100000 |    010    |   0  |   01   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 001010 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUControl: 010, expected 111
# | 1 | 0 | 001010 | 100000 |    010    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 001010 | 100000 |    111    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcA: 1, expected 0
# Error ALUSrcB: 10, expected 00
# Error ALUControl: 110, expected 010
# | 1 | 0 | 001010 | 100000 |    110    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    1   |   0    |   0    | ERROR
# | 0 | 0 | 001010 | 100000 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    1   |   0    |   0    | OK
# | 1 | 0 | 001010 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000101 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 01, expected 11
# | 1 | 0 | 000101 | 100000 |    010    |   0  |   01   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 000101 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error Branch: 0, expected 1
# Error ALUSrcB: 10, expected 00
# Error ALUControl: 010, expected 110
# | 1 | 0 | 000101 | 100000 |    010    |   1  |   10   |   0   |  0   |  0   |   0   | 01  |   0   |  0   |    0   |   0    |   1    | ERROR
# | 0 | 0 | 000101 | 100000 |    110    |   1  |   00   |   1   |  0   |  0   |   0   | 01  |   0   |  0   |    0   |   0    |   1    | OK
# Error Branch: 1, expected 0
# Error ALUControl: 110, expected 010
# | 1 | 0 | 000101 | 100000 |    110    |   0  |   01   |   1   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | ERROR
# Testes Efetuados  = 126
# Erros Encontrados = 69
# Break in Module controle_tb at C:/Users/thiag/OneDrive/Área de Trabalho/MIPS/21 - Unidade de Controle/TestBench/controle_tb.sv line 147
# Simulation Breakpoint: Break in Module controle_tb at C:/Users/thiag/OneDrive/Área de Trabalho/MIPS/21 - Unidade de Controle/TestBench/controle_tb.sv line 147
# MACRO ./controle_run_msim_gate_systemverilog.do PAUSED at line 17
do controle_run_msim_gate_systemverilog.do
# transcript on
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {controle_6_1200mv_85c_slow.svo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module controle
# 
# Top level modules:
# 	controle
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/Área\ de\ Trabalho/MIPS/21\ -\ Unidade\ de\ Controle/TestBench {C:/Users/thiag/OneDrive/Área de Trabalho/MIPS/21 - Unidade de Controle/TestBench/controle_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module controle_tb
# 
# Top level modules:
# 	controle_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs="+acc"  controle_tb
# vsim +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps controle_tb 
# Loading sv_std.std
# Loading work.controle_tb
# Loading work.controle
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading altera_ver.dffeas
# Loading instances from controle_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from controle_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /controle_tb File: C:/Users/thiag/OneDrive/Área de Trabalho/MIPS/21 - Unidade de Controle/TestBench/controle_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando Testbench
# |clk|rst| opcode | funct  |ALUControl|ALUSrcA|ALUSrcB|Branch|IorD|IRWrite|MemtoReg|PCSrc|PCWrite|RegDst|RegWrite|MemWrite|BranchNE|
# | 0 | 1 | 100011 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 1 | 100011 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 100011 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 100011 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 100011 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 100011 | 100000 |    010    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 100011 | 100000 |    010    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 100011 | 100000 |    010    |   0  |   00   |   0   |  1   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 100011 | 100000 |    010    |   0  |   00   |   0   |  1   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 100011 | 100000 |    010    |   0  |   00   |   0   |  0   |  0   |   1   | 00  |   0   |  0   |    1   |   0    |   0    | OK
# | 0 | 0 | 100011 | 100000 |    010    |   0  |   00   |   0   |  0   |  0   |   1   | 00  |   0   |  0   |    1   |   0    |   0    | OK
# | 1 | 0 | 100011 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 101011 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 101011 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 101011 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 101011 | 100000 |    010    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 101011 | 100000 |    010    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 101011 | 100000 |    010    |   0  |   00   |   0   |  1   |  0   |   0   | 00  |   0   |  0   |    0   |   1    |   0    | OK
# | 0 | 0 | 101011 | 100000 |    010    |   0  |   00   |   0   |  1   |  0   |   0   | 00  |   0   |  0   |    0   |   1    |   0    | OK
# | 1 | 0 | 101011 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 10, expected 00
# | 1 | 0 | 000000 | 100000 |    010    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 000000 | 100000 |    010    |   1  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100000 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100000 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100010 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100010 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100010 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 10, expected 00
# | 1 | 0 | 000000 | 100010 |    110    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 000000 | 100010 |    110    |   1  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUControl: 110, expected 010
# | 1 | 0 | 000000 | 100010 |    110    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | ERROR
# | 0 | 0 | 000000 | 100010 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100010 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100100 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100100 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100100 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 10, expected 00
# | 1 | 0 | 000000 | 100100 |    000    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 000000 | 100100 |    000    |   1  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100100 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100100 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100100 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100101 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100101 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100101 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 10, expected 00
# | 1 | 0 | 000000 | 100101 |    001    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 000000 | 100101 |    001    |   1  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100101 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100101 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100101 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 101010 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000000 | 101010 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 101010 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 10, expected 00
# | 1 | 0 | 000000 | 101010 |    111    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 000000 | 101010 |    111    |   1  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUControl: 110, expected 010
# | 1 | 0 | 000000 | 101010 |    110    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | ERROR
# | 0 | 0 | 000000 | 101010 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | OK
# | 1 | 0 | 000000 | 101010 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000100 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000100 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000100 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 10, expected 00
# | 1 | 0 | 000100 | 100000 |    110    |   1  |   10   |   1   |  0   |  0   |   0   | 01  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 000100 | 100000 |    110    |   1  |   00   |   1   |  0   |  0   |   0   | 01  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000100 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 001000 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 001000 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 001000 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 001000 | 100000 |    010    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 001000 | 100000 |    010    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 10, expected 00
# | 1 | 0 | 001000 | 100000 |    010    |   0  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    1   |   0    |   0    | ERROR
# | 0 | 0 | 001000 | 100000 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    1   |   0    |   0    | OK
# | 1 | 0 | 001000 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000010 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000010 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000010 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 10, expected 00
# | 1 | 0 | 000010 | 100000 |    010    |   0  |   10   |   0   |  0   |  0   |   0   | 10  |   1   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 000010 | 100000 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 10  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000010 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100111 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100111 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100111 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 10, expected 00
# | 1 | 0 | 000000 | 100111 |    100    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 000000 | 100111 |    100    |   1  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUControl: 110, expected 010
# | 1 | 0 | 000000 | 100111 |    110    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | ERROR
# | 0 | 0 | 000000 | 100111 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100111 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100110 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100110 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100110 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 10, expected 00
# | 1 | 0 | 000000 | 100110 |    011    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 000000 | 100110 |    011    |   1  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100110 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | OK
# | 0 | 0 | 000000 | 100110 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  1   |    1   |   0    |   0    | OK
# | 1 | 0 | 000000 | 100110 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 001101 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 001101 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 001101 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 001101 | 100000 |    001    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 001101 | 100000 |    001    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 10, expected 00
# | 1 | 0 | 001101 | 100000 |    010    |   0  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    1   |   0    |   0    | ERROR
# | 0 | 0 | 001101 | 100000 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    1   |   0    |   0    | OK
# | 1 | 0 | 001101 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 001110 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 001110 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 001110 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUControl: 111, expected 011
# | 1 | 0 | 001110 | 100000 |    111    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | ERROR
# | 0 | 0 | 001110 | 100000 |    011    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 10, expected 00
# Error ALUControl: 110, expected 010
# | 1 | 0 | 001110 | 100000 |    110    |   0  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    1   |   0    |   0    | ERROR
# | 0 | 0 | 001110 | 100000 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    1   |   0    |   0    | OK
# | 1 | 0 | 001110 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 001010 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 001010 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 001010 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 001010 | 100000 |    111    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 001010 | 100000 |    111    |   1  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 10, expected 00
# Error ALUControl: 110, expected 010
# | 1 | 0 | 001010 | 100000 |    110    |   0  |   10   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    1   |   0    |   0    | ERROR
# | 0 | 0 | 001010 | 100000 |    010    |   0  |   00   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    1   |   0    |   0    | OK
# | 1 | 0 | 001010 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000101 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# | 1 | 0 | 000101 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# | 0 | 0 | 000101 | 100000 |    010    |   0  |   11   |   0   |  0   |  0   |   0   | 00  |   0   |  0   |    0   |   0    |   0    | OK
# Error ALUSrcB: 10, expected 00
# | 1 | 0 | 000101 | 100000 |    110    |   1  |   10   |   1   |  0   |  0   |   0   | 01  |   0   |  0   |    0   |   0    |   1    | ERROR
# | 0 | 0 | 000101 | 100000 |    110    |   1  |   00   |   1   |  0   |  0   |   0   | 01  |   0   |  0   |    0   |   0    |   1    | OK
# | 1 | 0 | 000101 | 100000 |    010    |   0  |   01   |   0   |  0   |  1   |   0   | 00  |   1   |  0   |    0   |   0    |   0    | OK
# Testes Efetuados  = 126
# Erros Encontrados = 20
# Break in Module controle_tb at C:/Users/thiag/OneDrive/Área de Trabalho/MIPS/21 - Unidade de Controle/TestBench/controle_tb.sv line 147
# Simulation Breakpoint: Break in Module controle_tb at C:/Users/thiag/OneDrive/Área de Trabalho/MIPS/21 - Unidade de Controle/TestBench/controle_tb.sv line 147
# MACRO ./controle_run_msim_gate_systemverilog.do PAUSED at line 17
