/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  reg [4:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [14:0] celloutsig_0_4z;
  reg [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [14:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [15:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = celloutsig_1_9z ? celloutsig_1_9z : celloutsig_1_4z[4];
  assign celloutsig_1_15z = ~celloutsig_1_1z;
  assign celloutsig_0_10z = ~celloutsig_0_9z;
  assign celloutsig_0_12z = ~celloutsig_0_3z;
  assign celloutsig_1_8z = ~in_data[130];
  assign celloutsig_0_3z = ~((celloutsig_0_1z[0] | celloutsig_0_1z[4]) & in_data[14]);
  assign celloutsig_1_17z = celloutsig_1_13z[0] | ~(celloutsig_1_14z[2]);
  assign celloutsig_1_18z = celloutsig_1_14z[2] | celloutsig_1_2z[0];
  assign celloutsig_1_1z = celloutsig_1_0z[5] | celloutsig_1_0z[3];
  assign celloutsig_1_5z = celloutsig_1_0z[6] | celloutsig_1_4z[2];
  assign celloutsig_0_8z = celloutsig_0_4z[10] ^ in_data[22];
  assign celloutsig_1_19z = { celloutsig_1_14z[4:0], celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_18z } + { celloutsig_1_2z[0], celloutsig_1_17z, celloutsig_1_18z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_11z = { celloutsig_0_2z[6:1], celloutsig_0_6z } + { celloutsig_0_0z[6:2], celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_13z = { celloutsig_0_11z[5:1], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_8z } + { celloutsig_0_4z[9:6], celloutsig_0_4z[14:10] };
  assign celloutsig_1_11z = celloutsig_1_6z[9:3] + { celloutsig_1_6z[13:8], celloutsig_1_9z };
  assign celloutsig_1_14z = { celloutsig_1_10z, celloutsig_1_12z } / { 1'h1, celloutsig_1_13z[0], celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_2z = in_data[45:37] / { 1'h1, celloutsig_0_0z };
  assign celloutsig_1_9z = { celloutsig_1_6z[7], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_7z } === in_data[115:102];
  assign celloutsig_1_0z = in_data[160:154] % { 1'h1, in_data[128:123] };
  assign celloutsig_1_4z = celloutsig_1_0z % { 1'h1, celloutsig_1_2z[2], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_6z = { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z } % { 1'h1, in_data[183:174], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_13z = celloutsig_1_0z[6:2] % { 1'h1, in_data[101:98] };
  assign celloutsig_0_16z = ~ celloutsig_0_13z[7:2];
  assign celloutsig_0_15z = ~^ { celloutsig_0_4z[13:6], celloutsig_0_4z[14:10], celloutsig_0_4z[0], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_1_7z = ~^ { in_data[162:145], celloutsig_1_5z };
  assign celloutsig_0_0z = in_data[45:38] ^ in_data[48:41];
  assign celloutsig_1_12z = { celloutsig_1_4z[5:1], celloutsig_1_9z } ^ { celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_3z };
  always_latch
    if (clkin_data[32]) celloutsig_0_5z = 5'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_5z = celloutsig_0_1z;
  always_latch
    if (!clkin_data[64]) celloutsig_0_1z = 5'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_1z = in_data[48:44];
  always_latch
    if (!clkin_data[96]) celloutsig_1_2z = 4'h0;
    else if (clkin_data[0]) celloutsig_1_2z = celloutsig_1_0z[5:2];
  assign celloutsig_0_6z = ~((in_data[32] & celloutsig_0_1z[2]) | (celloutsig_0_3z & celloutsig_0_2z[0]));
  assign celloutsig_0_7z = ~((celloutsig_0_0z[1] & celloutsig_0_4z[0]) | (celloutsig_0_3z & celloutsig_0_3z));
  assign celloutsig_0_9z = ~((celloutsig_0_8z & in_data[19]) | (celloutsig_0_5z[3] & celloutsig_0_0z[4]));
  assign celloutsig_1_3z = ~((in_data[104] & celloutsig_1_0z[2]) | (in_data[145] & celloutsig_1_1z));
  assign { celloutsig_0_4z[0], celloutsig_0_4z[9:6], celloutsig_0_4z[14:10] } = ~ { celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_4z[5:1] = celloutsig_0_4z[14:10];
  assign { out_data[128], out_data[110:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
