{
  "Top": "system_top",
  "RtlTop": "system_top",
  "RtlPrefix": "",
  "RtlSubPrefix": "system_top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu11p",
    "Package": "-flga2577",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {"cover": {
      "index": "0",
      "direction": "inout",
      "srcType": "*",
      "srcSize": "4199872",
      "hwRefs": [
        {
          "type": "port",
          "interface": "cover_address0",
          "name": "cover_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "cover_ce0",
          "name": "cover_ce0",
          "usage": "control",
          "direction": "inout"
        },
        {
          "type": "port",
          "interface": "cover_we0",
          "name": "cover_we0",
          "usage": "control",
          "direction": "inout"
        },
        {
          "type": "port",
          "interface": "cover_d0",
          "name": "cover_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "cover_q0",
          "name": "cover_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "cover_address1",
          "name": "cover_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "cover_ce1",
          "name": "cover_ce1",
          "usage": "control",
          "direction": "inout"
        },
        {
          "type": "port",
          "interface": "cover_we1",
          "name": "cover_we1",
          "usage": "control",
          "direction": "inout"
        },
        {
          "type": "port",
          "interface": "cover_d1",
          "name": "cover_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "cover_q1",
          "name": "cover_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    }},
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=C:\/Projects\/system_top.zip",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_top system_top -name system_top",
      "set_directive_top system_top -name system_top",
      "set_directive_top system_top -name system_top",
      "set_directive_top system_top -name system_top",
      "set_directive_top system_top -name system_top",
      "set_directive_top system_top -name system_top",
      "set_directive_top system_top -name system_top",
      "set_directive_top system_top -name system_top",
      "set_directive_top system_top -name system_top",
      "set_directive_top system_top -name system_top",
      "set_directive_top system_top -name system_top"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "system_top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "system_top",
    "Version": "1.0",
    "DisplayName": "System_top",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_system_top_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/src\/cover.cxx",
      "..\/src\/dataset.cxx",
      "..\/src\/environment.cxx",
      "..\/src\/event.cxx",
      "..\/src\/file_reader.cxx",
      "..\/src\/patch.cxx",
      "..\/src\/point.cxx",
      "..\/src\/sim_utils.cxx",
      "..\/src\/superpoint.cxx",
      "..\/src\/system.cxx"
    ],
    "Vhdl": [
      "impl\/vhdl\/system_top_cover_add_patch.vhd",
      "impl\/vhdl\/system_top_cover_add_patch_prev_patch_superpoints_min.vhd",
      "impl\/vhdl\/system_top_cover_add_patch_prev_sp_min.vhd",
      "impl\/vhdl\/system_top_cover_make_patch_aligned_to_line.vhd",
      "impl\/vhdl\/system_top_cover_make_patch_aligned_to_line_init_patch_0_points_layer_num.vhd",
      "impl\/vhdl\/system_top_cover_make_patch_aligned_to_line_init_patch_n_points.vhd",
      "impl\/vhdl\/system_top_cover_make_patch_aligned_to_line_payload_points_layer_num.vhd",
      "impl\/vhdl\/system_top_cover_make_patch_aligned_to_line_payload_points_radius.vhd",
      "impl\/vhdl\/system_top_cover_make_patch_aligned_to_line_row_data_layer_num.vhd",
      "impl\/vhdl\/system_top_cover_make_patch_aligned_to_line_row_data_radius.vhd",
      "impl\/vhdl\/system_top_cover_make_patch_aligned_to_line_row_list.vhd",
      "impl\/vhdl\/system_top_dadd_64ns_64ns_64_4_full_dsp_1.vhd",
      "impl\/vhdl\/system_top_dadddsub_64ns_64ns_64_4_full_dsp_1.vhd",
      "impl\/vhdl\/system_top_dcmp_64ns_64ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/system_top_ddiv_64ns_64ns_64_13_no_dsp_1.vhd",
      "impl\/vhdl\/system_top_dmul_64ns_64ns_64_4_max_dsp_1.vhd",
      "impl\/vhdl\/system_top_mac_muladd_20s_14ns_20ns_20_4_1.vhd",
      "impl\/vhdl\/system_top_mul_mul_20s_14ns_20_4_1.vhd",
      "impl\/vhdl\/system_top_sitodp_32s_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/system_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/system_top_cover_add_patch.v",
      "impl\/verilog\/system_top_cover_add_patch_prev_patch_superpoints_min.v",
      "impl\/verilog\/system_top_cover_add_patch_prev_sp_min.v",
      "impl\/verilog\/system_top_cover_make_patch_aligned_to_line.v",
      "impl\/verilog\/system_top_cover_make_patch_aligned_to_line_init_patch_0_points_layer_num.v",
      "impl\/verilog\/system_top_cover_make_patch_aligned_to_line_init_patch_n_points.v",
      "impl\/verilog\/system_top_cover_make_patch_aligned_to_line_payload_points_layer_num.v",
      "impl\/verilog\/system_top_cover_make_patch_aligned_to_line_payload_points_radius.v",
      "impl\/verilog\/system_top_cover_make_patch_aligned_to_line_row_data_layer_num.v",
      "impl\/verilog\/system_top_cover_make_patch_aligned_to_line_row_data_radius.v",
      "impl\/verilog\/system_top_cover_make_patch_aligned_to_line_row_list.v",
      "impl\/verilog\/system_top_dadd_64ns_64ns_64_4_full_dsp_1.v",
      "impl\/verilog\/system_top_dadddsub_64ns_64ns_64_4_full_dsp_1.v",
      "impl\/verilog\/system_top_dcmp_64ns_64ns_1_2_no_dsp_1.v",
      "impl\/verilog\/system_top_ddiv_64ns_64ns_64_13_no_dsp_1.v",
      "impl\/verilog\/system_top_dmul_64ns_64ns_64_4_max_dsp_1.v",
      "impl\/verilog\/system_top_mac_muladd_20s_14ns_20ns_20_4_1.v",
      "impl\/verilog\/system_top_mul_mul_20s_14ns_20_4_1.v",
      "impl\/verilog\/system_top_sitodp_32s_64_2_no_dsp_1.v",
      "impl\/verilog\/system_top.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/system_top_ap_dadd_2_full_dsp_64_ip.tcl",
      "impl\/misc\/system_top_ap_dadddsub_2_full_dsp_64_ip.tcl",
      "impl\/misc\/system_top_ap_dcmp_0_no_dsp_64_ip.tcl",
      "impl\/misc\/system_top_ap_ddiv_11_no_dsp_64_ip.tcl",
      "impl\/misc\/system_top_ap_dmul_2_max_dsp_64_ip.tcl",
      "impl\/misc\/system_top_ap_sitodp_0_no_dsp_32_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/system_top.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["C:\/Projects\/ParticleCoverHLS\/solution2\/.debug\/system_top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "system_top_ap_dadd_2_full_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name system_top_ap_dadd_2_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "system_top_ap_dadddsub_2_full_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name system_top_ap_dadddsub_2_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "system_top_ap_dcmp_0_no_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name system_top_ap_dcmp_0_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "system_top_ap_ddiv_11_no_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 11 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name system_top_ap_ddiv_11_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "system_top_ap_dmul_2_max_dsp_64",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name system_top_ap_dmul_2_max_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "system_top_ap_sitodp_0_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name system_top_ap_sitodp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "cover_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "15",
      "portMap": {"cover_address0": "DATA"},
      "ports": ["cover_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "cover"
        }]
    },
    "cover_address1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "15",
      "portMap": {"cover_address1": "DATA"},
      "ports": ["cover_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "cover"
        }]
    },
    "cover_d0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "256",
      "portMap": {"cover_d0": "DATA"},
      "ports": ["cover_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "cover"
        }]
    },
    "cover_d1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "256",
      "portMap": {"cover_d1": "DATA"},
      "ports": ["cover_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "cover"
        }]
    },
    "cover_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "256",
      "portMap": {"cover_q0": "DATA"},
      "ports": ["cover_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "cover"
        }]
    },
    "cover_q1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "256",
      "portMap": {"cover_q1": "DATA"},
      "ports": ["cover_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "cover"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "cover_address0": {
      "dir": "out",
      "width": "15"
    },
    "cover_ce0": {
      "dir": "out",
      "width": "1"
    },
    "cover_we0": {
      "dir": "out",
      "width": "32"
    },
    "cover_d0": {
      "dir": "out",
      "width": "256"
    },
    "cover_q0": {
      "dir": "in",
      "width": "256"
    },
    "cover_address1": {
      "dir": "out",
      "width": "15"
    },
    "cover_ce1": {
      "dir": "out",
      "width": "1"
    },
    "cover_we1": {
      "dir": "out",
      "width": "32"
    },
    "cover_d1": {
      "dir": "out",
      "width": "256"
    },
    "cover_q1": {
      "dir": "in",
      "width": "256"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "system_top",
      "Instances": [{
          "ModuleName": "cover_make_patch_aligned_to_line",
          "InstanceName": "grp_cover_make_patch_aligned_to_line_fu_22",
          "Instances": [{
              "ModuleName": "cover_add_patch",
              "InstanceName": "grp_cover_add_patch_fu_11174"
            }]
        }]
    },
    "Info": {
      "cover_add_patch": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cover_make_patch_aligned_to_line": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "system_top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "cover_add_patch": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "174",
          "LatencyWorst": "271",
          "PipelineIIMin": "33",
          "PipelineIIMax": "271",
          "PipelineII": "33 ~ 271",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.738"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_49_1",
            "TripCount": "5",
            "Latency": "5",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_55_2",
            "TripCount": "5",
            "Latency": "5",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_59_3",
            "TripCount": "",
            "LatencyMin": "9",
            "LatencyMax": "29",
            "Latency": "9 ~ 29",
            "PipelineII": "5",
            "PipelineDepth": "5"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "3",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "178139",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "6",
          "LUT": "3370637",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "260",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "cover_make_patch_aligned_to_line": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.215"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_84_1_VITIS_LOOP_85_2",
            "TripCount": "2560",
            "Latency": "2560",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "VITIS_LOOP_91_3",
            "TripCount": "5",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [
              {
                "Name": "VITIS_LOOP_97_4",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "VITIS_LOOP_111_5",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "2050",
                "Latency": "0 ~ 2050",
                "PipelineII": "2",
                "PipelineDepth": "7"
              },
              {
                "Name": "VITIS_LOOP_123_6",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "1032",
                "Latency": "0 ~ 1032",
                "PipelineII": "1",
                "PipelineDepth": "11"
              },
              {
                "Name": "VITIS_LOOP_164_7",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "2"
              },
              {
                "Name": "VITIS_LOOP_175_8",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }
            ]
          },
          {
            "Name": "VITIS_LOOP_23_1",
            "TripCount": "5",
            "Latency": "5",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "78",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "1",
          "DSP": "17",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "221994",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "8",
          "LUT": "3391605",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "261",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "system_top": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.215"
        },
        "Area": {
          "BRAM_18K": "78",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "1",
          "DSP": "17",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "221997",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "8",
          "LUT": "3391619",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "261",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-02-22 13:09:12 -0500",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
