# RISC_V_Simulator
This project was created for the lecture Computer Organization and Design in the Master of Computer Science program at the Vorarlberg University of Applied Sciences. Its purpose is to simulate the execution of RISC-V instructions.
