============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon Apr 29 15:57:48 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(92)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(94)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(115)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.341869s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (45.4%)

RUN-1004 : used memory is 297 MB, reserved memory is 275 MB, peak memory is 302 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75694503624704"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4239132721152"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4226247819264"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75694503624704"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 2 trigger nets, 2 data nets.
KIT-1004 : Chipwatcher code = 1110101011111111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=2,BUS_DIN_NUM=2,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=34) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=34) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=2,BUS_DIN_NUM=2,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=2,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=2,BUS_DIN_NUM=2,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=34)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=34)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=2,BUS_DIN_NUM=2,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=2,BUS_DIN_NUM=2,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01},BUS_CTRL_POS='{32'sb0,32'sb0110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 25546/8 useful/useless nets, 14969/6 useful/useless insts
SYN-1016 : Merged 18 instances.
SYN-1032 : 25425/4 useful/useless nets, 15194/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 25409/16 useful/useless nets, 15182/12 useful/useless insts
SYN-1020 : Optimized 1 distributor mux.
SYN-1015 : Optimize round 1, 193 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.220721s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (67.8%)

RUN-1004 : used memory is 305 MB, reserved memory is 282 MB, peak memory is 307 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 2 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 8 instances.
SYN-1032 : 25593/2 useful/useless nets, 15366/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 81954, tnet num: 17145, tinst num: 15365, tnode num: 95653, tedge num: 133946.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 17145 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 103 (4.19), #lev = 5 (2.40)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 101 (4.26), #lev = 5 (2.38)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 283 instances into 101 LUTs, name keeping = 80%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 164 DFF/LATCH to SEQ ...
SYN-4009 : Pack 5 carry chain into lslice
SYN-4007 : Packing 86 adder to BLE ...
SYN-4008 : Packed 86 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.225201s wall, 1.359375s user + 0.062500s system = 1.421875s CPU (63.9%)

RUN-1004 : used memory is 325 MB, reserved memory is 315 MB, peak memory is 439 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.588317s wall, 2.250000s user + 0.062500s system = 2.312500s CPU (64.4%)

RUN-1004 : used memory is 325 MB, reserved memory is 315 MB, peak memory is 439 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net cmsdk_apb_slave_mux/PSEL2_n will be merged to another kept net GPIO_PSEL
SYN-5055 WARNING: The kept net U_APB_GPIO/PSEL will be merged to another kept net GPIO_PSEL
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR_P3[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR_P3[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR_P3[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR_P3[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR_P3[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[26] will be merged to another kept net HADDR_P3[26]
SYN-5055 WARNING: The kept net Interconncet/HADDR[25] will be merged to another kept net HADDR_P3[25]
SYN-5055 WARNING: The kept net Interconncet/HADDR[24] will be merged to another kept net HADDR_P3[24]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 24828/1 useful/useless nets, 14533/0 useful/useless insts
SYN-4016 : Net clk_gen_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (87 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4020 : Net clk_dup_7 is fbclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net clk_gen_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 14533 instances
RUN-0007 : 8711 luts, 2776 seqs, 1939 mslices, 980 lslices, 101 pads, 17 brams, 3 dsps
RUN-1001 : There are total 24828 nets
RUN-6004 WARNING: There are 44 nets with only 1 pin.
RUN-1001 : 14521 nets have 2 pins
RUN-1001 : 8838 nets have [3 - 5] pins
RUN-1001 : 818 nets have [6 - 10] pins
RUN-1001 : 325 nets have [11 - 20] pins
RUN-1001 : 216 nets have [21 - 99] pins
RUN-1001 : 66 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1328     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     417     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  53   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 69
PHY-3001 : Initial placement ...
PHY-3001 : design contains 14531 instances, 8711 luts, 2776 seqs, 2919 slices, 882 macros(2919 instances: 1939 mslices 980 lslices)
PHY-0007 : Cell area utilization is 74%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80221, tnet num: 16378, tinst num: 14531, tnode num: 92974, tedge num: 131468.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 16378 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.211417s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (59.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.36388e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 14531.
PHY-3001 : Level 1 #clusters 1935.
PHY-3001 : End clustering;  0.127043s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (12.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 74%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.14773e+06, overlap = 771.938
PHY-3002 : Step(2): len = 1.02897e+06, overlap = 881.344
PHY-3002 : Step(3): len = 697556, overlap = 1158.62
PHY-3002 : Step(4): len = 602559, overlap = 1248.91
PHY-3002 : Step(5): len = 481373, overlap = 1392.69
PHY-3002 : Step(6): len = 404080, overlap = 1513.75
PHY-3002 : Step(7): len = 325548, overlap = 1605.97
PHY-3002 : Step(8): len = 282930, overlap = 1642.59
PHY-3002 : Step(9): len = 240003, overlap = 1699.38
PHY-3002 : Step(10): len = 211807, overlap = 1745.38
PHY-3002 : Step(11): len = 184103, overlap = 1780.62
PHY-3002 : Step(12): len = 167510, overlap = 1782.91
PHY-3002 : Step(13): len = 146510, overlap = 1813.69
PHY-3002 : Step(14): len = 140954, overlap = 1822.88
PHY-3002 : Step(15): len = 126230, overlap = 1868.66
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.07723e-07
PHY-3002 : Step(16): len = 133086, overlap = 1834.47
PHY-3002 : Step(17): len = 151522, overlap = 1806.09
PHY-3002 : Step(18): len = 138742, overlap = 1823.25
PHY-3002 : Step(19): len = 140274, overlap = 1821.69
PHY-3002 : Step(20): len = 126586, overlap = 1819.97
PHY-3002 : Step(21): len = 125257, overlap = 1833.06
PHY-3002 : Step(22): len = 120285, overlap = 1813.59
PHY-3002 : Step(23): len = 120722, overlap = 1794.53
PHY-3002 : Step(24): len = 118506, overlap = 1811.78
PHY-3002 : Step(25): len = 118145, overlap = 1795.53
PHY-3002 : Step(26): len = 117184, overlap = 1784.12
PHY-3002 : Step(27): len = 117084, overlap = 1777.56
PHY-3002 : Step(28): len = 115662, overlap = 1791.44
PHY-3002 : Step(29): len = 114812, overlap = 1803.31
PHY-3002 : Step(30): len = 112704, overlap = 1805.41
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.15446e-07
PHY-3002 : Step(31): len = 122893, overlap = 1758
PHY-3002 : Step(32): len = 142886, overlap = 1706.41
PHY-3002 : Step(33): len = 146516, overlap = 1652.5
PHY-3002 : Step(34): len = 152676, overlap = 1638.09
PHY-3002 : Step(35): len = 149965, overlap = 1620.53
PHY-3002 : Step(36): len = 151389, overlap = 1657.88
PHY-3002 : Step(37): len = 148658, overlap = 1655.22
PHY-3002 : Step(38): len = 148974, overlap = 1639.09
PHY-3002 : Step(39): len = 144842, overlap = 1633.03
PHY-3002 : Step(40): len = 145034, overlap = 1629.28
PHY-3002 : Step(41): len = 142592, overlap = 1638.12
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.23089e-06
PHY-3002 : Step(42): len = 159556, overlap = 1644.88
PHY-3002 : Step(43): len = 171303, overlap = 1576.78
PHY-3002 : Step(44): len = 173274, overlap = 1548.25
PHY-3002 : Step(45): len = 175443, overlap = 1550.94
PHY-3002 : Step(46): len = 174992, overlap = 1534.53
PHY-3002 : Step(47): len = 176211, overlap = 1516.25
PHY-3002 : Step(48): len = 173917, overlap = 1512.12
PHY-3002 : Step(49): len = 174101, overlap = 1486.25
PHY-3002 : Step(50): len = 172763, overlap = 1495.12
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.46179e-06
PHY-3002 : Step(51): len = 193726, overlap = 1374.72
PHY-3002 : Step(52): len = 205452, overlap = 1341
PHY-3002 : Step(53): len = 212010, overlap = 1350.91
PHY-3002 : Step(54): len = 214997, overlap = 1364.12
PHY-3002 : Step(55): len = 212477, overlap = 1404.19
PHY-3002 : Step(56): len = 212545, overlap = 1404.91
PHY-3002 : Step(57): len = 209725, overlap = 1393.38
PHY-3002 : Step(58): len = 208624, overlap = 1368.84
PHY-3002 : Step(59): len = 206685, overlap = 1349.81
PHY-3002 : Step(60): len = 206341, overlap = 1319.66
PHY-3002 : Step(61): len = 203606, overlap = 1265.94
PHY-3002 : Step(62): len = 203911, overlap = 1286.16
PHY-3002 : Step(63): len = 202232, overlap = 1291.34
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.92357e-06
PHY-3002 : Step(64): len = 218332, overlap = 1260.31
PHY-3002 : Step(65): len = 228186, overlap = 1215.94
PHY-3002 : Step(66): len = 229733, overlap = 1216.56
PHY-3002 : Step(67): len = 230970, overlap = 1232
PHY-3002 : Step(68): len = 231705, overlap = 1208.25
PHY-3002 : Step(69): len = 232450, overlap = 1217.94
PHY-3002 : Step(70): len = 228169, overlap = 1277.25
PHY-3002 : Step(71): len = 228197, overlap = 1293.16
PHY-3002 : Step(72): len = 228031, overlap = 1265
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.84714e-06
PHY-3002 : Step(73): len = 241093, overlap = 1196.69
PHY-3002 : Step(74): len = 253391, overlap = 1143.53
PHY-3002 : Step(75): len = 256396, overlap = 1143.69
PHY-3002 : Step(76): len = 259458, overlap = 1155.03
PHY-3002 : Step(77): len = 263967, overlap = 1147.62
PHY-3002 : Step(78): len = 266527, overlap = 1143.41
PHY-3002 : Step(79): len = 266364, overlap = 1147.5
PHY-3002 : Step(80): len = 268061, overlap = 1154.16
PHY-3002 : Step(81): len = 269758, overlap = 1067.19
PHY-3002 : Step(82): len = 271562, overlap = 1046.34
PHY-3002 : Step(83): len = 269538, overlap = 1046
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.96943e-05
PHY-3002 : Step(84): len = 284500, overlap = 1035.62
PHY-3002 : Step(85): len = 298133, overlap = 1000.25
PHY-3002 : Step(86): len = 304308, overlap = 956.781
PHY-3002 : Step(87): len = 306332, overlap = 929.719
PHY-3002 : Step(88): len = 309234, overlap = 884.281
PHY-3002 : Step(89): len = 311661, overlap = 823.125
PHY-3002 : Step(90): len = 312688, overlap = 808.969
PHY-3002 : Step(91): len = 314583, overlap = 827.188
PHY-3002 : Step(92): len = 315546, overlap = 817.406
PHY-3002 : Step(93): len = 316854, overlap = 802.375
PHY-3002 : Step(94): len = 315389, overlap = 811.25
PHY-3002 : Step(95): len = 315689, overlap = 810.625
PHY-3002 : Step(96): len = 315995, overlap = 793.719
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 3.93886e-05
PHY-3002 : Step(97): len = 335480, overlap = 662.781
PHY-3002 : Step(98): len = 346602, overlap = 629.656
PHY-3002 : Step(99): len = 347840, overlap = 636.562
PHY-3002 : Step(100): len = 347493, overlap = 659.406
PHY-3002 : Step(101): len = 347849, overlap = 647.969
PHY-3002 : Step(102): len = 349289, overlap = 636.344
PHY-3002 : Step(103): len = 349319, overlap = 624.625
PHY-3002 : Step(104): len = 349011, overlap = 616.281
PHY-3002 : Step(105): len = 347140, overlap = 651.375
PHY-3002 : Step(106): len = 346377, overlap = 661
PHY-3002 : Step(107): len = 345113, overlap = 649.812
PHY-3002 : Step(108): len = 344646, overlap = 669.625
PHY-3002 : Step(109): len = 344286, overlap = 665.719
PHY-3002 : Step(110): len = 343081, overlap = 656.594
PHY-3002 : Step(111): len = 341918, overlap = 695.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 7.87771e-05
PHY-3002 : Step(112): len = 353534, overlap = 633.594
PHY-3002 : Step(113): len = 359938, overlap = 636.062
PHY-3002 : Step(114): len = 360884, overlap = 622.75
PHY-3002 : Step(115): len = 361301, overlap = 605.562
PHY-3002 : Step(116): len = 362765, overlap = 600.812
PHY-3002 : Step(117): len = 364311, overlap = 601.656
PHY-3002 : Step(118): len = 364404, overlap = 581.312
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000152352
PHY-3002 : Step(119): len = 371746, overlap = 552.031
PHY-3002 : Step(120): len = 376846, overlap = 543
PHY-3002 : Step(121): len = 379171, overlap = 538.531
PHY-3002 : Step(122): len = 380930, overlap = 528.25
PHY-3002 : Step(123): len = 382718, overlap = 500.906
PHY-3002 : Step(124): len = 383981, overlap = 486.625
PHY-3002 : Step(125): len = 383861, overlap = 482.188
PHY-3002 : Step(126): len = 383843, overlap = 469.469
PHY-3002 : Step(127): len = 384054, overlap = 471.844
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000300815
PHY-3002 : Step(128): len = 389007, overlap = 456.844
PHY-3002 : Step(129): len = 392675, overlap = 463.438
PHY-3002 : Step(130): len = 394493, overlap = 440.125
PHY-3002 : Step(131): len = 395756, overlap = 437.031
PHY-3002 : Step(132): len = 397497, overlap = 421.812
PHY-3002 : Step(133): len = 398978, overlap = 418.594
PHY-3002 : Step(134): len = 398944, overlap = 421.25
PHY-3002 : Step(135): len = 399254, overlap = 419.125
PHY-3002 : Step(136): len = 399845, overlap = 409.219
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000601629
PHY-3002 : Step(137): len = 402384, overlap = 407.312
PHY-3002 : Step(138): len = 404831, overlap = 405.531
PHY-3002 : Step(139): len = 405912, overlap = 401.656
PHY-3002 : Step(140): len = 406764, overlap = 388.969
PHY-3002 : Step(141): len = 407839, overlap = 390.844
PHY-3002 : Step(142): len = 408338, overlap = 390.562
PHY-3002 : Step(143): len = 408130, overlap = 380.844
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0010398
PHY-3002 : Step(144): len = 409842, overlap = 379.719
PHY-3002 : Step(145): len = 411612, overlap = 378.969
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014851s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (105.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 79%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/24828.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 574272, over cnt = 1782(5%), over = 15072, worst = 172
PHY-1001 : End global iterations;  0.462155s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (54.1%)

PHY-1001 : Congestion index: top1 = 124.87, top5 = 88.54, top10 = 72.22, top15 = 62.59.
PHY-3001 : End congestion estimation;  0.681376s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (55.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16378 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.375477s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (79.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.68402e-05
PHY-3002 : Step(146): len = 445447, overlap = 331.812
PHY-3002 : Step(147): len = 444350, overlap = 288.094
PHY-3002 : Step(148): len = 431607, overlap = 268.812
PHY-3002 : Step(149): len = 419843, overlap = 266.188
PHY-3002 : Step(150): len = 419977, overlap = 265.031
PHY-3002 : Step(151): len = 406275, overlap = 286.875
PHY-3002 : Step(152): len = 406357, overlap = 295.688
PHY-3002 : Step(153): len = 398602, overlap = 296.5
PHY-3002 : Step(154): len = 398000, overlap = 298.594
PHY-3002 : Step(155): len = 395246, overlap = 297.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.36803e-05
PHY-3002 : Step(156): len = 399674, overlap = 295.75
PHY-3002 : Step(157): len = 401232, overlap = 295.406
PHY-3002 : Step(158): len = 407038, overlap = 282.188
PHY-3002 : Step(159): len = 407038, overlap = 282.188
PHY-3002 : Step(160): len = 405198, overlap = 284.844
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000187361
PHY-3002 : Step(161): len = 421413, overlap = 274.406
PHY-3002 : Step(162): len = 427440, overlap = 272.781
PHY-3002 : Step(163): len = 427506, overlap = 273.312
PHY-3002 : Step(164): len = 427462, overlap = 259.125
PHY-3002 : Step(165): len = 427780, overlap = 252.438
PHY-3002 : Step(166): len = 427165, overlap = 248.75
PHY-3002 : Step(167): len = 427947, overlap = 256.844
PHY-3002 : Step(168): len = 428498, overlap = 249.562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000374721
PHY-3002 : Step(169): len = 429415, overlap = 250.594
PHY-3002 : Step(170): len = 433044, overlap = 248.625
PHY-3002 : Step(171): len = 436973, overlap = 254.75
PHY-3002 : Step(172): len = 445167, overlap = 261.438
PHY-3002 : Step(173): len = 451811, overlap = 270.812
PHY-3002 : Step(174): len = 453729, overlap = 284.688
PHY-3002 : Step(175): len = 451220, overlap = 273.25
PHY-3002 : Step(176): len = 446439, overlap = 283.25
PHY-3002 : Step(177): len = 443027, overlap = 298.312
PHY-3002 : Step(178): len = 440431, overlap = 298.188
PHY-3002 : Step(179): len = 438589, overlap = 303
PHY-3002 : Step(180): len = 436905, overlap = 303.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000695918
PHY-3002 : Step(181): len = 437632, overlap = 303.656
PHY-3002 : Step(182): len = 440409, overlap = 300.406
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 79%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 187/24828.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 577416, over cnt = 2258(6%), over = 17087, worst = 230
PHY-1001 : End global iterations;  0.540039s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (63.7%)

PHY-1001 : Congestion index: top1 = 137.84, top5 = 91.80, top10 = 74.46, top15 = 64.78.
PHY-3001 : End congestion estimation;  0.757637s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (63.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16378 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.376882s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (62.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.67349e-05
PHY-3002 : Step(183): len = 443441, overlap = 773.25
PHY-3002 : Step(184): len = 453356, overlap = 641.656
PHY-3002 : Step(185): len = 442087, overlap = 516.375
PHY-3002 : Step(186): len = 437279, overlap = 497.406
PHY-3002 : Step(187): len = 422504, overlap = 459.656
PHY-3002 : Step(188): len = 414437, overlap = 438.719
PHY-3002 : Step(189): len = 408589, overlap = 457.75
PHY-3002 : Step(190): len = 395181, overlap = 448.719
PHY-3002 : Step(191): len = 390442, overlap = 477.969
PHY-3002 : Step(192): len = 382785, overlap = 477.125
PHY-3002 : Step(193): len = 379196, overlap = 498.531
PHY-3002 : Step(194): len = 373292, overlap = 523.438
PHY-3002 : Step(195): len = 372514, overlap = 532.938
PHY-3002 : Step(196): len = 367956, overlap = 535.25
PHY-3002 : Step(197): len = 368086, overlap = 535.719
PHY-3002 : Step(198): len = 365394, overlap = 514.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.34699e-05
PHY-3002 : Step(199): len = 372589, overlap = 484.469
PHY-3002 : Step(200): len = 374549, overlap = 478.312
PHY-3002 : Step(201): len = 387408, overlap = 441.031
PHY-3002 : Step(202): len = 382617, overlap = 437.906
PHY-3002 : Step(203): len = 382617, overlap = 437.906
PHY-3002 : Step(204): len = 380940, overlap = 433.062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106834
PHY-3002 : Step(205): len = 395350, overlap = 394
PHY-3002 : Step(206): len = 400633, overlap = 381.125
PHY-3002 : Step(207): len = 408324, overlap = 342.531
PHY-3002 : Step(208): len = 406080, overlap = 351.062
PHY-3002 : Step(209): len = 405271, overlap = 355.875
PHY-3002 : Step(210): len = 403375, overlap = 344.312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000210125
PHY-3002 : Step(211): len = 407948, overlap = 340.219
PHY-3002 : Step(212): len = 411341, overlap = 335.531
PHY-3002 : Step(213): len = 414378, overlap = 327.094
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00035926
PHY-3002 : Step(214): len = 415599, overlap = 330.5
PHY-3002 : Step(215): len = 416933, overlap = 320.625
PHY-3002 : Step(216): len = 426634, overlap = 306.562
PHY-3002 : Step(217): len = 432552, overlap = 291.094
PHY-3002 : Step(218): len = 434130, overlap = 300.031
PHY-3002 : Step(219): len = 434799, overlap = 305.438
PHY-3002 : Step(220): len = 434725, overlap = 293.219
PHY-3002 : Step(221): len = 433921, overlap = 277.688
PHY-3002 : Step(222): len = 432729, overlap = 276.531
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00066972
PHY-3002 : Step(223): len = 433915, overlap = 284.938
PHY-3002 : Step(224): len = 435154, overlap = 278.719
PHY-3002 : Step(225): len = 436101, overlap = 278.469
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80221, tnet num: 16378, tinst num: 14531, tnode num: 92974, tedge num: 131468.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.003459s wall, 0.593750s user + 0.046875s system = 0.640625s CPU (63.8%)

RUN-1004 : used memory is 535 MB, reserved memory is 517 MB, peak memory is 571 MB
OPT-1001 : Total overflow 849.19 peak overflow 10.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 268/24828.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 617904, over cnt = 2977(8%), over = 15366, worst = 48
PHY-1001 : End global iterations;  0.733971s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (61.7%)

PHY-1001 : Congestion index: top1 = 74.07, top5 = 62.60, top10 = 56.32, top15 = 52.21.
PHY-1001 : End incremental global routing;  0.937519s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (60.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16378 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.404040s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (54.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.724902s wall, 1.000000s user + 0.015625s system = 1.015625s CPU (58.9%)

OPT-1001 : Current memory(MB): used = 554, reserve = 537, peak = 571.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 16311/24828.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 617904, over cnt = 2977(8%), over = 15366, worst = 48
PHY-1002 : len = 741080, over cnt = 2591(7%), over = 7374, worst = 44
PHY-1002 : len = 801616, over cnt = 1519(4%), over = 3692, worst = 27
PHY-1002 : len = 853912, over cnt = 515(1%), over = 1041, worst = 24
PHY-1002 : len = 883392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.583322s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (84.9%)

PHY-1001 : Congestion index: top1 = 61.49, top5 = 55.39, top10 = 51.87, top15 = 49.55.
OPT-1001 : End congestion update;  1.860337s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (77.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16378 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.380035s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (86.3%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.240491s wall, 1.765625s user + 0.000000s system = 1.765625s CPU (78.8%)

OPT-1001 : Current memory(MB): used = 560, reserve = 544, peak = 571.
OPT-1001 : End physical optimization;  5.101917s wall, 3.453125s user + 0.062500s system = 3.515625s CPU (68.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8711 LUT to BLE ...
SYN-4008 : Packed 8711 LUT and 1239 SEQ to BLE.
SYN-4003 : Packing 1537 remaining SEQ's ...
SYN-4005 : Packed 1301 SEQ with LUT/SLICE
SYN-4006 : 6254 single LUT's are left
SYN-4006 : 236 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 8947/12535 primitive instances ...
PHY-3001 : End packing;  0.611440s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (74.1%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7796 instances
RUN-1001 : 3835 mslices, 3834 lslices, 101 pads, 17 brams, 3 dsps
RUN-1001 : There are total 23776 nets
RUN-6004 WARNING: There are 44 nets with only 1 pin.
RUN-1001 : 13197 nets have 2 pins
RUN-1001 : 9013 nets have [3 - 5] pins
RUN-1001 : 887 nets have [6 - 10] pins
RUN-1001 : 342 nets have [11 - 20] pins
RUN-1001 : 229 nets have [21 - 99] pins
RUN-1001 : 64 nets have 100+ pins
PHY-3001 : design contains 7794 instances, 7669 slices, 882 macros(2919 instances: 1939 mslices 980 lslices)
PHY-3001 : Cell area utilization is 82%
PHY-3001 : After packing: Len = 446317, Over = 416.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 82%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11756/23776.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 829064, over cnt = 2138(6%), over = 3617, worst = 9
PHY-1002 : len = 833168, over cnt = 1551(4%), over = 2201, worst = 8
PHY-1002 : len = 852640, over cnt = 551(1%), over = 676, worst = 5
PHY-1002 : len = 863040, over cnt = 187(0%), over = 209, worst = 3
PHY-1002 : len = 870552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.431520s wall, 0.734375s user + 0.062500s system = 0.796875s CPU (55.7%)

PHY-1001 : Congestion index: top1 = 60.91, top5 = 54.97, top10 = 51.35, top15 = 48.92.
PHY-3001 : End congestion estimation;  1.732893s wall, 0.953125s user + 0.062500s system = 1.015625s CPU (58.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 77349, tnet num: 15326, tinst num: 7794, tnode num: 88073, tedge num: 129314.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.222143s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (44.7%)

RUN-1004 : used memory is 592 MB, reserved memory is 578 MB, peak memory is 592 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15326 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.673303s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (46.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.30438e-05
PHY-3002 : Step(226): len = 429748, overlap = 421.75
PHY-3002 : Step(227): len = 427371, overlap = 423.75
PHY-3002 : Step(228): len = 420097, overlap = 431.5
PHY-3002 : Step(229): len = 416091, overlap = 439.5
PHY-3002 : Step(230): len = 412625, overlap = 441.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.60875e-05
PHY-3002 : Step(231): len = 414025, overlap = 436.25
PHY-3002 : Step(232): len = 416780, overlap = 430.25
PHY-3002 : Step(233): len = 418209, overlap = 427.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.05734e-05
PHY-3002 : Step(234): len = 427583, overlap = 408.5
PHY-3002 : Step(235): len = 434277, overlap = 399.75
PHY-3002 : Step(236): len = 443467, overlap = 382.5
PHY-3002 : Step(237): len = 442482, overlap = 383.25
PHY-3002 : Step(238): len = 442273, overlap = 381.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.482694s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (3.2%)

PHY-3001 : Trial Legalized: Len = 708556
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 81%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 714/23776.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 937616, over cnt = 3397(9%), over = 6138, worst = 8
PHY-1002 : len = 963920, over cnt = 2034(5%), over = 3011, worst = 7
PHY-1002 : len = 989384, over cnt = 848(2%), over = 1206, worst = 6
PHY-1002 : len = 999896, over cnt = 368(1%), over = 547, worst = 6
PHY-1002 : len = 1.00871e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.494871s wall, 1.734375s user + 0.000000s system = 1.734375s CPU (69.5%)

PHY-1001 : Congestion index: top1 = 62.82, top5 = 57.85, top10 = 54.68, top15 = 52.19.
PHY-3001 : End congestion estimation;  2.840196s wall, 1.968750s user + 0.000000s system = 1.968750s CPU (69.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15326 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.460599s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (61.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.34097e-05
PHY-3002 : Step(239): len = 596078, overlap = 171.5
PHY-3002 : Step(240): len = 564943, overlap = 215.25
PHY-3002 : Step(241): len = 541346, overlap = 207.25
PHY-3002 : Step(242): len = 527450, overlap = 202.5
PHY-3002 : Step(243): len = 513888, overlap = 201.75
PHY-3002 : Step(244): len = 504545, overlap = 203
PHY-3002 : Step(245): len = 499005, overlap = 207.25
PHY-3002 : Step(246): len = 495525, overlap = 204.5
PHY-3002 : Step(247): len = 493544, overlap = 202.25
PHY-3002 : Step(248): len = 492062, overlap = 200
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000166819
PHY-3002 : Step(249): len = 502838, overlap = 191.5
PHY-3002 : Step(250): len = 511976, overlap = 183.25
PHY-3002 : Step(251): len = 515379, overlap = 180.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000333639
PHY-3002 : Step(252): len = 521973, overlap = 178.5
PHY-3002 : Step(253): len = 534309, overlap = 165.5
PHY-3002 : Step(254): len = 543043, overlap = 163.75
PHY-3002 : Step(255): len = 543645, overlap = 162
PHY-3002 : Step(256): len = 544524, overlap = 156
PHY-3002 : Step(257): len = 547093, overlap = 156.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021734s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.9%)

PHY-3001 : Legalized: Len = 588249, Over = 0
PHY-3001 : Spreading special nets. 71 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.046181s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (101.5%)

PHY-3001 : 116 instances has been re-located, deltaX = 44, deltaY = 74, maxDist = 3.
PHY-3001 : Final: Len = 590309, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 77349, tnet num: 15326, tinst num: 7794, tnode num: 88073, tedge num: 129314.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.312418s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (56.0%)

RUN-1004 : used memory is 592 MB, reserved memory is 581 MB, peak memory is 624 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1911/23776.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 820424, over cnt = 3317(9%), over = 5998, worst = 8
PHY-1002 : len = 849032, over cnt = 1828(5%), over = 2596, worst = 6
PHY-1002 : len = 868672, over cnt = 810(2%), over = 1099, worst = 6
PHY-1002 : len = 882608, over cnt = 193(0%), over = 257, worst = 6
PHY-1002 : len = 887360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.484905s wall, 1.796875s user + 0.000000s system = 1.796875s CPU (72.3%)

PHY-1001 : Congestion index: top1 = 57.18, top5 = 53.01, top10 = 49.78, top15 = 47.49.
PHY-1001 : End incremental global routing;  2.790438s wall, 1.984375s user + 0.000000s system = 1.984375s CPU (71.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15326 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.466496s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (60.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.599847s wall, 2.484375s user + 0.000000s system = 2.484375s CPU (69.0%)

OPT-1001 : Current memory(MB): used = 606, reserve = 596, peak = 624.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14270/23776.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 887360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.127091s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (61.5%)

PHY-1001 : Congestion index: top1 = 57.18, top5 = 53.01, top10 = 49.78, top15 = 47.49.
OPT-1001 : End congestion update;  0.459484s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (57.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15326 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.344525s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (54.4%)

OPT-0007 : Start: WNS 999045 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.804140s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (56.3%)

OPT-1001 : Current memory(MB): used = 612, reserve = 601, peak = 624.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15326 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.339409s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (36.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14270/23776.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 887360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.118156s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (39.7%)

PHY-1001 : Congestion index: top1 = 57.18, top5 = 53.01, top10 = 49.78, top15 = 47.49.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15326 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.333958s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (60.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 999045 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 56.724138
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  6.985111s wall, 4.390625s user + 0.000000s system = 4.390625s CPU (62.9%)

RUN-1003 : finish command "place" in  32.700209s wall, 17.156250s user + 1.125000s system = 18.281250s CPU (55.9%)

RUN-1004 : used memory is 543 MB, reserved memory is 527 MB, peak memory is 624 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.354075s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (100.4%)

RUN-1004 : used memory is 543 MB, reserved memory is 529 MB, peak memory is 624 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 7796 instances
RUN-1001 : 3835 mslices, 3834 lslices, 101 pads, 17 brams, 3 dsps
RUN-1001 : There are total 23776 nets
RUN-6004 WARNING: There are 44 nets with only 1 pin.
RUN-1001 : 13197 nets have 2 pins
RUN-1001 : 9013 nets have [3 - 5] pins
RUN-1001 : 887 nets have [6 - 10] pins
RUN-1001 : 342 nets have [11 - 20] pins
RUN-1001 : 229 nets have [21 - 99] pins
RUN-1001 : 64 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 77349, tnet num: 15326, tinst num: 7794, tnode num: 88073, tedge num: 129314.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.211924s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (55.4%)

RUN-1004 : used memory is 558 MB, reserved memory is 545 MB, peak memory is 624 MB
PHY-1001 : 3835 mslices, 3834 lslices, 101 pads, 17 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15326 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 810168, over cnt = 3382(9%), over = 6312, worst = 8
PHY-1002 : len = 840984, over cnt = 1938(5%), over = 2958, worst = 7
PHY-1002 : len = 866368, over cnt = 785(2%), over = 1110, worst = 7
PHY-1002 : len = 883296, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 883472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.346038s wall, 1.843750s user + 0.000000s system = 1.843750s CPU (78.6%)

PHY-1001 : Congestion index: top1 = 57.72, top5 = 53.03, top10 = 49.76, top15 = 47.45.
PHY-1001 : End global routing;  2.664367s wall, 1.921875s user + 0.000000s system = 1.921875s CPU (72.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 617, reserve = 607, peak = 624.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-5010 WARNING: Net PADDR[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[10] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net PADDR[3] is skipped due to 0 input or output
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net sd_rd_data[5] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net clk_gen_inst/clk0_out will be merged with clock clk_gen_inst/clk0_buf
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 885, reserve = 878, peak = 885.
PHY-1001 : End build detailed router design. 3.037474s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (35.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 163288, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.577674s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (50.5%)

PHY-1001 : Current memory(MB): used = 920, reserve = 914, peak = 920.
PHY-1001 : End phase 1; 1.583837s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (50.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 61% nets.
PHY-1022 : len = 2.86638e+06, over cnt = 2750(0%), over = 2779, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 931, reserve = 924, peak = 931.
PHY-1001 : End initial routed; 17.763783s wall, 6.781250s user + 0.093750s system = 6.875000s CPU (38.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/14735(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.530    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.069454s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (23.4%)

PHY-1001 : Current memory(MB): used = 947, reserve = 941, peak = 947.
PHY-1001 : End phase 2; 19.833347s wall, 7.265625s user + 0.093750s system = 7.359375s CPU (37.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.86638e+06, over cnt = 2750(0%), over = 2779, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.074065s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (63.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.78428e+06, over cnt = 1498(0%), over = 1501, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.126152s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (67.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.76131e+06, over cnt = 417(0%), over = 417, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.454601s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (61.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.76122e+06, over cnt = 147(0%), over = 147, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.643006s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (55.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.76442e+06, over cnt = 34(0%), over = 34, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.501550s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (34.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.7657e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.367714s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (29.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.76583e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.353160s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (17.7%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.76583e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.382603s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (65.3%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.76588e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.182023s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (60.1%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.76591e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.163164s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (57.5%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 2.76602e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 10; 0.176928s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (53.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/14735(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.530    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.094555s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (25.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 680 feed throughs used by 398 nets
PHY-1001 : End commit to database; 1.803461s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (19.1%)

PHY-1001 : Current memory(MB): used = 1045, reserve = 1042, peak = 1045.
PHY-1001 : End phase 3; 10.572150s wall, 4.500000s user + 0.031250s system = 4.531250s CPU (42.9%)

PHY-1003 : Routed, final wirelength = 2.76602e+06
PHY-1001 : Current memory(MB): used = 1050, reserve = 1048, peak = 1050.
PHY-1001 : End export database. 0.114503s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (13.6%)

PHY-1001 : End detail routing;  35.472543s wall, 13.718750s user + 0.156250s system = 13.875000s CPU (39.1%)

RUN-1003 : finish command "route" in  39.955247s wall, 16.578125s user + 0.187500s system = 16.765625s CPU (42.0%)

RUN-1004 : used memory is 987 MB, reserved memory is 985 MB, peak memory is 1051 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    14910   out of  19600   76.07%
#reg                     2868   out of  19600   14.63%
#le                     15142
  #lut only             12274   out of  15142   81.06%
  #reg only               232   out of  15142    1.53%
  #lut&reg               2636   out of  15142   17.41%
#dsp                        3   out of     29   10.34%
#bram                       9   out of     64   14.06%
  #bram9k                   9
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_7                                GCLK               io                 clk_syn_8.di                   2137
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc2    248
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    176
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 71
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    56
#6        config_inst_syn_9                        GCLK               config             config_inst.jtck               56
#7        clk_gen_inst/clk0_buf                    GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                |15142  |14295   |615     |2884    |17      |3       |
|  ISP                       |AHBISP                                      |8211   |7907    |220     |610     |2       |0       |
|    u_5X5Window             |slidingWindow_5X5                           |7643   |7539    |76      |283     |2       |0       |
|      u_fifo_1              |fifo_buf                                    |1773   |1767    |6       |22      |0       |0       |
|      u_fifo_2              |fifo_buf                                    |1775   |1769    |6       |30      |0       |0       |
|      u_fifo_3              |fifo_buf                                    |1770   |1764    |6       |24      |0       |0       |
|      u_fifo_4              |fifo_buf                                    |46     |40      |6       |26      |2       |0       |
|    u_demosaic              |demosaic                                    |454    |267     |132     |255     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                  |119    |59      |29      |72      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                  |79     |40      |27      |51      |0       |0       |
|      u_conv_mask4          |conv_mask4                                  |87     |54      |33      |56      |0       |0       |
|      u_conv_mask6          |conv_mask6                                  |145    |102     |35      |64      |0       |0       |
|    u_gamma                 |gamma                                       |24     |24      |0       |16      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                   |5      |5       |0       |5       |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                   |6      |6       |0       |6       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                   |11     |11      |0       |5       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                        |10     |10      |0       |3       |0       |0       |
|    Decoder                 |AHBlite_Decoder                             |8      |8       |0       |1       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                            |2      |2       |0       |2       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                           |13     |8       |0       |13      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                           |43     |43      |0       |19      |0       |0       |
|  RAM_CODE                  |Block_RAM                                   |3      |3       |0       |0       |4       |0       |
|  RAM_DATA                  |Block_RAM                                   |6      |6       |0       |1       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                    |2      |2       |0       |0       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                          |28     |28      |0       |28      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                             |4      |4       |0       |3       |0       |0       |
|  U_sdram                   |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                            |17     |17      |0       |15      |0       |0       |
|  clk_gen_inst              |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  cmsdk_apb_slave_mux       |cmsdk_apb_slave_mux                         |4      |4       |0       |1       |0       |0       |
|  sd_reader                 |sd_reader                                   |581    |464     |102     |271     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                  |254    |216     |34      |134     |0       |0       |
|  sdram_top_inst            |sdram_top                                   |755    |572     |103     |392     |6       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                   |397    |258     |60      |269     |6       |0       |
|      rd_fifo_data          |fifo_data                                   |140    |78      |18      |114     |2       |0       |
|        ram_inst            |ram_infer_fifo_data                         |13     |9       |0       |13      |2       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |41     |22      |0       |41      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |29     |24      |0       |29      |0       |0       |
|      wr_fifo_data          |fifo_data                                   |161    |108     |18      |129     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                         |30     |30      |0       |28      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |40     |20      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data |33     |29      |0       |33      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                  |358    |314     |43      |123     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                 |54     |45      |9       |22      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                 |90     |90      |0       |17      |0       |0       |
|      sdram_init_inst       |sdram_init                                  |44     |39      |4       |27      |0       |0       |
|      sdram_read_inst       |sdram_read                                  |104    |86      |18      |33      |0       |0       |
|      sdram_write_inst      |sdram_write                                 |66     |54      |12      |24      |0       |0       |
|  u_logic                   |cortexm0ds_logic                            |4993   |4930    |56      |1339    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                    |149    |84      |65      |28      |0       |0       |
|  cw_top                    |CW_TOP_WRAPPER                              |305    |195     |69      |141     |0       |0       |
|    wrapper_cwc_top         |cwc_top                                     |305    |195     |69      |141     |0       |0       |
|      cfg_int_inst          |cwc_cfg_int                                 |78     |42      |0       |70      |0       |0       |
|        reg_inst            |register                                    |78     |42      |0       |70      |0       |0       |
|      trigger_inst          |trigger                                     |227    |153     |69      |71      |0       |0       |
|        emb_ctrl_inst       |emb_ctrl                                    |134    |97      |37      |59      |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       13150  
    #2          2       7873   
    #3          3        601   
    #4          4        539   
    #5        5-10       947   
    #6        11-50      481   
    #7       51-100      27    
    #8       101-500     43    
    #9        >500       16    
  Average     3.08             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.813733s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (63.7%)

RUN-1004 : used memory is 988 MB, reserved memory is 987 MB, peak memory is 1051 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 77349, tnet num: 15326, tinst num: 7794, tnode num: 88073, tedge num: 129314.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.208046s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (42.7%)

RUN-1004 : used memory is 993 MB, reserved memory is 991 MB, peak memory is 1051 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 15326 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 7 (7 unconstrainted).
TMR-5009 WARNING: No clock constraint on 7 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		clk_gen_inst/clk0_out
		config_inst_syn_10
		sd_reader/clk
		sdram_top_inst/fifo_ctrl_inst/sys_clk
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 81f73ed1439c91434be1b9195130ee10fe106d9d705d0b397e26d17d854e9031 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 7794
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 23776, pip num: 182228
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 680
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3172 valid insts, and 482068 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000110101110101011111111
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  27.014190s wall, 140.359375s user + 2.234375s system = 142.593750s CPU (527.8%)

RUN-1004 : used memory is 1093 MB, reserved memory is 1094 MB, peak memory is 1266 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240429_155748.log"
