;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	JMP -7, @-20
	JMP -7, @-20
	SLT 121, 8
	CMP 100, 600
	CMP 100, 600
	MOV -7, <-20
	MOV @121, 106
	MOV -6, <-820
	ADD 270, 60
	CMP #72, @200
	MOV -1, <-26
	SUB 20, 3
	SUB 20, 3
	ADD 270, 60
	SUB 20, 3
	SUB #72, @200
	CMP 12, @10
	CMP 12, @10
	SUB 20, 3
	JMP @72, #200
	SUB @127, 106
	SUB 20, 3
	CMP 12, @10
	SUB @0, 82
	SUB #72, @200
	ADD 270, 60
	SUB 12, @10
	SUB @-127, 100
	SUB @-127, 100
	SUB <0, 0
	SUB #72, @200
	SUB 12, @10
	SPL 0
	SUB <0, 0
	CMP @127, 106
	MOV -1, <-26
	SUB 0, 30
	MOV -7, <-20
	CMP @-127, 100
	SUB 12, @10
	MOV -7, <-20
	SUB 0, 30
	MOV -7, <-20
	SUB @-127, 100
	SLT 121, 8
	SUB @-127, 100
