// Seed: 701997613
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
  wire id_7;
  assign id_6 = id_1;
endmodule
module module_1;
  assign id_1 = 1;
  module_0(
      id_1, id_1, id_1, id_1
  ); id_2(
      .id_0(id_1), .id_1(1)
  );
endmodule
module module_2 (
    input tri id_0
);
  supply0 id_2;
  tri1 id_3;
  module_0(
      id_3, id_2, id_2, id_2
  );
  assign id_3 = 1'd0;
  always #1 id_3 = id_2;
endmodule
