// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module CoherenceManagerWrapper(
  input         auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [3:0]  auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [7:0]  auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coherent_jbar_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coherent_jbar_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_coherent_jbar_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coherent_jbar_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coherent_jbar_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_coherent_jbar_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_coherent_jbar_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_coherent_jbar_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_coherent_jbar_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coherent_jbar_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coherent_jbar_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coherent_jbar_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_coherent_jbar_in_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_coherent_jbar_in_b_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_coherent_jbar_in_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coherent_jbar_in_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coherent_jbar_in_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_coherent_jbar_in_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coherent_jbar_in_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coherent_jbar_in_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [4:0]  auto_coherent_jbar_in_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_coherent_jbar_in_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_coherent_jbar_in_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coherent_jbar_in_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_coherent_jbar_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coherent_jbar_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_coherent_jbar_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_coherent_jbar_in_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_coherent_jbar_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [4:0]  auto_coherent_jbar_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_coherent_jbar_in_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coherent_jbar_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_coherent_jbar_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_coherent_jbar_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_coherent_jbar_in_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_coherent_jbar_in_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_l2_ctrls_ctrl_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_l2_ctrls_ctrl_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_l2_ctrls_ctrl_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_l2_ctrls_ctrl_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_l2_ctrls_ctrl_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_l2_ctrls_ctrl_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [25:0] auto_l2_ctrls_ctrl_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_l2_ctrls_ctrl_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_l2_ctrls_ctrl_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_l2_ctrls_ctrl_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_l2_ctrls_ctrl_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_l2_ctrls_ctrl_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_l2_ctrls_ctrl_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_l2_ctrls_ctrl_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]  auto_l2_ctrls_ctrl_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_l2_ctrls_ctrl_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_subsystem_l2_clock_groups_in_member_subsystem_l2_1_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_subsystem_l2_clock_groups_in_member_subsystem_l2_1_reset,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_subsystem_l2_clock_groups_in_member_subsystem_l2_0_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_subsystem_l2_clock_groups_in_member_subsystem_l2_0_reset,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_subsystem_l2_clock_groups_out_member_subsystem_mbus_0_clock,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_subsystem_l2_clock_groups_out_member_subsystem_mbus_0_reset	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire [63:0] auto_l2_ctrls_ctrl_in_d_bits_data_0;
  wire [8:0]  auto_l2_ctrls_ctrl_in_d_bits_source_0;
  wire [1:0]  auto_l2_ctrls_ctrl_in_d_bits_size_0;
  wire [2:0]  auto_l2_ctrls_ctrl_in_d_bits_opcode_0;
  wire        auto_l2_ctrls_ctrl_in_d_valid_0;
  wire        auto_l2_ctrls_ctrl_in_a_ready_0;
  wire        coupler_to_bus_named_subsystem_mbus_widget_auto_out_d_bits_corrupt;
  wire [63:0] coupler_to_bus_named_subsystem_mbus_widget_auto_out_d_bits_data;
  wire        coupler_to_bus_named_subsystem_mbus_widget_auto_out_d_bits_denied;
  wire [3:0]  coupler_to_bus_named_subsystem_mbus_widget_auto_out_d_bits_source;
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_widget_auto_out_d_bits_size;
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_widget_auto_out_d_bits_opcode;
  wire        coupler_to_bus_named_subsystem_mbus_widget_auto_out_d_valid;
  wire        coupler_to_bus_named_subsystem_mbus_widget_auto_out_d_ready;
  wire        coupler_to_bus_named_subsystem_mbus_widget_auto_out_a_bits_corrupt;
  wire [63:0] coupler_to_bus_named_subsystem_mbus_widget_auto_out_a_bits_data;
  wire [7:0]  coupler_to_bus_named_subsystem_mbus_widget_auto_out_a_bits_mask;
  wire [31:0] coupler_to_bus_named_subsystem_mbus_widget_auto_out_a_bits_address;
  wire [3:0]  coupler_to_bus_named_subsystem_mbus_widget_auto_out_a_bits_source;
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_widget_auto_out_a_bits_size;
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_widget_auto_out_a_bits_param;
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_widget_auto_out_a_bits_opcode;
  wire        coupler_to_bus_named_subsystem_mbus_widget_auto_out_a_valid;
  wire        coupler_to_bus_named_subsystem_mbus_widget_auto_out_a_ready;
  wire        coupler_to_bus_named_subsystem_mbus_auto_widget_in_d_ready;
  wire        coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_bits_corrupt;
  wire [63:0] coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_bits_data;
  wire [7:0]  coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_bits_mask;
  wire [31:0] coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_bits_address;
  wire [3:0]  coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_bits_source;
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_bits_size;
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_bits_param;
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_bits_opcode;
  wire        coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_valid;
  wire [2:0]  InclusiveCache_outer_TLBuffer_auto_in_e_bits_sink;
  wire        InclusiveCache_outer_TLBuffer_auto_in_e_valid;
  wire        InclusiveCache_outer_TLBuffer_auto_in_d_ready;
  wire        InclusiveCache_outer_TLBuffer_auto_in_c_bits_corrupt;
  wire [63:0] InclusiveCache_outer_TLBuffer_auto_in_c_bits_data;
  wire [31:0] InclusiveCache_outer_TLBuffer_auto_in_c_bits_address;
  wire [2:0]  InclusiveCache_outer_TLBuffer_auto_in_c_bits_source;
  wire [2:0]  InclusiveCache_outer_TLBuffer_auto_in_c_bits_size;
  wire [2:0]  InclusiveCache_outer_TLBuffer_auto_in_c_bits_param;
  wire [2:0]  InclusiveCache_outer_TLBuffer_auto_in_c_bits_opcode;
  wire        InclusiveCache_outer_TLBuffer_auto_in_c_valid;
  wire        InclusiveCache_outer_TLBuffer_auto_in_a_bits_corrupt;
  wire [63:0] InclusiveCache_outer_TLBuffer_auto_in_a_bits_data;
  wire [7:0]  InclusiveCache_outer_TLBuffer_auto_in_a_bits_mask;
  wire [31:0] InclusiveCache_outer_TLBuffer_auto_in_a_bits_address;
  wire [2:0]  InclusiveCache_outer_TLBuffer_auto_in_a_bits_source;
  wire [2:0]  InclusiveCache_outer_TLBuffer_auto_in_a_bits_size;
  wire [2:0]  InclusiveCache_outer_TLBuffer_auto_in_a_bits_param;
  wire [2:0]  InclusiveCache_outer_TLBuffer_auto_in_a_bits_opcode;
  wire        InclusiveCache_outer_TLBuffer_auto_in_a_valid;
  wire        InclusiveCache_outer_TLBuffer_auto_out_d_bits_corrupt;
  wire [63:0] InclusiveCache_outer_TLBuffer_auto_out_d_bits_data;
  wire        InclusiveCache_outer_TLBuffer_auto_out_d_bits_denied;
  wire [2:0]  InclusiveCache_outer_TLBuffer_auto_out_d_bits_sink;
  wire [2:0]  InclusiveCache_outer_TLBuffer_auto_out_d_bits_source;
  wire [2:0]  InclusiveCache_outer_TLBuffer_auto_out_d_bits_size;
  wire [1:0]  InclusiveCache_outer_TLBuffer_auto_out_d_bits_param;
  wire [2:0]  InclusiveCache_outer_TLBuffer_auto_out_d_bits_opcode;
  wire        InclusiveCache_outer_TLBuffer_auto_out_d_valid;
  wire        InclusiveCache_outer_TLBuffer_auto_out_c_ready;
  wire        InclusiveCache_outer_TLBuffer_auto_out_a_ready;
  wire [2:0]  filter_auto_in_e_bits_sink;
  wire        filter_auto_in_e_valid;
  wire        filter_auto_in_d_bits_corrupt;
  wire [63:0] filter_auto_in_d_bits_data;
  wire        filter_auto_in_d_bits_denied;
  wire [2:0]  filter_auto_in_d_bits_sink;
  wire [4:0]  filter_auto_in_d_bits_source;
  wire [2:0]  filter_auto_in_d_bits_size;
  wire [1:0]  filter_auto_in_d_bits_param;
  wire [2:0]  filter_auto_in_d_bits_opcode;
  wire        filter_auto_in_d_valid;
  wire        filter_auto_in_d_ready;
  wire        filter_auto_in_c_bits_corrupt;
  wire [63:0] filter_auto_in_c_bits_data;
  wire [31:0] filter_auto_in_c_bits_address;
  wire [4:0]  filter_auto_in_c_bits_source;
  wire [2:0]  filter_auto_in_c_bits_size;
  wire [2:0]  filter_auto_in_c_bits_param;
  wire [2:0]  filter_auto_in_c_bits_opcode;
  wire        filter_auto_in_c_valid;
  wire        filter_auto_in_c_ready;
  wire [31:0] filter_auto_in_b_bits_address;
  wire [4:0]  filter_auto_in_b_bits_source;
  wire [1:0]  filter_auto_in_b_bits_param;
  wire        filter_auto_in_b_valid;
  wire        filter_auto_in_b_ready;
  wire        filter_auto_in_a_bits_corrupt;
  wire [63:0] filter_auto_in_a_bits_data;
  wire [7:0]  filter_auto_in_a_bits_mask;
  wire [31:0] filter_auto_in_a_bits_address;
  wire [4:0]  filter_auto_in_a_bits_source;
  wire [2:0]  filter_auto_in_a_bits_size;
  wire [2:0]  filter_auto_in_a_bits_param;
  wire [2:0]  filter_auto_in_a_bits_opcode;
  wire        filter_auto_in_a_valid;
  wire        filter_auto_in_a_ready;
  wire        filter_auto_out_d_bits_corrupt;
  wire [63:0] filter_auto_out_d_bits_data;
  wire        filter_auto_out_d_bits_denied;
  wire [2:0]  filter_auto_out_d_bits_sink;
  wire [4:0]  filter_auto_out_d_bits_source;
  wire [2:0]  filter_auto_out_d_bits_size;
  wire [1:0]  filter_auto_out_d_bits_param;
  wire [2:0]  filter_auto_out_d_bits_opcode;
  wire        filter_auto_out_d_valid;
  wire        filter_auto_out_c_ready;
  wire [31:0] filter_auto_out_b_bits_address;
  wire [4:0]  filter_auto_out_b_bits_source;
  wire [1:0]  filter_auto_out_b_bits_param;
  wire        filter_auto_out_b_valid;
  wire        filter_auto_out_a_ready;
  wire        fixedClockNode_auto_out_reset;
  wire        fixedClockNode_auto_out_clock;
  wire        clockGroup_auto_out_reset;
  wire        clockGroup_auto_out_clock;
  wire        subsystem_l2_clock_groups_auto_out_0_member_subsystem_cbus_0_reset;
  wire        subsystem_l2_clock_groups_auto_out_0_member_subsystem_cbus_0_clock;
  wire        _binder_auto_in_a_ready;	// src/main/scala/tilelink/BankBinder.scala:68:28
  wire        _binder_auto_in_d_valid;	// src/main/scala/tilelink/BankBinder.scala:68:28
  wire [2:0]  _binder_auto_in_d_bits_opcode;	// src/main/scala/tilelink/BankBinder.scala:68:28
  wire [2:0]  _binder_auto_in_d_bits_size;	// src/main/scala/tilelink/BankBinder.scala:68:28
  wire [3:0]  _binder_auto_in_d_bits_source;	// src/main/scala/tilelink/BankBinder.scala:68:28
  wire        _binder_auto_in_d_bits_denied;	// src/main/scala/tilelink/BankBinder.scala:68:28
  wire [63:0] _binder_auto_in_d_bits_data;	// src/main/scala/tilelink/BankBinder.scala:68:28
  wire        _binder_auto_in_d_bits_corrupt;	// src/main/scala/tilelink/BankBinder.scala:68:28
  wire        _cork_auto_out_a_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:119:26
  wire [2:0]  _cork_auto_out_a_bits_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:119:26
  wire [2:0]  _cork_auto_out_a_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:119:26
  wire [2:0]  _cork_auto_out_a_bits_size;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:119:26
  wire [3:0]  _cork_auto_out_a_bits_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:119:26
  wire [31:0] _cork_auto_out_a_bits_address;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:119:26
  wire [7:0]  _cork_auto_out_a_bits_mask;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:119:26
  wire [63:0] _cork_auto_out_a_bits_data;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:119:26
  wire        _cork_auto_out_a_bits_corrupt;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:119:26
  wire        _cork_auto_out_d_ready;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:119:26
  wire        _InclusiveCache_inner_TLBuffer_auto_out_a_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
  wire [2:0]  _InclusiveCache_inner_TLBuffer_auto_out_a_bits_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
  wire [2:0]  _InclusiveCache_inner_TLBuffer_auto_out_a_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
  wire [2:0]  _InclusiveCache_inner_TLBuffer_auto_out_a_bits_size;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
  wire [4:0]  _InclusiveCache_inner_TLBuffer_auto_out_a_bits_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
  wire [31:0] _InclusiveCache_inner_TLBuffer_auto_out_a_bits_address;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
  wire [7:0]  _InclusiveCache_inner_TLBuffer_auto_out_a_bits_mask;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
  wire [63:0] _InclusiveCache_inner_TLBuffer_auto_out_a_bits_data;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
  wire        _InclusiveCache_inner_TLBuffer_auto_out_a_bits_corrupt;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
  wire        _InclusiveCache_inner_TLBuffer_auto_out_b_ready;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
  wire        _InclusiveCache_inner_TLBuffer_auto_out_c_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
  wire [2:0]  _InclusiveCache_inner_TLBuffer_auto_out_c_bits_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
  wire [2:0]  _InclusiveCache_inner_TLBuffer_auto_out_c_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
  wire [2:0]  _InclusiveCache_inner_TLBuffer_auto_out_c_bits_size;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
  wire [4:0]  _InclusiveCache_inner_TLBuffer_auto_out_c_bits_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
  wire [31:0] _InclusiveCache_inner_TLBuffer_auto_out_c_bits_address;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
  wire [63:0] _InclusiveCache_inner_TLBuffer_auto_out_c_bits_data;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
  wire        _InclusiveCache_inner_TLBuffer_auto_out_c_bits_corrupt;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
  wire        _InclusiveCache_inner_TLBuffer_auto_out_d_ready;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
  wire        _InclusiveCache_inner_TLBuffer_auto_out_e_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
  wire [2:0]  _InclusiveCache_inner_TLBuffer_auto_out_e_bits_sink;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
  wire        _l2_auto_in_a_ready;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24
  wire        _l2_auto_in_b_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24
  wire [1:0]  _l2_auto_in_b_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24
  wire [4:0]  _l2_auto_in_b_bits_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24
  wire [31:0] _l2_auto_in_b_bits_address;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24
  wire        _l2_auto_in_c_ready;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24
  wire        _l2_auto_in_d_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24
  wire [2:0]  _l2_auto_in_d_bits_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24
  wire [1:0]  _l2_auto_in_d_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24
  wire [2:0]  _l2_auto_in_d_bits_size;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24
  wire [4:0]  _l2_auto_in_d_bits_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24
  wire [2:0]  _l2_auto_in_d_bits_sink;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24
  wire        _l2_auto_in_d_bits_denied;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24
  wire [63:0] _l2_auto_in_d_bits_data;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24
  wire        _l2_auto_in_d_bits_corrupt;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24
  wire        auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_ready_0 =
    auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_ready;
  wire        auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_valid_0 =
    auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_valid;
  wire [2:0]  auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_opcode_0 =
    auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_opcode;
  wire [2:0]  auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_size_0 =
    auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_size;
  wire [3:0]  auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_source_0 =
    auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_source;
  wire        auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_denied_0 =
    auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_denied;
  wire [63:0] auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_data_0 =
    auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_data;
  wire        auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_corrupt_0 =
    auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_corrupt;
  wire        auto_coherent_jbar_in_a_valid_0 = auto_coherent_jbar_in_a_valid;
  wire [2:0]  auto_coherent_jbar_in_a_bits_opcode_0 = auto_coherent_jbar_in_a_bits_opcode;
  wire [2:0]  auto_coherent_jbar_in_a_bits_param_0 = auto_coherent_jbar_in_a_bits_param;
  wire [2:0]  auto_coherent_jbar_in_a_bits_size_0 = auto_coherent_jbar_in_a_bits_size;
  wire [4:0]  auto_coherent_jbar_in_a_bits_source_0 = auto_coherent_jbar_in_a_bits_source;
  wire [31:0] auto_coherent_jbar_in_a_bits_address_0 =
    auto_coherent_jbar_in_a_bits_address;
  wire [7:0]  auto_coherent_jbar_in_a_bits_mask_0 = auto_coherent_jbar_in_a_bits_mask;
  wire [63:0] auto_coherent_jbar_in_a_bits_data_0 = auto_coherent_jbar_in_a_bits_data;
  wire        auto_coherent_jbar_in_a_bits_corrupt_0 =
    auto_coherent_jbar_in_a_bits_corrupt;
  wire        auto_coherent_jbar_in_b_ready_0 = auto_coherent_jbar_in_b_ready;
  wire        auto_coherent_jbar_in_c_valid_0 = auto_coherent_jbar_in_c_valid;
  wire [2:0]  auto_coherent_jbar_in_c_bits_opcode_0 = auto_coherent_jbar_in_c_bits_opcode;
  wire [2:0]  auto_coherent_jbar_in_c_bits_param_0 = auto_coherent_jbar_in_c_bits_param;
  wire [2:0]  auto_coherent_jbar_in_c_bits_size_0 = auto_coherent_jbar_in_c_bits_size;
  wire [4:0]  auto_coherent_jbar_in_c_bits_source_0 = auto_coherent_jbar_in_c_bits_source;
  wire [31:0] auto_coherent_jbar_in_c_bits_address_0 =
    auto_coherent_jbar_in_c_bits_address;
  wire [63:0] auto_coherent_jbar_in_c_bits_data_0 = auto_coherent_jbar_in_c_bits_data;
  wire        auto_coherent_jbar_in_c_bits_corrupt_0 =
    auto_coherent_jbar_in_c_bits_corrupt;
  wire        auto_coherent_jbar_in_d_ready_0 = auto_coherent_jbar_in_d_ready;
  wire        auto_coherent_jbar_in_e_valid_0 = auto_coherent_jbar_in_e_valid;
  wire [2:0]  auto_coherent_jbar_in_e_bits_sink_0 = auto_coherent_jbar_in_e_bits_sink;
  wire        auto_l2_ctrls_ctrl_in_a_valid_0 = auto_l2_ctrls_ctrl_in_a_valid;
  wire [2:0]  auto_l2_ctrls_ctrl_in_a_bits_opcode_0 = auto_l2_ctrls_ctrl_in_a_bits_opcode;
  wire [2:0]  auto_l2_ctrls_ctrl_in_a_bits_param_0 = auto_l2_ctrls_ctrl_in_a_bits_param;
  wire [1:0]  auto_l2_ctrls_ctrl_in_a_bits_size_0 = auto_l2_ctrls_ctrl_in_a_bits_size;
  wire [8:0]  auto_l2_ctrls_ctrl_in_a_bits_source_0 = auto_l2_ctrls_ctrl_in_a_bits_source;
  wire [25:0] auto_l2_ctrls_ctrl_in_a_bits_address_0 =
    auto_l2_ctrls_ctrl_in_a_bits_address;
  wire [7:0]  auto_l2_ctrls_ctrl_in_a_bits_mask_0 = auto_l2_ctrls_ctrl_in_a_bits_mask;
  wire [63:0] auto_l2_ctrls_ctrl_in_a_bits_data_0 = auto_l2_ctrls_ctrl_in_a_bits_data;
  wire        auto_l2_ctrls_ctrl_in_a_bits_corrupt_0 =
    auto_l2_ctrls_ctrl_in_a_bits_corrupt;
  wire        auto_l2_ctrls_ctrl_in_d_ready_0 = auto_l2_ctrls_ctrl_in_d_ready;
  wire        auto_subsystem_l2_clock_groups_in_member_subsystem_l2_1_clock_0 =
    auto_subsystem_l2_clock_groups_in_member_subsystem_l2_1_clock;
  wire        auto_subsystem_l2_clock_groups_in_member_subsystem_l2_1_reset_0 =
    auto_subsystem_l2_clock_groups_in_member_subsystem_l2_1_reset;
  wire        auto_subsystem_l2_clock_groups_in_member_subsystem_l2_0_clock_0 =
    auto_subsystem_l2_clock_groups_in_member_subsystem_l2_0_clock;
  wire        auto_subsystem_l2_clock_groups_in_member_subsystem_l2_0_reset_0 =
    auto_subsystem_l2_clock_groups_in_member_subsystem_l2_0_reset;
  wire        auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_sink = 1'h0;
  wire        auto_coherent_jbar_in_b_bits_corrupt = 1'h0;
  wire        auto_l2_ctrls_ctrl_in_d_bits_sink = 1'h0;
  wire        auto_l2_ctrls_ctrl_in_d_bits_denied = 1'h0;
  wire        auto_l2_ctrls_ctrl_in_d_bits_corrupt = 1'h0;
  wire        subsystem_l2_clock_groups_childClock = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:419:31
  wire        subsystem_l2_clock_groups_childReset = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:421:31
  wire        clockGroup_childClock = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:419:31
  wire        clockGroup_childReset = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:421:31
  wire        fixedClockNode_childClock = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:419:31
  wire        fixedClockNode_childReset = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:421:31
  wire        filter_auto_in_b_bits_corrupt = 1'h0;
  wire        filter_auto_out_b_bits_corrupt = 1'h0;
  wire        filter_nodeOut_b_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        filter_nodeIn_b_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        InclusiveCache_outer_TLBuffer_auto_in_b_valid = 1'h0;
  wire        InclusiveCache_outer_TLBuffer_auto_in_b_bits_corrupt = 1'h0;
  wire        InclusiveCache_outer_TLBuffer_auto_out_b_valid = 1'h0;
  wire        InclusiveCache_outer_TLBuffer_auto_out_b_bits_corrupt = 1'h0;
  wire        InclusiveCache_outer_TLBuffer_nodeOut_b_valid = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        InclusiveCache_outer_TLBuffer_nodeOut_b_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        InclusiveCache_outer_TLBuffer_nodeIn_b_valid = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        InclusiveCache_outer_TLBuffer_nodeIn_b_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coherent_jbar_auto_in_b_bits_corrupt = 1'h0;
  wire        coherent_jbar_auto_out_b_bits_corrupt = 1'h0;
  wire        coherent_jbar_nodeOut_b_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        coherent_jbar_nodeIn_b_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coherent_jbar_in_0_b_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        coherent_jbar_out_0_b_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        coherent_jbar_beatsBO_opdata = 1'h0;	// src/main/scala/tilelink/Edges.scala:98:28
  wire        coherent_jbar_portsBIO_filtered_0_bits_corrupt = 1'h0;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        coupler_to_bus_named_subsystem_mbus_auto_widget_in_d_bits_sink = 1'h0;
  wire        coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_d_bits_sink = 1'h0;
  wire        coupler_to_bus_named_subsystem_mbus_widget_auto_in_d_bits_sink = 1'h0;
  wire        coupler_to_bus_named_subsystem_mbus_widget_auto_out_d_bits_sink = 1'h0;
  wire        coupler_to_bus_named_subsystem_mbus_widget_nodeOut_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        coupler_to_bus_named_subsystem_mbus_widget_nodeIn_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coupler_to_bus_named_subsystem_mbus_bus_xingOut_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        coupler_to_bus_named_subsystem_mbus_bus_xingIn_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  InclusiveCache_outer_TLBuffer_auto_in_b_bits_mask = 8'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26
  wire [7:0]  InclusiveCache_outer_TLBuffer_auto_out_b_bits_mask = 8'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26
  wire [7:0]  InclusiveCache_outer_TLBuffer_nodeOut_b_bits_mask = 8'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26
  wire [7:0]  InclusiveCache_outer_TLBuffer_nodeIn_b_bits_mask = 8'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26
  wire [31:0] InclusiveCache_outer_TLBuffer_auto_in_b_bits_address = 32'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26
  wire [31:0] InclusiveCache_outer_TLBuffer_auto_out_b_bits_address = 32'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26
  wire [31:0] InclusiveCache_outer_TLBuffer_nodeOut_b_bits_address = 32'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26
  wire [31:0] InclusiveCache_outer_TLBuffer_nodeIn_b_bits_address = 32'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26
  wire [2:0]  coherent_jbar_beatsBO_decode = 3'h7;	// src/main/scala/tilelink/Edges.scala:221:59
  wire [2:0]  InclusiveCache_outer_TLBuffer_auto_in_b_bits_opcode = 3'h0;
  wire [2:0]  InclusiveCache_outer_TLBuffer_auto_in_b_bits_size = 3'h0;
  wire [2:0]  InclusiveCache_outer_TLBuffer_auto_in_b_bits_source = 3'h0;
  wire [2:0]  InclusiveCache_outer_TLBuffer_auto_out_b_bits_opcode = 3'h0;
  wire [2:0]  InclusiveCache_outer_TLBuffer_auto_out_b_bits_size = 3'h0;
  wire [2:0]  InclusiveCache_outer_TLBuffer_auto_out_b_bits_source = 3'h0;
  wire [2:0]  InclusiveCache_outer_TLBuffer_nodeOut_b_bits_opcode = 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_nodeOut_b_bits_size = 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_nodeOut_b_bits_source = 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_nodeIn_b_bits_opcode = 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_nodeIn_b_bits_size = 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_nodeIn_b_bits_source = 3'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  coherent_jbar_beatsBO_0 = 3'h0;	// src/main/scala/tilelink/Edges.scala:222:14
  wire        auto_coherent_jbar_in_e_ready = 1'h1;
  wire        filter_auto_in_e_ready = 1'h1;
  wire        filter_auto_out_e_ready = 1'h1;
  wire        filter_nodeOut_e_ready = 1'h1;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        filter_nodeIn_e_ready = 1'h1;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        InclusiveCache_outer_TLBuffer_auto_in_b_ready = 1'h1;
  wire        InclusiveCache_outer_TLBuffer_auto_in_e_ready = 1'h1;
  wire        InclusiveCache_outer_TLBuffer_auto_out_b_ready = 1'h1;
  wire        InclusiveCache_outer_TLBuffer_auto_out_e_ready = 1'h1;
  wire        InclusiveCache_outer_TLBuffer_nodeOut_b_ready = 1'h1;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        InclusiveCache_outer_TLBuffer_nodeOut_e_ready = 1'h1;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        InclusiveCache_outer_TLBuffer_nodeIn_b_ready = 1'h1;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        InclusiveCache_outer_TLBuffer_nodeIn_e_ready = 1'h1;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coherent_jbar_auto_in_e_ready = 1'h1;
  wire        coherent_jbar_auto_out_e_ready = 1'h1;
  wire        coherent_jbar_nodeOut_e_ready = 1'h1;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        coherent_jbar_nodeIn_e_ready = 1'h1;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coherent_jbar_in_0_e_ready = 1'h1;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        coherent_jbar_out_0_e_ready = 1'h1;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        coherent_jbar_requestAIO_0_0 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:303:107
  wire        coherent_jbar_requestCIO_0_0 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:304:107
  wire        coherent_jbar_requestBOI_0_0 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        coherent_jbar_requestDOI_0_0 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        coherent_jbar_requestEIO_0_0 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:56:48
  wire        coherent_jbar_portsEOI_filtered_0_ready = 1'h1;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] auto_coherent_jbar_in_b_bits_data = 64'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [63:0] filter_auto_in_b_bits_data = 64'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [63:0] filter_auto_out_b_bits_data = 64'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [63:0] filter_nodeOut_b_bits_data = 64'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [63:0] filter_nodeIn_b_bits_data = 64'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [63:0] InclusiveCache_outer_TLBuffer_auto_in_b_bits_data = 64'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [63:0] InclusiveCache_outer_TLBuffer_auto_out_b_bits_data = 64'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [63:0] InclusiveCache_outer_TLBuffer_nodeOut_b_bits_data = 64'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [63:0] InclusiveCache_outer_TLBuffer_nodeIn_b_bits_data = 64'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [63:0] coherent_jbar_auto_in_b_bits_data = 64'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [63:0] coherent_jbar_auto_out_b_bits_data = 64'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [63:0] coherent_jbar_nodeOut_b_bits_data = 64'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [63:0] coherent_jbar_nodeIn_b_bits_data = 64'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [63:0] coherent_jbar_in_0_b_bits_data = 64'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [63:0] coherent_jbar_out_0_b_bits_data = 64'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [63:0] coherent_jbar_portsBIO_filtered_0_bits_data = 64'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [7:0]  auto_coherent_jbar_in_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [7:0]  filter_auto_in_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [7:0]  filter_auto_out_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [7:0]  filter_nodeOut_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [7:0]  filter_nodeIn_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [7:0]  coherent_jbar_auto_in_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [7:0]  coherent_jbar_auto_out_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [7:0]  coherent_jbar_nodeOut_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [7:0]  coherent_jbar_nodeIn_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [7:0]  coherent_jbar_in_0_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [7:0]  coherent_jbar_out_0_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [7:0]  coherent_jbar_portsBIO_filtered_0_bits_mask = 8'hFF;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [2:0]  auto_coherent_jbar_in_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [2:0]  auto_coherent_jbar_in_b_bits_size = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [2:0]  filter_auto_in_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [2:0]  filter_auto_in_b_bits_size = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [2:0]  filter_auto_out_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [2:0]  filter_auto_out_b_bits_size = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [2:0]  filter_nodeOut_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [2:0]  filter_nodeOut_b_bits_size = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [2:0]  filter_nodeIn_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [2:0]  filter_nodeIn_b_bits_size = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [2:0]  coherent_jbar_auto_in_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [2:0]  coherent_jbar_auto_in_b_bits_size = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [2:0]  coherent_jbar_auto_out_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [2:0]  coherent_jbar_auto_out_b_bits_size = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [2:0]  coherent_jbar_nodeOut_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [2:0]  coherent_jbar_nodeOut_b_bits_size = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [2:0]  coherent_jbar_nodeIn_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [2:0]  coherent_jbar_nodeIn_b_bits_size = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [2:0]  coherent_jbar_in_0_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [2:0]  coherent_jbar_in_0_b_bits_size = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [2:0]  coherent_jbar_out_0_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [2:0]  coherent_jbar_out_0_b_bits_size = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [2:0]  coherent_jbar_portsBIO_filtered_0_bits_opcode = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [2:0]  coherent_jbar_portsBIO_filtered_0_bits_size = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69, src/main/scala/subsystem/BankedL2Params.scala:58:41, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [1:0]  auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26, src/main/scala/tilelink/BankBinder.scala:68:28, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [1:0]  auto_l2_ctrls_ctrl_in_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26, src/main/scala/tilelink/BankBinder.scala:68:28, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [1:0]  InclusiveCache_outer_TLBuffer_auto_in_b_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26, src/main/scala/tilelink/BankBinder.scala:68:28, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [1:0]  InclusiveCache_outer_TLBuffer_auto_out_b_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26, src/main/scala/tilelink/BankBinder.scala:68:28, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [1:0]  InclusiveCache_outer_TLBuffer_nodeOut_b_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26, src/main/scala/tilelink/BankBinder.scala:68:28, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [1:0]  InclusiveCache_outer_TLBuffer_nodeIn_b_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26, src/main/scala/tilelink/BankBinder.scala:68:28, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [1:0]  coupler_to_bus_named_subsystem_mbus_auto_widget_in_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26, src/main/scala/tilelink/BankBinder.scala:68:28, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [1:0]  coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26, src/main/scala/tilelink/BankBinder.scala:68:28, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [1:0]  coupler_to_bus_named_subsystem_mbus_widget_auto_in_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26, src/main/scala/tilelink/BankBinder.scala:68:28, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [1:0]  coupler_to_bus_named_subsystem_mbus_widget_auto_out_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26, src/main/scala/tilelink/BankBinder.scala:68:28, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [1:0]  coupler_to_bus_named_subsystem_mbus_widget_nodeOut_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26, src/main/scala/tilelink/BankBinder.scala:68:28, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [1:0]  coupler_to_bus_named_subsystem_mbus_widget_nodeIn_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26, src/main/scala/tilelink/BankBinder.scala:68:28, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [1:0]  coupler_to_bus_named_subsystem_mbus_bus_xingOut_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26, src/main/scala/tilelink/BankBinder.scala:68:28, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire [1:0]  coupler_to_bus_named_subsystem_mbus_bus_xingIn_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:374:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24, :119:26, src/main/scala/tilelink/BankBinder.scala:68:28, src/main/scala/tilelink/WidthWidget.scala:220:28
  wire        coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_ready =
    auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_ready_0;
  wire        coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_valid;
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_bits_opcode;
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_bits_param;
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_bits_size;
  wire [3:0]  coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_bits_source;
  wire [31:0] coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_bits_address;
  wire [7:0]  coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_bits_mask;
  wire [63:0] coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_bits_data;
  wire        coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_bits_corrupt;
  wire        coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_d_ready;
  wire        coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_d_valid =
    auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_valid_0;
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_d_bits_opcode =
    auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_opcode_0;
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_d_bits_size =
    auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_size_0;
  wire [3:0]  coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_d_bits_source =
    auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_source_0;
  wire        coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_d_bits_denied =
    auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_denied_0;
  wire [63:0] coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_d_bits_data =
    auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_data_0;
  wire        coherent_jbar_auto_in_a_ready;
  wire        coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_d_bits_corrupt =
    auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_bits_corrupt_0;
  wire        coherent_jbar_auto_in_a_valid = auto_coherent_jbar_in_a_valid_0;
  wire [2:0]  coherent_jbar_auto_in_a_bits_opcode = auto_coherent_jbar_in_a_bits_opcode_0;
  wire [2:0]  coherent_jbar_auto_in_a_bits_param = auto_coherent_jbar_in_a_bits_param_0;
  wire [2:0]  coherent_jbar_auto_in_a_bits_size = auto_coherent_jbar_in_a_bits_size_0;
  wire [4:0]  coherent_jbar_auto_in_a_bits_source = auto_coherent_jbar_in_a_bits_source_0;
  wire [31:0] coherent_jbar_auto_in_a_bits_address =
    auto_coherent_jbar_in_a_bits_address_0;
  wire [7:0]  coherent_jbar_auto_in_a_bits_mask = auto_coherent_jbar_in_a_bits_mask_0;
  wire [63:0] coherent_jbar_auto_in_a_bits_data = auto_coherent_jbar_in_a_bits_data_0;
  wire        coherent_jbar_auto_in_a_bits_corrupt =
    auto_coherent_jbar_in_a_bits_corrupt_0;
  wire        coherent_jbar_auto_in_b_ready = auto_coherent_jbar_in_b_ready_0;
  wire        coherent_jbar_auto_in_b_valid;
  wire [1:0]  coherent_jbar_auto_in_b_bits_param;
  wire [4:0]  coherent_jbar_auto_in_b_bits_source;
  wire [31:0] coherent_jbar_auto_in_b_bits_address;
  wire        coherent_jbar_auto_in_c_ready;
  wire        coherent_jbar_auto_in_c_valid = auto_coherent_jbar_in_c_valid_0;
  wire [2:0]  coherent_jbar_auto_in_c_bits_opcode = auto_coherent_jbar_in_c_bits_opcode_0;
  wire [2:0]  coherent_jbar_auto_in_c_bits_param = auto_coherent_jbar_in_c_bits_param_0;
  wire [2:0]  coherent_jbar_auto_in_c_bits_size = auto_coherent_jbar_in_c_bits_size_0;
  wire [4:0]  coherent_jbar_auto_in_c_bits_source = auto_coherent_jbar_in_c_bits_source_0;
  wire [31:0] coherent_jbar_auto_in_c_bits_address =
    auto_coherent_jbar_in_c_bits_address_0;
  wire [63:0] coherent_jbar_auto_in_c_bits_data = auto_coherent_jbar_in_c_bits_data_0;
  wire        coherent_jbar_auto_in_c_bits_corrupt =
    auto_coherent_jbar_in_c_bits_corrupt_0;
  wire        coherent_jbar_auto_in_d_ready = auto_coherent_jbar_in_d_ready_0;
  wire        coherent_jbar_auto_in_d_valid;
  wire [2:0]  coherent_jbar_auto_in_d_bits_opcode;
  wire [1:0]  coherent_jbar_auto_in_d_bits_param;
  wire [2:0]  coherent_jbar_auto_in_d_bits_size;
  wire [4:0]  coherent_jbar_auto_in_d_bits_source;
  wire [2:0]  coherent_jbar_auto_in_d_bits_sink;
  wire        coherent_jbar_auto_in_d_bits_denied;
  wire [63:0] coherent_jbar_auto_in_d_bits_data;
  wire        coherent_jbar_auto_in_d_bits_corrupt;
  wire        coherent_jbar_auto_in_e_valid = auto_coherent_jbar_in_e_valid_0;
  wire [2:0]  coherent_jbar_auto_in_e_bits_sink = auto_coherent_jbar_in_e_bits_sink_0;
  wire        subsystem_l2_clock_groups_auto_in_member_subsystem_cbus_1_clock =
    auto_subsystem_l2_clock_groups_in_member_subsystem_l2_1_clock_0;
  wire        subsystem_l2_clock_groups_auto_in_member_subsystem_cbus_1_reset =
    auto_subsystem_l2_clock_groups_in_member_subsystem_l2_1_reset_0;
  wire        subsystem_l2_clock_groups_auto_in_member_subsystem_cbus_0_clock =
    auto_subsystem_l2_clock_groups_in_member_subsystem_l2_0_clock_0;
  wire        subsystem_l2_clock_groups_auto_in_member_subsystem_cbus_0_reset =
    auto_subsystem_l2_clock_groups_in_member_subsystem_l2_0_reset_0;
  wire        subsystem_l2_clock_groups_auto_out_1_member_subsystem_pbus_0_clock;
  wire        subsystem_l2_clock_groups_auto_out_1_member_subsystem_pbus_0_reset;
  wire        clockSinkNodeIn_clock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        clockSinkNodeIn_reset;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        subsystem_l2_clock_groups_nodeIn_member_subsystem_cbus_1_clock =
    subsystem_l2_clock_groups_auto_in_member_subsystem_cbus_1_clock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        subsystem_l2_clock_groups_nodeIn_member_subsystem_cbus_1_reset =
    subsystem_l2_clock_groups_auto_in_member_subsystem_cbus_1_reset;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        subsystem_l2_clock_groups_nodeIn_member_subsystem_cbus_0_clock =
    subsystem_l2_clock_groups_auto_in_member_subsystem_cbus_0_clock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        subsystem_l2_clock_groups_nodeIn_member_subsystem_cbus_0_reset =
    subsystem_l2_clock_groups_auto_in_member_subsystem_cbus_0_reset;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        subsystem_l2_clock_groups_x1_nodeOut_member_subsystem_pbus_0_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_subsystem_l2_clock_groups_out_member_subsystem_mbus_0_clock_0 =
    subsystem_l2_clock_groups_auto_out_1_member_subsystem_pbus_0_clock;
  wire        subsystem_l2_clock_groups_x1_nodeOut_member_subsystem_pbus_0_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_subsystem_l2_clock_groups_out_member_subsystem_mbus_0_reset_0 =
    subsystem_l2_clock_groups_auto_out_1_member_subsystem_pbus_0_reset;
  wire        subsystem_l2_clock_groups_nodeOut_member_subsystem_cbus_0_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        subsystem_l2_clock_groups_nodeOut_member_subsystem_cbus_0_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        clockGroup_auto_in_member_subsystem_sbus_0_clock =
    subsystem_l2_clock_groups_auto_out_0_member_subsystem_cbus_0_clock;
  wire        clockGroup_auto_in_member_subsystem_sbus_0_reset =
    subsystem_l2_clock_groups_auto_out_0_member_subsystem_cbus_0_reset;
  assign subsystem_l2_clock_groups_x1_nodeOut_member_subsystem_pbus_0_clock =
    subsystem_l2_clock_groups_nodeIn_member_subsystem_cbus_1_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign subsystem_l2_clock_groups_x1_nodeOut_member_subsystem_pbus_0_reset =
    subsystem_l2_clock_groups_nodeIn_member_subsystem_cbus_1_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign subsystem_l2_clock_groups_nodeOut_member_subsystem_cbus_0_clock =
    subsystem_l2_clock_groups_nodeIn_member_subsystem_cbus_0_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign subsystem_l2_clock_groups_nodeOut_member_subsystem_cbus_0_reset =
    subsystem_l2_clock_groups_nodeIn_member_subsystem_cbus_0_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign subsystem_l2_clock_groups_auto_out_0_member_subsystem_cbus_0_clock =
    subsystem_l2_clock_groups_nodeOut_member_subsystem_cbus_0_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign subsystem_l2_clock_groups_auto_out_0_member_subsystem_cbus_0_reset =
    subsystem_l2_clock_groups_nodeOut_member_subsystem_cbus_0_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign subsystem_l2_clock_groups_auto_out_1_member_subsystem_pbus_0_clock =
    subsystem_l2_clock_groups_x1_nodeOut_member_subsystem_pbus_0_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign subsystem_l2_clock_groups_auto_out_1_member_subsystem_pbus_0_reset =
    subsystem_l2_clock_groups_x1_nodeOut_member_subsystem_pbus_0_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        clockGroup_nodeIn_member_subsystem_sbus_0_clock =
    clockGroup_auto_in_member_subsystem_sbus_0_clock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        clockGroup_nodeOut_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        clockGroup_nodeIn_member_subsystem_sbus_0_reset =
    clockGroup_auto_in_member_subsystem_sbus_0_reset;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        clockGroup_nodeOut_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        fixedClockNode_auto_in_clock = clockGroup_auto_out_clock;
  wire        fixedClockNode_auto_in_reset = clockGroup_auto_out_reset;
  assign clockGroup_auto_out_clock = clockGroup_nodeOut_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign clockGroup_auto_out_reset = clockGroup_nodeOut_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign clockGroup_nodeOut_clock = clockGroup_nodeIn_member_subsystem_sbus_0_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign clockGroup_nodeOut_reset = clockGroup_nodeIn_member_subsystem_sbus_0_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        fixedClockNode_nodeIn_clock = fixedClockNode_auto_in_clock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        fixedClockNode_nodeOut_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        fixedClockNode_nodeIn_reset = fixedClockNode_auto_in_reset;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        fixedClockNode_nodeOut_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign clockSinkNodeIn_clock = fixedClockNode_auto_out_clock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign clockSinkNodeIn_reset = fixedClockNode_auto_out_reset;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign fixedClockNode_auto_out_clock = fixedClockNode_nodeOut_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign fixedClockNode_auto_out_reset = fixedClockNode_nodeOut_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign fixedClockNode_nodeOut_clock = fixedClockNode_nodeIn_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign fixedClockNode_nodeOut_reset = fixedClockNode_nodeIn_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        filter_nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coherent_jbar_auto_out_a_ready = filter_auto_in_a_ready;
  wire        coherent_jbar_auto_out_a_valid;
  wire        filter_nodeIn_a_valid = filter_auto_in_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  coherent_jbar_auto_out_a_bits_opcode;
  wire [2:0]  filter_nodeIn_a_bits_opcode = filter_auto_in_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  coherent_jbar_auto_out_a_bits_param;
  wire [2:0]  filter_nodeIn_a_bits_param = filter_auto_in_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  coherent_jbar_auto_out_a_bits_size;
  wire [2:0]  filter_nodeIn_a_bits_size = filter_auto_in_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  coherent_jbar_auto_out_a_bits_source;
  wire [4:0]  filter_nodeIn_a_bits_source = filter_auto_in_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] coherent_jbar_auto_out_a_bits_address;
  wire [31:0] filter_nodeIn_a_bits_address = filter_auto_in_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  coherent_jbar_auto_out_a_bits_mask;
  wire [7:0]  filter_nodeIn_a_bits_mask = filter_auto_in_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] coherent_jbar_auto_out_a_bits_data;
  wire [63:0] filter_nodeIn_a_bits_data = filter_auto_in_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coherent_jbar_auto_out_a_bits_corrupt;
  wire        filter_nodeIn_a_bits_corrupt = filter_auto_in_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coherent_jbar_auto_out_b_ready;
  wire        filter_nodeIn_b_ready = filter_auto_in_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        filter_nodeIn_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coherent_jbar_auto_out_b_valid = filter_auto_in_b_valid;
  wire [1:0]  filter_nodeIn_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  coherent_jbar_auto_out_b_bits_param = filter_auto_in_b_bits_param;
  wire [4:0]  filter_nodeIn_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] filter_nodeIn_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  coherent_jbar_auto_out_b_bits_source = filter_auto_in_b_bits_source;
  wire [31:0] coherent_jbar_auto_out_b_bits_address = filter_auto_in_b_bits_address;
  wire        filter_nodeIn_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coherent_jbar_auto_out_c_ready = filter_auto_in_c_ready;
  wire        coherent_jbar_auto_out_c_valid;
  wire        filter_nodeIn_c_valid = filter_auto_in_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  coherent_jbar_auto_out_c_bits_opcode;
  wire [2:0]  filter_nodeIn_c_bits_opcode = filter_auto_in_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  coherent_jbar_auto_out_c_bits_param;
  wire [2:0]  filter_nodeIn_c_bits_param = filter_auto_in_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  coherent_jbar_auto_out_c_bits_size;
  wire [2:0]  filter_nodeIn_c_bits_size = filter_auto_in_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  coherent_jbar_auto_out_c_bits_source;
  wire [4:0]  filter_nodeIn_c_bits_source = filter_auto_in_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] coherent_jbar_auto_out_c_bits_address;
  wire [31:0] filter_nodeIn_c_bits_address = filter_auto_in_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] coherent_jbar_auto_out_c_bits_data;
  wire [63:0] filter_nodeIn_c_bits_data = filter_auto_in_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coherent_jbar_auto_out_c_bits_corrupt;
  wire        filter_nodeIn_c_bits_corrupt = filter_auto_in_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coherent_jbar_auto_out_d_ready;
  wire        filter_nodeIn_d_ready = filter_auto_in_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        filter_nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  filter_nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coherent_jbar_auto_out_d_valid = filter_auto_in_d_valid;
  wire [1:0]  filter_nodeIn_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  coherent_jbar_auto_out_d_bits_opcode = filter_auto_in_d_bits_opcode;
  wire [2:0]  filter_nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  coherent_jbar_auto_out_d_bits_param = filter_auto_in_d_bits_param;
  wire [4:0]  filter_nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  coherent_jbar_auto_out_d_bits_size = filter_auto_in_d_bits_size;
  wire [2:0]  filter_nodeIn_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  coherent_jbar_auto_out_d_bits_source = filter_auto_in_d_bits_source;
  wire        filter_nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  coherent_jbar_auto_out_d_bits_sink = filter_auto_in_d_bits_sink;
  wire [63:0] filter_nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coherent_jbar_auto_out_d_bits_denied = filter_auto_in_d_bits_denied;
  wire        filter_nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] coherent_jbar_auto_out_d_bits_data = filter_auto_in_d_bits_data;
  wire        coherent_jbar_auto_out_d_bits_corrupt = filter_auto_in_d_bits_corrupt;
  wire        coherent_jbar_auto_out_e_valid;
  wire        filter_nodeIn_e_valid = filter_auto_in_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  coherent_jbar_auto_out_e_bits_sink;
  wire [2:0]  filter_nodeIn_e_bits_sink = filter_auto_in_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        filter_nodeOut_a_ready = filter_auto_out_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        filter_nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  filter_nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  filter_nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  filter_nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]  filter_nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] filter_nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  filter_nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] filter_nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        filter_nodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        filter_nodeOut_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        filter_nodeOut_b_valid = filter_auto_out_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  filter_nodeOut_b_bits_param = filter_auto_out_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]  filter_nodeOut_b_bits_source = filter_auto_out_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] filter_nodeOut_b_bits_address = filter_auto_out_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        filter_nodeOut_c_ready = filter_auto_out_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        filter_nodeOut_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  filter_nodeOut_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  filter_nodeOut_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  filter_nodeOut_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]  filter_nodeOut_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] filter_nodeOut_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] filter_nodeOut_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        filter_nodeOut_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        filter_nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        filter_nodeOut_d_valid = filter_auto_out_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  filter_nodeOut_d_bits_opcode = filter_auto_out_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  filter_nodeOut_d_bits_param = filter_auto_out_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  filter_nodeOut_d_bits_size = filter_auto_out_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]  filter_nodeOut_d_bits_source = filter_auto_out_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  filter_nodeOut_d_bits_sink = filter_auto_out_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        filter_nodeOut_d_bits_denied = filter_auto_out_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] filter_nodeOut_d_bits_data = filter_auto_out_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        filter_nodeOut_d_bits_corrupt = filter_auto_out_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        filter_nodeOut_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  filter_nodeOut_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign filter_nodeIn_a_ready = filter_nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        filter_auto_out_a_valid = filter_nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  filter_auto_out_a_bits_opcode = filter_nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  filter_auto_out_a_bits_param = filter_nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  filter_auto_out_a_bits_size = filter_nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]  filter_auto_out_a_bits_source = filter_nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] filter_auto_out_a_bits_address = filter_nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  filter_auto_out_a_bits_mask = filter_nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] filter_auto_out_a_bits_data = filter_nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        filter_auto_out_a_bits_corrupt = filter_nodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        filter_auto_out_b_ready = filter_nodeOut_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign filter_nodeIn_b_valid = filter_nodeOut_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign filter_nodeIn_b_bits_param = filter_nodeOut_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign filter_nodeIn_b_bits_source = filter_nodeOut_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign filter_nodeIn_b_bits_address = filter_nodeOut_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign filter_nodeIn_c_ready = filter_nodeOut_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        filter_auto_out_c_valid = filter_nodeOut_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  filter_auto_out_c_bits_opcode = filter_nodeOut_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  filter_auto_out_c_bits_param = filter_nodeOut_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  filter_auto_out_c_bits_size = filter_nodeOut_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]  filter_auto_out_c_bits_source = filter_nodeOut_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] filter_auto_out_c_bits_address = filter_nodeOut_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] filter_auto_out_c_bits_data = filter_nodeOut_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        filter_auto_out_c_bits_corrupt = filter_nodeOut_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        filter_auto_out_d_ready = filter_nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign filter_nodeIn_d_valid = filter_nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign filter_nodeIn_d_bits_opcode = filter_nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign filter_nodeIn_d_bits_param = filter_nodeOut_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign filter_nodeIn_d_bits_size = filter_nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign filter_nodeIn_d_bits_source = filter_nodeOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign filter_nodeIn_d_bits_sink = filter_nodeOut_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign filter_nodeIn_d_bits_denied = filter_nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign filter_nodeIn_d_bits_data = filter_nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign filter_nodeIn_d_bits_corrupt = filter_nodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        filter_auto_out_e_valid = filter_nodeOut_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  filter_auto_out_e_bits_sink = filter_nodeOut_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign filter_auto_in_a_ready = filter_nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign filter_nodeOut_a_valid = filter_nodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign filter_nodeOut_a_bits_opcode = filter_nodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign filter_nodeOut_a_bits_param = filter_nodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign filter_nodeOut_a_bits_size = filter_nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign filter_nodeOut_a_bits_source = filter_nodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign filter_nodeOut_a_bits_address = filter_nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign filter_nodeOut_a_bits_mask = filter_nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign filter_nodeOut_a_bits_data = filter_nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign filter_nodeOut_a_bits_corrupt = filter_nodeIn_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign filter_nodeOut_b_ready = filter_nodeIn_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign filter_auto_in_b_valid = filter_nodeIn_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign filter_auto_in_b_bits_param = filter_nodeIn_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign filter_auto_in_b_bits_source = filter_nodeIn_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign filter_auto_in_b_bits_address = filter_nodeIn_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign filter_auto_in_c_ready = filter_nodeIn_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign filter_nodeOut_c_valid = filter_nodeIn_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign filter_nodeOut_c_bits_opcode = filter_nodeIn_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign filter_nodeOut_c_bits_param = filter_nodeIn_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign filter_nodeOut_c_bits_size = filter_nodeIn_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign filter_nodeOut_c_bits_source = filter_nodeIn_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign filter_nodeOut_c_bits_address = filter_nodeIn_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign filter_nodeOut_c_bits_data = filter_nodeIn_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign filter_nodeOut_c_bits_corrupt = filter_nodeIn_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign filter_nodeOut_d_ready = filter_nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign filter_auto_in_d_valid = filter_nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign filter_auto_in_d_bits_opcode = filter_nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign filter_auto_in_d_bits_param = filter_nodeIn_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign filter_auto_in_d_bits_size = filter_nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign filter_auto_in_d_bits_source = filter_nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign filter_auto_in_d_bits_sink = filter_nodeIn_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign filter_auto_in_d_bits_denied = filter_nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign filter_auto_in_d_bits_data = filter_nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign filter_auto_in_d_bits_corrupt = filter_nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign filter_nodeOut_e_valid = filter_nodeIn_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign filter_nodeOut_e_bits_sink = filter_nodeIn_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        InclusiveCache_outer_TLBuffer_nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        InclusiveCache_outer_TLBuffer_nodeIn_a_valid =
    InclusiveCache_outer_TLBuffer_auto_in_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_nodeIn_a_bits_opcode =
    InclusiveCache_outer_TLBuffer_auto_in_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_nodeIn_a_bits_param =
    InclusiveCache_outer_TLBuffer_auto_in_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_nodeIn_a_bits_size =
    InclusiveCache_outer_TLBuffer_auto_in_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_nodeIn_a_bits_source =
    InclusiveCache_outer_TLBuffer_auto_in_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] InclusiveCache_outer_TLBuffer_nodeIn_a_bits_address =
    InclusiveCache_outer_TLBuffer_auto_in_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  InclusiveCache_outer_TLBuffer_nodeIn_a_bits_mask =
    InclusiveCache_outer_TLBuffer_auto_in_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] InclusiveCache_outer_TLBuffer_nodeIn_a_bits_data =
    InclusiveCache_outer_TLBuffer_auto_in_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        InclusiveCache_outer_TLBuffer_nodeIn_a_bits_corrupt =
    InclusiveCache_outer_TLBuffer_auto_in_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        InclusiveCache_outer_TLBuffer_nodeIn_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        InclusiveCache_outer_TLBuffer_nodeIn_c_valid =
    InclusiveCache_outer_TLBuffer_auto_in_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_nodeIn_c_bits_opcode =
    InclusiveCache_outer_TLBuffer_auto_in_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_nodeIn_c_bits_param =
    InclusiveCache_outer_TLBuffer_auto_in_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_nodeIn_c_bits_size =
    InclusiveCache_outer_TLBuffer_auto_in_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_nodeIn_c_bits_source =
    InclusiveCache_outer_TLBuffer_auto_in_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] InclusiveCache_outer_TLBuffer_nodeIn_c_bits_address =
    InclusiveCache_outer_TLBuffer_auto_in_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] InclusiveCache_outer_TLBuffer_nodeIn_c_bits_data =
    InclusiveCache_outer_TLBuffer_auto_in_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        InclusiveCache_outer_TLBuffer_nodeIn_c_bits_corrupt =
    InclusiveCache_outer_TLBuffer_auto_in_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        InclusiveCache_outer_TLBuffer_nodeIn_d_ready =
    InclusiveCache_outer_TLBuffer_auto_in_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        InclusiveCache_outer_TLBuffer_nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  InclusiveCache_outer_TLBuffer_nodeIn_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_nodeIn_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        InclusiveCache_outer_TLBuffer_nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] InclusiveCache_outer_TLBuffer_nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        InclusiveCache_outer_TLBuffer_nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        InclusiveCache_outer_TLBuffer_nodeIn_e_valid =
    InclusiveCache_outer_TLBuffer_auto_in_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_nodeIn_e_bits_sink =
    InclusiveCache_outer_TLBuffer_auto_in_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        InclusiveCache_outer_TLBuffer_nodeOut_a_ready =
    InclusiveCache_outer_TLBuffer_auto_out_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        InclusiveCache_outer_TLBuffer_nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] InclusiveCache_outer_TLBuffer_nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  InclusiveCache_outer_TLBuffer_nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] InclusiveCache_outer_TLBuffer_nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        InclusiveCache_outer_TLBuffer_nodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        InclusiveCache_outer_TLBuffer_nodeOut_c_ready =
    InclusiveCache_outer_TLBuffer_auto_out_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        InclusiveCache_outer_TLBuffer_nodeOut_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_nodeOut_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_nodeOut_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_nodeOut_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_nodeOut_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] InclusiveCache_outer_TLBuffer_nodeOut_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] InclusiveCache_outer_TLBuffer_nodeOut_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        InclusiveCache_outer_TLBuffer_nodeOut_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        InclusiveCache_outer_TLBuffer_nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        InclusiveCache_outer_TLBuffer_nodeOut_d_valid =
    InclusiveCache_outer_TLBuffer_auto_out_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_nodeOut_d_bits_opcode =
    InclusiveCache_outer_TLBuffer_auto_out_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  InclusiveCache_outer_TLBuffer_nodeOut_d_bits_param =
    InclusiveCache_outer_TLBuffer_auto_out_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_nodeOut_d_bits_size =
    InclusiveCache_outer_TLBuffer_auto_out_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_nodeOut_d_bits_source =
    InclusiveCache_outer_TLBuffer_auto_out_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_nodeOut_d_bits_sink =
    InclusiveCache_outer_TLBuffer_auto_out_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        InclusiveCache_outer_TLBuffer_nodeOut_d_bits_denied =
    InclusiveCache_outer_TLBuffer_auto_out_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] InclusiveCache_outer_TLBuffer_nodeOut_d_bits_data =
    InclusiveCache_outer_TLBuffer_auto_out_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        InclusiveCache_outer_TLBuffer_nodeOut_d_bits_corrupt =
    InclusiveCache_outer_TLBuffer_auto_out_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        InclusiveCache_outer_TLBuffer_nodeOut_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_nodeOut_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign InclusiveCache_outer_TLBuffer_nodeIn_a_ready =
    InclusiveCache_outer_TLBuffer_nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        InclusiveCache_outer_TLBuffer_auto_out_a_valid =
    InclusiveCache_outer_TLBuffer_nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_auto_out_a_bits_opcode =
    InclusiveCache_outer_TLBuffer_nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_auto_out_a_bits_param =
    InclusiveCache_outer_TLBuffer_nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_auto_out_a_bits_size =
    InclusiveCache_outer_TLBuffer_nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_auto_out_a_bits_source =
    InclusiveCache_outer_TLBuffer_nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] InclusiveCache_outer_TLBuffer_auto_out_a_bits_address =
    InclusiveCache_outer_TLBuffer_nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  InclusiveCache_outer_TLBuffer_auto_out_a_bits_mask =
    InclusiveCache_outer_TLBuffer_nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] InclusiveCache_outer_TLBuffer_auto_out_a_bits_data =
    InclusiveCache_outer_TLBuffer_nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        InclusiveCache_outer_TLBuffer_auto_out_a_bits_corrupt =
    InclusiveCache_outer_TLBuffer_nodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign InclusiveCache_outer_TLBuffer_nodeIn_c_ready =
    InclusiveCache_outer_TLBuffer_nodeOut_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        InclusiveCache_outer_TLBuffer_auto_out_c_valid =
    InclusiveCache_outer_TLBuffer_nodeOut_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_auto_out_c_bits_opcode =
    InclusiveCache_outer_TLBuffer_nodeOut_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_auto_out_c_bits_param =
    InclusiveCache_outer_TLBuffer_nodeOut_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_auto_out_c_bits_size =
    InclusiveCache_outer_TLBuffer_nodeOut_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_auto_out_c_bits_source =
    InclusiveCache_outer_TLBuffer_nodeOut_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] InclusiveCache_outer_TLBuffer_auto_out_c_bits_address =
    InclusiveCache_outer_TLBuffer_nodeOut_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] InclusiveCache_outer_TLBuffer_auto_out_c_bits_data =
    InclusiveCache_outer_TLBuffer_nodeOut_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        InclusiveCache_outer_TLBuffer_auto_out_c_bits_corrupt =
    InclusiveCache_outer_TLBuffer_nodeOut_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        InclusiveCache_outer_TLBuffer_auto_out_d_ready =
    InclusiveCache_outer_TLBuffer_nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign InclusiveCache_outer_TLBuffer_nodeIn_d_valid =
    InclusiveCache_outer_TLBuffer_nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign InclusiveCache_outer_TLBuffer_nodeIn_d_bits_opcode =
    InclusiveCache_outer_TLBuffer_nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign InclusiveCache_outer_TLBuffer_nodeIn_d_bits_param =
    InclusiveCache_outer_TLBuffer_nodeOut_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign InclusiveCache_outer_TLBuffer_nodeIn_d_bits_size =
    InclusiveCache_outer_TLBuffer_nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign InclusiveCache_outer_TLBuffer_nodeIn_d_bits_source =
    InclusiveCache_outer_TLBuffer_nodeOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign InclusiveCache_outer_TLBuffer_nodeIn_d_bits_sink =
    InclusiveCache_outer_TLBuffer_nodeOut_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign InclusiveCache_outer_TLBuffer_nodeIn_d_bits_denied =
    InclusiveCache_outer_TLBuffer_nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign InclusiveCache_outer_TLBuffer_nodeIn_d_bits_data =
    InclusiveCache_outer_TLBuffer_nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign InclusiveCache_outer_TLBuffer_nodeIn_d_bits_corrupt =
    InclusiveCache_outer_TLBuffer_nodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        InclusiveCache_outer_TLBuffer_auto_out_e_valid =
    InclusiveCache_outer_TLBuffer_nodeOut_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_auto_out_e_bits_sink =
    InclusiveCache_outer_TLBuffer_nodeOut_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        InclusiveCache_outer_TLBuffer_auto_in_a_ready =
    InclusiveCache_outer_TLBuffer_nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign InclusiveCache_outer_TLBuffer_nodeOut_a_valid =
    InclusiveCache_outer_TLBuffer_nodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign InclusiveCache_outer_TLBuffer_nodeOut_a_bits_opcode =
    InclusiveCache_outer_TLBuffer_nodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign InclusiveCache_outer_TLBuffer_nodeOut_a_bits_param =
    InclusiveCache_outer_TLBuffer_nodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign InclusiveCache_outer_TLBuffer_nodeOut_a_bits_size =
    InclusiveCache_outer_TLBuffer_nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign InclusiveCache_outer_TLBuffer_nodeOut_a_bits_source =
    InclusiveCache_outer_TLBuffer_nodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign InclusiveCache_outer_TLBuffer_nodeOut_a_bits_address =
    InclusiveCache_outer_TLBuffer_nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign InclusiveCache_outer_TLBuffer_nodeOut_a_bits_mask =
    InclusiveCache_outer_TLBuffer_nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign InclusiveCache_outer_TLBuffer_nodeOut_a_bits_data =
    InclusiveCache_outer_TLBuffer_nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign InclusiveCache_outer_TLBuffer_nodeOut_a_bits_corrupt =
    InclusiveCache_outer_TLBuffer_nodeIn_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        InclusiveCache_outer_TLBuffer_auto_in_c_ready =
    InclusiveCache_outer_TLBuffer_nodeIn_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign InclusiveCache_outer_TLBuffer_nodeOut_c_valid =
    InclusiveCache_outer_TLBuffer_nodeIn_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign InclusiveCache_outer_TLBuffer_nodeOut_c_bits_opcode =
    InclusiveCache_outer_TLBuffer_nodeIn_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign InclusiveCache_outer_TLBuffer_nodeOut_c_bits_param =
    InclusiveCache_outer_TLBuffer_nodeIn_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign InclusiveCache_outer_TLBuffer_nodeOut_c_bits_size =
    InclusiveCache_outer_TLBuffer_nodeIn_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign InclusiveCache_outer_TLBuffer_nodeOut_c_bits_source =
    InclusiveCache_outer_TLBuffer_nodeIn_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign InclusiveCache_outer_TLBuffer_nodeOut_c_bits_address =
    InclusiveCache_outer_TLBuffer_nodeIn_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign InclusiveCache_outer_TLBuffer_nodeOut_c_bits_data =
    InclusiveCache_outer_TLBuffer_nodeIn_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign InclusiveCache_outer_TLBuffer_nodeOut_c_bits_corrupt =
    InclusiveCache_outer_TLBuffer_nodeIn_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign InclusiveCache_outer_TLBuffer_nodeOut_d_ready =
    InclusiveCache_outer_TLBuffer_nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        InclusiveCache_outer_TLBuffer_auto_in_d_valid =
    InclusiveCache_outer_TLBuffer_nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_auto_in_d_bits_opcode =
    InclusiveCache_outer_TLBuffer_nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  InclusiveCache_outer_TLBuffer_auto_in_d_bits_param =
    InclusiveCache_outer_TLBuffer_nodeIn_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_auto_in_d_bits_size =
    InclusiveCache_outer_TLBuffer_nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_auto_in_d_bits_source =
    InclusiveCache_outer_TLBuffer_nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  InclusiveCache_outer_TLBuffer_auto_in_d_bits_sink =
    InclusiveCache_outer_TLBuffer_nodeIn_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        InclusiveCache_outer_TLBuffer_auto_in_d_bits_denied =
    InclusiveCache_outer_TLBuffer_nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] InclusiveCache_outer_TLBuffer_auto_in_d_bits_data =
    InclusiveCache_outer_TLBuffer_nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        InclusiveCache_outer_TLBuffer_auto_in_d_bits_corrupt =
    InclusiveCache_outer_TLBuffer_nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign InclusiveCache_outer_TLBuffer_nodeOut_e_valid =
    InclusiveCache_outer_TLBuffer_nodeIn_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign InclusiveCache_outer_TLBuffer_nodeOut_e_bits_sink =
    InclusiveCache_outer_TLBuffer_nodeIn_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        coherent_jbar_nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_coherent_jbar_in_a_ready_0 = coherent_jbar_auto_in_a_ready;
  wire        coherent_jbar_nodeIn_a_valid = coherent_jbar_auto_in_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  coherent_jbar_nodeIn_a_bits_opcode = coherent_jbar_auto_in_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  coherent_jbar_nodeIn_a_bits_param = coherent_jbar_auto_in_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  coherent_jbar_nodeIn_a_bits_size = coherent_jbar_auto_in_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  coherent_jbar_nodeIn_a_bits_source = coherent_jbar_auto_in_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] coherent_jbar_nodeIn_a_bits_address = coherent_jbar_auto_in_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  coherent_jbar_nodeIn_a_bits_mask = coherent_jbar_auto_in_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] coherent_jbar_nodeIn_a_bits_data = coherent_jbar_auto_in_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coherent_jbar_nodeIn_a_bits_corrupt = coherent_jbar_auto_in_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coherent_jbar_nodeIn_b_ready = coherent_jbar_auto_in_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coherent_jbar_nodeIn_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_coherent_jbar_in_b_valid_0 = coherent_jbar_auto_in_b_valid;
  wire [1:0]  coherent_jbar_nodeIn_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_coherent_jbar_in_b_bits_param_0 = coherent_jbar_auto_in_b_bits_param;
  wire [4:0]  coherent_jbar_nodeIn_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  auto_coherent_jbar_in_b_bits_source_0 = coherent_jbar_auto_in_b_bits_source;
  wire [31:0] coherent_jbar_nodeIn_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] auto_coherent_jbar_in_b_bits_address_0 =
    coherent_jbar_auto_in_b_bits_address;
  wire        coherent_jbar_nodeIn_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_coherent_jbar_in_c_ready_0 = coherent_jbar_auto_in_c_ready;
  wire        coherent_jbar_nodeIn_c_valid = coherent_jbar_auto_in_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  coherent_jbar_nodeIn_c_bits_opcode = coherent_jbar_auto_in_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  coherent_jbar_nodeIn_c_bits_param = coherent_jbar_auto_in_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  coherent_jbar_nodeIn_c_bits_size = coherent_jbar_auto_in_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  coherent_jbar_nodeIn_c_bits_source = coherent_jbar_auto_in_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] coherent_jbar_nodeIn_c_bits_address = coherent_jbar_auto_in_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] coherent_jbar_nodeIn_c_bits_data = coherent_jbar_auto_in_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coherent_jbar_nodeIn_c_bits_corrupt = coherent_jbar_auto_in_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coherent_jbar_nodeIn_d_ready = coherent_jbar_auto_in_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coherent_jbar_nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_coherent_jbar_in_d_valid_0 = coherent_jbar_auto_in_d_valid;
  wire [2:0]  coherent_jbar_nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  auto_coherent_jbar_in_d_bits_opcode_0 = coherent_jbar_auto_in_d_bits_opcode;
  wire [1:0]  coherent_jbar_nodeIn_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  auto_coherent_jbar_in_d_bits_param_0 = coherent_jbar_auto_in_d_bits_param;
  wire [2:0]  coherent_jbar_nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  auto_coherent_jbar_in_d_bits_size_0 = coherent_jbar_auto_in_d_bits_size;
  wire [4:0]  coherent_jbar_nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  auto_coherent_jbar_in_d_bits_source_0 = coherent_jbar_auto_in_d_bits_source;
  wire [2:0]  coherent_jbar_nodeIn_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  auto_coherent_jbar_in_d_bits_sink_0 = coherent_jbar_auto_in_d_bits_sink;
  wire        coherent_jbar_nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_coherent_jbar_in_d_bits_denied_0 = coherent_jbar_auto_in_d_bits_denied;
  wire [63:0] coherent_jbar_nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] auto_coherent_jbar_in_d_bits_data_0 = coherent_jbar_auto_in_d_bits_data;
  wire        coherent_jbar_nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        auto_coherent_jbar_in_d_bits_corrupt_0 =
    coherent_jbar_auto_in_d_bits_corrupt;
  wire        coherent_jbar_nodeIn_e_valid = coherent_jbar_auto_in_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  coherent_jbar_nodeIn_e_bits_sink = coherent_jbar_auto_in_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coherent_jbar_nodeOut_a_ready = coherent_jbar_auto_out_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        coherent_jbar_nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign filter_auto_in_a_valid = coherent_jbar_auto_out_a_valid;
  wire [2:0]  coherent_jbar_nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign filter_auto_in_a_bits_opcode = coherent_jbar_auto_out_a_bits_opcode;
  wire [2:0]  coherent_jbar_nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign filter_auto_in_a_bits_param = coherent_jbar_auto_out_a_bits_param;
  wire [2:0]  coherent_jbar_nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign filter_auto_in_a_bits_size = coherent_jbar_auto_out_a_bits_size;
  wire [4:0]  coherent_jbar_nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign filter_auto_in_a_bits_source = coherent_jbar_auto_out_a_bits_source;
  wire [31:0] coherent_jbar_nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign filter_auto_in_a_bits_address = coherent_jbar_auto_out_a_bits_address;
  wire [7:0]  coherent_jbar_nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign filter_auto_in_a_bits_mask = coherent_jbar_auto_out_a_bits_mask;
  wire [63:0] coherent_jbar_nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign filter_auto_in_a_bits_data = coherent_jbar_auto_out_a_bits_data;
  wire        coherent_jbar_nodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign filter_auto_in_a_bits_corrupt = coherent_jbar_auto_out_a_bits_corrupt;
  wire        coherent_jbar_nodeOut_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign filter_auto_in_b_ready = coherent_jbar_auto_out_b_ready;
  wire        coherent_jbar_nodeOut_b_valid = coherent_jbar_auto_out_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  coherent_jbar_nodeOut_b_bits_param = coherent_jbar_auto_out_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]  coherent_jbar_nodeOut_b_bits_source = coherent_jbar_auto_out_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] coherent_jbar_nodeOut_b_bits_address =
    coherent_jbar_auto_out_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        coherent_jbar_nodeOut_c_ready = coherent_jbar_auto_out_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        coherent_jbar_nodeOut_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign filter_auto_in_c_valid = coherent_jbar_auto_out_c_valid;
  wire [2:0]  coherent_jbar_nodeOut_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign filter_auto_in_c_bits_opcode = coherent_jbar_auto_out_c_bits_opcode;
  wire [2:0]  coherent_jbar_nodeOut_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign filter_auto_in_c_bits_param = coherent_jbar_auto_out_c_bits_param;
  wire [2:0]  coherent_jbar_nodeOut_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign filter_auto_in_c_bits_size = coherent_jbar_auto_out_c_bits_size;
  wire [4:0]  coherent_jbar_nodeOut_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign filter_auto_in_c_bits_source = coherent_jbar_auto_out_c_bits_source;
  wire [31:0] coherent_jbar_nodeOut_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign filter_auto_in_c_bits_address = coherent_jbar_auto_out_c_bits_address;
  wire [63:0] coherent_jbar_nodeOut_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign filter_auto_in_c_bits_data = coherent_jbar_auto_out_c_bits_data;
  wire        coherent_jbar_nodeOut_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign filter_auto_in_c_bits_corrupt = coherent_jbar_auto_out_c_bits_corrupt;
  wire        coherent_jbar_nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign filter_auto_in_d_ready = coherent_jbar_auto_out_d_ready;
  wire        coherent_jbar_nodeOut_d_valid = coherent_jbar_auto_out_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  coherent_jbar_nodeOut_d_bits_opcode = coherent_jbar_auto_out_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]  coherent_jbar_nodeOut_d_bits_param = coherent_jbar_auto_out_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  coherent_jbar_nodeOut_d_bits_size = coherent_jbar_auto_out_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]  coherent_jbar_nodeOut_d_bits_source = coherent_jbar_auto_out_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  coherent_jbar_nodeOut_d_bits_sink = coherent_jbar_auto_out_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        coherent_jbar_nodeOut_d_bits_denied = coherent_jbar_auto_out_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] coherent_jbar_nodeOut_d_bits_data = coherent_jbar_auto_out_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        coherent_jbar_nodeOut_d_bits_corrupt =
    coherent_jbar_auto_out_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        coherent_jbar_nodeOut_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign filter_auto_in_e_valid = coherent_jbar_auto_out_e_valid;
  wire [2:0]  coherent_jbar_nodeOut_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign filter_auto_in_e_bits_sink = coherent_jbar_auto_out_e_bits_sink;
  wire        coherent_jbar_out_0_a_ready = coherent_jbar_nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        coherent_jbar_out_0_a_valid;	// src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_auto_out_a_valid = coherent_jbar_nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  coherent_jbar_out_0_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_auto_out_a_bits_opcode = coherent_jbar_nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  coherent_jbar_out_0_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_auto_out_a_bits_param = coherent_jbar_nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  coherent_jbar_out_0_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_auto_out_a_bits_size = coherent_jbar_nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]  coherent_jbar_out_0_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_auto_out_a_bits_source = coherent_jbar_nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] coherent_jbar_out_0_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_auto_out_a_bits_address = coherent_jbar_nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  coherent_jbar_out_0_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_auto_out_a_bits_mask = coherent_jbar_nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] coherent_jbar_out_0_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_auto_out_a_bits_data = coherent_jbar_nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        coherent_jbar_out_0_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_auto_out_a_bits_corrupt = coherent_jbar_nodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        coherent_jbar_out_0_b_ready;	// src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_auto_out_b_ready = coherent_jbar_nodeOut_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        coherent_jbar_out_0_b_valid = coherent_jbar_nodeOut_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  coherent_jbar_out_0_b_bits_param = coherent_jbar_nodeOut_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [4:0]  coherent_jbar__requestBOI_uncommonBits_T =
    coherent_jbar_nodeOut_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [31:0] coherent_jbar_out_0_b_bits_address = coherent_jbar_nodeOut_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        coherent_jbar_out_0_c_ready = coherent_jbar_nodeOut_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        coherent_jbar_out_0_c_valid;	// src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_auto_out_c_valid = coherent_jbar_nodeOut_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  coherent_jbar_out_0_c_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_auto_out_c_bits_opcode = coherent_jbar_nodeOut_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  coherent_jbar_out_0_c_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_auto_out_c_bits_param = coherent_jbar_nodeOut_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  coherent_jbar_out_0_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_auto_out_c_bits_size = coherent_jbar_nodeOut_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]  coherent_jbar_out_0_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_auto_out_c_bits_source = coherent_jbar_nodeOut_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] coherent_jbar_out_0_c_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_auto_out_c_bits_address = coherent_jbar_nodeOut_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] coherent_jbar_out_0_c_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_auto_out_c_bits_data = coherent_jbar_nodeOut_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        coherent_jbar_out_0_c_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_auto_out_c_bits_corrupt = coherent_jbar_nodeOut_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        coherent_jbar_out_0_d_ready;	// src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_auto_out_d_ready = coherent_jbar_nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        coherent_jbar_out_0_d_valid = coherent_jbar_nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  coherent_jbar_out_0_d_bits_opcode = coherent_jbar_nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [1:0]  coherent_jbar_out_0_d_bits_param = coherent_jbar_nodeOut_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  coherent_jbar_out_0_d_bits_size = coherent_jbar_nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [4:0]  coherent_jbar__requestDOI_uncommonBits_T =
    coherent_jbar_nodeOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  coherent_jbar_out_0_d_bits_sink = coherent_jbar_nodeOut_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        coherent_jbar_out_0_d_bits_denied = coherent_jbar_nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0] coherent_jbar_out_0_d_bits_data = coherent_jbar_nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        coherent_jbar_out_0_d_bits_corrupt = coherent_jbar_nodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        coherent_jbar_out_0_e_valid;	// src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_auto_out_e_valid = coherent_jbar_nodeOut_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  coherent_jbar_out_0_e_bits_sink;	// src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_auto_out_e_bits_sink = coherent_jbar_nodeOut_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        coherent_jbar_in_0_a_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  assign coherent_jbar_auto_in_a_ready = coherent_jbar_nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coherent_jbar_in_0_a_valid = coherent_jbar_nodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  coherent_jbar_in_0_a_bits_opcode = coherent_jbar_nodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  coherent_jbar_in_0_a_bits_param = coherent_jbar_nodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  coherent_jbar_in_0_a_bits_size = coherent_jbar_nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [4:0]  coherent_jbar_in_0_a_bits_source = coherent_jbar_nodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] coherent_jbar__requestAIO_T = coherent_jbar_nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [7:0]  coherent_jbar_in_0_a_bits_mask = coherent_jbar_nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] coherent_jbar_in_0_a_bits_data = coherent_jbar_nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        coherent_jbar_in_0_a_bits_corrupt = coherent_jbar_nodeIn_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        coherent_jbar_in_0_b_ready = coherent_jbar_nodeIn_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        coherent_jbar_in_0_b_valid;	// src/main/scala/tilelink/Xbar.scala:155:18
  assign coherent_jbar_auto_in_b_valid = coherent_jbar_nodeIn_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  coherent_jbar_in_0_b_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18
  assign coherent_jbar_auto_in_b_bits_param = coherent_jbar_nodeIn_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  coherent_jbar_in_0_b_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  assign coherent_jbar_auto_in_b_bits_source = coherent_jbar_nodeIn_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] coherent_jbar_in_0_b_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18
  assign coherent_jbar_auto_in_b_bits_address = coherent_jbar_nodeIn_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coherent_jbar_in_0_c_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  assign coherent_jbar_auto_in_c_ready = coherent_jbar_nodeIn_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coherent_jbar_in_0_c_valid = coherent_jbar_nodeIn_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  coherent_jbar_in_0_c_bits_opcode = coherent_jbar_nodeIn_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  coherent_jbar_in_0_c_bits_param = coherent_jbar_nodeIn_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  coherent_jbar_in_0_c_bits_size = coherent_jbar_nodeIn_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [4:0]  coherent_jbar_in_0_c_bits_source = coherent_jbar_nodeIn_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] coherent_jbar__requestCIO_T = coherent_jbar_nodeIn_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] coherent_jbar_in_0_c_bits_data = coherent_jbar_nodeIn_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        coherent_jbar_in_0_c_bits_corrupt = coherent_jbar_nodeIn_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        coherent_jbar_in_0_d_ready = coherent_jbar_nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        coherent_jbar_in_0_d_valid;	// src/main/scala/tilelink/Xbar.scala:155:18
  assign coherent_jbar_auto_in_d_valid = coherent_jbar_nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  coherent_jbar_in_0_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18
  assign coherent_jbar_auto_in_d_bits_opcode = coherent_jbar_nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  coherent_jbar_in_0_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18
  assign coherent_jbar_auto_in_d_bits_param = coherent_jbar_nodeIn_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  coherent_jbar_in_0_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18
  assign coherent_jbar_auto_in_d_bits_size = coherent_jbar_nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]  coherent_jbar_in_0_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  assign coherent_jbar_auto_in_d_bits_source = coherent_jbar_nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  coherent_jbar_in_0_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18
  assign coherent_jbar_auto_in_d_bits_sink = coherent_jbar_nodeIn_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coherent_jbar_in_0_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:155:18
  assign coherent_jbar_auto_in_d_bits_denied = coherent_jbar_nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] coherent_jbar_in_0_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18
  assign coherent_jbar_auto_in_d_bits_data = coherent_jbar_nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coherent_jbar_in_0_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18
  assign coherent_jbar_auto_in_d_bits_corrupt = coherent_jbar_nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coherent_jbar_in_0_e_valid = coherent_jbar_nodeIn_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  coherent_jbar__requestEIO_uncommonBits_T = coherent_jbar_nodeIn_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        coherent_jbar_portsAOI_filtered_0_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign coherent_jbar_nodeIn_a_ready = coherent_jbar_in_0_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        coherent_jbar_portsAOI_filtered_0_valid = coherent_jbar_in_0_a_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  coherent_jbar_portsAOI_filtered_0_bits_opcode =
    coherent_jbar_in_0_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  coherent_jbar_portsAOI_filtered_0_bits_param =
    coherent_jbar_in_0_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  coherent_jbar_portsAOI_filtered_0_bits_size =
    coherent_jbar_in_0_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [4:0]  coherent_jbar_portsAOI_filtered_0_bits_source =
    coherent_jbar_in_0_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] coherent_jbar_portsAOI_filtered_0_bits_address =
    coherent_jbar__requestAIO_T;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  coherent_jbar_portsAOI_filtered_0_bits_mask =
    coherent_jbar_in_0_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] coherent_jbar_portsAOI_filtered_0_bits_data =
    coherent_jbar_in_0_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        coherent_jbar_portsAOI_filtered_0_bits_corrupt =
    coherent_jbar_in_0_a_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        coherent_jbar_portsBIO_filtered_0_ready = coherent_jbar_in_0_b_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        coherent_jbar_portsBIO_filtered_0_valid;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign coherent_jbar_nodeIn_b_valid = coherent_jbar_in_0_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  coherent_jbar_portsBIO_filtered_0_bits_param;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign coherent_jbar_nodeIn_b_bits_param = coherent_jbar_in_0_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [4:0]  coherent_jbar_portsBIO_filtered_0_bits_source;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign coherent_jbar_nodeIn_b_bits_source = coherent_jbar_in_0_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] coherent_jbar_portsBIO_filtered_0_bits_address;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign coherent_jbar_nodeIn_b_bits_address = coherent_jbar_in_0_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        coherent_jbar_portsCOI_filtered_0_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign coherent_jbar_nodeIn_c_ready = coherent_jbar_in_0_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        coherent_jbar_portsCOI_filtered_0_valid = coherent_jbar_in_0_c_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  coherent_jbar_portsCOI_filtered_0_bits_opcode =
    coherent_jbar_in_0_c_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  coherent_jbar_portsCOI_filtered_0_bits_param =
    coherent_jbar_in_0_c_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  coherent_jbar_portsCOI_filtered_0_bits_size =
    coherent_jbar_in_0_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [4:0]  coherent_jbar_portsCOI_filtered_0_bits_source =
    coherent_jbar_in_0_c_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] coherent_jbar_portsCOI_filtered_0_bits_address =
    coherent_jbar__requestCIO_T;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] coherent_jbar_portsCOI_filtered_0_bits_data =
    coherent_jbar_in_0_c_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        coherent_jbar_portsCOI_filtered_0_bits_corrupt =
    coherent_jbar_in_0_c_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        coherent_jbar_portsDIO_filtered_0_ready = coherent_jbar_in_0_d_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        coherent_jbar_portsDIO_filtered_0_valid;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign coherent_jbar_nodeIn_d_valid = coherent_jbar_in_0_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  coherent_jbar_portsDIO_filtered_0_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign coherent_jbar_nodeIn_d_bits_opcode = coherent_jbar_in_0_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [1:0]  coherent_jbar_portsDIO_filtered_0_bits_param;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign coherent_jbar_nodeIn_d_bits_param = coherent_jbar_in_0_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  coherent_jbar_portsDIO_filtered_0_bits_size;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign coherent_jbar_nodeIn_d_bits_size = coherent_jbar_in_0_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [4:0]  coherent_jbar_portsDIO_filtered_0_bits_source;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign coherent_jbar_nodeIn_d_bits_source = coherent_jbar_in_0_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  coherent_jbar_portsDIO_filtered_0_bits_sink;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign coherent_jbar_nodeIn_d_bits_sink = coherent_jbar_in_0_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        coherent_jbar_portsDIO_filtered_0_bits_denied;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign coherent_jbar_nodeIn_d_bits_denied = coherent_jbar_in_0_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] coherent_jbar_portsDIO_filtered_0_bits_data;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign coherent_jbar_nodeIn_d_bits_data = coherent_jbar_in_0_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        coherent_jbar_portsDIO_filtered_0_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:348:24
  assign coherent_jbar_nodeIn_d_bits_corrupt = coherent_jbar_in_0_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        coherent_jbar_portsEOI_filtered_0_valid = coherent_jbar_in_0_e_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  coherent_jbar_requestEIO_uncommonBits =
    coherent_jbar__requestEIO_uncommonBits_T;	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  coherent_jbar_portsEOI_filtered_0_bits_sink =
    coherent_jbar__requestEIO_uncommonBits_T;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign coherent_jbar_portsAOI_filtered_0_ready = coherent_jbar_out_0_a_ready;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign coherent_jbar_nodeOut_a_valid = coherent_jbar_out_0_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_nodeOut_a_bits_opcode = coherent_jbar_out_0_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_nodeOut_a_bits_param = coherent_jbar_out_0_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_nodeOut_a_bits_size = coherent_jbar_out_0_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_nodeOut_a_bits_source = coherent_jbar_out_0_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_nodeOut_a_bits_address = coherent_jbar_out_0_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_nodeOut_a_bits_mask = coherent_jbar_out_0_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_nodeOut_a_bits_data = coherent_jbar_out_0_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_nodeOut_a_bits_corrupt = coherent_jbar_out_0_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_nodeOut_b_ready = coherent_jbar_out_0_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_portsBIO_filtered_0_valid = coherent_jbar_out_0_b_valid;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign coherent_jbar_portsBIO_filtered_0_bits_param = coherent_jbar_out_0_b_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [4:0]  coherent_jbar_requestBOI_uncommonBits =
    coherent_jbar__requestBOI_uncommonBits_T;	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_portsBIO_filtered_0_bits_source =
    coherent_jbar__requestBOI_uncommonBits_T;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign coherent_jbar_portsBIO_filtered_0_bits_address =
    coherent_jbar_out_0_b_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign coherent_jbar_portsCOI_filtered_0_ready = coherent_jbar_out_0_c_ready;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign coherent_jbar_nodeOut_c_valid = coherent_jbar_out_0_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_nodeOut_c_bits_opcode = coherent_jbar_out_0_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_nodeOut_c_bits_param = coherent_jbar_out_0_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_nodeOut_c_bits_size = coherent_jbar_out_0_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_nodeOut_c_bits_source = coherent_jbar_out_0_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_nodeOut_c_bits_address = coherent_jbar_out_0_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_nodeOut_c_bits_data = coherent_jbar_out_0_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_nodeOut_c_bits_corrupt = coherent_jbar_out_0_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_nodeOut_d_ready = coherent_jbar_out_0_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_portsDIO_filtered_0_valid = coherent_jbar_out_0_d_valid;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign coherent_jbar_portsDIO_filtered_0_bits_opcode =
    coherent_jbar_out_0_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign coherent_jbar_portsDIO_filtered_0_bits_param = coherent_jbar_out_0_d_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign coherent_jbar_portsDIO_filtered_0_bits_size = coherent_jbar_out_0_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [4:0]  coherent_jbar_requestDOI_uncommonBits =
    coherent_jbar__requestDOI_uncommonBits_T;	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_portsDIO_filtered_0_bits_source =
    coherent_jbar__requestDOI_uncommonBits_T;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign coherent_jbar_portsDIO_filtered_0_bits_sink = coherent_jbar_out_0_d_bits_sink;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign coherent_jbar_portsDIO_filtered_0_bits_denied =
    coherent_jbar_out_0_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign coherent_jbar_portsDIO_filtered_0_bits_data = coherent_jbar_out_0_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign coherent_jbar_portsDIO_filtered_0_bits_corrupt =
    coherent_jbar_out_0_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign coherent_jbar_nodeOut_e_valid = coherent_jbar_out_0_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign coherent_jbar_nodeOut_e_bits_sink = coherent_jbar_out_0_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [12:0] coherent_jbar__beatsAI_decode_T_1 =
    13'h3F << coherent_jbar_in_0_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, src/main/scala/util/package.scala:235:71
  wire [2:0]  coherent_jbar_beatsAI_decode = ~(coherent_jbar__beatsAI_decode_T_1[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        coherent_jbar_beatsAI_opdata = ~(coherent_jbar_in_0_a_bits_opcode[2]);	// src/main/scala/tilelink/Edges.scala:93:{28,37}, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  coherent_jbar_beatsAI_0 =
    coherent_jbar_beatsAI_opdata ? coherent_jbar_beatsAI_decode : 3'h0;	// src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  wire [12:0] coherent_jbar__beatsCI_decode_T_1 =
    13'h3F << coherent_jbar_in_0_c_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, src/main/scala/util/package.scala:235:71
  wire [2:0]  coherent_jbar_beatsCI_decode = ~(coherent_jbar__beatsCI_decode_T_1[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        coherent_jbar_beatsCI_opdata = coherent_jbar_in_0_c_bits_opcode[0];	// src/main/scala/tilelink/Edges.scala:103:36, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  coherent_jbar_beatsCI_0 =
    coherent_jbar_beatsCI_opdata ? coherent_jbar_beatsCI_decode : 3'h0;	// src/main/scala/tilelink/Edges.scala:103:36, :221:59, :222:14
  wire [12:0] coherent_jbar__beatsDO_decode_T_1 =
    13'h3F << coherent_jbar_out_0_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, src/main/scala/util/package.scala:235:71
  wire [2:0]  coherent_jbar_beatsDO_decode = ~(coherent_jbar__beatsDO_decode_T_1[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        coherent_jbar_beatsDO_opdata = coherent_jbar_out_0_d_bits_opcode[0];	// src/main/scala/tilelink/Edges.scala:107:36, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  coherent_jbar_beatsDO_0 =
    coherent_jbar_beatsDO_opdata ? coherent_jbar_beatsDO_decode : 3'h0;	// src/main/scala/tilelink/Edges.scala:107:36, :221:59, :222:14
  assign coherent_jbar_in_0_a_ready = coherent_jbar_portsAOI_filtered_0_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign coherent_jbar_out_0_a_valid = coherent_jbar_portsAOI_filtered_0_valid;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign coherent_jbar_out_0_a_bits_opcode =
    coherent_jbar_portsAOI_filtered_0_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign coherent_jbar_out_0_a_bits_param = coherent_jbar_portsAOI_filtered_0_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign coherent_jbar_out_0_a_bits_size = coherent_jbar_portsAOI_filtered_0_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign coherent_jbar_out_0_a_bits_source =
    coherent_jbar_portsAOI_filtered_0_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign coherent_jbar_out_0_a_bits_address =
    coherent_jbar_portsAOI_filtered_0_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign coherent_jbar_out_0_a_bits_mask = coherent_jbar_portsAOI_filtered_0_bits_mask;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign coherent_jbar_out_0_a_bits_data = coherent_jbar_portsAOI_filtered_0_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign coherent_jbar_out_0_a_bits_corrupt =
    coherent_jbar_portsAOI_filtered_0_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign coherent_jbar_out_0_b_ready = coherent_jbar_portsBIO_filtered_0_ready;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign coherent_jbar_in_0_b_valid = coherent_jbar_portsBIO_filtered_0_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign coherent_jbar_in_0_b_bits_param = coherent_jbar_portsBIO_filtered_0_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign coherent_jbar_in_0_b_bits_source = coherent_jbar_portsBIO_filtered_0_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign coherent_jbar_in_0_b_bits_address =
    coherent_jbar_portsBIO_filtered_0_bits_address;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign coherent_jbar_in_0_c_ready = coherent_jbar_portsCOI_filtered_0_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign coherent_jbar_out_0_c_valid = coherent_jbar_portsCOI_filtered_0_valid;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign coherent_jbar_out_0_c_bits_opcode =
    coherent_jbar_portsCOI_filtered_0_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign coherent_jbar_out_0_c_bits_param = coherent_jbar_portsCOI_filtered_0_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign coherent_jbar_out_0_c_bits_size = coherent_jbar_portsCOI_filtered_0_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign coherent_jbar_out_0_c_bits_source =
    coherent_jbar_portsCOI_filtered_0_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign coherent_jbar_out_0_c_bits_address =
    coherent_jbar_portsCOI_filtered_0_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign coherent_jbar_out_0_c_bits_data = coherent_jbar_portsCOI_filtered_0_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign coherent_jbar_out_0_c_bits_corrupt =
    coherent_jbar_portsCOI_filtered_0_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign coherent_jbar_out_0_d_ready = coherent_jbar_portsDIO_filtered_0_ready;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign coherent_jbar_in_0_d_valid = coherent_jbar_portsDIO_filtered_0_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign coherent_jbar_in_0_d_bits_opcode = coherent_jbar_portsDIO_filtered_0_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign coherent_jbar_in_0_d_bits_param = coherent_jbar_portsDIO_filtered_0_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign coherent_jbar_in_0_d_bits_size = coherent_jbar_portsDIO_filtered_0_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign coherent_jbar_in_0_d_bits_source = coherent_jbar_portsDIO_filtered_0_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign coherent_jbar_in_0_d_bits_sink = coherent_jbar_portsDIO_filtered_0_bits_sink;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign coherent_jbar_in_0_d_bits_denied = coherent_jbar_portsDIO_filtered_0_bits_denied;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign coherent_jbar_in_0_d_bits_data = coherent_jbar_portsDIO_filtered_0_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign coherent_jbar_in_0_d_bits_corrupt =
    coherent_jbar_portsDIO_filtered_0_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign coherent_jbar_out_0_e_valid = coherent_jbar_portsEOI_filtered_0_valid;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign coherent_jbar_out_0_e_bits_sink = coherent_jbar_portsEOI_filtered_0_bits_sink;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        coupler_to_bus_named_subsystem_mbus_widget_auto_in_a_ready;
  wire        coupler_to_bus_named_subsystem_mbus_widget_auto_in_a_valid =
    coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_valid;
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_widget_auto_in_a_bits_opcode =
    coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_bits_opcode;
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_widget_auto_in_a_bits_param =
    coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_bits_param;
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_widget_auto_in_a_bits_size =
    coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_bits_size;
  wire [3:0]  coupler_to_bus_named_subsystem_mbus_widget_auto_in_a_bits_source =
    coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_bits_source;
  wire [31:0] coupler_to_bus_named_subsystem_mbus_widget_auto_in_a_bits_address =
    coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_bits_address;
  wire [7:0]  coupler_to_bus_named_subsystem_mbus_widget_auto_in_a_bits_mask =
    coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_bits_mask;
  wire [63:0] coupler_to_bus_named_subsystem_mbus_widget_auto_in_a_bits_data =
    coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_bits_data;
  wire        coupler_to_bus_named_subsystem_mbus_widget_auto_in_a_bits_corrupt =
    coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_bits_corrupt;
  wire        coupler_to_bus_named_subsystem_mbus_widget_auto_in_d_ready =
    coupler_to_bus_named_subsystem_mbus_auto_widget_in_d_ready;
  wire        coupler_to_bus_named_subsystem_mbus_widget_auto_in_d_valid;
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_widget_auto_in_d_bits_opcode;
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_widget_auto_in_d_bits_size;
  wire [3:0]  coupler_to_bus_named_subsystem_mbus_widget_auto_in_d_bits_source;
  wire        coupler_to_bus_named_subsystem_mbus_widget_auto_in_d_bits_denied;
  wire [63:0] coupler_to_bus_named_subsystem_mbus_widget_auto_in_d_bits_data;
  wire        coupler_to_bus_named_subsystem_mbus_widget_auto_in_d_bits_corrupt;
  wire        coupler_to_bus_named_subsystem_mbus_bus_xingOut_a_ready =
    coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        coupler_to_bus_named_subsystem_mbus_bus_xingOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_valid_0 =
    coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_valid;
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_bus_xingOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_opcode_0 =
    coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_bits_opcode;
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_bus_xingOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_param_0 =
    coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_bits_param;
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_bus_xingOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_size_0 =
    coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_bits_size;
  wire [3:0]  coupler_to_bus_named_subsystem_mbus_bus_xingOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_source_0 =
    coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_bits_source;
  wire [31:0] coupler_to_bus_named_subsystem_mbus_bus_xingOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_address_0 =
    coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_bits_address;
  wire [7:0]  coupler_to_bus_named_subsystem_mbus_bus_xingOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_mask_0 =
    coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_bits_mask;
  wire [63:0] coupler_to_bus_named_subsystem_mbus_bus_xingOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_data_0 =
    coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_bits_data;
  wire        coupler_to_bus_named_subsystem_mbus_bus_xingOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_corrupt_0 =
    coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_bits_corrupt;
  wire        coupler_to_bus_named_subsystem_mbus_bus_xingOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_ready_0 =
    coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_d_ready;
  wire        coupler_to_bus_named_subsystem_mbus_bus_xingOut_d_valid =
    coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_bus_xingOut_d_bits_opcode =
    coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_bus_xingOut_d_bits_size =
    coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  coupler_to_bus_named_subsystem_mbus_bus_xingOut_d_bits_source =
    coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        coupler_to_bus_named_subsystem_mbus_bus_xingOut_d_bits_denied =
    coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] coupler_to_bus_named_subsystem_mbus_bus_xingOut_d_bits_data =
    coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        coupler_to_bus_named_subsystem_mbus_widget_nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coupler_to_bus_named_subsystem_mbus_bus_xingOut_d_bits_corrupt =
    coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_ready =
    coupler_to_bus_named_subsystem_mbus_widget_auto_in_a_ready;
  wire        coupler_to_bus_named_subsystem_mbus_widget_nodeIn_a_valid =
    coupler_to_bus_named_subsystem_mbus_widget_auto_in_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_widget_nodeIn_a_bits_opcode =
    coupler_to_bus_named_subsystem_mbus_widget_auto_in_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_widget_nodeIn_a_bits_param =
    coupler_to_bus_named_subsystem_mbus_widget_auto_in_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_widget_nodeIn_a_bits_size =
    coupler_to_bus_named_subsystem_mbus_widget_auto_in_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  coupler_to_bus_named_subsystem_mbus_widget_nodeIn_a_bits_source =
    coupler_to_bus_named_subsystem_mbus_widget_auto_in_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] coupler_to_bus_named_subsystem_mbus_widget_nodeIn_a_bits_address =
    coupler_to_bus_named_subsystem_mbus_widget_auto_in_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  coupler_to_bus_named_subsystem_mbus_widget_nodeIn_a_bits_mask =
    coupler_to_bus_named_subsystem_mbus_widget_auto_in_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] coupler_to_bus_named_subsystem_mbus_widget_nodeIn_a_bits_data =
    coupler_to_bus_named_subsystem_mbus_widget_auto_in_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coupler_to_bus_named_subsystem_mbus_widget_nodeIn_a_bits_corrupt =
    coupler_to_bus_named_subsystem_mbus_widget_auto_in_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coupler_to_bus_named_subsystem_mbus_widget_nodeIn_d_ready =
    coupler_to_bus_named_subsystem_mbus_widget_auto_in_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coupler_to_bus_named_subsystem_mbus_widget_nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coupler_to_bus_named_subsystem_mbus_auto_widget_in_d_valid =
    coupler_to_bus_named_subsystem_mbus_widget_auto_in_d_valid;
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_widget_nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_auto_widget_in_d_bits_opcode =
    coupler_to_bus_named_subsystem_mbus_widget_auto_in_d_bits_opcode;
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_widget_nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_auto_widget_in_d_bits_size =
    coupler_to_bus_named_subsystem_mbus_widget_auto_in_d_bits_size;
  wire [3:0]  coupler_to_bus_named_subsystem_mbus_widget_nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  coupler_to_bus_named_subsystem_mbus_auto_widget_in_d_bits_source =
    coupler_to_bus_named_subsystem_mbus_widget_auto_in_d_bits_source;
  wire        coupler_to_bus_named_subsystem_mbus_widget_nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coupler_to_bus_named_subsystem_mbus_auto_widget_in_d_bits_denied =
    coupler_to_bus_named_subsystem_mbus_widget_auto_in_d_bits_denied;
  wire [63:0] coupler_to_bus_named_subsystem_mbus_widget_nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] coupler_to_bus_named_subsystem_mbus_auto_widget_in_d_bits_data =
    coupler_to_bus_named_subsystem_mbus_widget_auto_in_d_bits_data;
  wire        coupler_to_bus_named_subsystem_mbus_widget_nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coupler_to_bus_named_subsystem_mbus_auto_widget_in_d_bits_corrupt =
    coupler_to_bus_named_subsystem_mbus_widget_auto_in_d_bits_corrupt;
  wire        coupler_to_bus_named_subsystem_mbus_bus_xingIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coupler_to_bus_named_subsystem_mbus_widget_nodeOut_a_ready =
    coupler_to_bus_named_subsystem_mbus_widget_auto_out_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        coupler_to_bus_named_subsystem_mbus_widget_nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_widget_nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        coupler_to_bus_named_subsystem_mbus_bus_xingIn_a_valid =
    coupler_to_bus_named_subsystem_mbus_widget_auto_out_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_widget_nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_bus_xingIn_a_bits_opcode =
    coupler_to_bus_named_subsystem_mbus_widget_auto_out_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_widget_nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_bus_xingIn_a_bits_param =
    coupler_to_bus_named_subsystem_mbus_widget_auto_out_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  coupler_to_bus_named_subsystem_mbus_widget_nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_bus_xingIn_a_bits_size =
    coupler_to_bus_named_subsystem_mbus_widget_auto_out_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] coupler_to_bus_named_subsystem_mbus_widget_nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  coupler_to_bus_named_subsystem_mbus_bus_xingIn_a_bits_source =
    coupler_to_bus_named_subsystem_mbus_widget_auto_out_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  coupler_to_bus_named_subsystem_mbus_widget_nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] coupler_to_bus_named_subsystem_mbus_bus_xingIn_a_bits_address =
    coupler_to_bus_named_subsystem_mbus_widget_auto_out_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] coupler_to_bus_named_subsystem_mbus_widget_nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  coupler_to_bus_named_subsystem_mbus_bus_xingIn_a_bits_mask =
    coupler_to_bus_named_subsystem_mbus_widget_auto_out_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coupler_to_bus_named_subsystem_mbus_widget_nodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] coupler_to_bus_named_subsystem_mbus_bus_xingIn_a_bits_data =
    coupler_to_bus_named_subsystem_mbus_widget_auto_out_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coupler_to_bus_named_subsystem_mbus_widget_nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        coupler_to_bus_named_subsystem_mbus_bus_xingIn_a_bits_corrupt =
    coupler_to_bus_named_subsystem_mbus_widget_auto_out_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coupler_to_bus_named_subsystem_mbus_bus_xingIn_d_ready =
    coupler_to_bus_named_subsystem_mbus_widget_auto_out_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coupler_to_bus_named_subsystem_mbus_bus_xingIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coupler_to_bus_named_subsystem_mbus_widget_nodeOut_d_valid =
    coupler_to_bus_named_subsystem_mbus_widget_auto_out_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_bus_xingIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_widget_nodeOut_d_bits_opcode =
    coupler_to_bus_named_subsystem_mbus_widget_auto_out_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_bus_xingIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  coupler_to_bus_named_subsystem_mbus_widget_nodeOut_d_bits_size =
    coupler_to_bus_named_subsystem_mbus_widget_auto_out_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [3:0]  coupler_to_bus_named_subsystem_mbus_bus_xingIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]  coupler_to_bus_named_subsystem_mbus_widget_nodeOut_d_bits_source =
    coupler_to_bus_named_subsystem_mbus_widget_auto_out_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        coupler_to_bus_named_subsystem_mbus_bus_xingIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coupler_to_bus_named_subsystem_mbus_widget_nodeOut_d_bits_denied =
    coupler_to_bus_named_subsystem_mbus_widget_auto_out_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] coupler_to_bus_named_subsystem_mbus_bus_xingIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] coupler_to_bus_named_subsystem_mbus_widget_nodeOut_d_bits_data =
    coupler_to_bus_named_subsystem_mbus_widget_auto_out_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        coupler_to_bus_named_subsystem_mbus_bus_xingIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        coupler_to_bus_named_subsystem_mbus_widget_nodeOut_d_bits_corrupt =
    coupler_to_bus_named_subsystem_mbus_widget_auto_out_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign coupler_to_bus_named_subsystem_mbus_widget_nodeIn_a_ready =
    coupler_to_bus_named_subsystem_mbus_widget_nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_widget_auto_out_a_valid =
    coupler_to_bus_named_subsystem_mbus_widget_nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign coupler_to_bus_named_subsystem_mbus_widget_auto_out_a_bits_opcode =
    coupler_to_bus_named_subsystem_mbus_widget_nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign coupler_to_bus_named_subsystem_mbus_widget_auto_out_a_bits_param =
    coupler_to_bus_named_subsystem_mbus_widget_nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign coupler_to_bus_named_subsystem_mbus_widget_auto_out_a_bits_size =
    coupler_to_bus_named_subsystem_mbus_widget_nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign coupler_to_bus_named_subsystem_mbus_widget_auto_out_a_bits_source =
    coupler_to_bus_named_subsystem_mbus_widget_nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign coupler_to_bus_named_subsystem_mbus_widget_auto_out_a_bits_address =
    coupler_to_bus_named_subsystem_mbus_widget_nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign coupler_to_bus_named_subsystem_mbus_widget_auto_out_a_bits_mask =
    coupler_to_bus_named_subsystem_mbus_widget_nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign coupler_to_bus_named_subsystem_mbus_widget_auto_out_a_bits_data =
    coupler_to_bus_named_subsystem_mbus_widget_nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign coupler_to_bus_named_subsystem_mbus_widget_auto_out_a_bits_corrupt =
    coupler_to_bus_named_subsystem_mbus_widget_nodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign coupler_to_bus_named_subsystem_mbus_widget_auto_out_d_ready =
    coupler_to_bus_named_subsystem_mbus_widget_nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign coupler_to_bus_named_subsystem_mbus_widget_nodeIn_d_valid =
    coupler_to_bus_named_subsystem_mbus_widget_nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_widget_nodeIn_d_bits_opcode =
    coupler_to_bus_named_subsystem_mbus_widget_nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_widget_nodeIn_d_bits_size =
    coupler_to_bus_named_subsystem_mbus_widget_nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_widget_nodeIn_d_bits_source =
    coupler_to_bus_named_subsystem_mbus_widget_nodeOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_widget_nodeIn_d_bits_denied =
    coupler_to_bus_named_subsystem_mbus_widget_nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_widget_nodeIn_d_bits_data =
    coupler_to_bus_named_subsystem_mbus_widget_nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_widget_nodeIn_d_bits_corrupt =
    coupler_to_bus_named_subsystem_mbus_widget_nodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_widget_auto_in_a_ready =
    coupler_to_bus_named_subsystem_mbus_widget_nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign coupler_to_bus_named_subsystem_mbus_widget_nodeOut_a_valid =
    coupler_to_bus_named_subsystem_mbus_widget_nodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_widget_nodeOut_a_bits_opcode =
    coupler_to_bus_named_subsystem_mbus_widget_nodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_widget_nodeOut_a_bits_param =
    coupler_to_bus_named_subsystem_mbus_widget_nodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_widget_nodeOut_a_bits_size =
    coupler_to_bus_named_subsystem_mbus_widget_nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_widget_nodeOut_a_bits_source =
    coupler_to_bus_named_subsystem_mbus_widget_nodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_widget_nodeOut_a_bits_address =
    coupler_to_bus_named_subsystem_mbus_widget_nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_widget_nodeOut_a_bits_mask =
    coupler_to_bus_named_subsystem_mbus_widget_nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_widget_nodeOut_a_bits_data =
    coupler_to_bus_named_subsystem_mbus_widget_nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_widget_nodeOut_a_bits_corrupt =
    coupler_to_bus_named_subsystem_mbus_widget_nodeIn_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_widget_nodeOut_d_ready =
    coupler_to_bus_named_subsystem_mbus_widget_nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_widget_auto_in_d_valid =
    coupler_to_bus_named_subsystem_mbus_widget_nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign coupler_to_bus_named_subsystem_mbus_widget_auto_in_d_bits_opcode =
    coupler_to_bus_named_subsystem_mbus_widget_nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign coupler_to_bus_named_subsystem_mbus_widget_auto_in_d_bits_size =
    coupler_to_bus_named_subsystem_mbus_widget_nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign coupler_to_bus_named_subsystem_mbus_widget_auto_in_d_bits_source =
    coupler_to_bus_named_subsystem_mbus_widget_nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign coupler_to_bus_named_subsystem_mbus_widget_auto_in_d_bits_denied =
    coupler_to_bus_named_subsystem_mbus_widget_nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign coupler_to_bus_named_subsystem_mbus_widget_auto_in_d_bits_data =
    coupler_to_bus_named_subsystem_mbus_widget_nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign coupler_to_bus_named_subsystem_mbus_widget_auto_in_d_bits_corrupt =
    coupler_to_bus_named_subsystem_mbus_widget_nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign coupler_to_bus_named_subsystem_mbus_bus_xingIn_a_ready =
    coupler_to_bus_named_subsystem_mbus_bus_xingOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_valid =
    coupler_to_bus_named_subsystem_mbus_bus_xingOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_bits_opcode =
    coupler_to_bus_named_subsystem_mbus_bus_xingOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_bits_param =
    coupler_to_bus_named_subsystem_mbus_bus_xingOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_bits_size =
    coupler_to_bus_named_subsystem_mbus_bus_xingOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_bits_source =
    coupler_to_bus_named_subsystem_mbus_bus_xingOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_bits_address =
    coupler_to_bus_named_subsystem_mbus_bus_xingOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_bits_mask =
    coupler_to_bus_named_subsystem_mbus_bus_xingOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_bits_data =
    coupler_to_bus_named_subsystem_mbus_bus_xingOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_a_bits_corrupt =
    coupler_to_bus_named_subsystem_mbus_bus_xingOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign coupler_to_bus_named_subsystem_mbus_auto_bus_xing_out_d_ready =
    coupler_to_bus_named_subsystem_mbus_bus_xingOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  assign coupler_to_bus_named_subsystem_mbus_bus_xingIn_d_valid =
    coupler_to_bus_named_subsystem_mbus_bus_xingOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_bus_xingIn_d_bits_opcode =
    coupler_to_bus_named_subsystem_mbus_bus_xingOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_bus_xingIn_d_bits_size =
    coupler_to_bus_named_subsystem_mbus_bus_xingOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_bus_xingIn_d_bits_source =
    coupler_to_bus_named_subsystem_mbus_bus_xingOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_bus_xingIn_d_bits_denied =
    coupler_to_bus_named_subsystem_mbus_bus_xingOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_bus_xingIn_d_bits_data =
    coupler_to_bus_named_subsystem_mbus_bus_xingOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_bus_xingIn_d_bits_corrupt =
    coupler_to_bus_named_subsystem_mbus_bus_xingOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_widget_auto_out_a_ready =
    coupler_to_bus_named_subsystem_mbus_bus_xingIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign coupler_to_bus_named_subsystem_mbus_bus_xingOut_a_valid =
    coupler_to_bus_named_subsystem_mbus_bus_xingIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_bus_xingOut_a_bits_opcode =
    coupler_to_bus_named_subsystem_mbus_bus_xingIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_bus_xingOut_a_bits_param =
    coupler_to_bus_named_subsystem_mbus_bus_xingIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_bus_xingOut_a_bits_size =
    coupler_to_bus_named_subsystem_mbus_bus_xingIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_bus_xingOut_a_bits_source =
    coupler_to_bus_named_subsystem_mbus_bus_xingIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_bus_xingOut_a_bits_address =
    coupler_to_bus_named_subsystem_mbus_bus_xingIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_bus_xingOut_a_bits_mask =
    coupler_to_bus_named_subsystem_mbus_bus_xingIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_bus_xingOut_a_bits_data =
    coupler_to_bus_named_subsystem_mbus_bus_xingIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_bus_xingOut_a_bits_corrupt =
    coupler_to_bus_named_subsystem_mbus_bus_xingIn_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_bus_xingOut_d_ready =
    coupler_to_bus_named_subsystem_mbus_bus_xingIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign coupler_to_bus_named_subsystem_mbus_widget_auto_out_d_valid =
    coupler_to_bus_named_subsystem_mbus_bus_xingIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign coupler_to_bus_named_subsystem_mbus_widget_auto_out_d_bits_opcode =
    coupler_to_bus_named_subsystem_mbus_bus_xingIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign coupler_to_bus_named_subsystem_mbus_widget_auto_out_d_bits_size =
    coupler_to_bus_named_subsystem_mbus_bus_xingIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign coupler_to_bus_named_subsystem_mbus_widget_auto_out_d_bits_source =
    coupler_to_bus_named_subsystem_mbus_bus_xingIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign coupler_to_bus_named_subsystem_mbus_widget_auto_out_d_bits_denied =
    coupler_to_bus_named_subsystem_mbus_bus_xingIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign coupler_to_bus_named_subsystem_mbus_widget_auto_out_d_bits_data =
    coupler_to_bus_named_subsystem_mbus_bus_xingIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign coupler_to_bus_named_subsystem_mbus_widget_auto_out_d_bits_corrupt =
    coupler_to_bus_named_subsystem_mbus_bus_xingIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        childClock = clockSinkNodeIn_clock;	// src/main/scala/diplomacy/LazyModule.scala:419:31, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        childReset = clockSinkNodeIn_reset;	// src/main/scala/diplomacy/LazyModule.scala:421:31, src/main/scala/diplomacy/Nodes.scala:1214:17
  InclusiveCache l2 (	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24
    .clock                             (childClock),	// src/main/scala/diplomacy/LazyModule.scala:419:31
    .reset                             (childReset),	// src/main/scala/diplomacy/LazyModule.scala:421:31
    .auto_ctrls_ctrl_in_a_ready        (auto_l2_ctrls_ctrl_in_a_ready_0),
    .auto_ctrls_ctrl_in_a_valid        (auto_l2_ctrls_ctrl_in_a_valid_0),
    .auto_ctrls_ctrl_in_a_bits_opcode  (auto_l2_ctrls_ctrl_in_a_bits_opcode_0),
    .auto_ctrls_ctrl_in_a_bits_param   (auto_l2_ctrls_ctrl_in_a_bits_param_0),
    .auto_ctrls_ctrl_in_a_bits_size    (auto_l2_ctrls_ctrl_in_a_bits_size_0),
    .auto_ctrls_ctrl_in_a_bits_source  (auto_l2_ctrls_ctrl_in_a_bits_source_0),
    .auto_ctrls_ctrl_in_a_bits_address (auto_l2_ctrls_ctrl_in_a_bits_address_0),
    .auto_ctrls_ctrl_in_a_bits_mask    (auto_l2_ctrls_ctrl_in_a_bits_mask_0),
    .auto_ctrls_ctrl_in_a_bits_data    (auto_l2_ctrls_ctrl_in_a_bits_data_0),
    .auto_ctrls_ctrl_in_a_bits_corrupt (auto_l2_ctrls_ctrl_in_a_bits_corrupt_0),
    .auto_ctrls_ctrl_in_d_ready        (auto_l2_ctrls_ctrl_in_d_ready_0),
    .auto_ctrls_ctrl_in_d_valid        (auto_l2_ctrls_ctrl_in_d_valid_0),
    .auto_ctrls_ctrl_in_d_bits_opcode  (auto_l2_ctrls_ctrl_in_d_bits_opcode_0),
    .auto_ctrls_ctrl_in_d_bits_size    (auto_l2_ctrls_ctrl_in_d_bits_size_0),
    .auto_ctrls_ctrl_in_d_bits_source  (auto_l2_ctrls_ctrl_in_d_bits_source_0),
    .auto_ctrls_ctrl_in_d_bits_data    (auto_l2_ctrls_ctrl_in_d_bits_data_0),
    .auto_in_a_ready                   (_l2_auto_in_a_ready),
    .auto_in_a_valid                   (_InclusiveCache_inner_TLBuffer_auto_out_a_valid),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
    .auto_in_a_bits_opcode
      (_InclusiveCache_inner_TLBuffer_auto_out_a_bits_opcode),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
    .auto_in_a_bits_param
      (_InclusiveCache_inner_TLBuffer_auto_out_a_bits_param),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
    .auto_in_a_bits_size
      (_InclusiveCache_inner_TLBuffer_auto_out_a_bits_size),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
    .auto_in_a_bits_source
      (_InclusiveCache_inner_TLBuffer_auto_out_a_bits_source),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
    .auto_in_a_bits_address
      (_InclusiveCache_inner_TLBuffer_auto_out_a_bits_address),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
    .auto_in_a_bits_mask
      (_InclusiveCache_inner_TLBuffer_auto_out_a_bits_mask),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
    .auto_in_a_bits_data
      (_InclusiveCache_inner_TLBuffer_auto_out_a_bits_data),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
    .auto_in_a_bits_corrupt
      (_InclusiveCache_inner_TLBuffer_auto_out_a_bits_corrupt),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
    .auto_in_b_ready                   (_InclusiveCache_inner_TLBuffer_auto_out_b_ready),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
    .auto_in_b_valid                   (_l2_auto_in_b_valid),
    .auto_in_b_bits_param              (_l2_auto_in_b_bits_param),
    .auto_in_b_bits_source             (_l2_auto_in_b_bits_source),
    .auto_in_b_bits_address            (_l2_auto_in_b_bits_address),
    .auto_in_c_ready                   (_l2_auto_in_c_ready),
    .auto_in_c_valid                   (_InclusiveCache_inner_TLBuffer_auto_out_c_valid),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
    .auto_in_c_bits_opcode
      (_InclusiveCache_inner_TLBuffer_auto_out_c_bits_opcode),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
    .auto_in_c_bits_param
      (_InclusiveCache_inner_TLBuffer_auto_out_c_bits_param),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
    .auto_in_c_bits_size
      (_InclusiveCache_inner_TLBuffer_auto_out_c_bits_size),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
    .auto_in_c_bits_source
      (_InclusiveCache_inner_TLBuffer_auto_out_c_bits_source),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
    .auto_in_c_bits_address
      (_InclusiveCache_inner_TLBuffer_auto_out_c_bits_address),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
    .auto_in_c_bits_data
      (_InclusiveCache_inner_TLBuffer_auto_out_c_bits_data),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
    .auto_in_c_bits_corrupt
      (_InclusiveCache_inner_TLBuffer_auto_out_c_bits_corrupt),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
    .auto_in_d_ready                   (_InclusiveCache_inner_TLBuffer_auto_out_d_ready),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
    .auto_in_d_valid                   (_l2_auto_in_d_valid),
    .auto_in_d_bits_opcode             (_l2_auto_in_d_bits_opcode),
    .auto_in_d_bits_param              (_l2_auto_in_d_bits_param),
    .auto_in_d_bits_size               (_l2_auto_in_d_bits_size),
    .auto_in_d_bits_source             (_l2_auto_in_d_bits_source),
    .auto_in_d_bits_sink               (_l2_auto_in_d_bits_sink),
    .auto_in_d_bits_denied             (_l2_auto_in_d_bits_denied),
    .auto_in_d_bits_data               (_l2_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt            (_l2_auto_in_d_bits_corrupt),
    .auto_in_e_valid                   (_InclusiveCache_inner_TLBuffer_auto_out_e_valid),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
    .auto_in_e_bits_sink
      (_InclusiveCache_inner_TLBuffer_auto_out_e_bits_sink),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
    .auto_out_a_ready                  (InclusiveCache_outer_TLBuffer_auto_in_a_ready),
    .auto_out_a_valid                  (InclusiveCache_outer_TLBuffer_auto_in_a_valid),
    .auto_out_a_bits_opcode
      (InclusiveCache_outer_TLBuffer_auto_in_a_bits_opcode),
    .auto_out_a_bits_param
      (InclusiveCache_outer_TLBuffer_auto_in_a_bits_param),
    .auto_out_a_bits_size
      (InclusiveCache_outer_TLBuffer_auto_in_a_bits_size),
    .auto_out_a_bits_source
      (InclusiveCache_outer_TLBuffer_auto_in_a_bits_source),
    .auto_out_a_bits_address
      (InclusiveCache_outer_TLBuffer_auto_in_a_bits_address),
    .auto_out_a_bits_mask
      (InclusiveCache_outer_TLBuffer_auto_in_a_bits_mask),
    .auto_out_a_bits_data
      (InclusiveCache_outer_TLBuffer_auto_in_a_bits_data),
    .auto_out_a_bits_corrupt
      (InclusiveCache_outer_TLBuffer_auto_in_a_bits_corrupt),
    .auto_out_c_ready                  (InclusiveCache_outer_TLBuffer_auto_in_c_ready),
    .auto_out_c_valid                  (InclusiveCache_outer_TLBuffer_auto_in_c_valid),
    .auto_out_c_bits_opcode
      (InclusiveCache_outer_TLBuffer_auto_in_c_bits_opcode),
    .auto_out_c_bits_param
      (InclusiveCache_outer_TLBuffer_auto_in_c_bits_param),
    .auto_out_c_bits_size
      (InclusiveCache_outer_TLBuffer_auto_in_c_bits_size),
    .auto_out_c_bits_source
      (InclusiveCache_outer_TLBuffer_auto_in_c_bits_source),
    .auto_out_c_bits_address
      (InclusiveCache_outer_TLBuffer_auto_in_c_bits_address),
    .auto_out_c_bits_data
      (InclusiveCache_outer_TLBuffer_auto_in_c_bits_data),
    .auto_out_c_bits_corrupt
      (InclusiveCache_outer_TLBuffer_auto_in_c_bits_corrupt),
    .auto_out_d_ready                  (InclusiveCache_outer_TLBuffer_auto_in_d_ready),
    .auto_out_d_valid                  (InclusiveCache_outer_TLBuffer_auto_in_d_valid),
    .auto_out_d_bits_opcode
      (InclusiveCache_outer_TLBuffer_auto_in_d_bits_opcode),
    .auto_out_d_bits_param
      (InclusiveCache_outer_TLBuffer_auto_in_d_bits_param),
    .auto_out_d_bits_size
      (InclusiveCache_outer_TLBuffer_auto_in_d_bits_size),
    .auto_out_d_bits_source
      (InclusiveCache_outer_TLBuffer_auto_in_d_bits_source),
    .auto_out_d_bits_sink
      (InclusiveCache_outer_TLBuffer_auto_in_d_bits_sink),
    .auto_out_d_bits_denied
      (InclusiveCache_outer_TLBuffer_auto_in_d_bits_denied),
    .auto_out_d_bits_data
      (InclusiveCache_outer_TLBuffer_auto_in_d_bits_data),
    .auto_out_d_bits_corrupt
      (InclusiveCache_outer_TLBuffer_auto_in_d_bits_corrupt),
    .auto_out_e_valid                  (InclusiveCache_outer_TLBuffer_auto_in_e_valid),
    .auto_out_e_bits_sink              (InclusiveCache_outer_TLBuffer_auto_in_e_bits_sink)
  );	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24
  TLBuffer_9 InclusiveCache_inner_TLBuffer (	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
    .clock                   (childClock),	// src/main/scala/diplomacy/LazyModule.scala:419:31
    .reset                   (childReset),	// src/main/scala/diplomacy/LazyModule.scala:421:31
    .auto_in_a_ready         (filter_auto_out_a_ready),
    .auto_in_a_valid         (filter_auto_out_a_valid),
    .auto_in_a_bits_opcode   (filter_auto_out_a_bits_opcode),
    .auto_in_a_bits_param    (filter_auto_out_a_bits_param),
    .auto_in_a_bits_size     (filter_auto_out_a_bits_size),
    .auto_in_a_bits_source   (filter_auto_out_a_bits_source),
    .auto_in_a_bits_address  (filter_auto_out_a_bits_address),
    .auto_in_a_bits_mask     (filter_auto_out_a_bits_mask),
    .auto_in_a_bits_data     (filter_auto_out_a_bits_data),
    .auto_in_a_bits_corrupt  (filter_auto_out_a_bits_corrupt),
    .auto_in_b_ready         (filter_auto_out_b_ready),
    .auto_in_b_valid         (filter_auto_out_b_valid),
    .auto_in_b_bits_param    (filter_auto_out_b_bits_param),
    .auto_in_b_bits_source   (filter_auto_out_b_bits_source),
    .auto_in_b_bits_address  (filter_auto_out_b_bits_address),
    .auto_in_c_ready         (filter_auto_out_c_ready),
    .auto_in_c_valid         (filter_auto_out_c_valid),
    .auto_in_c_bits_opcode   (filter_auto_out_c_bits_opcode),
    .auto_in_c_bits_param    (filter_auto_out_c_bits_param),
    .auto_in_c_bits_size     (filter_auto_out_c_bits_size),
    .auto_in_c_bits_source   (filter_auto_out_c_bits_source),
    .auto_in_c_bits_address  (filter_auto_out_c_bits_address),
    .auto_in_c_bits_data     (filter_auto_out_c_bits_data),
    .auto_in_c_bits_corrupt  (filter_auto_out_c_bits_corrupt),
    .auto_in_d_ready         (filter_auto_out_d_ready),
    .auto_in_d_valid         (filter_auto_out_d_valid),
    .auto_in_d_bits_opcode   (filter_auto_out_d_bits_opcode),
    .auto_in_d_bits_param    (filter_auto_out_d_bits_param),
    .auto_in_d_bits_size     (filter_auto_out_d_bits_size),
    .auto_in_d_bits_source   (filter_auto_out_d_bits_source),
    .auto_in_d_bits_sink     (filter_auto_out_d_bits_sink),
    .auto_in_d_bits_denied   (filter_auto_out_d_bits_denied),
    .auto_in_d_bits_data     (filter_auto_out_d_bits_data),
    .auto_in_d_bits_corrupt  (filter_auto_out_d_bits_corrupt),
    .auto_in_e_valid         (filter_auto_out_e_valid),
    .auto_in_e_bits_sink     (filter_auto_out_e_bits_sink),
    .auto_out_a_ready        (_l2_auto_in_a_ready),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24
    .auto_out_a_valid        (_InclusiveCache_inner_TLBuffer_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_InclusiveCache_inner_TLBuffer_auto_out_a_bits_opcode),
    .auto_out_a_bits_param   (_InclusiveCache_inner_TLBuffer_auto_out_a_bits_param),
    .auto_out_a_bits_size    (_InclusiveCache_inner_TLBuffer_auto_out_a_bits_size),
    .auto_out_a_bits_source  (_InclusiveCache_inner_TLBuffer_auto_out_a_bits_source),
    .auto_out_a_bits_address (_InclusiveCache_inner_TLBuffer_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_InclusiveCache_inner_TLBuffer_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_InclusiveCache_inner_TLBuffer_auto_out_a_bits_data),
    .auto_out_a_bits_corrupt (_InclusiveCache_inner_TLBuffer_auto_out_a_bits_corrupt),
    .auto_out_b_ready        (_InclusiveCache_inner_TLBuffer_auto_out_b_ready),
    .auto_out_b_valid        (_l2_auto_in_b_valid),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24
    .auto_out_b_bits_param   (_l2_auto_in_b_bits_param),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24
    .auto_out_b_bits_source  (_l2_auto_in_b_bits_source),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24
    .auto_out_b_bits_address (_l2_auto_in_b_bits_address),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24
    .auto_out_c_ready        (_l2_auto_in_c_ready),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24
    .auto_out_c_valid        (_InclusiveCache_inner_TLBuffer_auto_out_c_valid),
    .auto_out_c_bits_opcode  (_InclusiveCache_inner_TLBuffer_auto_out_c_bits_opcode),
    .auto_out_c_bits_param   (_InclusiveCache_inner_TLBuffer_auto_out_c_bits_param),
    .auto_out_c_bits_size    (_InclusiveCache_inner_TLBuffer_auto_out_c_bits_size),
    .auto_out_c_bits_source  (_InclusiveCache_inner_TLBuffer_auto_out_c_bits_source),
    .auto_out_c_bits_address (_InclusiveCache_inner_TLBuffer_auto_out_c_bits_address),
    .auto_out_c_bits_data    (_InclusiveCache_inner_TLBuffer_auto_out_c_bits_data),
    .auto_out_c_bits_corrupt (_InclusiveCache_inner_TLBuffer_auto_out_c_bits_corrupt),
    .auto_out_d_ready        (_InclusiveCache_inner_TLBuffer_auto_out_d_ready),
    .auto_out_d_valid        (_l2_auto_in_d_valid),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24
    .auto_out_d_bits_opcode  (_l2_auto_in_d_bits_opcode),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24
    .auto_out_d_bits_param   (_l2_auto_in_d_bits_param),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24
    .auto_out_d_bits_size    (_l2_auto_in_d_bits_size),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24
    .auto_out_d_bits_source  (_l2_auto_in_d_bits_source),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24
    .auto_out_d_bits_sink    (_l2_auto_in_d_bits_sink),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24
    .auto_out_d_bits_denied  (_l2_auto_in_d_bits_denied),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24
    .auto_out_d_bits_data    (_l2_auto_in_d_bits_data),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24
    .auto_out_d_bits_corrupt (_l2_auto_in_d_bits_corrupt),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:92:24
    .auto_out_e_valid        (_InclusiveCache_inner_TLBuffer_auto_out_e_valid),
    .auto_out_e_bits_sink    (_InclusiveCache_inner_TLBuffer_auto_out_e_bits_sink)
  );	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Parameters.scala:56:69
  TLCacheCork cork (	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:119:26
    .clock                   (childClock),	// src/main/scala/diplomacy/LazyModule.scala:419:31
    .reset                   (childReset),	// src/main/scala/diplomacy/LazyModule.scala:421:31
    .auto_in_a_ready         (InclusiveCache_outer_TLBuffer_auto_out_a_ready),
    .auto_in_a_valid         (InclusiveCache_outer_TLBuffer_auto_out_a_valid),
    .auto_in_a_bits_opcode   (InclusiveCache_outer_TLBuffer_auto_out_a_bits_opcode),
    .auto_in_a_bits_param    (InclusiveCache_outer_TLBuffer_auto_out_a_bits_param),
    .auto_in_a_bits_size     (InclusiveCache_outer_TLBuffer_auto_out_a_bits_size),
    .auto_in_a_bits_source   (InclusiveCache_outer_TLBuffer_auto_out_a_bits_source),
    .auto_in_a_bits_address  (InclusiveCache_outer_TLBuffer_auto_out_a_bits_address),
    .auto_in_a_bits_mask     (InclusiveCache_outer_TLBuffer_auto_out_a_bits_mask),
    .auto_in_a_bits_data     (InclusiveCache_outer_TLBuffer_auto_out_a_bits_data),
    .auto_in_a_bits_corrupt  (InclusiveCache_outer_TLBuffer_auto_out_a_bits_corrupt),
    .auto_in_c_ready         (InclusiveCache_outer_TLBuffer_auto_out_c_ready),
    .auto_in_c_valid         (InclusiveCache_outer_TLBuffer_auto_out_c_valid),
    .auto_in_c_bits_opcode   (InclusiveCache_outer_TLBuffer_auto_out_c_bits_opcode),
    .auto_in_c_bits_param    (InclusiveCache_outer_TLBuffer_auto_out_c_bits_param),
    .auto_in_c_bits_size     (InclusiveCache_outer_TLBuffer_auto_out_c_bits_size),
    .auto_in_c_bits_source   (InclusiveCache_outer_TLBuffer_auto_out_c_bits_source),
    .auto_in_c_bits_address  (InclusiveCache_outer_TLBuffer_auto_out_c_bits_address),
    .auto_in_c_bits_data     (InclusiveCache_outer_TLBuffer_auto_out_c_bits_data),
    .auto_in_c_bits_corrupt  (InclusiveCache_outer_TLBuffer_auto_out_c_bits_corrupt),
    .auto_in_d_ready         (InclusiveCache_outer_TLBuffer_auto_out_d_ready),
    .auto_in_d_valid         (InclusiveCache_outer_TLBuffer_auto_out_d_valid),
    .auto_in_d_bits_opcode   (InclusiveCache_outer_TLBuffer_auto_out_d_bits_opcode),
    .auto_in_d_bits_param    (InclusiveCache_outer_TLBuffer_auto_out_d_bits_param),
    .auto_in_d_bits_size     (InclusiveCache_outer_TLBuffer_auto_out_d_bits_size),
    .auto_in_d_bits_source   (InclusiveCache_outer_TLBuffer_auto_out_d_bits_source),
    .auto_in_d_bits_sink     (InclusiveCache_outer_TLBuffer_auto_out_d_bits_sink),
    .auto_in_d_bits_denied   (InclusiveCache_outer_TLBuffer_auto_out_d_bits_denied),
    .auto_in_d_bits_data     (InclusiveCache_outer_TLBuffer_auto_out_d_bits_data),
    .auto_in_d_bits_corrupt  (InclusiveCache_outer_TLBuffer_auto_out_d_bits_corrupt),
    .auto_in_e_valid         (InclusiveCache_outer_TLBuffer_auto_out_e_valid),
    .auto_in_e_bits_sink     (InclusiveCache_outer_TLBuffer_auto_out_e_bits_sink),
    .auto_out_a_ready        (_binder_auto_in_a_ready),	// src/main/scala/tilelink/BankBinder.scala:68:28
    .auto_out_a_valid        (_cork_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_cork_auto_out_a_bits_opcode),
    .auto_out_a_bits_param   (_cork_auto_out_a_bits_param),
    .auto_out_a_bits_size    (_cork_auto_out_a_bits_size),
    .auto_out_a_bits_source  (_cork_auto_out_a_bits_source),
    .auto_out_a_bits_address (_cork_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_cork_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_cork_auto_out_a_bits_data),
    .auto_out_a_bits_corrupt (_cork_auto_out_a_bits_corrupt),
    .auto_out_d_ready        (_cork_auto_out_d_ready),
    .auto_out_d_valid        (_binder_auto_in_d_valid),	// src/main/scala/tilelink/BankBinder.scala:68:28
    .auto_out_d_bits_opcode  (_binder_auto_in_d_bits_opcode),	// src/main/scala/tilelink/BankBinder.scala:68:28
    .auto_out_d_bits_size    (_binder_auto_in_d_bits_size),	// src/main/scala/tilelink/BankBinder.scala:68:28
    .auto_out_d_bits_source  (_binder_auto_in_d_bits_source),	// src/main/scala/tilelink/BankBinder.scala:68:28
    .auto_out_d_bits_denied  (_binder_auto_in_d_bits_denied),	// src/main/scala/tilelink/BankBinder.scala:68:28
    .auto_out_d_bits_data    (_binder_auto_in_d_bits_data),	// src/main/scala/tilelink/BankBinder.scala:68:28
    .auto_out_d_bits_corrupt (_binder_auto_in_d_bits_corrupt)	// src/main/scala/tilelink/BankBinder.scala:68:28
  );	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:119:26
  BankBinder binder (	// src/main/scala/tilelink/BankBinder.scala:68:28
    .clock                   (childClock),	// src/main/scala/diplomacy/LazyModule.scala:419:31
    .reset                   (childReset),	// src/main/scala/diplomacy/LazyModule.scala:421:31
    .auto_in_a_ready         (_binder_auto_in_a_ready),
    .auto_in_a_valid         (_cork_auto_out_a_valid),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:119:26
    .auto_in_a_bits_opcode   (_cork_auto_out_a_bits_opcode),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:119:26
    .auto_in_a_bits_param    (_cork_auto_out_a_bits_param),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:119:26
    .auto_in_a_bits_size     (_cork_auto_out_a_bits_size),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:119:26
    .auto_in_a_bits_source   (_cork_auto_out_a_bits_source),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:119:26
    .auto_in_a_bits_address  (_cork_auto_out_a_bits_address),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:119:26
    .auto_in_a_bits_mask     (_cork_auto_out_a_bits_mask),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:119:26
    .auto_in_a_bits_data     (_cork_auto_out_a_bits_data),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:119:26
    .auto_in_a_bits_corrupt  (_cork_auto_out_a_bits_corrupt),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:119:26
    .auto_in_d_ready         (_cork_auto_out_d_ready),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Configs.scala:119:26
    .auto_in_d_valid         (_binder_auto_in_d_valid),
    .auto_in_d_bits_opcode   (_binder_auto_in_d_bits_opcode),
    .auto_in_d_bits_size     (_binder_auto_in_d_bits_size),
    .auto_in_d_bits_source   (_binder_auto_in_d_bits_source),
    .auto_in_d_bits_denied   (_binder_auto_in_d_bits_denied),
    .auto_in_d_bits_data     (_binder_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt  (_binder_auto_in_d_bits_corrupt),
    .auto_out_a_ready        (coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_ready),
    .auto_out_a_valid        (coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_valid),
    .auto_out_a_bits_opcode
      (coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_bits_opcode),
    .auto_out_a_bits_param
      (coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_bits_param),
    .auto_out_a_bits_size
      (coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_bits_size),
    .auto_out_a_bits_source
      (coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_bits_source),
    .auto_out_a_bits_address
      (coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_bits_address),
    .auto_out_a_bits_mask
      (coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_bits_mask),
    .auto_out_a_bits_data
      (coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_bits_data),
    .auto_out_a_bits_corrupt
      (coupler_to_bus_named_subsystem_mbus_auto_widget_in_a_bits_corrupt),
    .auto_out_d_ready        (coupler_to_bus_named_subsystem_mbus_auto_widget_in_d_ready),
    .auto_out_d_valid        (coupler_to_bus_named_subsystem_mbus_auto_widget_in_d_valid),
    .auto_out_d_bits_opcode
      (coupler_to_bus_named_subsystem_mbus_auto_widget_in_d_bits_opcode),
    .auto_out_d_bits_size
      (coupler_to_bus_named_subsystem_mbus_auto_widget_in_d_bits_size),
    .auto_out_d_bits_source
      (coupler_to_bus_named_subsystem_mbus_auto_widget_in_d_bits_source),
    .auto_out_d_bits_denied
      (coupler_to_bus_named_subsystem_mbus_auto_widget_in_d_bits_denied),
    .auto_out_d_bits_data
      (coupler_to_bus_named_subsystem_mbus_auto_widget_in_d_bits_data),
    .auto_out_d_bits_corrupt
      (coupler_to_bus_named_subsystem_mbus_auto_widget_in_d_bits_corrupt)
  );	// src/main/scala/tilelink/BankBinder.scala:68:28
  assign auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_valid =
    auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_valid_0;
  assign auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_opcode =
    auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_opcode_0;
  assign auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_param =
    auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_param_0;
  assign auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_size =
    auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_size_0;
  assign auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_source =
    auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_source_0;
  assign auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_address =
    auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_address_0;
  assign auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_mask =
    auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_mask_0;
  assign auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_data =
    auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_data_0;
  assign auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_corrupt =
    auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_a_bits_corrupt_0;
  assign auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_ready =
    auto_coupler_to_bus_named_subsystem_mbus_bus_xing_out_d_ready_0;
  assign auto_coherent_jbar_in_a_ready = auto_coherent_jbar_in_a_ready_0;
  assign auto_coherent_jbar_in_b_valid = auto_coherent_jbar_in_b_valid_0;
  assign auto_coherent_jbar_in_b_bits_param = auto_coherent_jbar_in_b_bits_param_0;
  assign auto_coherent_jbar_in_b_bits_source = auto_coherent_jbar_in_b_bits_source_0;
  assign auto_coherent_jbar_in_b_bits_address = auto_coherent_jbar_in_b_bits_address_0;
  assign auto_coherent_jbar_in_c_ready = auto_coherent_jbar_in_c_ready_0;
  assign auto_coherent_jbar_in_d_valid = auto_coherent_jbar_in_d_valid_0;
  assign auto_coherent_jbar_in_d_bits_opcode = auto_coherent_jbar_in_d_bits_opcode_0;
  assign auto_coherent_jbar_in_d_bits_param = auto_coherent_jbar_in_d_bits_param_0;
  assign auto_coherent_jbar_in_d_bits_size = auto_coherent_jbar_in_d_bits_size_0;
  assign auto_coherent_jbar_in_d_bits_source = auto_coherent_jbar_in_d_bits_source_0;
  assign auto_coherent_jbar_in_d_bits_sink = auto_coherent_jbar_in_d_bits_sink_0;
  assign auto_coherent_jbar_in_d_bits_denied = auto_coherent_jbar_in_d_bits_denied_0;
  assign auto_coherent_jbar_in_d_bits_data = auto_coherent_jbar_in_d_bits_data_0;
  assign auto_coherent_jbar_in_d_bits_corrupt = auto_coherent_jbar_in_d_bits_corrupt_0;
  assign auto_l2_ctrls_ctrl_in_a_ready = auto_l2_ctrls_ctrl_in_a_ready_0;
  assign auto_l2_ctrls_ctrl_in_d_valid = auto_l2_ctrls_ctrl_in_d_valid_0;
  assign auto_l2_ctrls_ctrl_in_d_bits_opcode = auto_l2_ctrls_ctrl_in_d_bits_opcode_0;
  assign auto_l2_ctrls_ctrl_in_d_bits_size = auto_l2_ctrls_ctrl_in_d_bits_size_0;
  assign auto_l2_ctrls_ctrl_in_d_bits_source = auto_l2_ctrls_ctrl_in_d_bits_source_0;
  assign auto_l2_ctrls_ctrl_in_d_bits_data = auto_l2_ctrls_ctrl_in_d_bits_data_0;
  assign auto_subsystem_l2_clock_groups_out_member_subsystem_mbus_0_clock =
    auto_subsystem_l2_clock_groups_out_member_subsystem_mbus_0_clock_0;
  assign auto_subsystem_l2_clock_groups_out_member_subsystem_mbus_0_reset =
    auto_subsystem_l2_clock_groups_out_member_subsystem_mbus_0_reset_0;
endmodule

