Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id E0AAD3B5B07
	for <lists+qemu-devel@lfdr.de>; Mon, 28 Jun 2021 11:12:43 +0200 (CEST)
Received: from localhost ([::1]:42300 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1lxnJq-0001XK-Fj
	for lists+qemu-devel@lfdr.de; Mon, 28 Jun 2021 05:12:42 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:44008)
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <frank.chang@sifive.com>)
 id 1lxnIq-0000h4-TA
 for qemu-devel@nongnu.org; Mon, 28 Jun 2021 05:11:40 -0400
Received: from mail-pg1-x52c.google.com ([2607:f8b0:4864:20::52c]:38751)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <frank.chang@sifive.com>)
 id 1lxnIn-00083j-P5
 for qemu-devel@nongnu.org; Mon, 28 Jun 2021 05:11:40 -0400
Received: by mail-pg1-x52c.google.com with SMTP id h4so14930656pgp.5
 for <qemu-devel@nongnu.org>; Mon, 28 Jun 2021 02:11:37 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc; bh=1SQ1ZGsQZu9JlsUYJWFcJrpJ8ZFSZWtXqSHZu3/+o5A=;
 b=XVSP8EvNgmkjUqM2AxsFHapKySa6woTaDk9+c2fMVyS+lDIQ7X5Jm709WUsLgN9jkF
 1rB7OBnFifti7GyPRcaLh7x482j6e+EVRMivfPEJaUqEtJYXNNmGUJ0dPjyqNcKc9Knp
 24KGYLCrVgkrR9y4Oir238cUGqCwdoQ/F/k+AjlcIyS2UStrWyL8Gzq36AoodD8cZKQ3
 TSRPNUtxn0CmTTnVwViPKgH+axACStpMa4t0z9profJxEqJGk83L+2rdAIiAMc7UIFV6
 xv+za8DuUy/idLFmlZzIyuh2NJ92AJ7MPjJqwOB0dV5b2pjjtmadCdYfxCIelINiS1Wo
 0yEA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc;
 bh=1SQ1ZGsQZu9JlsUYJWFcJrpJ8ZFSZWtXqSHZu3/+o5A=;
 b=IOSPqIAmZpNss7rhgXWdAJjlLhxhovTB6tZ/0/PGVoHv3iLAcmHMY5+QgQjVMdMx0y
 cb6Le62L9OzGTyHjCjpbisGESvbZ3yB+jiQpEvYWNQ05F3XXoUxUgw1ZdoUbLtw2/zcw
 csDLay7DKCfIgQMW96dDrsC64Mr/K/0ZvnIQm+2CXgtRZP11I7eLhfw9ap/jLkPYXGv8
 l2y8IBYG/sjg5W9ciPNjKG3YcR4nYPCSqVq3/iv9GGDPeBv2bnyNzfyJpkDlrlLay6by
 a9MvfTEj5Pcbhod7K7qJoS77pEibpaSxl/y2mamaNoWb251wA3Ac2v1pPzLXLuLbWkNS
 HpCQ==
X-Gm-Message-State: AOAM5337bAaep8Wcpam+7gjQoDwgvqPXDh1FUqQ74h4f9Du3yOKIkSPd
 8/ZvVj1JPIMagY/jcYWWLgFfSg==
X-Google-Smtp-Source: ABdhPJxssBsuXFdCQji+rUFLLQuWJF/ftV9iY8aAfOFaQp22ll9zdyV+KcQ8Ip+RCcdUmPGu2nHgLw==
X-Received: by 2002:a05:6a00:1146:b029:2fe:d681:fbcc with SMTP id
 b6-20020a056a001146b02902fed681fbccmr24374551pfm.31.1624871496133; 
 Mon, 28 Jun 2021 02:11:36 -0700 (PDT)
Received: from mail-pl1-f179.google.com (mail-pl1-f179.google.com.
 [209.85.214.179])
 by smtp.gmail.com with ESMTPSA id s11sm13235448pfh.104.2021.06.28.02.11.35
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Mon, 28 Jun 2021 02:11:35 -0700 (PDT)
Received: by mail-pl1-f179.google.com with SMTP id v13so8552412ple.9;
 Mon, 28 Jun 2021 02:11:35 -0700 (PDT)
X-Received: by 2002:a17:90a:9302:: with SMTP id
 p2mr26157543pjo.202.1624871495272; 
 Mon, 28 Jun 2021 02:11:35 -0700 (PDT)
MIME-Version: 1.0
References: <20210409074857.166082-1-zhiwei_liu@c-sky.com>
 <20210409074857.166082-4-zhiwei_liu@c-sky.com>
 <CANzO1D0v5F4K--ACjGaMT7imyXK4vUhZpET3T7CpsEscOPUV2A@mail.gmail.com>
 <52225a77-c509-9999-9d8a-942ea407f44d@c-sky.com>
 <CAE_xrPg9qG-uOfkMeGvudWZFLUCG+7SSEbvS08iWmL_KKq7KZA@mail.gmail.com>
 <27879b9f-bffa-96c9-a8b2-033eb0a0be4c@c-sky.com>
 <CANzO1D062NOxsNG=fmoagXGJfQMu5tw_3uku307hm+t7iB_i7Q@mail.gmail.com>
 <6c9c894c-6f85-c6bb-a372-d69e15896571@c-sky.com>
 <CANzO1D1RVotEcropVmHu5bPp7Hq30t2-BkR0pn7=iD18mKZiXw@mail.gmail.com>
 <a573ec98-9821-4aa2-2026-bb95664ada54@c-sky.com>
 <CANzO1D3AOvExDirwaWbLqrngx2B=zsD9xYsZarFO5JmzGfZZrA@mail.gmail.com>
 <26909592-51e0-df55-dff2-40f5dbc90085@c-sky.com>
 <CANzO1D381kKxSkcnPu7cxUXVt-bgfTv02SjCwF62u1+mG_9=ZQ@mail.gmail.com>
 <a98abcad-55a2-8644-492e-a37348301699@c-sky.com>
In-Reply-To: <a98abcad-55a2-8644-492e-a37348301699@c-sky.com>
From: Frank Chang <frank.chang@sifive.com>
Date: Mon, 28 Jun 2021 17:11:23 +0800
X-Gmail-Original-Message-ID: <CANzO1D0tLuhqvCJcaLEuqN69xED7LJML4OKzmeBCBezcN9CoyA@mail.gmail.com>
Message-ID: <CANzO1D0tLuhqvCJcaLEuqN69xED7LJML4OKzmeBCBezcN9CoyA@mail.gmail.com>
Subject: Re: [RFC PATCH 03/11] hw/intc: Add CLIC device
To: LIU Zhiwei <zhiwei_liu@c-sky.com>
Content-Type: multipart/alternative; boundary="000000000000480c2805c5cfe0be"
Received-SPF: pass client-ip=2607:f8b0:4864:20::52c;
 envelope-from=frank.chang@sifive.com; helo=mail-pg1-x52c.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, HTML_MESSAGE=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: "open list:RISC-V" <qemu-riscv@nongnu.org>,
 Frank Chang <frank.chang@sifive.com>,
 "qemu-devel@nongnu.org Developers" <qemu-devel@nongnu.org>,
 wxy194768@alibaba-inc.com, Palmer Dabbelt <palmer@dabbelt.com>,
 Alistair Francis <Alistair.Francis@wdc.com>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

--000000000000480c2805c5cfe0be
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

LIU Zhiwei <zhiwei_liu@c-sky.com> =E6=96=BC 2021=E5=B9=B46=E6=9C=8828=E6=97=
=A5 =E9=80=B1=E4=B8=80 =E4=B8=8B=E5=8D=884:47=E5=AF=AB=E9=81=93=EF=BC=9A

>
> On 2021/6/28 =E4=B8=8B=E5=8D=884:19, Frank Chang wrote:
>
> LIU Zhiwei <zhiwei_liu@c-sky.com> =E6=96=BC 2021=E5=B9=B46=E6=9C=8828=E6=
=97=A5 =E9=80=B1=E4=B8=80 =E4=B8=8B=E5=8D=884:12=E5=AF=AB=E9=81=93=EF=BC=9A
>
>>
>> On 2021/6/28 =E4=B8=8B=E5=8D=884:07, Frank Chang wrote:
>>
>> LIU Zhiwei <zhiwei_liu@c-sky.com> =E6=96=BC 2021=E5=B9=B46=E6=9C=8828=E6=
=97=A5 =E9=80=B1=E4=B8=80 =E4=B8=8B=E5=8D=884:03=E5=AF=AB=E9=81=93=EF=BC=9A
>>
>>>
>>> On 2021/6/28 =E4=B8=8B=E5=8D=883:49, Frank Chang wrote:
>>>
>>> LIU Zhiwei <zhiwei_liu@c-sky.com> =E6=96=BC 2021=E5=B9=B46=E6=9C=8828=
=E6=97=A5 =E9=80=B1=E4=B8=80 =E4=B8=8B=E5=8D=883:40=E5=AF=AB=E9=81=93=EF=BC=
=9A
>>>
>>>>
>>>> On 2021/6/28 =E4=B8=8B=E5=8D=883:23, Frank Chang wrote:
>>>>
>>>> LIU Zhiwei <zhiwei_liu@c-sky.com> =E6=96=BC 2021=E5=B9=B46=E6=9C=8828=
=E6=97=A5 =E9=80=B1=E4=B8=80 =E4=B8=8B=E5=8D=883:17=E5=AF=AB=E9=81=93=EF=BC=
=9A
>>>>
>>>>>
>>>>> On 2021/6/26 =E4=B8=8B=E5=8D=888:56, Frank Chang wrote:
>>>>>
>>>>> On Wed, Jun 16, 2021 at 10:56 AM LIU Zhiwei <zhiwei_liu@c-sky.com>
>>>>> wrote:
>>>>>
>>>>>>
>>>>>> On 6/13/21 6:10 PM, Frank Chang wrote:
>>>>>>
>>>>>> LIU Zhiwei <zhiwei_liu@c-sky.com> =E6=96=BC 2021=E5=B9=B44=E6=9C=889=
=E6=97=A5 =E9=80=B1=E4=BA=94 =E4=B8=8B=E5=8D=883:57=E5=AF=AB=E9=81=93=EF=BC=
=9A
>>>>>>
>>>>>> +static void riscv_clic_realize(DeviceState *dev, Error **errp)
>>>>>>> +{
>>>>>>> +    RISCVCLICState *clic =3D RISCV_CLIC(dev);
>>>>>>> +    size_t harts_x_sources =3D clic->num_harts * clic->num_sources=
;
>>>>>>> +    int irqs, i;
>>>>>>> +
>>>>>>> +    if (clic->prv_s && clic->prv_u) {
>>>>>>> +        irqs =3D 3 * harts_x_sources;
>>>>>>> +    } else if (clic->prv_s || clic->prv_u) {
>>>>>>> +        irqs =3D 2 * harts_x_sources;
>>>>>>> +    } else {
>>>>>>> +        irqs =3D harts_x_sources;
>>>>>>> +    }
>>>>>>> +
>>>>>>> +    clic->clic_size =3D irqs * 4 + 0x1000;
>>>>>>> +    memory_region_init_io(&clic->mmio, OBJECT(dev),
>>>>>>> &riscv_clic_ops, clic,
>>>>>>> +                          TYPE_RISCV_CLIC, clic->clic_size);
>>>>>>> +
>>>>>>> +    clic->clicintip =3D g_new0(uint8_t, irqs);
>>>>>>> +    clic->clicintie =3D g_new0(uint8_t, irqs);
>>>>>>> +    clic->clicintattr =3D g_new0(uint8_t, irqs);
>>>>>>> +    clic->clicintctl =3D g_new0(uint8_t, irqs);
>>>>>>> +    clic->active_list =3D g_new0(CLICActiveInterrupt, irqs);
>>>>>>> +    clic->active_count =3D g_new0(size_t, clic->num_harts);
>>>>>>> +    clic->exccode =3D g_new0(uint32_t, clic->num_harts);
>>>>>>> +    clic->cpu_irqs =3D g_new0(qemu_irq, clic->num_harts);
>>>>>>> +    sysbus_init_mmio(SYS_BUS_DEVICE(dev), &clic->mmio);
>>>>>>> +
>>>>>>> +    /* Allocate irq through gpio, so that we can use qtest */
>>>>>>> +    qdev_init_gpio_in(dev, riscv_clic_set_irq, irqs);
>>>>>>> +    qdev_init_gpio_out(dev, clic->cpu_irqs, clic->num_harts);
>>>>>>> +
>>>>>>> +    for (i =3D 0; i < clic->num_harts; i++) {
>>>>>>> +        RISCVCPU *cpu =3D RISCV_CPU(qemu_get_cpu(i));
>>>>>>>
>>>>>>
>>>>>> As spec says:
>>>>>>   Smaller single-core systems might have only a CLIC,
>>>>>>   while multicore systems might have a CLIC per-core and a single
>>>>>> shared PLIC.
>>>>>>   The PLIC xeip signals are treated as hart-local interrupt sources
>>>>>> by the CLIC at each core.
>>>>>>
>>>>>> It looks like it's possible to have one CLIC instance per core.
>>>>>>
>>>>>> If you want to delivery an interrupt to one hart, you should encode
>>>>>> the IRQ by the interrupt number
>>>>>> , the hart number and the interrupt target privilege, then set the
>>>>>> irq.
>>>>>>
>>>>>> I think how to calculate the hart number is the task of PLIC and it
>>>>>> can make use of "hartid-base"
>>>>>> to calculate it.
>>>>>>
>>>>>> Thanks,
>>>>>> Zhiwei
>>>>>>
>>>>>
>>>>> Hi Zhiwei,
>>>>>
>>>>> What I mean is if there are multiple CLIC instances, each per core
>>>>> (CLIC spec allows that).
>>>>> If you try to bind CLIC with CPU index start from 0,
>>>>> it will be impossible for CLIC instance to bind CPU from index other
>>>>> than 0.
>>>>>
>>>>> For example, for 4 cores system, it's possible to have 4 CLIC
>>>>> instances:
>>>>>   * CLIC 0 binds to CPU 0
>>>>>   * CLIC 1 binds to CPU 1
>>>>>   * CLIC 2 binds to CPU 2
>>>>>   * CLIC 3 binds to CPU 3
>>>>>
>>>>> and that's why I said it's possible to pass an extra "hartid-base"
>>>>> just like PLIC.
>>>>> I know most of hardid are calculated by the requesing address, so mos=
t
>>>>> hartid usages should be fine.
>>>>> But I saw two places using qemu_get_cpu(),
>>>>>
>>>>> which may cause the problem for the scenario I describe above:
>>>>> i.e. riscv_clic_next_interrupt() and riscv_clic_realize() as my
>>>>> original reply.
>>>>>
>>>>> So what's the problem here?
>>>>>
>>>>> Currently all cores share the same CLIC instance. Do you want to give
>>>>> each core  a CLIC instance?
>>>>>
>>>> Yes, that's what I mean, which should be supported as what spec says[1=
]:
>>>>   The CLIC complements the PLIC. Smaller single-core systems might hav=
e
>>>> only a CLIC,
>>>>   while multicore systems might have *a CLIC per-core* and a single
>>>> shared PLIC.
>>>>   The PLIC xeip signals are treated as hart-local interrupt sources by
>>>> the CLIC at each core.
>>>>
>>>> [1]
>>>> https://github.com/riscv/riscv-fast-interrupt/blob/646310a5e4ae055964b=
4680f12c1c04a7cc0dd56/clic.adoc#12-clic-versus-plic
>>>>
>>>> Thanks,
>>>> Frank Chang
>>>>
>>>>
>>>> If we give each core a CLIC instance, it is not convenient to access
>>>> the shared memory, such as 0x0-0x1000.
>>>> Which CLIC instance should contain this memory region?
>>>>
>>> What do you mean by: "access the shared memory" here?
>>>
>>> It means the cliccfg or clicinfo which  should be shared by all CLIC
>>> instances.
>>>
>> If there are multiple CLIC instances, shouldn't they have their own base
>> addresses?
>> So I do not understand how cliccfg and clicinfo would be shared by all
>> CLIC instances. (Or they should?)
>>
>> Once we have a talk on tech-fast-interrupt. The chair of fast interrupt
>> reply is:
>>
>> *"The first part (address 0x0000-0x0FFF) which contains
>> cliccfg/clicinfo/clicinttrig should be global since only one copy of the
>> configuration setting is enough.*
>> *On the other hand, the latter part (0x1000-0x4FFF) which contains
>> control bits for individual interrupt should be one copy per hart"*
>>
> Hmm... interesting, that's probably something I have missed.
> and they didn't document this statement in the spec :(
>
> But I think this statement has a contradiction against the system with
> multi-CLIC instances described in spec.
> Does it imply that either:
>   * I can only have one CLIC in the system, or
>   * All CLIC instances must have the same configuration in the system.
>
> The second one.
>
> I think the CLIC instance here is just on the concept of logic,  like the
> current implementation. Furthermore, we can give
> every logic CLIC instance a configurable memory region from the machine
> board in the near future.
>
That's possible, but if the CLIC instance is just the concept of logic.
It also implies that we can only instantiate one CLIC device in the system
at a time.
Which this CLIC instance represents the multi-CLIC instances logically.

Maybe just let us put this aside and leave what the current implementation
is for now.
We can update the implementation in the future when the spec is clearer on
this topic :(

Thanks,
Frank Chang


> Thanks,
> Zhiwei
>
> Do you have the link to this statement? I would like to take a look.
>
> Thanks,
> Frank Chang
>
>
>> Thanks,
>> Zhiwei
>>
>> Each CLIC instance will manage its own cliccfg and clicinfo.
>>
>> Thanks,
>> Frank Chang
>>
>> Thanks,
>>> Zhiwei
>>>
>>> I thought the memory region is defined during CLIC's creation?
>>> So it should depend on the platform that creates CLIC instances.
>>>
>>> Thanks,
>>> Frank Chang
>>>
>>>
>>>> Thanks,
>>>> Zhiwei
>>>>
>>>>
>>>>> Thanks,
>>>>> Zhiwei
>>>>>
>>>> Regards,
>>>>> Frank Chang
>>>>>
>>>>>
>>>>>> However if you try to bind CPU reference start from index i =3D 0.
>>>>>> It's not possible for each per-core CLIC to bind their own CPU
>>>>>> instance in multicore system
>>>>>> as they have to bind from CPU 0.
>>>>>>
>>>>>> I'm not sure if we add a new "hartid-base" property just like what
>>>>>> SiFive PLIC is
>>>>>> implemented would be a good idea or not.
>>>>>>
>>>>>>
>>>>>> Regards,
>>>>>> Frank Chang
>>>>>>
>>>>>>
>>>>>>> +        qemu_irq irq =3D qemu_allocate_irq(riscv_clic_cpu_irq_hand=
ler,
>>>>>>> +                                         &cpu->env, 1);
>>>>>>> +        qdev_connect_gpio_out(dev, i, irq);
>>>>>>> +        cpu->env.clic =3D clic;
>>>>>>> +    }
>>>>>>> +}
>>>>>>> +
>>>>>>>
>>>>>>>
>>>>>>>

--000000000000480c2805c5cfe0be
Content-Type: text/html; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

<div dir=3D"ltr"><div dir=3D"ltr">LIU Zhiwei &lt;<a href=3D"mailto:zhiwei_l=
iu@c-sky.com">zhiwei_liu@c-sky.com</a>&gt; =E6=96=BC 2021=E5=B9=B46=E6=9C=
=8828=E6=97=A5 =E9=80=B1=E4=B8=80 =E4=B8=8B=E5=8D=884:47=E5=AF=AB=E9=81=93=
=EF=BC=9A<br></div><div class=3D"gmail_quote"><blockquote class=3D"gmail_qu=
ote" style=3D"margin:0px 0px 0px 0.8ex;border-left:1px solid rgb(204,204,20=
4);padding-left:1ex">
 =20
   =20
 =20
  <div>
    <p><br>
    </p>
    <div>On 2021/6/28 =E4=B8=8B=E5=8D=884:19, Frank Chang wrote:<br>
    </div>
    <blockquote type=3D"cite">
     =20
      <div dir=3D"ltr">
        <div dir=3D"ltr">LIU Zhiwei &lt;<a href=3D"mailto:zhiwei_liu@c-sky.=
com" target=3D"_blank">zhiwei_liu@c-sky.com</a>&gt;
          =E6=96=BC 2021=E5=B9=B46=E6=9C=8828=E6=97=A5 =E9=80=B1=E4=B8=80 =
=E4=B8=8B=E5=8D=884:12=E5=AF=AB=E9=81=93=EF=BC=9A<br>
        </div>
        <div class=3D"gmail_quote">
          <blockquote class=3D"gmail_quote" style=3D"margin:0px 0px 0px 0.8=
ex;border-left:1px solid rgb(204,204,204);padding-left:1ex">
            <div>
              <p><br>
              </p>
              <div>On 2021/6/28 =E4=B8=8B=E5=8D=884:07, Frank Chang wrote:<=
br>
              </div>
              <blockquote type=3D"cite">
                <div dir=3D"ltr">
                  <div dir=3D"ltr">LIU Zhiwei &lt;<a href=3D"mailto:zhiwei_=
liu@c-sky.com" target=3D"_blank">zhiwei_liu@c-sky.com</a>&gt;
                    =E6=96=BC 2021=E5=B9=B46=E6=9C=8828=E6=97=A5 =E9=80=B1=
=E4=B8=80 =E4=B8=8B=E5=8D=884:03=E5=AF=AB=E9=81=93=EF=BC=9A<br>
                  </div>
                  <div class=3D"gmail_quote">
                    <blockquote class=3D"gmail_quote" style=3D"margin:0px 0=
px 0px 0.8ex;border-left:1px solid rgb(204,204,204);padding-left:1ex">
                      <div>
                        <p><br>
                        </p>
                        <div>On 2021/6/28 =E4=B8=8B=E5=8D=883:49, Frank Cha=
ng wrote:<br>
                        </div>
                        <blockquote type=3D"cite">
                          <div dir=3D"ltr">
                            <div dir=3D"ltr">LIU Zhiwei &lt;<a href=3D"mail=
to:zhiwei_liu@c-sky.com" target=3D"_blank">zhiwei_liu@c-sky.com</a>&gt;
                              =E6=96=BC 2021=E5=B9=B46=E6=9C=8828=E6=97=A5 =
=E9=80=B1=E4=B8=80 =E4=B8=8B=E5=8D=883:40=E5=AF=AB=E9=81=93=EF=BC=9A<br>
                            </div>
                            <div class=3D"gmail_quote">
                              <blockquote class=3D"gmail_quote" style=3D"ma=
rgin:0px 0px 0px 0.8ex;border-left:1px solid rgb(204,204,204);padding-left:=
1ex">
                                <div>
                                  <p><br>
                                  </p>
                                  <div>On 2021/6/28 =E4=B8=8B=E5=8D=883:23,=
 Frank Chang
                                    wrote:<br>
                                  </div>
                                  <blockquote type=3D"cite">
                                    <div dir=3D"ltr">
                                      <div dir=3D"ltr">LIU Zhiwei &lt;<a hr=
ef=3D"mailto:zhiwei_liu@c-sky.com" target=3D"_blank">zhiwei_liu@c-sky.com</=
a>&gt;
                                        =E6=96=BC 2021=E5=B9=B46=E6=9C=8828=
=E6=97=A5 =E9=80=B1=E4=B8=80 =E4=B8=8B=E5=8D=883:17=E5=AF=AB=E9=81=93=EF=BC=
=9A<br>
                                      </div>
                                      <div class=3D"gmail_quote">
                                        <blockquote class=3D"gmail_quote" s=
tyle=3D"margin:0px 0px 0px 0.8ex;border-left:1px solid rgb(204,204,204);pad=
ding-left:1ex">
                                          <div>
                                            <p><br>
                                            </p>
                                            <div>On 2021/6/26 =E4=B8=8B=E5=
=8D=888:56,
                                              Frank Chang wrote:<br>
                                            </div>
                                            <blockquote type=3D"cite">
                                              <div dir=3D"ltr">
                                                <div dir=3D"ltr">On Wed,
                                                  Jun 16, 2021 at 10:56
                                                  AM LIU Zhiwei &lt;<a href=
=3D"mailto:zhiwei_liu@c-sky.com" target=3D"_blank">zhiwei_liu@c-sky.com</a>=
&gt;
                                                  wrote:<br>
                                                </div>
                                                <div class=3D"gmail_quote">
                                                  <blockquote class=3D"gmai=
l_quote" style=3D"margin:0px 0px 0px 0.8ex;border-left:1px solid rgb(204,20=
4,204);padding-left:1ex">
                                                    <div>
                                                      <p><br>
                                                      </p>
                                                      <div>On 6/13/21
                                                        6:10 PM, Frank
                                                        Chang wrote:<br>
                                                      </div>
                                                      <blockquote type=3D"c=
ite">
                                                        <div dir=3D"ltr">
                                                          <div dir=3D"ltr">=
LIU
                                                          Zhiwei &lt;<a hre=
f=3D"mailto:zhiwei_liu@c-sky.com" target=3D"_blank">zhiwei_liu@c-sky.com</a=
>&gt;
                                                          =E6=96=BC 2021=E5=
=B9=B44=E6=9C=889=E6=97=A5 =E9=80=B1=E4=BA=94
                                                          =E4=B8=8B=E5=8D=
=883:57=E5=AF=AB=E9=81=93=EF=BC=9A<br>
                                                          </div>
                                                          <div class=3D"gma=
il_quote"><br>
                                                          <blockquote class=
=3D"gmail_quote" style=3D"margin:0px 0px 0px 0.8ex;border-left:1px solid rg=
b(204,204,204);padding-left:1ex">
                                                          +static void
                                                          riscv_clic_realiz=
e(DeviceState
                                                          *dev, Error
                                                          **errp)<br>
                                                          +{<br>
                                                          +=C2=A0 =C2=A0
                                                          RISCVCLICState
                                                          *clic =3D
                                                          RISCV_CLIC(dev);<=
br>
                                                          +=C2=A0 =C2=A0 si=
ze_t
                                                          harts_x_sources
                                                          =3D
                                                          clic-&gt;num_hart=
s
                                                          *
clic-&gt;num_sources;<br>
                                                          +=C2=A0 =C2=A0 in=
t irqs,
                                                          i;<br>
                                                          +<br>
                                                          +=C2=A0 =C2=A0 if
                                                          (clic-&gt;prv_s
                                                          &amp;&amp;
                                                          clic-&gt;prv_u)
                                                          {<br>
                                                          +=C2=A0 =C2=A0 =
=C2=A0 =C2=A0 irqs
                                                          =3D 3 *
                                                          harts_x_sources;<=
br>
                                                          +=C2=A0 =C2=A0 } =
else if
(clic-&gt;prv_s || clic-&gt;prv_u) {<br>
                                                          +=C2=A0 =C2=A0 =
=C2=A0 =C2=A0 irqs
                                                          =3D 2 *
                                                          harts_x_sources;<=
br>
                                                          +=C2=A0 =C2=A0 } =
else {<br>
                                                          +=C2=A0 =C2=A0 =
=C2=A0 =C2=A0 irqs
                                                          =3D
                                                          harts_x_sources;<=
br>
                                                          +=C2=A0 =C2=A0 }<=
br>
                                                          +<br>
                                                          +=C2=A0 =C2=A0
                                                          clic-&gt;clic_siz=
e
                                                          =3D irqs * 4 +
                                                          0x1000;<br>
                                                          +=C2=A0 =C2=A0
                                                          memory_region_ini=
t_io(&amp;clic-&gt;mmio,
                                                          OBJECT(dev),
                                                          &amp;riscv_clic_o=
ps,
                                                          clic,<br>
                                                          +=C2=A0 =C2=A0 =
=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0
                                                          =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0 =C2=A0
                                                          TYPE_RISCV_CLIC,
clic-&gt;clic_size);<br>
                                                          +<br>
                                                          +=C2=A0 =C2=A0
                                                          clic-&gt;clicinti=
p
                                                          =3D
                                                          g_new0(uint8_t,
                                                          irqs);<br>
                                                          +=C2=A0 =C2=A0
                                                          clic-&gt;clicinti=
e
                                                          =3D
                                                          g_new0(uint8_t,
                                                          irqs);<br>
                                                          +=C2=A0 =C2=A0
                                                          clic-&gt;clicinta=
ttr
                                                          =3D
                                                          g_new0(uint8_t,
                                                          irqs);<br>
                                                          +=C2=A0 =C2=A0
                                                          clic-&gt;clicintc=
tl
                                                          =3D
                                                          g_new0(uint8_t,
                                                          irqs);<br>
                                                          +=C2=A0 =C2=A0
                                                          clic-&gt;active_l=
ist
                                                          =3D
                                                          g_new0(CLICActive=
Interrupt,
                                                          irqs);<br>
                                                          +=C2=A0 =C2=A0
                                                          clic-&gt;active_c=
ount
                                                          =3D
                                                          g_new0(size_t,
clic-&gt;num_harts);<br>
                                                          +=C2=A0 =C2=A0
                                                          clic-&gt;exccode
                                                          =3D
                                                          g_new0(uint32_t,
clic-&gt;num_harts);<br>
                                                          +=C2=A0 =C2=A0
                                                          clic-&gt;cpu_irqs
                                                          =3D
                                                          g_new0(qemu_irq,
clic-&gt;num_harts);<br>
                                                          +=C2=A0 =C2=A0
                                                          sysbus_init_mmio(=
SYS_BUS_DEVICE(dev),
&amp;clic-&gt;mmio);<br>
                                                          +<br>
                                                          +=C2=A0 =C2=A0 /*
                                                          Allocate irq
                                                          through gpio,
                                                          so that we can
                                                          use qtest */<br>
                                                          +=C2=A0 =C2=A0
                                                          qdev_init_gpio_in=
(dev,
riscv_clic_set_irq, irqs);<br>
                                                          +=C2=A0 =C2=A0
                                                          qdev_init_gpio_ou=
t(dev,
clic-&gt;cpu_irqs, clic-&gt;num_harts);<br>
                                                          +<br>
                                                          +=C2=A0 =C2=A0 fo=
r (i =3D
                                                          0; i &lt;
                                                          clic-&gt;num_hart=
s;
                                                          i++) {<br>
                                                          +=C2=A0 =C2=A0 =
=C2=A0 =C2=A0
                                                          RISCVCPU *cpu
                                                          =3D
                                                          RISCV_CPU(qemu_ge=
t_cpu(i));<br>
                                                          </blockquote>
                                                          <div><br>
                                                          </div>
                                                          <div>As spec
                                                          says:</div>
                                                          <div>=C2=A0 Small=
er
                                                          single-core
                                                          systems might
                                                          have only a
                                                          CLIC,</div>
                                                          <div>=C2=A0 while
                                                          multicore
                                                          systems might
                                                          have a CLIC
                                                          per-core and a
                                                          single shared
                                                          PLIC.</div>
                                                          <div>=C2=A0 The
                                                          PLIC xeip
                                                          signals are
                                                          treated as
                                                          hart-local
                                                          interrupt
                                                          sources by the
                                                          CLIC at each
                                                          core.<br>
                                                          </div>
                                                          <div><br>
                                                          </div>
                                                          <div>It looks
                                                          like it&#39;s
                                                          possible to
                                                          have one CLIC
                                                          instance per
                                                          core.</div>
                                                          </div>
                                                        </div>
                                                      </blockquote>
                                                      <p>If you want to
                                                        delivery an
                                                        interrupt to one
                                                        hart, you should
                                                        encode the IRQ
                                                        by the interrupt
                                                        number<br>
                                                        , the hart
                                                        number and the
                                                        interrupt target
                                                        privilege, then
                                                        set the irq.</p>
                                                      <p>I think how to
                                                        calculate the
                                                        hart number is
                                                        the task of PLIC
                                                        and it can make
                                                        use of
                                                        &quot;hartid-base&q=
uot;<br>
                                                        to calculate it.</p=
>
                                                      <p>Thanks,<br>
                                                        Zhiwei<br>
                                                      </p>
                                                    </div>
                                                  </blockquote>
                                                  <div><br>
                                                  </div>
                                                  <div>Hi Zhiwei,</div>
                                                  <div><br>
                                                  </div>
                                                  <div>What I mean is if
                                                    there are multiple
                                                    CLIC instances, each
                                                    per core (CLIC spec
                                                    allows that).</div>
                                                  <div>If you try to
                                                    bind CLIC with CPU
                                                    index start from 0,</di=
v>
                                                  <div>it will be
                                                    impossible for CLIC
                                                    instance=C2=A0to bind C=
PU
                                                    from index other
                                                    than 0.</div>
                                                  <div><br>
                                                  </div>
                                                  <div>For example, for
                                                    4 cores system, it&#39;=
s
                                                    possible to have 4
                                                    CLIC instances:</div>
                                                  <div>=C2=A0 * CLIC 0 bind=
s
                                                    to CPU 0</div>
                                                  <div>=C2=A0 * CLIC 1 bind=
s
                                                    to CPU 1</div>
                                                  <div>=C2=A0 * CLIC 2 bind=
s
                                                    to CPU 2</div>
                                                  <div>=C2=A0 * CLIC 3 bind=
s
                                                    to CPU 3</div>
                                                  <div><br>
                                                  </div>
                                                  <div>and that&#39;s why I
                                                    said it&#39;s possible
                                                    to pass an extra
                                                    &quot;hartid-base&quot;=
 just
                                                    like PLIC.</div>
                                                  <div>I know most of
                                                    hardid are
                                                    calculated by the
                                                    requesing address,
                                                    so most
                                                    hartid=C2=A0usages shou=
ld
                                                    be fine.</div>
                                                  <div>But I saw two
                                                    places
                                                    using=C2=A0qemu_get_cpu=
(),<br>
                                                  </div>
                                                </div>
                                              </div>
                                            </blockquote>
                                            <blockquote type=3D"cite">
                                              <div dir=3D"ltr">
                                                <div class=3D"gmail_quote">
                                                  <div>which may cause
                                                    the problem for the
                                                    scenario I describe
                                                    above:</div>
                                                  <div>i.e.
                                                    riscv_clic_next_interru=
pt()
                                                    and
                                                    riscv_clic_realize()
                                                    as my original
                                                    reply.</div>
                                                </div>
                                              </div>
                                            </blockquote>
                                            <p>So what&#39;s the problem
                                              here?</p>
                                            <p>Currently all cores share
                                              the same CLIC instance. Do
                                              you want to give each
                                              core=C2=A0 a CLIC instance?</=
p>
                                          </div>
                                        </blockquote>
                                        <div>
                                          <div>Yes, that&#39;s what I mean,
                                            which should be supported as
                                            what spec says[1]:</div>
                                          <div>=C2=A0=C2=A0The CLIC complem=
ents
                                            the PLIC. Smaller
                                            single-core systems might
                                            have only a CLIC,</div>
                                          <div>=C2=A0 while multicore syste=
ms
                                            might have <b>a CLIC
                                              per-core</b> and a single
                                            shared PLIC.</div>
                                          <div>=C2=A0 The PLIC xeip signals
                                            are treated as hart-local
                                            interrupt sources by the
                                            CLIC at each core.</div>
                                          <div><br>
                                          </div>
                                          <div>[1]=C2=A0<a href=3D"https://=
github.com/riscv/riscv-fast-interrupt/blob/646310a5e4ae055964b4680f12c1c04a=
7cc0dd56/clic.adoc#12-clic-versus-plic" target=3D"_blank">https://github.co=
m/riscv/riscv-fast-interrupt/blob/646310a5e4ae055964b4680f12c1c04a7cc0dd56/=
clic.adoc#12-clic-versus-plic</a></div>
                                          <div><br>
                                          </div>
                                          <div>Thanks,</div>
                                          <div>Frank Chang</div>
                                        </div>
                                        <div>=C2=A0</div>
                                      </div>
                                    </div>
                                  </blockquote>
                                  <p>If we give each core a CLIC
                                    instance, it is not convenient to
                                    access the shared memory, such as
                                    0x0-0x1000.<br>
                                    Which CLIC instance should contain
                                    this memory region?</p>
                                </div>
                              </blockquote>
                              <div>What do you mean by: &quot;access the
                                shared memory&quot; here?</div>
                            </div>
                          </div>
                        </blockquote>
                        <p>It means the cliccfg or clicinfo which=C2=A0
                          should be shared by all CLIC instances.</p>
                      </div>
                    </blockquote>
                    <div>If there are multiple CLIC instances, shouldn&#39;=
t
                      they have their own base addresses?</div>
                    <div>So I do not understand how cliccfg and clicinfo
                      would be shared by all CLIC instances. (Or they
                      should?)</div>
                  </div>
                </div>
              </blockquote>
              <p>Once we have a talk on tech-fast-interrupt. The chair
                of fast interrupt reply is:</p>
              <p><i>&quot;The first part (address 0x0000-0x0FFF) which
                  contains cliccfg/clicinfo/clicinttrig should be global
                  since only one copy of the configuration setting is
                  enough.</i><i><br>
                </i><i>On the other hand, the latter part
                  (0x1000-0x4FFF) which contains control bits for
                  individual interrupt should be one copy per hart&quot;</i=
></p>
            </div>
          </blockquote>
          <div>Hmm... interesting, that&#39;s probably something I have
            missed.</div>
          <div>and they didn&#39;t document this statement in the spec :(</=
div>
          <div><br>
          </div>
          <div>But I think this statement has a contradiction against
            the system with multi-CLIC instances described in spec.</div>
          <div>Does it imply that either:</div>
          <div>=C2=A0 * I can only have one CLIC in the system, or</div>
          <div>=C2=A0 * All CLIC instances must have the same configuration
            in the system.</div>
        </div>
      </div>
    </blockquote>
    <p>The second one.<br>
      <br>
      I think the CLIC instance here is just on the concept of logic,=C2=A0
      like the current implementation. Furthermore, we can give<br>
      every logic CLIC instance a configurable memory region from the
      machine board in the near future.</p></div></blockquote><div>That&#39=
;s possible, but if the CLIC instance is just the concept of logic.</div><d=
iv>It also implies that we can only instantiate one CLIC device in the syst=
em at a time.</div><div>Which this CLIC instance represents the multi-CLIC =
instances logically.</div><div><br></div><div>Maybe just let us put this as=
ide and leave what the current implementation is for now.</div><div>We can =
update the implementation in the future when the spec is clearer on this to=
pic :(</div><div><br></div><div>Thanks,</div><div>Frank Chang</div><div>=C2=
=A0</div><blockquote class=3D"gmail_quote" style=3D"margin:0px 0px 0px 0.8e=
x;border-left:1px solid rgb(204,204,204);padding-left:1ex"><div>
    <p>Thanks,<br>
      Zhiwei<br>
    </p>
    <blockquote type=3D"cite">
      <div dir=3D"ltr">
        <div class=3D"gmail_quote">
          <div>Do you have the link to this statement? I would like to
            take a look.</div>
          <div><br>
          </div>
          <div>Thanks,</div>
          <div>Frank Chang</div>
          <div><br>
          </div>
          <blockquote class=3D"gmail_quote" style=3D"margin:0px 0px 0px 0.8=
ex;border-left:1px solid rgb(204,204,204);padding-left:1ex">
            <div>
              <p><br>
              </p>
              <p>Thanks,<br>
                Zhiwei<br>
              </p>
              <blockquote type=3D"cite">
                <div dir=3D"ltr">
                  <div class=3D"gmail_quote">
                    <div>Each CLIC instance will manage its own cliccfg
                      and clicinfo.</div>
                    <div><br>
                    </div>
                    <div>Thanks,</div>
                    <div>Frank Chang</div>
                    <div><br>
                    </div>
                    <blockquote class=3D"gmail_quote" style=3D"margin:0px 0=
px 0px 0.8ex;border-left:1px solid rgb(204,204,204);padding-left:1ex">
                      <div>
                        <p>Thanks,<br>
                          Zhiwei<br>
                        </p>
                        <blockquote type=3D"cite">
                          <div dir=3D"ltr">
                            <div class=3D"gmail_quote">
                              <div>I thought the memory region is
                                defined during CLIC&#39;s creation?</div>
                              <div>So it should depend on the platform
                                that creates CLIC instances.</div>
                              <div><br>
                              </div>
                              <div>Thanks,</div>
                              <div>Frank Chang</div>
                              <div>=C2=A0<br>
                              </div>
                              <blockquote class=3D"gmail_quote" style=3D"ma=
rgin:0px 0px 0px 0.8ex;border-left:1px solid rgb(204,204,204);padding-left:=
1ex">
                                <div>
                                  <p>Thanks,<br>
                                    Zhiwei<br>
                                  </p>
                                  <blockquote type=3D"cite">
                                    <div dir=3D"ltr">
                                      <div class=3D"gmail_quote">
                                        <blockquote class=3D"gmail_quote" s=
tyle=3D"margin:0px 0px 0px 0.8ex;border-left:1px solid rgb(204,204,204);pad=
ding-left:1ex">
                                          <div>
                                            <p> <br>
                                            </p>
                                            <p>Thanks,<br>
                                              Zhiwei</p>
                                          </div>
                                        </blockquote>
                                        <blockquote class=3D"gmail_quote" s=
tyle=3D"margin:0px 0px 0px 0.8ex;border-left:1px solid rgb(204,204,204);pad=
ding-left:1ex">
                                          <div>
                                            <blockquote type=3D"cite">
                                              <div dir=3D"ltr">
                                                <div class=3D"gmail_quote">
                                                  <div>Regards,</div>
                                                  <div>Frank Chang</div>
                                                  <div>=C2=A0<br>
                                                  </div>
                                                  <blockquote class=3D"gmai=
l_quote" style=3D"margin:0px 0px 0px 0.8ex;border-left:1px solid rgb(204,20=
4,204);padding-left:1ex">
                                                    <div>
                                                      <p> </p>
                                                      <blockquote type=3D"c=
ite">
                                                        <div dir=3D"ltr">
                                                          <div class=3D"gma=
il_quote">
                                                          <div>However
                                                          if you try to
                                                          bind CPU
                                                          reference
                                                          start from
                                                          index i =3D 0.</d=
iv>
                                                          <div>It&#39;s not
                                                          possible for
                                                          each per-core
                                                          CLIC to bind
                                                          their own CPU
                                                          instance in
                                                          multicore
                                                          system</div>
                                                          <div>as they
                                                          have to bind
                                                          from CPU 0.</div>
                                                          <div><br>
                                                          I&#39;m not sure
                                                          if we add a
                                                          new
                                                          &quot;hartid-base=
&quot;
                                                          property just
                                                          like what
                                                          SiFive PLIC is</d=
iv>
                                                          <div>implemented
                                                          would be a
                                                          good idea or
                                                          not.</div>
                                                          <div><br>
                                                          </div>
                                                          <div><br>
                                                          </div>
                                                          <div>Regards,</di=
v>
                                                          <div>Frank
                                                          Chang</div>
                                                          <div>=C2=A0</div>
                                                          <blockquote class=
=3D"gmail_quote" style=3D"margin:0px 0px 0px 0.8ex;border-left:1px solid rg=
b(204,204,204);padding-left:1ex">
                                                          +=C2=A0 =C2=A0 =
=C2=A0 =C2=A0
                                                          qemu_irq irq =3D
qemu_allocate_irq(riscv_clic_cpu_irq_handler,<br>
                                                          +=C2=A0 =C2=A0 =
=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0
                                                          =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0
                                                          =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0 =C2=A0
                                                          =C2=A0&amp;cpu-&g=
t;env,
                                                          1);<br>
                                                          +=C2=A0 =C2=A0 =
=C2=A0 =C2=A0
                                                          qdev_connect_gpio=
_out(dev,
                                                          i, irq);<br>
                                                          +=C2=A0 =C2=A0 =
=C2=A0 =C2=A0
                                                          cpu-&gt;env.clic
                                                          =3D clic;<br>
                                                          +=C2=A0 =C2=A0 }<=
br>
                                                          +}<br>
                                                          +<br>
                                                          <br>
                                                          <br>
                                                          </blockquote>
                                                          </div>
                                                        </div>
                                                      </blockquote>
                                                    </div>
                                                  </blockquote>
                                                </div>
                                              </div>
                                            </blockquote>
                                          </div>
                                        </blockquote>
                                      </div>
                                    </div>
                                  </blockquote>
                                </div>
                              </blockquote>
                            </div>
                          </div>
                        </blockquote>
                      </div>
                    </blockquote>
                  </div>
                </div>
              </blockquote>
            </div>
          </blockquote>
        </div>
      </div>
    </blockquote>
  </div>

</blockquote></div></div>

--000000000000480c2805c5cfe0be--

