# vsim -c -coverage top "+UVM_TESTNAME=read_test" -voptargs="+acc" -assertdebug -l logs/read_test.log -do "coverage save -onexit cov/read_test.ucdb; run -all; quit" 
# Start time: 17:26:53 on Jan 15,2026
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.apb_if(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.apb_ram_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.apb_if(fast)
# Loading work.apb_ram(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading D:/questasim_b_install/uvm-1.1d\win64\uvm_dpi.dll
# coverage save -onexit cov/read_test.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(216) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test read_test...
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               read_test               -     @471 
#   env                      apb_ram_env             -     @478 
#     a                      apb_ram_agent           -     @485 
#       d                    apb_ram_driver          -     @523 
#         rsp_port           uvm_analysis_port       -     @538 
#         seq_item_port      uvm_seq_item_pull_port  -     @530 
#       m                    apb_ram_monitor         -     @516 
#         item_send_port     uvm_analysis_port       -     @664 
#       seqr                 uvm_sequencer           -     @546 
#         rsp_export         uvm_analysis_export     -     @553 
#         seq_item_export    uvm_seq_item_pull_imp   -     @647 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     cov                    apb_ram_coverage        -     @499 
#       analysis_imp         uvm_analysis_imp        -     @506 
#     s                      apb_ram_scoreboard      -     @492 
#       item_recv_imp        uvm_analysis_imp        -     @678 
# --------------------------------------------------------------
# 
# UVM_INFO ../uvc/env/apb_ram_driver.sv(32) @ 0: uvm_test_top.env.a.d [DRV] System Reset : Start of Simulation
# UVM_INFO ../uvc/env/apb_ram_driver.sv(32) @ 10: uvm_test_top.env.a.d [DRV] System Reset : Start of Simulation
# UVM_INFO ../uvc/env/apb_ram_scoreboard.sv(23) @ 10: uvm_test_top.env.s [SCO] SYSTEM RESET DETECTED
# ----------------------------------------------------------------
# UVM_INFO ../uvc/env/apb_ram_scoreboard.sv(23) @ 30: uvm_test_top.env.s [SCO] SYSTEM RESET DETECTED
# ----------------------------------------------------------------
# UVM_INFO ../uvc/env/apb_ram_driver.sv(32) @ 30: uvm_test_top.env.a.d [DRV] System Reset : Start of Simulation
# UVM_INFO ../uvc/env/apb_ram_driver.sv(32) @ 50: uvm_test_top.env.a.d [DRV] System Reset : Start of Simulation
# UVM_INFO ../uvc/env/apb_ram_scoreboard.sv(23) @ 50: uvm_test_top.env.s [SCO] SYSTEM RESET DETECTED
# ----------------------------------------------------------------
# UVM_INFO ../uvc/env/apb_ram_scoreboard.sv(23) @ 70: uvm_test_top.env.s [SCO] SYSTEM RESET DETECTED
# ----------------------------------------------------------------
# UVM_INFO ../uvc/env/apb_ram_driver.sv(32) @ 70: uvm_test_top.env.a.d [DRV] System Reset : Start of Simulation
# UVM_INFO ../uvc/env/apb_ram_scoreboard.sv(23) @ 90: uvm_test_top.env.s [SCO] SYSTEM RESET DETECTED
# ----------------------------------------------------------------
# UVM_INFO ../uvc/env/apb_ram_driver.sv(78) @ 110: uvm_test_top.env.a.d [DRV] mode:readd, addr:9, wdata:3777248807, rdata:0, slverr:0
# UVM_INFO ../uvc/env/apb_ram_scoreboard.sv(47) @ 170: uvm_test_top.env.s [SCO] DATA MATCHED : addr:9, rdata:0
# ----------------------------------------------------------------
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 170: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../uvc/tests/base_test.sv(40) @ 170: uvm_test_top [BASE_TEST] *** TEST PASSED ***
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   18
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [BASE_TEST]     1
# [DRV]     6
# [Questa UVM]     2
# [RNTST]     1
# [SCO]     6
# [TEST_DONE]     1
# [UVMTOP]     1
# ** Note: $finish    : D:/questasim_b_install/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 170 ns  Iteration: 62  Instance: /top
# Saving coverage database on exit...
# End time: 17:26:57 on Jan 15,2026, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
