

================================================================
== Vitis HLS Report for 'backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3'
================================================================
* Date:           Sat Apr 12 12:18:40 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.159 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       82|       82|  0.820 us|  0.820 us|   81|   81|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_71_1_VITIS_LOOP_74_3  |       80|       80|         2|          2|        100|    40|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.48>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%temp = alloca i32 1" [../layer.h:67->../layer.h:185]   --->   Operation 5 'alloca' 'temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [../layer.h:74->../layer.h:185]   --->   Operation 6 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_22 = alloca i32 1" [../layer.h:71->../layer.h:185]   --->   Operation 7 'alloca' 'i_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten6"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.48ns)   --->   "%store_ln71 = store i3 0, i3 %i_22" [../layer.h:71->../layer.h:185]   --->   Operation 10 'store' 'store_ln71' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 11 [1/1] (0.48ns)   --->   "%store_ln74 = store i4 0, i4 %k" [../layer.h:74->../layer.h:185]   --->   Operation 11 'store' 'store_ln74' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln67 = store i25 0, i25 %temp" [../layer.h:67->../layer.h:185]   --->   Operation 12 'store' 'store_ln67' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i6 %indvar_flatten6" [../layer.h:71->../layer.h:185]   --->   Operation 14 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.88ns)   --->   "%icmp_ln71 = icmp_eq  i6 %indvar_flatten6_load, i6 40" [../layer.h:71->../layer.h:185]   --->   Operation 15 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.88ns)   --->   "%add_ln71_1 = add i6 %indvar_flatten6_load, i6 1" [../layer.h:71->../layer.h:185]   --->   Operation 16 'add' 'add_ln71_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %fpga_resource_hint.for.body8.i.255, void %for.body8.i40.preheader.exitStub" [../layer.h:71->../layer.h:185]   --->   Operation 17 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%k_load = load i4 %k" [../layer.h:74->../layer.h:185]   --->   Operation 18 'load' 'k_load' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_22_load = load i3 %i_22" [../layer.h:71->../layer.h:185]   --->   Operation 19 'load' 'i_22_load' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.74ns)   --->   "%i = add i3 %i_22_load, i3 1" [../layer.h:71->../layer.h:185]   --->   Operation 20 'add' 'i' <Predicate = (!icmp_ln71)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.86ns)   --->   "%icmp_ln74 = icmp_eq  i4 %k_load, i4 10" [../layer.h:74->../layer.h:185]   --->   Operation 21 'icmp' 'icmp_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.45ns)   --->   "%select_ln71 = select i1 %icmp_ln74, i4 0, i4 %k_load" [../layer.h:71->../layer.h:185]   --->   Operation 22 'select' 'select_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.27ns)   --->   "%select_ln71_7 = select i1 %icmp_ln74, i3 %i, i3 %i_22_load" [../layer.h:71->../layer.h:185]   --->   Operation 23 'select' 'select_ln71_7' <Predicate = (!icmp_ln71)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln71_7, i3 0" [../layer.h:79->../layer.h:185]   --->   Operation 24 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln71_7, i1 0" [../layer.h:79->../layer.h:185]   --->   Operation 25 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i4 %tmp_8" [../layer.h:71->../layer.h:185]   --->   Operation 26 'zext' 'zext_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71 = add i6 %tmp, i6 %zext_ln71" [../layer.h:71->../layer.h:185]   --->   Operation 27 'add' 'add_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i3 %select_ln71_7" [../layer.h:71->../layer.h:185]   --->   Operation 28 'trunc' 'trunc_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i4 %select_ln71" [../layer.h:74->../layer.h:185]   --->   Operation 29 'zext' 'zext_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i4 %select_ln71" [../layer.h:79->../layer.h:185]   --->   Operation 30 'zext' 'zext_ln79' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln79_1 = add i6 %add_ln71, i6 %zext_ln79" [../layer.h:79->../layer.h:185]   --->   Operation 31 'add' 'add_ln79_1' <Predicate = (!icmp_ln71)> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i6 %add_ln79_1" [../layer.h:79->../layer.h:185]   --->   Operation 32 'zext' 'zext_ln79_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%w_l_plus1_T_addr = getelementptr i25 %w_l_plus1_T, i64 0, i64 %zext_ln79_1" [../layer.h:79->../layer.h:185]   --->   Operation 33 'getelementptr' 'w_l_plus1_T_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (0.79ns)   --->   "%w_l_plus1_T_load = load i6 %w_l_plus1_T_addr" [../layer.h:79->../layer.h:185]   --->   Operation 34 'load' 'w_l_plus1_T_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 40> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%d_l_plus1_0_addr = getelementptr i25 %d_l_plus1_0, i64 0, i64 %zext_ln74" [../layer.h:79->../layer.h:185]   --->   Operation 35 'getelementptr' 'd_l_plus1_0_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (0.79ns)   --->   "%d_l_plus1_0_load = load i4 %d_l_plus1_0_addr" [../layer.h:79->../layer.h:185]   --->   Operation 36 'load' 'd_l_plus1_0_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 73 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 73 'ret' 'ret_ln0' <Predicate = (icmp_ln71)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 6.15>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%temp_load = load i25 %temp" [../layer.h:71->../layer.h:185]   --->   Operation 37 'load' 'temp_load' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_71_1_VITIS_LOOP_74_3_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln75 = specpipeline void @_ssdm_op_SpecPipeline, i32 100, i32 0, i32 0, i32 0, void @empty_75" [../layer.h:75->../layer.h:185]   --->   Operation 40 'specpipeline' 'specpipeline_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_66" [../layer.h:74->../layer.h:185]   --->   Operation 41 'specregionbegin' 'rbegin6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/2] (0.79ns)   --->   "%w_l_plus1_T_load = load i6 %w_l_plus1_T_addr" [../layer.h:79->../layer.h:185]   --->   Operation 42 'load' 'w_l_plus1_T_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 40> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i25 %w_l_plus1_T_load" [../layer.h:79->../layer.h:185]   --->   Operation 43 'sext' 'sext_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (0.79ns)   --->   "%d_l_plus1_0_load = load i4 %d_l_plus1_0_addr" [../layer.h:79->../layer.h:185]   --->   Operation 44 'load' 'd_l_plus1_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln79_2 = sext i25 %d_l_plus1_0_load" [../layer.h:79->../layer.h:185]   --->   Operation 45 'sext' 'sext_ln79_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (3.81ns)   --->   "%mul_ln79 = mul i50 %sext_ln79_2, i50 %sext_ln79" [../layer.h:79->../layer.h:185]   --->   Operation 46 'mul' 'mul_ln79' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76->../layer.h:185]   --->   Operation 47 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln79)   --->   "%select_ln71_8 = select i1 %icmp_ln74, i25 0, i25 %temp_load" [../layer.h:71->../layer.h:185]   --->   Operation 48 'select' 'select_ln71_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln79)   --->   "%shl_ln = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %select_ln71_8, i17 0" [../layer.h:79->../layer.h:185]   --->   Operation 49 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln79)   --->   "%trunc_ln79 = trunc i50 %mul_ln79" [../layer.h:79->../layer.h:185]   --->   Operation 50 'trunc' 'trunc_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.06ns) (out node of the LUT)   --->   "%add_ln79 = add i42 %shl_ln, i42 %trunc_ln79" [../layer.h:79->../layer.h:185]   --->   Operation 51 'add' 'add_ln79' <Predicate = true> <Delay = 1.06> <CoreInst = "AddSub_DSP">   --->   Core 2 'AddSub_DSP' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i42 %add_ln79, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77->../layer.h:185]   --->   Operation 52 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%temp_75 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %add_ln79, i32 17, i32 41" [../layer.h:79->../layer.h:185]   --->   Operation 53 'partselect' 'temp_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%rend7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_66, i32 %rbegin6" [../layer.h:79->../layer.h:185]   --->   Operation 54 'specregionend' 'rend7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.86ns)   --->   "%k_5 = add i4 %select_ln71, i4 1" [../layer.h:74->../layer.h:185]   --->   Operation 55 'add' 'k_5' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.86ns)   --->   "%icmp_ln74_4 = icmp_eq  i4 %k_5, i4 10" [../layer.h:74->../layer.h:185]   --->   Operation 56 'icmp' 'icmp_ln74_4' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74_4, void %new.latch.for.body8.i.split, void %last.iter.for.body8.i.split" [../layer.h:74->../layer.h:185]   --->   Operation 57 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.03ns)   --->   "%switch_ln81 = switch i2 %trunc_ln71, void %call15.0.0.0.i79.case.3, i2 0, void %call15.0.0.0.i79.case.0, i2 1, void %call15.0.0.0.i79.case.1, i2 2, void %call15.0.0.0.i79.case.2" [../layer.h:81->../layer.h:185]   --->   Operation 58 'switch' 'switch_ln81' <Predicate = (icmp_ln74_4)> <Delay = 1.03>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %agg_result_2, i25 %temp_75" [../layer.h:81->../layer.h:185]   --->   Operation 59 'write' 'write_ln81' <Predicate = (icmp_ln74_4 & trunc_ln71 == 2)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln81 = br void %call15.0.0.0.i79.exit" [../layer.h:81->../layer.h:185]   --->   Operation 60 'br' 'br_ln81' <Predicate = (icmp_ln74_4 & trunc_ln71 == 2)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %agg_result_1, i25 %temp_75" [../layer.h:81->../layer.h:185]   --->   Operation 61 'write' 'write_ln81' <Predicate = (icmp_ln74_4 & trunc_ln71 == 1)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln81 = br void %call15.0.0.0.i79.exit" [../layer.h:81->../layer.h:185]   --->   Operation 62 'br' 'br_ln81' <Predicate = (icmp_ln74_4 & trunc_ln71 == 1)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %agg_result_0, i25 %temp_75" [../layer.h:81->../layer.h:185]   --->   Operation 63 'write' 'write_ln81' <Predicate = (icmp_ln74_4 & trunc_ln71 == 0)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln81 = br void %call15.0.0.0.i79.exit" [../layer.h:81->../layer.h:185]   --->   Operation 64 'br' 'br_ln81' <Predicate = (icmp_ln74_4 & trunc_ln71 == 0)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %agg_result_3, i25 %temp_75" [../layer.h:81->../layer.h:185]   --->   Operation 65 'write' 'write_ln81' <Predicate = (icmp_ln74_4 & trunc_ln71 == 3)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln81 = br void %call15.0.0.0.i79.exit" [../layer.h:81->../layer.h:185]   --->   Operation 66 'br' 'br_ln81' <Predicate = (icmp_ln74_4 & trunc_ln71 == 3)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln74 = br void %new.latch.for.body8.i.split" [../layer.h:74->../layer.h:185]   --->   Operation 67 'br' 'br_ln74' <Predicate = (icmp_ln74_4)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.48ns)   --->   "%store_ln71 = store i6 %add_ln71_1, i6 %indvar_flatten6" [../layer.h:71->../layer.h:185]   --->   Operation 68 'store' 'store_ln71' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 69 [1/1] (0.48ns)   --->   "%store_ln71 = store i3 %select_ln71_7, i3 %i_22" [../layer.h:71->../layer.h:185]   --->   Operation 69 'store' 'store_ln71' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 70 [1/1] (0.48ns)   --->   "%store_ln74 = store i4 %k_5, i4 %k" [../layer.h:74->../layer.h:185]   --->   Operation 70 'store' 'store_ln74' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 71 [1/1] (0.48ns)   --->   "%store_ln67 = store i25 %temp_75, i25 %temp" [../layer.h:67->../layer.h:185]   --->   Operation 71 'store' 'store_ln67' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.body8.i" [../layer.h:74->../layer.h:185]   --->   Operation 72 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ agg_result_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ w_l_plus1_T]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ d_l_plus1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ agg_result_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ agg_result_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
temp                  (alloca           ) [ 011]
k                     (alloca           ) [ 011]
i_22                  (alloca           ) [ 011]
indvar_flatten6       (alloca           ) [ 011]
store_ln0             (store            ) [ 000]
store_ln71            (store            ) [ 000]
store_ln74            (store            ) [ 000]
store_ln67            (store            ) [ 000]
br_ln0                (br               ) [ 000]
indvar_flatten6_load  (load             ) [ 000]
icmp_ln71             (icmp             ) [ 010]
add_ln71_1            (add              ) [ 001]
br_ln71               (br               ) [ 000]
k_load                (load             ) [ 000]
i_22_load             (load             ) [ 000]
i                     (add              ) [ 000]
icmp_ln74             (icmp             ) [ 001]
select_ln71           (select           ) [ 001]
select_ln71_7         (select           ) [ 001]
tmp                   (bitconcatenate   ) [ 000]
tmp_8                 (bitconcatenate   ) [ 000]
zext_ln71             (zext             ) [ 000]
add_ln71              (add              ) [ 000]
trunc_ln71            (trunc            ) [ 001]
zext_ln74             (zext             ) [ 000]
zext_ln79             (zext             ) [ 000]
add_ln79_1            (add              ) [ 000]
zext_ln79_1           (zext             ) [ 000]
w_l_plus1_T_addr      (getelementptr    ) [ 001]
d_l_plus1_0_addr      (getelementptr    ) [ 001]
temp_load             (load             ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
speclooptripcount_ln0 (speclooptripcount) [ 000]
specpipeline_ln75     (specpipeline     ) [ 000]
rbegin6               (specregionbegin  ) [ 000]
w_l_plus1_T_load      (load             ) [ 000]
sext_ln79             (sext             ) [ 000]
d_l_plus1_0_load      (load             ) [ 000]
sext_ln79_2           (sext             ) [ 000]
mul_ln79              (mul              ) [ 000]
specfucore_ln76       (specfucore       ) [ 000]
select_ln71_8         (select           ) [ 000]
shl_ln                (bitconcatenate   ) [ 000]
trunc_ln79            (trunc            ) [ 000]
add_ln79              (add              ) [ 000]
specfucore_ln77       (specfucore       ) [ 000]
temp_75               (partselect       ) [ 000]
rend7                 (specregionend    ) [ 000]
k_5                   (add              ) [ 000]
icmp_ln74_4           (icmp             ) [ 001]
br_ln74               (br               ) [ 000]
switch_ln81           (switch           ) [ 000]
write_ln81            (write            ) [ 000]
br_ln81               (br               ) [ 000]
write_ln81            (write            ) [ 000]
br_ln81               (br               ) [ 000]
write_ln81            (write            ) [ 000]
br_ln81               (br               ) [ 000]
write_ln81            (write            ) [ 000]
br_ln81               (br               ) [ 000]
br_ln74               (br               ) [ 000]
store_ln71            (store            ) [ 000]
store_ln71            (store            ) [ 000]
store_ln74            (store            ) [ 000]
store_ln67            (store            ) [ 000]
br_ln74               (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="agg_result_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w_l_plus1_T">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_T"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="d_l_plus1_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_l_plus1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="agg_result_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="agg_result_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="agg_result_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_71_1_VITIS_LOOP_74_3_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_75"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_66"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i42.i25.i17"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i25P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="temp_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="k_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_22_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_22/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="indvar_flatten6_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln81_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="25" slack="0"/>
<pin id="109" dir="0" index="2" bw="25" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="write_ln81_write_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="25" slack="0"/>
<pin id="116" dir="0" index="2" bw="25" slack="0"/>
<pin id="117" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln81_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="25" slack="0"/>
<pin id="123" dir="0" index="2" bw="25" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="write_ln81_write_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="25" slack="0"/>
<pin id="130" dir="0" index="2" bw="25" slack="0"/>
<pin id="131" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="w_l_plus1_T_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="25" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="6" slack="0"/>
<pin id="138" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_l_plus1_T_addr/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="6" slack="0"/>
<pin id="143" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_l_plus1_T_load/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="d_l_plus1_0_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="25" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="4" slack="0"/>
<pin id="151" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_l_plus1_0_addr/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_l_plus1_0_load/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="mul_ln79_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="25" slack="0"/>
<pin id="162" dir="0" index="1" bw="25" slack="0"/>
<pin id="163" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln79/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln0_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="6" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln71_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="3" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln74_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="4" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln67_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="25" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="indvar_flatten6_load_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="0"/>
<pin id="186" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln71_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="0" index="1" bw="6" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln71_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_1/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="k_load_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="0"/>
<pin id="201" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="i_22_load_load_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="3" slack="0"/>
<pin id="204" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_22_load/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="i_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln74_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="0" index="1" bw="4" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="select_ln71_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="4" slack="0"/>
<pin id="221" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="select_ln71_7_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="3" slack="0"/>
<pin id="228" dir="0" index="2" bw="3" slack="0"/>
<pin id="229" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_7/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="6" slack="0"/>
<pin id="235" dir="0" index="1" bw="3" slack="0"/>
<pin id="236" dir="0" index="2" bw="1" slack="0"/>
<pin id="237" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_8_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="3" slack="0"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln71_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln71_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="0"/>
<pin id="255" dir="0" index="1" bw="4" slack="0"/>
<pin id="256" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="trunc_ln71_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="3" slack="0"/>
<pin id="261" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln71/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln74_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln79_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="0"/>
<pin id="270" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln79_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="0"/>
<pin id="274" dir="0" index="1" bw="4" slack="0"/>
<pin id="275" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_1/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln79_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_1/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="temp_load_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="25" slack="1"/>
<pin id="285" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_load/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="sext_ln79_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="25" slack="0"/>
<pin id="288" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln79/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="sext_ln79_2_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="25" slack="0"/>
<pin id="293" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln79_2/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="select_ln71_8_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="25" slack="0"/>
<pin id="300" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_8/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="shl_ln_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="42" slack="0"/>
<pin id="305" dir="0" index="1" bw="25" slack="0"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="trunc_ln79_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="50" slack="0"/>
<pin id="313" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln79_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="42" slack="0"/>
<pin id="317" dir="0" index="1" bw="42" slack="0"/>
<pin id="318" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="temp_75_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="25" slack="0"/>
<pin id="323" dir="0" index="1" bw="42" slack="0"/>
<pin id="324" dir="0" index="2" bw="6" slack="0"/>
<pin id="325" dir="0" index="3" bw="7" slack="0"/>
<pin id="326" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_75/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="k_5_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="1"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_5/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln74_4_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="0"/>
<pin id="342" dir="0" index="1" bw="4" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74_4/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln71_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="6" slack="1"/>
<pin id="348" dir="0" index="1" bw="6" slack="1"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln71_store_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="1"/>
<pin id="352" dir="0" index="1" bw="3" slack="1"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln74_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="0" index="1" bw="4" slack="1"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln67_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="25" slack="0"/>
<pin id="361" dir="0" index="1" bw="25" slack="1"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/2 "/>
</bind>
</comp>

<comp id="364" class="1005" name="temp_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="25" slack="0"/>
<pin id="366" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="371" class="1005" name="k_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="0"/>
<pin id="373" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="378" class="1005" name="i_22_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="3" slack="0"/>
<pin id="380" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_22 "/>
</bind>
</comp>

<comp id="385" class="1005" name="indvar_flatten6_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="0"/>
<pin id="387" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="395" class="1005" name="add_ln71_1_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="6" slack="1"/>
<pin id="397" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln71_1 "/>
</bind>
</comp>

<comp id="400" class="1005" name="icmp_ln74_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="1"/>
<pin id="402" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln74 "/>
</bind>
</comp>

<comp id="405" class="1005" name="select_ln71_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="1"/>
<pin id="407" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln71 "/>
</bind>
</comp>

<comp id="410" class="1005" name="select_ln71_7_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="3" slack="1"/>
<pin id="412" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln71_7 "/>
</bind>
</comp>

<comp id="415" class="1005" name="trunc_ln71_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="2" slack="1"/>
<pin id="417" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln71 "/>
</bind>
</comp>

<comp id="419" class="1005" name="w_l_plus1_T_addr_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="6" slack="1"/>
<pin id="421" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w_l_plus1_T_addr "/>
</bind>
</comp>

<comp id="424" class="1005" name="d_l_plus1_0_addr_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="1"/>
<pin id="426" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="d_l_plus1_0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="88" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="88" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="88" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="88" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="36" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="18" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="191"><net_src comp="184" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="22" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="184" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="24" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="209"><net_src comp="202" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="26" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="199" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="28" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="211" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="18" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="199" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="230"><net_src comp="211" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="205" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="202" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="238"><net_src comp="30" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="225" pin="3"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="16" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="246"><net_src comp="32" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="225" pin="3"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="34" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="252"><net_src comp="241" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="233" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="249" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="225" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="217" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="271"><net_src comp="217" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="253" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="268" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="289"><net_src comp="141" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="294"><net_src comp="154" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="301"><net_src comp="20" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="302"><net_src comp="283" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="308"><net_src comp="66" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="296" pin="3"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="68" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="314"><net_src comp="160" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="303" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="311" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="72" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="315" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="329"><net_src comp="74" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="330"><net_src comp="76" pin="0"/><net_sink comp="321" pin=3"/></net>

<net id="331"><net_src comp="321" pin="4"/><net_sink comp="106" pin=2"/></net>

<net id="332"><net_src comp="321" pin="4"/><net_sink comp="113" pin=2"/></net>

<net id="333"><net_src comp="321" pin="4"/><net_sink comp="120" pin=2"/></net>

<net id="334"><net_src comp="321" pin="4"/><net_sink comp="127" pin=2"/></net>

<net id="339"><net_src comp="80" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="335" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="28" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="358"><net_src comp="335" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="321" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="90" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="370"><net_src comp="364" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="374"><net_src comp="94" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="377"><net_src comp="371" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="381"><net_src comp="98" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="384"><net_src comp="378" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="388"><net_src comp="102" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="391"><net_src comp="385" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="398"><net_src comp="193" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="403"><net_src comp="211" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="408"><net_src comp="217" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="413"><net_src comp="225" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="418"><net_src comp="259" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="134" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="427"><net_src comp="147" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="154" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: agg_result_0 | {2 }
	Port: agg_result_1 | {2 }
	Port: agg_result_2 | {2 }
	Port: agg_result_3 | {2 }
 - Input state : 
	Port: backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 : w_l_plus1_T | {1 2 }
	Port: backProp<8, 4, 10>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 : d_l_plus1_0 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln71 : 1
		store_ln74 : 1
		store_ln67 : 1
		indvar_flatten6_load : 1
		icmp_ln71 : 2
		add_ln71_1 : 2
		br_ln71 : 3
		k_load : 1
		i_22_load : 1
		i : 2
		icmp_ln74 : 2
		select_ln71 : 3
		select_ln71_7 : 3
		tmp : 4
		tmp_8 : 4
		zext_ln71 : 5
		add_ln71 : 6
		trunc_ln71 : 4
		zext_ln74 : 4
		zext_ln79 : 4
		add_ln79_1 : 7
		zext_ln79_1 : 8
		w_l_plus1_T_addr : 9
		w_l_plus1_T_load : 10
		d_l_plus1_0_addr : 5
		d_l_plus1_0_load : 6
	State 2
		sext_ln79 : 1
		sext_ln79_2 : 1
		mul_ln79 : 2
		specfucore_ln76 : 3
		select_ln71_8 : 1
		shl_ln : 2
		trunc_ln79 : 3
		add_ln79 : 4
		specfucore_ln77 : 5
		temp_75 : 5
		rend7 : 1
		icmp_ln74_4 : 1
		br_ln74 : 2
		write_ln81 : 6
		write_ln81 : 6
		write_ln81 : 6
		write_ln81 : 6
		store_ln74 : 1
		store_ln67 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |    add_ln71_1_fu_193    |    0    |    0    |    13   |
|          |         i_fu_205        |    0    |    0    |    10   |
|    add   |     add_ln71_fu_253     |    0    |    0    |    13   |
|          |    add_ln79_1_fu_272    |    0    |    0    |    13   |
|          |     add_ln79_fu_315     |    1    |    0    |    0    |
|          |        k_5_fu_335       |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln71_fu_187    |    0    |    0    |    13   |
|   icmp   |     icmp_ln74_fu_211    |    0    |    0    |    12   |
|          |    icmp_ln74_4_fu_340   |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|          |    select_ln71_fu_217   |    0    |    0    |    4    |
|  select  |   select_ln71_7_fu_225  |    0    |    0    |    3    |
|          |   select_ln71_8_fu_296  |    0    |    0    |    24   |
|----------|-------------------------|---------|---------|---------|
|    mul   |     mul_ln79_fu_160     |    2    |    0    |    26   |
|----------|-------------------------|---------|---------|---------|
|          | write_ln81_write_fu_106 |    0    |    0    |    0    |
|   write  | write_ln81_write_fu_113 |    0    |    0    |    0    |
|          | write_ln81_write_fu_120 |    0    |    0    |    0    |
|          | write_ln81_write_fu_127 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_233       |    0    |    0    |    0    |
|bitconcatenate|       tmp_8_fu_241      |    0    |    0    |    0    |
|          |      shl_ln_fu_303      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     zext_ln71_fu_249    |    0    |    0    |    0    |
|   zext   |     zext_ln74_fu_263    |    0    |    0    |    0    |
|          |     zext_ln79_fu_268    |    0    |    0    |    0    |
|          |    zext_ln79_1_fu_278   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |    trunc_ln71_fu_259    |    0    |    0    |    0    |
|          |    trunc_ln79_fu_311    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |     sext_ln79_fu_286    |    0    |    0    |    0    |
|          |    sext_ln79_2_fu_291   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|      temp_75_fu_321     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    3    |    0    |   155   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln71_1_reg_395   |    6   |
|d_l_plus1_0_addr_reg_424|    4   |
|      i_22_reg_378      |    3   |
|    icmp_ln74_reg_400   |    1   |
| indvar_flatten6_reg_385|    6   |
|        k_reg_371       |    4   |
|  select_ln71_7_reg_410 |    3   |
|   select_ln71_reg_405  |    4   |
|      temp_reg_364      |   25   |
|   trunc_ln71_reg_415   |    2   |
|w_l_plus1_T_addr_reg_419|    6   |
+------------------------+--------+
|          Total         |   64   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_141 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
| grp_access_fu_154 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   20   ||  0.978  ||    0    ||    18   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   155  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |   18   |
|  Register |    -   |    -   |   64   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    0   |   64   |   173  |
+-----------+--------+--------+--------+--------+
