<?xml version="1.0" encoding="UTF-8"?>
<!--
 Copyright (c) 2019 Microchip Technology Inc.
 SPDX-License-Identifier: Apache-2.0
 Licensed under the Apache License, Version 2.0 (the "License");
 you may not use this file except in compliance with the License.
 You may obtain a copy of the License at
 http://www.apache.org/licenses/LICENSE-2.0
 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS,
 WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 See the License for the specific language governing permissions and
 limitations under the License.
-->
<avr-tools-device-file schema-version="0.6" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="../../schema/avr_tools_device_file.xsd" xmlns:mhc="http://www.atmel.com/schemas/avr-tools-device-file/mhc">
<file timestamp="2019-08-23T12:11:31Z"/>
<variants>
   <variant package="TQFP64" pinout="TQFP64" speedmax="120000000" tempmax="85" tempmin="-40" vccmax="3.6" vccmin="2.3" />
   <variant package="QFN64" pinout="QFN64" speedmax="120000000" tempmax="85" tempmin="-40" vccmax="3.6" vccmin="2.3" />
</variants>
<devices>
   <device architecture="MIPS" family="PIC32MK" name="PIC32MK0256MCJ064" series="PIC32MK">
      <address-spaces>
         <address-space endianness="little" id="base" name="base" size="0x100000000" start="0">
            <memory-segment exec="" name="lowerbootaliasaltconfig" rw="" size="0x50" start="0x1fc03f30" type="" />
            <memory-segment exec="" name="altboot1config" rw="" size="0x50" start="0x1fc43f30" type="" />
            <memory-segment exec="" name="boot1config" rw="" size="0x50" start="0x1fc43fb0" type="" />
            <memory-segment exec="" name="lowerbootalias" rw="" size="0x3f30" start="0x1fc00000" type="" />
            <memory-segment exec="" name="lowerbootaliaslastpage" rw="" size="0x1000" start="0x1fc04000" type="" />
            <memory-segment exec="" name="boot1page0" rw="" size="0x1000" start="0x1fc40000" type="" />
            <memory-segment exec="" name="boot1page1" rw="" size="0x1000" start="0x1fc41000" type="" />
            <memory-segment exec="" name="boot1page3" rw="" size="0xf30" start="0x1fc43000" type="" />
            <memory-segment exec="" name="boot1lastpage" rw="" size="0x1000" start="0x1fc44000" type="" />
            <memory-segment exec="" name="code" rw="" size="0x80000" start="0x1d000000" type="" />
            <memory-segment exec="" name="lowerbootaliasconfig" rw="" size="0x50" start="0x1fc03fb0" type="" />
            <memory-segment exec="" name="adccal" rw="" size="0x1c" start="0x1fc45000" type="" />
            <memory-segment exec="" name="serial" rw="" size="0x10" start="0x1fc45020" type="" />
            <memory-segment exec="" name="eedatacal" rw="" size="0x10" start="0x1fc45030" type="" />
            <memory-segment exec="" name="devid" rw="" size="0x0" start="0xffffffff" type="" />
            <memory-segment exec="" name="emulation" rw="" size="0x100000" start="0xff300000" type="" />
            <memory-segment exec="" name="kseg0_data_mem" rw="" size="0x10000" start="0x00000000" type="" />
            <memory-segment exec="" name="periph_pb1_std" rw="" size="0x2000" start="0x1f800000" type="" />
            <memory-segment exec="" name="periph_pb1_fast" rw="" size="0x2000" start="0x1f810000" type="" />
            <memory-segment exec="" name="periph_pb2_std" rw="" size="0xe200" start="0x1f820000" type="" />
            <memory-segment exec="" name="periph_pb3_std" rw="" size="0xc800" start="0x1f840000" type="" />
            <memory-segment exec="" name="periph_pb4_std" rw="" size="0x700" start="0x1f860000" type="" />
            <memory-segment exec="" name="periph_pb5_std" rw="" size="0xb000" start="0x1f880000" type="" />
            <memory-segment exec="" name="periph_pb6_std" rw="" size="0x400" start="0x1f8c0000" type="" />
            <memory-segment exec="" name="periph_ssx" rw="" size="0x10000" start="0x1f8f0000" type="" />
            <memory-segment exec="" name="testmem" rw="" size="0x1000" start="0x1fc42000" type="" />
         </address-space>
      </address-spaces>
      <property-groups>
         <property-group name="SIGNATURES">
            <property name="JTAGID" value="" />
            <property name="CHIPID_CIDR" value="" />
            <property name="CHIPID_EXID" value="" />
         </property-group>
         <property-group name="LEGACY_INSTANCE_IDS" />
      </property-groups>
      <parameters>
         <param caption="MPU present or not" name="__MPU_PRESENT" value="1" />
         <param caption="Number of interrupt priority levels" name="__INT_PRIO_LEVELS" value="7" />
         <param caption="Number of interrupt subpriority levels" name="__INT_SUBPRIO_LEVELS" value="4" />
         <param caption="System Clock Default Frequency" name="__SYS_DEF_FREQ" value="120000000"/>
         <param caption="Number of DMA Channels" name="__NUM_DMA_CHANNELS" value="8"/>
         <param caption="DAC resolution in bits" name="__DAC_RESOLUTION" value="12" />
         <param caption="Number of Comparator Channels" name="__NUM_CMP_CHANNELS" value="5"/>
         <param caption="Peripheral Bus 1 Default Clock Frequency" name="__PB1_DEF_FREQ" value="60000000"/>
         <param caption="Peripheral Bus 2 Default Clock Frequency" name="__PB2_DEF_FREQ" value="60000000"/>
         <param caption="Peripheral Bus 4 Default Clock Frequency" name="__PB4_DEF_FREQ" value="60000000"/>
         <param caption="Peripheral Bus 6 Default Clock Frequency" name="__PB6_DEF_FREQ" value="30000000"/>
         <param caption="Reference Clock 1 Default Frequency" name="__REFCLK1_DEF_FREQ" value="120000000"/>
         <param caption="Reference Clock 2 Default Frequency" name="__REFCLK2_DEF_FREQ" value="120000000"/>
         <param caption="Reference Clock 3 Default Frequency" name="__REFCLK3_DEF_FREQ" value="120000000"/>
         <param caption="Reference Clock 4 Default Frequency" name="__REFCLK4_DEF_FREQ" value="120000000"/>
         <param caption="Primary Oscillator Input Default Frequency" name="__POSC_DEF_FREQ" value="8000000"/>
         <param caption="Secondary Oscillator Input Default Frequency" name="__SOSC_DEF_FREQ" value="32768"/>
         <param caption="Peripheral Bus 1 Default Divider Value" name="__PB1_DEF_DIV" value="2"/>
         <param caption="Peripheral Bus 2 Default Divider Value" name="__PB2_DEF_DIV" value="2"/>
         <param caption="Peripheral Bus 4 Default Divider Value" name="__PB4_DEF_DIV" value="2"/>
         <param caption="Peripheral Bus 5 Default Divider Value" name="__PB5_DEF_DIV" value="2"/>
         <param caption="Peripheral Bus 6 Default Divider Value" name="__PB6_DEF_DIV" value="4"/>
         <param caption="Number of interrupt shadow register sets" name="__INT_NUM_SHADOW_SETS" value="7" />
         <param caption="Vector Table Offset Register present or not" name="__VTOR_PRESENT" value="1" />
         <param caption="FPU present or not" name="__FPU_PRESENT" value="1" />
         <param caption="Double Precision FPU implemented or not" name="__FPU_DP" value="1" />
         <param caption="Instruction Cache present or not" name="__ICACHE_PRESENT" value="1" />
         <param caption="Data Cache present or not" name="__DCACHE_PRESENT" value="1" />
         <param caption="Instruction TCM present or not" name="__ITCM_PRESENT" value="0" />
         <param caption="Data TCM present or not" name="__DTCM_PRESENT" value="0" />
         <param caption="Little endian used or not" name="LITTLE_ENDIAN" value="1" />
         <param caption="ARM architecture or not" name="__ARCH_ARM" value="0" />
      </parameters>
      <peripherals>
         <module id="02508" name="ADCHS" version="">
            <instance name="ADCHS">
               <register-group address-space="periph_pb5_std" name="ADCHS" name-in-module="ADCHS" offset="0x1f887000" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="03247" name="CAN" version="">
            <instance name="CAN1">
               <register-group address-space="periph_pb5_std" name="CAN" name-in-module="CAN" offset="0x1f880000" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="01445" name="CDAC" version="">
            <instance name="CDAC1">
               <register-group address-space="periph_pb2_std" name="CDAC" name-in-module="CDAC" offset="0x1f82c400" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
            <instance name="CDAC2">
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="02481" name="CFG" version="">
            <instance name="CFG">
               <register-group address-space="periph_pb1_std" name="CFG" name-in-module="CFG" offset="0x1f800000" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="01577" name="CLC" version="">
            <instance name="CLC1">
               <register-group address-space="periph_pb2_std" name="CLC" name-in-module="CLC" offset="0x1f82d200" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
            <instance name="CLC2">
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
            <instance name="CLC3">
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
            <instance name="CLC4">
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="01427" name="CMP" version="">
            <instance name="CMP">
               <register-group address-space="periph_pb2_std" name="CMP" name-in-module="CMP" offset="0x1f82c000" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="00000" name="CORE" version="">
            <instance name="CORE">
               <register-group address-space="" name="CORE" name-in-module="CORE" offset="0x0" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
        <module id="02823" name="CRU" version="">
            <instance name="CRU">
               <register-group address-space="periph_pb1_std" name="CRU" name-in-module="CRU" offset="0x1f801200" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="02823" name="RCON" version="">
            <instance name="RCON">
               <register-group address-space="periph_pb1_std" name="RCON" name-in-module="RCON" offset="0x1f801200" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="01461" name="CTMU" version="">
            <instance name="CTMU">
               <register-group address-space="periph_pb2_std" name="CTMU" name-in-module="CTMU" offset="0x1f82d000" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="01500" name="DMAC" version="">
            <instance name="DMAC">
               <register-group address-space="periph_pb1_fast" name="DMAC" name-in-module="DMAC" offset="0x1f811000" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="01520" name="DMT" version="">
            <instance name="DMT">
               <register-group address-space="periph_pb1_std" name="DMT" name-in-module="DMT" offset="0x1f800e00" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="02467" name="GPIO" version="">
            <instance name="GPIO">
               <register-group address-space="periph_pb4_std" name="GPIO" name-in-module="GPIO" offset="0x1f860000" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="02511" name="HLVD" version="">
            <instance name="HLVD">
               <register-group address-space="periph_pb1_std" name="HLVD" name-in-module="HLVD" offset="0x1f801800" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="01441" name="I2C" version="">
            <instance name="I2C1">
               <register-group address-space="periph_pb2_std" name="I2C" name-in-module="I2C" offset="0x1f826000" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
            <instance name="I2C2">
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="00740" name="ICAP" version="">
            <instance name="ICAP1">
               <register-group address-space="periph_pb2_std" name="ICAP" name-in-module="ICAP" offset="0x1f822000" />
               <parameters>
                  <param name="TMR_SRC_0" value="0" caption="Timer 3"/>
                  <param name="TMR_SRC_1" value="1" caption="Timer 2"/>
                  <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 5"/>
                  <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 4"/>
               </parameters>
            </instance>
            <instance name="ICAP2">
               <parameters>
                  <param name="TMR_SRC_0" value="0" caption="Timer 3"/>
                  <param name="TMR_SRC_1" value="1" caption="Timer 2"/>
                  <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 5"/>
                  <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 4"/>
               </parameters>
            </instance>
            <instance name="ICAP3">
               <parameters>
                  <param name="TMR_SRC_0" value="0" caption="Timer 3"/>
                  <param name="TMR_SRC_1" value="1" caption="Timer 2"/>
                  <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 5"/>
                  <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 4"/>
               </parameters>
            </instance>
            <instance name="ICAP4">
               <parameters>
                  <param name="TMR_SRC_0" value="0" caption="Timer 3"/>
                  <param name="TMR_SRC_1" value="1" caption="Timer 2"/>
                  <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 3"/>
                  <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 2"/>
               </parameters>
            </instance>
            <instance name="ICAP5">
               <parameters>
                  <param name="TMR_SRC_0" value="0" caption="Timer 3"/>
                  <param name="TMR_SRC_1" value="1" caption="Timer 2"/>
                  <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 3"/>
                  <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 2"/>
               </parameters>
            </instance>
            <instance name="ICAP6">
               <parameters>
                  <param name="TMR_SRC_0" value="0" caption="Timer 3"/>
                  <param name="TMR_SRC_1" value="1" caption="Timer 2"/>
                  <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 3"/>
                  <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 2"/>
               </parameters>
            </instance>
            <instance name="ICAP7">
               <parameters>
                  <param name="TMR_SRC_0" value="0" caption="Timer 3"/>
                  <param name="TMR_SRC_1" value="1" caption="Timer 2"/>
                  <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 7"/>
                  <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 6"/>
               </parameters>
            </instance>
            <instance name="ICAP8">
               <parameters>
                  <param name="TMR_SRC_0" value="0" caption="Timer 3"/>
                  <param name="TMR_SRC_1" value="1" caption="Timer 2"/>
                  <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 7"/>
                  <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 6"/>
               </parameters>
            </instance>
            <instance name="ICAP9">
               <parameters>
                  <param name="TMR_SRC_0" value="0" caption="Timer 3"/>
                  <param name="TMR_SRC_1" value="1" caption="Timer 2"/>
                  <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 7"/>
                  <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 6"/>
               </parameters>
            </instance>
         </module>
         <module id="02907" name="INT" version="">
            <instance name="INT">
               <register-group address-space="periph_pb1_fast" name="INT" name-in-module="INT" offset="0x1f810000" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="02869" name="JTAG" version="">
            <instance name="JTAG">
               <register-group address-space="periph_pb1_std" name="JTAG" name-in-module="JTAG" offset="0x1f801000" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="01477" name="MCPWM" version="">
            <instance name="MCPWM">
               <register-group address-space="periph_pb2_std" name="MCPWM" name-in-module="MCPWM" offset="0x1f82a000" />
               <parameters>
                  <param name="MCPWM_CH1_OUTPUTS" value="2" />
                  <param name="MCPWM_CH2_OUTPUTS" value="2" />
                  <param name="MCPWM_CH3_OUTPUTS" value="2" />
                  <param name="MCPWM_CH4_OUTPUTS" value="2" />
                  <param name="MCPWM_CH5_OUTPUTS" value="2" />
                  <param name="MCPWM_CH6_OUTPUTS" value="2" />
                  <param name="MCPWM_CH7_OUTPUTS" value="2" />
                  <param name="MCPWM_CH8_OUTPUTS" value="2" />
                  <param name="MCPWM_CH9_OUTPUTS" value="2" />
               </parameters>
            </instance>
         </module>
         <module id="02819" name="NVM" version="">
            <instance name="NVM">
               <register-group address-space="periph_pb1_std" name="NVM" name-in-module="NVM" offset="0x1f800a00" />
               <parameters>
                  <param name="PAGE_SIZE" value="4096"/>
                  <param name="ROW_SIZE" value="512"/>
               </parameters>
            </instance>
         </module>
         <module id="00749" name="OCMP" version="">
            <instance name="OCMP1">
               <register-group address-space="periph_pb2_std" name="OCMP" name-in-module="OCMP" offset="0x1f824000" />
                <parameters>
                    <param name="TMR_SRC_0" value="0" caption="Timer 2"/>
                    <param name="TMR_SRC_1" value="1" caption="Timer 3"/>
                    <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 4"/>
                    <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 5"/>
                 </parameters>
            </instance>
            <instance name="OCMP2">
                <parameters>
                    <param name="TMR_SRC_0" value="0" caption="Timer 2"/>
                    <param name="TMR_SRC_1" value="1" caption="Timer 3"/>
                    <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 4"/>
                    <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 5"/>
                 </parameters>
            </instance>
            <instance name="OCMP3">
                <parameters>
                    <param name="TMR_SRC_0" value="0" caption="Timer 2"/>
                    <param name="TMR_SRC_1" value="1" caption="Timer 3"/>
                    <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 4"/>
                    <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 5"/>
                 </parameters>
            </instance>
            <instance name="OCMP4">
                <parameters>
                    <param name="TMR_SRC_0" value="0" caption="Timer 2"/>
                    <param name="TMR_SRC_1" value="1" caption="Timer 3"/>
                    <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 2"/>
                    <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 3"/>
                 </parameters>
            </instance>
            <instance name="OCMP5">
                <parameters>
                    <param name="TMR_SRC_0" value="0" caption="Timer 2"/>
                    <param name="TMR_SRC_1" value="1" caption="Timer 3"/>
                    <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 2"/>
                    <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 3"/>
                 </parameters>
            </instance>
            <instance name="OCMP6">
                <parameters>
                    <param name="TMR_SRC_0" value="0" caption="Timer 2"/>
                    <param name="TMR_SRC_1" value="1" caption="Timer 3"/>
                    <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 2"/>
                    <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 3"/>
                 </parameters>
            </instance>
            <instance name="OCMP7">
                <parameters>
                    <param name="TMR_SRC_0" value="0" caption="Timer 2"/>
                    <param name="TMR_SRC_1" value="1" caption="Timer 3"/>
                    <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 6"/>
                    <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 7"/>
                 </parameters>
            </instance>
            <instance name="OCMP8">
                <parameters>
                    <param name="TMR_SRC_0" value="0" caption="Timer 2"/>
                    <param name="TMR_SRC_1" value="1" caption="Timer 3"/>
                    <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 6"/>
                    <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 7"/>
                 </parameters>
            </instance>
            <instance name="OCMP9">
                <parameters>
                    <param name="TMR_SRC_0" value="0" caption="Timer 2"/>
                    <param name="TMR_SRC_1" value="1" caption="Timer 3"/>
                    <param name="TMR_ALTERNATE_SRC_0" value="0" caption="Timer 6"/>
                    <param name="TMR_ALTERNATE_SRC_1" value="1" caption="Timer 7"/>
                 </parameters>
            </instance>
         </module>
         <module id="03088" name="PCACHE" version="">
            <instance name="PCACHE">
               <register-group address-space="periph_pb1_std" name="PCACHE" name-in-module="PCACHE" offset="0x1f800800" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="01494" name="QEI" version="">
           <instance name="QEI1">
              <register-group address-space="periph_pb2_std" name="QEI" name-in-module="QEI" offset="0x1f82b200" />
              <parameters>
                 <param name="" value=""/>
              </parameters>
           </instance>
           <instance name="QEI2">
              <parameters>
                 <param name="" value=""/>
              </parameters>
           </instance>
           <instance name="QEI3">
              <parameters>
                 <param name="" value=""/>
              </parameters>
           </instance>
         </module>
         <module id="01423" name="RPIN" version="">
            <instance name="RPIN">
               <register-group address-space="periph_pb1_std" name="RPIN" name-in-module="RPIN" offset="0x1f801404" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="02481" name="RPOR" version="">
            <instance name="RPOR">
               <register-group address-space="periph_pb1_std" name="RPOR" name-in-module="RPOR" offset="0x1f801600" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="01261" name="RTCC" version="">
            <instance name="RTCC">
               <register-group address-space="periph_pb6_std" name="RTCC" name-in-module="RTCC" offset="0x1f8c0000" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="00136" name="SB" version="">
            <instance name="SB">
               <register-group address-space="periph_ssx" name="SB" name-in-module="SB" offset="0x1f8f0510" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="01329" name="SPI" version="">
            <instance name="SPI1">
               <register-group address-space="periph_pb2_std" name="SPI" name-in-module="SPI" offset="0x1f827000" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
            <instance name="SPI2">
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="02141" name="TMR1" version="">
            <instance name="TMR1">
               <register-group address-space="periph_pb2_std" name="TMR1" name-in-module="TMR1" offset="0x1f820000" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="02815" name="TMR" version="">
            <instance name="TMR2">
               <register-group address-space="periph_pb2_std" name="TMR2" name-in-module="TMR2" offset="0x1f820200" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
            <instance name="TMR3">
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
            <instance name="TMR4">
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
            <instance name="TMR5">
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
            <instance name="TMR6">
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
            <instance name="TMR7">
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
            <instance name="TMR8">
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
            <instance name="TMR9">
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="02478" name="UART" version="">
            <instance name="UART1">
               <register-group address-space="periph_pb2_std" name="UART" name-in-module="UART" offset="0x1f828000" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
            <instance name="UART2">
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
         <module id="02674" name="WDT" version="">
            <instance name="WDT">
               <register-group address-space="periph_pb1_std" name="WDT" name-in-module="WDT" offset="0x1f800c00" />
               <parameters>
                  <param name="" />
               </parameters>
            </instance>
         </module>
      </peripherals>
      <interrupts>
         <interrupt caption="Core Timer Interrupt" index="0" name="CORE_TIMER" />
         <interrupt caption="Core Software Interrupt 0" index="1" name="CORE_SOFTWARE_0" />
         <interrupt caption="Core Software Interrupt 1" index="2" name="CORE_SOFTWARE_1" />
         <interrupt caption="External Interrupt 0" index="3" name="EXTERNAL_0" />
         <interrupt caption="Timer1" index="4" name="TIMER_1" />
         <interrupt caption="Input Capture 1 Error" index="5" name="INPUT_CAPTURE_1_ERROR" />
         <interrupt caption="Input Capture 1" index="6" name="INPUT_CAPTURE_1" />
         <interrupt caption="Output Compare 1" index="7" name="OUTPUT_COMPARE_1" />
         <interrupt caption="External Interrupt 1" index="8" name="EXTERNAL_1" />
         <interrupt caption="Timer2" index="9" name="TIMER_2" />
         <interrupt caption="Input Capture 2 Error" index="10" name="INPUT_CAPTURE_2_ERROR" />
         <interrupt caption="Input Capture 2" index="11" name="INPUT_CAPTURE_2" />
         <interrupt caption="Output Compare 2" index="12" name="OUTPUT_COMPARE_2" />
         <interrupt caption="External Interrupt 2" index="13" name="EXTERNAL_2" />
         <interrupt caption="Timer3" index="14" name="TIMER_3" />
         <interrupt caption="Input Capture 3 Error" index="15" name="INPUT_CAPTURE_3_ERROR" />
         <interrupt caption="Input Capture 3" index="16" name="INPUT_CAPTURE_3" />
         <interrupt caption="Output Compare 3" index="17" name="OUTPUT_COMPARE_3" />
         <interrupt caption="External Interrupt 3" index="18" name="EXTERNAL_3" />
         <interrupt caption="Timer4" index="19" name="TIMER_4" />
         <interrupt caption="Input Capture 4 Error" index="20" name="INPUT_CAPTURE_4_ERROR" />
         <interrupt caption="Input Capture 4" index="21" name="INPUT_CAPTURE_4" />
         <interrupt caption="Output Compare 4" index="22" name="OUTPUT_COMPARE_4" />
         <interrupt caption="External Interrupt 4" index="23" name="EXTERNAL_4" />
         <interrupt caption="Timer5" index="24" name="TIMER_5" />
         <interrupt caption="Input Capture 5 Error" index="25" name="INPUT_CAPTURE_5_ERROR" />
         <interrupt caption="Input Capture 5" index="26" name="INPUT_CAPTURE_5" />
         <interrupt caption="Output Compare 5" index="27" name="OUTPUT_COMPARE_5" />
         <interrupt caption="Real Time Clock" index="30" name="RTCC" />
         <interrupt caption="Flash Control Event" index="31" name="FLASH_CONTROL" />
         <interrupt caption="Comparator 1 Interrupt" index="32" name="COMPARATOR_1" />
         <interrupt caption="Comparator 2 Interrupt" index="33" name="COMPARATOR_2" />
         <interrupt caption="SPI1 Fault" index="35" name="SPI1_FAULT" />
         <interrupt caption="SPI1 Receive Done" index="36" name="SPI1_RX" />
         <interrupt caption="SPI1 Transfer Done" index="37" name="SPI1_TX" />
         <interrupt caption="UART1 Fault" index="38" name="UART1_FAULT" />
         <interrupt caption="UART1 Receive Done" index="39" name="UART1_RX" />
         <interrupt caption="UART1 Transfer Done" index="40" name="UART1_TX" />
         <interrupt caption="I2C1 Bus Collision Event" index="41" name="I2C1_BUS" />
         <interrupt caption="I2C1 Slave Event" index="42" name="I2C1_SLAVE" />
         <interrupt caption="I2C1 Master Event" index="43" name="I2C1_MASTER" />
         <interrupt caption="PORTA Input Change Interrupt" index="44" name="CHANGE_NOTICE_A" />
         <interrupt caption="PORTB Input Change Interrupt" index="45" name="CHANGE_NOTICE_B" />
         <interrupt caption="PORTC Input Change Interrupt" index="46" name="CHANGE_NOTICE_C" />
         <interrupt caption="PORTD Input Change Interrupt" index="47" name="CHANGE_NOTICE_D" />
         <interrupt caption="PORTE Input Change Interrupt" index="48" name="CHANGE_NOTICE_E" />
         <interrupt caption="PORTF Input Change Interrupt" index="49" name="CHANGE_NOTICE_F" />
         <interrupt caption="PORTG Input Change Interrupt" index="50" name="CHANGE_NOTICE_G" />
         <interrupt caption="SPI2 Fault" index="53" name="SPI2_FAULT" />
         <interrupt caption="SPI2 Receive Done" index="54" name="SPI2_RX" />
         <interrupt caption="SPI2 Transfer Done" index="55" name="SPI2_TX" />
         <interrupt caption="UART2 Fault" index="56" name="UART2_FAULT" />
         <interrupt caption="UART2 Receive Done" index="57" name="UART2_RX" />
         <interrupt caption="UART2 Transfer Done" index="58" name="UART2_TX" />
         <interrupt caption="I2C2 Bus Collision Event" index="59" name="I2C2_BUS" />
         <interrupt caption="I2C2 Slave Event" index="60" name="I2C2_SLAVE" />
         <interrupt caption="I2C2 Master Event" index="61" name="I2C2_MASTER" />
         <interrupt caption="CTMU Interrupt" index="71" name="CTMU" />
         <interrupt caption="DMA Channel 0" index="72" name="DMA0" />
         <interrupt caption="DMA Channel 1" index="73" name="DMA1" />
         <interrupt caption="DMA Channel 2" index="74" name="DMA2" />
         <interrupt caption="DMA Channel 3" index="75" name="DMA3" />
         <interrupt caption="Timer6" index="76" name="TIMER_6" />
         <interrupt caption="Input Capture 6 Error" index="77" name="INPUT_CAPTURE_6_ERROR" />
         <interrupt caption="Input Capture 6" index="78" name="INPUT_CAPTURE_6" />
         <interrupt caption="Output Compare 6" index="79" name="OUTPUT_COMPARE_6" />
         <interrupt caption="Timer7" index="80" name="TIMER_7" />
         <interrupt caption="Input Capture 7 Error" index="81" name="INPUT_CAPTURE_7_ERROR" />
         <interrupt caption="Input Capture 7" index="82" name="INPUT_CAPTURE_7" />
         <interrupt caption="Output Compare 7" index="83" name="OUTPUT_COMPARE_7" />
         <interrupt caption="Timer8" index="84" name="TIMER_8" />
         <interrupt caption="Input Capture 8 Error" index="85" name="INPUT_CAPTURE_8_ERROR" />
         <interrupt caption="Input Capture 8" index="86" name="INPUT_CAPTURE_8" />
         <interrupt caption="Output Compare 8" index="87" name="OUTPUT_COMPARE_8" />
         <interrupt caption="Timer9" index="88" name="TIMER_9" />
         <interrupt caption="Input Capture 9 Error" index="89" name="INPUT_CAPTURE_9_ERROR" />
         <interrupt caption="Input Capture 9" index="90" name="INPUT_CAPTURE_9" />
         <interrupt caption="Output Compare 9" index="91" name="OUTPUT_COMPARE_9" />
         <interrupt caption="ADC Global Interrupt" index="92" name="ADC" />
         <interrupt caption="ADC Digital Comparator 1" index="94" name="ADC_DC1" />
         <interrupt caption="ADC Digital Comparator 2" index="95" name="ADC_DC2" />
         <interrupt caption="ADC Digital Filter 1" index="96" name="ADC_DF1" />
         <interrupt caption="ADC Digital Filter 2" index="97" name="ADC_DF2" />
         <interrupt caption="ADC Digital Filter 3" index="98" name="ADC_DF3" />
         <interrupt caption="ADC Digital Filter 4" index="99" name="ADC_DF4" />
         <interrupt caption="ADC Fault" index="100" name="ADC_FAULT" />
         <interrupt caption="ADC End of Scan" index="101" name="ADC_EOS" />
         <interrupt caption="ADC Ready" index="102" name="ADC_ARDY" />
         <interrupt caption="ADC Update Ready After Suspend" index="103" name="ADC_URDY" />
         <interrupt caption="ADC First Class Channels DMA" index="104" name="ADC_DMA" />
         <interrupt caption="ADC Early Group Interrupt" index="105" name="ADC_EARLY" />
         <interrupt caption="ADC Data 0" index="106" name="ADC_DATA0" />
         <interrupt caption="ADC Data 1" index="107" name="ADC_DATA1" />
         <interrupt caption="ADC Data 2" index="108" name="ADC_DATA2" />
         <interrupt caption="ADC Data 3" index="109" name="ADC_DATA3" />
         <interrupt caption="ADC Data 4" index="110" name="ADC_DATA4" />
         <interrupt caption="ADC Data 5" index="111" name="ADC_DATA5" />
         <interrupt caption="ADC Data 6" index="112" name="ADC_DATA6" />
         <interrupt caption="ADC Data 7" index="113" name="ADC_DATA7" />
         <interrupt caption="ADC Data 8" index="114" name="ADC_DATA8" />
         <interrupt caption="ADC Data 9" index="115" name="ADC_DATA9" />
         <interrupt caption="ADC Data 10" index="116" name="ADC_DATA10" />
         <interrupt caption="ADC Data 11" index="117" name="ADC_DATA11" />
         <interrupt caption="ADC Data 12" index="118" name="ADC_DATA12" />
         <interrupt caption="ADC Data 13" index="119" name="ADC_DATA13" />
         <interrupt caption="ADC Data 14" index="120" name="ADC_DATA14" />
         <interrupt caption="ADC Data 15" index="121" name="ADC_DATA15" />
         <interrupt caption="ADC Data 16" index="122" name="ADC_DATA16" />
         <interrupt caption="ADC Data 17" index="123" name="ADC_DATA17" />
         <interrupt caption="ADC Data 18" index="124" name="ADC_DATA18" />
         <interrupt caption="ADC Data 19" index="125" name="ADC_DATA19" />
         <interrupt caption="ADC Data 24" index="130" name="ADC_DATA24" />
         <interrupt caption="ADC Data 25" index="131" name="ADC_DATA25" />
         <interrupt caption="ADC Data 26" index="132" name="ADC_DATA26" />
         <interrupt caption="ADC Data 27" index="133" name="ADC_DATA27" />
         <interrupt caption="ADC Data 40" index="146" name="ADC_DATA40" />
         <interrupt caption="ADC Data 41" index="147" name="ADC_DATA41" />
         <interrupt caption="ADC Data 46" index="152" name="ADC_DATA46" />
         <interrupt caption="ADC Data 47" index="153" name="ADC_DATA47" />
         <interrupt caption="ADC Data 48" index="154" name="ADC_DATA48" />
         <interrupt caption="ADC Data 49" index="155" name="ADC_DATA49" />
         <interrupt caption="ADC Data 50" index="156" name="ADC_DATA50" />
         <interrupt caption="ADC Data 51" index="157" name="ADC_DATA51" />
         <interrupt caption="ADC Data 52" index="158" name="ADC_DATA52" />
         <interrupt caption="ADC Data 53" index="159" name="ADC_DATA53" />
         <interrupt caption="Comparator 3 Interrupt" index="160" name="COMPARATOR_3" />
         <interrupt caption="Comparator 4 Interrupt" index="161" name="COMPARATOR_4" />
         <interrupt caption="Comparator 5 Interrupt" index="162" name="COMPARATOR_5" />
         <interrupt caption="CAN1 Global Interrupt" index="167" name="CAN1" />
         <interrupt caption="QEI 1 Interrupt" index="169" name="QEI1" />
         <interrupt caption="QEI 2 Interrupt" index="170" name="QEI2" />
         <interrupt caption="PWM Primary Event" index="171" name="PWM_PRI" />
         <interrupt caption="PWM Secondary Event" index="172" name="PWM_SEC" />
         <interrupt caption="PWM 1 Interrupt" index="173" name="PWM1" />
         <interrupt caption="PWM 2 Interrupt" index="174" name="PWM2" />
         <interrupt caption="PWM 3 Interrupt" index="175" name="PWM3" />
         <interrupt caption="PWM 4 Interrupt" index="176" name="PWM4" />
         <interrupt caption="PWM 5 Interrupt" index="177" name="PWM5" />
         <interrupt caption="PWM 6 Interrupt" index="178" name="PWM6" />
         <interrupt caption="DMA Channel 4" index="182" name="DMA4" />
         <interrupt caption="DMA Channel 5" index="183" name="DMA5" />
         <interrupt caption="DMA Channel 6" index="184" name="DMA6" />
         <interrupt caption="DMA Channel 7" index="185" name="DMA7" />
         <interrupt caption="QEI 3 Interrupt" index="189" name="QEI3" />
         <interrupt caption="System Bus Protection Violation" index="230" name="SYSTEM_BUS_PROTECTION" />
         <interrupt caption="PWM 7 Interrupt" index="238" name="PWM7" />
         <interrupt caption="PWM 8 Interrupt" index="239" name="PWM8" />
         <interrupt caption="PWM 9 Interrupt" index="240" name="PWM9" />
         <interrupt caption="ADC Digital Comparator 3" index="245" name="ADC_DC3" />
         <interrupt caption="ADC Digital Comparator 4" index="246" name="ADC_DC4" />
         <interrupt caption="P - Cache Event Interrupt" index="247" name="PCACHE" />
         <interrupt caption="CLC 1 Interrupt" index="249" name="CLC1" />
         <interrupt caption="CLC 2 Interrupt" index="250" name="CLC2" />
         <interrupt caption="CLC 3 Interrupt" index="251" name="CLC3" />
         <interrupt caption="CLC 4 Interrupt" index="252" name="CLC4" />
         <interrupt caption="MPU Core Performance Counter Event" index="254" name="CORE_PERF_COUNT" />
         <interrupt caption="Core Fast Debug Channel" index="255" name="CORE_FAST_DEBUG_CHAN" />
      </interrupts>
      <interfaces>
         <interface name="JTAG" type="samjtag" />
         <interface name="SWD" type="swd" />
      </interfaces>
   </device>
</devices>
<modules>
   <module caption="" id="" name="FUSECONFIG" version="">
      <register-group name="FUSECONFIG">
         <register caption="Device Configuration Word 3" initval="0xFFFFFFFF" name="DEVCFG3">
            <bitfield caption="Peripheral Pin Select Configuration bit" mask="0x20000000" name="IOL1WAY" values="DEVCFG3__IOL1WAY" />
            <bitfield caption="Peripheral Module Disable Configuration bit" mask="0x10000000" name="PMDL1WAY" values="DEVCFG3__PMDL1WAY" />
            <bitfield caption="Permission Group Lock One Way Configuration bit" mask="0x8000000" name="PGL1WAY" values="DEVCFG3__PGL1WAY" />
            <bitfield caption="PWM Write Access Select bit" mask="0x100000" name="PWMLOCK" values="DEVCFG3__PWMLOCK" />
            <bitfield caption="UserID" mask="0xffff" name="USERID" values="DEVCFG3__USERID" />
         </register>
         <register caption="Device Configuration Word 2" initval="0xC00ABB98" name="DEVCFG2">
            <bitfield caption="Brown-out Reset Select Trip Voltage bit" mask="0x20000000" name="BORSEL" values="DEVCFG2__BORSEL" />
            <bitfield caption="Default System PLL Output Divisor bits" mask="0x70000" name="FPLLODIV" values="DEVCFG2__FPLLODIV" />
            <bitfield caption="System PLL Feedback Divider bits" mask="0x7f00" name="FPLLMULT" values="DEVCFG2__FPLLMULT" />
            <bitfield caption="System PLL Input Clock Select bit" mask="0x80" name="FPLLICLK" values="DEVCFG2__FPLLICLK" />
            <bitfield caption="System PLL Divided Input Clock Frequency Range bits" mask="0x70" name="FPLLRNG" values="DEVCFG2__FPLLRNG" />
            <bitfield caption="PLL Input Divider bits" mask="0x7" name="FPLLIDIV" values="DEVCFG2__FPLLIDIV" />
         </register>
         <register caption="Device Configuration Word 1" initval="0x5F74FFB9" name="DEVCFG1">
            <bitfield caption="Deadman Timer enable bit" mask="0x80000000" name="FDMTEN" values="DEVCFG1__FDMTEN" />
            <bitfield caption="Deadman Timer Count Select bits" mask="0x7c000000" name="DMTCNT" values="DEVCFG1__DMTCNT" />
            <bitfield caption="Watchdog Timer Window Size bits" mask="0x3000000" name="FWDTWINSZ" values="DEVCFG1__FWDTWINSZ" />
            <bitfield caption="Watchdog Timer Enable bit" mask="0x800000" name="FWDTEN" values="DEVCFG1__FWDTEN" />
            <bitfield caption="Watchdog Timer Window Enable bit" mask="0x400000" name="WINDIS" values="DEVCFG1__WINDIS" />
            <bitfield caption="Watchdog Timer Stop During Flash Programming bit" mask="0x200000" name="WDTSPGM" values="DEVCFG1__WDTSPGM" />
            <bitfield caption="Watchdog Timer Postscale Select bits" mask="0x1f0000" name="WDTPS" values="DEVCFG1__WDTPS" />
            <bitfield caption="Clock Switching and Monitoring Selection Configuration bits" mask="0xc000" name="FCKSM" values="DEVCFG1__FCKSM" />
            <bitfield caption="CLKO Enable Configuration bit" mask="0x400" name="OSCIOFNC" values="DEVCFG1__OSCIOFNC" />
            <bitfield caption="Primary Oscillator Configuration bits" mask="0x300" name="POSCMOD" values="DEVCFG1__POSCMOD" />
            <bitfield caption="Internal External Switchover bit" mask="0x80" name="IESO" values="DEVCFG1__IESO" />
            <bitfield caption="Secondary Oscillator Enable bit" mask="0x40" name="FSOSCEN" values="DEVCFG1__FSOSCEN" />
            <bitfield caption="Deadman Timer Count Window Interval bits" mask="0x38" name="DMTINTV" values="DEVCFG1__DMTINTV" />
            <bitfield caption="Oscillator Selection bits" mask="0x7" name="FNOSC" values="DEVCFG1__FNOSC" />
         </register>
         <register caption="Device Configuration Word 0" initval="0x7FFFF7DB" name="DEVCFG0">
            <bitfield caption="EJTAG Boot Enable bit" mask="0x40000000" name="EJTAGBEN" values="DEVCFG0__EJTAGBEN" />
            <bitfield caption="Primary Oscillator Automatic Gain Control bit" mask="0x8000000" name="POSCAGC" values="DEVCFG0__POSCAGC" />
            <bitfield caption="Primary Crystal AGC Gain Search Step Settling Time Control bits" mask="0x3000000" name="POSCAGCDLY" values="DEVCFG0__POSCAGCDLY" />
            <bitfield caption="Primary Crystal Oscillator Fine Gain Control bits" mask="0xc00000" name="POSCFGAIN" values="DEVCFG0__POSCFGAIN" />
            <bitfield caption="Primary Oscillator Boost bit" mask="0x200000" name="POSCBOOST" values="DEVCFG0__POSCBOOST" />
            <bitfield caption="Primary Crystal Oscillator Course Gain Control bits" mask="0x180000" name="POSCGAIN" values="DEVCFG0__POSCGAIN" />
            <bitfield caption="Secondary Oscillator Kick Start Programmability bit" mask="0x40000" name="SOSCBOOST" values="DEVCFG0__SOSCBOOST" />
            <bitfield caption="Secondary Oscillator Gain Control bits" mask="0x30000" name="SOSCGAIN" values="DEVCFG0__SOSCGAIN" />
            <bitfield caption="Soft Master Clear Enable bit" mask="0x8000" name="SMCLR" values="DEVCFG0__SMCLR" />
            <bitfield caption="Debug Mode CPU Access Permission" mask="0x7000" name="DBGPER" values="DEVCFG0__DBGPER" />
            <bitfield caption="Flash Sleep Mode bit" mask="0x400" name="FSLEEP" values="DEVCFG0__FSLEEP" />
            <bitfield caption="Dynamic Flash ECC Configuration bits" mask="0x300" name="FECCCON" values="DEVCFG0__FECCCON" />
            <bitfield caption="Boot ISA Selection bit" mask="0x40" name="BOOTISA" values="DEVCFG0__BOOTISA" />
            <bitfield caption="Trace Enable bit" mask="0x20" name="TRCEN" values="DEVCFG0__TRCEN" />
            <bitfield caption="In-Circuit Emulator/Debugger Communication Channel Select bits" mask="0x18" name="ICESEL" values="DEVCFG0__ICESEL" />
            <bitfield caption="JTAG Enable bit" mask="0x4" name="JTAGEN" values="DEVCFG0__JTAGEN" />
            <bitfield caption="Background Debugger Enable bits" mask="0x3" name="DEBUG" values="DEVCFG0__DEBUG" />
         </register>
         <register caption="Device Sequence 3" name="DEVSEQ3" initval="0xffff0000">
            <bitfield caption="Boot Flash True Sequence Number" mask="0xffff" name="TSEQ" values="DEVSEQ3__TSEQ" />
            <bitfield caption="Boot Flash Complement Sequence Number" mask="0xffff0000" name="CSEQ" values="DEVSEQ3__CSEQ" />
         </register>
      </register-group>
      <value-group caption="UserID" name="DEVCFG3__USERID">
         <value caption="User ID" name="" />
      </value-group>
      <value-group caption="PWM Write Access Select bit" name="DEVCFG3__PWMLOCK">
         <value caption="Write accesses to the PWM IOCONx register must use the PWMKEY unlock procedure" name="ON" value="0x0" />
         <value caption="Write accesses to the PWM IOCONx register are not locked or protected" name="OFF" value="0x1" />
      </value-group>
      <value-group caption="Permission Group Lock One Way Configuration bit" name="DEVCFG3__PGL1WAY">
         <value caption="Allow only one reconfiguration" name="ON" value="0x1" />
         <value caption="Allow multiple reconfigurations" name="OFF" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Module Disable Configuration bit" name="DEVCFG3__PMDL1WAY">
         <value caption="Allow only one reconfiguration" name="ON" value="0x1" />
         <value caption="Allow multiple reconfigurations" name="OFF" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Pin Select Configuration bit" name="DEVCFG3__IOL1WAY">
         <value caption="Allow only one reconfiguration" name="ON" value="0x1" />
         <value caption="Allow multiple reconfigurations" name="OFF" value="0x0" />
      </value-group>
      <value-group caption="PLL Input Divider bits" name="DEVCFG2__FPLLIDIV">
         <value caption="1x Divider" name="DIV_1" value="0x0" />
         <value caption="2x Divider" name="DIV_2" value="0x1" />
         <value caption="3x Divider" name="DIV_3" value="0x2" />
         <value caption="4x Divider" name="DIV_4" value="0x3" />
         <value caption="5x Divider" name="DIV_5" value="0x4" />
         <value caption="6x Divider" name="DIV_6" value="0x5" />
         <value caption="7x Divider" name="DIV_7" value="0x6" />
         <value caption="8x Divider" name="DIV_8" value="0x7" />
      </value-group>
      <value-group caption="System PLL Divided Input Clock Frequency Range bits" name="DEVCFG2__FPLLRNG">
         <value caption="Bypass" name="RANGE_BYPASS" value="0x0" />
         <value caption="5-10 MHz Input" name="RANGE_5_10_MHZ" value="0x1" />
         <value caption="8-16 MHz Input" name="RANGE_8_16_MHZ" value="0x2" />
         <value caption="13-26 MHz Input" name="RANGE_13_26_MHZ" value="0x3" />
         <value caption="21-42 MHz Input" name="RANGE_21_42_MHZ" value="0x4" />
         <value caption="34-64 MHz Input" name="RANGE_34_64_MHZ" value="0x5" />
      </value-group>
      <value-group caption="System PLL Input Clock Select bit" name="DEVCFG2__FPLLICLK">
         <value caption="FRC is input to the System PLL" name="PLL_FRC" value="0x1" />
         <value caption="POSC is input to the System PLL" name="PLL_POSC" value="0x0" />
      </value-group>
      <value-group caption="System PLL Feedback Divider bits" name="DEVCFG2__FPLLMULT">
         <value caption="PLL Multiply by 1" name="MUL_1" value="0x0" />
         <value caption="PLL Multiply by 2" name="MUL_2" value="0x1" />
         <value caption="PLL Multiply by 3" name="MUL_3" value="0x2" />
         <value caption="PLL Multiply by 4" name="MUL_4" value="0x3" />
         <value caption="PLL Multiply by 5" name="MUL_5" value="0x4" />
         <value caption="PLL Multiply by 6" name="MUL_6" value="0x5" />
         <value caption="PLL Multiply by 7" name="MUL_7" value="0x6" />
         <value caption="PLL Multiply by 8" name="MUL_8" value="0x7" />
         <value caption="PLL Multiply by 9" name="MUL_9" value="0x8" />
         <value caption="PLL Multiply by 10" name="MUL_10" value="0x9" />
         <value caption="PLL Multiply by 11" name="MUL_11" value="0xa" />
         <value caption="PLL Multiply by 12" name="MUL_12" value="0xb" />
         <value caption="PLL Multiply by 13" name="MUL_13" value="0xc" />
         <value caption="PLL Multiply by 14" name="MUL_14" value="0xd" />
         <value caption="PLL Multiply by 15" name="MUL_15" value="0xe" />
         <value caption="PLL Multiply by 16" name="MUL_16" value="0xf" />
         <value caption="PLL Multiply by 17" name="MUL_17" value="0x10" />
         <value caption="PLL Multiply by 18" name="MUL_18" value="0x11" />
         <value caption="PLL Multiply by 19" name="MUL_19" value="0x12" />
         <value caption="PLL Multiply by 20" name="MUL_20" value="0x13" />
         <value caption="PLL Multiply by 21" name="MUL_21" value="0x14" />
         <value caption="PLL Multiply by 22" name="MUL_22" value="0x15" />
         <value caption="PLL Multiply by 23" name="MUL_23" value="0x16" />
         <value caption="PLL Multiply by 24" name="MUL_24" value="0x17" />
         <value caption="PLL Multiply by 25" name="MUL_25" value="0x18" />
         <value caption="PLL Multiply by 26" name="MUL_26" value="0x19" />
         <value caption="PLL Multiply by 27" name="MUL_27" value="0x1a" />
         <value caption="PLL Multiply by 28" name="MUL_28" value="0x1b" />
         <value caption="PLL Multiply by 29" name="MUL_29" value="0x1c" />
         <value caption="PLL Multiply by 30" name="MUL_30" value="0x1d" />
         <value caption="PLL Multiply by 31" name="MUL_31" value="0x1e" />
         <value caption="PLL Multiply by 32" name="MUL_32" value="0x1f" />
         <value caption="PLL Multiply by 33" name="MUL_33" value="0x20" />
         <value caption="PLL Multiply by 34" name="MUL_34" value="0x21" />
         <value caption="PLL Multiply by 35" name="MUL_35" value="0x22" />
         <value caption="PLL Multiply by 36" name="MUL_36" value="0x23" />
         <value caption="PLL Multiply by 37" name="MUL_37" value="0x24" />
         <value caption="PLL Multiply by 38" name="MUL_38" value="0x25" />
         <value caption="PLL Multiply by 39" name="MUL_39" value="0x26" />
         <value caption="PLL Multiply by 40" name="MUL_40" value="0x27" />
         <value caption="PLL Multiply by 41" name="MUL_41" value="0x28" />
         <value caption="PLL Multiply by 42" name="MUL_42" value="0x29" />
         <value caption="PLL Multiply by 43" name="MUL_43" value="0x2a" />
         <value caption="PLL Multiply by 44" name="MUL_44" value="0x2b" />
         <value caption="PLL Multiply by 45" name="MUL_45" value="0x2c" />
         <value caption="PLL Multiply by 46" name="MUL_46" value="0x2d" />
         <value caption="PLL Multiply by 47" name="MUL_47" value="0x2e" />
         <value caption="PLL Multiply by 48" name="MUL_48" value="0x2f" />
         <value caption="PLL Multiply by 49" name="MUL_49" value="0x30" />
         <value caption="PLL Multiply by 50" name="MUL_50" value="0x31" />
         <value caption="PLL Multiply by 51" name="MUL_51" value="0x32" />
         <value caption="PLL Multiply by 52" name="MUL_52" value="0x33" />
         <value caption="PLL Multiply by 53" name="MUL_53" value="0x34" />
         <value caption="PLL Multiply by 54" name="MUL_54" value="0x35" />
         <value caption="PLL Multiply by 55" name="MUL_55" value="0x36" />
         <value caption="PLL Multiply by 56" name="MUL_56" value="0x37" />
         <value caption="PLL Multiply by 57" name="MUL_57" value="0x38" />
         <value caption="PLL Multiply by 58" name="MUL_58" value="0x39" />
         <value caption="PLL Multiply by 59" name="MUL_59" value="0x3a" />
         <value caption="PLL Multiply by 60" name="MUL_60" value="0x3b" />
         <value caption="PLL Multiply by 61" name="MUL_61" value="0x3c" />
         <value caption="PLL Multiply by 62" name="MUL_62" value="0x3d" />
         <value caption="PLL Multiply by 63" name="MUL_63" value="0x3e" />
         <value caption="PLL Multiply by 64" name="MUL_64" value="0x3f" />
         <value caption="PLL Multiply by 65" name="MUL_65" value="0x40" />
         <value caption="PLL Multiply by 66" name="MUL_66" value="0x41" />
         <value caption="PLL Multiply by 67" name="MUL_67" value="0x42" />
         <value caption="PLL Multiply by 68" name="MUL_68" value="0x43" />
         <value caption="PLL Multiply by 69" name="MUL_69" value="0x44" />
         <value caption="PLL Multiply by 70" name="MUL_70" value="0x45" />
         <value caption="PLL Multiply by 71" name="MUL_71" value="0x46" />
         <value caption="PLL Multiply by 72" name="MUL_72" value="0x47" />
         <value caption="PLL Multiply by 73" name="MUL_73" value="0x48" />
         <value caption="PLL Multiply by 74" name="MUL_74" value="0x49" />
         <value caption="PLL Multiply by 75" name="MUL_75" value="0x4a" />
         <value caption="PLL Multiply by 76" name="MUL_76" value="0x4b" />
         <value caption="PLL Multiply by 77" name="MUL_77" value="0x4c" />
         <value caption="PLL Multiply by 78" name="MUL_78" value="0x4d" />
         <value caption="PLL Multiply by 79" name="MUL_79" value="0x4e" />
         <value caption="PLL Multiply by 80" name="MUL_80" value="0x4f" />
         <value caption="PLL Multiply by 81" name="MUL_81" value="0x50" />
         <value caption="PLL Multiply by 82" name="MUL_82" value="0x51" />
         <value caption="PLL Multiply by 83" name="MUL_83" value="0x52" />
         <value caption="PLL Multiply by 84" name="MUL_84" value="0x53" />
         <value caption="PLL Multiply by 85" name="MUL_85" value="0x54" />
         <value caption="PLL Multiply by 86" name="MUL_86" value="0x55" />
         <value caption="PLL Multiply by 87" name="MUL_87" value="0x56" />
         <value caption="PLL Multiply by 88" name="MUL_88" value="0x57" />
         <value caption="PLL Multiply by 89" name="MUL_89" value="0x58" />
         <value caption="PLL Multiply by 90" name="MUL_90" value="0x59" />
         <value caption="PLL Multiply by 91" name="MUL_91" value="0x5a" />
         <value caption="PLL Multiply by 92" name="MUL_92" value="0x5b" />
         <value caption="PLL Multiply by 93" name="MUL_93" value="0x5c" />
         <value caption="PLL Multiply by 94" name="MUL_94" value="0x5d" />
         <value caption="PLL Multiply by 95" name="MUL_95" value="0x5e" />
         <value caption="PLL Multiply by 96" name="MUL_96" value="0x5f" />
         <value caption="PLL Multiply by 97" name="MUL_97" value="0x60" />
         <value caption="PLL Multiply by 98" name="MUL_98" value="0x61" />
         <value caption="PLL Multiply by 99" name="MUL_99" value="0x62" />
         <value caption="PLL Multiply by 100" name="MUL_100" value="0x63" />
         <value caption="PLL Multiply by 101" name="MUL_101" value="0x64" />
         <value caption="PLL Multiply by 102" name="MUL_102" value="0x65" />
         <value caption="PLL Multiply by 103" name="MUL_103" value="0x66" />
         <value caption="PLL Multiply by 104" name="MUL_104" value="0x67" />
         <value caption="PLL Multiply by 105" name="MUL_105" value="0x68" />
         <value caption="PLL Multiply by 106" name="MUL_106" value="0x69" />
         <value caption="PLL Multiply by 107" name="MUL_107" value="0x6a" />
         <value caption="PLL Multiply by 108" name="MUL_108" value="0x6b" />
         <value caption="PLL Multiply by 109" name="MUL_109" value="0x6c" />
         <value caption="PLL Multiply by 110" name="MUL_110" value="0x6d" />
         <value caption="PLL Multiply by 111" name="MUL_111" value="0x6e" />
         <value caption="PLL Multiply by 112" name="MUL_112" value="0x6f" />
         <value caption="PLL Multiply by 113" name="MUL_113" value="0x70" />
         <value caption="PLL Multiply by 114" name="MUL_114" value="0x71" />
         <value caption="PLL Multiply by 115" name="MUL_115" value="0x72" />
         <value caption="PLL Multiply by 116" name="MUL_116" value="0x73" />
         <value caption="PLL Multiply by 117" name="MUL_117" value="0x74" />
         <value caption="PLL Multiply by 118" name="MUL_118" value="0x75" />
         <value caption="PLL Multiply by 119" name="MUL_119" value="0x76" />
         <value caption="PLL Multiply by 120" name="MUL_120" value="0x77" />
         <value caption="PLL Multiply by 121" name="MUL_121" value="0x78" />
         <value caption="PLL Multiply by 122" name="MUL_122" value="0x79" />
         <value caption="PLL Multiply by 123" name="MUL_123" value="0x7a" />
         <value caption="PLL Multiply by 124" name="MUL_124" value="0x7b" />
         <value caption="PLL Multiply by 125" name="MUL_125" value="0x7c" />
         <value caption="PLL Multiply by 126" name="MUL_126" value="0x7d" />
         <value caption="PLL Multiply by 127" name="MUL_127" value="0x7e" />
         <value caption="PLL Multiply by 128" name="MUL_128" value="0x7f" />
      </value-group>
      <value-group caption="Default System PLL Output Divisor bits" name="DEVCFG2__FPLLODIV">
         <value caption="2x Divider" name="DIV_2" value="0x0" />
         <value caption="4x Divider" name="DIV_4" value="0x2" />
         <value caption="8x Divider" name="DIV_8" value="0x3" />
         <value caption="16x Divider" name="DIV_16" value="0x4" />
         <value caption="32x Divider" name="DIV_32" value="0x7" />
      </value-group>
      <value-group caption="Brown-out Reset Select Trip Voltage bit" name="DEVCFG2__BORSEL">
         <value caption="BOR trip voltage 2.168v (Non-OPAMP deviced operation)" name="HIGH" value="0x1" />
         <value caption="BOR trip voltage 2.932v (OPAMP deviced operation)" name="LOW" value="0x0" />
      </value-group>
      <value-group caption="Oscillator Selection bits" name="DEVCFG1__FNOSC">
         <value caption="Internal Fast RC (FRC)" name="FRC" value="0x0" />
         <value caption="System PLL" name="SPLL" value="0x1" />
         <value caption="Primary Osc (HS,EC)" name="POSC" value="0x2" />
         <value caption="Low Power Secondary Osc (SOSC)" name="SOSC" value="0x4" />
         <value caption="Low Power RC Osc (LPRC)" name="LPRC" value="0x5" />
         <value caption="Backup Fast RC (BFRC) Oscillator" name="BFRC" value="0x6" />
      </value-group>
      <value-group caption="Deadman Timer Count Window Interval bits" name="DEVCFG1__DMTINTV">
         <value caption="Window/Interval value is zero" name="WIN_0" value="0x0" />
         <value caption="Window/Interval value is 1/2 counter value" name="WIN_1_2" value="0x1" />
         <value caption="Window/Interval value is 3/4 counter value" name="WIN_3_4" value="0x2" />
         <value caption="Window/Interval value is 7/8 counter value" name="WIN_7_8" value="0x3" />
         <value caption="Window/Interval value is 15/16 counter value" name="WIN_15_16" value="0x4" />
         <value caption="Window/Interval value is 31/32 counter value" name="WIN_31_32" value="0x5" />
         <value caption="Window/Interval value is 63/64 counter value" name="WIN_63_64" value="0x6" />
         <value caption="Window/Interval value is 127/128 counter value" name="WIN_127_128" value="0x7" />
      </value-group>
      <value-group caption="Secondary Oscillator Enable bit" name="DEVCFG1__FSOSCEN">
         <value caption="Enable Secondary Oscillator" name="ON" value="0x1" />
         <value caption="Disable Secondary Oscillator" name="OFF" value="0x0" />
      </value-group>
      <value-group caption="Internal External Switchover bit" name="DEVCFG1__IESO">
         <value caption="Internal to External HDW Clock Switchover mode is enabled" name="ON" value="0x1" />
         <value caption="Internal to External HDW Clock Switchover mode is disabled" name="OFF" value="0x0" />
      </value-group>
      <value-group caption="Primary Oscillator Configuration bits" name="DEVCFG1__POSCMOD">
         <value caption="External clock mode" name="EC" value="0x0" />
         <value caption="HS osc mode" name="HS" value="0x2" />
         <value caption="Primary osc disabled" name="OFF" value="0x3" />
      </value-group>
      <value-group caption="CLKO Enable Configuration bit" name="DEVCFG1__OSCIOFNC">
         <value caption="CLKO output signal is active on the OSC2 pin" name="ON" value="0x0" />
         <value caption="CLKO output is disabled" name="OFF" value="0x1" />
      </value-group>
      <value-group caption="Clock Switching and Monitoring Selection Configuration bits" name="DEVCFG1__FCKSM">
         <value caption="Clock Switch Disabled, FSCM Disabled" name="CSDCMD" value="0x0" />
         <value caption="Clock Switch Enabled, FSCM Disabled" name="CSECMD" value="0x1" />
         <value caption="Clock Switch Disabled, FSCM Enabled" name="CSDCME" value="0x2" />
         <value caption="Clock Switch Enabled, FSCM Enabled" name="CSECME" value="0x3" />
      </value-group>
      <value-group caption="Watchdog Timer Postscale Select bits" name="DEVCFG1__WDTPS">
         <value caption="1:1" name="PS1" value="0x0" />
         <value caption="1:2" name="PS2" value="0x1" />
         <value caption="1:4" name="PS4" value="0x2" />
         <value caption="1:8" name="PS8" value="0x3" />
         <value caption="1:16" name="PS16" value="0x4" />
         <value caption="1:32" name="PS32" value="0x5" />
         <value caption="1:64" name="PS64" value="0x6" />
         <value caption="1:128" name="PS128" value="0x7" />
         <value caption="1:256" name="PS256" value="0x8" />
         <value caption="1:512" name="PS512" value="0x9" />
         <value caption="1:1024" name="PS1024" value="0xa" />
         <value caption="1:2048" name="PS2048" value="0xb" />
         <value caption="1:4096" name="PS4096" value="0xc" />
         <value caption="1:8192" name="PS8192" value="0xd" />
         <value caption="1:16384" name="PS16384" value="0xe" />
         <value caption="1:32768" name="PS32768" value="0xf" />
         <value caption="1:65536" name="PS65536" value="0x10" />
         <value caption="1:131072" name="PS131072" value="0x11" />
         <value caption="1:262144" name="PS262144" value="0x12" />
         <value caption="1:524288" name="PS524288" value="0x13" />
         <value caption="1:1048576" name="PS1048576" value="0x14" />
      </value-group>
      <value-group caption="Watchdog Timer Stop During Flash Programming bit" name="DEVCFG1__WDTSPGM">
         <value caption="WDT runs during Flash programming" name="RUN" value="0x0" />
         <value caption="WDT stops during Flash programming" name="STOP" value="0x1" />
      </value-group>
      <value-group caption="Watchdog Timer Window Enable bit" name="DEVCFG1__WINDIS">
         <value caption="Watchdog Timer is in non-Window mode" name="NORMAL" value="0x1" />
         <value caption="Watchdog Timer is in Window mode" name="WINDOW" value="0x0" />
      </value-group>
      <value-group caption="Watchdog Timer Enable bit" name="DEVCFG1__FWDTEN">
         <value caption="Watchdog Timer is enabled and cannot be disabled by software" name="ON" value="0x1" />
         <value caption="Watchdog Timer is not enabled; it can be enabled in software" name="OFF" value="0x0" />
      </value-group>
      <value-group caption="Watchdog Timer Window Size bits" name="DEVCFG1__FWDTWINSZ">
         <value caption="Window size is 25%" name="WINSZ_25" value="0x3" />
         <value caption="Window size is 37.5%" name="WINSZ_37" value="0x2" />
         <value caption="Window size is 50%" name="WINSZ_50" value="0x1" />
         <value caption="Window size is 75%" name="WINSZ_75" value="0x0" />
      </value-group>
      <value-group caption="Deadman Timer Count Select bits" name="DEVCFG1__DMTCNT">
         <value caption="2^8 (256)" name="DMT8" value="0x0" />
         <value caption="2^9 (512)" name="DMT9" value="0x1" />
         <value caption="2^10 (1024)" name="DMT10" value="0x2" />
         <value caption="2^11 (2048)" name="DMT11" value="0x3" />
         <value caption="2^12 (4096)" name="DMT12" value="0x4" />
         <value caption="2^13 (8192)" name="DMT13" value="0x5" />
         <value caption="2^14 (16384)" name="DMT14" value="0x6" />
         <value caption="2^15 (32768)" name="DMT15" value="0x7" />
         <value caption="2^16 (65536)" name="DMT16" value="0x8" />
         <value caption="2^17 (131072)" name="DMT17" value="0x9" />
         <value caption="2^18 (262144)" name="DMT18" value="0xa" />
         <value caption="2^19 (524288)" name="DMT19" value="0xb" />
         <value caption="2^20 (1048576)" name="DMT20" value="0xc" />
         <value caption="2^21 (2097152)" name="DMT21" value="0xd" />
         <value caption="2^22 (4194304)" name="DMT22" value="0xe" />
         <value caption="2^23 (8388608)" name="DMT23" value="0xf" />
         <value caption="2^24 (16777216)" name="DMT24" value="0x10" />
         <value caption="2^25 (33554432)" name="DMT25" value="0x11" />
         <value caption="2^26 (67108864)" name="DMT26" value="0x12" />
         <value caption="2^27 (134217728)" name="DMT27" value="0x13" />
         <value caption="2^28 (268435456)" name="DMT28" value="0x14" />
         <value caption="2^29 (536870912)" name="DMT29" value="0x15" />
         <value caption="2^30 (1073741824)" name="DMT30" value="0x16" />
         <value caption="2^31 (2147483648)" name="DMT31" value="0x17" />
      </value-group>
      <value-group caption="Deadman Timer enable bit" name="DEVCFG1__FDMTEN">
         <value caption="Deadman Timer is enabled and cannot be disabled by software" name="ON" value="0x1" />
         <value caption="Deadman Timer is disabled and can be enabled by software" name="OFF" value="0x0" />
      </value-group>
      <value-group caption="Background Debugger Enable bits" name="DEVCFG0__DEBUG">
         <value caption="Debugger is enabled" name="ON" value="0x0" />
         <value caption="Debugger is disabled" name="OFF" value="0x3" />
      </value-group>
      <value-group caption="JTAG Enable bit" name="DEVCFG0__JTAGEN">
         <value caption="JTAG Port Enabled" name="ON" value="0x1" />
         <value caption="JTAG Disabled" name="OFF" value="0x0" />
      </value-group>
      <value-group caption="In-Circuit Emulator/Debugger Communication Channel Select bits" name="DEVCFG0__ICESEL">
         <value caption="Communicate on PGEC1/PGED1" name="ICS_PGx1" value="0x3" />
         <value caption="Communicate on PGEC2/PGED2" name="ICS_PGx2" value="0x2" />
         <value caption="Communicate on PGEC3/PGED3" name="ICS_PGx3" value="0x1" />
      </value-group>
      <value-group caption="Trace Enable bit" name="DEVCFG0__TRCEN">
         <value caption="Trace features in the CPU are enabled" name="ON" value="0x1" />
         <value caption="Trace features in the CPU are disabled" name="OFF" value="0x0" />
      </value-group>
      <value-group caption="Boot ISA Selection bit" name="DEVCFG0__BOOTISA">
         <value caption="Boot code and Exception code is MIPS32" name="MIPS32" value="0x1" />
         <value caption="Boot code and Exception code is microMIPS" name="MICROMIPS" value="0x0" />
      </value-group>
      <value-group caption="Dynamic Flash ECC Configuration bits" name="DEVCFG0__FECCCON">
         <value caption="ECC and Dynamic ECC are disabled (ECCCON(1:0) bits are writable)" name="ECC_DECC_DISABLE_ECCON_WRITABLE" value="0x3" />
         <value caption="ECC and Dynamic ECC are disabled (ECCCON(1:0) bits are locked)" name="ECC_DECC_DISABLE_ECCON_LOCKED" value="0x2" />
         <value caption="Dynamic Flash ECC is enabled (ECCCON(1:0) bits are locked)" name="DECC_ENABLE" value="0x1" />
         <value caption="Flash ECC is enabled (ECCCON(1:0) bits are locked; disables word Flash writes)" name="ECC_ENABLE" value="0x0" />
      </value-group>
      <value-group caption="Flash Sleep Mode bit" name="DEVCFG0__FSLEEP">
         <value caption="Flash power down is controlled by the VREGS bit" name="VREGS" value="0x0" />
         <value caption="Flash is powered down when the device is in Sleep mode" name="OFF" value="0x1" />
      </value-group>
      <value-group caption="Debug Mode CPU Access Permission" name="DEVCFG0__DBGPER">
         <value caption="Allow CPU access to Permission Group 2 permission regions" name="ALLOW_PG2" value="0x4" />
         <value caption="Allow CPU access to Permission Group 1 permission regions" name="ALLOW_PG1" value="0x2" />
         <value caption="Allow CPU access to Permission Group 0 permission regions" name="ALLOW_PG0" value="0x1" />
         <value caption="PG0: Allow PG1: Allow PG2: Deny" name="PG_1_0" value="0x3" />
         <value caption="PG0: Allow PG1: Deny PG2: Allow" name="PG_2_0" value="0x5" />
         <value caption="PG0: Deny PG1: Allow PG2: Allow" name="PG_2_1" value="0x6" />
         <value caption="Allow CPU access to all permission regions" name="PG_ALL" value="0x7" />
         <value caption="Deny CPU access to all permission regions" name="PG_NONE" value="0x0" />
      </value-group>
      <value-group caption="Soft Master Clear Enable bit" name="DEVCFG0__SMCLR">
         <value caption="MCLR pin generates an emulated POR Reset" name="MCLR_POR" value="0x0" />
         <value caption="MCLR pin generates a normal system Reset" name="MCLR_NORM" value="0x1" />
      </value-group>
      <value-group caption="Secondary Oscillator Gain Control bits" name="DEVCFG0__SOSCGAIN">
         <value caption="Gain is G2 (default)" name="G2" value="0x3" />
         <value caption="Gain is G3" name="G3" value="0x2" />
         <value caption="Gain is G0" name="G0" value="0x1" />
         <value caption="Gain is G1" name="G1" value="0x0" />
      </value-group>
      <value-group caption="Secondary Oscillator Kick Start Programmability bit" name="DEVCFG0__SOSCBOOST">
         <value caption="Start up and operate with high-power SOSC internal buffer only" name="ON" value="0x1" />
         <value caption="Start up with internal SOSC high-power buffer, and then switch to low-power buffer when the SOSC is stable" name="OFF" value="0x0" />
      </value-group>
      <value-group caption="Primary Crystal Oscillator Course Gain Control bits" name="DEVCFG0__POSCGAIN">
         <value caption="Gain Level 3 (highest)" name="G3" value="0x3" />
         <value caption="Gain Level 2" name="G2" value="0x2" />
         <value caption="Gain Level 1" name="G1" value="0x1" />
         <value caption="Gain Level 0 (Lowest)" name="G0" value="0x0" />
      </value-group>
      <value-group caption="Primary Oscillator Boost bit" name="DEVCFG0__POSCBOOST">
         <value caption="Uses internal XTAL feedback gain resistor" name="ON" value="0x1" />
         <value caption="Disconnects the internal XTAL feedback resistor" name="OFF" value="0x0" />
      </value-group>
      <value-group caption="Primary Crystal Oscillator Fine Gain Control bits" name="DEVCFG0__POSCFGAIN">
         <value caption="Gain is G3 (highest, default)" name="G3" value="0x3" />
         <value caption="Gain is G2" name="G2" value="0x2" />
         <value caption="Gain is G1" name="G1" value="0x1" />
         <value caption="Gain is G0 (lowest)" name="G0" value="0x0" />
      </value-group>
      <value-group caption="Primary Crystal AGC Gain Search Step Settling Time Control bits" name="DEVCFG0__POSCAGCDLY">
         <value caption="Approximately (25 ms) (default)" name="AGCRNG_x_25ms" value="0x3" />
         <value caption="Approximately (6.25 ms)" name="AGCRNG_x_6_25ms" value="0x2" />
         <value caption="Approximately (400 ms)" name="AGCRNG_x_400ms" value="0x1" />
         <value caption="Approximately (100 ms)" name="AGCRNG_x_100ms" value="0x0" />
      </value-group>
      <value-group caption="Primary Oscillator Automatic Gain Control bit" name="DEVCFG0__POSCAGC">
         <value caption="Automatic Gain Control for Oscillator" name="Automatic" value="0x1" />
         <value caption="Manual Gain Control of Oscillator" name="Manual" value="0x0" />
      </value-group>
      <value-group caption="EJTAG Boot Enable bit" name="DEVCFG0__EJTAGBEN">
         <value caption="Reduced EJTAG functionality" name="REDUCED" value="0x0" />
         <value caption="Normal EJTAG functionality" name="NORMAL" value="0x1" />
      </value-group>
      <value-group caption="" name="DEVCP__CP">
         <value caption="Protection Enabled" name="ON" value="0x0" />
         <value caption="Protection Disabled" name="OFF" value="0x1" />
      </value-group>
      <value-group caption="Boot Flash True Sequence Number" name="DEVSEQ3__TSEQ">
         <value caption="Boot Flash True Sequence Number" name="" />
      </value-group>
      <value-group caption="Boot Flash Complement Sequence Number" name="DEVSEQ3__CSEQ">
         <value caption="Boot Flash Complement Sequence Number" name="" />
      </value-group>
      <value-group caption="" name="DEVADC0__ADCCALDATA">
         <value caption="" name="" />
         <value caption="" name="" />
         <value caption="" name="" />
         <value caption="" name="" />
         <value caption="" name="" />
         <value caption="" name="" />
         <value caption="" name="" />
      </value-group>
      <value-group caption="" name="DEVSN0__SN">
         <value caption="" name="" />
         <value caption="" name="" />
         <value caption="" name="" />
         <value caption="" name="" />
      </value-group>
      <value-group caption="" name="DEVEE0__EECALDATA">
         <value caption="" name="" />
         <value caption="" name="" />
         <value caption="" name="" />
         <value caption="" name="" />
      </value-group>
   </module>
   <module caption="" id="02508" name="ADCHS" version="">
      <register-group name="ADCHS">
         <register caption="ADC Control Register 1" name="ADCCON1" offset="0x0" rw="RW" size="4">
            <bitfield caption="DMA to System RAM Buffer Length Size bits" mask="0x00000007" name="DMABL" values="ADCCON1__DMABL" />
            <bitfield caption="Scan Trigger High Level/Positive Edge Sensitivity bit" mask="0x00000008" name="STRGLVL" values="ADCCON1__STRGLVL" />
            <bitfield caption="Interrupt Vector Shift bits" mask="0x00000070" name="IRQVS" values="ADCCON1__IRQVS" />
            <bitfield caption="Fast Synchronous Peripheral Clock to ADC Control Clock bit" mask="0x00000200" name="FSPBCLKEN" values="ADCCON1__FSPBCLKEN" />
            <bitfield caption="Fast Synchronous System Clock to ADC Control Clock bit" mask="0x00000400" name="FSSCLKEN" values="ADCCON1__FSSCLKEN" />
            <bitfield caption="Capacitive Voltage Division Enable bit" mask="0x00000800" name="CVDEN" values="ADCCON1__CVDEN" />
            <bitfield caption="Analog Input Charge Pump Enable bit" mask="0x00001000" name="AICPMPEN" values="ADCCON1__AICPMPEN" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="ADCCON1__SIDL" />
            <bitfield caption="ADC Module Enable bit" mask="0x00008000" name="ON" values="ADCCON1__ON" />
            <bitfield caption="Scan Trigger Source Select bits" mask="0x001F0000" name="STRGSRC" values="ADCCON1__STRGSRC" />
            <bitfield caption="Shared ADC7 Resolution bits" mask="0x00600000" name="SELRES" values="ADCCON1__SELRES" />
            <bitfield caption="Fractional Data Output Format bit" mask="0x00800000" name="FRACT" values="ADCCON1__FRACT" />
         </register>
         <register caption="ADC Control Register 2" name="ADCCON2" offset="0x10" rw="RW" size="4">
            <bitfield caption="Shared ADC Clock Divider bits" mask="0x0000007F" name="ADCDIV" values="ADCCON2__ADCDIV" />
            <bitfield caption="Shared ADC Early Interrupt Select bits" mask="0x00000700" name="ADCEIS" values="ADCCON2__ADCEIS" />
            <bitfield caption="Early Interrupt Request Override bit" mask="0x00001000" name="ADCEIOVR" values="ADCCON2__ADCEIOVR" />
            <bitfield caption="End of Scan Interrupt Enable bit" mask="0x00002000" name="EOSIEN" values="ADCCON2__EOSIEN" />
            <bitfield caption="Band Gap/ Vref Voltage Fault Interrupt Enable bit" mask="0x00004000" name="REFFLTIEN" values="ADCCON2__REFFLTIEN" />
            <bitfield caption="Band Gap/ Vref Voltage Ready Interrupt Enable bit" mask="0x00008000" name="BGVRIEN" values="ADCCON2__BGVRIEN" />
            <bitfield caption="Sample Time for the Shared ADC (ADC7) bits" mask="0x03FF0000" name="SAMC" values="ADCCON2__SAMC" />
            <bitfield caption="Capacitor Voltage Divider Setting bits" mask="0x1C000000" name="CVDCPL" values="ADCCON2__CVDCPL" />
            <bitfield caption="End of Scan Interrupt Status bit" mask="0x20000000" name="EOSRDY" values="ADCCON2__EOSRDY" />
            <bitfield caption="Band Gap/ Vref / AVdd BOR Fault Status bit" mask="0x40000000" name="REFFLT" values="ADCCON2__REFFLT" />
            <bitfield caption="Band Gap Voltage/ADC Reference Voltage Status bit" mask="0x80000000" name="BGVRRDY" values="ADCCON2__BGVRRDY" />
         </register>
         <register caption="ADC Control Register 3" name="ADCCON3" offset="0x20" rw="RW" size="4">
            <bitfield caption="Analog Input Select bits" mask="0x0000003F" name="ADINSEL" values="ADCCON3__ADINSEL" />
            <bitfield caption="Global Software Trigger bit" mask="0x00000040" name="GSWTRG" values="ADCCON3__GSWTRG" />
            <bitfield caption="Global Level Software Trigger bit" mask="0x00000080" name="GLSWTRG" values="ADCCON3__GLSWTRG" />
            <bitfield caption="Individual ADC Input Conversion Request bit" mask="0x00000100" name="RQCNVRT" values="ADCCON3__RQCNVRT" />
            <bitfield caption="Shared ADC7 Analog Input Sampling Enable bit " mask="0x00000200" name="SAMP" values="ADCCON3__SAMP" />
            <bitfield caption="ADC Update Ready Status bit" mask="0x00000400" name="UPDRDY" values="ADCCON3__UPDRDY" />
            <bitfield caption="Update Ready Interrupt Enable bit" mask="0x00000800" name="UPDIEN" values="ADCCON3__UPDIEN" />
            <bitfield caption="Trigger Suspend bit" mask="0x00001000" name="TRGSUSP" values="ADCCON3__TRGSUSP" />
            <bitfield caption="Voltage Reference Input Selection bits" mask="0x0000E000" name="VREFSEL" values="ADCCON3__VREFSEL" />
            <bitfield caption="ADC0 Digital Enable bit" mask="0x00010000" name="DIGEN0" values="ADCCON3__DIGEN0" />
            <bitfield caption="ADC1 Digital Enable bit" mask="0x00020000" name="DIGEN1" values="ADCCON3__DIGEN1" />
            <bitfield caption="ADC2 Digital Enable bit" mask="0x00040000" name="DIGEN2" values="ADCCON3__DIGEN2" />
            <bitfield caption="ADC3 Digital Enable bit" mask="0x00080000" name="DIGEN3" values="ADCCON3__DIGEN3" />
            <bitfield caption="ADC4 Digital Enable bit" mask="0x00100000" name="DIGEN4" values="ADCCON3__DIGEN4" />
            <bitfield caption="ADC5 Digital Enable bit" mask="0x00200000" name="DIGEN5" values="ADCCON3__DIGEN5" />
            <bitfield caption="Shared ADC (ADC7) Digital Enable bit" mask="0x00800000" name="DIGEN7" values="ADCCON3__DIGEN7" />
            <bitfield caption="Analog-to-Digital Control Clock Divider bits" mask="0x3F000000" name="CONCLKDIV" values="ADCCON3__CONCLKDIV" />
            <bitfield caption="Analog-to-Digital Clock Source bits" mask="0xC0000000" name="ADCSEL" values="ADCCON3__ADCSEL" />
         </register>
         <register caption="ADC Triggering Mode for Dedicated ADC Register" name="ADCTRGMODE" offset="0x30" rw="RW" size="4">
            <bitfield caption="ADC0 Synchronous Sampling bit" mask="0x00000001" name="SSAMPEN0" values="ADCTRGMODE__SSAMPEN0" />
            <bitfield caption="ADC1 Synchronous Sampling bit" mask="0x00000002" name="SSAMPEN1" values="ADCTRGMODE__SSAMPEN1" />
            <bitfield caption="ADC2Synchronous Sampling bit" mask="0x00000004" name="SSAMPEN2" values="ADCTRGMODE__SSAMPEN2" />
            <bitfield caption="ADC3 Synchronous Sampling bit" mask="0x00000008" name="SSAMPEN3" values="ADCTRGMODE__SSAMPEN3" />
            <bitfield caption="ADC4 Synchronous Sampling bit" mask="0x00000010" name="SSAMPEN4" values="ADCTRGMODE__SSAMPEN4" />
            <bitfield caption="ADC5 Synchronous Sampling bit" mask="0x00000020" name="SSAMPEN5" values="ADCTRGMODE__SSAMPEN5" />
            <bitfield caption="ADC0 Presynchronized Triggers bit" mask="0x00000100" name="STRGEN0" values="ADCTRGMODE__STRGEN0" />
            <bitfield caption="ADC1 Presynchronized Triggers bit" mask="0x00000200" name="STRGEN1" values="ADCTRGMODE__STRGEN1" />
            <bitfield caption="ADC2 Presynchronized Triggers bit" mask="0x00000400" name="STRGEN2" values="ADCTRGMODE__STRGEN2" />
            <bitfield caption="ADC3 Presynchronized Triggers bit" mask="0x00000800" name="STRGEN3" values="ADCTRGMODE__STRGEN3" />
            <bitfield caption="ADC4 Presynchronized Triggers bit" mask="0x00001000" name="STRGEN4" values="ADCTRGMODE__STRGEN4" />
            <bitfield caption="ADC5 Presynchronized Triggers bit" mask="0x00002000" name="STRGEN5" values="ADCTRGMODE__STRGEN5" />
            <bitfield caption="ADC0 Analog Input Select bit" mask="0x00030000" name="SH0ALT" values="ADCTRGMODE__SH0ALT" />
            <bitfield caption="ADC1 Analog Input Select bit" mask="0x000C0000" name="SH1ALT" values="ADCTRGMODE__SH1ALT" />
            <bitfield caption="ADC2 Analog Input Select bit" mask="0x00300000" name="SH2ALT" values="ADCTRGMODE__SH2ALT" />
            <bitfield caption="ADC3 Analog Input Select bit" mask="0x00C00000" name="SH3ALT" values="ADCTRGMODE__SH3ALT" />
            <bitfield caption="ADC4 Analog Input Select bit" mask="0x03000000" name="SH4ALT" values="ADCTRGMODE__SH4ALT" />
            <bitfield caption="ADC5 Analog Input Select bit" mask="0x0C000000" name="SH5ALT" values="ADCTRGMODE__SH5ALT" />
         </register>
         <register caption="ADC Input Mode Control Register 1" name="ADCIMCON1" offset="0x40" rw="RW" size="4">
            <bitfield caption="AN0 Signed Data Mode bit" mask="0x00000001" name="SIGN0" values="ADCIMCON1__SIGN0" />
            <bitfield caption="AN0 Mode bit" mask="0x00000002" name="DIFF0" values="ADCIMCON1__DIFF0" />
            <bitfield caption="AN1 Signed Data Mode bit" mask="0x00000004" name="SIGN1" values="ADCIMCON1__SIGN1" />
            <bitfield caption="AN1 Mode bit" mask="0x00000008" name="DIFF1" values="ADCIMCON1__DIFF1" />
            <bitfield caption="AN2 Signed Data Mode bit" mask="0x00000010" name="SIGN2" values="ADCIMCON1__SIGN2" />
            <bitfield caption="AN2 Mode bit" mask="0x00000020" name="DIFF2" values="ADCIMCON1__DIFF2" />
            <bitfield caption="AN3 Signed Data Mode bit" mask="0x00000040" name="SIGN3" values="ADCIMCON1__SIGN3" />
            <bitfield caption="AN3 Mode bit" mask="0x00000080" name="DIFF3" values="ADCIMCON1__DIFF3" />
            <bitfield caption="AN4 Signed Data Mode bit" mask="0x00000100" name="SIGN4" values="ADCIMCON1__SIGN4" />
            <bitfield caption="AN4 Mode bit" mask="0x00000200" name="DIFF4" values="ADCIMCON1__DIFF4" />
            <bitfield caption="AN5 Signed Data Mode bit" mask="0x00000400" name="SIGN5" values="ADCIMCON1__SIGN5" />
            <bitfield caption="AN5 Mode bit" mask="0x00000800" name="DIFF5" values="ADCIMCON1__DIFF5" />
            <bitfield caption="AN6 Signed Data Mode bit" mask="0x00001000" name="SIGN6" values="ADCIMCON1__SIGN6" />
            <bitfield caption="AN6 Mode bit" mask="0x00002000" name="DIFF6" values="ADCIMCON1__DIFF6" />
            <bitfield caption="AN7 Signed Data Mode bit" mask="0x00004000" name="SIGN7" values="ADCIMCON1__SIGN7" />
            <bitfield caption="AN7 Mode bit" mask="0x00008000" name="DIFF7" values="ADCIMCON1__DIFF7" />
            <bitfield caption="AN8 Signed Data Mode bit" mask="0x00010000" name="SIGN8" values="ADCIMCON1__SIGN8" />
            <bitfield caption="AN 8 Mode bit" mask="0x00020000" name="DIFF8" values="ADCIMCON1__DIFF8" />
            <bitfield caption="AN9 Signed Data Mode bit" mask="0x00040000" name="SIGN9" values="ADCIMCON1__SIGN9" />
            <bitfield caption="AN9 Mode bit" mask="0x00080000" name="DIFF9" values="ADCIMCON1__DIFF9" />
            <bitfield caption="AN10 Signed Data Mode bit" mask="0x00100000" name="SIGN10" values="ADCIMCON1__SIGN10" />
            <bitfield caption="AN10 Mode bit" mask="0x00200000" name="DIFF10" values="ADCIMCON1__DIFF10" />
            <bitfield caption="AN11 Signed Data Mode bit" mask="0x00400000" name="SIGN11" values="ADCIMCON1__SIGN11" />
            <bitfield caption="AN11 Mode bit" mask="0x00800000" name="DIFF11" values="ADCIMCON1__DIFF11" />
            <bitfield caption="AN12 Signed Data Mode bit" mask="0x01000000" name="SIGN12" values="ADCIMCON1__SIGN12" />
            <bitfield caption="AN12 Mode bit" mask="0x02000000" name="DIFF12" values="ADCIMCON1__DIFF12" />
            <bitfield caption="AN13 Signed Data Mode bit" mask="0x04000000" name="SIGN13" values="ADCIMCON1__SIGN13" />
            <bitfield caption="AN13 Mode bit" mask="0x08000000" name="DIFF13" values="ADCIMCON1__DIFF13" />
            <bitfield caption="AN14 Signed Data Mode bit" mask="0x10000000" name="SIGN14" values="ADCIMCON1__SIGN14" />
            <bitfield caption="AN14 Mode bit" mask="0x20000000" name="DIFF14" values="ADCIMCON1__DIFF14" />
            <bitfield caption="AN15 Signed Data Mode bit" mask="0x40000000" name="SIGN15" values="ADCIMCON1__SIGN15" />
            <bitfield caption="AN15 Mode bit" mask="0x80000000" name="DIFF15" values="ADCIMCON1__DIFF15" />
         </register>
         <register caption="ADC Input Mode Control Register 2" name="ADCIMCON2" offset="0x50" rw="RW" size="4">
            <bitfield caption="AN16 Signed Data Mode bit" mask="0x00000001" name="SIGN16" values="ADCIMCON2__SIGN16" />
            <bitfield caption="AN16 Mode bit" mask="0x00000002" name="DIFF16" values="ADCIMCON2__DIFF16" />
            <bitfield caption="AN17 Signed Data Mode bit" mask="0x00000004" name="SIGN17" values="ADCIMCON2__SIGN17" />
            <bitfield caption="AN17 Mode bit" mask="0x00000008" name="DIFF17" values="ADCIMCON2__DIFF17" />
            <bitfield caption="AN18 Signed Data Mode bit" mask="0x00000010" name="SIGN18" values="ADCIMCON2__SIGN18" />
            <bitfield caption="AN18 Mode bit" mask="0x00000020" name="DIFF18" values="ADCIMCON2__DIFF18" />
            <bitfield caption="AN19 Signed Data Mode bit" mask="0x00000040" name="SIGN19" values="ADCIMCON2__SIGN19" />
            <bitfield caption="AN19 Mode bit" mask="0x00000080" name="DIFF19" values="ADCIMCON2__DIFF19" />
            <bitfield caption="AN20 Signed Data Mode bit" mask="0x00000100" name="SIGN20" values="ADCIMCON2__SIGN20" />
            <bitfield caption="AN20 Mode bit" mask="0x00000200" name="DIFF20" values="ADCIMCON2__DIFF20" />
            <bitfield caption="AN21 Signed Data Mode bit" mask="0x00000400" name="SIGN21" values="ADCIMCON2__SIGN21" />
            <bitfield caption="AN21 Mode bit" mask="0x00000800" name="DIFF21" values="ADCIMCON2__DIFF21" />
            <bitfield caption="AN22 Signed Data Mode bit" mask="0x00001000" name="SIGN22" values="ADCIMCON2__SIGN22" />
            <bitfield caption="AN22 Mode bit" mask="0x00002000" name="DIFF22" values="ADCIMCON2__DIFF22" />
            <bitfield caption="AN23 Signed Data Mode bit" mask="0x00004000" name="SIGN23" values="ADCIMCON2__SIGN23" />
            <bitfield caption="AN23 Mode bit" mask="0x00008000" name="DIFF23" values="ADCIMCON2__DIFF23" />
            <bitfield caption="AN24 Signed Data Mode bit" mask="0x00010000" name="SIGN24" values="ADCIMCON2__SIGN24" />
            <bitfield caption="AN24 Mode bit" mask="0x00020000" name="DIFF24" values="ADCIMCON2__DIFF24" />
            <bitfield caption="AN25 Signed Data Mode bit" mask="0x00040000" name="SIGN25" values="ADCIMCON2__SIGN25" />
            <bitfield caption="AN25 Mode bit" mask="0x00080000" name="DIFF25" values="ADCIMCON2__DIFF25" />
            <bitfield caption="AN26 Signed Data Mode bit" mask="0x00100000" name="SIGN26" values="ADCIMCON2__SIGN26" />
            <bitfield caption="AN26 Mode bit" mask="0x00200000" name="DIFF26" values="ADCIMCON2__DIFF26" />
            <bitfield caption="AN27 Signed Data Mode bit" mask="0x00400000" name="SIGN27" values="ADCIMCON2__SIGN27" />
            <bitfield caption="AN27 Mode bit" mask="0x00800000" name="DIFF27" values="ADCIMCON2__DIFF27" />
         </register>
         <register caption="ADC Input Mode Control Register 3" name="ADCIMCON3" offset="0x60" rw="RW" size="4">
            <bitfield caption="AN33 Signed Data Mode bit" mask="0x00000004" name="SIGN33" values="ADCIMCON3__SIGN33" />
            <bitfield caption="AN33 Mode bit" mask="0x00000008" name="DIFF33" values="ADCIMCON3__DIFF33" />
            <bitfield caption="AN34 Signed Data Mode bit" mask="0x00000010" name="SIGN34" values="ADCIMCON3__SIGN34" />
            <bitfield caption="AN34 Mode bit" mask="0x00000020" name="DIFF34" values="ADCIMCON3__DIFF34" />
            <bitfield caption="AN35 Signed Data Mode bit" mask="0x00000040" name="SIGN35" values="ADCIMCON3__SIGN35" />
            <bitfield caption="AN35 Mode bit" mask="0x00000080" name="DIFF35" values="ADCIMCON3__DIFF35" />
            <bitfield caption="AN36 Signed Data Mode bit" mask="0x00000100" name="SIGN36" values="ADCIMCON3__SIGN36" />
            <bitfield caption="AN36 Mode bit" mask="0x00000200" name="DIFF36" values="ADCIMCON3__DIFF36" />
            <bitfield caption="AN37 Signed Data Mode bit" mask="0x00000400" name="SIGN37" values="ADCIMCON3__SIGN37" />
            <bitfield caption="AN37 Mode bit" mask="0x00000800" name="DIFF37" values="ADCIMCON3__DIFF37" />
            <bitfield caption="AN38 Signed Data Mode bit" mask="0x00001000" name="SIGN38" values="ADCIMCON3__SIGN38" />
            <bitfield caption="AN38 Mode bit" mask="0x00002000" name="DIFF38" values="ADCIMCON3__DIFF38" />
            <bitfield caption="AN39 Signed Data Mode bit" mask="0x00004000" name="SIGN39" values="ADCIMCON3__SIGN39" />
            <bitfield caption="AN39 Mode bit" mask="0x00008000" name="DIFF39" values="ADCIMCON3__DIFF39" />
            <bitfield caption="AN40 Signed Data Mode bit" mask="0x00010000" name="SIGN40" values="ADCIMCON3__SIGN40" />
            <bitfield caption="AN40 Mode bit" mask="0x00020000" name="DIFF40" values="ADCIMCON3__DIFF40" />
            <bitfield caption="AN41 Signed Data Mode bit" mask="0x00040000" name="SIGN41" values="ADCIMCON3__SIGN41" />
            <bitfield caption="AN41 Mode bit" mask="0x00080000" name="DIFF41" values="ADCIMCON3__DIFF41" />
            <bitfield caption="AN45 Signed Data Mode bit" mask="0x04000000" name="SIGN45" values="ADCIMCON3__SIGN45" />
            <bitfield caption="AN45 Mode bit" mask="0x08000000" name="DIFF45" values="ADCIMCON3__DIFF45" />
            <bitfield caption="AN46 Signed Data Mode bit" mask="0x10000000" name="SIGN46" values="ADCIMCON3__SIGN46" />
            <bitfield caption="AN46 Mode bit" mask="0x20000000" name="DIFF46" values="ADCIMCON3__DIFF46" />
            <bitfield caption="AN47 Signed Data Mode bit" mask="0x40000000" name="SIGN47" values="ADCIMCON3__SIGN47" />
            <bitfield caption="AN47 Mode bit" mask="0x80000000" name="DIFF47" values="ADCIMCON3__DIFF47" />
         </register>
         <register caption="ADC Input Mode Control Register 4" name="ADCIMCON4" offset="0x70" rw="RW" size="4">
            <bitfield caption="AN48 Signed Data Mode bit" mask="0x00000001" name="SIGN48" values="ADCIMCON4__SIGN48" />
            <bitfield caption="AN48 Mode bit" mask="0x00000002" name="DIFF48" values="ADCIMCON4__DIFF48" />
            <bitfield caption="AN41 Signed Data Mode bit" mask="0x00000004" name="SIGN49" values="ADCIMCON4__SIGN49" />
            <bitfield caption="AN49 Mode bit" mask="0x00000008" name="DIFF49" values="ADCIMCON4__DIFF49" />
         </register>
         <register caption="ADC Global Interrupt Enable Register 1" name="ADCGIRQEN1" offset="0x80" rw="RW" size="4">
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00000001" name="AGIEN0" values="ADCGIRQEN1__AGIEN0" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00000002" name="AGIEN1" values="ADCGIRQEN1__AGIEN1" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00000004" name="AGIEN2" values="ADCGIRQEN1__AGIEN2" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00000008" name="AGIEN3" values="ADCGIRQEN1__AGIEN3" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00000010" name="AGIEN4" values="ADCGIRQEN1__AGIEN4" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00000020" name="AGIEN5" values="ADCGIRQEN1__AGIEN5" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00000040" name="AGIEN6" values="ADCGIRQEN1__AGIEN6" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00000080" name="AGIEN7" values="ADCGIRQEN1__AGIEN7" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00000100" name="AGIEN8" values="ADCGIRQEN1__AGIEN8" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00000200" name="AGIEN9" values="ADCGIRQEN1__AGIEN9" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00000400" name="AGIEN10" values="ADCGIRQEN1__AGIEN10" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00000800" name="AGIEN11" values="ADCGIRQEN1__AGIEN11" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00001000" name="AGIEN12" values="ADCGIRQEN1__AGIEN12" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00002000" name="AGIEN13" values="ADCGIRQEN1__AGIEN13" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00004000" name="AGIEN14" values="ADCGIRQEN1__AGIEN14" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00008000" name="AGIEN15" values="ADCGIRQEN1__AGIEN15" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00010000" name="AGIEN16" values="ADCGIRQEN1__AGIEN16" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00020000" name="AGIEN17" values="ADCGIRQEN1__AGIEN17" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00040000" name="AGIEN18" values="ADCGIRQEN1__AGIEN18" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00080000" name="AGIEN19" values="ADCGIRQEN1__AGIEN19" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00100000" name="AGIEN20" values="ADCGIRQEN1__AGIEN20" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00200000" name="AGIEN21" values="ADCGIRQEN1__AGIEN21" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00400000" name="AGIEN22" values="ADCGIRQEN1__AGIEN22" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00800000" name="AGIEN23" values="ADCGIRQEN1__AGIEN23" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x01000000" name="AGIEN24" values="ADCGIRQEN1__AGIEN24" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x02000000" name="AGIEN25" values="ADCGIRQEN1__AGIEN25" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x04000000" name="AGIEN26" values="ADCGIRQEN1__AGIEN26" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x08000000" name="AGIEN27" values="ADCGIRQEN1__AGIEN27" />
         </register>
         <register caption="ADC Global Interrupt Enable Register 2" name="ADCGIRQEN2" offset="0x90" rw="RW" size="4">
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00000001" name="AGIEN32" values="ADCGIRQEN2__AGIEN32" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00000002" name="AGIEN33" values="ADCGIRQEN2__AGIEN33" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00000004" name="AGIEN34" values="ADCGIRQEN2__AGIEN34" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00000008" name="AGIEN35" values="ADCGIRQEN2__AGIEN35" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00000010" name="AGIEN36" values="ADCGIRQEN2__AGIEN36" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00000020" name="AGIEN37" values="ADCGIRQEN2__AGIEN37" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00000040" name="AGIEN38" values="ADCGIRQEN2__AGIEN38" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00000080" name="AGIEN39" values="ADCGIRQEN2__AGIEN39" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00000100" name="AGIEN40" values="ADCGIRQEN2__AGIEN40" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00000200" name="AGIEN41" values="ADCGIRQEN2__AGIEN41" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00002000" name="AGIEN45" values="ADCGIRQEN2__AGIEN45" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00004000" name="AGIEN46" values="ADCGIRQEN2__AGIEN46" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00008000" name="AGIEN47" values="ADCGIRQEN2__AGIEN47" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00010000" name="AGIEN48" values="ADCGIRQEN2__AGIEN48" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00020000" name="AGIEN49" values="ADCGIRQEN2__AGIEN49" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00040000" name="AGIEN50" values="ADCGIRQEN2__AGIEN50" />
            <bitfield caption="ADC Global Interrupt Enable bit" mask="0x00200000" name="AGIEN53" values="ADCGIRQEN2__AGIEN53" />
         </register>
         <register caption="ADC Common Scan Select Register 1" name="ADCCSS1" offset="0xa0" rw="RW" size="4">
            <bitfield caption="Analog Common Scan Select bits" mask="0x00000001" name="CSS0" values="ADCCSS1__CSS0" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00000002" name="CSS1" values="ADCCSS1__CSS1" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00000004" name="CSS2" values="ADCCSS1__CSS2" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00000008" name="CSS3" values="ADCCSS1__CSS3" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00000010" name="CSS4" values="ADCCSS1__CSS4" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00000020" name="CSS5" values="ADCCSS1__CSS5" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00000040" name="CSS6" values="ADCCSS1__CSS6" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00000080" name="CSS7" values="ADCCSS1__CSS7" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00000100" name="CSS8" values="ADCCSS1__CSS8" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00000200" name="CSS9" values="ADCCSS1__CSS9" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00000400" name="CSS10" values="ADCCSS1__CSS10" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00000800" name="CSS11" values="ADCCSS1__CSS11" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00001000" name="CSS12" values="ADCCSS1__CSS12" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00002000" name="CSS13" values="ADCCSS1__CSS13" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00004000" name="CSS14" values="ADCCSS1__CSS14" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00008000" name="CSS15" values="ADCCSS1__CSS15" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00010000" name="CSS16" values="ADCCSS1__CSS16" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00020000" name="CSS17" values="ADCCSS1__CSS17" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00040000" name="CSS18" values="ADCCSS1__CSS18" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00080000" name="CSS19" values="ADCCSS1__CSS19" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00100000" name="CSS20" values="ADCCSS1__CSS20" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00200000" name="CSS21" values="ADCCSS1__CSS21" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00400000" name="CSS22" values="ADCCSS1__CSS22" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00800000" name="CSS23" values="ADCCSS1__CSS23" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x01000000" name="CSS24" values="ADCCSS1__CSS24" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x02000000" name="CSS25" values="ADCCSS1__CSS25" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x04000000" name="CSS26" values="ADCCSS1__CSS26" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x08000000" name="CSS27" values="ADCCSS1__CSS27" />
         </register>
         <register caption="ADC Common Scan Select Register 2" name="ADCCSS2" offset="0xb0" rw="RW" size="4">
            <bitfield caption="Analog Common Scan Select bits" mask="0x00000002" name="CSS33" values="ADCCSS2__CSS33" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00000004" name="CSS34" values="ADCCSS2__CSS34" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00000008" name="CSS35" values="ADCCSS2__CSS35" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00000010" name="CSS36" values="ADCCSS2__CSS36" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00000020" name="CSS37" values="ADCCSS2__CSS37" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00000040" name="CSS38" values="ADCCSS2__CSS38" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00000080" name="CSS39" values="ADCCSS2__CSS39" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00000100" name="CSS40" values="ADCCSS2__CSS40" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00000200" name="CSS41" values="ADCCSS2__CSS41" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00002000" name="CSS45" values="ADCCSS2__CSS45" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00004000" name="CSS46" values="ADCCSS2__CSS46" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00008000" name="CSS47" values="ADCCSS2__CSS47" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00010000" name="CSS48" values="ADCCSS2__CSS48" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00020000" name="CSS49" values="ADCCSS2__CSS49" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00040000" name="CSS50" values="ADCCSS2__CSS50" />
            <bitfield caption="Analog Common Scan Select bits" mask="0x00200000" name="CSS53" values="ADCCSS2__CSS53" />
         </register>
         <register caption="ADC Data Ready Status Register 1" name="ADCDSTAT1" offset="0xc0" rw="R" size="4">
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00000001" name="ARDY0" values="ADCDSTAT1__ARDY0" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00000002" name="ARDY1" values="ADCDSTAT1__ARDY1" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00000004" name="ARDY2" values="ADCDSTAT1__ARDY2" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00000008" name="ARDY3" values="ADCDSTAT1__ARDY3" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00000010" name="ARDY4" values="ADCDSTAT1__ARDY4" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00000020" name="ARDY5" values="ADCDSTAT1__ARDY5" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00000040" name="ARDY6" values="ADCDSTAT1__ARDY6" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00000080" name="ARDY7" values="ADCDSTAT1__ARDY7" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00000100" name="ARDY8" values="ADCDSTAT1__ARDY8" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00000200" name="ARDY9" values="ADCDSTAT1__ARDY9" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00000400" name="ARDY10" values="ADCDSTAT1__ARDY10" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00000800" name="ARDY11" values="ADCDSTAT1__ARDY11" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00001000" name="ARDY12" values="ADCDSTAT1__ARDY12" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00002000" name="ARDY13" values="ADCDSTAT1__ARDY13" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00004000" name="ARDY14" values="ADCDSTAT1__ARDY14" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00008000" name="ARDY15" values="ADCDSTAT1__ARDY15" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00010000" name="ARDY16" values="ADCDSTAT1__ARDY16" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00020000" name="ARDY17" values="ADCDSTAT1__ARDY17" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00040000" name="ARDY18" values="ADCDSTAT1__ARDY18" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00080000" name="ARDY19" values="ADCDSTAT1__ARDY19" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00100000" name="ARDY20" values="ADCDSTAT1__ARDY20" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00200000" name="ARDY21" values="ADCDSTAT1__ARDY21" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00400000" name="ARDY22" values="ADCDSTAT1__ARDY22" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00800000" name="ARDY23" values="ADCDSTAT1__ARDY23" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x01000000" name="ARDY24" values="ADCDSTAT1__ARDY24" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x02000000" name="ARDY25" values="ADCDSTAT1__ARDY25" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x04000000" name="ARDY26" values="ADCDSTAT1__ARDY26" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x08000000" name="ARDY27" values="ADCDSTAT1__ARDY27" />
         </register>
         <register caption="ADC Data Ready Status Register 2" name="ADCDSTAT2" offset="0xd0" rw="R" size="4">
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00000002" name="ARDY33" values="ADCDSTAT2__ARDY33" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00000004" name="ARDY34" values="ADCDSTAT2__ARDY34" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00000008" name="ARDY35" values="ADCDSTAT2__ARDY35" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00000010" name="ARDY36" values="ADCDSTAT2__ARDY36" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00000020" name="ARDY37" values="ADCDSTAT2__ARDY37" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00000040" name="ARDY38" values="ADCDSTAT2__ARDY38" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00000080" name="ARDY39" values="ADCDSTAT2__ARDY39" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00000100" name="ARDY40" values="ADCDSTAT2__ARDY40" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00000200" name="ARDY41" values="ADCDSTAT2__ARDY41" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00002000" name="ARDY45" values="ADCDSTAT2__ARDY45" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00004000" name="ARDY46" values="ADCDSTAT2__ARDY46" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00008000" name="ARDY47" values="ADCDSTAT2__ARDY47" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00010000" name="ARDY48" values="ADCDSTAT2__ARDY48" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00020000" name="ARDY49" values="ADCDSTAT2__ARDY49" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00040000" name="ARDY50" values="ADCDSTAT2__ARDY50" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00080000" name="ARDY51" values="ADCDSTAT2__ARDY51" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00100000" name="ARDY52" values="ADCDSTAT2__ARDY52" />
            <bitfield caption="Conversion Data Ready for Corresponding Analog Input Ready bits" mask="0x00200000" name="ARDY53" values="ADCDSTAT2__ARDY53" />
         </register>
         <register caption="ADC Digital Comparator 'x' Enable Register ('x' = 1 through 4)" name="ADCCMPEN1" offset="0xe0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CMPE0" />
            <bitfield mask="0x00000002" name="CMPE1" />
            <bitfield mask="0x00000004" name="CMPE2" />
            <bitfield mask="0x00000008" name="CMPE3" />
            <bitfield mask="0x00000010" name="CMPE4" />
            <bitfield mask="0x00000020" name="CMPE5" />
            <bitfield mask="0x00000040" name="CMPE6" />
            <bitfield mask="0x00000080" name="CMPE7" />
            <bitfield mask="0x00000100" name="CMPE8" />
            <bitfield mask="0x00000200" name="CMPE9" />
            <bitfield mask="0x00000400" name="CMPE10" />
            <bitfield mask="0x00000800" name="CMPE11" />
            <bitfield mask="0x00001000" name="CMPE12" />
            <bitfield mask="0x00002000" name="CMPE13" />
            <bitfield mask="0x00004000" name="CMPE14" />
            <bitfield mask="0x00008000" name="CMPE15" />
            <bitfield mask="0x00010000" name="CMPE16" />
            <bitfield mask="0x00020000" name="CMPE17" />
            <bitfield mask="0x00040000" name="CMPE18" />
            <bitfield mask="0x00080000" name="CMPE19" />
            <bitfield mask="0x00100000" name="CMPE20" />
            <bitfield mask="0x00200000" name="CMPE21" />
            <bitfield mask="0x00400000" name="CMPE22" />
            <bitfield mask="0x00800000" name="CMPE23" />
            <bitfield mask="0x01000000" name="CMPE24" />
            <bitfield mask="0x02000000" name="CMPE25" />
            <bitfield mask="0x04000000" name="CMPE26" />
            <bitfield mask="0x08000000" name="CMPE27" />
         </register>
         <register caption="ADC Digital Comparator 'x' Enable Register ('x' = 1 through 4)" name="ADCCMPEN2" offset="0x100" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CMPE0" />
            <bitfield mask="0x00000002" name="CMPE1" />
            <bitfield mask="0x00000004" name="CMPE2" />
            <bitfield mask="0x00000008" name="CMPE3" />
            <bitfield mask="0x00000010" name="CMPE4" />
            <bitfield mask="0x00000020" name="CMPE5" />
            <bitfield mask="0x00000040" name="CMPE6" />
            <bitfield mask="0x00000080" name="CMPE7" />
            <bitfield mask="0x00000100" name="CMPE8" />
            <bitfield mask="0x00000200" name="CMPE9" />
            <bitfield mask="0x00000400" name="CMPE10" />
            <bitfield mask="0x00000800" name="CMPE11" />
            <bitfield mask="0x00001000" name="CMPE12" />
            <bitfield mask="0x00002000" name="CMPE13" />
            <bitfield mask="0x00004000" name="CMPE14" />
            <bitfield mask="0x00008000" name="CMPE15" />
            <bitfield mask="0x00010000" name="CMPE16" />
            <bitfield mask="0x00020000" name="CMPE17" />
            <bitfield mask="0x00040000" name="CMPE18" />
            <bitfield mask="0x00080000" name="CMPE19" />
            <bitfield mask="0x00100000" name="CMPE20" />
            <bitfield mask="0x00200000" name="CMPE21" />
            <bitfield mask="0x00400000" name="CMPE22" />
            <bitfield mask="0x00800000" name="CMPE23" />
            <bitfield mask="0x01000000" name="CMPE24" />
            <bitfield mask="0x02000000" name="CMPE25" />
            <bitfield mask="0x04000000" name="CMPE26" />
            <bitfield mask="0x08000000" name="CMPE27" />
         </register>
         <register caption="ADC Digital Comparator 'x' Enable Register ('x' = 1 through 4)" name="ADCCMPEN3" offset="0x120" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CMPE0" />
            <bitfield mask="0x00000002" name="CMPE1" />
            <bitfield mask="0x00000004" name="CMPE2" />
            <bitfield mask="0x00000008" name="CMPE3" />
            <bitfield mask="0x00000010" name="CMPE4" />
            <bitfield mask="0x00000020" name="CMPE5" />
            <bitfield mask="0x00000040" name="CMPE6" />
            <bitfield mask="0x00000080" name="CMPE7" />
            <bitfield mask="0x00000100" name="CMPE8" />
            <bitfield mask="0x00000200" name="CMPE9" />
            <bitfield mask="0x00000400" name="CMPE10" />
            <bitfield mask="0x00000800" name="CMPE11" />
            <bitfield mask="0x00001000" name="CMPE12" />
            <bitfield mask="0x00002000" name="CMPE13" />
            <bitfield mask="0x00004000" name="CMPE14" />
            <bitfield mask="0x00008000" name="CMPE15" />
            <bitfield mask="0x00010000" name="CMPE16" />
            <bitfield mask="0x00020000" name="CMPE17" />
            <bitfield mask="0x00040000" name="CMPE18" />
            <bitfield mask="0x00080000" name="CMPE19" />
            <bitfield mask="0x00100000" name="CMPE20" />
            <bitfield mask="0x00200000" name="CMPE21" />
            <bitfield mask="0x00400000" name="CMPE22" />
            <bitfield mask="0x00800000" name="CMPE23" />
            <bitfield mask="0x01000000" name="CMPE24" />
            <bitfield mask="0x02000000" name="CMPE25" />
            <bitfield mask="0x04000000" name="CMPE26" />
            <bitfield mask="0x08000000" name="CMPE27" />
         </register>
         <register caption="ADC Digital Comparator 'x' Enable Register ('x' = 1 through 4)" name="ADCCMPEN4" offset="0x140" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CMPE0" />
            <bitfield mask="0x00000002" name="CMPE1" />
            <bitfield mask="0x00000004" name="CMPE2" />
            <bitfield mask="0x00000008" name="CMPE3" />
            <bitfield mask="0x00000010" name="CMPE4" />
            <bitfield mask="0x00000020" name="CMPE5" />
            <bitfield mask="0x00000040" name="CMPE6" />
            <bitfield mask="0x00000080" name="CMPE7" />
            <bitfield mask="0x00000100" name="CMPE8" />
            <bitfield mask="0x00000200" name="CMPE9" />
            <bitfield mask="0x00000400" name="CMPE10" />
            <bitfield mask="0x00000800" name="CMPE11" />
            <bitfield mask="0x00001000" name="CMPE12" />
            <bitfield mask="0x00002000" name="CMPE13" />
            <bitfield mask="0x00004000" name="CMPE14" />
            <bitfield mask="0x00008000" name="CMPE15" />
            <bitfield mask="0x00010000" name="CMPE16" />
            <bitfield mask="0x00020000" name="CMPE17" />
            <bitfield mask="0x00040000" name="CMPE18" />
            <bitfield mask="0x00080000" name="CMPE19" />
            <bitfield mask="0x00100000" name="CMPE20" />
            <bitfield mask="0x00200000" name="CMPE21" />
            <bitfield mask="0x00400000" name="CMPE22" />
            <bitfield mask="0x00800000" name="CMPE23" />
            <bitfield mask="0x01000000" name="CMPE24" />
            <bitfield mask="0x02000000" name="CMPE25" />
            <bitfield mask="0x04000000" name="CMPE26" />
            <bitfield mask="0x08000000" name="CMPE27" />
         </register>
         <register caption="ADC Digital Comparator" name="ADCCMP1" offset="0xf0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="DCMPLO" />
            <bitfield mask="0xFFFF0000" name="DCMPHI" />
         </register>
         <register caption="ADC Digital Comparator" name="ADCCMP2" offset="0x110" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="DCMPLO" />
            <bitfield mask="0xFFFF0000" name="DCMPHI" />
         </register>
         <register caption="ADC Digital Comparator" name="ADCCMP3" offset="0x130" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="DCMPLO" />
            <bitfield mask="0xFFFF0000" name="DCMPHI" />
         </register>
         <register caption="ADC Digital Comparator" name="ADCCMP4" offset="0x150" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="DCMPLO" />
            <bitfield mask="0xFFFF0000" name="DCMPHI" />
         </register>
         <register caption="ADC Digital Filter Register" name="ADCFLTR1" offset="0x1a0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="FLTRDATA" />
            <bitfield caption="Digital Filter Analog Input Selection bits" mask="0x001F0000" name="CHNLID" values="ADCFLTR1__CHNLID" />
            <bitfield caption="Digital Filter 'x' Data Ready Status bit" mask="0x01000000" name="AFRDY" values="ADCFLTR1__AFRDY" />
            <bitfield caption="Digital Filter 'x' Interrupt Enable bit" mask="0x02000000" name="AFGIEN" values="ADCFLTR1__AFGIEN" />
            <bitfield caption="Oversampling Filter Ratio bits" mask="0x1C000000" name="OVRSAM" values="ADCFLTR1__OVRSAM" />
            <bitfield caption="ADC Filter Mode bit" mask="0x20000000" name="DFMODE" values="ADCFLTR1__DFMODE" />
            <bitfield caption="Filter Significant Data Length bit" mask="0x40000000" name="DATA16EN" values="ADCFLTR1__DATA16EN" />
            <bitfield caption="Digital Filter 'x' Enable bit" mask="0x80000000" name="AFEN" values="ADCFLTR1__AFEN" />
         </register>
         <register caption="ADC Digital Filter Register" name="ADCFLTR2" offset="0x1b0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="FLTRDATA" />
            <bitfield caption="Digital Filter Analog Input Selection bits" mask="0x001F0000" name="CHNLID" values="ADCFLTR2__CHNLID" />
            <bitfield caption="Digital Filter 'x' Data Ready Status bit" mask="0x01000000" name="AFRDY" values="ADCFLTR2__AFRDY" />
            <bitfield caption="Digital Filter 'x' Interrupt Enable bit" mask="0x02000000" name="AFGIEN" values="ADCFLTR2__AFGIEN" />
            <bitfield caption="Oversampling Filter Ratio bits" mask="0x1C000000" name="OVRSAM" values="ADCFLTR2__OVRSAM" />
            <bitfield caption="ADC Filter Mode bit" mask="0x20000000" name="DFMODE" values="ADCFLTR2__DFMODE" />
            <bitfield caption="Filter Significant Data Length bit" mask="0x40000000" name="DATA16EN" values="ADCFLTR2__DATA16EN" />
            <bitfield caption="Digital Filter 'x' Enable bit" mask="0x80000000" name="AFEN" values="ADCFLTR2__AFEN" />
         </register>
         <register caption="ADC Digital Filter Register" name="ADCFLTR3" offset="0x1c0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="FLTRDATA" />
            <bitfield caption="Digital Filter Analog Input Selection bits" mask="0x001F0000" name="CHNLID" values="ADCFLTR3__CHNLID" />
            <bitfield caption="Digital Filter 'x' Data Ready Status bit" mask="0x01000000" name="AFRDY" values="ADCFLTR3__AFRDY" />
            <bitfield caption="Digital Filter 'x' Interrupt Enable bit" mask="0x02000000" name="AFGIEN" values="ADCFLTR3__AFGIEN" />
            <bitfield caption="Oversampling Filter Ratio bits" mask="0x1C000000" name="OVRSAM" values="ADCFLTR3__OVRSAM" />
            <bitfield caption="ADC Filter Mode bit" mask="0x20000000" name="DFMODE" values="ADCFLTR3__DFMODE" />
            <bitfield caption="Filter Significant Data Length bit" mask="0x40000000" name="DATA16EN" values="ADCFLTR3__DATA16EN" />
            <bitfield caption="Digital Filter 'x' Enable bit" mask="0x80000000" name="AFEN" values="ADCFLTR3__AFEN" />
         </register>
         <register caption="ADC Digital Filter Register" name="ADCFLTR4" offset="0x1d0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="FLTRDATA" />
            <bitfield caption="Digital Filter Analog Input Selection bits" mask="0x001F0000" name="CHNLID" values="ADCFLTR4__CHNLID" />
            <bitfield caption="Digital Filter 'x' Data Ready Status bit" mask="0x01000000" name="AFRDY" values="ADCFLTR4__AFRDY" />
            <bitfield caption="Digital Filter 'x' Interrupt Enable bit" mask="0x02000000" name="AFGIEN" values="ADCFLTR4__AFGIEN" />
            <bitfield caption="Oversampling Filter Ratio bits" mask="0x1C000000" name="OVRSAM" values="ADCFLTR4__OVRSAM" />
            <bitfield caption="ADC Filter Mode bit" mask="0x20000000" name="DFMODE" values="ADCFLTR4__DFMODE" />
            <bitfield caption="Filter Significant Data Length bit" mask="0x40000000" name="DATA16EN" values="ADCFLTR4__DATA16EN" />
            <bitfield caption="Digital Filter 'x' Enable bit" mask="0x80000000" name="AFEN" values="ADCFLTR4__AFEN" />
         </register>
         <register caption="ADC Trigger Source 1 Register" name="ADCTRG1" offset="0x200" rw="RW" size="4">
            <bitfield caption="Trigger Source for Conversion of ADC0 Module Select bits" mask="0x0000001F" name="TRGSRC0" values="ADCTRG1__TRGSRC0" />
            <bitfield caption="Trigger Source for Conversion of ADC1 Module Select bits" mask="0x00001F00" name="TRGSRC1" values="ADCTRG1__TRGSRC1" />
            <bitfield caption="Trigger Source for Conversion of ADC2 Module Select bits" mask="0x001F0000" name="TRGSRC2" values="ADCTRG1__TRGSRC2" />
            <bitfield caption="Trigger Source for Conversion of ADC3 Module Select bits" mask="0x1F000000" name="TRGSRC3" values="ADCTRG1__TRGSRC3" />
         </register>
         <register caption="ADC Trigger Source 2 Register" name="ADCTRG2" offset="0x210" rw="RW" size="4">
            <bitfield caption="Trigger Source for Conversion of ADC4 Module Select bits" mask="0x0000001F" name="TRGSRC4" values="ADCTRG2__TRGSRC4" />
            <bitfield caption="Trigger Source for Conversion of ADC5 Module Select bits" mask="0x00001F00" name="TRGSRC5" values="ADCTRG2__TRGSRC5" />
            <bitfield caption="Trigger Source for Conversion of Analog Input AN6 Select bits" mask="0x001F0000" name="TRGSRC6" values="ADCTRG2__TRGSRC6" />
            <bitfield caption="Trigger Source for Conversion of Analog Input AN7 Select bits" mask="0x1F000000" name="TRGSRC7" values="ADCTRG2__TRGSRC7" />
         </register>
         <register caption="ADC Trigger Source 3 Register" name="ADCTRG3" offset="0x220" rw="RW" size="4">
            <bitfield caption="Trigger Source for Conversion of Analog Input AN8 Select bits" mask="0x0000001F" name="TRGSRC8" values="ADCTRG3__TRGSRC8" />
            <bitfield caption="Trigger Source for Conversion of Analog Input AN9 Select bits" mask="0x00001F00" name="TRGSRC9" values="ADCTRG3__TRGSRC9" />
            <bitfield caption="Trigger Source for Conversion of Analog Input AN10 Select bits" mask="0x001F0000" name="TRGSRC10" values="ADCTRG3__TRGSRC10" />
            <bitfield caption="Trigger Source for Conversion of Analog Input AN11 Select bits" mask="0x1F000000" name="TRGSRC11" values="ADCTRG3__TRGSRC11" />
         </register>
         <register caption="ADC Trigger Source 4 Register" name="ADCTRG4" offset="0x230" rw="RW" size="4">
            <bitfield caption="Trigger Source for Conversion of Analog Input AN12 Select bits" mask="0x0000001F" name="TRGSRC12" values="ADCTRG4__TRGSRC12" />
            <bitfield caption="Trigger Source for Conversion of Analog Input AN13 Select bits" mask="0x00001F00" name="TRGSRC13" values="ADCTRG4__TRGSRC13" />
            <bitfield caption="Trigger Source for Conversion of Analog Input AN14 Select bits" mask="0x001F0000" name="TRGSRC14" values="ADCTRG4__TRGSRC14" />
            <bitfield caption="Trigger Source for Conversion of Analog Input AN15 Select bits" mask="0x1F000000" name="TRGSRC15" values="ADCTRG4__TRGSRC15" />
         </register>
         <register caption="ADC Trigger Source 5 Register" name="ADCTRG5" offset="0x240" rw="RW" size="4">
            <bitfield caption="Trigger Source for Conversion of Analog Input AN16 Select bits" mask="0x0000001F" name="TRGSRC16" values="ADCTRG5__TRGSRC16" />
            <bitfield caption="Trigger Source for Conversion of Analog Input AN17 Select bits" mask="0x00001F00" name="TRGSRC17" values="ADCTRG5__TRGSRC17" />
            <bitfield caption="Trigger Source for Conversion of Analog Input AN18 Select bits" mask="0x001F0000" name="TRGSRC18" values="ADCTRG5__TRGSRC18" />
            <bitfield caption="Trigger Source for Conversion of Analog Input AN19 Select bits" mask="0x1F000000" name="TRGSRC19" values="ADCTRG5__TRGSRC19" />
         </register>
         <register caption="ADC Trigger Source 6 Register" name="ADCTRG6" offset="0x250" rw="RW" size="4">
            <bitfield caption="Trigger Source for Conversion of Analog Input AN20 Select bits" mask="0x0000001F" name="TRGSRC20" values="ADCTRG6__TRGSRC20" />
            <bitfield caption="Trigger Source for Conversion of Analog Input AN21 Select bits" mask="0x00001F00" name="TRGSRC21" values="ADCTRG6__TRGSRC21" />
            <bitfield caption="Trigger Source for Conversion of Analog Input AN22 Select bits" mask="0x001F0000" name="TRGSRC22" values="ADCTRG6__TRGSRC22" />
            <bitfield caption="Trigger Source for Conversion of Analog Input AN23 Select bits" mask="0x1F000000" name="TRGSRC23" values="ADCTRG6__TRGSRC23" />
         </register>
         <register caption="ADC Trigger Source 7 Register" name="ADCTRG7" offset="0x260" rw="RW" size="4">            <bitfield caption="Trigger Source for Conversion of Analog Input AN24 Select bits" mask="0x0000001F" name="TRGSRC24" values="ADCTRG7__TRGSRC24" />
            <bitfield caption="Trigger Source for Conversion of Analog Input AN25 Select bits" mask="0x00001F00" name="TRGSRC25" values="ADCTRG7__TRGSRC25" />
            <bitfield caption="Trigger Source for Conversion of Analog Input AN26 Select bits" mask="0x001F0000" name="TRGSRC26" values="ADCTRG7__TRGSRC26" />
            <bitfield caption="Trigger Source for Conversion of Analog Input AN27 Select bits" mask="0x1F000000" name="TRGSRC27" values="ADCTRG7__TRGSRC27" />
         </register>
         <register caption="ADC Digital Comparator 1 Control Register" name="ADCCMPCON1" offset="0x280" rw="RW" size="4">
            <bitfield caption="Low/Low Digital Comparator 0 Event bit" mask="0x00000001" name="IELOLO" values="ADCCMPCON1__IELOLO" />
            <bitfield caption="Low/High Digital Comparator 0 Event bit" mask="0x00000002" name="IELOHI" values="ADCCMPCON1__IELOHI" />
            <bitfield caption="High/Low Digital Comparator 0 Event bit" mask="0x00000004" name="IEHILO" values="ADCCMPCON1__IEHILO" />
            <bitfield caption="High/High Digital Comparator 0 Event bit" mask="0x00000008" name="IEHIHI" values="ADCCMPCON1__IEHIHI" />
            <bitfield caption="Between Low/High Digital Comparator 1 Event bit" mask="0x00000010" name="IEBTWN" values="ADCCMPCON1__IEBTWN" />
            <bitfield caption="Digital Comparator 1 Output True Event Status bit" mask="0x00000020" name="DCMPED" values="ADCCMPCON1__DCMPED" />
            <bitfield caption="Digital Comparator 1 Global Interrupt Enable bit" mask="0x00000040" name="DCMPGIEN" values="ADCCMPCON1__DCMPGIEN" />
            <bitfield caption="Digital Comparator 1 Enable bit" mask="0x00000080" name="ENDCMP" values="ADCCMPCON1__ENDCMP" />
            <bitfield caption="Digital Comparator 1 Analog Input Identification bits" mask="0x00003F00" name="AINID" values="ADCCMPCON1__AINID" />
            <bitfield mask="0xFFFF0000" name="CVDDATA" />
         </register>
         <register caption="ADC Digital Comparator 'x' Control Register" name="ADCCMPCON2" offset="0x290" rw="RW" size="4">
            <bitfield caption="Low/Low Digital Comparator x Event bit" mask="0x00000001" name="IELOLO" values="ADCCMPCON2__IELOLO" />
            <bitfield caption="Low/High Digital Comparator x Event bit" mask="0x00000002" name="IELOHI" values="ADCCMPCON2__IELOHI" />
            <bitfield caption="High/Low Digital Comparator x Event bit" mask="0x00000004" name="IEHILO" values="ADCCMPCON2__IEHILO" />
            <bitfield caption="High/High Digital Comparator x Event bit" mask="0x00000008" name="IEHIHI" values="ADCCMPCON2__IEHIHI" />
            <bitfield caption="Between Low/High Digital Comparator x Event bit" mask="0x00000010" name="IEBTWN" values="ADCCMPCON2__IEBTWN" />
            <bitfield caption="Digital Comparator 'x' Output True Event Status bit" mask="0x00000020" name="DCMPED" values="ADCCMPCON2__DCMPED" />
            <bitfield caption="Digital Comparator 'x' Global Interrupt Enable bit" mask="0x00000040" name="DCMPGIEN" values="ADCCMPCON2__DCMPGIEN" />
            <bitfield caption="Digital Comparator 'x' Enable bit" mask="0x00000080" name="ENDCMP" values="ADCCMPCON2__ENDCMP" />
            <bitfield caption="Digital Comparator 'x' Analog Input Identification bits" mask="0x00001F00" name="AINID" values="ADCCMPCON2__AINID" />
         </register>
         <register caption="ADC Digital Comparator 'x' Control Register" name="ADCCMPCON3" offset="0x2a0" rw="RW" size="4">
            <bitfield caption="Low/Low Digital Comparator x Event bit" mask="0x00000001" name="IELOLO" values="ADCCMPCON3__IELOLO" />
            <bitfield caption="Low/High Digital Comparator x Event bit" mask="0x00000002" name="IELOHI" values="ADCCMPCON3__IELOHI" />
            <bitfield caption="High/Low Digital Comparator x Event bit" mask="0x00000004" name="IEHILO" values="ADCCMPCON3__IEHILO" />
            <bitfield caption="High/High Digital Comparator x Event bit" mask="0x00000008" name="IEHIHI" values="ADCCMPCON3__IEHIHI" />
            <bitfield caption="Between Low/High Digital Comparator x Event bit" mask="0x00000010" name="IEBTWN" values="ADCCMPCON3__IEBTWN" />
            <bitfield caption="Digital Comparator 'x' Output True Event Status bit" mask="0x00000020" name="DCMPED" values="ADCCMPCON3__DCMPED" />
            <bitfield caption="Digital Comparator 'x' Global Interrupt Enable bit" mask="0x00000040" name="DCMPGIEN" values="ADCCMPCON3__DCMPGIEN" />
            <bitfield caption="Digital Comparator 'x' Enable bit" mask="0x00000080" name="ENDCMP" values="ADCCMPCON3__ENDCMP" />
            <bitfield caption="Digital Comparator 'x' Analog Input Identification bits" mask="0x00001F00" name="AINID" values="ADCCMPCON3__AINID" />
         </register>
         <register caption="ADC Digital Comparator 'x' Control Register" name="ADCCMPCON4" offset="0x2b0" rw="RW" size="4">
            <bitfield caption="Low/Low Digital Comparator x Event bit" mask="0x00000001" name="IELOLO" values="ADCCMPCON4__IELOLO" />
            <bitfield caption="Low/High Digital Comparator x Event bit" mask="0x00000002" name="IELOHI" values="ADCCMPCON4__IELOHI" />
            <bitfield caption="High/Low Digital Comparator x Event bit" mask="0x00000004" name="IEHILO" values="ADCCMPCON4__IEHILO" />
            <bitfield caption="High/High Digital Comparator x Event bit" mask="0x00000008" name="IEHIHI" values="ADCCMPCON4__IEHIHI" />
            <bitfield caption="Between Low/High Digital Comparator x Event bit" mask="0x00000010" name="IEBTWN" values="ADCCMPCON4__IEBTWN" />
            <bitfield caption="Digital Comparator 'x' Output True Event Status bit" mask="0x00000020" name="DCMPED" values="ADCCMPCON4__DCMPED" />
            <bitfield caption="Digital Comparator 'x' Global Interrupt Enable bit" mask="0x00000040" name="DCMPGIEN" values="ADCCMPCON4__DCMPGIEN" />
            <bitfield caption="Digital Comparator 'x' Enable bit" mask="0x00000080" name="ENDCMP" values="ADCCMPCON4__ENDCMP" />
            <bitfield caption="Digital Comparator 'x' Analog Input Identification bits" mask="0x00001F00" name="AINID" values="ADCCMPCON4__AINID" />
         </register>
         <register caption="ADC Base Register" name="ADCBASE" offset="0x300" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="ADCBASE" />
         </register>
         <register caption="ADC DMA Status Register" name="ADCDSTAT" offset="0x310" rw="RW" size="4">
            <bitfield caption="RAM DMA Ping-Pong Buffer A Full Status bits for ADC0" mask="0x00000001" name="RAF0" values="ADCDSTAT__RAF0" />
            <bitfield caption="RAM DMA Ping-Pong Buffer A Full Status bits for ADC1" mask="0x00000002" name="RAF1" values="ADCDSTAT__RAF1" />
            <bitfield caption="RAM DMA Ping-Pong Buffer A Full Status bits for ADC2" mask="0x00000004" name="RAF2" values="ADCDSTAT__RAF2" />
            <bitfield caption="RAM DMA Ping-Pong Buffer A Full Status bits for ADC3" mask="0x00000008" name="RAF3" values="ADCDSTAT__RAF3" />
            <bitfield caption="RAM DMA Ping-Pong Buffer A Full Status bits for ADC4" mask="0x00000010" name="RAF4" values="ADCDSTAT__RAF4" />
            <bitfield caption="RAM DMA Ping-Pong Buffer A Full Status bits for ADC5" mask="0x00000020" name="RAF5" values="ADCDSTAT__RAF5" />
            <bitfield caption="RAM DMA Buffer A Full Interrupt Enable bits for ADC0" mask="0x00000100" name="RAFIEN0" values="ADCDSTAT__RAFIEN0" />
            <bitfield caption="RAM DMA Buffer A Full Interrupt Enable bits for ADC1" mask="0x00000200" name="RAFIEN1" values="ADCDSTAT__RAFIEN1" />
            <bitfield caption="RAM DMA Buffer A Full Interrupt Enable bits for ADC2" mask="0x00000400" name="RAFIEN2" values="ADCDSTAT__RAFIEN2" />
            <bitfield caption="RAM DMA Buffer A Full Interrupt Enable bits for ADC3" mask="0x00000800" name="RAFIEN3" values="ADCDSTAT__RAFIEN3" />
            <bitfield caption="RAM DMA Buffer A Full Interrupt Enable bits for ADC4" mask="0x00001000" name="RAFIEN4" values="ADCDSTAT__RAFIEN4" />
            <bitfield caption="RAM DMA Buffer A Full Interrupt Enable bits for ADC5" mask="0x00002000" name="RAFIEN5" values="ADCDSTAT__RAFIEN5" />
            <bitfield mask="0x00008000" name="DMACEN" />
            <bitfield caption="RAM DMA Buffer B Full Status bits for ADC0" mask="0x00010000" name="RBF0" values="ADCDSTAT__RBF0" />
            <bitfield caption="RAM DMA Buffer B Full Status bits for ADC1" mask="0x00020000" name="RBF1" values="ADCDSTAT__RBF1" />
            <bitfield caption="RAM DMA Buffer B Full Status bits for ADC2" mask="0x00040000" name="RBF2" values="ADCDSTAT__RBF2" />
            <bitfield caption="RAM DMA Buffer B Full Status bits for ADC3" mask="0x00080000" name="RBF3" values="ADCDSTAT__RBF3" />
            <bitfield caption="RAM DMA Buffer B Full Status bits for ADC4" mask="0x00100000" name="RBF4" values="ADCDSTAT__RBF4" />
            <bitfield caption="RAM DMA Buffer B Full Status bits for ADC5" mask="0x00200000" name="RBF5" values="ADCDSTAT__RBF5" />
            <bitfield mask="0x00800000" name="WOVERR" />
            <bitfield caption="RAM DMA Buffer B Full Interrupt Enable bits for ADC0" mask="0x01000000" name="RBFIEN0" values="ADCDSTAT__RBFIEN0" />
            <bitfield caption="RAM DMA Buffer B Full Interrupt Enable bits for ADC1" mask="0x02000000" name="RBFIEN1" values="ADCDSTAT__RBFIEN1" />
            <bitfield caption="RAM DMA Buffer B Full Interrupt Enable bits for ADC2" mask="0x04000000" name="RBFIEN2" values="ADCDSTAT__RBFIEN2" />
            <bitfield caption="RAM DMA Buffer B Full Interrupt Enable bits for ADC3" mask="0x08000000" name="RBFIEN3" values="ADCDSTAT__RBFIEN3" />
            <bitfield caption="RAM DMA Buffer B Full Interrupt Enable bits for ADC4" mask="0x10000000" name="RBFIEN4" values="ADCDSTAT__RBFIEN4" />
            <bitfield caption="RAM DMA Buffer B Full Interrupt Enable bits for ADC5" mask="0x20000000" name="RBFIEN5" values="ADCDSTAT__RBFIEN5" />
            <bitfield caption="Global ADC DMA Enable bit" mask="0x80000000" name="DMAEN" values="ADCDSTAT__DMAEN" />
         </register>
         <register caption="ADC Channel Sample Count Base Address Register" name="ADCCNTB" offset="0x320" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="ADCCNTB" />
         </register>
         <register caption="ADC Channel Sample Count Base Address Register" name="ADCDMAB" offset="0x330" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="ADCDMAB" />
         </register>
         <register caption="ADC Trigger Level/Edge Sensitivity Register" name="ADCTRGSNS" offset="0x340" rw="RW" size="4">
            <bitfield caption="Trigger Level and Edge Sensitivity bits" mask="0x00000001" name="LVL0" values="ADCTRGSNS__LVL0" />
            <bitfield caption="Trigger Level and Edge Sensitivity bits" mask="0x00000002" name="LVL1" values="ADCTRGSNS__LVL1" />
            <bitfield caption="Trigger Level and Edge Sensitivity bits" mask="0x00000004" name="LVL2" values="ADCTRGSNS__LVL2" />
            <bitfield caption="Trigger Level and Edge Sensitivity bits" mask="0x00000008" name="LVL3" values="ADCTRGSNS__LVL3" />
            <bitfield caption="Trigger Level and Edge Sensitivity bits" mask="0x00000010" name="LVL4" values="ADCTRGSNS__LVL4" />
            <bitfield caption="Trigger Level and Edge Sensitivity bits" mask="0x00000020" name="LVL5" values="ADCTRGSNS__LVL5" />
            <bitfield caption="Trigger Level and Edge Sensitivity bits" mask="0x00000040" name="LVL6" values="ADCTRGSNS__LVL6" />
            <bitfield caption="Trigger Level and Edge Sensitivity bits" mask="0x00000080" name="LVL7" values="ADCTRGSNS__LVL7" />
            <bitfield caption="Trigger Level and Edge Sensitivity bits" mask="0x00000100" name="LVL8" values="ADCTRGSNS__LVL8" />
            <bitfield caption="Trigger Level and Edge Sensitivity bits" mask="0x00000200" name="LVL9" values="ADCTRGSNS__LVL9" />
            <bitfield caption="Trigger Level and Edge Sensitivity bits" mask="0x00000400" name="LVL10" values="ADCTRGSNS__LVL10" />
            <bitfield caption="Trigger Level and Edge Sensitivity bits" mask="0x00000800" name="LVL11" values="ADCTRGSNS__LVL11" />
            <bitfield caption="Trigger Level and Edge Sensitivity bits" mask="0x00001000" name="LVL12" values="ADCTRGSNS__LVL12" />
            <bitfield caption="Trigger Level and Edge Sensitivity bits" mask="0x00002000" name="LVL13" values="ADCTRGSNS__LVL13" />
            <bitfield caption="Trigger Level and Edge Sensitivity bits" mask="0x00004000" name="LVL14" values="ADCTRGSNS__LVL14" />
            <bitfield caption="Trigger Level and Edge Sensitivity bits" mask="0x00008000" name="LVL15" values="ADCTRGSNS__LVL15" />
            <bitfield caption="Trigger Level and Edge Sensitivity bits" mask="0x00010000" name="LVL16" values="ADCTRGSNS__LVL16" />
            <bitfield caption="Trigger Level and Edge Sensitivity bits" mask="0x00020000" name="LVL17" values="ADCTRGSNS__LVL17" />
            <bitfield caption="Trigger Level and Edge Sensitivity bits" mask="0x00040000" name="LVL18" values="ADCTRGSNS__LVL18" />
            <bitfield caption="Trigger Level and Edge Sensitivity bits" mask="0x00080000" name="LVL19" values="ADCTRGSNS__LVL19" />
            <bitfield caption="Trigger Level and Edge Sensitivity bits" mask="0x00100000" name="LVL20" values="ADCTRGSNS__LVL20" />
            <bitfield caption="Trigger Level and Edge Sensitivity bits" mask="0x00200000" name="LVL21" values="ADCTRGSNS__LVL21" />
            <bitfield caption="Trigger Level and Edge Sensitivity bits" mask="0x00400000" name="LVL22" values="ADCTRGSNS__LVL22" />
            <bitfield caption="Trigger Level and Edge Sensitivity bits" mask="0x00800000" name="LVL23" values="ADCTRGSNS__LVL23" />
            <bitfield caption="Trigger Level and Edge Sensitivity bits" mask="0x01000000" name="LVL24" values="ADCTRGSNS__LVL24" />
            <bitfield caption="Trigger Level and Edge Sensitivity bits" mask="0x02000000" name="LVL25" values="ADCTRGSNS__LVL25" />
            <bitfield caption="Trigger Level and Edge Sensitivity bits" mask="0x04000000" name="LVL26" values="ADCTRGSNS__LVL26" />
            <bitfield caption="Trigger Level and Edge Sensitivity bits" mask="0x08000000" name="LVL27" values="ADCTRGSNS__LVL27" />
         </register>
         <register caption="Dedicated High-Speed ADCx Timing Register ('x' = 0 through 5)" name="ADC0TIME" offset="0x350" rw="RW" size="4">
            <bitfield caption="ADCx Sample Time bits" mask="0x000003FF" name="SAMC" values="ADC0TIME__SAMC" />
            <bitfield caption="ADCx Clock Divisor bits" mask="0x007F0000" name="ADCDIV" values="ADC0TIME__ADCDIV" />
            <bitfield caption="Buffer Channel Enable bit" mask="0x00800000" name="BCHEN" values="ADC0TIME__BCHEN" />
            <bitfield caption="ADCx Resolution Select bits" mask="0x03000000" name="SELRES" values="ADC0TIME__SELRES" />
            <bitfield caption="ADCx Early Interrupt Select bits" mask="0x1C000000" name="ADCEIS" values="ADC0TIME__ADCEIS" />
         </register>
         <register caption="Dedicated High-Speed ADCx Timing Register ('x' = 0 through 5)" name="ADC1TIME" offset="0x360" rw="RW" size="4">
            <bitfield caption="ADCx Sample Time bits" mask="0x000003FF" name="SAMC" values="ADC1TIME__SAMC" />
            <bitfield caption="ADCx Clock Divisor bits" mask="0x007F0000" name="ADCDIV" values="ADC1TIME__ADCDIV" />
            <bitfield caption="Buffer Channel Enable bit" mask="0x00800000" name="BCHEN" values="ADC1TIME__BCHEN" />
            <bitfield caption="ADCx Resolution Select bits" mask="0x03000000" name="SELRES" values="ADC1TIME__SELRES" />
            <bitfield caption="ADCx Early Interrupt Select bits" mask="0x1C000000" name="ADCEIS" values="ADC1TIME__ADCEIS" />
         </register>
         <register caption="Dedicated High-Speed ADCx Timing Register ('x' = 0 through 5)" name="ADC2TIME" offset="0x370" rw="RW" size="4">
            <bitfield caption="ADCx Sample Time bits" mask="0x000003FF" name="SAMC" values="ADC2TIME__SAMC" />
            <bitfield caption="ADCx Clock Divisor bits" mask="0x007F0000" name="ADCDIV" values="ADC2TIME__ADCDIV" />
            <bitfield caption="Buffer Channel Enable bit" mask="0x00800000" name="BCHEN" values="ADC2TIME__BCHEN" />
            <bitfield caption="ADCx Resolution Select bits" mask="0x03000000" name="SELRES" values="ADC2TIME__SELRES" />
            <bitfield caption="ADCx Early Interrupt Select bits" mask="0x1C000000" name="ADCEIS" values="ADC2TIME__ADCEIS" />
         </register>
         <register caption="Dedicated High-Speed ADCx Timing Register ('x' = 0 through 5)" name="ADC3TIME" offset="0x380" rw="RW" size="4">
            <bitfield caption="ADCx Sample Time bits" mask="0x000003FF" name="SAMC" values="ADC3TIME__SAMC" />
            <bitfield caption="ADCx Clock Divisor bits" mask="0x007F0000" name="ADCDIV" values="ADC3TIME__ADCDIV" />
            <bitfield caption="Buffer Channel Enable bit" mask="0x00800000" name="BCHEN" values="ADC3TIME__BCHEN" />
            <bitfield caption="ADCx Resolution Select bits" mask="0x03000000" name="SELRES" values="ADC3TIME__SELRES" />
            <bitfield caption="ADCx Early Interrupt Select bits" mask="0x1C000000" name="ADCEIS" values="ADC3TIME__ADCEIS" />
         </register>
         <register caption="Dedicated High-Speed ADCx Timing Register ('x' = 0 through 5)" name="ADC4TIME" offset="0x390" rw="RW" size="4">
            <bitfield caption="ADCx Sample Time bits" mask="0x000003FF" name="SAMC" values="ADC4TIME__SAMC" />
            <bitfield caption="ADCx Clock Divisor bits" mask="0x007F0000" name="ADCDIV" values="ADC4TIME__ADCDIV" />
            <bitfield caption="Buffer Channel Enable bit" mask="0x00800000" name="BCHEN" values="ADC4TIME__BCHEN" />
            <bitfield caption="ADCx Resolution Select bits" mask="0x03000000" name="SELRES" values="ADC4TIME__SELRES" />
            <bitfield caption="ADCx Early Interrupt Select bits" mask="0x1C000000" name="ADCEIS" values="ADC4TIME__ADCEIS" />
         </register>
         <register caption="Dedicated High-Speed ADCx Timing Register ('x' = 0 through 5)" name="ADC5TIME" offset="0x3a0" rw="RW" size="4">
            <bitfield caption="ADCx Sample Time bits" mask="0x000003FF" name="SAMC" values="ADC5TIME__SAMC" />
            <bitfield caption="ADCx Clock Divisor bits" mask="0x007F0000" name="ADCDIV" values="ADC5TIME__ADCDIV" />
            <bitfield caption="Buffer Channel Enable bit" mask="0x00800000" name="BCHEN" values="ADC5TIME__BCHEN" />
            <bitfield caption="ADCx Resolution Select bits" mask="0x03000000" name="SELRES" values="ADC5TIME__SELRES" />
            <bitfield caption="ADCx Early Interrupt Select bits" mask="0x1C000000" name="ADCEIS" values="ADC5TIME__ADCEIS" />
         </register>
         <register caption="ADC Early Interrupt Enable Register 1" name="ADCEIEN1" offset="0x3c0" rw="RW" size="4">
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00000001" name="EIEN0" values="ADCEIEN1__EIEN0" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00000002" name="EIEN1" values="ADCEIEN1__EIEN1" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00000004" name="EIEN2" values="ADCEIEN1__EIEN2" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00000008" name="EIEN3" values="ADCEIEN1__EIEN3" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00000010" name="EIEN4" values="ADCEIEN1__EIEN4" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00000020" name="EIEN5" values="ADCEIEN1__EIEN5" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00000040" name="EIEN6" values="ADCEIEN1__EIEN6" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00000080" name="EIEN7" values="ADCEIEN1__EIEN7" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00000100" name="EIEN8" values="ADCEIEN1__EIEN8" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00000200" name="EIEN9" values="ADCEIEN1__EIEN9" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00000400" name="EIEN10" values="ADCEIEN1__EIEN10" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00000800" name="EIEN11" values="ADCEIEN1__EIEN11" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00001000" name="EIEN12" values="ADCEIEN1__EIEN12" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00002000" name="EIEN13" values="ADCEIEN1__EIEN13" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00004000" name="EIEN14" values="ADCEIEN1__EIEN14" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00008000" name="EIEN15" values="ADCEIEN1__EIEN15" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00010000" name="EIEN16" values="ADCEIEN1__EIEN16" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00020000" name="EIEN17" values="ADCEIEN1__EIEN17" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00040000" name="EIEN18" values="ADCEIEN1__EIEN18" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00080000" name="EIEN19" values="ADCEIEN1__EIEN19" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00100000" name="EIEN20" values="ADCEIEN1__EIEN20" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00200000" name="EIEN21" values="ADCEIEN1__EIEN21" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00400000" name="EIEN22" values="ADCEIEN1__EIEN22" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00800000" name="EIEN23" values="ADCEIEN1__EIEN23" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x01000000" name="EIEN24" values="ADCEIEN1__EIEN24" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x02000000" name="EIEN25" values="ADCEIEN1__EIEN25" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x04000000" name="EIEN26" values="ADCEIEN1__EIEN26" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x08000000" name="EIEN27" values="ADCEIEN1__EIEN27" />
         </register>
         <register caption="ADC Early Interrupt Enable Register 2" name="ADCEIEN2" offset="0x3d0" rw="RW" size="4">
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00000002" name="EIEN33" values="ADCEIEN2__EIEN33" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00000004" name="EIEN34" values="ADCEIEN2__EIEN34" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00000008" name="EIEN35" values="ADCEIEN2__EIEN35" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00000010" name="EIEN36" values="ADCEIEN2__EIEN36" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00000020" name="EIEN37" values="ADCEIEN2__EIEN37" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00000040" name="EIEN38" values="ADCEIEN2__EIEN38" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00000080" name="EIEN39" values="ADCEIEN2__EIEN39" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00000100" name="EIEN40" values="ADCEIEN2__EIEN40" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00000200" name="EIEN41" values="ADCEIEN2__EIEN41" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00002000" name="EIEN45" values="ADCEIEN2__EIEN45" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00004000" name="EIEN46" values="ADCEIEN2__EIEN46" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00008000" name="EIEN47" values="ADCEIEN2__EIEN47" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00010000" name="EIEN48" values="ADCEIEN2__EIEN48" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00020000" name="EIEN49" values="ADCEIEN2__EIEN49" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00040000" name="EIEN50" values="ADCEIEN2__EIEN50" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00080000" name="EIEN51" values="ADCEIEN2__EIEN51" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00100000" name="EIEN52" values="ADCEIEN2__EIEN52" />
            <bitfield caption="Early Interrupt Enable for Analog Input bits" mask="0x00200000" name="EIEN53" values="ADCEIEN2__EIEN53" />
         </register>
         <register caption="ADC Early Interrupt Status Register 1" name="ADCEISTAT1" offset="0x3e0" rw="R" size="4">
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00000001" name="EIRDY0" values="ADCEISTAT1__EIRDY0" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00000002" name="EIRDY1" values="ADCEISTAT1__EIRDY1" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00000004" name="EIRDY2" values="ADCEISTAT1__EIRDY2" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00000008" name="EIRDY3" values="ADCEISTAT1__EIRDY3" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00000010" name="EIRDY4" values="ADCEISTAT1__EIRDY4" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00000020" name="EIRDY5" values="ADCEISTAT1__EIRDY5" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00000040" name="EIRDY6" values="ADCEISTAT1__EIRDY6" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00000080" name="EIRDY7" values="ADCEISTAT1__EIRDY7" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00000100" name="EIRDY8" values="ADCEISTAT1__EIRDY8" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00000200" name="EIRDY9" values="ADCEISTAT1__EIRDY9" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00000400" name="EIRDY10" values="ADCEISTAT1__EIRDY10" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00000800" name="EIRDY11" values="ADCEISTAT1__EIRDY11" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00001000" name="EIRDY12" values="ADCEISTAT1__EIRDY12" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00002000" name="EIRDY13" values="ADCEISTAT1__EIRDY13" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00004000" name="EIRDY14" values="ADCEISTAT1__EIRDY14" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00008000" name="EIRDY15" values="ADCEISTAT1__EIRDY15" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00010000" name="EIRDY16" values="ADCEISTAT1__EIRDY16" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00020000" name="EIRDY17" values="ADCEISTAT1__EIRDY17" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00040000" name="EIRDY18" values="ADCEISTAT1__EIRDY18" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00080000" name="EIRDY19" values="ADCEISTAT1__EIRDY19" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00100000" name="EIRDY20" values="ADCEISTAT1__EIRDY20" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00200000" name="EIRDY21" values="ADCEISTAT1__EIRDY21" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00400000" name="EIRDY22" values="ADCEISTAT1__EIRDY22" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00800000" name="EIRDY23" values="ADCEISTAT1__EIRDY23" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x01000000" name="EIRDY24" values="ADCEISTAT1__EIRDY24" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x02000000" name="EIRDY25" values="ADCEISTAT1__EIRDY25" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x04000000" name="EIRDY26" values="ADCEISTAT1__EIRDY26" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x08000000" name="EIRDY27" values="ADCEISTAT1__EIRDY27" />
         </register>
         <register caption="ADC Early Interrupt Status Register 2" name="ADCEISTAT2" offset="0x3f0" rw="RW" size="4">
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00000002" name="EIRDY33" values="ADCEISTAT2__EIRDY33" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00000004" name="EIRDY34" values="ADCEISTAT2__EIRDY34" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00000008" name="EIRDY35" values="ADCEISTAT2__EIRDY35" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00000010" name="EIRDY36" values="ADCEISTAT2__EIRDY36" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00000020" name="EIRDY37" values="ADCEISTAT2__EIRDY37" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00000040" name="EIRDY38" values="ADCEISTAT2__EIRDY38" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00000080" name="EIRDY39" values="ADCEISTAT2__EIRDY39" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00000100" name="EIRDY40" values="ADCEISTAT2__EIRDY40" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00000200" name="EIRDY41" values="ADCEISTAT2__EIRDY41" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00002000" name="EIRDY45" values="ADCEISTAT2__EIRDY45" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00004000" name="EIRDY46" values="ADCEISTAT2__EIRDY46" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00008000" name="EIRDY47" values="ADCEISTAT2__EIRDY47" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00010000" name="EIRDY48" values="ADCEISTAT2__EIRDY48" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00020000" name="EIRDY49" values="ADCEISTAT2__EIRDY49" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00040000" name="EIRDY50" values="ADCEISTAT2__EIRDY50" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00080000" name="EIRDY51" values="ADCEISTAT2__EIRDY51" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00100000" name="EIRDY52" values="ADCEISTAT2__EIRDY52" />
            <bitfield caption="Early Interrupt for Corresponding Analog Input Ready bits" mask="0x00200000" name="EIRDY53" values="ADCEISTAT2__EIRDY53" />
         </register>
         <register caption="ADC Analog Warm-up Control Register" name="ADCANCON" offset="0x400" rw="RW" size="4">
            <bitfield caption="ADC Analog and Bias Circuitry Enable bits" mask="0x00000001" name="ANEN0" values="ADCANCON__ANEN0" />
            <bitfield caption="ADC Analog and Bias Circuitry Enable bits" mask="0x00000002" name="ANEN1" values="ADCANCON__ANEN1" />
            <bitfield caption="ADC Analog and Bias Circuitry Enable bits" mask="0x00000004" name="ANEN2" values="ADCANCON__ANEN2" />
            <bitfield caption="ADC Analog and Bias Circuitry Enable bits" mask="0x00000008" name="ANEN3" values="ADCANCON__ANEN3" />
            <bitfield caption="ADC Analog and Bias Circuitry Enable bits" mask="0x00000010" name="ANEN4" values="ADCANCON__ANEN4" />
            <bitfield caption="ADC Analog and Bias Circuitry Enable bits" mask="0x00000020" name="ANEN5" values="ADCANCON__ANEN5" />
            <bitfield caption="Shared ADC Analog and Bias Circuitry Enable bit" mask="0x00000080" name="ANEN7" values="ADCANCON__ANEN7" />
            <bitfield caption="ADC5-ADC0 Wake-up Status bit" mask="0x00000100" name="WKRDY0" values="ADCANCON__WKRDY0" />
            <bitfield caption="ADC5-ADC0 Wake-up Status bit" mask="0x00000200" name="WKRDY1" values="ADCANCON__WKRDY1" />
            <bitfield caption="ADC5-ADC0 Wake-up Status bit" mask="0x00000400" name="WKRDY2" values="ADCANCON__WKRDY2" />
            <bitfield caption="ADC5-ADC0 Wake-up Status bit" mask="0x00000800" name="WKRDY3" values="ADCANCON__WKRDY3" />
            <bitfield caption="ADC5-ADC0 Wake-up Status bit" mask="0x00001000" name="WKRDY4" values="ADCANCON__WKRDY4" />
            <bitfield caption="ADC5-ADC0 Wake-up Status bit" mask="0x00002000" name="WKRDY5" values="ADCANCON__WKRDY5" />
            <bitfield caption="Shared ADC Wake-up Status bit" mask="0x00008000" name="WKRDY7" values="ADCANCON__WKRDY7" />
            <bitfield caption="ADC Wake-up Interrupt Enable bit" mask="0x00010000" name="WKIEN0" values="ADCANCON__WKIEN0" />
            <bitfield caption="ADC Wake-up Interrupt Enable bit" mask="0x00020000" name="WKIEN1" values="ADCANCON__WKIEN1" />
            <bitfield caption="ADC Wake-up Interrupt Enable bit" mask="0x00040000" name="WKIEN2" values="ADCANCON__WKIEN2" />
            <bitfield caption="ADC Wake-up Interrupt Enable bit" mask="0x00080000" name="WKIEN3" values="ADCANCON__WKIEN3" />
            <bitfield caption="ADC Wake-up Interrupt Enable bit" mask="0x00100000" name="WKIEN4" values="ADCANCON__WKIEN4" />
            <bitfield caption="ADC Wake-up Interrupt Enable bit" mask="0x00200000" name="WKIEN5" values="ADCANCON__WKIEN5" />
            <bitfield caption="Shared ADC Wake-up Interrupt Enable bit" mask="0x00800000" name="WKIEN7" values="ADCANCON__WKIEN7" />
            <bitfield caption="Wake-up Clock Count bits" mask="0x0F000000" name="WKUPCLKCNT" values="ADCANCON__WKUPCLKCNT" />
         </register>
         <register caption="ADC0 Configuration Register" name="ADC0CFG" offset="0xd00" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="ADCCFG" />
         </register>
         <register caption="ADC1 Configuration Register" name="ADC1CFG" offset="0xd10" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="ADCCFG" />
         </register>
         <register caption="ADC2 Configuration Register" name="ADC2CFG" offset="0xd20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="ADCCFG" />
         </register>
         <register caption="ADC3 Configuration Register" name="ADC3CFG" offset="0xd30" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="ADCCFG" />
         </register>
         <register caption="ADC4 Configuration Register" name="ADC4CFG" offset="0xd40" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="ADCCFG" />
         </register>
         <register caption="ADC5 Configuration Register" name="ADC5CFG" offset="0xd50" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="ADCCFG" />
         </register>
         <register caption="ADC6 Configuration Register" name="ADC6CFG" offset="0xd60" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="ADCCFG" />
         </register>
         <register caption="ADC7 Configuration Register" name="ADC7CFG" offset="0xd70" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="ADCCFG" />
         </register>
         <register caption="ADC System Configuration Register 0" name="ADCSYSCFG0" offset="0xe00" rw="R" size="4">
            <bitfield mask="0x00000001" name="AN0" />
            <bitfield mask="0x00000002" name="AN1" />
            <bitfield mask="0x00000004" name="AN2" />
            <bitfield mask="0x00000008" name="AN3" />
            <bitfield mask="0x00000010" name="AN4" />
            <bitfield mask="0x00000020" name="AN5" />
            <bitfield mask="0x00000040" name="AN6" />
            <bitfield mask="0x00000080" name="AN7" />
            <bitfield mask="0x00000100" name="AN8" />
            <bitfield mask="0x00000200" name="AN9" />
            <bitfield mask="0x00000400" name="AN10" />
            <bitfield mask="0x00000800" name="AN11" />
            <bitfield mask="0x00001000" name="AN12" />
            <bitfield mask="0x00002000" name="AN13" />
            <bitfield mask="0x00004000" name="AN14" />
            <bitfield mask="0x00008000" name="AN15" />
            <bitfield mask="0x00010000" name="AN16" />
            <bitfield mask="0x00020000" name="AN17" />
            <bitfield mask="0x00040000" name="AN18" />
            <bitfield mask="0x00080000" name="AN19" />
            <bitfield mask="0x00100000" name="AN20" />
            <bitfield mask="0x00200000" name="AN21" />
            <bitfield mask="0x00400000" name="AN22" />
            <bitfield mask="0x00800000" name="AN23" />
            <bitfield mask="0x01000000" name="AN24" />
            <bitfield mask="0x02000000" name="AN25" />
            <bitfield mask="0x04000000" name="AN26" />
            <bitfield mask="0x08000000" name="AN27" />
         </register>
         <register caption="ADC System Configuration Register 1" name="ADCSYSCFG1" offset="0xe10" rw="R" size="4">
            <bitfield mask="0x00000002" name="AN33" />
            <bitfield mask="0x00000004" name="AN34" />
            <bitfield mask="0x00000008" name="AN35" />
            <bitfield mask="0x00000010" name="AN36" />
            <bitfield mask="0x00000020" name="AN37" />
            <bitfield mask="0x00000040" name="AN38" />
            <bitfield mask="0x00000080" name="AN39" />
            <bitfield mask="0x00000100" name="AN40" />
            <bitfield mask="0x00000200" name="AN41" />
            <bitfield mask="0x00002000" name="AN45" />
            <bitfield mask="0x00004000" name="AN46" />
            <bitfield mask="0x00008000" name="AN47" />
            <bitfield mask="0x00010000" name="AN48" />
            <bitfield mask="0x00020000" name="AN49" />
            <bitfield mask="0x00040000" name="AN50" />
            <bitfield mask="0x00200000" name="AN53" />
         </register>
         <register caption="ADC Output Data Register" name="ADCDATA0" offset="0x600" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA" />
         </register>
         <register caption="ADC Output Data Register" name="ADCDATA1" offset="0x610" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA" />
         </register>
         <register caption="ADC Output Data Register" name="ADCDATA2" offset="0x620" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA" />
         </register>
         <register caption="ADC Output Data Register" name="ADCDATA3" offset="0x630" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA" />
         </register>
         <register caption="ADC Output Data Register" name="ADCDATA4" offset="0x640" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA" />
         </register>
         <register caption="ADC Output Data Register" name="ADCDATA5" offset="0x650" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA" />
         </register>
         <register caption="ADC Output Data Register" name="ADCDATA6" offset="0x660" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA" />
         </register>
         <register caption="ADC Output Data Register" name="ADCDATA7" offset="0x670" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA" />
         </register>
         <register caption="ADC Output Data Register" name="ADCDATA8" offset="0x680" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA" />
         </register>
         <register caption="ADC Output Data Register" name="ADCDATA9" offset="0x690" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA" />
         </register>
         <register caption="ADC Output Data Register" name="ADCDATA10" offset="0x6a0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA" />
         </register>
         <register caption="ADC Output Data Register" name="ADCDATA11" offset="0x6b0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA" />
         </register>
         <register caption="ADC Output Data Register" name="ADCDATA12" offset="0x6c0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA" />
         </register>
         <register caption="ADC Output Data Register" name="ADCDATA13" offset="0x6d0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA" />
         </register>
         <register caption="ADC Output Data Register" name="ADCDATA14" offset="0x6e0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA" />
         </register>
         <register caption="ADC Output Data Register" name="ADCDATA15" offset="0x6f0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA" />
         </register>
         <register caption="ADC Output Data Register" name="ADCDATA16" offset="0x700" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA" />
         </register>
         <register caption="ADC Output Data Register" name="ADCDATA17" offset="0x710" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA" />
         </register>
         <register caption="ADC Output Data Register" name="ADCDATA18" offset="0x720" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA" />
         </register>
         <register caption="ADC Output Data Register" name="ADCDATA19" offset="0x730" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA" />
         </register>
         <register caption="ADC Output Data Register" name="ADCDATA24" offset="0x780" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA" />
         </register>
         <register caption="ADC Output Data Register" name="ADCDATA25" offset="0x790" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA" />
         </register>
         <register caption="ADC Output Data Register" name="ADCDATA26" offset="0x7a0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA" />
         </register>
         <register caption="ADC Output Data Register" name="ADCDATA27" offset="0x7b0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA" />
         </register>
         <register caption="ADC Output Data Register" name="ADCDATA40" offset="0x880" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA" />
         </register>
         <register caption="ADC Output Data Register" name="ADCDATA41" offset="0x890" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA" />
         </register>
         <register caption="ADC Output Data Register" name="ADCDATA46" offset="0x8e0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA" />
         </register>
         <register caption="ADC Output Data Register" name="ADCDATA47" offset="0x8f0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA" />
         </register>
         <register caption="ADC Output Data Register" name="ADCDATA48" offset="0x900" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA" />
         </register>
         <register caption="ADC Output Data Register" name="ADCDATA49" offset="0x910" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA" />
         </register>
         <register caption="ADC Output Data Register" name="ADCDATA50" offset="0x920" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA" />
         </register>
         <register caption="ADC Output Data Register" name="ADCDATA53" offset="0x950" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA" />
         </register>
      </register-group>
      <value-group caption="DMA to System RAM Buffer Length Size bits" name="ADCCON1__DMABL">
         <value caption="Allocates 128 locations in system memory to each analog input" name="" value="0x7" />
         <value caption="Allocates 64 locations in system memory to each analog input" name="" value="0x6" />
         <value caption="Allocates 32 locations in system memory to each analog input" name="" value="0x5" />
         <value caption="Allocates 16 locations in system memory to each analog input" name="" value="0x4" />
         <value caption="Allocates 8 locations in system memory to each analog input" name="" value="0x3" />
         <value caption="Allocates 4 locations in system memory to each analog input" name="" value="0x2" />
         <value caption="Allocates 2 locations in system memory to each analog input" name="" value="0x1" />
         <value caption="Allocates 1 location in system memory to each analog input" name="" value="0x0" />
      </value-group>
      <value-group caption="Scan Trigger High Level/Positive Edge Sensitivity bit" name="ADCCON1__STRGLVL">
         <value caption="Scan trigger is high level sensitive. Once STRIG mode is selected the scan trigger will continue for all selected analog inputs" name="" value="0x1" />
         <value caption="Scan trigger is positive edge sensitive. Once STRIG mode is selected only a single scan trigger will be generated which will complete the scan of all selected analog inputs. (TRGSRCx in the ADCTRGx register)" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt Vector Shift bits" name="ADCCON1__IRQVS">
         <value caption="Shift x left 7 bit position" name="" value="0x7" />
         <value caption="Shift x left 6 bit position" name="" value="0x6" />
         <value caption="Shift x left 5 bit position" name="" value="0x5" />
         <value caption="Shift x left 4 bit position" name="" value="0x4" />
         <value caption="Shift x left 3 bit position" name="" value="0x3" />
         <value caption="Shift x left 2 bit position" name="" value="0x2" />
         <value caption="Shift x left 1 bit position" name="" value="0x1" />
         <value caption="Shift x left 0 bit position" name="" value="0x0" />
      </value-group>
      <value-group caption="Bypass Fast Synchronous Peripheral Bus Clock to ADC Control Clock" name="ADCCON1__FSPBCLKEN">
         <value caption="Bypass synchronizer logic for peripheral clock to ADC control clocks" name="" value="0x1" />
         <value caption="Enable clock synchronizers for non-synchronized peripheral clock to ADC control clocks" name="" value="0x0" />
      </value-group>
      <value-group caption="Bypass Fast Synchronous DMA System Clock to ADC Control Clock" name="ADCCON1__FSSCLKEN">
         <value caption="Bypass synchronizer logic for DMA system clock to ADC control clocks" name="" value="0x1" />
         <value caption="Enable clock synchronizers for non-synchronized DMA to ADC clock sources" name="" value="0x0" />
      </value-group>
      <value-group caption="Capacitive Voltage Division Enable bit" name="ADCCON1__CVDEN">
         <value caption="CVD operation is enabled" name="" value="0x1" />
         <value caption="CVD operation is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Input Charge Pump Enable bit" name="ADCCON1__AICPMPEN">
         <value caption="Analog input charge pump is enabled" name="" value="0x1" />
         <value caption="Analog input charge pump is disabled (default)" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="ADCCON1__SIDL">
         <value caption="Discontinue module operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue module operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Module Enable bit" name="ADCCON1__ON">
         <value caption="ADC module is enabled" name="" value="0x1" />
         <value caption="ADC module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Scan Trigger Source Select bits" name="ADCCON1__STRGSRC">
         <value caption="PWM Generator 12 trigger" name="" value="0x1e" />
         <value caption="PWM Generator 11 trigger" name="" value="0x1d" />
         <value caption="PWM Generator 10 trigger" name="" value="0x1c" />
         <value caption="PWM Generator 4 Current-Limit (Motor Control only)" name="" value="0x1b" />
         <value caption="PWM Generator 3 Current-Limit (Motor Control only)" name="" value="0x1a" />
         <value caption="PWM Generator 2 Current-Limit (Motor Control only)" name="" value="0x19" />
         <value caption="PWM Generator 1 Current-Limit (Motor Control only)" name="" value="0x18" />
         <value caption="PWM Generator 9 trigger" name="" value="0x17" />
         <value caption="PWM Generator 8 trigger" name="" value="0x16" />
         <value caption="PWM Generator 7 trigger" name="" value="0x15" />
         <value caption="CTMU trip" name="" value="0x14" />
         <value caption="Output Compare 4 period end" name="" value="0x13" />
         <value caption="Output Compare 3 period end" name="" value="0x12" />
         <value caption="Output Compare 2 period end" name="" value="0x11" />
         <value caption="Output Compare 1 period end" name="" value="0x10" />
         <value caption="PWM Generator 6 trigger (Motor Control only)" name="" value="0xf" />
         <value caption="PWM Generator 5 trigger (Motor Control only)" name="" value="0xe" />
         <value caption="PWM Generator 4 trigger (Motor Control only)" name="" value="0xd" />
         <value caption="PWM Generator 3 trigger (Motor Control only)" name="" value="0xc" />
         <value caption="PWM Generator 2 trigger (Motor Control only)" name="" value="0xb" />
         <value caption="PWM Generator 1 trigger (Motor Control only)" name="" value="0xa" />
         <value caption="Secondary PWM time base (Motor Control only)" name="" value="0x9" />
         <value caption="Primary PWM time base (Motor Control only)" name="" value="0x8" />
         <value caption="General Purpose Timer5" name="" value="0x7" />
         <value caption="General Purpose Timer3" name="" value="0x6" />
         <value caption="General Purpose Timer1" name="" value="0x5" />
         <value caption="INT0" name="" value="0x4" />
         <value caption="Scan trigger" name="" value="0x3" />
         <value caption="Software level trigger" name="" value="0x2" />
         <value caption="Software edge trigger" name="" value="0x1" />
         <value caption="No Trigger" name="" value="0x0" />
      </value-group>
      <value-group caption="Shared ADC7 Resolution bits" name="ADCCON1__SELRES">
         <value caption="12 bits (default)" name="" value="0x3" />
         <value caption="10 bits" name="" value="0x2" />
         <value caption="8 bits" name="" value="0x1" />
         <value caption="6 bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Fractional Data Output Format bit" name="ADCCON1__FRACT">
         <value caption="Fractional" name="" value="0x1" />
         <value caption="Integer" name="" value="0x0" />
      </value-group>
      <value-group caption="Shared ADC Clock Divider bits" name="ADCCON2__ADCDIV">
         <value caption="254 * Tq = Tad" name="" value="0x7f" />
         <value caption="6 * Tq = Tad" name="" value="0x3" />
         <value caption="4 * Tq = Tad" name="" value="0x2" />
         <value caption="2 * Tq = Tad" name="" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Shared ADC Early Interrupt Select bits" name="ADCCON2__ADCEIS">
         <value caption="The data ready interrupt is generated 8 ADC clocks prior to end of conversion" name="" value="0x7" />
         <value caption="The data ready interrupt is generated 7 ADC clocks prior to end of conversion" name="" value="0x6" />
         <value caption="The data ready interrupt is generated 6 ADC clocks prior to end of conversion" name="" value="0x5" />
         <value caption="The data ready interrupt is generated 5 ADC clocks prior to end of conversion" name="" value="0x4" />
         <value caption="The data ready interrupt is generated 4 ADC clocks prior to end of conversion" name="" value="0x3" />
         <value caption="The data ready interrupt is generated 3 ADC clocks prior to end of conversion" name="" value="0x2" />
         <value caption="The data ready interrupt is generated 2 ADC module clocks prior to end of conversion" name="" value="0x1" />
         <value caption="The data ready interrupt is generated 1 ADC module clock prior to end of conversion" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Request Override bit" name="ADCCON2__ADCEIOVR">
         <value caption="Early interrupt generation is overridden and interrupt generation is controlled by the ADCGIRQEN1 and ADCGIRQEN2 registers" name="" value="0x1" />
         <value caption="Early interrupt generation is not overridden and interrupt generation is controlled by the ADCEIEN1 and ADCEIEN2 registers" name="" value="0x0" />
      </value-group>
      <value-group caption="End of Scan Interrupt Enable bit" name="ADCCON2__EOSIEN">
         <value caption="Interrupt will be generated when EOSRDY bit is set" name="" value="0x1" />
         <value caption="No interrupt is generated when the EOSRDY bit is set" name="" value="0x0" />
      </value-group>
      <value-group caption="Band Gap/ Vref Voltage Fault Interrupt Enable bit" name="ADCCON2__REFFLTIEN">
         <value caption="Interrupt will be generated when the REFFLT bit is set" name="" value="0x1" />
         <value caption="No interrupt is generated when the REFFLT bit is set" name="" value="0x0" />
      </value-group>
      <value-group caption="Band Gap/ Vref Voltage Ready Interrupt Enable bit" name="ADCCON2__BGVRIEN">
         <value caption="Interrupt will be generated when the BGVRDDY bit is set" name="" value="0x1" />
         <value caption="No interrupt is generated when the BGVRRDY bit is set" name="" value="0x0" />
      </value-group>
      <value-group caption="Sample Time for the Shared ADC (ADC7) bits" name="ADCCON2__SAMC">
         <value caption="1025 Tad" name="" value="0x3ff" />
         <value caption="3 Tad" name="" value="0x1" />
         <value caption="2 Tad" name="" value="0x0" />
      </value-group>
      <value-group caption="Capacitor Voltage Divider Setting bits" name="ADCCON2__CVDCPL">
         <value caption="7 * 2.5 pF = 17.5 pF" name="" value="0x7" />
         <value caption="6 * 2.5 pF = 15 pF" name="" value="0x6" />
         <value caption="5 * 2.5 pF = 12.5 pF" name="" value="0x5" />
         <value caption="4 * 2.5 pF = 10 pF" name="" value="0x4" />
         <value caption="3 * 2.5 pF = 7.5 pF" name="" value="0x3" />
         <value caption="2 * 2.5 pF = 5 pF" name="" value="0x2" />
         <value caption="1 * 2.5 pF = 2.5 pF" name="" value="0x1" />
         <value caption="0 * 2.5 pF = 0 pF" name="" value="0x0" />
      </value-group>
      <value-group caption="End of Scan Interrupt Status bit" name="ADCCON2__EOSRDY">
         <value caption="All analog inputs are considered for scanning through the scan trigger (all analog inputs specified in the ADCCSS1 and ADCCSS2 registers) have completed scanning" name="" value="0x1" />
         <value caption="Scanning has not completed" name="" value="0x0" />
      </value-group>
      <value-group caption="Band Gap/ Vref / AVdd BOR Fault Status bit" name="ADCCON2__REFFLT">
         <value caption="Fault in band gap or the Vref voltage while the ON bit (ADCCON1) was set. Most likely a band gap or Vref fault will be caused by a BOR of the analog Vdd supply." name="" value="0x1" />
         <value caption="Band gap and Vref voltage are working properly" name="" value="0x0" />
      </value-group>
      <value-group caption="Band Gap Voltage/ADC Reference Voltage Status bit" name="ADCCON2__BGVRRDY">
         <value caption="Both band gap voltage and ADC reference voltages (Vref) are ready" name="" value="0x1" />
         <value caption="Either or both band gap voltage and ADC reference voltages (Vref) are not ready" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Input Select bits" name="ADCCON3__ADINSEL">
         <value caption="CTMU Temperature Sensor (internal AN53)" name="" value="0x35" />
         <value caption="IVref 1.2V (internal AN50)" name="" value="0x32" />
         <value caption="AN49" name="" value="0x31" />
         <value caption="AN48" name="" value="0x30" />
         <value caption="AN47" name="" value="0x2f" />
         <value caption="AN46" name="" value="0x2e" />
         <value caption="AN45" name="" value="0x2d" />
         <value caption="AN41" name="" value="0x29" />
         <value caption="AN40" name="" value="0x28" />
         <value caption="AN39" name="" value="0x27" />
         <value caption="AN38" name="" value="0x26" />
         <value caption="AN37" name="" value="0x25" />
         <value caption="AN36" name="" value="0x24" />
         <value caption="AN35" name="" value="0x23" />
         <value caption="AN34" name="" value="0x22" />
         <value caption="AN33" name="" value="0x21" />
         <value caption="AN27" name="" value="0x1b" />
         <value caption="AN26" name="" value="0x1a" />
         <value caption="AN25" name="" value="0x19" />
         <value caption="AN24" name="" value="0x18" />
         <value caption="AN23" name="" value="0x17" />
         <value caption="AN22" name="" value="0x16" />
         <value caption="AN21" name="" value="0x15" />
         <value caption="AN20" name="" value="0x14" />
         <value caption="AN19" name="" value="0x13" />
         <value caption="AN18" name="" value="0x12" />
         <value caption="AN17" name="" value="0x11" />
         <value caption="AN16" name="" value="0x10" />
         <value caption="AN15" name="" value="0xf" />
         <value caption="AN14" name="" value="0xe" />
         <value caption="AN13" name="" value="0xd" />
         <value caption="AN12" name="" value="0xc" />
         <value caption="AN11" name="" value="0xb" />
         <value caption="AN10" name="" value="0xa" />
         <value caption="AN9" name="" value="0x9" />
         <value caption="AN8" name="" value="0x8" />
         <value caption="AN7" name="" value="0x7" />
         <value caption="AN6" name="" value="0x6" />
         <value caption="AN5" name="" value="0x5" />
         <value caption="AN4" name="" value="0x4" />
         <value caption="AN3" name="" value="0x3" />
         <value caption="AN2" name="" value="0x2" />
         <value caption="AN1" name="" value="0x1" />
         <value caption="AN0" name="" value="0x0" />
      </value-group>
      <value-group caption="Global Software Trigger bit" name="ADCCON3__GSWTRG">
         <value caption="Trigger conversion for ADC inputs that have selected the GSWTRG bit as either through the associated TRGSRC bits in the ADCTRGx registers or through the STRGSRC(4:0) bits in the ADCCON1 register the trigger signal" name="" value="0x1" />
      </value-group>
      <value-group caption="Global Level Software Trigger bit" name="ADCCON3__GLSWTRG">
         <value caption="Trigger conversion for ADC inputs that have selected the GLSWTRG bit as the trigger signal" name="" value="0x1" />
         <value caption="Do not trigger an analog-to-digital conversion" name="" value="0x0" />
      </value-group>
      <value-group caption="Individual ADC Input Conversion Request bit" name="ADCCON3__RQCNVRT">
         <value caption="Trigger the conversion of the selected ADC input as specified by the ADINSEL bits" name="" value="0x1" />
         <value caption="Do not trigger the conversion" name="" value="0x0" />
      </value-group>
      <value-group caption="Shared ADC7 Analog Input Sampling Enable bit " name="ADCCON3__SAMP">
         <value caption="The ADC S&amp;H amplifier is sampling" name="" value="0x1" />
         <value caption="The ADC S&amp;H amplifier is holding" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Update Ready Status bit" name="ADCCON3__UPDRDY">
         <value caption="ADC SFRs can be updated" name="" value="0x1" />
         <value caption="ADC SFRs cannot be updated" name="" value="0x0" />
      </value-group>
      <value-group caption="Update Ready Interrupt Enable bit" name="ADCCON3__UPDIEN">
         <value caption="Interrupt will be generated when the UPDRDY bit is set by hardware" name="" value="0x1" />
         <value caption="No interrupt is generated" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Suspend bit" name="ADCCON3__TRGSUSP">
         <value caption="Triggers are blocked from starting a new analog-to-digital conversion" name="" value="0x1" />
         <value caption="Triggers are not blocked" name="" value="0x0" />
      </value-group>
      <value-group caption="Voltage Reference Input Selection bits" name="ADCCON3__VREFSEL">
         <value caption="ADC VREFH is VREF+, ADC VREFL is VREF-" name="" value="0x3" />
         <value caption="ADC VREFH is AVDD, ADC VREFL is VREF-" name="" value="0x2" />
         <value caption="ADC VREFH is VREF+, ADC VREFL is AVSS" name="" value="0x1" />
         <value caption="ADC VREFH is AVDD, ADC VREFL is AVSS" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC0 Digital Enable bit" name="ADCCON3__DIGEN0">
         <value caption="ADC0 is digital enabled (required for active operation)" name="" value="0x1" />
         <value caption="ADC0 is digital disabled (power-saving mode)" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC1 Digital Enable bit" name="ADCCON3__DIGEN1">
         <value caption="ADC1 is digital enabled (required for active operation)" name="" value="0x1" />
         <value caption="ADC1 is digital disabled (power-saving mode)" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC2 Digital Enable bit" name="ADCCON3__DIGEN2">
         <value caption="ADC2 is digital enabled (required for active operation)" name="" value="0x1" />
         <value caption="ADC2 is digital disabled (power-saving mode)" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC3 Digital Enable bit" name="ADCCON3__DIGEN3">
         <value caption="ADC3 is digital enabled (required for active operation)" name="" value="0x1" />
         <value caption="ADC3 is digital disabled (power-saving mode)" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC4 Digital Enable bit" name="ADCCON3__DIGEN4">
         <value caption="ADC4 is digital enabled (required for active operation)" name="" value="0x1" />
         <value caption="ADC4 is digital disabled (power-saving mode)" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC5 Digital Enable bit" name="ADCCON3__DIGEN5">
         <value caption="ADC5 is digital enabled (required for active operation)" name="" value="0x1" />
         <value caption="ADC5 is digital disabled (power-saving mode)" name="" value="0x0" />
      </value-group>
      <value-group caption="Shared ADC (ADC7) Digital Enable bit" name="ADCCON3__DIGEN7">
         <value caption="ADC7 is digital enabled" name="" value="0x1" />
         <value caption="ADC7 is digital disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog-to-Digital Control Clock Divider bits" name="ADCCON3__CONCLKDIV">
         <value caption="126 * Tclk = Tq" name="" value="0x3f" />
         <value caption="6 * Tclk = Tq" name="" value="0x3" />
         <value caption="4 * Tclk = Tq" name="" value="0x2" />
         <value caption="2 * Tclk = Tq" name="" value="0x1" />
         <value caption="Tclk = Tq" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog-to-Digital Clock Source bits" name="ADCCON3__ADCSEL">
         <value caption="SYSCLK (Required if using DMA for ADC)" name="" value="0x3" />
         <value caption="REFCLK3" name="" value="0x2" />
         <value caption="FRC" name="" value="0x1" />
         <value caption="SYSCLK" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC0 Synchronous Sampling bit" name="ADCTRGMODE__SSAMPEN0">
         <value caption="ADC0 uses synchronous sampling for the first sample after being idle or disabled" name="" value="0x1" />
         <value caption="ADC0 does not use synchronous sampling" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC1 Synchronous Sampling bit" name="ADCTRGMODE__SSAMPEN1">
         <value caption="ADC1 uses synchronous sampling for the first sample after being idle or disabled" name="" value="0x1" />
         <value caption="ADC1 does not use synchronous sampling" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC2Synchronous Sampling bit" name="ADCTRGMODE__SSAMPEN2">
         <value caption="ADC2 uses synchronous sampling for the first sample after being idle or disabled" name="" value="0x1" />
         <value caption="ADC2 does not use synchronous sampling" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC3 Synchronous Sampling bit" name="ADCTRGMODE__SSAMPEN3">
         <value caption="ADC3 uses synchronous sampling for the first sample after being idle or disabled" name="" value="0x1" />
         <value caption="ADC3 does not use synchronous sampling" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC4 Synchronous Sampling bit" name="ADCTRGMODE__SSAMPEN4">
         <value caption="ADC4 uses synchronous sampling for the first sample after being idle or disabled" name="" value="0x1" />
         <value caption="ADC4 does not use synchronous sampling" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC5 Synchronous Sampling bit" name="ADCTRGMODE__SSAMPEN5">
         <value caption="ADC5 uses synchronous sampling for the first sample after being idle or disabled" name="" value="0x1" />
         <value caption="ADC5 does not use synchronous sampling" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC0 Presynchronized Triggers bit" name="ADCTRGMODE__STRGEN0">
         <value caption="ADC0 uses presynchronized triggers" name="" value="0x1" />
         <value caption="ADC0 does not use presynchronized triggers" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC1 Presynchronized Triggers bit" name="ADCTRGMODE__STRGEN1">
         <value caption="ADC1 uses presynchronized triggers" name="" value="0x1" />
         <value caption="ADC1 does not use presynchronized triggers" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC2 Presynchronized Triggers bit" name="ADCTRGMODE__STRGEN2">
         <value caption="ADC2 uses presynchronized triggers" name="" value="0x1" />
         <value caption="ADC2 does not use presynchronized triggers" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC3 Presynchronized Triggers bit" name="ADCTRGMODE__STRGEN3">
         <value caption="ADC3 uses presynchronized triggers" name="" value="0x1" />
         <value caption="ADC3 does not use presynchronized triggers" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC4 Presynchronized Triggers bit" name="ADCTRGMODE__STRGEN4">
         <value caption="ADC4 uses presynchronized triggers" name="" value="0x1" />
         <value caption="ADC4 does not use presynchronized triggers" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC5 Presynchronized Triggers bit" name="ADCTRGMODE__STRGEN5">
         <value caption="ADC5 uses presynchronized triggers" name="" value="0x1" />
         <value caption="ADC5 does not use presynchronized triggers" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC0 Analog Input Select bit" name="ADCTRGMODE__SH0ALT">
         <value caption="AN24" name="" value="0x3" />
         <value caption="AN5" name="" value="0x2" />
         <value caption="AN3" name="" value="0x1" />
         <value caption="AN0" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC1 Analog Input Select bit" name="ADCTRGMODE__SH1ALT">
         <value caption="AN0" name="" value="0x3" />
         <value caption="AN7" name="" value="0x2" />
         <value caption="AN4" name="" value="0x1" />
         <value caption="AN1" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC2 Analog Input Select bit" name="ADCTRGMODE__SH2ALT">
         <value caption="AN25" name="" value="0x3" />
         <value caption="AN6" name="" value="0x2" />
         <value caption="AN5" name="" value="0x1" />
         <value caption="AN2" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC3 Analog Input Select bit" name="ADCTRGMODE__SH3ALT">
         <value caption="AN26" name="" value="0x3" />
         <value caption="AN8" name="" value="0x2" />
         <value caption="AN0" name="" value="0x1" />
         <value caption="AN3" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC4 Analog Input Select bit" name="ADCTRGMODE__SH4ALT">
         <value caption="AN0" name="" value="0x3" />
         <value caption="AN9" name="" value="0x2" />
         <value caption="AN1" name="" value="0x1" />
         <value caption="AN4" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC5 Analog Input Select bit" name="ADCTRGMODE__SH5ALT">
         <value caption="AN25" name="" value="0x3" />
         <value caption="AN6" name="" value="0x2" />
         <value caption="AN2" name="" value="0x1" />
         <value caption="AN5" name="" value="0x0" />
      </value-group>
      <value-group caption="AN0 Signed Data Mode bit" name="ADCIMCON1__SIGN0">
         <value caption="AN0 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN0 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN0 Mode bit" name="ADCIMCON1__DIFF0">
         <value caption="Selects AN0 differential input pair as AN0+ and AN6-" name="" value="0x1" />
         <value caption="AN0 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN1 Signed Data Mode bit" name="ADCIMCON1__SIGN1">
         <value caption="AN1 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN1 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN1 Mode bit" name="ADCIMCON1__DIFF1">
         <value caption="Selects AN1 differential input pair as AN1+ and AN7-" name="" value="0x1" />
         <value caption="AN1 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN2 Signed Data Mode bit" name="ADCIMCON1__SIGN2">
         <value caption="AN2 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN2 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN2 Mode bit" name="ADCIMCON1__DIFF2">
         <value caption="Selects AN2 differential input pair as AN2+ and AN8-" name="" value="0x1" />
         <value caption="AN2 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN3 Signed Data Mode bit" name="ADCIMCON1__SIGN3">
         <value caption="AN3 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN3 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN3 Mode bit" name="ADCIMCON1__DIFF3">
         <value caption="Selects AN3 differential input pair as AN3+ and AN27-" name="" value="0x1" />
         <value caption="AN3 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN4 Signed Data Mode bit" name="ADCIMCON1__SIGN4">
         <value caption="AN4 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN4 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN4 Mode bit" name="ADCIMCON1__DIFF4">
         <value caption="Selects AN4 differential input pair as AN4+ and AN10-" name="" value="0x1" />
         <value caption="AN4 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN5 Signed Data Mode bit" name="ADCIMCON1__SIGN5">
         <value caption="AN5 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN5 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN5 Mode bit" name="ADCIMCON1__DIFF5">
         <value caption="Selects AN5 differential input pair as AN5+ and AN11-" name="" value="0x1" />
         <value caption="AN5 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN6 Signed Data Mode bit" name="ADCIMCON1__SIGN6">
         <value caption="AN6 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN6 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN6 Mode bit" name="ADCIMCON1__DIFF6">
         <value caption="Selects AN6 differential input pair as AN6+ and AN1-" name="" value="0x1" />
         <value caption="AN6 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN7 Signed Data Mode bit" name="ADCIMCON1__SIGN7">
         <value caption="AN7 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN7 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN7 Mode bit" name="ADCIMCON1__DIFF7">
         <value caption="Selects AN7 differential input pair as AN7+ and AN1-" name="" value="0x1" />
         <value caption="AN7 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN8 Signed Data Mode bit" name="ADCIMCON1__SIGN8">
         <value caption="AN8 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN8 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN 8 Mode bit" name="ADCIMCON1__DIFF8">
         <value caption="Selects AN8 differential input pair as AN8+ and AN1-" name="" value="0x1" />
         <value caption="AN8 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN9 Signed Data Mode bit" name="ADCIMCON1__SIGN9">
         <value caption="AN9 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN9 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN9 Mode bit" name="ADCIMCON1__DIFF9">
         <value caption="Selects AN9 differential input pair as AN9+ and AN1-" name="" value="0x1" />
         <value caption="AN9 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN10 Signed Data Mode bit" name="ADCIMCON1__SIGN10">
         <value caption="AN10 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN10 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN10 Mode bit" name="ADCIMCON1__DIFF10">
         <value caption="Selects AN10 differential input pair as AN10+ and AN1-" name="" value="0x1" />
         <value caption="AN10 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN11 Signed Data Mode bit" name="ADCIMCON1__SIGN11">
         <value caption="AN11 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN11 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN11 Mode bit" name="ADCIMCON1__DIFF11">
         <value caption="Selects AN11 differential input pair as AN11+ and AN1-" name="" value="0x1" />
         <value caption="AN11 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN12 Signed Data Mode bit" name="ADCIMCON1__SIGN12">
         <value caption="AN12 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN12 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN12 Mode bit" name="ADCIMCON1__DIFF12">
         <value caption="Selects AN12 differential input pair as AN12+ and AN1-" name="" value="0x1" />
         <value caption="AN12 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN13 Signed Data Mode bit" name="ADCIMCON1__SIGN13">
         <value caption="AN13 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN13 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN13 Mode bit" name="ADCIMCON1__DIFF13">
         <value caption="Selects AN13 differential input pair as AN13+ and AN1-" name="" value="0x1" />
         <value caption="AN13 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN14 Signed Data Mode bit" name="ADCIMCON1__SIGN14">
         <value caption="AN14 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN14 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN14 Mode bit" name="ADCIMCON1__DIFF14">
         <value caption="Selects AN14 differential input pair as AN14+ and AN1-" name="" value="0x1" />
         <value caption="AN14 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="ADCIMCON1__SIGN15">
         <value caption="AN15 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN15 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN15 Mode bit" name="ADCIMCON1__DIFF15">
         <value caption="Selects AN15 differential input pair as AN15+ and AN1-" name="" value="0x1" />
         <value caption="AN15 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN16 Signed Data Mode bit" name="ADCIMCON2__SIGN16">
         <value caption="AN16 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN16 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN16 Mode bit" name="ADCIMCON2__DIFF16">
         <value caption="Selects AN16 differential pair input as AN16+ and AN1-" name="" value="0x1" />
         <value caption="AN16 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN17 Signed Data Mode bit" name="ADCIMCON2__SIGN17">
         <value caption="AN17 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN17 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN17 Mode bit" name="ADCIMCON2__DIFF17">
         <value caption="Selects AN17 differential pair input as AN17+ and AN1-" name="" value="0x1" />
         <value caption="AN17 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN18 Signed Data Mode bit" name="ADCIMCON2__SIGN18">
         <value caption="AN18 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN18 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN18 Mode bit" name="ADCIMCON2__DIFF18">
         <value caption="Selects AN18 differential pair input as AN18+ and AN1-" name="" value="0x1" />
         <value caption="AN18 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN19 Signed Data Mode bit" name="ADCIMCON2__SIGN19">
         <value caption="AN19 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN19 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN19 Mode bit" name="ADCIMCON2__DIFF19">
         <value caption="Selects AN19 differential pair input as AN19+ and AN1-" name="" value="0x1" />
         <value caption="AN19 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN20 Signed Data Mode bit" name="ADCIMCON2__SIGN20">
         <value caption="AN20 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN20 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN20 Mode bit" name="ADCIMCON2__DIFF20">
         <value caption="Selects AN20 differential pair input as AN20+ and AN1-" name="" value="0x1" />
         <value caption="AN20 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN21 Signed Data Mode bit" name="ADCIMCON2__SIGN21">
         <value caption="AN21 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN21 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN21 Mode bit" name="ADCIMCON2__DIFF21">
         <value caption="Selects AN21 differential pair input as AN21+ and AN1-" name="" value="0x1" />
         <value caption="AN21 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN22 Signed Data Mode bit" name="ADCIMCON2__SIGN22">
         <value caption="AN22 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN22 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN22 Mode bit" name="ADCIMCON2__DIFF22">
         <value caption="Selects AN22 differential pair input as AN22+ and AN1-" name="" value="0x1" />
         <value caption="AN22 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN23 Signed Data Mode bit" name="ADCIMCON2__SIGN23">
         <value caption="AN23 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN23 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN23 Mode bit" name="ADCIMCON2__DIFF23">
         <value caption="Selects AN23 differential pair input as AN23+ and AN1-" name="" value="0x1" />
         <value caption="AN23 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN24 Signed Data Mode bit" name="ADCIMCON2__SIGN24">
         <value caption="AN24 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN24 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN24 Mode bit" name="ADCIMCON2__DIFF24">
         <value caption="Selects AN24 differential pair input as AN24+ and AN1-" name="" value="0x1" />
         <value caption="AN24 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN25 Signed Data Mode bit" name="ADCIMCON2__SIGN25">
         <value caption="AN25 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN25 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN25 Mode bit" name="ADCIMCON2__DIFF25">
         <value caption="Selects AN25 differential pair input as AN25+ and AN1-" name="" value="0x1" />
         <value caption="AN25 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN26 Signed Data Mode bit" name="ADCIMCON2__SIGN26">
         <value caption="AN26 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN26 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN26 Mode bit" name="ADCIMCON2__DIFF26">
         <value caption="Selects AN26 differential pair input as AN26+ and AN1-" name="" value="0x1" />
         <value caption="AN26 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN27 Signed Data Mode bit" name="ADCIMCON2__SIGN27">
         <value caption="AN27 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN27 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN27 Mode bit" name="ADCIMCON2__DIFF27">
         <value caption="Selects AN27 differential pair input as AN27+ and AN1-" name="" value="0x1" />
         <value caption="AN27 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN33 Signed Data Mode bit" name="ADCIMCON3__SIGN33">
         <value caption="AN33 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN33 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN33 Mode bit" name="ADCIMCON3__DIFF33">
         <value caption="Selects AN33 differential input pair as AN33+ and AN1-" name="" value="0x1" />
         <value caption="AN33 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN34 Signed Data Mode bit" name="ADCIMCON3__SIGN34">
         <value caption="AN34 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN34 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN34 Mode bit" name="ADCIMCON3__DIFF34">
         <value caption="Selects AN34 differential input pair as AN34+ and AN1-" name="" value="0x1" />
         <value caption="AN34 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN35 Signed Data Mode bit" name="ADCIMCON3__SIGN35">
         <value caption="AN35 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN35 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN35 Mode bit" name="ADCIMCON3__DIFF35">
         <value caption="Selects AN35 differential input pair as AN35+ and AN1-" name="" value="0x1" />
         <value caption="AN35 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN36 Signed Data Mode bit" name="ADCIMCON3__SIGN36">
         <value caption="AN36 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN36 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN36 Mode bit" name="ADCIMCON3__DIFF36">
         <value caption="Selects AN36 differential input pair as AN36+ and AN1-" name="" value="0x1" />
         <value caption="AN36 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN37 Signed Data Mode bit" name="ADCIMCON3__SIGN37">
         <value caption="AN37 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN37 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN37 Mode bit" name="ADCIMCON3__DIFF37">
         <value caption="Selects AN37 differential input pair as AN37+ and AN1-" name="" value="0x1" />
         <value caption="AN37 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN38 Signed Data Mode bit" name="ADCIMCON3__SIGN38">
         <value caption="AN38 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN38 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN38 Mode bit" name="ADCIMCON3__DIFF38">
         <value caption="Selects AN38 differential input pair as AN38+ and AN1-" name="" value="0x1" />
         <value caption="AN38 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN39 Signed Data Mode bit" name="ADCIMCON3__SIGN39">
         <value caption="AN39 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN39 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN39 Mode bit" name="ADCIMCON3__DIFF39">
         <value caption="Selects AN39 differential input pair as AN39+ and AN1-" name="" value="0x1" />
         <value caption="AN39 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN40 Signed Data Mode bit" name="ADCIMCON3__SIGN40">
         <value caption="AN40 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN40 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN40 Mode bit" name="ADCIMCON3__DIFF40">
         <value caption="Selects AN40 differential input pair as AN40+ and AN1-" name="" value="0x1" />
         <value caption="AN40 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN41 Signed Data Mode bit" name="ADCIMCON3__SIGN41">
         <value caption="AN41 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN41 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN41 Mode bit" name="ADCIMCON3__DIFF41">
         <value caption="Selects AN41 differential input pair as AN41+ and AN1-" name="" value="0x1" />
         <value caption="AN41 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="ADCIMCON3__SIGN45">
         <value caption="AN45 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN45 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN45 Mode bit" name="ADCIMCON3__DIFF45">
         <value caption="Selects AN45 differential input pair as AN45+ and AN1-" name="" value="0x1" />
         <value caption="AN45 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN45 Signed Data Mode bit" name="ADCIMCON3__SIGN46">
         <value caption="AN46 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN46 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN46 Mode bit" name="ADCIMCON3__DIFF46">
         <value caption="Selects AN46 differential input pair as AN46+ and AN1-" name="" value="0x1" />
         <value caption="AN41 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN47 Signed Data Mode bit" name="ADCIMCON3__SIGN47">
         <value caption="AN41 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN41 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN47 Mode bit" name="ADCIMCON3__DIFF47">
         <value caption="Selects AN47 differential input pair as AN47+ and AN1-" name="" value="0x1" />
         <value caption="AN47 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN48 Signed Data Mode bit" name="ADCIMCON4__SIGN48">
         <value caption="AN48 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN48 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN48 Mode bit" name="ADCIMCON4__DIFF48">
         <value caption="Selects AN40 differential input pair as AN48+ and AN1-" name="" value="0x1" />
         <value caption="AN48 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN41 Signed Data Mode bit" name="ADCIMCON4__SIGN49">
         <value caption="AN49 is using Signed Data mode" name="" value="0x1" />
         <value caption="AN49 is using Unsigned Data mode" name="" value="0x0" />
      </value-group>
      <value-group caption="AN49 Mode bit" name="ADCIMCON4__DIFF49">
         <value caption="Selects AN49 differential input pair as AN49+ and AN1-" name="" value="0x1" />
         <value caption="AN49 is using Single-ended mode" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN0">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN1">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN2">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN3">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN4">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN5">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN6">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN7">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN8">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN9">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN10">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN11">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN12">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN13">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN14">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN15">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN16">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN17">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN18">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN19">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN20">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN21">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN22">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN23">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN24">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN25">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN26">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN1__AGIEN27">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN2__AGIEN33">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN2__AGIEN34">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN2__AGIEN35">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN2__AGIEN36">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN2__AGIEN37">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN2__AGIEN38">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN2__AGIEN39">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN2__AGIEN40">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN2__AGIEN41">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN2__AGIEN45">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN2__AGIEN46">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN2__AGIEN47">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN2__AGIEN48">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN2__AGIEN49">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN2__AGIEN50">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Global Interrupt Enable bit" name="ADCGIRQEN2__AGIEN53">
         <value caption="Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the AIRDYx bit of the ADCDSTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS0">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS1">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS2">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS3">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS4">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS5">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS6">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS7">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS8">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS9">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS10">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS11">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS12">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS13">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS14">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS15">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS16">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS17">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS18">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS19">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS20">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS21">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS22">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS23">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS24">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS25">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS26">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS1__CSS27">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS2__CSS33">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS2__CSS34">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS2__CSS35">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS2__CSS36">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS2__CSS37">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS2__CSS38">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS2__CSS39">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS2__CSS40">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS2__CSS41">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS2__CSS45">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS2__CSS46">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS2__CSS47">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS2__CSS48">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS2__CSS49">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS2__CSS50">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Common Scan Select bits" name="ADCCSS2__CSS53">
         <value caption="Select ANx for input scan (i.e.ANx = CSSx and scan is sequential starting with the lowest to highest enabled CSSx analog input pin)" name="" value="0x1" />
         <value caption="Skip ANx for input scan" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT1__ARDY0">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT1__ARDY1">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT1__ARDY2">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT1__ARDY3">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT1__ARDY4">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT1__ARDY5">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT1__ARDY6">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT1__ARDY7">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT1__ARDY8">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT1__ARDY9">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT1__ARDY10">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT1__ARDY11">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT1__ARDY12">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT1__ARDY13">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT1__ARDY14">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT1__ARDY15">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT1__ARDY16">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT1__ARDY17">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT1__ARDY18">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT1__ARDY19">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT1__ARDY20">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT1__ARDY21">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT1__ARDY22">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT1__ARDY23">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT1__ARDY24">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT1__ARDY25">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT1__ARDY26">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT1__ARDY27">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT2__ARDY33">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT2__ARDY34">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT2__ARDY35">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT2__ARDY36">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT2__ARDY37">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT2__ARDY38">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT2__ARDY39">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT2__ARDY40">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT2__ARDY41">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT2__ARDY45">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT2__ARDY46">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT2__ARDY47">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT2__ARDY48">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT2__ARDY49">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT2__ARDY50">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT2__ARDY51">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT2__ARDY52">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Conversion Data Ready for Corresponding Analog Input Ready bits" name="ADCDSTAT2__ARDY53">
         <value caption="This bit is set when converted data is ready in the data register" name="" value="0x1" />
         <value caption="This bit is cleared when the associated data register is read" name="" value="0x0" />
      </value-group>
      <value-group caption="Digital Filter Analog Input Selection bits" name="ADCFLTR1__CHNLID">
         <value caption="AN27 input" name="" value="0x1b" />
         <value caption="AN26 input" name="" value="0x1a" />
         <value caption="AN25 input" name="" value="0x19" />
         <value caption="AN24 input" name="" value="0x18" />
         <value caption="AN23 input" name="" value="0x17" />
         <value caption="AN22 input" name="" value="0x16" />
         <value caption="AN21 input" name="" value="0x15" />
         <value caption="AN20 input" name="" value="0x14" />
         <value caption="AN19 input" name="" value="0x13" />
         <value caption="AN18 input" name="" value="0x12" />
         <value caption="AN17 input" name="" value="0x11" />
         <value caption="AN16 input" name="" value="0x10" />
         <value caption="AN15 input" name="" value="0xf" />
         <value caption="AN14 input" name="" value="0xe" />
         <value caption="AN13 input" name="" value="0xd" />
         <value caption="AN12 input" name="" value="0xc" />
         <value caption="AN11 input" name="" value="0xb" />
         <value caption="AN10 input" name="" value="0xa" />
         <value caption="AN9 input" name="" value="0x9" />
         <value caption="AN8 input" name="" value="0x8" />
         <value caption="AN7 input" name="" value="0x7" />
         <value caption="AN6 input" name="" value="0x6" />
         <value caption="ADC5 Module" name="" value="0x5" />
         <value caption="ADC4 Module" name="" value="0x4" />
         <value caption="ADC3 Module" name="" value="0x3" />
         <value caption="ADC2 Module" name="" value="0x2" />
         <value caption="ADC1 Module" name="" value="0x1" />
         <value caption="ADC0 Module" name="" value="0x0" />
      </value-group>
      <value-group caption="Digital Filter 'x' Data Ready Status bit" name="ADCFLTR1__AFRDY">
         <value caption="Data is ready in the FLTRDATA bits" name="" value="0x1" />
         <value caption="Data is not ready" name="" value="0x0" />
      </value-group>
      <value-group caption="Digital Filter 'x' Interrupt Enable bit" name="ADCFLTR1__AFGIEN">
         <value caption="Digital filter interrupt is enabled and is generated by the AFRDY status bit" name="" value="0x1" />
         <value caption="Digital filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Oversampling Filter Ratio bits" name="ADCFLTR1__OVRSAM">
         <value caption="(If DFMODE is 0) 128 samples (shift sum 3 bits to right output data is in 15.1 format) / (If DFMODE is 1) 256 samples (256 samples to be averaged)" name="" value="0x7" />
         <value caption="(If DFMODE is 0) 32 samples (shift sum 2 bits to right output data is in 14.1 format) / (If DFMODE is 1) 128 samples (128 samples to be averaged)" name="" value="0x6" />
         <value caption="(If DFMODE is 0) 8 samples (shift sum 1 bit to right output data is in 13.1 format) / (If DFMODE is 1) 64 samples (64 samples to be averaged)" name="" value="0x5" />
         <value caption="(If DFMODE is 0) 2 samples (shift sum 0 bits to right output data is in 12.1 format) / (If DFMODE is 1) 32 samples (32 samples to be averaged)" name="" value="0x4" />
         <value caption="(If DFMODE is 0) 256 samples (shift sum 4 bits to right output data is 16 bits) / (If DFMODE is 1) 16 samples (16 samples to be averaged)" name="" value="0x3" />
         <value caption="(If DFMODE is 0) 64 samples (shift sum 3 bits to right output data is 15 bits) / (If DFMODE is 1) 8 samples (8 samples to be averaged)" name="" value="0x2" />
         <value caption="(If DFMODE is 0) 16 samples (shift sum 2 bits to right output data is 14 bits) / (If DFMODE is 1) 4 samples (4 samples to be averaged)" name="" value="0x1" />
         <value caption="(If DFMODE is 0) 4 samples (shift sum 1 bit to right output data is 13 bits) / (If DFMODE is 1) 2 samples (2 samples to be averaged)" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Filter Mode bit" name="ADCFLTR1__DFMODE">
         <value caption="Filter x works in Averaging mode" name="" value="0x1" />
         <value caption="Filter x works in Oversampling Filter mode (default)" name="" value="0x0" />
      </value-group>
      <value-group caption="Filter Significant Data Length bit" name="ADCFLTR1__DATA16EN">
         <value caption="All 16 bits of the filter output data are significant" name="" value="0x1" />
         <value caption="Only the first 12 bits are significant" name="" value="0x0" />
      </value-group>
      <value-group caption="Digital Filter 'x' Enable bit" name="ADCFLTR1__AFEN">
         <value caption="Digital filter is enabled" name="" value="0x1" />
         <value caption="Digital filter is disabled and the AFRDY status bit is cleared" name="" value="0x0" />
      </value-group>
      <value-group caption="Digital Filter Analog Input Selection bits" name="ADCFLTR2__CHNLID">
         <value caption="AN27 input" name="" value="0x1b" />
         <value caption="AN26 input" name="" value="0x1a" />
         <value caption="AN25 input" name="" value="0x19" />
         <value caption="AN24 input" name="" value="0x18" />
         <value caption="AN23 input" name="" value="0x17" />
         <value caption="AN22 input" name="" value="0x16" />
         <value caption="AN21 input" name="" value="0x15" />
         <value caption="AN20 input" name="" value="0x14" />
         <value caption="AN19 input" name="" value="0x13" />
         <value caption="AN18 input" name="" value="0x12" />
         <value caption="AN17 input" name="" value="0x11" />
         <value caption="AN16 input" name="" value="0x10" />
         <value caption="AN15 input" name="" value="0xf" />
         <value caption="AN14 input" name="" value="0xe" />
         <value caption="AN13 input" name="" value="0xd" />
         <value caption="AN12 input" name="" value="0xc" />
         <value caption="AN11 input" name="" value="0xb" />
         <value caption="AN10 input" name="" value="0xa" />
         <value caption="AN9 input" name="" value="0x9" />
         <value caption="AN8 input" name="" value="0x8" />
         <value caption="AN7 input" name="" value="0x7" />
         <value caption="AN6 input" name="" value="0x6" />
         <value caption="ADC5 Module" name="" value="0x5" />
         <value caption="ADC4 Module" name="" value="0x4" />
         <value caption="ADC3 Module" name="" value="0x3" />
         <value caption="ADC2 Module" name="" value="0x2" />
         <value caption="ADC1 Module" name="" value="0x1" />
         <value caption="ADC0 Module" name="" value="0x0" />
      </value-group>
      <value-group caption="Digital Filter 'x' Data Ready Status bit" name="ADCFLTR2__AFRDY">
         <value caption="Data is ready in the FLTRDATA bits" name="" value="0x1" />
         <value caption="Data is not ready" name="" value="0x0" />
      </value-group>
      <value-group caption="Digital Filter 'x' Interrupt Enable bit" name="ADCFLTR2__AFGIEN">
         <value caption="Digital filter interrupt is enabled and is generated by the AFRDY status bit" name="" value="0x1" />
         <value caption="Digital filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Oversampling Filter Ratio bits" name="ADCFLTR2__OVRSAM">
         <value caption="(If DFMODE is 0) 128 samples (shift sum 3 bits to right output data is in 15.1 format) / (If DFMODE is 1) 256 samples (256 samples to be averaged)" name="" value="0x7" />
         <value caption="(If DFMODE is 0) 32 samples (shift sum 2 bits to right output data is in 14.1 format) / (If DFMODE is 1) 128 samples (128 samples to be averaged)" name="" value="0x6" />
         <value caption="(If DFMODE is 0) 8 samples (shift sum 1 bit to right output data is in 13.1 format) / (If DFMODE is 1) 64 samples (64 samples to be averaged)" name="" value="0x5" />
         <value caption="(If DFMODE is 0) 2 samples (shift sum 0 bits to right output data is in 12.1 format) / (If DFMODE is 1) 32 samples (32 samples to be averaged)" name="" value="0x4" />
         <value caption="(If DFMODE is 0) 256 samples (shift sum 4 bits to right output data is 16 bits) / (If DFMODE is 1) 16 samples (16 samples to be averaged)" name="" value="0x3" />
         <value caption="(If DFMODE is 0) 64 samples (shift sum 3 bits to right output data is 15 bits) / (If DFMODE is 1) 8 samples (8 samples to be averaged)" name="" value="0x2" />
         <value caption="(If DFMODE is 0) 16 samples (shift sum 2 bits to right output data is 14 bits) / (If DFMODE is 1) 4 samples (4 samples to be averaged)" name="" value="0x1" />
         <value caption="(If DFMODE is 0) 4 samples (shift sum 1 bit to right output data is 13 bits) / (If DFMODE is 1) 2 samples (2 samples to be averaged)" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Filter Mode bit" name="ADCFLTR2__DFMODE">
         <value caption="Filter x works in Averaging mode" name="" value="0x1" />
         <value caption="Filter x works in Oversampling Filter mode (default)" name="" value="0x0" />
      </value-group>
      <value-group caption="Filter Significant Data Length bit" name="ADCFLTR2__DATA16EN">
         <value caption="All 16 bits of the filter output data are significant" name="" value="0x1" />
         <value caption="Only the first 12 bits are significant" name="" value="0x0" />
      </value-group>
      <value-group caption="Digital Filter 'x' Enable bit" name="ADCFLTR2__AFEN">
         <value caption="Digital filter is enabled" name="" value="0x1" />
         <value caption="Digital filter is disabled and the AFRDY status bit is cleared" name="" value="0x0" />
      </value-group>
      <value-group caption="Digital Filter Analog Input Selection bits" name="ADCFLTR3__CHNLID">
         <value caption="AN27 input" name="" value="0x1b" />
         <value caption="AN26 input" name="" value="0x1a" />
         <value caption="AN25 input" name="" value="0x19" />
         <value caption="AN24 input" name="" value="0x18" />
         <value caption="AN23 input" name="" value="0x17" />
         <value caption="AN22 input" name="" value="0x16" />
         <value caption="AN21 input" name="" value="0x15" />
         <value caption="AN20 input" name="" value="0x14" />
         <value caption="AN19 input" name="" value="0x13" />
         <value caption="AN18 input" name="" value="0x12" />
         <value caption="AN17 input" name="" value="0x11" />
         <value caption="AN16 input" name="" value="0x10" />
         <value caption="AN15 input" name="" value="0xf" />
         <value caption="AN14 input" name="" value="0xe" />
         <value caption="AN13 input" name="" value="0xd" />
         <value caption="AN12 input" name="" value="0xc" />
         <value caption="AN11 input" name="" value="0xb" />
         <value caption="AN10 input" name="" value="0xa" />
         <value caption="AN9 input" name="" value="0x9" />
         <value caption="AN8 input" name="" value="0x8" />
         <value caption="AN7 input" name="" value="0x7" />
         <value caption="AN6 input" name="" value="0x6" />
         <value caption="ADC5 Module" name="" value="0x5" />
         <value caption="ADC4 Module" name="" value="0x4" />
         <value caption="ADC3 Module" name="" value="0x3" />
         <value caption="ADC2 Module" name="" value="0x2" />
         <value caption="ADC1 Module" name="" value="0x1" />
         <value caption="ADC0 Module" name="" value="0x0" />
      </value-group>
      <value-group caption="Digital Filter 'x' Data Ready Status bit" name="ADCFLTR3__AFRDY">
         <value caption="Data is ready in the FLTRDATA bits" name="" value="0x1" />
         <value caption="Data is not ready" name="" value="0x0" />
      </value-group>
      <value-group caption="Digital Filter 'x' Interrupt Enable bit" name="ADCFLTR3__AFGIEN">
         <value caption="Digital filter interrupt is enabled and is generated by the AFRDY status bit" name="" value="0x1" />
         <value caption="Digital filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Oversampling Filter Ratio bits" name="ADCFLTR3__OVRSAM">
         <value caption="(If DFMODE is 0) 128 samples (shift sum 3 bits to right output data is in 15.1 format) / (If DFMODE is 1) 256 samples (256 samples to be averaged)" name="" value="0x7" />
         <value caption="(If DFMODE is 0) 32 samples (shift sum 2 bits to right output data is in 14.1 format) / (If DFMODE is 1) 128 samples (128 samples to be averaged)" name="" value="0x6" />
         <value caption="(If DFMODE is 0) 8 samples (shift sum 1 bit to right output data is in 13.1 format) / (If DFMODE is 1) 64 samples (64 samples to be averaged)" name="" value="0x5" />
         <value caption="(If DFMODE is 0) 2 samples (shift sum 0 bits to right output data is in 12.1 format) / (If DFMODE is 1) 32 samples (32 samples to be averaged)" name="" value="0x4" />
         <value caption="(If DFMODE is 0) 256 samples (shift sum 4 bits to right output data is 16 bits) / (If DFMODE is 1) 16 samples (16 samples to be averaged)" name="" value="0x3" />
         <value caption="(If DFMODE is 0) 64 samples (shift sum 3 bits to right output data is 15 bits) / (If DFMODE is 1) 8 samples (8 samples to be averaged)" name="" value="0x2" />
         <value caption="(If DFMODE is 0) 16 samples (shift sum 2 bits to right output data is 14 bits) / (If DFMODE is 1) 4 samples (4 samples to be averaged)" name="" value="0x1" />
         <value caption="(If DFMODE is 0) 4 samples (shift sum 1 bit to right output data is 13 bits) / (If DFMODE is 1) 2 samples (2 samples to be averaged)" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Filter Mode bit" name="ADCFLTR3__DFMODE">
         <value caption="Filter x works in Averaging mode" name="" value="0x1" />
         <value caption="Filter x works in Oversampling Filter mode (default)" name="" value="0x0" />
      </value-group>
      <value-group caption="Filter Significant Data Length bit" name="ADCFLTR3__DATA16EN">
         <value caption="All 16 bits of the filter output data are significant" name="" value="0x1" />
         <value caption="Only the first 12 bits are significant" name="" value="0x0" />
      </value-group>
      <value-group caption="Digital Filter 'x' Enable bit" name="ADCFLTR3__AFEN">
         <value caption="Digital filter is enabled" name="" value="0x1" />
         <value caption="Digital filter is disabled and the AFRDY status bit is cleared" name="" value="0x0" />
      </value-group>
      <value-group caption="Digital Filter Analog Input Selection bits" name="ADCFLTR4__CHNLID">
         <value caption="AN27 input" name="" value="0x1b" />
         <value caption="AN26 input" name="" value="0x1a" />
         <value caption="AN25 input" name="" value="0x19" />
         <value caption="AN24 input" name="" value="0x18" />
         <value caption="AN23 input" name="" value="0x17" />
         <value caption="AN22 input" name="" value="0x16" />
         <value caption="AN21 input" name="" value="0x15" />
         <value caption="AN20 input" name="" value="0x14" />
         <value caption="AN19 input" name="" value="0x13" />
         <value caption="AN18 input" name="" value="0x12" />
         <value caption="AN17 input" name="" value="0x11" />
         <value caption="AN16 input" name="" value="0x10" />
         <value caption="AN15 input" name="" value="0xf" />
         <value caption="AN14 input" name="" value="0xe" />
         <value caption="AN13 input" name="" value="0xd" />
         <value caption="AN12 input" name="" value="0xc" />
         <value caption="AN11 input" name="" value="0xb" />
         <value caption="AN10 input" name="" value="0xa" />
         <value caption="AN9 input" name="" value="0x9" />
         <value caption="AN8 input" name="" value="0x8" />
         <value caption="AN7 input" name="" value="0x7" />
         <value caption="AN6 input" name="" value="0x6" />
         <value caption="ADC5 Module" name="" value="0x5" />
         <value caption="ADC4 Module" name="" value="0x4" />
         <value caption="ADC3 Module" name="" value="0x3" />
         <value caption="ADC2 Module" name="" value="0x2" />
         <value caption="ADC1 Module" name="" value="0x1" />
         <value caption="ADC0 Module" name="" value="0x0" />
      </value-group>
      <value-group caption="Digital Filter 'x' Data Ready Status bit" name="ADCFLTR4__AFRDY">
         <value caption="Data is ready in the FLTRDATA bits" name="" value="0x1" />
         <value caption="Data is not ready" name="" value="0x0" />
      </value-group>
      <value-group caption="Digital Filter 'x' Interrupt Enable bit" name="ADCFLTR4__AFGIEN">
         <value caption="Digital filter interrupt is enabled and is generated by the AFRDY status bit" name="" value="0x1" />
         <value caption="Digital filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Oversampling Filter Ratio bits" name="ADCFLTR4__OVRSAM">
         <value caption="(If DFMODE is 0) 128 samples (shift sum 3 bits to right output data is in 15.1 format) / (If DFMODE is 1) 256 samples (256 samples to be averaged)" name="" value="0x7" />
         <value caption="(If DFMODE is 0) 32 samples (shift sum 2 bits to right output data is in 14.1 format) / (If DFMODE is 1) 128 samples (128 samples to be averaged)" name="" value="0x6" />
         <value caption="(If DFMODE is 0) 8 samples (shift sum 1 bit to right output data is in 13.1 format) / (If DFMODE is 1) 64 samples (64 samples to be averaged)" name="" value="0x5" />
         <value caption="(If DFMODE is 0) 2 samples (shift sum 0 bits to right output data is in 12.1 format) / (If DFMODE is 1) 32 samples (32 samples to be averaged)" name="" value="0x4" />
         <value caption="(If DFMODE is 0) 256 samples (shift sum 4 bits to right output data is 16 bits) / (If DFMODE is 1) 16 samples (16 samples to be averaged)" name="" value="0x3" />
         <value caption="(If DFMODE is 0) 64 samples (shift sum 3 bits to right output data is 15 bits) / (If DFMODE is 1) 8 samples (8 samples to be averaged)" name="" value="0x2" />
         <value caption="(If DFMODE is 0) 16 samples (shift sum 2 bits to right output data is 14 bits) / (If DFMODE is 1) 4 samples (4 samples to be averaged)" name="" value="0x1" />
         <value caption="(If DFMODE is 0) 4 samples (shift sum 1 bit to right output data is 13 bits) / (If DFMODE is 1) 2 samples (2 samples to be averaged)" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Filter Mode bit" name="ADCFLTR4__DFMODE">
         <value caption="Filter x works in Averaging mode" name="" value="0x1" />
         <value caption="Filter x works in Oversampling Filter mode (default)" name="" value="0x0" />
      </value-group>
      <value-group caption="Filter Significant Data Length bit" name="ADCFLTR4__DATA16EN">
         <value caption="All 16 bits of the filter output data are significant" name="" value="0x1" />
         <value caption="Only the first 12 bits are significant" name="" value="0x0" />
      </value-group>
      <value-group caption="Digital Filter 'x' Enable bit" name="ADCFLTR4__AFEN">
         <value caption="Digital filter is enabled" name="" value="0x1" />
         <value caption="Digital filter is disabled and the AFRDY status bit is cleared" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Source for Conversion of ADC3 Module Select bits" name="ADCTRG1__TRGSRC3">
         <value caption="PWM Generator 7 Current-Limit (Motor Control Variants Only)" name="" value="0x1e" />
         <value caption="PWM Generator 6 Current-Limit (Motor Control Variants Only)" name="" value="0x1d" />
         <value caption="PWM Generator 5 Current-Limit (Motor Control Variants Only)" name="" value="0x1c" />
         <value caption="PWM Generator 4 Current-Limit (Motor Control Variants Only)" name="" value="0x1b" />
         <value caption="PWM Generator 3 Current-Limit (Motor Control Variants Only)" name="" value="0x1a" />
         <value caption="PWM Generator 2 Current-Limit (Motor Control Variants Only)" name="" value="0x19" />
         <value caption="PWM Generator 1 Current-Limit (Motor Control Variants Only)" name="" value="0x18" />
         <value caption="PWM Generator 5 trigger" name="" value="0x17" />
         <value caption="PWM Generator 6 trigger" name="" value="0x16" />
         <value caption="PWM Generator 7 trigger" name="" value="0x15" />
         <value caption="Reserved" name="" value="0x14" />
         <value caption="Output Compare 4 (Rising Edge Only)" name="" value="0x13" />
         <value caption="Output Compare 3 (Rising Edge Only)" name="" value="0x12" />
         <value caption="Output Compare 2 (Rising Edge Only)" name="" value="0x11" />
         <value caption="Output Compare 1 (Rising Edge Only)" name="" value="0x10" />
         <value caption="PWM Generator 6 trigger (Motor Control Variants Only)" name="" value="0xf" />
         <value caption="PWM Generator 5 trigger (Motor Control Variants Only)" name="" value="0xe" />
         <value caption="PWM Generator 4 trigger (Motor Control Variants Only)" name="" value="0xd" />
         <value caption="PWM Generator 3 trigger (Motor Control Variants Only)" name="" value="0xc" />
         <value caption="PWM Generator 2 trigger (Motor Control Variants Only)" name="" value="0xb" />
         <value caption="PWM Generator 1 trigger (Motor Control Variants Only)" name="" value="0xa" />
         <value caption="Secondary Special Event trigger (Motor Control Variants Only)" name="" value="0x9" />
         <value caption="Primary Special Event trigger (Motor Control Variants Only)" name="" value="0x8" />
         <value caption="General Purpose Timer5" name="" value="0x7" />
         <value caption="General Purpose Timer3" name="" value="0x6" />
         <value caption="General Purpose Timer1" name="" value="0x5" />
         <value caption="INT0" name="" value="0x4" />
         <value caption="Scan trigger (see Note)" name="" value="0x3" />
         <value caption="Software level trigger" name="" value="0x2" />
         <value caption="Software edge trigger" name="" value="0x1" />
         <value caption="No Trigger" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Source for Conversion of ADC2 Module Select bits" name="ADCTRG1__TRGSRC2">
         <value caption="PWM Generator 7 Current-Limit (Motor Control Variants Only)" name="" value="0x1e" />
         <value caption="PWM Generator 6 Current-Limit (Motor Control Variants Only)" name="" value="0x1d" />
         <value caption="PWM Generator 5 Current-Limit (Motor Control Variants Only)" name="" value="0x1c" />
         <value caption="PWM Generator 4 Current-Limit (Motor Control Variants Only)" name="" value="0x1b" />
         <value caption="PWM Generator 3 Current-Limit (Motor Control Variants Only)" name="" value="0x1a" />
         <value caption="PWM Generator 2 Current-Limit (Motor Control Variants Only)" name="" value="0x19" />
         <value caption="PWM Generator 1 Current-Limit (Motor Control Variants Only)" name="" value="0x18" />
         <value caption="PWM Generator 5 trigger" name="" value="0x17" />
         <value caption="PWM Generator 6 trigger" name="" value="0x16" />
         <value caption="PWM Generator 7 trigger" name="" value="0x15" />
         <value caption="Reserved" name="" value="0x14" />
         <value caption="Output Compare 4 (Rising Edge Only)" name="" value="0x13" />
         <value caption="Output Compare 3 (Rising Edge Only)" name="" value="0x12" />
         <value caption="Output Compare 2 (Rising Edge Only)" name="" value="0x11" />
         <value caption="Output Compare 1 (Rising Edge Only)" name="" value="0x10" />
         <value caption="PWM Generator 6 trigger (Motor Control Variants Only)" name="" value="0xf" />
         <value caption="PWM Generator 5 trigger (Motor Control Variants Only)" name="" value="0xe" />
         <value caption="PWM Generator 4 trigger (Motor Control Variants Only)" name="" value="0xd" />
         <value caption="PWM Generator 3 trigger (Motor Control Variants Only)" name="" value="0xc" />
         <value caption="PWM Generator 2 trigger (Motor Control Variants Only)" name="" value="0xb" />
         <value caption="PWM Generator 1 trigger (Motor Control Variants Only)" name="" value="0xa" />
         <value caption="Secondary Special Event trigger (Motor Control Variants Only)" name="" value="0x9" />
         <value caption="Primary Special Event trigger (Motor Control Variants Only)" name="" value="0x8" />
         <value caption="General Purpose Timer5" name="" value="0x7" />
         <value caption="General Purpose Timer3" name="" value="0x6" />
         <value caption="General Purpose Timer1" name="" value="0x5" />
         <value caption="INT0" name="" value="0x4" />
         <value caption="Scan trigger (see Note)" name="" value="0x3" />
         <value caption="Software level trigger" name="" value="0x2" />
         <value caption="Software edge trigger" name="" value="0x1" />
         <value caption="No Trigger" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Source for Conversion of ADC1 Module Select bits" name="ADCTRG1__TRGSRC1">
         <value caption="PWM Generator 7 Current-Limit (Motor Control Variants Only)" name="" value="0x1e" />
         <value caption="PWM Generator 6 Current-Limit (Motor Control Variants Only)" name="" value="0x1d" />
         <value caption="PWM Generator 5 Current-Limit (Motor Control Variants Only)" name="" value="0x1c" />
         <value caption="PWM Generator 4 Current-Limit (Motor Control Variants Only)" name="" value="0x1b" />
         <value caption="PWM Generator 3 Current-Limit (Motor Control Variants Only)" name="" value="0x1a" />
         <value caption="PWM Generator 2 Current-Limit (Motor Control Variants Only)" name="" value="0x19" />
         <value caption="PWM Generator 1 Current-Limit (Motor Control Variants Only)" name="" value="0x18" />
         <value caption="PWM Generator 5 trigger" name="" value="0x17" />
         <value caption="PWM Generator 6 trigger" name="" value="0x16" />
         <value caption="PWM Generator 7 trigger" name="" value="0x15" />
         <value caption="Reserved" name="" value="0x14" />
         <value caption="Output Compare 4 (Rising Edge Only)" name="" value="0x13" />
         <value caption="Output Compare 3 (Rising Edge Only)" name="" value="0x12" />
         <value caption="Output Compare 2 (Rising Edge Only)" name="" value="0x11" />
         <value caption="Output Compare 1 (Rising Edge Only)" name="" value="0x10" />
         <value caption="PWM Generator 6 trigger (Motor Control Variants Only)" name="" value="0xf" />
         <value caption="PWM Generator 5 trigger (Motor Control Variants Only)" name="" value="0xe" />
         <value caption="PWM Generator 4 trigger (Motor Control Variants Only)" name="" value="0xd" />
         <value caption="PWM Generator 3 trigger (Motor Control Variants Only)" name="" value="0xc" />
         <value caption="PWM Generator 2 trigger (Motor Control Variants Only)" name="" value="0xb" />
         <value caption="PWM Generator 1 trigger (Motor Control Variants Only)" name="" value="0xa" />
         <value caption="Secondary Special Event trigger (Motor Control Variants Only)" name="" value="0x9" />
         <value caption="Primary Special Event trigger (Motor Control Variants Only)" name="" value="0x8" />
         <value caption="General Purpose Timer5" name="" value="0x7" />
         <value caption="General Purpose Timer3" name="" value="0x6" />
         <value caption="General Purpose Timer1" name="" value="0x5" />
         <value caption="INT0" name="" value="0x4" />
         <value caption="Scan trigger (see Note)" name="" value="0x3" />
         <value caption="Software level trigger" name="" value="0x2" />
         <value caption="Software edge trigger" name="" value="0x1" />
         <value caption="No Trigger" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Source for Conversion of ADC0 Module Select bits" name="ADCTRG1__TRGSRC0">
         <value caption="PWM Generator 7 Current-Limit (Motor Control Variants Only)" name="" value="0x1e" />
         <value caption="PWM Generator 6 Current-Limit (Motor Control Variants Only)" name="" value="0x1d" />
         <value caption="PWM Generator 5 Current-Limit (Motor Control Variants Only)" name="" value="0x1c" />
         <value caption="PWM Generator 4 Current-Limit (Motor Control Variants Only)" name="" value="0x1b" />
         <value caption="PWM Generator 3 Current-Limit (Motor Control Variants Only)" name="" value="0x1a" />
         <value caption="PWM Generator 2 Current-Limit (Motor Control Variants Only)" name="" value="0x19" />
         <value caption="PWM Generator 1 Current-Limit (Motor Control Variants Only)" name="" value="0x18" />
         <value caption="PWM Generator 5 trigger" name="" value="0x17" />
         <value caption="PWM Generator 6 trigger" name="" value="0x16" />
         <value caption="PWM Generator 7 trigger" name="" value="0x15" />
         <value caption="Reserved" name="" value="0x14" />
         <value caption="Output Compare 4 (Rising Edge Only)" name="" value="0x13" />
         <value caption="Output Compare 3 (Rising Edge Only)" name="" value="0x12" />
         <value caption="Output Compare 2 (Rising Edge Only)" name="" value="0x11" />
         <value caption="Output Compare 1 (Rising Edge Only)" name="" value="0x10" />
         <value caption="PWM Generator 6 trigger (Motor Control Variants Only)" name="" value="0xf" />
         <value caption="PWM Generator 5 trigger (Motor Control Variants Only)" name="" value="0xe" />
         <value caption="PWM Generator 4 trigger (Motor Control Variants Only)" name="" value="0xd" />
         <value caption="PWM Generator 3 trigger (Motor Control Variants Only)" name="" value="0xc" />
         <value caption="PWM Generator 2 trigger (Motor Control Variants Only)" name="" value="0xb" />
         <value caption="PWM Generator 1 trigger (Motor Control Variants Only)" name="" value="0xa" />
         <value caption="Secondary Special Event trigger (Motor Control Variants Only)" name="" value="0x9" />
         <value caption="Primary Special Event trigger (Motor Control Variants Only)" name="" value="0x8" />
         <value caption="General Purpose Timer5" name="" value="0x7" />
         <value caption="General Purpose Timer3" name="" value="0x6" />
         <value caption="General Purpose Timer1" name="" value="0x5" />
         <value caption="INT0" name="" value="0x4" />
         <value caption="Scan trigger (see Note)" name="" value="0x3" />
         <value caption="Software level trigger" name="" value="0x2" />
         <value caption="Software edge trigger" name="" value="0x1" />
         <value caption="No Trigger" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Source for Conversion of ADC4 Module Select bits" name="ADCTRG2__TRGSRC4">
         <value caption="PWM Generator 12 trigger" name="" value="0x1e" />
         <value caption="PWM Generator 11 trigger" name="" value="0x1d" />
         <value caption="PWM Generator 10 trigger" name="" value="0x1c" />
         <value caption="PWM Generator 4 Current-Limit (Motor Control Variants Only)" name="" value="0x1b" />
         <value caption="PWM Generator 3 Current-Limit (Motor Control Variants Only)" name="" value="0x1a" />
         <value caption="PWM Generator 2 Current-Limit (Motor Control Variants Only)" name="" value="0x19" />
         <value caption="PWM Generator 1 Current-Limit (Motor Control Variants Only)" name="" value="0x18" />
         <value caption="PWM Generator 9 trigger" name="" value="0x17" />
         <value caption="PWM Generator 8 trigger" name="" value="0x16" />
         <value caption="PWM Generator 7 trigger" name="" value="0x15" />
         <value caption="CTMU trip" name="" value="0x14" />
         <value caption="Output Compare 4 (Rising Edge Only)" name="" value="0x13" />
         <value caption="Output Compare 3 (Rising Edge Only)" name="" value="0x12" />
         <value caption="Output Compare 2 (Rising Edge Only)" name="" value="0x11" />
         <value caption="Output Compare 1 (Rising Edge Only)" name="" value="0x10" />
         <value caption="PWM Generator 6 trigger (Motor Control Variants Only)" name="" value="0xf" />
         <value caption="PWM Generator 5 trigger (Motor Control Variants Only)" name="" value="0xe" />
         <value caption="PWM Generator 4 trigger (Motor Control Variants Only)" name="" value="0xd" />
         <value caption="PWM Generator 3 trigger (Motor Control Variants Only)" name="" value="0xc" />
         <value caption="PWM Generator 2 trigger (Motor Control Variants Only)" name="" value="0xb" />
         <value caption="PWM Generator 1 trigger (Motor Control Variants Only)" name="" value="0xa" />
         <value caption="Secondary Special Event trigger (Motor Control Variants Only)" name="" value="0x9" />
         <value caption="Primary Special Event trigger (Motor Control Variants Only)" name="" value="0x8" />
         <value caption="General Purpose Timer5" name="" value="0x7" />
         <value caption="General Purpose Timer3" name="" value="0x6" />
         <value caption="General Purpose Timer1" name="" value="0x5" />
         <value caption="INT0" name="" value="0x4" />
         <value caption="Scan trigger (see Note)" name="" value="0x3" />
         <value caption="Software level trigger" name="" value="0x2" />
         <value caption="Software edge trigger" name="" value="0x1" />
         <value caption="No Trigger" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Source for Conversion of ADC5 Module Select bits" name="ADCTRG2__TRGSRC5">
         <value caption="PWM Generator 12 trigger" name="" value="0x1e" />
         <value caption="PWM Generator 11 trigger" name="" value="0x1d" />
         <value caption="PWM Generator 10 trigger" name="" value="0x1c" />
         <value caption="PWM Generator 4 Current-Limit (Motor Control Variants Only)" name="" value="0x1b" />
         <value caption="PWM Generator 3 Current-Limit (Motor Control Variants Only)" name="" value="0x1a" />
         <value caption="PWM Generator 2 Current-Limit (Motor Control Variants Only)" name="" value="0x19" />
         <value caption="PWM Generator 1 Current-Limit (Motor Control Variants Only)" name="" value="0x18" />
         <value caption="PWM Generator 9 trigger" name="" value="0x17" />
         <value caption="PWM Generator 8 trigger" name="" value="0x16" />
         <value caption="PWM Generator 7 trigger" name="" value="0x15" />
         <value caption="CTMU trip" name="" value="0x14" />
         <value caption="Output Compare 4 (Rising Edge Only)" name="" value="0x13" />
         <value caption="Output Compare 3 (Rising Edge Only)" name="" value="0x12" />
         <value caption="Output Compare 2 (Rising Edge Only)" name="" value="0x11" />
         <value caption="Output Compare 1 (Rising Edge Only)" name="" value="0x10" />
         <value caption="PWM Generator 6 trigger (Motor Control Variants Only)" name="" value="0xf" />
         <value caption="PWM Generator 5 trigger (Motor Control Variants Only)" name="" value="0xe" />
         <value caption="PWM Generator 4 trigger (Motor Control Variants Only)" name="" value="0xd" />
         <value caption="PWM Generator 3 trigger (Motor Control Variants Only)" name="" value="0xc" />
         <value caption="PWM Generator 2 trigger (Motor Control Variants Only)" name="" value="0xb" />
         <value caption="PWM Generator 1 trigger (Motor Control Variants Only)" name="" value="0xa" />
         <value caption="Secondary Special Event trigger (Motor Control Variants Only)" name="" value="0x9" />
         <value caption="Primary Special Event trigger (Motor Control Variants Only)" name="" value="0x8" />
         <value caption="General Purpose Timer5" name="" value="0x7" />
         <value caption="General Purpose Timer3" name="" value="0x6" />
         <value caption="General Purpose Timer1" name="" value="0x5" />
         <value caption="INT0" name="" value="0x4" />
         <value caption="Scan trigger (see Note)" name="" value="0x3" />
         <value caption="Software level trigger" name="" value="0x2" />
         <value caption="Software edge trigger" name="" value="0x1" />
         <value caption="No Trigger" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Source for Conversion of Analog Input AN6 Select bits" name="ADCTRG2__TRGSRC6">
         <value caption="PWM Generator 12 trigger" name="" value="0x1e" />
         <value caption="PWM Generator 11 trigger" name="" value="0x1d" />
         <value caption="PWM Generator 10 trigger" name="" value="0x1c" />
         <value caption="PWM Generator 4 Current-Limit (Motor Control Variants Only)" name="" value="0x1b" />
         <value caption="PWM Generator 3 Current-Limit (Motor Control Variants Only)" name="" value="0x1a" />
         <value caption="PWM Generator 2 Current-Limit (Motor Control Variants Only)" name="" value="0x19" />
         <value caption="PWM Generator 1 Current-Limit (Motor Control Variants Only)" name="" value="0x18" />
         <value caption="PWM Generator 9 trigger" name="" value="0x17" />
         <value caption="PWM Generator 8 trigger" name="" value="0x16" />
         <value caption="PWM Generator 7 trigger" name="" value="0x15" />
         <value caption="CTMU trip" name="" value="0x14" />
         <value caption="Output Compare 4 (Rising Edge Only)" name="" value="0x13" />
         <value caption="Output Compare 3 (Rising Edge Only)" name="" value="0x12" />
         <value caption="Output Compare 2 (Rising Edge Only)" name="" value="0x11" />
         <value caption="Output Compare 1 (Rising Edge Only)" name="" value="0x10" />
         <value caption="PWM Generator 6 trigger (Motor Control Variants Only)" name="" value="0xf" />
         <value caption="PWM Generator 5 trigger (Motor Control Variants Only)" name="" value="0xe" />
         <value caption="PWM Generator 4 trigger (Motor Control Variants Only)" name="" value="0xd" />
         <value caption="PWM Generator 3 trigger (Motor Control Variants Only)" name="" value="0xc" />
         <value caption="PWM Generator 2 trigger (Motor Control Variants Only)" name="" value="0xb" />
         <value caption="PWM Generator 1 trigger (Motor Control Variants Only)" name="" value="0xa" />
         <value caption="Secondary Special Event trigger (Motor Control Variants Only)" name="" value="0x9" />
         <value caption="Primary Special Event trigger (Motor Control Variants Only)" name="" value="0x8" />
         <value caption="General Purpose Timer5" name="" value="0x7" />
         <value caption="General Purpose Timer3" name="" value="0x6" />
         <value caption="General Purpose Timer1" name="" value="0x5" />
         <value caption="INT0" name="" value="0x4" />
         <value caption="Scan trigger (see Note)" name="" value="0x3" />
         <value caption="Software level trigger" name="" value="0x2" />
         <value caption="Software edge trigger" name="" value="0x1" />
         <value caption="No Trigger" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Source for Conversion of Analog Input AN7 Select bits" name="ADCTRG2__TRGSRC7">
         <value caption="PWM Generator 12 trigger" name="" value="0x1e" />
         <value caption="PWM Generator 11 trigger" name="" value="0x1d" />
         <value caption="PWM Generator 10 trigger" name="" value="0x1c" />
         <value caption="PWM Generator 4 Current-Limit (Motor Control Variants Only)" name="" value="0x1b" />
         <value caption="PWM Generator 3 Current-Limit (Motor Control Variants Only)" name="" value="0x1a" />
         <value caption="PWM Generator 2 Current-Limit (Motor Control Variants Only)" name="" value="0x19" />
         <value caption="PWM Generator 1 Current-Limit (Motor Control Variants Only)" name="" value="0x18" />
         <value caption="PWM Generator 9 trigger" name="" value="0x17" />
         <value caption="PWM Generator 8 trigger" name="" value="0x16" />
         <value caption="PWM Generator 7 trigger" name="" value="0x15" />
         <value caption="CTMU trip" name="" value="0x14" />
         <value caption="Output Compare 4 (Rising Edge Only)" name="" value="0x13" />
         <value caption="Output Compare 3 (Rising Edge Only)" name="" value="0x12" />
         <value caption="Output Compare 2 (Rising Edge Only)" name="" value="0x11" />
         <value caption="Output Compare 1 (Rising Edge Only)" name="" value="0x10" />
         <value caption="PWM Generator 6 trigger (Motor Control Variants Only)" name="" value="0xf" />
         <value caption="PWM Generator 5 trigger (Motor Control Variants Only)" name="" value="0xe" />
         <value caption="PWM Generator 4 trigger (Motor Control Variants Only)" name="" value="0xd" />
         <value caption="PWM Generator 3 trigger (Motor Control Variants Only)" name="" value="0xc" />
         <value caption="PWM Generator 2 trigger (Motor Control Variants Only)" name="" value="0xb" />
         <value caption="PWM Generator 1 trigger (Motor Control Variants Only)" name="" value="0xa" />
         <value caption="Secondary Special Event trigger (Motor Control Variants Only)" name="" value="0x9" />
         <value caption="Primary Special Event trigger (Motor Control Variants Only)" name="" value="0x8" />
         <value caption="General Purpose Timer5" name="" value="0x7" />
         <value caption="General Purpose Timer3" name="" value="0x6" />
         <value caption="General Purpose Timer1" name="" value="0x5" />
         <value caption="INT0" name="" value="0x4" />
         <value caption="Scan trigger (see Note)" name="" value="0x3" />
         <value caption="Software level trigger" name="" value="0x2" />
         <value caption="Software edge trigger" name="" value="0x1" />
         <value caption="No Trigger" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Source for Conversion of Analog Input AN8 Select bits" name="ADCTRG3__TRGSRC8">
         <value caption="PWM Generator 12 trigger" name="" value="0x1e" />
         <value caption="PWM Generator 11 trigger" name="" value="0x1d" />
         <value caption="PWM Generator 10 trigger" name="" value="0x1c" />
         <value caption="PWM Generator 4 Current-Limit (Motor Control only)" name="" value="0x1b" />
         <value caption="PWM Generator 3 Current-Limit (Motor Control only)" name="" value="0x1a" />
         <value caption="PWM Generator 2 Current-Limit (Motor Control only)" name="" value="0x19" />
         <value caption="PWM Generator 1 Current-Limit (Motor Control only)" name="" value="0x18" />
         <value caption="PWM Generator 9 trigger" name="" value="0x17" />
         <value caption="PWM Generator 8 trigger" name="" value="0x16" />
         <value caption="PWM Generator 7 trigger" name="" value="0x15" />
         <value caption="CTMU trip" name="" value="0x14" />
         <value caption="Output Compare 4 (Rising Edge Only)" name="" value="0x13" />
         <value caption="Output Compare 3 (Rising Edge Only)" name="" value="0x12" />
         <value caption="Output Compare 2 (Rising Edge Only)" name="" value="0x11" />
         <value caption="Output Compare 1 (Rising Edge Only)" name="" value="0x10" />
         <value caption="PWM Generator 6 trigger (Motor Control only)" name="" value="0xf" />
         <value caption="PWM Generator 5 trigger (Motor Control only)" name="" value="0xe" />
         <value caption="PWM Generator 4 trigger (Motor Control only)" name="" value="0xd" />
         <value caption="PWM Generator 3 trigger (Motor Control only)" name="" value="0xc" />
         <value caption="PWM Generator 2 trigger (Motor Control only)" name="" value="0xb" />
         <value caption="PWM Generator 1 trigger (Motor Control only)" name="" value="0xa" />
         <value caption="Secondary Special Event trigger (Motor Control only)" name="" value="0x9" />
         <value caption="Primary Special Event trigger (Motor Control only)" name="" value="0x8" />
         <value caption="General Purpose Timer5" name="" value="0x7" />
         <value caption="General Purpose Timer3" name="" value="0x6" />
         <value caption="General Purpose Timer1" name="" value="0x5" />
         <value caption="INT0" name="" value="0x4" />
         <value caption="Scan trigger (see Note)" name="" value="0x3" />
         <value caption="Software level trigger" name="" value="0x2" />
         <value caption="Software edge trigger" name="" value="0x1" />
         <value caption="No Trigger" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Source for Conversion of Analog Input AN9 Select bits" name="ADCTRG3__TRGSRC9">
         <value caption="PWM Generator 12 trigger" name="" value="0x1e" />
         <value caption="PWM Generator 11 trigger" name="" value="0x1d" />
         <value caption="PWM Generator 10 trigger" name="" value="0x1c" />
         <value caption="PWM Generator 4 Current-Limit (Motor Control only)" name="" value="0x1b" />
         <value caption="PWM Generator 3 Current-Limit (Motor Control only)" name="" value="0x1a" />
         <value caption="PWM Generator 2 Current-Limit (Motor Control only)" name="" value="0x19" />
         <value caption="PWM Generator 1 Current-Limit (Motor Control only)" name="" value="0x18" />
         <value caption="PWM Generator 9 trigger" name="" value="0x17" />
         <value caption="PWM Generator 8 trigger" name="" value="0x16" />
         <value caption="PWM Generator 7 trigger" name="" value="0x15" />
         <value caption="CTMU trip" name="" value="0x14" />
         <value caption="Output Compare 4 (Rising Edge Only)" name="" value="0x13" />
         <value caption="Output Compare 3 (Rising Edge Only)" name="" value="0x12" />
         <value caption="Output Compare 2 (Rising Edge Only)" name="" value="0x11" />
         <value caption="Output Compare 1 (Rising Edge Only)" name="" value="0x10" />
         <value caption="PWM Generator 6 trigger (Motor Control only)" name="" value="0xf" />
         <value caption="PWM Generator 5 trigger (Motor Control only)" name="" value="0xe" />
         <value caption="PWM Generator 4 trigger (Motor Control only)" name="" value="0xd" />
         <value caption="PWM Generator 3 trigger (Motor Control only)" name="" value="0xc" />
         <value caption="PWM Generator 2 trigger (Motor Control only)" name="" value="0xb" />
         <value caption="PWM Generator 1 trigger (Motor Control only)" name="" value="0xa" />
         <value caption="Secondary Special Event trigger (Motor Control only)" name="" value="0x9" />
         <value caption="Primary Special Event trigger (Motor Control only)" name="" value="0x8" />
         <value caption="General Purpose Timer5" name="" value="0x7" />
         <value caption="General Purpose Timer3" name="" value="0x6" />
         <value caption="General Purpose Timer1" name="" value="0x5" />
         <value caption="INT0" name="" value="0x4" />
         <value caption="Scan trigger (see Note)" name="" value="0x3" />
         <value caption="Software level trigger" name="" value="0x2" />
         <value caption="Software edge trigger" name="" value="0x1" />
         <value caption="No Trigger" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Source for Conversion of Analog Input AN10 Select bits" name="ADCTRG3__TRGSRC10">
         <value caption="PWM Generator 12 trigger" name="" value="0x1e" />
         <value caption="PWM Generator 11 trigger" name="" value="0x1d" />
         <value caption="PWM Generator 10 trigger" name="" value="0x1c" />
         <value caption="PWM Generator 4 Current-Limit (Motor Control only)" name="" value="0x1b" />
         <value caption="PWM Generator 3 Current-Limit (Motor Control only)" name="" value="0x1a" />
         <value caption="PWM Generator 2 Current-Limit (Motor Control only)" name="" value="0x19" />
         <value caption="PWM Generator 1 Current-Limit (Motor Control only)" name="" value="0x18" />
         <value caption="PWM Generator 9 trigger" name="" value="0x17" />
         <value caption="PWM Generator 8 trigger" name="" value="0x16" />
         <value caption="PWM Generator 7 trigger" name="" value="0x15" />
         <value caption="CTMU trip" name="" value="0x14" />
         <value caption="Output Compare 4 (Rising Edge Only)" name="" value="0x13" />
         <value caption="Output Compare 3 (Rising Edge Only)" name="" value="0x12" />
         <value caption="Output Compare 2 (Rising Edge Only)" name="" value="0x11" />
         <value caption="Output Compare 1 (Rising Edge Only)" name="" value="0x10" />
         <value caption="PWM Generator 6 trigger (Motor Control only)" name="" value="0xf" />
         <value caption="PWM Generator 5 trigger (Motor Control only)" name="" value="0xe" />
         <value caption="PWM Generator 4 trigger (Motor Control only)" name="" value="0xd" />
         <value caption="PWM Generator 3 trigger (Motor Control only)" name="" value="0xc" />
         <value caption="PWM Generator 2 trigger (Motor Control only)" name="" value="0xb" />
         <value caption="PWM Generator 1 trigger (Motor Control only)" name="" value="0xa" />
         <value caption="Secondary Special Event trigger (Motor Control only)" name="" value="0x9" />
         <value caption="Primary Special Event trigger (Motor Control only)" name="" value="0x8" />
         <value caption="General Purpose Timer5" name="" value="0x7" />
         <value caption="General Purpose Timer3" name="" value="0x6" />
         <value caption="General Purpose Timer1" name="" value="0x5" />
         <value caption="INT0" name="" value="0x4" />
         <value caption="Scan trigger (see Note)" name="" value="0x3" />
         <value caption="Software level trigger" name="" value="0x2" />
         <value caption="Software edge trigger" name="" value="0x1" />
         <value caption="No Trigger" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Source for Conversion of Analog Input AN11 Select bits" name="ADCTRG3__TRGSRC11">
         <value caption="PWM Generator 12 trigger" name="" value="0x1e" />
         <value caption="PWM Generator 11 trigger" name="" value="0x1d" />
         <value caption="PWM Generator 10 trigger" name="" value="0x1c" />
         <value caption="PWM Generator 4 Current-Limit (Motor Control only)" name="" value="0x1b" />
         <value caption="PWM Generator 3 Current-Limit (Motor Control only)" name="" value="0x1a" />
         <value caption="PWM Generator 2 Current-Limit (Motor Control only)" name="" value="0x19" />
         <value caption="PWM Generator 1 Current-Limit (Motor Control only)" name="" value="0x18" />
         <value caption="PWM Generator 9 trigger" name="" value="0x17" />
         <value caption="PWM Generator 8 trigger" name="" value="0x16" />
         <value caption="PWM Generator 7 trigger" name="" value="0x15" />
         <value caption="CTMU trip" name="" value="0x14" />
         <value caption="Output Compare 4 (Rising Edge Only)" name="" value="0x13" />
         <value caption="Output Compare 3 (Rising Edge Only)" name="" value="0x12" />
         <value caption="Output Compare 2 (Rising Edge Only)" name="" value="0x11" />
         <value caption="Output Compare 1 (Rising Edge Only)" name="" value="0x10" />
         <value caption="PWM Generator 6 trigger (Motor Control only)" name="" value="0xf" />
         <value caption="PWM Generator 5 trigger (Motor Control only)" name="" value="0xe" />
         <value caption="PWM Generator 4 trigger (Motor Control only)" name="" value="0xd" />
         <value caption="PWM Generator 3 trigger (Motor Control only)" name="" value="0xc" />
         <value caption="PWM Generator 2 trigger (Motor Control only)" name="" value="0xb" />
         <value caption="PWM Generator 1 trigger (Motor Control only)" name="" value="0xa" />
         <value caption="Secondary Special Event trigger (Motor Control only)" name="" value="0x9" />
         <value caption="Primary Special Event trigger (Motor Control only)" name="" value="0x8" />
         <value caption="General Purpose Timer5" name="" value="0x7" />
         <value caption="General Purpose Timer3" name="" value="0x6" />
         <value caption="General Purpose Timer1" name="" value="0x5" />
         <value caption="INT0" name="" value="0x4" />
         <value caption="Scan trigger (see Note)" name="" value="0x3" />
         <value caption="Software level trigger" name="" value="0x2" />
         <value caption="Software edge trigger" name="" value="0x1" />
         <value caption="No Trigger" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Source for Conversion of Analog Input AN12 Select bits" name="ADCTRG4__TRGSRC12">
         <value caption="PWM Generator 12 trigger" name="" value="0x1e" />
         <value caption="PWM Generator 11 trigger" name="" value="0x1d" />
         <value caption="PWM Generator 10 trigger" name="" value="0x1c" />
         <value caption="PWM Generator 4 Current-Limit (Motor Control only)" name="" value="0x1b" />
         <value caption="PWM Generator 3 Current-Limit (Motor Control only)" name="" value="0x1a" />
         <value caption="PWM Generator 2 Current-Limit (Motor Control only)" name="" value="0x19" />
         <value caption="PWM Generator 1 Current-Limit (Motor Control only)" name="" value="0x18" />
         <value caption="PWM Generator 9 trigger" name="" value="0x17" />
         <value caption="PWM Generator 8 trigger" name="" value="0x16" />
         <value caption="PWM Generator 7 trigger" name="" value="0x15" />
         <value caption="CTMU trip" name="" value="0x14" />
         <value caption="Output Compare 4 (Rising Edge Only)" name="" value="0x13" />
         <value caption="Output Compare 3 (Rising Edge Only)" name="" value="0x12" />
         <value caption="Output Compare 2 (Rising Edge Only)" name="" value="0x11" />
         <value caption="Output Compare 1 (Rising Edge Only)" name="" value="0x10" />
         <value caption="PWM Generator 6 trigger (Motor Control only)" name="" value="0xf" />
         <value caption="PWM Generator 5 trigger (Motor Control only)" name="" value="0xe" />
         <value caption="PWM Generator 4 trigger (Motor Control only)" name="" value="0xd" />
         <value caption="PWM Generator 3 trigger (Motor Control only)" name="" value="0xc" />
         <value caption="PWM Generator 2 trigger (Motor Control only)" name="" value="0xb" />
         <value caption="PWM Generator 1 trigger (Motor Control only)" name="" value="0xa" />
         <value caption="Secondary Special Event trigger (Motor Control only)" name="" value="0x9" />
         <value caption="Primary Special Event trigger (Motor Control only)" name="" value="0x8" />
         <value caption="General Purpose Timer5" name="" value="0x7" />
         <value caption="General Purpose Timer3" name="" value="0x6" />
         <value caption="General Purpose Timer1" name="" value="0x5" />
         <value caption="INT0" name="" value="0x4" />
         <value caption="Scan trigger (see Note)" name="" value="0x3" />
         <value caption="Software level trigger" name="" value="0x2" />
         <value caption="Software edge trigger" name="" value="0x1" />
         <value caption="No Trigger" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Source for Conversion of Analog Input AN13 Select bits" name="ADCTRG4__TRGSRC13">
         <value caption="PWM Generator 12 trigger" name="" value="0x1e" />
         <value caption="PWM Generator 11 trigger" name="" value="0x1d" />
         <value caption="PWM Generator 10 trigger" name="" value="0x1c" />
         <value caption="PWM Generator 4 Current-Limit (Motor Control only)" name="" value="0x1b" />
         <value caption="PWM Generator 3 Current-Limit (Motor Control only)" name="" value="0x1a" />
         <value caption="PWM Generator 2 Current-Limit (Motor Control only)" name="" value="0x19" />
         <value caption="PWM Generator 1 Current-Limit (Motor Control only)" name="" value="0x18" />
         <value caption="PWM Generator 9 trigger" name="" value="0x17" />
         <value caption="PWM Generator 8 trigger" name="" value="0x16" />
         <value caption="PWM Generator 7 trigger" name="" value="0x15" />
         <value caption="CTMU trip" name="" value="0x14" />
         <value caption="Output Compare 4 (Rising Edge Only)" name="" value="0x13" />
         <value caption="Output Compare 3 (Rising Edge Only)" name="" value="0x12" />
         <value caption="Output Compare 2 (Rising Edge Only)" name="" value="0x11" />
         <value caption="Output Compare 1 (Rising Edge Only)" name="" value="0x10" />
         <value caption="PWM Generator 6 trigger (Motor Control only)" name="" value="0xf" />
         <value caption="PWM Generator 5 trigger (Motor Control only)" name="" value="0xe" />
         <value caption="PWM Generator 4 trigger (Motor Control only)" name="" value="0xd" />
         <value caption="PWM Generator 3 trigger (Motor Control only)" name="" value="0xc" />
         <value caption="PWM Generator 2 trigger (Motor Control only)" name="" value="0xb" />
         <value caption="PWM Generator 1 trigger (Motor Control only)" name="" value="0xa" />
         <value caption="Secondary Special Event trigger (Motor Control only)" name="" value="0x9" />
         <value caption="Primary Special Event trigger (Motor Control only)" name="" value="0x8" />
         <value caption="General Purpose Timer5" name="" value="0x7" />
         <value caption="General Purpose Timer3" name="" value="0x6" />
         <value caption="General Purpose Timer1" name="" value="0x5" />
         <value caption="INT0" name="" value="0x4" />
         <value caption="Scan trigger (see Note)" name="" value="0x3" />
         <value caption="Software level trigger" name="" value="0x2" />
         <value caption="Software edge trigger" name="" value="0x1" />
         <value caption="No Trigger" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Source for Conversion of Analog Input AN14 Select bits" name="ADCTRG4__TRGSRC14">
         <value caption="PWM Generator 12 trigger" name="" value="0x1e" />
         <value caption="PWM Generator 11 trigger" name="" value="0x1d" />
         <value caption="PWM Generator 10 trigger" name="" value="0x1c" />
         <value caption="PWM Generator 4 Current-Limit (Motor Control only)" name="" value="0x1b" />
         <value caption="PWM Generator 3 Current-Limit (Motor Control only)" name="" value="0x1a" />
         <value caption="PWM Generator 2 Current-Limit (Motor Control only)" name="" value="0x19" />
         <value caption="PWM Generator 1 Current-Limit (Motor Control only)" name="" value="0x18" />
         <value caption="PWM Generator 9 trigger" name="" value="0x17" />
         <value caption="PWM Generator 8 trigger" name="" value="0x16" />
         <value caption="PWM Generator 7 trigger" name="" value="0x15" />
         <value caption="CTMU trip" name="" value="0x14" />
         <value caption="Output Compare 4 (Rising Edge Only)" name="" value="0x13" />
         <value caption="Output Compare 3 (Rising Edge Only)" name="" value="0x12" />
         <value caption="Output Compare 2 (Rising Edge Only)" name="" value="0x11" />
         <value caption="Output Compare 1 (Rising Edge Only)" name="" value="0x10" />
         <value caption="PWM Generator 6 trigger (Motor Control only)" name="" value="0xf" />
         <value caption="PWM Generator 5 trigger (Motor Control only)" name="" value="0xe" />
         <value caption="PWM Generator 4 trigger (Motor Control only)" name="" value="0xd" />
         <value caption="PWM Generator 3 trigger (Motor Control only)" name="" value="0xc" />
         <value caption="PWM Generator 2 trigger (Motor Control only)" name="" value="0xb" />
         <value caption="PWM Generator 1 trigger (Motor Control only)" name="" value="0xa" />
         <value caption="Secondary Special Event trigger (Motor Control only)" name="" value="0x9" />
         <value caption="Primary Special Event trigger (Motor Control only)" name="" value="0x8" />
         <value caption="General Purpose Timer5" name="" value="0x7" />
         <value caption="General Purpose Timer3" name="" value="0x6" />
         <value caption="General Purpose Timer1" name="" value="0x5" />
         <value caption="INT0" name="" value="0x4" />
         <value caption="Scan trigger (see Note)" name="" value="0x3" />
         <value caption="Software level trigger" name="" value="0x2" />
         <value caption="Software edge trigger" name="" value="0x1" />
         <value caption="No Trigger" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Source for Conversion of Analog Input AN15 Select bits" name="ADCTRG4__TRGSRC15">
         <value caption="PWM Generator 12 trigger" name="" value="0x1e" />
         <value caption="PWM Generator 11 trigger" name="" value="0x1d" />
         <value caption="PWM Generator 10 trigger" name="" value="0x1c" />
         <value caption="PWM Generator 4 Current-Limit (Motor Control only)" name="" value="0x1b" />
         <value caption="PWM Generator 3 Current-Limit (Motor Control only)" name="" value="0x1a" />
         <value caption="PWM Generator 2 Current-Limit (Motor Control only)" name="" value="0x19" />
         <value caption="PWM Generator 1 Current-Limit (Motor Control only)" name="" value="0x18" />
         <value caption="PWM Generator 9 trigger" name="" value="0x17" />
         <value caption="PWM Generator 8 trigger" name="" value="0x16" />
         <value caption="PWM Generator 7 trigger" name="" value="0x15" />
         <value caption="CTMU trip" name="" value="0x14" />
         <value caption="Output Compare 4 (Rising Edge Only)" name="" value="0x13" />
         <value caption="Output Compare 3 (Rising Edge Only)" name="" value="0x12" />
         <value caption="Output Compare 2 (Rising Edge Only)" name="" value="0x11" />
         <value caption="Output Compare 1 (Rising Edge Only)" name="" value="0x10" />
         <value caption="PWM Generator 6 trigger (Motor Control only)" name="" value="0xf" />
         <value caption="PWM Generator 5 trigger (Motor Control only)" name="" value="0xe" />
         <value caption="PWM Generator 4 trigger (Motor Control only)" name="" value="0xd" />
         <value caption="PWM Generator 3 trigger (Motor Control only)" name="" value="0xc" />
         <value caption="PWM Generator 2 trigger (Motor Control only)" name="" value="0xb" />
         <value caption="PWM Generator 1 trigger (Motor Control only)" name="" value="0xa" />
         <value caption="Secondary Special Event trigger (Motor Control only)" name="" value="0x9" />
         <value caption="Primary Special Event trigger (Motor Control only)" name="" value="0x8" />
         <value caption="General Purpose Timer5" name="" value="0x7" />
         <value caption="General Purpose Timer3" name="" value="0x6" />
         <value caption="General Purpose Timer1" name="" value="0x5" />
         <value caption="INT0" name="" value="0x4" />
         <value caption="Scan trigger (see Note)" name="" value="0x3" />
         <value caption="Software level trigger" name="" value="0x2" />
         <value caption="Software edge trigger" name="" value="0x1" />
         <value caption="No Trigger" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Source for Conversion of Analog Input AN16 Select bits" name="ADCTRG5__TRGSRC16">
         <value caption="PWM Generator 12 trigger" name="" value="0x1e" />
         <value caption="PWM Generator 11 trigger" name="" value="0x1d" />
         <value caption="PWM Generator 10 trigger" name="" value="0x1c" />
         <value caption="PWM Generator 4 Current-Limit (Motor Control only)" name="" value="0x1b" />
         <value caption="PWM Generator 3 Current-Limit (Motor Control only)" name="" value="0x1a" />
         <value caption="PWM Generator 2 Current-Limit (Motor Control only)" name="" value="0x19" />
         <value caption="PWM Generator 1 Current-Limit (Motor Control only)" name="" value="0x18" />
         <value caption="PWM Generator 9 trigger" name="" value="0x17" />
         <value caption="PWM Generator 8 trigger" name="" value="0x16" />
         <value caption="PWM Generator 7 trigger" name="" value="0x15" />
         <value caption="CTMU trip" name="" value="0x14" />
         <value caption="Output Compare 4 (Rising Edge only)" name="" value="0x13" />
         <value caption="Output Compare 3 (Rising Edge only)" name="" value="0x12" />
         <value caption="Output Compare 2 (Rising Edge only)" name="" value="0x11" />
         <value caption="Output Compare 1 (Rising Edge only)" name="" value="0x10" />
         <value caption="PWM Generator 6 trigger (Motor Control only)" name="" value="0xf" />
         <value caption="PWM Generator 5 trigger (Motor Control only)" name="" value="0xe" />
         <value caption="PWM Generator 4 trigger (Motor Control only)" name="" value="0xd" />
         <value caption="PWM Generator 3 trigger (Motor Control only)" name="" value="0xc" />
         <value caption="PWM Generator 2 trigger (Motor Control only)" name="" value="0xb" />
         <value caption="PWM Generator 1 trigger (Motor Control only)" name="" value="0xa" />
         <value caption="Secondary Special Event trigger (Motor Control only)" name="" value="0x9" />
         <value caption="Primary Special Event trigger (Motor Control only)" name="" value="0x8" />
         <value caption="General Purpose Timer5" name="" value="0x7" />
         <value caption="General Purpose Timer3" name="" value="0x6" />
         <value caption="General Purpose Timer1" name="" value="0x5" />
         <value caption="INT0" name="" value="0x4" />
         <value caption="Scan trigger (see Note)" name="" value="0x3" />
         <value caption="Software level trigger" name="" value="0x2" />
         <value caption="Software edge trigger" name="" value="0x1" />
         <value caption="No Trigger" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Source for Conversion of Analog Input AN17 Select bits" name="ADCTRG5__TRGSRC17">
         <value caption="PWM Generator 12 trigger" name="" value="0x1e" />
         <value caption="PWM Generator 11 trigger" name="" value="0x1d" />
         <value caption="PWM Generator 10 trigger" name="" value="0x1c" />
         <value caption="PWM Generator 4 Current-Limit (Motor Control only)" name="" value="0x1b" />
         <value caption="PWM Generator 3 Current-Limit (Motor Control only)" name="" value="0x1a" />
         <value caption="PWM Generator 2 Current-Limit (Motor Control only)" name="" value="0x19" />
         <value caption="PWM Generator 1 Current-Limit (Motor Control only)" name="" value="0x18" />
         <value caption="PWM Generator 9 trigger" name="" value="0x17" />
         <value caption="PWM Generator 8 trigger" name="" value="0x16" />
         <value caption="PWM Generator 7 trigger" name="" value="0x15" />
         <value caption="CTMU trip" name="" value="0x14" />
         <value caption="Output Compare 4 (Rising Edge only)" name="" value="0x13" />
         <value caption="Output Compare 3 (Rising Edge only)" name="" value="0x12" />
         <value caption="Output Compare 2 (Rising Edge only)" name="" value="0x11" />
         <value caption="Output Compare 1 (Rising Edge only)" name="" value="0x10" />
         <value caption="PWM Generator 6 trigger (Motor Control only)" name="" value="0xf" />
         <value caption="PWM Generator 5 trigger (Motor Control only)" name="" value="0xe" />
         <value caption="PWM Generator 4 trigger (Motor Control only)" name="" value="0xd" />
         <value caption="PWM Generator 3 trigger (Motor Control only)" name="" value="0xc" />
         <value caption="PWM Generator 2 trigger (Motor Control only)" name="" value="0xb" />
         <value caption="PWM Generator 1 trigger (Motor Control only)" name="" value="0xa" />
         <value caption="Secondary Special Event trigger (Motor Control only)" name="" value="0x9" />
         <value caption="Primary Special Event trigger (Motor Control only)" name="" value="0x8" />
         <value caption="General Purpose Timer5" name="" value="0x7" />
         <value caption="General Purpose Timer3" name="" value="0x6" />
         <value caption="General Purpose Timer1" name="" value="0x5" />
         <value caption="INT0" name="" value="0x4" />
         <value caption="Scan trigger (see Note)" name="" value="0x3" />
         <value caption="Software level trigger" name="" value="0x2" />
         <value caption="Software edge trigger" name="" value="0x1" />
         <value caption="No Trigger" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Source for Conversion of Analog Input AN18 Select bits" name="ADCTRG5__TRGSRC18">
         <value caption="PWM Generator 12 trigger" name="" value="0x1e" />
         <value caption="PWM Generator 11 trigger" name="" value="0x1d" />
         <value caption="PWM Generator 10 trigger" name="" value="0x1c" />
         <value caption="PWM Generator 4 Current-Limit (Motor Control only)" name="" value="0x1b" />
         <value caption="PWM Generator 3 Current-Limit (Motor Control only)" name="" value="0x1a" />
         <value caption="PWM Generator 2 Current-Limit (Motor Control only)" name="" value="0x19" />
         <value caption="PWM Generator 1 Current-Limit (Motor Control only)" name="" value="0x18" />
         <value caption="PWM Generator 9 trigger" name="" value="0x17" />
         <value caption="PWM Generator 8 trigger" name="" value="0x16" />
         <value caption="PWM Generator 7 trigger" name="" value="0x15" />
         <value caption="CTMU trip" name="" value="0x14" />
         <value caption="Output Compare 4 (Rising Edge only)" name="" value="0x13" />
         <value caption="Output Compare 3 (Rising Edge only)" name="" value="0x12" />
         <value caption="Output Compare 2 (Rising Edge only)" name="" value="0x11" />
         <value caption="Output Compare 1 (Rising Edge only)" name="" value="0x10" />
         <value caption="PWM Generator 6 trigger (Motor Control only)" name="" value="0xf" />
         <value caption="PWM Generator 5 trigger (Motor Control only)" name="" value="0xe" />
         <value caption="PWM Generator 4 trigger (Motor Control only)" name="" value="0xd" />
         <value caption="PWM Generator 3 trigger (Motor Control only)" name="" value="0xc" />
         <value caption="PWM Generator 2 trigger (Motor Control only)" name="" value="0xb" />
         <value caption="PWM Generator 1 trigger (Motor Control only)" name="" value="0xa" />
         <value caption="Secondary Special Event trigger (Motor Control only)" name="" value="0x9" />
         <value caption="Primary Special Event trigger (Motor Control only)" name="" value="0x8" />
         <value caption="General Purpose Timer5" name="" value="0x7" />
         <value caption="General Purpose Timer3" name="" value="0x6" />
         <value caption="General Purpose Timer1" name="" value="0x5" />
         <value caption="INT0" name="" value="0x4" />
         <value caption="Scan trigger (see Note)" name="" value="0x3" />
         <value caption="Software level trigger" name="" value="0x2" />
         <value caption="Software edge trigger" name="" value="0x1" />
         <value caption="No Trigger" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Source for Conversion of Analog Input AN19 Select bits" name="ADCTRG5__TRGSRC19">
         <value caption="PWM Generator 12 trigger" name="" value="0x1e" />
         <value caption="PWM Generator 11 trigger" name="" value="0x1d" />
         <value caption="PWM Generator 10 trigger" name="" value="0x1c" />
         <value caption="PWM Generator 4 Current-Limit (Motor Control only)" name="" value="0x1b" />
         <value caption="PWM Generator 3 Current-Limit (Motor Control only)" name="" value="0x1a" />
         <value caption="PWM Generator 2 Current-Limit (Motor Control only)" name="" value="0x19" />
         <value caption="PWM Generator 1 Current-Limit (Motor Control only)" name="" value="0x18" />
         <value caption="PWM Generator 9 trigger" name="" value="0x17" />
         <value caption="PWM Generator 8 trigger" name="" value="0x16" />
         <value caption="PWM Generator 7 trigger" name="" value="0x15" />
         <value caption="CTMU trip" name="" value="0x14" />
         <value caption="Output Compare 4 (Rising Edge only)" name="" value="0x13" />
         <value caption="Output Compare 3 (Rising Edge only)" name="" value="0x12" />
         <value caption="Output Compare 2 (Rising Edge only)" name="" value="0x11" />
         <value caption="Output Compare 1 (Rising Edge only)" name="" value="0x10" />
         <value caption="PWM Generator 6 trigger (Motor Control only)" name="" value="0xf" />
         <value caption="PWM Generator 5 trigger (Motor Control only)" name="" value="0xe" />
         <value caption="PWM Generator 4 trigger (Motor Control only)" name="" value="0xd" />
         <value caption="PWM Generator 3 trigger (Motor Control only)" name="" value="0xc" />
         <value caption="PWM Generator 2 trigger (Motor Control only)" name="" value="0xb" />
         <value caption="PWM Generator 1 trigger (Motor Control only)" name="" value="0xa" />
         <value caption="Secondary Special Event trigger (Motor Control only)" name="" value="0x9" />
         <value caption="Primary Special Event trigger (Motor Control only)" name="" value="0x8" />
         <value caption="General Purpose Timer5" name="" value="0x7" />
         <value caption="General Purpose Timer3" name="" value="0x6" />
         <value caption="General Purpose Timer1" name="" value="0x5" />
         <value caption="INT0" name="" value="0x4" />
         <value caption="Scan trigger (see Note)" name="" value="0x3" />
         <value caption="Software level trigger" name="" value="0x2" />
         <value caption="Software edge trigger" name="" value="0x1" />
         <value caption="No Trigger" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Source for Conversion of Analog Input AN24 Select bits" name="ADCTRG7__TRGSRC24">
         <value caption="PWM Generator 12 trigger" name="" value="0x1e" />
         <value caption="PWM Generator 11 trigger" name="" value="0x1d" />
         <value caption="PWM Generator 10 trigger" name="" value="0x1c" />
         <value caption="PWM Generator 4 Current-Limit (Motor Control only)" name="" value="0x1b" />
         <value caption="PWM Generator 3 Current-Limit (Motor Control only)" name="" value="0x1a" />
         <value caption="PWM Generator 2 Current-Limit (Motor Control only)" name="" value="0x19" />
         <value caption="PWM Generator 1 Current-Limit (Motor Control only)" name="" value="0x18" />
         <value caption="PWM Generator 9 trigger" name="" value="0x17" />
         <value caption="PWM Generator 8 trigger" name="" value="0x16" />
         <value caption="PWM Generator 7 trigger" name="" value="0x15" />
         <value caption="CTMU trip" name="" value="0x14" />
         <value caption="Output Compare 4 (Rising Edge only)" name="" value="0x13" />
         <value caption="Output Compare 3 (Rising Edge only)" name="" value="0x12" />
         <value caption="Output Compare 2 (Rising Edge only)" name="" value="0x11" />
         <value caption="Output Compare 1 (Rising Edge only)" name="" value="0x10" />
         <value caption="PWM Generator 6 trigger (Motor Control only)" name="" value="0xf" />
         <value caption="PWM Generator 5 trigger (Motor Control only)" name="" value="0xe" />
         <value caption="PWM Generator 4 trigger (Motor Control only)" name="" value="0xd" />
         <value caption="PWM Generator 3 trigger (Motor Control only)" name="" value="0xc" />
         <value caption="PWM Generator 2 trigger (Motor Control only)" name="" value="0xb" />
         <value caption="PWM Generator 1 trigger (Motor Control only)" name="" value="0xa" />
         <value caption="Secondary Special Event trigger (Motor Control only)" name="" value="0x9" />
         <value caption="Primary Special Event trigger (Motor Control only)" name="" value="0x8" />
         <value caption="General Purpose Timer5" name="" value="0x7" />
         <value caption="General Purpose Timer3" name="" value="0x6" />
         <value caption="General Purpose Timer1" name="" value="0x5" />
         <value caption="INT0" name="" value="0x4" />
         <value caption="Scan trigger (see the following Note)" name="" value="0x3" />
         <value caption="Software level trigger" name="" value="0x2" />
         <value caption="Software edge trigger" name="" value="0x1" />
         <value caption="No Trigger" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Source for Conversion of Analog Input AN25 Select bits" name="ADCTRG7__TRGSRC25">
         <value caption="PWM Generator 12 trigger" name="" value="0x1e" />
         <value caption="PWM Generator 11 trigger" name="" value="0x1d" />
         <value caption="PWM Generator 10 trigger" name="" value="0x1c" />
         <value caption="PWM Generator 4 Current-Limit (Motor Control only)" name="" value="0x1b" />
         <value caption="PWM Generator 3 Current-Limit (Motor Control only)" name="" value="0x1a" />
         <value caption="PWM Generator 2 Current-Limit (Motor Control only)" name="" value="0x19" />
         <value caption="PWM Generator 1 Current-Limit (Motor Control only)" name="" value="0x18" />
         <value caption="PWM Generator 9 trigger" name="" value="0x17" />
         <value caption="PWM Generator 8 trigger" name="" value="0x16" />
         <value caption="PWM Generator 7 trigger" name="" value="0x15" />
         <value caption="CTMU trip" name="" value="0x14" />
         <value caption="Output Compare 4 (Rising Edge only)" name="" value="0x13" />
         <value caption="Output Compare 3 (Rising Edge only)" name="" value="0x12" />
         <value caption="Output Compare 2 (Rising Edge only)" name="" value="0x11" />
         <value caption="Output Compare 1 (Rising Edge only)" name="" value="0x10" />
         <value caption="PWM Generator 6 trigger (Motor Control only)" name="" value="0xf" />
         <value caption="PWM Generator 5 trigger (Motor Control only)" name="" value="0xe" />
         <value caption="PWM Generator 4 trigger (Motor Control only)" name="" value="0xd" />
         <value caption="PWM Generator 3 trigger (Motor Control only)" name="" value="0xc" />
         <value caption="PWM Generator 2 trigger (Motor Control only)" name="" value="0xb" />
         <value caption="PWM Generator 1 trigger (Motor Control only)" name="" value="0xa" />
         <value caption="Secondary Special Event trigger (Motor Control only)" name="" value="0x9" />
         <value caption="Primary Special Event trigger (Motor Control only)" name="" value="0x8" />
         <value caption="General Purpose Timer5" name="" value="0x7" />
         <value caption="General Purpose Timer3" name="" value="0x6" />
         <value caption="General Purpose Timer1" name="" value="0x5" />
         <value caption="INT0" name="" value="0x4" />
         <value caption="Scan trigger (see the following Note)" name="" value="0x3" />
         <value caption="Software level trigger" name="" value="0x2" />
         <value caption="Software edge trigger" name="" value="0x1" />
         <value caption="No Trigger" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Source for Conversion of Analog Input AN26 Select bits" name="ADCTRG7__TRGSRC26">
         <value caption="PWM Generator 12 trigger" name="" value="0x1e" />
         <value caption="PWM Generator 11 trigger" name="" value="0x1d" />
         <value caption="PWM Generator 10 trigger" name="" value="0x1c" />
         <value caption="PWM Generator 4 Current-Limit (Motor Control only)" name="" value="0x1b" />
         <value caption="PWM Generator 3 Current-Limit (Motor Control only)" name="" value="0x1a" />
         <value caption="PWM Generator 2 Current-Limit (Motor Control only)" name="" value="0x19" />
         <value caption="PWM Generator 1 Current-Limit (Motor Control only)" name="" value="0x18" />
         <value caption="PWM Generator 9 trigger" name="" value="0x17" />
         <value caption="PWM Generator 8 trigger" name="" value="0x16" />
         <value caption="PWM Generator 7 trigger" name="" value="0x15" />
         <value caption="CTMU trip" name="" value="0x14" />
         <value caption="Output Compare 4 (Rising Edge only)" name="" value="0x13" />
         <value caption="Output Compare 3 (Rising Edge only)" name="" value="0x12" />
         <value caption="Output Compare 2 (Rising Edge only)" name="" value="0x11" />
         <value caption="Output Compare 1 (Rising Edge only)" name="" value="0x10" />
         <value caption="PWM Generator 6 trigger (Motor Control only)" name="" value="0xf" />
         <value caption="PWM Generator 5 trigger (Motor Control only)" name="" value="0xe" />
         <value caption="PWM Generator 4 trigger (Motor Control only)" name="" value="0xd" />
         <value caption="PWM Generator 3 trigger (Motor Control only)" name="" value="0xc" />
         <value caption="PWM Generator 2 trigger (Motor Control only)" name="" value="0xb" />
         <value caption="PWM Generator 1 trigger (Motor Control only)" name="" value="0xa" />
         <value caption="Secondary Special Event trigger (Motor Control only)" name="" value="0x9" />
         <value caption="Primary Special Event trigger (Motor Control only)" name="" value="0x8" />
         <value caption="General Purpose Timer5" name="" value="0x7" />
         <value caption="General Purpose Timer3" name="" value="0x6" />
         <value caption="General Purpose Timer1" name="" value="0x5" />
         <value caption="INT0" name="" value="0x4" />
         <value caption="Scan trigger (see the following Note)" name="" value="0x3" />
         <value caption="Software level trigger" name="" value="0x2" />
         <value caption="Software edge trigger" name="" value="0x1" />
         <value caption="No Trigger" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Source for Conversion of Analog Input AN27 Select bits" name="ADCTRG7__TRGSRC27">
         <value caption="PWM Generator 12 trigger" name="" value="0x1e" />
         <value caption="PWM Generator 11 trigger" name="" value="0x1d" />
         <value caption="PWM Generator 10 trigger" name="" value="0x1c" />
         <value caption="PWM Generator 4 Current-Limit (Motor Control only)" name="" value="0x1b" />
         <value caption="PWM Generator 3 Current-Limit (Motor Control only)" name="" value="0x1a" />
         <value caption="PWM Generator 2 Current-Limit (Motor Control only)" name="" value="0x19" />
         <value caption="PWM Generator 1 Current-Limit (Motor Control only)" name="" value="0x18" />
         <value caption="PWM Generator 9 trigger" name="" value="0x17" />
         <value caption="PWM Generator 8 trigger" name="" value="0x16" />
         <value caption="PWM Generator 7 trigger" name="" value="0x15" />
         <value caption="CTMU trip" name="" value="0x14" />
         <value caption="Output Compare 4 (Rising Edge only)" name="" value="0x13" />
         <value caption="Output Compare 3 (Rising Edge only)" name="" value="0x12" />
         <value caption="Output Compare 2 (Rising Edge only)" name="" value="0x11" />
         <value caption="Output Compare 1 (Rising Edge only)" name="" value="0x10" />
         <value caption="PWM Generator 6 trigger (Motor Control only)" name="" value="0xf" />
         <value caption="PWM Generator 5 trigger (Motor Control only)" name="" value="0xe" />
         <value caption="PWM Generator 4 trigger (Motor Control only)" name="" value="0xd" />
         <value caption="PWM Generator 3 trigger (Motor Control only)" name="" value="0xc" />
         <value caption="PWM Generator 2 trigger (Motor Control only)" name="" value="0xb" />
         <value caption="PWM Generator 1 trigger (Motor Control only)" name="" value="0xa" />
         <value caption="Secondary Special Event trigger (Motor Control only)" name="" value="0x9" />
         <value caption="Primary Special Event trigger (Motor Control only)" name="" value="0x8" />
         <value caption="General Purpose Timer5" name="" value="0x7" />
         <value caption="General Purpose Timer3" name="" value="0x6" />
         <value caption="General Purpose Timer1" name="" value="0x5" />
         <value caption="INT0" name="" value="0x4" />
         <value caption="Scan trigger (see the following Note)" name="" value="0x3" />
         <value caption="Software level trigger" name="" value="0x2" />
         <value caption="Software edge trigger" name="" value="0x1" />
         <value caption="No Trigger" name="" value="0x0" />
      </value-group>
      <value-group caption="Low/Low Digital Comparator 0 Event bit" name="ADCCMPCON1__IELOLO">
         <value caption="Generate a Digital Comparator 0 Event when DATA less than DCMPLO" name="" value="0x1" />
         <value caption="Do not generate an event" name="" value="0x0" />
      </value-group>
      <value-group caption="Low/High Digital Comparator 0 Event bit" name="ADCCMPCON1__IELOHI">
         <value caption="Generate a Digital Comparator 0 Event when DCMPLO less than DATA" name="" value="0x1" />
         <value caption="Do not generate an event" name="" value="0x0" />
      </value-group>
      <value-group caption="High/Low Digital Comparator 0 Event bit" name="ADCCMPCON1__IEHILO">
         <value caption="Generate a Digital Comparator 0 Event when DATA less than DCMPHI" name="" value="0x1" />
         <value caption="Do not generate an event" name="" value="0x0" />
      </value-group>
      <value-group caption="High/High Digital Comparator 0 Event bit" name="ADCCMPCON1__IEHIHI">
         <value caption="Generate a Digital Comparator 0 Event when DCMPHI less than DATA" name="" value="0x1" />
         <value caption="Do not generate an event" name="" value="0x0" />
      </value-group>
      <value-group caption="Between Low/High Digital Comparator 1 Event bit" name="ADCCMPCON1__IEBTWN">
         <value caption="Generate a digital comparator event when DCMPLO less than DATA less than DCMPHI" name="" value="0x1" />
         <value caption="Do not generate a digital comparator event" name="" value="0x0" />
      </value-group>
      <value-group caption="Digital Comparator 1 Output True Event Status bit" name="ADCCMPCON1__DCMPED">
         <value caption="Digital Comparator 1 output true event has occurred (output of Comparator is 1)" name="" value="0x1" />
         <value caption="Digital Comparator 1 output is false (output of comparator is 0)" name="" value="0x0" />
      </value-group>
      <value-group caption="Digital Comparator 1 Global Interrupt Enable bit" name="ADCCMPCON1__DCMPGIEN">
         <value caption="A Digital Comparator 1 interrupt is generated when the DCMPED status bit (ADCCMP0CON) is set" name="" value="0x1" />
         <value caption="A Digital Comparator 1 interrupt is disabled " name="" value="0x0" />
      </value-group>
      <value-group caption="Digital Comparator 1 Enable bit" name="ADCCMPCON1__ENDCMP">
         <value caption="Digital Comparator 1 is enabled" name="" value="0x1" />
         <value caption="Digital Comparator 1 is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Digital Comparator 1 Analog Input Identification bits" name="ADCCMPCON1__AINID">
         <value caption="Reserved" name="" value="0x3f" />
         <value caption="Reserved" name="" value="0x3e" />
         <value caption="Reserved" name="" value="0x3d" />
         <value caption="Reserved" name="" value="0x3c" />
         <value caption="Reserved" name="" value="0x3b" />
         <value caption="Reserved" name="" value="0x3a" />
         <value caption="Reserved" name="" value="0x39" />
         <value caption="Reserved" name="" value="0x38" />
         <value caption="Reserved" name="" value="0x37" />
         <value caption="Reserved" name="" value="0x36" />
         <value caption="Internal AN53 (CTMU temperature sensor)" name="" value="0x35" />
         <value caption="Internal AN50 (IVref 1.2V)" name="" value="0x32" />
         <value caption="AN49 is being monitored" name="" value="0x31" />
         <value caption="AN48 is being monitored" name="" value="0x30" />
         <value caption="AN47 is being monitored" name="" value="0x2f" />
         <value caption="AN46 is being monitored" name="" value="0x2e" />
         <value caption="AN45 is being monitored" name="" value="0x2d" />
         <value caption="Reserved" name="" value="0x2c" />
         <value caption="Reserved" name="" value="0x2b" />
         <value caption="Reserved" name="" value="0x2a" />
         <value caption="AN41 is being monitored" name="" value="0x29" />
         <value caption="AN40 is being monitored" name="" value="0x28" />
         <value caption="AN39 is being monitored" name="" value="0x27" />
         <value caption="AN38 is being monitored" name="" value="0x26" />
         <value caption="AN37 is being monitored" name="" value="0x25" />
         <value caption="AN36 is being monitored" name="" value="0x24" />
         <value caption="AN35 is being monitored" name="" value="0x23" />
         <value caption="AN34 is being monitored" name="" value="0x22" />
         <value caption="AN33 is being monitored" name="" value="0x21" />
         <value caption="Reserved" name="" value="0x3c" />
         <value caption="Reserved" name="" value="0x3b" />
         <value caption="Reserved" name="" value="0x3a" />
         <value caption="Reserved" name="" value="0x39" />
         <value caption="Reserved" name="" value="0x38" />
         <value caption="AN27 is being monitored" name="" value="0x1b" />
         <value caption="AN26 is being monitored" name="" value="0x1a" />
         <value caption="AN25 is being monitored" name="" value="0x19" />
         <value caption="AN24 is being monitored" name="" value="0x18" />
         <value caption="AN23 is being monitored" name="" value="0x17" />
         <value caption="AN22 is being monitored" name="" value="0x16" />
         <value caption="AN21 is being monitored" name="" value="0x15" />
         <value caption="AN20 is being monitored" name="" value="0x14" />
         <value caption="AN19 is being monitored" name="" value="0x13" />
         <value caption="AN18 is being monitored" name="" value="0x12" />
         <value caption="AN17 is being monitored" name="" value="0x11" />
         <value caption="AN16 is being monitored" name="" value="0x10" />
         <value caption="AN15 is being monitored" name="" value="0xf" />
         <value caption="AN14 is being monitored" name="" value="0xe" />
         <value caption="AN13 is being monitored" name="" value="0xd" />
         <value caption="AN12 is being monitored" name="" value="0xc" />
         <value caption="AN11 is being monitored" name="" value="0xb" />
         <value caption="AN10 is being monitored" name="" value="0xa" />
         <value caption="AN9 is being monitored" name="" value="0x9" />
         <value caption="AN8 is being monitored" name="" value="0x8" />
         <value caption="AN7 is being monitored" name="" value="0x7" />
         <value caption="AN6 is being monitored" name="" value="0x6" />
         <value caption="AN5 is being monitored" name="" value="0x5" />
         <value caption="AN4 is being monitored" name="" value="0x4" />
         <value caption="AN3 is being monitored" name="" value="0x3" />
         <value caption="AN2 is being monitored" name="" value="0x2" />
         <value caption="AN1 is being monitored" name="" value="0x1" />
         <value caption="AN0 is being monitored" name="" value="0x0" />
      </value-group>
      <value-group caption="Low/Low Digital Comparator x Event bit" name="ADCCMPCON2__IELOLO">
         <value caption="Generate a Digital Comparator x Event when the DATA bits less than DCMPLO(15:0) bits" name="" value="0x1" />
         <value caption="Do not generate an event" name="" value="0x0" />
      </value-group>
      <value-group caption="Low/High Digital Comparator x Event bit" name="ADCCMPCON2__IELOHI">
         <value caption="Generate a Digital Comparator x Event when the DCMPLO bits less than DATA(31:0) bits" name="" value="0x1" />
         <value caption="Do not generate an event" name="" value="0x0" />
      </value-group>
      <value-group caption="High/Low Digital Comparator x Event bit" name="ADCCMPCON2__IEHILO">
         <value caption="Generate a Digital Comparator x Event when the DATA bits less than DCMPHI(15:0) bits" name="" value="0x1" />
         <value caption="Do not generate an event" name="" value="0x0" />
      </value-group>
      <value-group caption="High/High Digital Comparator x Event bit" name="ADCCMPCON2__IEHIHI">
         <value caption="Generate a Digital Comparator x Event when the DCMPHI bits less than or equal to DATA(31:0) bits" name="" value="0x1" />
         <value caption="Do not generate an event" name="" value="0x0" />
      </value-group>
      <value-group caption="Between Low/High Digital Comparator x Event bit" name="ADCCMPCON2__IEBTWN">
         <value caption="Generate a digital comparator event when the DCMPLO bits less than DATA bits less than DCMPHI bits" name="" value="0x1" />
         <value caption="Do not generate an event" name="" value="0x0" />
      </value-group>
      <value-group caption="Digital Comparator 'x' Output True Event Status bit" name="ADCCMPCON2__DCMPED">
         <value caption="Digital Comparator x output true event has occurred (output of Comparator is 1)" name="" value="0x1" />
         <value caption="Digital Comparator x output is false (output of Comparator is 0)" name="" value="0x0" />
      </value-group>
      <value-group caption="Digital Comparator 'x' Global Interrupt Enable bit" name="ADCCMPCON2__DCMPGIEN">
         <value caption="A Digital Comparator x interrupt is generated when the DCMPED status bit (ADCCMPxCON) is set" name="" value="0x1" />
         <value caption="A Digital Comparator x interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Digital Comparator 'x' Enable bit" name="ADCCMPCON2__ENDCMP">
         <value caption="Digital Comparator x is enabled" name="" value="0x1" />
         <value caption="Digital Comparator x is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Digital Comparator 'x' Analog Input Identification bits" name="ADCCMPCON2__AINID">
         <value caption="AN27" name="" value="0x1b" />
         <value caption="AN26" name="" value="0x1a" />
         <value caption="AN25" name="" value="0x19" />
         <value caption="AN24" name="" value="0x18" />
         <value caption="AN23" name="" value="0x17" />
         <value caption="AN22" name="" value="0x16" />
         <value caption="AN21" name="" value="0x15" />
         <value caption="AN20" name="" value="0x14" />
         <value caption="AN19" name="" value="0x13" />
         <value caption="AN18" name="" value="0x12" />
         <value caption="AN17" name="" value="0x11" />
         <value caption="AN16" name="" value="0x10" />
         <value caption="AN15" name="" value="0xf" />
         <value caption="AN14" name="" value="0xe" />
         <value caption="AN13" name="" value="0xd" />
         <value caption="AN12" name="" value="0xc" />
         <value caption="AN11" name="" value="0xb" />
         <value caption="AN10" name="" value="0xa" />
         <value caption="AN9" name="" value="0x9" />
         <value caption="AN8" name="" value="0x8" />
         <value caption="AN7" name="" value="0x7" />
         <value caption="AN6" name="" value="0x6" />
         <value caption="AN5" name="" value="0x5" />
         <value caption="AN4" name="" value="0x4" />
         <value caption="AN3" name="" value="0x3" />
         <value caption="AN2" name="" value="0x2" />
         <value caption="AN1" name="" value="0x1" />
         <value caption="AN0" name="" value="0x0" />
      </value-group>
      <value-group caption="Low/Low Digital Comparator x Event bit" name="ADCCMPCON3__IELOLO">
         <value caption="Generate a Digital Comparator x Event when the DATA bits less than DCMPLO(15:0) bits" name="" value="0x1" />
         <value caption="Do not generate an event" name="" value="0x0" />
      </value-group>
      <value-group caption="Low/High Digital Comparator x Event bit" name="ADCCMPCON3__IELOHI">
         <value caption="Generate a Digital Comparator x Event when the DCMPLO bits less than DATA(31:0) bits" name="" value="0x1" />
         <value caption="Do not generate an event" name="" value="0x0" />
      </value-group>
      <value-group caption="High/Low Digital Comparator x Event bit" name="ADCCMPCON3__IEHILO">
         <value caption="Generate a Digital Comparator x Event when the DATA bits less than DCMPHI(15:0) bits" name="" value="0x1" />
         <value caption="Do not generate an event" name="" value="0x0" />
      </value-group>
      <value-group caption="High/High Digital Comparator x Event bit" name="ADCCMPCON3__IEHIHI">
         <value caption="Generate a Digital Comparator x Event when the DCMPHI bits less than or equal to DATA(31:0) bits" name="" value="0x1" />
         <value caption="Do not generate an event" name="" value="0x0" />
      </value-group>
      <value-group caption="Between Low/High Digital Comparator x Event bit" name="ADCCMPCON3__IEBTWN">
         <value caption="Generate a digital comparator event when the DCMPLO bits less than DATA bits less than DCMPHI bits" name="" value="0x1" />
         <value caption="Do not generate an event" name="" value="0x0" />
      </value-group>
      <value-group caption="Digital Comparator 'x' Output True Event Status bit" name="ADCCMPCON3__DCMPED">
         <value caption="Digital Comparator x output true event has occurred (output of Comparator is 1)" name="" value="0x1" />
         <value caption="Digital Comparator x output is false (output of Comparator is 0)" name="" value="0x0" />
      </value-group>
      <value-group caption="Digital Comparator 'x' Global Interrupt Enable bit" name="ADCCMPCON3__DCMPGIEN">
         <value caption="A Digital Comparator x interrupt is generated when the DCMPED status bit (ADCCMPxCON) is set" name="" value="0x1" />
         <value caption="A Digital Comparator x interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Digital Comparator 'x' Enable bit" name="ADCCMPCON3__ENDCMP">
         <value caption="Digital Comparator x is enabled" name="" value="0x1" />
         <value caption="Digital Comparator x is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Digital Comparator 'x' Analog Input Identification bits" name="ADCCMPCON3__AINID">
         <value caption="AN27" name="" value="0x1b" />
         <value caption="AN26" name="" value="0x1a" />
         <value caption="AN25" name="" value="0x19" />
         <value caption="AN24" name="" value="0x18" />
         <value caption="AN23" name="" value="0x17" />
         <value caption="AN22" name="" value="0x16" />
         <value caption="AN21" name="" value="0x15" />
         <value caption="AN20" name="" value="0x14" />
         <value caption="AN19" name="" value="0x13" />
         <value caption="AN18" name="" value="0x12" />
         <value caption="AN17" name="" value="0x11" />
         <value caption="AN16" name="" value="0x10" />
         <value caption="AN15" name="" value="0xf" />
         <value caption="AN14" name="" value="0xe" />
         <value caption="AN13" name="" value="0xd" />
         <value caption="AN12" name="" value="0xc" />
         <value caption="AN11" name="" value="0xb" />
         <value caption="AN10" name="" value="0xa" />
         <value caption="AN9" name="" value="0x9" />
         <value caption="AN8" name="" value="0x8" />
         <value caption="AN7" name="" value="0x7" />
         <value caption="AN6" name="" value="0x6" />
         <value caption="AN5" name="" value="0x5" />
         <value caption="AN4" name="" value="0x4" />
         <value caption="AN3" name="" value="0x3" />
         <value caption="AN2" name="" value="0x2" />
         <value caption="AN1" name="" value="0x1" />
         <value caption="AN0" name="" value="0x0" />
      </value-group>
      <value-group caption="Low/Low Digital Comparator x Event bit" name="ADCCMPCON4__IELOLO">
         <value caption="Generate a Digital Comparator x Event when the DATA bits less than DCMPLO(15:0) bits" name="" value="0x1" />
         <value caption="Do not generate an event" name="" value="0x0" />
      </value-group>
      <value-group caption="Low/High Digital Comparator x Event bit" name="ADCCMPCON4__IELOHI">
         <value caption="Generate a Digital Comparator x Event when the DCMPLO bits less than DATA(31:0) bits" name="" value="0x1" />
         <value caption="Do not generate an event" name="" value="0x0" />
      </value-group>
      <value-group caption="High/Low Digital Comparator x Event bit" name="ADCCMPCON4__IEHILO">
         <value caption="Generate a Digital Comparator x Event when the DATA bits less than DCMPHI(15:0) bits" name="" value="0x1" />
         <value caption="Do not generate an event" name="" value="0x0" />
      </value-group>
      <value-group caption="High/High Digital Comparator x Event bit" name="ADCCMPCON4__IEHIHI">
         <value caption="Generate a Digital Comparator x Event when the DCMPHI bits less than or equal to DATA(31:0) bits" name="" value="0x1" />
         <value caption="Do not generate an event" name="" value="0x0" />
      </value-group>
      <value-group caption="Between Low/High Digital Comparator x Event bit" name="ADCCMPCON4__IEBTWN">
         <value caption="Generate a digital comparator event when the DCMPLO bits less than DATA bits less than DCMPHI bits" name="" value="0x1" />
         <value caption="Do not generate an event" name="" value="0x0" />
      </value-group>
      <value-group caption="Digital Comparator 'x' Output True Event Status bit" name="ADCCMPCON4__DCMPED">
         <value caption="Digital Comparator x output true event has occurred (output of Comparator is 1)" name="" value="0x1" />
         <value caption="Digital Comparator x output is false (output of Comparator is 0)" name="" value="0x0" />
      </value-group>
      <value-group caption="Digital Comparator 'x' Global Interrupt Enable bit" name="ADCCMPCON4__DCMPGIEN">
         <value caption="A Digital Comparator x interrupt is generated when the DCMPED status bit (ADCCMPxCON) is set" name="" value="0x1" />
         <value caption="A Digital Comparator x interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Digital Comparator 'x' Enable bit" name="ADCCMPCON4__ENDCMP">
         <value caption="Digital Comparator x is enabled" name="" value="0x1" />
         <value caption="Digital Comparator x is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Digital Comparator 'x' Analog Input Identification bits" name="ADCCMPCON4__AINID">
         <value caption="AN27" name="" value="0x1b" />
         <value caption="AN26" name="" value="0x1a" />
         <value caption="AN25" name="" value="0x19" />
         <value caption="AN24" name="" value="0x18" />
         <value caption="AN23" name="" value="0x17" />
         <value caption="AN22" name="" value="0x16" />
         <value caption="AN21" name="" value="0x15" />
         <value caption="AN20" name="" value="0x14" />
         <value caption="AN19" name="" value="0x13" />
         <value caption="AN18" name="" value="0x12" />
         <value caption="AN17" name="" value="0x11" />
         <value caption="AN16" name="" value="0x10" />
         <value caption="AN15" name="" value="0xf" />
         <value caption="AN14" name="" value="0xe" />
         <value caption="AN13" name="" value="0xd" />
         <value caption="AN12" name="" value="0xc" />
         <value caption="AN11" name="" value="0xb" />
         <value caption="AN10" name="" value="0xa" />
         <value caption="AN9" name="" value="0x9" />
         <value caption="AN8" name="" value="0x8" />
         <value caption="AN7" name="" value="0x7" />
         <value caption="AN6" name="" value="0x6" />
         <value caption="AN5" name="" value="0x5" />
         <value caption="AN4" name="" value="0x4" />
         <value caption="AN3" name="" value="0x3" />
         <value caption="AN2" name="" value="0x2" />
         <value caption="AN1" name="" value="0x1" />
         <value caption="AN0" name="" value="0x0" />
      </value-group>
      <value-group caption="RAM DMA Ping-Pong Buffer A Full Status bits for ADC0" name="ADCDSTAT__RAF0">
         <value caption="RAM DMA ping-pong Buffer A is full" name="" value="0x1" />
         <value caption="RAM DMA ping-pong Buffer A is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="RAM DMA Ping-Pong Buffer A Full Status bits for ADC1" name="ADCDSTAT__RAF1">
         <value caption="RAM DMA ping-pong Buffer A is full" name="" value="0x1" />
         <value caption="RAM DMA ping-pong Buffer A is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="RAM DMA Ping-Pong Buffer A Full Status bits for ADC2" name="ADCDSTAT__RAF2">
         <value caption="RAM DMA ping-pong Buffer A is full" name="" value="0x1" />
         <value caption="RAM DMA ping-pong Buffer A is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="RAM DMA Ping-Pong Buffer A Full Status bits for ADC3" name="ADCDSTAT__RAF3">
         <value caption="RAM DMA ping-pong Buffer A is full" name="" value="0x1" />
         <value caption="RAM DMA ping-pong Buffer A is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="RAM DMA Ping-Pong Buffer A Full Status bits for ADC4" name="ADCDSTAT__RAF4">
         <value caption="RAM DMA ping-pong Buffer A is full" name="" value="0x1" />
         <value caption="RAM DMA ping-pong Buffer A is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="RAM DMA Ping-Pong Buffer A Full Status bits for ADC5" name="ADCDSTAT__RAF5">
         <value caption="RAM DMA ping-pong Buffer A is full" name="" value="0x1" />
         <value caption="RAM DMA ping-pong Buffer A is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="RAM DMA Buffer A Full Interrupt Enable bits for ADC0" name="ADCDSTAT__RAFIEN0">
         <value caption="Enable ping-pong DMA Buffer A interrupt requests for ADC" name="" value="0x1" />
         <value caption="Disable ping-pong DMA Buffer A interrupt requests for ADC" name="" value="0x0" />
      </value-group>
      <value-group caption="RAM DMA Buffer A Full Interrupt Enable bits for ADC1" name="ADCDSTAT__RAFIEN1">
         <value caption="Enable ping-pong DMA Buffer A interrupt requests for ADC" name="" value="0x1" />
         <value caption="Disable ping-pong DMA Buffer A interrupt requests for ADC" name="" value="0x0" />
      </value-group>
      <value-group caption="RAM DMA Buffer A Full Interrupt Enable bits for ADC2" name="ADCDSTAT__RAFIEN2">
         <value caption="Enable ping-pong DMA Buffer A interrupt requests for ADC" name="" value="0x1" />
         <value caption="Disable ping-pong DMA Buffer A interrupt requests for ADC" name="" value="0x0" />
      </value-group>
      <value-group caption="RAM DMA Buffer A Full Interrupt Enable bits for ADC3" name="ADCDSTAT__RAFIEN3">
         <value caption="Enable ping-pong DMA Buffer A interrupt requests for ADC" name="" value="0x1" />
         <value caption="Disable ping-pong DMA Buffer A interrupt requests for ADC" name="" value="0x0" />
      </value-group>
      <value-group caption="RAM DMA Buffer A Full Interrupt Enable bits for ADC4" name="ADCDSTAT__RAFIEN4">
         <value caption="Enable ping-pong DMA Buffer A interrupt requests for ADC" name="" value="0x1" />
         <value caption="Disable ping-pong DMA Buffer A interrupt requests for ADC" name="" value="0x0" />
      </value-group>
      <value-group caption="RAM DMA Buffer A Full Interrupt Enable bits for ADC5" name="ADCDSTAT__RAFIEN5">
         <value caption="Enable ping-pong DMA Buffer A interrupt requests for ADC" name="" value="0x1" />
         <value caption="Disable ping-pong DMA Buffer A interrupt requests for ADC" name="" value="0x0" />
      </value-group>
      <value-group caption="RAM DMA Buffer B Full Status bits for ADC0" name="ADCDSTAT__RBF0">
         <value caption="RAM DMA ping-pong Buffer B is full" name="" value="0x1" />
         <value caption="RAM DMA pin-pong Buffer B is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="RAM DMA Buffer B Full Status bits for ADC1" name="ADCDSTAT__RBF1">
         <value caption="RAM DMA ping-pong Buffer B is full" name="" value="0x1" />
         <value caption="RAM DMA pin-pong Buffer B is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="RAM DMA Buffer B Full Status bits for ADC2" name="ADCDSTAT__RBF2">
         <value caption="RAM DMA ping-pong Buffer B is full" name="" value="0x1" />
         <value caption="RAM DMA pin-pong Buffer B is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="RAM DMA Buffer B Full Status bits for ADC3" name="ADCDSTAT__RBF3">
         <value caption="RAM DMA ping-pong Buffer B is full" name="" value="0x1" />
         <value caption="RAM DMA pin-pong Buffer B is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="RAM DMA Buffer B Full Status bits for ADC4" name="ADCDSTAT__RBF4">
         <value caption="RAM DMA ping-pong Buffer B is full" name="" value="0x1" />
         <value caption="RAM DMA pin-pong Buffer B is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="RAM DMA Buffer B Full Status bits for ADC5" name="ADCDSTAT__RBF5">
         <value caption="RAM DMA ping-pong Buffer B is full" name="" value="0x1" />
         <value caption="RAM DMA pin-pong Buffer B is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="RAM DMA Buffer B Full Interrupt Enable bits for ADC0" name="ADCDSTAT__RBFIEN0">
         <value caption="Enable ping-pong DMA Buffer B interrupt requests for ADC5-ADC0" name="" value="0x1" />
         <value caption="Disable ping-pong DMA Buffer B interrupt requests for ADC5-ADC0" name="" value="0x0" />
      </value-group>
      <value-group caption="RAM DMA Buffer B Full Interrupt Enable bits for ADC1" name="ADCDSTAT__RBFIEN1">
         <value caption="Enable ping-pong DMA Buffer B interrupt requests for ADC5-ADC0" name="" value="0x1" />
         <value caption="Disable ping-pong DMA Buffer B interrupt requests for ADC5-ADC0" name="" value="0x0" />
      </value-group>
      <value-group caption="RAM DMA Buffer B Full Interrupt Enable bits for ADC2" name="ADCDSTAT__RBFIEN2">
         <value caption="Enable ping-pong DMA Buffer B interrupt requests for ADC5-ADC0" name="" value="0x1" />
         <value caption="Disable ping-pong DMA Buffer B interrupt requests for ADC5-ADC0" name="" value="0x0" />
      </value-group>
      <value-group caption="RAM DMA Buffer B Full Interrupt Enable bits for ADC3" name="ADCDSTAT__RBFIEN3">
         <value caption="Enable ping-pong DMA Buffer B interrupt requests for ADC5-ADC0" name="" value="0x1" />
         <value caption="Disable ping-pong DMA Buffer B interrupt requests for ADC5-ADC0" name="" value="0x0" />
      </value-group>
      <value-group caption="RAM DMA Buffer B Full Interrupt Enable bits for ADC4" name="ADCDSTAT__RBFIEN4">
         <value caption="Enable ping-pong DMA Buffer B interrupt requests for ADC5-ADC0" name="" value="0x1" />
         <value caption="Disable ping-pong DMA Buffer B interrupt requests for ADC5-ADC0" name="" value="0x0" />
      </value-group>
      <value-group caption="RAM DMA Buffer B Full Interrupt Enable bits for ADC5" name="ADCDSTAT__RBFIEN5">
         <value caption="Enable ping-pong DMA Buffer B interrupt requests for ADC5-ADC0" name="" value="0x1" />
         <value caption="Disable ping-pong DMA Buffer B interrupt requests for ADC5-ADC0" name="" value="0x0" />
      </value-group>
      <value-group caption="Global ADC DMA Enable bit" name="ADCDSTAT__DMAEN">
         <value caption="DMA interface is enabled" name="" value="0x1" />
         <value caption="DMA interface is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bits" name="ADCTRGSNS__LVL0">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1" />
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bits" name="ADCTRGSNS__LVL1">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1" />
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bits" name="ADCTRGSNS__LVL2">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1" />
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bits" name="ADCTRGSNS__LVL3">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1" />
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bits" name="ADCTRGSNS__LVL4">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1" />
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bits" name="ADCTRGSNS__LVL5">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1" />
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bits" name="ADCTRGSNS__LVL6">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1" />
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bits" name="ADCTRGSNS__LVL7">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1" />
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bits" name="ADCTRGSNS__LVL8">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1" />
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bits" name="ADCTRGSNS__LVL9">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1" />
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bits" name="ADCTRGSNS__LVL10">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1" />
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bits" name="ADCTRGSNS__LVL11">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1" />
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bits" name="ADCTRGSNS__LVL12">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1" />
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bits" name="ADCTRGSNS__LVL13">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1" />
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bits" name="ADCTRGSNS__LVL14">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1" />
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bits" name="ADCTRGSNS__LVL15">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1" />
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bits" name="ADCTRGSNS__LVL16">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1" />
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bits" name="ADCTRGSNS__LVL17">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1" />
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bits" name="ADCTRGSNS__LVL18">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1" />
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bits" name="ADCTRGSNS__LVL19">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1" />
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bits" name="ADCTRGSNS__LVL20">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1" />
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bits" name="ADCTRGSNS__LVL21">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1" />
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bits" name="ADCTRGSNS__LVL22">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1" />
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bits" name="ADCTRGSNS__LVL23">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1" />
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bits" name="ADCTRGSNS__LVL24">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1" />
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bits" name="ADCTRGSNS__LVL25">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1" />
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bits" name="ADCTRGSNS__LVL26">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1" />
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Level and Edge Sensitivity bits" name="ADCTRGSNS__LVL27">
         <value caption="Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)" name="" value="0x1" />
         <value caption="Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)" name="" value="0x0" />
      </value-group>
      <value-group caption="ADCx Sample Time bits" name="ADC0TIME__SAMC">
         <value caption="1025 TADx" name="" value="0x3ff" />
         <value caption="3 TADx" name="" value="0x1" />
         <value caption="2 TADx" name="" value="0x0" />
      </value-group>
      <value-group caption="ADCx Clock Divisor bits" name="ADC0TIME__ADCDIV">
         <value caption="254 * TQ = TADx" name="" value="0x7f" />
         <value caption="6 * TQ = TADx" name="" value="0x3" />
         <value caption="4 * TQ = TADx" name="" value="0x2" />
         <value caption="2 * TQ = TADx" name="" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Buffer Channel Enable bit" name="ADC0TIME__BCHEN">
         <value caption="ADC data saved in DMA system ram buffer when DMAEN (ADCDSTAT) = 1" name="" value="0x1" />
         <value caption="ADC data must be read by CPU from appropriate ADC result register" name="" value="0x0" />
      </value-group>
      <value-group caption="ADCx Resolution Select bits" name="ADC0TIME__SELRES">
         <value caption="12 bits" name="" value="0x3" />
         <value caption="10 bits" name="" value="0x2" />
         <value caption="8 bits" name="" value="0x1" />
         <value caption="6 bits" name="" value="0x0" />
      </value-group>
      <value-group caption="ADCx Early Interrupt Select bits" name="ADC0TIME__ADCEIS">
         <value caption="The data ready interrupt is generated 8 ADC clocks prior to the end of conversion" name="" value="0x7" />
         <value caption="The data ready interrupt is generated 7 ADC clocks prior to the end of conversion" name="" value="0x6" />
         <value caption="The data ready interrupt is generated 6 ADC clocks prior to the end of conversion" name="" value="0x5" />
         <value caption="The data ready interrupt is generated 5 ADC clocks prior to the end of conversion" name="" value="0x4" />
         <value caption="The data ready interrupt is generated 4 ADC clocks prior to the end of conversion" name="" value="0x3" />
         <value caption="The data ready interrupt is generated 3 ADC clocks prior to the end of conversion" name="" value="0x2" />
         <value caption="The data ready interrupt is generated 2 ADC clocks prior to the end of conversion" name="" value="0x1" />
         <value caption="The data ready interrupt is generated 1 ADC clock prior to the end of conversion" name="" value="0x0" />
      </value-group>
      <value-group caption="ADCx Sample Time bits" name="ADC1TIME__SAMC">
         <value caption="1025 TADx" name="" value="0x3ff" />
         <value caption="3 TADx" name="" value="0x1" />
         <value caption="2 TADx" name="" value="0x0" />
      </value-group>
      <value-group caption="ADCx Clock Divisor bits" name="ADC1TIME__ADCDIV">
         <value caption="254 * TQ = TADx" name="" value="0x7f" />
         <value caption="6 * TQ = TADx" name="" value="0x3" />
         <value caption="4 * TQ = TADx" name="" value="0x2" />
         <value caption="2 * TQ = TADx" name="" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Buffer Channel Enable bit" name="ADC1TIME__BCHEN">
         <value caption="ADC data saved in DMA system ram buffer when DMAEN (ADCDSTAT) = 1" name="" value="0x1" />
         <value caption="ADC data must be read by CPU from appropriate ADC result register" name="" value="0x0" />
      </value-group>
      <value-group caption="ADCx Resolution Select bits" name="ADC1TIME__SELRES">
         <value caption="12 bits" name="" value="0x3" />
         <value caption="10 bits" name="" value="0x2" />
         <value caption="8 bits" name="" value="0x1" />
         <value caption="6 bits" name="" value="0x0" />
      </value-group>
      <value-group caption="ADCx Early Interrupt Select bits" name="ADC1TIME__ADCEIS">
         <value caption="The data ready interrupt is generated 8 ADC clocks prior to the end of conversion" name="" value="0x7" />
         <value caption="The data ready interrupt is generated 7 ADC clocks prior to the end of conversion" name="" value="0x6" />
         <value caption="The data ready interrupt is generated 6 ADC clocks prior to the end of conversion" name="" value="0x5" />
         <value caption="The data ready interrupt is generated 5 ADC clocks prior to the end of conversion" name="" value="0x4" />
         <value caption="The data ready interrupt is generated 4 ADC clocks prior to the end of conversion" name="" value="0x3" />
         <value caption="The data ready interrupt is generated 3 ADC clocks prior to the end of conversion" name="" value="0x2" />
         <value caption="The data ready interrupt is generated 2 ADC clocks prior to the end of conversion" name="" value="0x1" />
         <value caption="The data ready interrupt is generated 1 ADC clock prior to the end of conversion" name="" value="0x0" />
      </value-group>
      <value-group caption="ADCx Sample Time bits" name="ADC2TIME__SAMC">
         <value caption="1025 TADx" name="" value="0x3ff" />
         <value caption="3 TADx" name="" value="0x1" />
         <value caption="2 TADx" name="" value="0x0" />
      </value-group>
      <value-group caption="ADCx Clock Divisor bits" name="ADC2TIME__ADCDIV">
         <value caption="254 * TQ = TADx" name="" value="0x7f" />
         <value caption="6 * TQ = TADx" name="" value="0x3" />
         <value caption="4 * TQ = TADx" name="" value="0x2" />
         <value caption="2 * TQ = TADx" name="" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Buffer Channel Enable bit" name="ADC2TIME__BCHEN">
         <value caption="ADC data saved in DMA system ram buffer when DMAEN (ADCDSTAT) = 1" name="" value="0x1" />
         <value caption="ADC data must be read by CPU from appropriate ADC result register" name="" value="0x0" />
      </value-group>
      <value-group caption="ADCx Resolution Select bits" name="ADC2TIME__SELRES">
         <value caption="12 bits" name="" value="0x3" />
         <value caption="10 bits" name="" value="0x2" />
         <value caption="8 bits" name="" value="0x1" />
         <value caption="6 bits" name="" value="0x0" />
      </value-group>
      <value-group caption="ADCx Early Interrupt Select bits" name="ADC2TIME__ADCEIS">
         <value caption="The data ready interrupt is generated 8 ADC clocks prior to the end of conversion" name="" value="0x7" />
         <value caption="The data ready interrupt is generated 7 ADC clocks prior to the end of conversion" name="" value="0x6" />
         <value caption="The data ready interrupt is generated 6 ADC clocks prior to the end of conversion" name="" value="0x5" />
         <value caption="The data ready interrupt is generated 5 ADC clocks prior to the end of conversion" name="" value="0x4" />
         <value caption="The data ready interrupt is generated 4 ADC clocks prior to the end of conversion" name="" value="0x3" />
         <value caption="The data ready interrupt is generated 3 ADC clocks prior to the end of conversion" name="" value="0x2" />
         <value caption="The data ready interrupt is generated 2 ADC clocks prior to the end of conversion" name="" value="0x1" />
         <value caption="The data ready interrupt is generated 1 ADC clock prior to the end of conversion" name="" value="0x0" />
      </value-group>
      <value-group caption="ADCx Sample Time bits" name="ADC3TIME__SAMC">
         <value caption="1025 TADx" name="" value="0x3ff" />
         <value caption="3 TADx" name="" value="0x1" />
         <value caption="2 TADx" name="" value="0x0" />
      </value-group>
      <value-group caption="ADCx Clock Divisor bits" name="ADC3TIME__ADCDIV">
         <value caption="254 * TQ = TADx" name="" value="0x7f" />
         <value caption="6 * TQ = TADx" name="" value="0x3" />
         <value caption="4 * TQ = TADx" name="" value="0x2" />
         <value caption="2 * TQ = TADx" name="" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Buffer Channel Enable bit" name="ADC3TIME__BCHEN">
         <value caption="ADC data saved in DMA system ram buffer when DMAEN (ADCDSTAT) = 1" name="" value="0x1" />
         <value caption="ADC data must be read by CPU from appropriate ADC result register" name="" value="0x0" />
      </value-group>
      <value-group caption="ADCx Resolution Select bits" name="ADC3TIME__SELRES">
         <value caption="12 bits" name="" value="0x3" />
         <value caption="10 bits" name="" value="0x2" />
         <value caption="8 bits" name="" value="0x1" />
         <value caption="6 bits" name="" value="0x0" />
      </value-group>
      <value-group caption="ADCx Early Interrupt Select bits" name="ADC3TIME__ADCEIS">
         <value caption="The data ready interrupt is generated 8 ADC clocks prior to the end of conversion" name="" value="0x7" />
         <value caption="The data ready interrupt is generated 7 ADC clocks prior to the end of conversion" name="" value="0x6" />
         <value caption="The data ready interrupt is generated 6 ADC clocks prior to the end of conversion" name="" value="0x5" />
         <value caption="The data ready interrupt is generated 5 ADC clocks prior to the end of conversion" name="" value="0x4" />
         <value caption="The data ready interrupt is generated 4 ADC clocks prior to the end of conversion" name="" value="0x3" />
         <value caption="The data ready interrupt is generated 3 ADC clocks prior to the end of conversion" name="" value="0x2" />
         <value caption="The data ready interrupt is generated 2 ADC clocks prior to the end of conversion" name="" value="0x1" />
         <value caption="The data ready interrupt is generated 1 ADC clock prior to the end of conversion" name="" value="0x0" />
      </value-group>
      <value-group caption="ADCx Sample Time bits" name="ADC4TIME__SAMC">
         <value caption="1025 TADx" name="" value="0x3ff" />
         <value caption="3 TADx" name="" value="0x1" />
         <value caption="2 TADx" name="" value="0x0" />
      </value-group>
      <value-group caption="ADCx Clock Divisor bits" name="ADC4TIME__ADCDIV">
         <value caption="254 * TQ = TADx" name="" value="0x7f" />
         <value caption="6 * TQ = TADx" name="" value="0x3" />
         <value caption="4 * TQ = TADx" name="" value="0x2" />
         <value caption="2 * TQ = TADx" name="" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Buffer Channel Enable bit" name="ADC4TIME__BCHEN">
         <value caption="ADC data saved in DMA system ram buffer when DMAEN (ADCDSTAT) = 1" name="" value="0x1" />
         <value caption="ADC data must be read by CPU from appropriate ADC result register" name="" value="0x0" />
      </value-group>
      <value-group caption="ADCx Resolution Select bits" name="ADC4TIME__SELRES">
         <value caption="12 bits" name="" value="0x3" />
         <value caption="10 bits" name="" value="0x2" />
         <value caption="8 bits" name="" value="0x1" />
         <value caption="6 bits" name="" value="0x0" />
      </value-group>
      <value-group caption="ADCx Early Interrupt Select bits" name="ADC4TIME__ADCEIS">
         <value caption="The data ready interrupt is generated 8 ADC clocks prior to the end of conversion" name="" value="0x7" />
         <value caption="The data ready interrupt is generated 7 ADC clocks prior to the end of conversion" name="" value="0x6" />
         <value caption="The data ready interrupt is generated 6 ADC clocks prior to the end of conversion" name="" value="0x5" />
         <value caption="The data ready interrupt is generated 5 ADC clocks prior to the end of conversion" name="" value="0x4" />
         <value caption="The data ready interrupt is generated 4 ADC clocks prior to the end of conversion" name="" value="0x3" />
         <value caption="The data ready interrupt is generated 3 ADC clocks prior to the end of conversion" name="" value="0x2" />
         <value caption="The data ready interrupt is generated 2 ADC clocks prior to the end of conversion" name="" value="0x1" />
         <value caption="The data ready interrupt is generated 1 ADC clock prior to the end of conversion" name="" value="0x0" />
      </value-group>
      <value-group caption="ADCx Sample Time bits" name="ADC5TIME__SAMC">
         <value caption="1025 TADx" name="" value="0x3ff" />
         <value caption="3 TADx" name="" value="0x1" />
         <value caption="2 TADx" name="" value="0x0" />
      </value-group>
      <value-group caption="ADCx Clock Divisor bits" name="ADC5TIME__ADCDIV">
         <value caption="254 * TQ = TADx" name="" value="0x7f" />
         <value caption="6 * TQ = TADx" name="" value="0x3" />
         <value caption="4 * TQ = TADx" name="" value="0x2" />
         <value caption="2 * TQ = TADx" name="" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Buffer Channel Enable bit" name="ADC5TIME__BCHEN">
         <value caption="ADC data saved in DMA system ram buffer when DMAEN (ADCDSTAT) = 1" name="" value="0x1" />
         <value caption="ADC data must be read by CPU from appropriate ADC result register" name="" value="0x0" />
      </value-group>
      <value-group caption="ADCx Resolution Select bits" name="ADC5TIME__SELRES">
         <value caption="12 bits" name="" value="0x3" />
         <value caption="10 bits" name="" value="0x2" />
         <value caption="8 bits" name="" value="0x1" />
         <value caption="6 bits" name="" value="0x0" />
      </value-group>
      <value-group caption="ADCx Early Interrupt Select bits" name="ADC5TIME__ADCEIS">
         <value caption="The data ready interrupt is generated 8 ADC clocks prior to the end of conversion" name="" value="0x7" />
         <value caption="The data ready interrupt is generated 7 ADC clocks prior to the end of conversion" name="" value="0x6" />
         <value caption="The data ready interrupt is generated 6 ADC clocks prior to the end of conversion" name="" value="0x5" />
         <value caption="The data ready interrupt is generated 5 ADC clocks prior to the end of conversion" name="" value="0x4" />
         <value caption="The data ready interrupt is generated 4 ADC clocks prior to the end of conversion" name="" value="0x3" />
         <value caption="The data ready interrupt is generated 3 ADC clocks prior to the end of conversion" name="" value="0x2" />
         <value caption="The data ready interrupt is generated 2 ADC clocks prior to the end of conversion" name="" value="0x1" />
         <value caption="The data ready interrupt is generated 1 ADC clock prior to the end of conversion" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN1__EIEN0">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN1__EIEN1">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN1__EIEN2">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN1__EIEN3">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN1__EIEN4">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN1__EIEN5">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN1__EIEN6">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN1__EIEN7">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN1__EIEN8">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN1__EIEN9">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN1__EIEN10">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN1__EIEN11">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN1__EIEN12">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN1__EIEN13">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN1__EIEN14">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN1__EIEN15">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN1__EIEN16">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN1__EIEN17">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN1__EIEN18">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN1__EIEN19">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN1__EIEN20">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN1__EIEN21">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN1__EIEN22">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN1__EIEN23">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN1__EIEN24">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN1__EIEN25">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN1__EIEN26">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN1__EIEN27">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN2__EIEN33">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN2__EIEN34">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN2__EIEN35">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN2__EIEN36">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN2__EIEN37">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN2__EIEN38">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN2__EIEN39">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN2__EIEN40">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN2__EIEN41">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN2__EIEN45">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN2__EIEN46">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN2__EIEN47">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN2__EIEN48">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN2__EIEN49">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN2__EIEN50">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN2__EIEN51">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN2__EIEN52">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt Enable for Analog Input bits" name="ADCEIEN2__EIEN53">
         <value caption="Early Interrupts are enabled for the selected analog input. The interrupt is generated after the early interrupt event occurs (indicated by the EIRDYx bit ('x' = 31-0) of the ADCEISTAT1 register)" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT1__EIRDY0">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT1__EIRDY1">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT1__EIRDY2">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT1__EIRDY3">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT1__EIRDY4">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT1__EIRDY5">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT1__EIRDY6">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT1__EIRDY7">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT1__EIRDY8">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT1__EIRDY9">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT1__EIRDY10">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT1__EIRDY11">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT1__EIRDY12">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT1__EIRDY13">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT1__EIRDY14">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT1__EIRDY15">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT1__EIRDY16">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT1__EIRDY17">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT1__EIRDY18">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT1__EIRDY19">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT1__EIRDY20">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT1__EIRDY21">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT1__EIRDY22">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT1__EIRDY23">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT1__EIRDY24">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT1__EIRDY25">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT1__EIRDY26">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT1__EIRDY27">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT2__EIRDY33">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT2__EIRDY34">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT2__EIRDY35">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT2__EIRDY36">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT2__EIRDY37">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT2__EIRDY38">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT2__EIRDY39">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT2__EIRDY40">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT2__EIRDY41">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT2__EIRDY45">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT2__EIRDY46">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT2__EIRDY47">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT2__EIRDY48">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT2__EIRDY49">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT2__EIRDY50">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT2__EIRDY51">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT2__EIRDY52">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Early Interrupt for Corresponding Analog Input Ready bits" name="ADCEISTAT2__EIRDY53">
         <value caption="This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs this bit will set as per the configuration of the ADCEIS bits in the ADCxTIME register. For the shared ADC module this bit will be set as per the configuration of the ADCEIS(2:0) bits in the ADCCON2 register." name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Analog and Bias Circuitry Enable bits" name="ADCANCON__ANEN0">
         <value caption="Analog and bias circuitry enabled. Once the analog and bias circuit is enabled the ADC module needs a warm-up time as defined by the WKUPCLKCNT bits." name="" value="0x1" />
         <value caption="Analog and bias circuitry disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Analog and Bias Circuitry Enable bits" name="ADCANCON__ANEN1">
         <value caption="Analog and bias circuitry enabled. Once the analog and bias circuit is enabled the ADC module needs a warm-up time as defined by the WKUPCLKCNT bits." name="" value="0x1" />
         <value caption="Analog and bias circuitry disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Analog and Bias Circuitry Enable bits" name="ADCANCON__ANEN2">
         <value caption="Analog and bias circuitry enabled. Once the analog and bias circuit is enabled the ADC module needs a warm-up time as defined by the WKUPCLKCNT bits." name="" value="0x1" />
         <value caption="Analog and bias circuitry disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Analog and Bias Circuitry Enable bits" name="ADCANCON__ANEN3">
         <value caption="Analog and bias circuitry enabled. Once the analog and bias circuit is enabled the ADC module needs a warm-up time as defined by the WKUPCLKCNT bits." name="" value="0x1" />
         <value caption="Analog and bias circuitry disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Analog and Bias Circuitry Enable bits" name="ADCANCON__ANEN4">
         <value caption="Analog and bias circuitry enabled. Once the analog and bias circuit is enabled the ADC module needs a warm-up time as defined by the WKUPCLKCNT bits." name="" value="0x1" />
         <value caption="Analog and bias circuitry disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Analog and Bias Circuitry Enable bits" name="ADCANCON__ANEN5">
         <value caption="Analog and bias circuitry enabled. Once the analog and bias circuit is enabled the ADC module needs a warm-up time as defined by the WKUPCLKCNT bits." name="" value="0x1" />
         <value caption="Analog and bias circuitry disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Shared ADC Analog and Bias Circuitry Enable bit" name="ADCANCON__ANEN7">
         <value caption="Analog and bias circuitry enabled. Once the analog and bias circuit is enabled the ADC module needs a warm-up time as defined by the WKUPCLKCNT bits." name="" value="0x1" />
         <value caption="Analog and bias circuitry disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC5-ADC0 Wake-up Status bit" name="ADCANCON__WKRDY0">
         <value caption="ADCx Analog and Bias circuitry ready after the wake-up count number 2WKUPEXP clocks after setting ANENx to 1" name="" value="0x1" />
         <value caption="ADCx Analog and Bias circuitry is not ready" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC5-ADC0 Wake-up Status bit" name="ADCANCON__WKRDY1">
         <value caption="ADCx Analog and Bias circuitry ready after the wake-up count number 2WKUPEXP clocks after setting ANENx to 1" name="" value="0x1" />
         <value caption="ADCx Analog and Bias circuitry is not ready" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC5-ADC0 Wake-up Status bit" name="ADCANCON__WKRDY2">
         <value caption="ADCx Analog and Bias circuitry ready after the wake-up count number 2WKUPEXP clocks after setting ANENx to 1" name="" value="0x1" />
         <value caption="ADCx Analog and Bias circuitry is not ready" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC5-ADC0 Wake-up Status bit" name="ADCANCON__WKRDY3">
         <value caption="ADCx Analog and Bias circuitry ready after the wake-up count number 2WKUPEXP clocks after setting ANENx to 1" name="" value="0x1" />
         <value caption="ADCx Analog and Bias circuitry is not ready" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC5-ADC0 Wake-up Status bit" name="ADCANCON__WKRDY4">
         <value caption="ADCx Analog and Bias circuitry ready after the wake-up count number 2WKUPEXP clocks after setting ANENx to 1" name="" value="0x1" />
         <value caption="ADCx Analog and Bias circuitry is not ready" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC5-ADC0 Wake-up Status bit" name="ADCANCON__WKRDY5">
         <value caption="ADCx Analog and Bias circuitry ready after the wake-up count number 2WKUPEXP clocks after setting ANENx to 1" name="" value="0x1" />
         <value caption="ADCx Analog and Bias circuitry is not ready" name="" value="0x0" />
      </value-group>
      <value-group caption="Shared ADC Wake-up Status bit" name="ADCANCON__WKRDY7">
         <value caption="ADC7 Analog and Bias circuitry ready after the wake-up count number 2WKUPEXP clocks after setting ANEN7 to 1" name="" value="0x1" />
         <value caption="ADC7 Analog and Bias circuitry is not ready" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Wake-up Interrupt Enable bit" name="ADCANCON__WKIEN0">
         <value caption="Enable interrupt and generate interrupt when the WKRDYx status bit is set" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Wake-up Interrupt Enable bit" name="ADCANCON__WKIEN1">
         <value caption="Enable interrupt and generate interrupt when the WKRDYx status bit is set" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Wake-up Interrupt Enable bit" name="ADCANCON__WKIEN2">
         <value caption="Enable interrupt and generate interrupt when the WKRDYx status bit is set" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Wake-up Interrupt Enable bit" name="ADCANCON__WKIEN3">
         <value caption="Enable interrupt and generate interrupt when the WKRDYx status bit is set" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Wake-up Interrupt Enable bit" name="ADCANCON__WKIEN4">
         <value caption="Enable interrupt and generate interrupt when the WKRDYx status bit is set" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Wake-up Interrupt Enable bit" name="ADCANCON__WKIEN5">
         <value caption="Enable interrupt and generate interrupt when the WKRDYx status bit is set" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Shared ADC Wake-up Interrupt Enable bit" name="ADCANCON__WKIEN7">
         <value caption="Enable interrupt and generate interrupt when the WKRDY7 status bit is set" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Wake-up Clock Count bits" name="ADCANCON__WKUPCLKCNT">
         <value caption="2^15 = 32768 clocks" name="" value="0xf" />
         <value caption="2^14 = 16384 clocks" name="" value="0xe" />
         <value caption="2^13 = 8192 clocks" name="" value="0xd" />
         <value caption="2^12 = 4096 clocks" name="" value="0xc" />
         <value caption="2^11 = 2048 clocks" name="" value="0xb" />
         <value caption="2^10 = 1024 clocks" name="" value="0xa" />
         <value caption="2^9 = 512 clocks" name="" value="0x9" />
         <value caption="2^8 = 256 clocks" name="" value="0x8" />
         <value caption="2^7 = 128 clocks" name="" value="0x7" />
         <value caption="2^6 = 64 clocks" name="" value="0x6" />
         <value caption="2^5 = 32 clocks" name="" value="0x5" />
         <value caption="2^4 = 16 clocks" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="03247" name="CAN" version="">
      <register-group name="CAN">
         <register caption="CAN Control Register" name="CFD1CON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Device Net Filter Bit Number bits" mask="0x0000001F" name="DNCNT" values="CFD1CON__DNCNT" />
            <bitfield caption="Enable ISO CRC in CAN FD Frames bit" mask="0x00000020" name="ISOCRCEN" values="CFD1CON__ISOCRCEN" />
            <bitfield caption="Protocol Exception Event Detection Disabled bit" mask="0x00000040" name="PXEDIS" values="CFD1CON__PXEDIS" />
            <bitfield caption="Module Clock Source Select bit" mask="0x00000080" name="CLKSEL0" values="CFD1CON__CLKSEL0" />
            <bitfield caption="Enable CAN Bus Line Wake-up Filter bit" mask="0x00000100" name="WAKFIL" values="CFD1CON__WAKFIL" />
            <bitfield caption="Selectable Wake-up Filter Time bits" mask="0x00000600" name="WFT" values="CFD1CON__WFT" />
            <bitfield caption="CAN Module is Busy bit" mask="0x00000800" name="BUSY" values="CFD1CON__BUSY" />
            <bitfield caption="Bit Rate Switching Disable bit" mask="0x00001000" name="BRSDIS" values="CFD1CON__BRSDIS" />
            <bitfield caption="Stop-in-Idle Control bit" mask="0x00002000" name="SIDL" values="CFD1CON__SIDL" />
            <bitfield caption="Enable bit" mask="0x00008000" name="ON" values="CFD1CON__ON" />
            <bitfield caption="Restrict Retransmission Attempts bit" mask="0x00010000" name="RTXAT" values="CFD1CON__RTXAT" />
            <bitfield caption="Transmit ESI in Gateway Mode bit" mask="0x00020000" name="ESIGM" values="CFD1CON__ESIGM" />
            <bitfield caption="Transition to Listen Only Mode on System Error bit" mask="0x00040000" name="SERR2LOM" values="CFD1CON__SERR2LOM" />
            <bitfield caption="Store in Transmit Event FIFO bit" mask="0x00080000" name="STEF" values="CFD1CON__STEF" />
            <bitfield caption="Enable Transmit Queue bit" mask="0x00100000" name="TXQEN" values="CFD1CON__TXQEN" />
            <bitfield caption="Operation Mode Status bits" mask="0x00E00000" name="OPMOD" values="CFD1CON__OPMOD" />
            <bitfield caption="Request Operation Mode bits" mask="0x07000000" name="REQOP" values="CFD1CON__REQOP" />
            <bitfield caption="Abort All Pending Transmissions bit" mask="0x08000000" name="ABAT" values="CFD1CON__ABAT" />
            <bitfield caption="Transmit Bandwidth Sharing bits" mask="0xF0000000" name="TXBWS" values="CFD1CON__TXBWS" />
         </register>
         <register caption="Nominal Bit Time Configuration Register" name="CFD1NBTCFG" offset="0x10" rw="RW" size="4">
            <bitfield caption="Synchronization Jump Width bits" mask="0x0000007F" name="SJW" values="CFD1NBTCFG__SJW" />
            <bitfield caption="Time Segment 2 bits" mask="0x00007F00" name="TSEG2" values="CFD1NBTCFG__TSEG2" />
            <bitfield caption="Time Segment 1 bits" mask="0x00FF0000" name="TSEG1" values="CFD1NBTCFG__TSEG1" />
            <bitfield caption="Baud Rate Prescaler bits" mask="0xFF000000" name="BRP" values="CFD1NBTCFG__BRP" />
         </register>
         <register caption="Data Bit Time Configuration Register" name="CFD1DBTCFG" offset="0x20" rw="RW" size="4">
            <bitfield caption="Synchronization Jump Width bits" mask="0x0000000F" name="SJW" values="CFD1DBTCFG__SJW" />
            <bitfield caption="Time Segment 2 bits" mask="0x00000F00" name="TSEG2" values="CFD1DBTCFG__TSEG2" />
            <bitfield caption="Time Segment 1 bits" mask="0x001F0000" name="TSEG1" values="CFD1DBTCFG__TSEG1" />
            <bitfield caption="Baud Rate Prescaler bits" mask="0xFF000000" name="BRP" values="CFD1DBTCFG__BRP" />
         </register>
         <register caption="Transmitter Delay Compensation Register" name="CFD1TDC" offset="0x30" rw="RW" size="4">
            <bitfield caption="Transmitter Delay Compensation Value bits; Secondary Sample Point" mask="0x0000003F" name="TDCV" values="CFD1TDC__TDCV" />
            <bitfield caption="Transmitter Delay Compensation Offset bits" mask="0x00007F00" name="TDCO" values="CFD1TDC__TDCO" />
            <bitfield caption="Transmitter Delay Compensation Mode bits" mask="0x00030000" name="TDCMOD" values="CFD1TDC__TDCMOD" />
            <bitfield caption="Enable 12-Bit SID in CAN FD Base Format Messages bit" mask="0x01000000" name="SID11EN" values="CFD1TDC__SID11EN" />
            <bitfield caption="Enable Edge Filtering during Bus Integration state bit" mask="0x02000000" name="EDGFLTEN" values="CFD1TDC__EDGFLTEN" />
         </register>
         <register caption="CAN Time Base Counter Register" name="CFD1TBC" offset="0x40" rw="RW" size="4">
            <bitfield caption="CAN Base Counter bits" mask="0xFFFFFFFF" name="TBC" />
         </register>
         <register caption="CAN Time Stamp Control Register" name="CFD1TSCON" offset="0x50" rw="RW" size="4">
            <bitfield caption="CAN Time Base Counter Prescaler bits" mask="0x000003FF" name="TBCPRE" values="CFD1TSCON__TBCPRE" />
            <bitfield caption="Time Base Counter Enable bit" mask="0x00010000" name="TBCEN" values="CFD1TSCON__TBCEN" />
            <bitfield caption="Time Stamp EOF bit" mask="0x00020000" name="TSEOF" values="CFD1TSCON__TSEOF" />
            <bitfield caption="Time Stamp Resolution bit" mask="0x00040000" name="TSRES" values="CFD1TSCON__TSRES" />
         </register>
         <register caption="Interrupt Code Register" name="CFD1VEC" offset="0x60" rw="RW" size="4">
            <bitfield caption="Interrupt Flag Code bits" mask="0x0000007F" name="ICODE" values="CFD1VEC__ICODE" />
            <bitfield caption="Filter Hit Number bits" mask="0x00001F00" name="FILHIT" values="CFD1VEC__FILHIT" />
            <bitfield caption="Transmit Interrupt Flag Code bits" mask="0x007F0000" name="TXCODE" values="CFD1VEC__TXCODE" />
            <bitfield caption="Receive Interrupt Flag Code bits" mask="0x7F000000" name="RXCODE" values="CFD1VEC__RXCODE" />
         </register>
         <register caption="Interrupt Register" name="CFD1INT" offset="0x70" rw="RW" size="4">
            <bitfield caption="Transmit Object Interrupt Flag bit" mask="0x00000001" name="TXIF" values="CFD1INT__TXIF" />
            <bitfield caption="Receive Object Interrupt Flag bit" mask="0x00000002" name="RXIF" values="CFD1INT__RXIF" />
            <bitfield caption="CAN Timer Overflow Interrupt Flag bit" mask="0x00000004" name="TBCIF" values="CFD1INT__TBCIF" />
            <bitfield caption="CAN Mode Change Interrupt Flag bit" mask="0x00000008" name="MODIF" values="CFD1INT__MODIF" />
            <bitfield caption="Transmit Event FIFO Interrupt Flag bit" mask="0x00000010" name="TEFIF" values="CFD1INT__TEFIF" />
            <bitfield caption="Transmit Attempt Interrupt Flag bit" mask="0x00000400" name="TXATIF" values="CFD1INT__TXATIF" />
            <bitfield caption="Receive Object Overflow Interrupt Flag bit" mask="0x00000800" name="RXOVIF" values="CFD1INT__RXOVIF" />
            <bitfield caption="System Error Interrupt Flag bit" mask="0x00001000" name="SERRIF" values="CFD1INT__SERRIF" />
            <bitfield caption="CAN Bus Error Interrupt Flag bit" mask="0x00002000" name="CERRIF" values="CFD1INT__CERRIF" />
            <bitfield caption="Bus Wake Up Activity Interrupt Flag bit" mask="0x00004000" name="WAKIF" values="CFD1INT__WAKIF" />
            <bitfield caption="Invalid Message Interrupt Flag bit" mask="0x00008000" name="IVMIF" values="CFD1INT__IVMIF" />
            <bitfield caption="Transmit Object Interrupt Enable bit" mask="0x00010000" name="TXIE" values="CFD1INT__TXIE" />
            <bitfield caption="Receive Object Interrupt Enable bit" mask="0x00020000" name="RXIE" values="CFD1INT__RXIE" />
            <bitfield caption="CAN Timer Interrupt Enable bit" mask="0x00040000" name="TBCIE" values="CFD1INT__TBCIE" />
            <bitfield caption="Mode Change Interrupt Enable bit" mask="0x00080000" name="MODIE" values="CFD1INT__MODIE" />
            <bitfield caption="Transmit Event FIFO Interrupt Enable bit" mask="0x00100000" name="TEFIE" values="CFD1INT__TEFIE" />
            <bitfield caption="Transmit Attempt Interrupt Enable bit" mask="0x04000000" name="TXATIE" values="CFD1INT__TXATIE" />
            <bitfield caption="Receive Buffer Overflow Interrupt Enable bit" mask="0x08000000" name="RXOVIE" values="CFD1INT__RXOVIE" />
            <bitfield caption="System Error Interrupt Enable bit" mask="0x10000000" name="SERRIE" values="CFD1INT__SERRIE" />
            <bitfield caption="CAN Bus Error Interrupt Enable bit" mask="0x20000000" name="CERRIE" values="CFD1INT__CERRIE" />
            <bitfield caption="Bus Wake Up Activity Interrupt Enable bit" mask="0x40000000" name="WAKIE" values="CFD1INT__WAKIE" />
            <bitfield caption="Invalid Message Interrupt Enable bit" mask="0x80000000" name="IVMIE" values="CFD1INT__IVMIE" />
         </register>
         <register caption="Receive Interrupt Status Register" name="CFD1RXIF" offset="0x80" rw="RW" size="4">
            <bitfield caption="Receive FIFO Interrupt Pending bits" mask="0xFFFFFFFE" name="RFIF" values="CFD1RXIF__RFIF" />
         </register>
         <register caption="Transmit Interrupt Status Register" name="CFD1TXIF" offset="0x90" rw="RW" size="4">
            <bitfield caption="Transmit FIFO/Transmit Queue Interrupt Pending bits" mask="0xFFFFFFFF" name="TFIF" values="CFD1TXIF__TFIF" />
         </register>
         <register caption="Receive Overflow Interrupt Status Register" name="CFD1RXOVIF" offset="0xa0" rw="RW" size="4">
            <bitfield caption="Receive FIFO Overflow Interrupt Pending bits" mask="0xFFFFFFFE" name="RFOVIF" values="CFD1RXOVIF__RFOVIF" />
         </register>
         <register caption="Transmit Attempt Interrupt Status Register" name="CFD1TXATIF" offset="0xb0" rw="RW" size="4">
            <bitfield caption="Transmit FIFO/Transmit Queue Attempt Interrupt Pending bits" mask="0xFFFFFFFF" name="TFATIF" values="CFD1TXATIF__TFATIF" />
         </register>
         <register caption="Transmit Request Register" name="CFD1TXREQ" offset="0xc0" rw="RW" size="4">
            <bitfield caption="Message Send Request bits" mask="0xFFFFFFFF" name="TXREQ" />
         </register>
         <register caption="Transmit/Receive Error Count Register" name="CFD1TREC" offset="0xd0" rw="R" size="4">
            <bitfield caption="Receive Error Counter bits" mask="0x000000FF" name="RERRCNT" values="CFD1TREC__RERRCNT" />
            <bitfield caption="Transmit Error Counter bits" mask="0x0000FF00" name="TERRCNT" values="CFD1TREC__TERRCNT" />
            <bitfield caption="Transmitter or Receiver is in Error State Warning bit" mask="0x00010000" name="EWARN" values="CFD1TREC__EWARN" />
            <bitfield caption="Receiver in Error State Warning bit (128 greater than RERRCNT greater than 95)" mask="0x00020000" name="RXWARN" values="CFD1TREC__RXWARN" />
            <bitfield caption="Transmitter in Error State Warning bit (128 greater than TERRCNT greater than 95)" mask="0x00040000" name="TXWARN" values="CFD1TREC__TXWARN" />
            <bitfield caption="Receiver in Error State Bus Passive bit (RERRCNT greater than 127)" mask="0x00080000" name="RXBP" values="CFD1TREC__RXBP" />
            <bitfield caption="Transmitter in Error State Bus Passive bit (TERRCNT greater than 127)" mask="0x00100000" name="TXBP" values="CFD1TREC__TXBP" />
            <bitfield caption="Transmitter in Error State Bus Off bit (TERRCNT greater than 255)" mask="0x00200000" name="TXBO" values="CFD1TREC__TXBO" />
         </register>
         <register caption="Bus Diagnostics Register 0" name="CFD1BDIAG0" offset="0xe0" rw="RW" size="4">
            <bitfield caption="Nominal Bit Rate Receive Error Counter bits" mask="0x000000FF" name="NRERRCNT" />
            <bitfield caption="Nominal Bit Rate Transmit Error Counter bits" mask="0x0000FF00" name="NTERRCNT" />
            <bitfield caption="Data Bit Rate Receive Error Counter bits" mask="0x00FF0000" name="DRERRCNT" />
            <bitfield caption="Data Bit Rate Transmit Error Counter bits" mask="0xFF000000" name="DTERRCNT" />
         </register>
         <register caption="Bus Diagnostics Register " name="CFD1BDIAG1" offset="0xf0" rw="RW" size="4">
            <bitfield caption="Error Free Message Counter Status bits" mask="0x0000FFFF" name="EFMSGCNT" values="CFD1BDIAG1__EFMSGCNT" />
            <bitfield caption="Nominal Bit Logical 0 Error Status bit" mask="0x00010000" name="NBIT0ERR" values="CFD1BDIAG1__NBIT0ERR" />
            <bitfield caption="Nominal Bit Logical 1 Error Status bit" mask="0x00020000" name="NBIT1ERR" values="CFD1BDIAG1__NBIT1ERR" />
            <bitfield caption="Not Acknowledged Error Status bit" mask="0x00040000" name="NACKERR" values="CFD1BDIAG1__NACKERR" />
            <bitfield caption="Nominal Format Error Status bit" mask="0x00080000" name="NFORMERR" values="CFD1BDIAG1__NFORMERR" />
            <bitfield caption="Nominal Stuffing Error Status bit" mask="0x00100000" name="NSTUFERR" values="CFD1BDIAG1__NSTUFERR" />
            <bitfield caption="Nominal CRC Error Status bit" mask="0x00200000" name="NCRCERR" values="CFD1BDIAG1__NCRCERR" />
            <bitfield caption="Transmit Bus Off Error Status bit" mask="0x00800000" name="TXBOERR" values="CFD1BDIAG1__TXBOERR" />
            <bitfield caption="Data Bit Logical 0 Error Status bit" mask="0x01000000" name="DBIT0ERR" values="CFD1BDIAG1__DBIT0ERR" />
            <bitfield caption="Data Bit Logical 1 Error Status bit" mask="0x02000000" name="DBIT1ERR" values="CFD1BDIAG1__DBIT1ERR" />
            <bitfield caption="Data Format Error Status bit" mask="0x08000000" name="DFORMERR" values="CFD1BDIAG1__DFORMERR" />
            <bitfield caption="Data Stuffing Error Status bit" mask="0x10000000" name="DSTUFERR" values="CFD1BDIAG1__DSTUFERR" />
            <bitfield caption="Data CRC Error Status bit" mask="0x20000000" name="DCRCERR" values="CFD1BDIAG1__DCRCERR" />
            <bitfield caption="Error State Indicator (ESI) Flag Status bit" mask="0x40000000" name="ESI" values="CFD1BDIAG1__ESI" />
            <bitfield caption="Data Length Code (DLC) Mismatch Status bit" mask="0x80000000" name="DLCMM" values="CFD1BDIAG1__DLCMM" />
         </register>
         <register caption="Transmit Event FIFO Control Register" name="CFD1TEFCON" offset="0x100" rw="RW" size="4">
            <bitfield caption="Transmit Event FIFO Not Empty Interrupt Enable bit" mask="0x00000001" name="TEFNEIE" values="CFD1TEFCON__TEFNEIE" />
            <bitfield caption="Transmit Event FIFO Half Full Interrupt Enable bit" mask="0x00000002" name="TEFHIE" values="CFD1TEFCON__TEFHIE" />
            <bitfield caption="Transmit Event FIFO Full Interrupt Enable bit" mask="0x00000004" name="TEFFIE" values="CFD1TEFCON__TEFFIE" />
            <bitfield caption="Transmit Event FIFO Overflow Interrupt Enable bit" mask="0x00000008" name="TEFOVIE" values="CFD1TEFCON__TEFOVIE" />
            <bitfield caption="Transmit Event FIFO Time Stamp Enable bit" mask="0x00000020" name="TEFTSEN" values="CFD1TEFCON__TEFTSEN" />
            <bitfield caption="Increment Tail bit" mask="0x00000100" name="UINC" />
            <bitfield caption="FIFO Reset bit" mask="0x00000400" name="FRESET" values="CFD1TEFCON__FRESET" />
            <bitfield caption="FIFO Size bits" mask="0x1F000000" name="FSIZE" values="CFD1TEFCON__FSIZE" />
         </register>
         <register caption="Transmit Event FIFO Status Register" name="CFD1TEFSTA" offset="0x110" rw="RW" size="4">
            <bitfield caption="Transmit Event FIFO Not Empty Interrupt Flag bit" mask="0x00000001" name="TEFNEIF" values="CFD1TEFSTA__TEFNEIF" />
            <bitfield caption="Transmit Event FIFO Half Full Interrupt Flag bit" mask="0x00000002" name="TEFHIF" values="CFD1TEFSTA__TEFHIF" />
            <bitfield caption="Transmit Event FIFO Full Interrupt Flag bit" mask="0x00000004" name="TEFFIF" values="CFD1TEFSTA__TEFFIF" />
            <bitfield caption="Transmit Event FIFO Overflow Interrupt Flag bit" mask="0x00000008" name="TEFOVIF" values="CFD1TEFSTA__TEFOVIF" />
         </register>
         <register caption="Transmit Event FIFO User Address Register" name="CFD1TEFUA" offset="0x120" rw="RW" size="4">
            <bitfield caption="Transmit Event FIFO User Address bits" mask="0xFFFFFFFF" name="TEFUA" />
         </register>
         <register caption="Message Memory Base Address Register" name="CFD1FIFOBA" offset="0x130" rw="RW" size="4">
            <bitfield caption="Message Memory Base Address bits" mask="0xFFFFFFFF" name="FIFOBA" />
         </register>
         <register caption="Transmit Queue Control Register" name="CFD1TXQCON" offset="0x140" rw="RW" size="4">
            <bitfield caption="Transmit Queue Not Full Interrupt Enable bit" mask="0x00000001" name="TXQNIE" values="CFD1TXQCON__TXQNIE" />
            <bitfield caption="Transmit Queue Empty Interrupt Enable bit" mask="0x00000004" name="TXQEIE" values="CFD1TXQCON__TXQEIE" />
            <bitfield caption="Transmit Attempts Exhausted Interrupt Enable bit" mask="0x00000010" name="TXATIE" values="CFD1TXQCON__TXATIE" />
            <bitfield caption="TX Enable" mask="0x00000080" name="TXEN" values="CFD1TXQCON__TXEN" />
            <bitfield caption="Increment Head/Tail bit" mask="0x00000100" name="UINC" values="CFD1TXQCON__UINC" />
            <bitfield caption="Message Send Request bit" mask="0x00000200" name="TXREQ" values="CFD1TXQCON__TXREQ" />
            <bitfield caption="FIFO Reset bit" mask="0x00000400" name="FRESET" values="CFD1TXQCON__FRESET" />
            <bitfield caption="Message Transmit Priority bits" mask="0x001F0000" name="TXPRI" values="CFD1TXQCON__TXPRI" />
            <bitfield caption="Retransmission Attempts bits" mask="0x00600000" name="TXAT" values="CFD1TXQCON__TXAT" />
            <bitfield caption="FIFO Size bits" mask="0x1F000000" name="FSIZE" values="CFD1TXQCON__FSIZE" />
            <bitfield caption="Payload Size bits" mask="0xE0000000" name="PLSIZE" values="CFD1TXQCON__PLSIZE" />
         </register>
         <register caption="Transmit Queue Status Register" name="CFD1TXQSTA" offset="0x150" rw="RW" size="4">
            <bitfield caption="Transmit Queue Not Full Interrupt Flag bit" mask="0x00000001" name="TXQNIF" values="CFD1TXQSTA__TXQNIF" />
            <bitfield caption="Transmit Queue Empty Interrupt Flag bit" mask="0x00000004" name="TXQEIF" values="CFD1TXQSTA__TXQEIF" />
            <bitfield caption="Transmit Attempts Exhausted Interrupt Pending bit" mask="0x00000010" name="TXATIF" values="CFD1TXQSTA__TXATIF" />
            <bitfield caption="Error Detected During Transmission bit" mask="0x00000020" name="TXERR" values="CFD1TXQSTA__TXERR" />
            <bitfield caption="Message Lost Arbitration Status bit" mask="0x00000040" name="TXLARB" values="CFD1TXQSTA__TXLARB" />
            <bitfield caption="Message Aborted Status bit" mask="0x00000080" name="TXABT" values="CFD1TXQSTA__TXABT" />
            <bitfield caption="Transmit Queue Message Index bits" mask="0x00001F00" name="TXQCI" />
         </register>
         <register caption="Transmit Queue User Address Register" name="CFD1TXQUA" offset="0x160" rw="RW" size="4">
            <bitfield caption="Transmit Queue User Address bits" mask="0xFFFFFFFF" name="TXQUA" />
         </register>
         <register caption="FIFO Control Registe" name="CFD1FIFOCON1" offset="0x170" rw="RW" size="4">
            <bitfield caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" mask="0x00000001" name="TFNRFNIE" values="CFD1FIFOCON1__TFNRFNIE" />
            <bitfield caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" mask="0x00000002" name="TFHRFHIE" values="CFD1FIFOCON1__TFHRFHIE" />
            <bitfield caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" mask="0x00000004" name="TFERFFIE" values="CFD1FIFOCON1__TFERFFIE" />
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00000008" name="RXOVIE" values="CFD1FIFOCON1__RXOVIE" />
            <bitfield caption="Transmit Attempts Exhausted Interrupt Enable bit" mask="0x00000010" name="TXATIE" values="CFD1FIFOCON1__TXATIE" />
            <bitfield caption="Received Message Time Stamp Enable bit" mask="0x00000020" name="RXTSEN" values="CFD1FIFOCON1__RXTSEN" />
            <bitfield caption="Auto RTR Enable bit" mask="0x00000040" name="RTREN" values="CFD1FIFOCON1__RTREN" />
            <bitfield caption="TX / RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="CFD1FIFOCON1__TXEN" />
            <bitfield caption="Increment Head / Tail bit" mask="0x00000100" name="UINC" values="CFD1FIFOCON1__UINC" />
            <bitfield caption="Message Send Request bit" mask="0x00000200" name="TXREQ" values="CFD1FIFOCON1__TXREQ" />
            <bitfield caption="FIFO Reset bit" mask="0x00000400" name="FRESET" values="CFD1FIFOCON1__FRESET" />
            <bitfield caption="Message Transmit Priority bits (EXPANDED)" mask="0x001F0000" name="TXPRI" values="CFD1FIFOCON1__TXPRI" />
            <bitfield caption="Retransmission Attempts bits" mask="0x00600000" name="TXAT" values="CFD1FIFOCON1__TXAT" />
            <bitfield caption="FIFO Size bits" mask="0x1F000000" name="FSIZE" values="CFD1FIFOCON1__FSIZE" />
            <bitfield caption="Payload Size bits" mask="0xE0000000" name="PLSIZE" values="CFD1FIFOCON1__PLSIZE" />
         </register>
         <register caption="" name="CFD1FIFOSTA1" offset="0x180" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TFNRFNIF" />
            <bitfield mask="0x00000002" name="TFHRFHIF" />
            <bitfield mask="0x00000004" name="TFERFFIF" />
            <bitfield mask="0x00000008" name="RXOVIF" />
            <bitfield mask="0x00000010" name="TXATIF" />
            <bitfield mask="0x00000020" name="TXERR" />
            <bitfield mask="0x00000040" name="TXLARB" />
            <bitfield mask="0x00000080" name="TXABT" />
            <bitfield mask="0x00001F00" name="FIFOCI" />
         </register>
         <register caption="" name="CFD1FIFOUA1" offset="0x190" rw="RW" size="4">
            <bitfield caption="FIFO User Address bits" mask="0xFFFFFFFF" name="FIFOUA" />
         </register>
         <register caption="FIFO Control Register" name="CFD1FIFOCON2" offset="0x1a0" rw="RW" size="4">
            <bitfield caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" mask="0x00000001" name="TFNRFNIE" values="CFD1FIFOCON2__TFNRFNIE" />
            <bitfield caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" mask="0x00000002" name="TFHRFHIE" values="CFD1FIFOCON2__TFHRFHIE" />
            <bitfield caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" mask="0x00000004" name="TFERFFIE" values="CFD1FIFOCON2__TFERFFIE" />
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00000008" name="RXOVIE" values="CFD1FIFOCON2__RXOVIE" />
            <bitfield caption="Transmit Attempts Exhausted Interrupt Enable bit" mask="0x00000010" name="TXATIE" values="CFD1FIFOCON2__TXATIE" />
            <bitfield caption="Received Message Time Stamp Enable bit" mask="0x00000020" name="RXTSEN" values="CFD1FIFOCON2__RXTSEN" />
            <bitfield caption="Auto RTR Enable bit" mask="0x00000040" name="RTREN" values="CFD1FIFOCON2__RTREN" />
            <bitfield caption="TX / RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="CFD1FIFOCON2__TXEN" />
            <bitfield caption="Increment Head / Tail bit" mask="0x00000100" name="UINC" values="CFD1FIFOCON2__UINC" />
            <bitfield caption="Message Send Request bit" mask="0x00000200" name="TXREQ" values="CFD1FIFOCON2__TXREQ" />
            <bitfield caption="FIFO Reset bit" mask="0x00000400" name="FRESET" values="CFD1FIFOCON2__FRESET" />
            <bitfield caption="Message Transmit Priority bits (EXPANDED)" mask="0x001F0000" name="TXPRI" values="CFD1FIFOCON2__TXPRI" />
            <bitfield caption="Retransmission Attempts bits" mask="0x00600000" name="TXAT" values="CFD1FIFOCON2__TXAT" />
            <bitfield caption="FIFO Size bits" mask="0x1F000000" name="FSIZE" values="CFD1FIFOCON2__FSIZE" />
            <bitfield caption="Payload Size bits" mask="0xE0000000" name="PLSIZE" values="CFD1FIFOCON2__PLSIZE" />
         </register>
         <register caption="" name="CFD1FIFOSTA2" offset="0x1b0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TFNRFNIF" />
            <bitfield mask="0x00000002" name="TFHRFHIF" />
            <bitfield mask="0x00000004" name="TFERFFIF" />
            <bitfield mask="0x00000008" name="RXOVIF" />
            <bitfield mask="0x00000010" name="TXATIF" />
            <bitfield mask="0x00000020" name="TXERR" />
            <bitfield mask="0x00000040" name="TXLARB" />
            <bitfield mask="0x00000080" name="TXABT" />
            <bitfield mask="0x00001F00" name="FIFOCI" />
         </register>
         <register caption="" name="CFD1FIFOUA2" offset="0x1c0" rw="RW" size="4">
            <bitfield caption="FIFO User Address bits" mask="0xFFFFFFFF" name="FIFOUA" />
         </register>
         <register caption="FIFO Control Register" name="CFD1FIFOCON3" offset="0x1d0" rw="RW" size="4">
            <bitfield caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" mask="0x00000001" name="TFNRFNIE" values="CFD1FIFOCON3__TFNRFNIE" />
            <bitfield caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" mask="0x00000002" name="TFHRFHIE" values="CFD1FIFOCON3__TFHRFHIE" />
            <bitfield caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" mask="0x00000004" name="TFERFFIE" values="CFD1FIFOCON3__TFERFFIE" />
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00000008" name="RXOVIE" values="CFD1FIFOCON3__RXOVIE" />
            <bitfield caption="Transmit Attempts Exhausted Interrupt Enable bit" mask="0x00000010" name="TXATIE" values="CFD1FIFOCON3__TXATIE" />
            <bitfield caption="Received Message Time Stamp Enable bit" mask="0x00000020" name="RXTSEN" values="CFD1FIFOCON3__RXTSEN" />
            <bitfield caption="Auto RTR Enable bit" mask="0x00000040" name="RTREN" values="CFD1FIFOCON3__RTREN" />
            <bitfield caption="TX / RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="CFD1FIFOCON3__TXEN" />
            <bitfield caption="Increment Head / Tail bit" mask="0x00000100" name="UINC" values="CFD1FIFOCON3__UINC" />
            <bitfield caption="Message Send Request bit" mask="0x00000200" name="TXREQ" values="CFD1FIFOCON3__TXREQ" />
            <bitfield caption="FIFO Reset bit" mask="0x00000400" name="FRESET" values="CFD1FIFOCON3__FRESET" />
            <bitfield caption="Message Transmit Priority bits (EXPANDED)" mask="0x001F0000" name="TXPRI" values="CFD1FIFOCON3__TXPRI" />
            <bitfield caption="Retransmission Attempts bits" mask="0x00600000" name="TXAT" values="CFD1FIFOCON3__TXAT" />
            <bitfield caption="FIFO Size bits" mask="0x1F000000" name="FSIZE" values="CFD1FIFOCON3__FSIZE" />
            <bitfield caption="Payload Size bits" mask="0xE0000000" name="PLSIZE" values="CFD1FIFOCON3__PLSIZE" />
         </register>
         <register caption="" name="CFD1FIFOSTA3" offset="0x1e0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TFNRFNIF" />
            <bitfield mask="0x00000002" name="TFHRFHIF" />
            <bitfield mask="0x00000004" name="TFERFFIF" />
            <bitfield mask="0x00000008" name="RXOVIF" />
            <bitfield mask="0x00000010" name="TXATIF" />
            <bitfield mask="0x00000020" name="TXERR" />
            <bitfield mask="0x00000040" name="TXLARB" />
            <bitfield mask="0x00000080" name="TXABT" />
            <bitfield mask="0x00001F00" name="FIFOCI" />
         </register>
         <register caption="" name="CFD1FIFOUA3" offset="0x1f0" rw="RW" size="4">
            <bitfield caption="FIFO User Address bits" mask="0xFFFFFFFF" name="FIFOUA" />
         </register>
         <register caption="FIFO Control Register" name="CFD1FIFOCON4" offset="0x200" rw="RW" size="4">
            <bitfield caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" mask="0x00000001" name="TFNRFNIE" values="CFD1FIFOCON4__TFNRFNIE" />
            <bitfield caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" mask="0x00000002" name="TFHRFHIE" values="CFD1FIFOCON4__TFHRFHIE" />
            <bitfield caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" mask="0x00000004" name="TFERFFIE" values="CFD1FIFOCON4__TFERFFIE" />
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00000008" name="RXOVIE" values="CFD1FIFOCON4__RXOVIE" />
            <bitfield caption="Transmit Attempts Exhausted Interrupt Enable bit" mask="0x00000010" name="TXATIE" values="CFD1FIFOCON4__TXATIE" />
            <bitfield caption="Received Message Time Stamp Enable bit" mask="0x00000020" name="RXTSEN" values="CFD1FIFOCON4__RXTSEN" />
            <bitfield caption="Auto RTR Enable bit" mask="0x00000040" name="RTREN" values="CFD1FIFOCON4__RTREN" />
            <bitfield caption="TX / RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="CFD1FIFOCON4__TXEN" />
            <bitfield caption="Increment Head / Tail bit" mask="0x00000100" name="UINC" values="CFD1FIFOCON4__UINC" />
            <bitfield caption="Message Send Request bit" mask="0x00000200" name="TXREQ" values="CFD1FIFOCON4__TXREQ" />
            <bitfield caption="FIFO Reset bit" mask="0x00000400" name="FRESET" values="CFD1FIFOCON4__FRESET" />
            <bitfield caption="Message Transmit Priority bits (EXPANDED)" mask="0x001F0000" name="TXPRI" values="CFD1FIFOCON4__TXPRI" />
            <bitfield caption="Retransmission Attempts bits" mask="0x00600000" name="TXAT" values="CFD1FIFOCON4__TXAT" />
            <bitfield caption="FIFO Size bits" mask="0x1F000000" name="FSIZE" values="CFD1FIFOCON4__FSIZE" />
            <bitfield caption="Payload Size bits" mask="0xE0000000" name="PLSIZE" values="CFD1FIFOCON4__PLSIZE" />
         </register>
         <register caption="" name="CFD1FIFOSTA4" offset="0x210" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TFNRFNIF" />
            <bitfield mask="0x00000002" name="TFHRFHIF" />
            <bitfield mask="0x00000004" name="TFERFFIF" />
            <bitfield mask="0x00000008" name="RXOVIF" />
            <bitfield mask="0x00000010" name="TXATIF" />
            <bitfield mask="0x00000020" name="TXERR" />
            <bitfield mask="0x00000040" name="TXLARB" />
            <bitfield mask="0x00000080" name="TXABT" />
            <bitfield mask="0x00001F00" name="FIFOCI" />
         </register>
         <register caption="" name="CFD1FIFOUA4" offset="0x220" rw="RW" size="4">
            <bitfield caption="FIFO User Address bits" mask="0xFFFFFFFF" name="FIFOUA" />
         </register>
         <register caption="FIFO Control Register" name="CFD1FIFOCON5" offset="0x230" rw="RW" size="4">
            <bitfield caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" mask="0x00000001" name="TFNRFNIE" values="CFD1FIFOCON5__TFNRFNIE" />
            <bitfield caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" mask="0x00000002" name="TFHRFHIE" values="CFD1FIFOCON5__TFHRFHIE" />
            <bitfield caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" mask="0x00000004" name="TFERFFIE" values="CFD1FIFOCON5__TFERFFIE" />
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00000008" name="RXOVIE" values="CFD1FIFOCON5__RXOVIE" />
            <bitfield caption="Transmit Attempts Exhausted Interrupt Enable bit" mask="0x00000010" name="TXATIE" values="CFD1FIFOCON5__TXATIE" />
            <bitfield caption="Received Message Time Stamp Enable bit" mask="0x00000020" name="RXTSEN" values="CFD1FIFOCON5__RXTSEN" />
            <bitfield caption="Auto RTR Enable bit" mask="0x00000040" name="RTREN" values="CFD1FIFOCON5__RTREN" />
            <bitfield caption="TX / RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="CFD1FIFOCON5__TXEN" />
            <bitfield caption="Increment Head / Tail bit" mask="0x00000100" name="UINC" values="CFD1FIFOCON5__UINC" />
            <bitfield caption="Message Send Request bit" mask="0x00000200" name="TXREQ" values="CFD1FIFOCON5__TXREQ" />
            <bitfield caption="FIFO Reset bit" mask="0x00000400" name="FRESET" values="CFD1FIFOCON5__FRESET" />
            <bitfield caption="Message Transmit Priority bits (EXPANDED)" mask="0x001F0000" name="TXPRI" values="CFD1FIFOCON5__TXPRI" />
            <bitfield caption="Retransmission Attempts bits" mask="0x00600000" name="TXAT" values="CFD1FIFOCON5__TXAT" />
            <bitfield caption="FIFO Size bits" mask="0x1F000000" name="FSIZE" values="CFD1FIFOCON5__FSIZE" />
            <bitfield caption="Payload Size bits" mask="0xE0000000" name="PLSIZE" values="CFD1FIFOCON5__PLSIZE" />
         </register>
         <register caption="" name="CFD1FIFOSTA5" offset="0x240" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TFNRFNIF" />
            <bitfield mask="0x00000002" name="TFHRFHIF" />
            <bitfield mask="0x00000004" name="TFERFFIF" />
            <bitfield mask="0x00000008" name="RXOVIF" />
            <bitfield mask="0x00000010" name="TXATIF" />
            <bitfield mask="0x00000020" name="TXERR" />
            <bitfield mask="0x00000040" name="TXLARB" />
            <bitfield mask="0x00000080" name="TXABT" />
            <bitfield mask="0x00001F00" name="FIFOCI" />
         </register>
         <register caption="" name="CFD1FIFOUA5" offset="0x250" rw="RW" size="4">
            <bitfield caption="FIFO User Address bits" mask="0xFFFFFFFF" name="FIFOUA" />
         </register>
         <register caption="FIFO Control Register" name="CFD1FIFOCON6" offset="0x260" rw="RW" size="4">
            <bitfield caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" mask="0x00000001" name="TFNRFNIE" values="CFD1FIFOCON6__TFNRFNIE" />
            <bitfield caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" mask="0x00000002" name="TFHRFHIE" values="CFD1FIFOCON6__TFHRFHIE" />
            <bitfield caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" mask="0x00000004" name="TFERFFIE" values="CFD1FIFOCON6__TFERFFIE" />
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00000008" name="RXOVIE" values="CFD1FIFOCON6__RXOVIE" />
            <bitfield caption="Transmit Attempts Exhausted Interrupt Enable bit" mask="0x00000010" name="TXATIE" values="CFD1FIFOCON6__TXATIE" />
            <bitfield caption="Received Message Time Stamp Enable bit" mask="0x00000020" name="RXTSEN" values="CFD1FIFOCON6__RXTSEN" />
            <bitfield caption="Auto RTR Enable bit" mask="0x00000040" name="RTREN" values="CFD1FIFOCON6__RTREN" />
            <bitfield caption="TX / RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="CFD1FIFOCON6__TXEN" />
            <bitfield caption="Increment Head / Tail bit" mask="0x00000100" name="UINC" values="CFD1FIFOCON6__UINC" />
            <bitfield caption="Message Send Request bit" mask="0x00000200" name="TXREQ" values="CFD1FIFOCON6__TXREQ" />
            <bitfield caption="FIFO Reset bit" mask="0x00000400" name="FRESET" values="CFD1FIFOCON6__FRESET" />
            <bitfield caption="Message Transmit Priority bits (EXPANDED)" mask="0x001F0000" name="TXPRI" values="CFD1FIFOCON6__TXPRI" />
            <bitfield caption="Retransmission Attempts bits" mask="0x00600000" name="TXAT" values="CFD1FIFOCON6__TXAT" />
            <bitfield caption="FIFO Size bits" mask="0x1F000000" name="FSIZE" values="CFD1FIFOCON6__FSIZE" />
            <bitfield caption="Payload Size bits" mask="0xE0000000" name="PLSIZE" values="CFD1FIFOCON6__PLSIZE" />
         </register>
         <register caption="" name="CFD1FIFOSTA6" offset="0x270" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TFNRFNIF" />
            <bitfield mask="0x00000002" name="TFHRFHIF" />
            <bitfield mask="0x00000004" name="TFERFFIF" />
            <bitfield mask="0x00000008" name="RXOVIF" />
            <bitfield mask="0x00000010" name="TXATIF" />
            <bitfield mask="0x00000020" name="TXERR" />
            <bitfield mask="0x00000040" name="TXLARB" />
            <bitfield mask="0x00000080" name="TXABT" />
            <bitfield mask="0x00001F00" name="FIFOCI" />
         </register>
         <register caption="" name="CFD1FIFOUA6" offset="0x280" rw="RW" size="4">
            <bitfield caption="FIFO User Address bits" mask="0xFFFFFFFF" name="FIFOUA" />
         </register>
         <register caption="FIFO Control Register" name="CFD1FIFOCON7" offset="0x290" rw="RW" size="4">
            <bitfield caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" mask="0x00000001" name="TFNRFNIE" values="CFD1FIFOCON7__TFNRFNIE" />
            <bitfield caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" mask="0x00000002" name="TFHRFHIE" values="CFD1FIFOCON7__TFHRFHIE" />
            <bitfield caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" mask="0x00000004" name="TFERFFIE" values="CFD1FIFOCON7__TFERFFIE" />
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00000008" name="RXOVIE" values="CFD1FIFOCON7__RXOVIE" />
            <bitfield caption="Transmit Attempts Exhausted Interrupt Enable bit" mask="0x00000010" name="TXATIE" values="CFD1FIFOCON7__TXATIE" />
            <bitfield caption="Received Message Time Stamp Enable bit" mask="0x00000020" name="RXTSEN" values="CFD1FIFOCON7__RXTSEN" />
            <bitfield caption="Auto RTR Enable bit" mask="0x00000040" name="RTREN" values="CFD1FIFOCON7__RTREN" />
            <bitfield caption="TX / RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="CFD1FIFOCON7__TXEN" />
            <bitfield caption="Increment Head / Tail bit" mask="0x00000100" name="UINC" values="CFD1FIFOCON7__UINC" />
            <bitfield caption="Message Send Request bit" mask="0x00000200" name="TXREQ" values="CFD1FIFOCON7__TXREQ" />
            <bitfield caption="FIFO Reset bit" mask="0x00000400" name="FRESET" values="CFD1FIFOCON7__FRESET" />
            <bitfield caption="Message Transmit Priority bits (EXPANDED)" mask="0x001F0000" name="TXPRI" values="CFD1FIFOCON7__TXPRI" />
            <bitfield caption="Retransmission Attempts bits" mask="0x00600000" name="TXAT" values="CFD1FIFOCON7__TXAT" />
            <bitfield caption="FIFO Size bits" mask="0x1F000000" name="FSIZE" values="CFD1FIFOCON7__FSIZE" />
            <bitfield caption="Payload Size bits" mask="0xE0000000" name="PLSIZE" values="CFD1FIFOCON7__PLSIZE" />
         </register>
         <register caption="" name="CFD1FIFOSTA7" offset="0x2a0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TFNRFNIF" />
            <bitfield mask="0x00000002" name="TFHRFHIF" />
            <bitfield mask="0x00000004" name="TFERFFIF" />
            <bitfield mask="0x00000008" name="RXOVIF" />
            <bitfield mask="0x00000010" name="TXATIF" />
            <bitfield mask="0x00000020" name="TXERR" />
            <bitfield mask="0x00000040" name="TXLARB" />
            <bitfield mask="0x00000080" name="TXABT" />
            <bitfield mask="0x00001F00" name="FIFOCI" />
         </register>
         <register caption="" name="CFD1FIFOUA7" offset="0x2b0" rw="RW" size="4">
            <bitfield caption="FIFO User Address bits" mask="0xFFFFFFFF" name="FIFOUA" />
         </register>
         <register caption="FIFO Control Register" name="CFD1FIFOCON8" offset="0x2c0" rw="RW" size="4">
            <bitfield caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" mask="0x00000001" name="TFNRFNIE" values="CFD1FIFOCON8__TFNRFNIE" />
            <bitfield caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" mask="0x00000002" name="TFHRFHIE" values="CFD1FIFOCON8__TFHRFHIE" />
            <bitfield caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" mask="0x00000004" name="TFERFFIE" values="CFD1FIFOCON8__TFERFFIE" />
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00000008" name="RXOVIE" values="CFD1FIFOCON8__RXOVIE" />
            <bitfield caption="Transmit Attempts Exhausted Interrupt Enable bit" mask="0x00000010" name="TXATIE" values="CFD1FIFOCON8__TXATIE" />
            <bitfield caption="Received Message Time Stamp Enable bit" mask="0x00000020" name="RXTSEN" values="CFD1FIFOCON8__RXTSEN" />
            <bitfield caption="Auto RTR Enable bit" mask="0x00000040" name="RTREN" values="CFD1FIFOCON8__RTREN" />
            <bitfield caption="TX / RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="CFD1FIFOCON8__TXEN" />
            <bitfield caption="Increment Head / Tail bit" mask="0x00000100" name="UINC" values="CFD1FIFOCON8__UINC" />
            <bitfield caption="Message Send Request bit" mask="0x00000200" name="TXREQ" values="CFD1FIFOCON8__TXREQ" />
            <bitfield caption="FIFO Reset bit" mask="0x00000400" name="FRESET" values="CFD1FIFOCON8__FRESET" />
            <bitfield caption="Message Transmit Priority bits (EXPANDED)" mask="0x001F0000" name="TXPRI" values="CFD1FIFOCON8__TXPRI" />
            <bitfield caption="Retransmission Attempts bits" mask="0x00600000" name="TXAT" values="CFD1FIFOCON8__TXAT" />
            <bitfield caption="FIFO Size bits" mask="0x1F000000" name="FSIZE" values="CFD1FIFOCON8__FSIZE" />
            <bitfield caption="Payload Size bits" mask="0xE0000000" name="PLSIZE" values="CFD1FIFOCON8__PLSIZE" />
         </register>
         <register caption="" name="CFD1FIFOSTA8" offset="0x2d0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TFNRFNIF" />
            <bitfield mask="0x00000002" name="TFHRFHIF" />
            <bitfield mask="0x00000004" name="TFERFFIF" />
            <bitfield mask="0x00000008" name="RXOVIF" />
            <bitfield mask="0x00000010" name="TXATIF" />
            <bitfield mask="0x00000020" name="TXERR" />
            <bitfield mask="0x00000040" name="TXLARB" />
            <bitfield mask="0x00000080" name="TXABT" />
            <bitfield mask="0x00001F00" name="FIFOCI" />
         </register>
         <register caption="" name="CFD1FIFOUA8" offset="0x2e0" rw="RW" size="4">
            <bitfield caption="FIFO User Address bits" mask="0xFFFFFFFF" name="FIFOUA" />
         </register>
         <register caption="FIFO Control Register" name="CFD1FIFOCON9" offset="0x2f0" rw="RW" size="4">
            <bitfield caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" mask="0x00000001" name="TFNRFNIE" values="CFD1FIFOCON9__TFNRFNIE" />
            <bitfield caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" mask="0x00000002" name="TFHRFHIE" values="CFD1FIFOCON9__TFHRFHIE" />
            <bitfield caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" mask="0x00000004" name="TFERFFIE" values="CFD1FIFOCON9__TFERFFIE" />
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00000008" name="RXOVIE" values="CFD1FIFOCON9__RXOVIE" />
            <bitfield caption="Transmit Attempts Exhausted Interrupt Enable bit" mask="0x00000010" name="TXATIE" values="CFD1FIFOCON9__TXATIE" />
            <bitfield caption="Received Message Time Stamp Enable bit" mask="0x00000020" name="RXTSEN" values="CFD1FIFOCON9__RXTSEN" />
            <bitfield caption="Auto RTR Enable bit" mask="0x00000040" name="RTREN" values="CFD1FIFOCON9__RTREN" />
            <bitfield caption="TX / RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="CFD1FIFOCON9__TXEN" />
            <bitfield caption="Increment Head / Tail bit" mask="0x00000100" name="UINC" values="CFD1FIFOCON9__UINC" />
            <bitfield caption="Message Send Request bit" mask="0x00000200" name="TXREQ" values="CFD1FIFOCON9__TXREQ" />
            <bitfield caption="FIFO Reset bit" mask="0x00000400" name="FRESET" values="CFD1FIFOCON9__FRESET" />
            <bitfield caption="Message Transmit Priority bits (EXPANDED)" mask="0x001F0000" name="TXPRI" values="CFD1FIFOCON9__TXPRI" />
            <bitfield caption="Retransmission Attempts bits" mask="0x00600000" name="TXAT" values="CFD1FIFOCON9__TXAT" />
            <bitfield caption="FIFO Size bits" mask="0x1F000000" name="FSIZE" values="CFD1FIFOCON9__FSIZE" />
            <bitfield caption="Payload Size bits" mask="0xE0000000" name="PLSIZE" values="CFD1FIFOCON9__PLSIZE" />
         </register>
         <register caption="" name="CFD1FIFOSTA9" offset="0x300" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TFNRFNIF" />
            <bitfield mask="0x00000002" name="TFHRFHIF" />
            <bitfield mask="0x00000004" name="TFERFFIF" />
            <bitfield mask="0x00000008" name="RXOVIF" />
            <bitfield mask="0x00000010" name="TXATIF" />
            <bitfield mask="0x00000020" name="TXERR" />
            <bitfield mask="0x00000040" name="TXLARB" />
            <bitfield mask="0x00000080" name="TXABT" />
            <bitfield mask="0x00001F00" name="FIFOCI" />
         </register>
         <register caption="" name="CFD1FIFOUA9" offset="0x310" rw="RW" size="4">
            <bitfield caption="FIFO User Address bits" mask="0xFFFFFFFF" name="FIFOUA" />
         </register>
         <register caption="FIFO Control Register" name="CFD1FIFOCON10" offset="0x320" rw="RW" size="4">
            <bitfield caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" mask="0x00000001" name="TFNRFNIE" values="CFD1FIFOCON10__TFNRFNIE" />
            <bitfield caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" mask="0x00000002" name="TFHRFHIE" values="CFD1FIFOCON10__TFHRFHIE" />
            <bitfield caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" mask="0x00000004" name="TFERFFIE" values="CFD1FIFOCON10__TFERFFIE" />
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00000008" name="RXOVIE" values="CFD1FIFOCON10__RXOVIE" />
            <bitfield caption="Transmit Attempts Exhausted Interrupt Enable bit" mask="0x00000010" name="TXATIE" values="CFD1FIFOCON10__TXATIE" />
            <bitfield caption="Received Message Time Stamp Enable bit" mask="0x00000020" name="RXTSEN" values="CFD1FIFOCON10__RXTSEN" />
            <bitfield caption="Auto RTR Enable bit" mask="0x00000040" name="RTREN" values="CFD1FIFOCON10__RTREN" />
            <bitfield caption="TX / RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="CFD1FIFOCON10__TXEN" />
            <bitfield caption="Increment Head / Tail bit" mask="0x00000100" name="UINC" values="CFD1FIFOCON10__UINC" />
            <bitfield caption="Message Send Request bit" mask="0x00000200" name="TXREQ" values="CFD1FIFOCON10__TXREQ" />
            <bitfield caption="FIFO Reset bit" mask="0x00000400" name="FRESET" values="CFD1FIFOCON10__FRESET" />
            <bitfield caption="Message Transmit Priority bits (EXPANDED)" mask="0x001F0000" name="TXPRI" values="CFD1FIFOCON10__TXPRI" />
            <bitfield caption="Retransmission Attempts bits" mask="0x00600000" name="TXAT" values="CFD1FIFOCON10__TXAT" />
            <bitfield caption="FIFO Size bits" mask="0x1F000000" name="FSIZE" values="CFD1FIFOCON10__FSIZE" />
            <bitfield caption="Payload Size bits" mask="0xE0000000" name="PLSIZE" values="CFD1FIFOCON10__PLSIZE" />
         </register>
         <register caption="" name="CFD1FIFOSTA10" offset="0x330" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TFNRFNIF" />
            <bitfield mask="0x00000002" name="TFHRFHIF" />
            <bitfield mask="0x00000004" name="TFERFFIF" />
            <bitfield mask="0x00000008" name="RXOVIF" />
            <bitfield mask="0x00000010" name="TXATIF" />
            <bitfield mask="0x00000020" name="TXERR" />
            <bitfield mask="0x00000040" name="TXLARB" />
            <bitfield mask="0x00000080" name="TXABT" />
            <bitfield mask="0x00001F00" name="FIFOCI" />
         </register>
         <register caption="" name="CFD1FIFOUA10" offset="0x340" rw="RW" size="4">
            <bitfield caption="FIFO User Address bits" mask="0xFFFFFFFF" name="FIFOUA" />
         </register>
         <register caption="FIFO Control Registe" name="CFD1FIFOCON11" offset="0x350" rw="RW" size="4">
            <bitfield caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" mask="0x00000001" name="TFNRFNIE" values="CFD1FIFOCON11__TFNRFNIE" />
            <bitfield caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" mask="0x00000002" name="TFHRFHIE" values="CFD1FIFOCON11__TFHRFHIE" />
            <bitfield caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" mask="0x00000004" name="TFERFFIE" values="CFD1FIFOCON11__TFERFFIE" />
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00000008" name="RXOVIE" values="CFD1FIFOCON11__RXOVIE" />
            <bitfield caption="Transmit Attempts Exhausted Interrupt Enable bit" mask="0x00000010" name="TXATIE" values="CFD1FIFOCON11__TXATIE" />
            <bitfield caption="Received Message Time Stamp Enable bit" mask="0x00000020" name="RXTSEN" values="CFD1FIFOCON11__RXTSEN" />
            <bitfield caption="Auto RTR Enable bit" mask="0x00000040" name="RTREN" values="CFD1FIFOCON11__RTREN" />
            <bitfield caption="TX / RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="CFD1FIFOCON11__TXEN" />
            <bitfield caption="Increment Head / Tail bit" mask="0x00000100" name="UINC" values="CFD1FIFOCON11__UINC" />
            <bitfield caption="Message Send Request bit" mask="0x00000200" name="TXREQ" values="CFD1FIFOCON11__TXREQ" />
            <bitfield caption="FIFO Reset bit" mask="0x00000400" name="FRESET" values="CFD1FIFOCON11__FRESET" />
            <bitfield caption="Message Transmit Priority bits (EXPANDED)" mask="0x001F0000" name="TXPRI" values="CFD1FIFOCON11__TXPRI" />
            <bitfield caption="Retransmission Attempts bits" mask="0x00600000" name="TXAT" values="CFD1FIFOCON11__TXAT" />
            <bitfield caption="FIFO Size bits" mask="0x1F000000" name="FSIZE" values="CFD1FIFOCON11__FSIZE" />
            <bitfield caption="Payload Size bits" mask="0xE0000000" name="PLSIZE" values="CFD1FIFOCON11__PLSIZE" />
         </register>
         <register caption="" name="CFD1FIFOSTA11" offset="0x360" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TFNRFNIF" />
            <bitfield mask="0x00000002" name="TFHRFHIF" />
            <bitfield mask="0x00000004" name="TFERFFIF" />
            <bitfield mask="0x00000008" name="RXOVIF" />
            <bitfield mask="0x00000010" name="TXATIF" />
            <bitfield mask="0x00000020" name="TXERR" />
            <bitfield mask="0x00000040" name="TXLARB" />
            <bitfield mask="0x00000080" name="TXABT" />
            <bitfield mask="0x00001F00" name="FIFOCI" />
         </register>
         <register caption="" name="CFD1FIFOUA11" offset="0x370" rw="RW" size="4">
            <bitfield caption="FIFO User Address bits" mask="0xFFFFFFFF" name="FIFOUA" />
         </register>
         <register caption="FIFO Control Register" name="CFD1FIFOCON12" offset="0x380" rw="RW" size="4">
            <bitfield caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" mask="0x00000001" name="TFNRFNIE" values="CFD1FIFOCON12__TFNRFNIE" />
            <bitfield caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" mask="0x00000002" name="TFHRFHIE" values="CFD1FIFOCON12__TFHRFHIE" />
            <bitfield caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" mask="0x00000004" name="TFERFFIE" values="CFD1FIFOCON12__TFERFFIE" />
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00000008" name="RXOVIE" values="CFD1FIFOCON12__RXOVIE" />
            <bitfield caption="Transmit Attempts Exhausted Interrupt Enable bit" mask="0x00000010" name="TXATIE" values="CFD1FIFOCON12__TXATIE" />
            <bitfield caption="Received Message Time Stamp Enable bit" mask="0x00000020" name="RXTSEN" values="CFD1FIFOCON12__RXTSEN" />
            <bitfield caption="Auto RTR Enable bit" mask="0x00000040" name="RTREN" values="CFD1FIFOCON12__RTREN" />
            <bitfield caption="TX / RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="CFD1FIFOCON12__TXEN" />
            <bitfield caption="Increment Head / Tail bit" mask="0x00000100" name="UINC" values="CFD1FIFOCON12__UINC" />
            <bitfield caption="Message Send Request bit" mask="0x00000200" name="TXREQ" values="CFD1FIFOCON12__TXREQ" />
            <bitfield caption="FIFO Reset bit" mask="0x00000400" name="FRESET" values="CFD1FIFOCON12__FRESET" />
            <bitfield caption="Message Transmit Priority bits (EXPANDED)" mask="0x001F0000" name="TXPRI" values="CFD1FIFOCON12__TXPRI" />
            <bitfield caption="Retransmission Attempts bits" mask="0x00600000" name="TXAT" values="CFD1FIFOCON12__TXAT" />
            <bitfield caption="FIFO Size bits" mask="0x1F000000" name="FSIZE" values="CFD1FIFOCON12__FSIZE" />
            <bitfield caption="Payload Size bits" mask="0xE0000000" name="PLSIZE" values="CFD1FIFOCON12__PLSIZE" />
         </register>
         <register caption="" name="CFD1FIFOSTA12" offset="0x390" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TFNRFNIF" />
            <bitfield mask="0x00000002" name="TFHRFHIF" />
            <bitfield mask="0x00000004" name="TFERFFIF" />
            <bitfield mask="0x00000008" name="RXOVIF" />
            <bitfield mask="0x00000010" name="TXATIF" />
            <bitfield mask="0x00000020" name="TXERR" />
            <bitfield mask="0x00000040" name="TXLARB" />
            <bitfield mask="0x00000080" name="TXABT" />
            <bitfield mask="0x00001F00" name="FIFOCI" />
         </register>
         <register caption="" name="CFD1FIFOUA12" offset="0x3a0" rw="RW" size="4">
            <bitfield caption="FIFO User Address bits" mask="0xFFFFFFFF" name="FIFOUA" />
         </register>
         <register caption="FIFO Control Register" name="CFD1FIFOCON13" offset="0x3b0" rw="RW" size="4">
            <bitfield caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" mask="0x00000001" name="TFNRFNIE" values="CFD1FIFOCON13__TFNRFNIE" />
            <bitfield caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" mask="0x00000002" name="TFHRFHIE" values="CFD1FIFOCON13__TFHRFHIE" />
            <bitfield caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" mask="0x00000004" name="TFERFFIE" values="CFD1FIFOCON13__TFERFFIE" />
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00000008" name="RXOVIE" values="CFD1FIFOCON13__RXOVIE" />
            <bitfield caption="Transmit Attempts Exhausted Interrupt Enable bit" mask="0x00000010" name="TXATIE" values="CFD1FIFOCON13__TXATIE" />
            <bitfield caption="Received Message Time Stamp Enable bit" mask="0x00000020" name="RXTSEN" values="CFD1FIFOCON13__RXTSEN" />
            <bitfield caption="Auto RTR Enable bit" mask="0x00000040" name="RTREN" values="CFD1FIFOCON13__RTREN" />
            <bitfield caption="TX / RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="CFD1FIFOCON13__TXEN" />
            <bitfield caption="Increment Head / Tail bit" mask="0x00000100" name="UINC" values="CFD1FIFOCON13__UINC" />
            <bitfield caption="Message Send Request bit" mask="0x00000200" name="TXREQ" values="CFD1FIFOCON13__TXREQ" />
            <bitfield caption="FIFO Reset bit" mask="0x00000400" name="FRESET" values="CFD1FIFOCON13__FRESET" />
            <bitfield caption="Message Transmit Priority bits (EXPANDED)" mask="0x001F0000" name="TXPRI" values="CFD1FIFOCON13__TXPRI" />
            <bitfield caption="Retransmission Attempts bits" mask="0x00600000" name="TXAT" values="CFD1FIFOCON13__TXAT" />
            <bitfield caption="FIFO Size bits" mask="0x1F000000" name="FSIZE" values="CFD1FIFOCON13__FSIZE" />
            <bitfield caption="Payload Size bits" mask="0xE0000000" name="PLSIZE" values="CFD1FIFOCON13__PLSIZE" />
         </register>
         <register caption="" name="CFD1FIFOSTA13" offset="0x3c0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TFNRFNIF" />
            <bitfield mask="0x00000002" name="TFHRFHIF" />
            <bitfield mask="0x00000004" name="TFERFFIF" />
            <bitfield mask="0x00000008" name="RXOVIF" />
            <bitfield mask="0x00000010" name="TXATIF" />
            <bitfield mask="0x00000020" name="TXERR" />
            <bitfield mask="0x00000040" name="TXLARB" />
            <bitfield mask="0x00000080" name="TXABT" />
            <bitfield mask="0x00001F00" name="FIFOCI" />
         </register>
         <register caption="" name="CFD1FIFOUA13" offset="0x3d0" rw="RW" size="4">
            <bitfield caption="FIFO User Address bits" mask="0xFFFFFFFF" name="FIFOUA" />
         </register>
         <register caption="FIFO Control Register" name="CFD1FIFOCON14" offset="0x3e0" rw="RW" size="4">
            <bitfield caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" mask="0x00000001" name="TFNRFNIE" values="CFD1FIFOCON14__TFNRFNIE" />
            <bitfield caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" mask="0x00000002" name="TFHRFHIE" values="CFD1FIFOCON14__TFHRFHIE" />
            <bitfield caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" mask="0x00000004" name="TFERFFIE" values="CFD1FIFOCON14__TFERFFIE" />
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00000008" name="RXOVIE" values="CFD1FIFOCON14__RXOVIE" />
            <bitfield caption="Transmit Attempts Exhausted Interrupt Enable bit" mask="0x00000010" name="TXATIE" values="CFD1FIFOCON14__TXATIE" />
            <bitfield caption="Received Message Time Stamp Enable bit" mask="0x00000020" name="RXTSEN" values="CFD1FIFOCON14__RXTSEN" />
            <bitfield caption="Auto RTR Enable bit" mask="0x00000040" name="RTREN" values="CFD1FIFOCON14__RTREN" />
            <bitfield caption="TX / RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="CFD1FIFOCON14__TXEN" />
            <bitfield caption="Increment Head / Tail bit" mask="0x00000100" name="UINC" values="CFD1FIFOCON14__UINC" />
            <bitfield caption="Message Send Request bit" mask="0x00000200" name="TXREQ" values="CFD1FIFOCON14__TXREQ" />
            <bitfield caption="FIFO Reset bit" mask="0x00000400" name="FRESET" values="CFD1FIFOCON14__FRESET" />
            <bitfield caption="Message Transmit Priority bits (EXPANDED)" mask="0x001F0000" name="TXPRI" values="CFD1FIFOCON14__TXPRI" />
            <bitfield caption="Retransmission Attempts bits" mask="0x00600000" name="TXAT" values="CFD1FIFOCON14__TXAT" />
            <bitfield caption="FIFO Size bits" mask="0x1F000000" name="FSIZE" values="CFD1FIFOCON14__FSIZE" />
            <bitfield caption="Payload Size bits" mask="0xE0000000" name="PLSIZE" values="CFD1FIFOCON14__PLSIZE" />
         </register>
         <register caption="" name="CFD1FIFOSTA14" offset="0x3f0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TFNRFNIF" />
            <bitfield mask="0x00000002" name="TFHRFHIF" />
            <bitfield mask="0x00000004" name="TFERFFIF" />
            <bitfield mask="0x00000008" name="RXOVIF" />
            <bitfield mask="0x00000010" name="TXATIF" />
            <bitfield mask="0x00000020" name="TXERR" />
            <bitfield mask="0x00000040" name="TXLARB" />
            <bitfield mask="0x00000080" name="TXABT" />
            <bitfield mask="0x00001F00" name="FIFOCI" />
         </register>
         <register caption="" name="CFD1FIFOUA14" offset="0x400" rw="RW" size="4">
            <bitfield caption="FIFO User Address bits" mask="0xFFFFFFFF" name="FIFOUA" />
         </register>
         <register caption="FIFO Control Register" name="CFD1FIFOCON15" offset="0x410" rw="RW" size="4">
            <bitfield caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" mask="0x00000001" name="TFNRFNIE" values="CFD1FIFOCON15__TFNRFNIE" />
            <bitfield caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" mask="0x00000002" name="TFHRFHIE" values="CFD1FIFOCON15__TFHRFHIE" />
            <bitfield caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" mask="0x00000004" name="TFERFFIE" values="CFD1FIFOCON15__TFERFFIE" />
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00000008" name="RXOVIE" values="CFD1FIFOCON15__RXOVIE" />
            <bitfield caption="Transmit Attempts Exhausted Interrupt Enable bit" mask="0x00000010" name="TXATIE" values="CFD1FIFOCON15__TXATIE" />
            <bitfield caption="Received Message Time Stamp Enable bit" mask="0x00000020" name="RXTSEN" values="CFD1FIFOCON15__RXTSEN" />
            <bitfield caption="Auto RTR Enable bit" mask="0x00000040" name="RTREN" values="CFD1FIFOCON15__RTREN" />
            <bitfield caption="TX / RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="CFD1FIFOCON15__TXEN" />
            <bitfield caption="Increment Head / Tail bit" mask="0x00000100" name="UINC" values="CFD1FIFOCON15__UINC" />
            <bitfield caption="Message Send Request bit" mask="0x00000200" name="TXREQ" values="CFD1FIFOCON15__TXREQ" />
            <bitfield caption="FIFO Reset bit" mask="0x00000400" name="FRESET" values="CFD1FIFOCON15__FRESET" />
            <bitfield caption="Message Transmit Priority bits (EXPANDED)" mask="0x001F0000" name="TXPRI" values="CFD1FIFOCON15__TXPRI" />
            <bitfield caption="Retransmission Attempts bits" mask="0x00600000" name="TXAT" values="CFD1FIFOCON15__TXAT" />
            <bitfield caption="FIFO Size bits" mask="0x1F000000" name="FSIZE" values="CFD1FIFOCON15__FSIZE" />
            <bitfield caption="Payload Size bits" mask="0xE0000000" name="PLSIZE" values="CFD1FIFOCON15__PLSIZE" />
         </register>
         <register caption="" name="CFD1FIFOSTA15" offset="0x420" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TFNRFNIF" />
            <bitfield mask="0x00000002" name="TFHRFHIF" />
            <bitfield mask="0x00000004" name="TFERFFIF" />
            <bitfield mask="0x00000008" name="RXOVIF" />
            <bitfield mask="0x00000010" name="TXATIF" />
            <bitfield mask="0x00000020" name="TXERR" />
            <bitfield mask="0x00000040" name="TXLARB" />
            <bitfield mask="0x00000080" name="TXABT" />
            <bitfield mask="0x00001F00" name="FIFOCI" />
         </register>
         <register caption="" name="CFD1FIFOUA15" offset="0x430" rw="RW" size="4">
            <bitfield caption="FIFO User Address bits" mask="0xFFFFFFFF" name="FIFOUA" />
         </register>
         <register caption="FIFO Control Register" name="CFD1FIFOCON16" offset="0x440" rw="RW" size="4">
            <bitfield caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" mask="0x00000001" name="TFNRFNIE" values="CFD1FIFOCON16__TFNRFNIE" />
            <bitfield caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" mask="0x00000002" name="TFHRFHIE" values="CFD1FIFOCON16__TFHRFHIE" />
            <bitfield caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" mask="0x00000004" name="TFERFFIE" values="CFD1FIFOCON16__TFERFFIE" />
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00000008" name="RXOVIE" values="CFD1FIFOCON16__RXOVIE" />
            <bitfield caption="Transmit Attempts Exhausted Interrupt Enable bit" mask="0x00000010" name="TXATIE" values="CFD1FIFOCON16__TXATIE" />
            <bitfield caption="Received Message Time Stamp Enable bit" mask="0x00000020" name="RXTSEN" values="CFD1FIFOCON16__RXTSEN" />
            <bitfield caption="Auto RTR Enable bit" mask="0x00000040" name="RTREN" values="CFD1FIFOCON16__RTREN" />
            <bitfield caption="TX / RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="CFD1FIFOCON16__TXEN" />
            <bitfield caption="Increment Head / Tail bit" mask="0x00000100" name="UINC" values="CFD1FIFOCON16__UINC" />
            <bitfield caption="Message Send Request bit" mask="0x00000200" name="TXREQ" values="CFD1FIFOCON16__TXREQ" />
            <bitfield caption="FIFO Reset bit" mask="0x00000400" name="FRESET" values="CFD1FIFOCON16__FRESET" />
            <bitfield caption="Message Transmit Priority bits (EXPANDED)" mask="0x001F0000" name="TXPRI" values="CFD1FIFOCON16__TXPRI" />
            <bitfield caption="Retransmission Attempts bits" mask="0x00600000" name="TXAT" values="CFD1FIFOCON16__TXAT" />
            <bitfield caption="FIFO Size bits" mask="0x1F000000" name="FSIZE" values="CFD1FIFOCON16__FSIZE" />
            <bitfield caption="Payload Size bits" mask="0xE0000000" name="PLSIZE" values="CFD1FIFOCON16__PLSIZE" />
         </register>
         <register caption="" name="CFD1FIFOSTA16" offset="0x450" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TFNRFNIF" />
            <bitfield mask="0x00000002" name="TFHRFHIF" />
            <bitfield mask="0x00000004" name="TFERFFIF" />
            <bitfield mask="0x00000008" name="RXOVIF" />
            <bitfield mask="0x00000010" name="TXATIF" />
            <bitfield mask="0x00000020" name="TXERR" />
            <bitfield mask="0x00000040" name="TXLARB" />
            <bitfield mask="0x00000080" name="TXABT" />
            <bitfield mask="0x00001F00" name="FIFOCI" />
         </register>
         <register caption="" name="CFD1FIFOUA16" offset="0x460" rw="RW" size="4">
            <bitfield caption="FIFO User Address bits" mask="0xFFFFFFFF" name="FIFOUA" />
         </register>
         <register caption="FIFO Control Register" name="CFD1FIFOCON17" offset="0x470" rw="RW" size="4">
            <bitfield caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" mask="0x00000001" name="TFNRFNIE" values="CFD1FIFOCON17__TFNRFNIE" />
            <bitfield caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" mask="0x00000002" name="TFHRFHIE" values="CFD1FIFOCON17__TFHRFHIE" />
            <bitfield caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" mask="0x00000004" name="TFERFFIE" values="CFD1FIFOCON17__TFERFFIE" />
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00000008" name="RXOVIE" values="CFD1FIFOCON17__RXOVIE" />
            <bitfield caption="Transmit Attempts Exhausted Interrupt Enable bit" mask="0x00000010" name="TXATIE" values="CFD1FIFOCON17__TXATIE" />
            <bitfield caption="Received Message Time Stamp Enable bit" mask="0x00000020" name="RXTSEN" values="CFD1FIFOCON17__RXTSEN" />
            <bitfield caption="Auto RTR Enable bit" mask="0x00000040" name="RTREN" values="CFD1FIFOCON17__RTREN" />
            <bitfield caption="TX / RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="CFD1FIFOCON17__TXEN" />
            <bitfield caption="Increment Head / Tail bit" mask="0x00000100" name="UINC" values="CFD1FIFOCON17__UINC" />
            <bitfield caption="Message Send Request bit" mask="0x00000200" name="TXREQ" values="CFD1FIFOCON17__TXREQ" />
            <bitfield caption="FIFO Reset bit" mask="0x00000400" name="FRESET" values="CFD1FIFOCON17__FRESET" />
            <bitfield caption="Message Transmit Priority bits (EXPANDED)" mask="0x001F0000" name="TXPRI" values="CFD1FIFOCON17__TXPRI" />
            <bitfield caption="Retransmission Attempts bits" mask="0x00600000" name="TXAT" values="CFD1FIFOCON17__TXAT" />
            <bitfield caption="FIFO Size bits" mask="0x1F000000" name="FSIZE" values="CFD1FIFOCON17__FSIZE" />
            <bitfield caption="Payload Size bits" mask="0xE0000000" name="PLSIZE" values="CFD1FIFOCON17__PLSIZE" />
         </register>
         <register caption="" name="CFD1FIFOSTA17" offset="0x480" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TFNRFNIF" />
            <bitfield mask="0x00000002" name="TFHRFHIF" />
            <bitfield mask="0x00000004" name="TFERFFIF" />
            <bitfield mask="0x00000008" name="RXOVIF" />
            <bitfield mask="0x00000010" name="TXATIF" />
            <bitfield mask="0x00000020" name="TXERR" />
            <bitfield mask="0x00000040" name="TXLARB" />
            <bitfield mask="0x00000080" name="TXABT" />
            <bitfield mask="0x00001F00" name="FIFOCI" />
         </register>
         <register caption="" name="CFD1FIFOUA17" offset="0x490" rw="RW" size="4">
            <bitfield caption="FIFO User Address bits" mask="0xFFFFFFFF" name="FIFOUA" />
         </register>
         <register caption="FIFO Control Register" name="CFD1FIFOCON18" offset="0x4a0" rw="RW" size="4">
            <bitfield caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" mask="0x00000001" name="TFNRFNIE" values="CFD1FIFOCON18__TFNRFNIE" />
            <bitfield caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" mask="0x00000002" name="TFHRFHIE" values="CFD1FIFOCON18__TFHRFHIE" />
            <bitfield caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" mask="0x00000004" name="TFERFFIE" values="CFD1FIFOCON18__TFERFFIE" />
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00000008" name="RXOVIE" values="CFD1FIFOCON18__RXOVIE" />
            <bitfield caption="Transmit Attempts Exhausted Interrupt Enable bit" mask="0x00000010" name="TXATIE" values="CFD1FIFOCON18__TXATIE" />
            <bitfield caption="Received Message Time Stamp Enable bit" mask="0x00000020" name="RXTSEN" values="CFD1FIFOCON18__RXTSEN" />
            <bitfield caption="Auto RTR Enable bit" mask="0x00000040" name="RTREN" values="CFD1FIFOCON18__RTREN" />
            <bitfield caption="TX / RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="CFD1FIFOCON18__TXEN" />
            <bitfield caption="Increment Head / Tail bit" mask="0x00000100" name="UINC" values="CFD1FIFOCON18__UINC" />
            <bitfield caption="Message Send Request bit" mask="0x00000200" name="TXREQ" values="CFD1FIFOCON18__TXREQ" />
            <bitfield caption="FIFO Reset bit" mask="0x00000400" name="FRESET" values="CFD1FIFOCON18__FRESET" />
            <bitfield caption="Message Transmit Priority bits (EXPANDED)" mask="0x001F0000" name="TXPRI" values="CFD1FIFOCON18__TXPRI" />
            <bitfield caption="Retransmission Attempts bits" mask="0x00600000" name="TXAT" values="CFD1FIFOCON18__TXAT" />
            <bitfield caption="FIFO Size bits" mask="0x1F000000" name="FSIZE" values="CFD1FIFOCON18__FSIZE" />
            <bitfield caption="Payload Size bits" mask="0xE0000000" name="PLSIZE" values="CFD1FIFOCON18__PLSIZE" />
         </register>
         <register caption="" name="CFD1FIFOSTA18" offset="0x4b0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TFNRFNIF" />
            <bitfield mask="0x00000002" name="TFHRFHIF" />
            <bitfield mask="0x00000004" name="TFERFFIF" />
            <bitfield mask="0x00000008" name="RXOVIF" />
            <bitfield mask="0x00000010" name="TXATIF" />
            <bitfield mask="0x00000020" name="TXERR" />
            <bitfield mask="0x00000040" name="TXLARB" />
            <bitfield mask="0x00000080" name="TXABT" />
            <bitfield mask="0x00001F00" name="FIFOCI" />
         </register>
         <register caption="" name="CFD1FIFOUA18" offset="0x4c0" rw="RW" size="4">
            <bitfield caption="FIFO User Address bits" mask="0xFFFFFFFF" name="FIFOUA" />
         </register>
         <register caption="FIFO Control Register" name="CFD1FIFOCON19" offset="0x4d0" rw="RW" size="4">
            <bitfield caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" mask="0x00000001" name="TFNRFNIE" values="CFD1FIFOCON19__TFNRFNIE" />
            <bitfield caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" mask="0x00000002" name="TFHRFHIE" values="CFD1FIFOCON19__TFHRFHIE" />
            <bitfield caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" mask="0x00000004" name="TFERFFIE" values="CFD1FIFOCON19__TFERFFIE" />
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00000008" name="RXOVIE" values="CFD1FIFOCON19__RXOVIE" />
            <bitfield caption="Transmit Attempts Exhausted Interrupt Enable bit" mask="0x00000010" name="TXATIE" values="CFD1FIFOCON19__TXATIE" />
            <bitfield caption="Received Message Time Stamp Enable bit" mask="0x00000020" name="RXTSEN" values="CFD1FIFOCON19__RXTSEN" />
            <bitfield caption="Auto RTR Enable bit" mask="0x00000040" name="RTREN" values="CFD1FIFOCON19__RTREN" />
            <bitfield caption="TX / RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="CFD1FIFOCON19__TXEN" />
            <bitfield caption="Increment Head / Tail bit" mask="0x00000100" name="UINC" values="CFD1FIFOCON19__UINC" />
            <bitfield caption="Message Send Request bit" mask="0x00000200" name="TXREQ" values="CFD1FIFOCON19__TXREQ" />
            <bitfield caption="FIFO Reset bit" mask="0x00000400" name="FRESET" values="CFD1FIFOCON19__FRESET" />
            <bitfield caption="Message Transmit Priority bits (EXPANDED)" mask="0x001F0000" name="TXPRI" values="CFD1FIFOCON19__TXPRI" />
            <bitfield caption="Retransmission Attempts bits" mask="0x00600000" name="TXAT" values="CFD1FIFOCON19__TXAT" />
            <bitfield caption="FIFO Size bits" mask="0x1F000000" name="FSIZE" values="CFD1FIFOCON19__FSIZE" />
            <bitfield caption="Payload Size bits" mask="0xE0000000" name="PLSIZE" values="CFD1FIFOCON19__PLSIZE" />
         </register>
         <register caption="" name="CFD1FIFOSTA19" offset="0x4e0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TFNRFNIF" />
            <bitfield mask="0x00000002" name="TFHRFHIF" />
            <bitfield mask="0x00000004" name="TFERFFIF" />
            <bitfield mask="0x00000008" name="RXOVIF" />
            <bitfield mask="0x00000010" name="TXATIF" />
            <bitfield mask="0x00000020" name="TXERR" />
            <bitfield mask="0x00000040" name="TXLARB" />
            <bitfield mask="0x00000080" name="TXABT" />
            <bitfield mask="0x00001F00" name="FIFOCI" />
         </register>
         <register caption="" name="CFD1FIFOUA19" offset="0x4f0" rw="RW" size="4">
            <bitfield caption="FIFO User Address bits" mask="0xFFFFFFFF" name="FIFOUA" />
         </register>
         <register caption="FIFO Control Register" name="CFD1FIFOCON20" offset="0x500" rw="RW" size="4">
            <bitfield caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" mask="0x00000001" name="TFNRFNIE" values="CFD1FIFOCON20__TFNRFNIE" />
            <bitfield caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" mask="0x00000002" name="TFHRFHIE" values="CFD1FIFOCON20__TFHRFHIE" />
            <bitfield caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" mask="0x00000004" name="TFERFFIE" values="CFD1FIFOCON20__TFERFFIE" />
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00000008" name="RXOVIE" values="CFD1FIFOCON20__RXOVIE" />
            <bitfield caption="Transmit Attempts Exhausted Interrupt Enable bit" mask="0x00000010" name="TXATIE" values="CFD1FIFOCON20__TXATIE" />
            <bitfield caption="Received Message Time Stamp Enable bit" mask="0x00000020" name="RXTSEN" values="CFD1FIFOCON20__RXTSEN" />
            <bitfield caption="Auto RTR Enable bit" mask="0x00000040" name="RTREN" values="CFD1FIFOCON20__RTREN" />
            <bitfield caption="TX / RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="CFD1FIFOCON20__TXEN" />
            <bitfield caption="Increment Head / Tail bit" mask="0x00000100" name="UINC" values="CFD1FIFOCON20__UINC" />
            <bitfield caption="Message Send Request bit" mask="0x00000200" name="TXREQ" values="CFD1FIFOCON20__TXREQ" />
            <bitfield caption="FIFO Reset bit" mask="0x00000400" name="FRESET" values="CFD1FIFOCON20__FRESET" />
            <bitfield caption="Message Transmit Priority bits (EXPANDED)" mask="0x001F0000" name="TXPRI" values="CFD1FIFOCON20__TXPRI" />
            <bitfield caption="Retransmission Attempts bits" mask="0x00600000" name="TXAT" values="CFD1FIFOCON20__TXAT" />
            <bitfield caption="FIFO Size bits" mask="0x1F000000" name="FSIZE" values="CFD1FIFOCON20__FSIZE" />
            <bitfield caption="Payload Size bits" mask="0xE0000000" name="PLSIZE" values="CFD1FIFOCON20__PLSIZE" />
         </register>
         <register caption="" name="CFD1FIFOSTA20" offset="0x510" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TFNRFNIF" />
            <bitfield mask="0x00000002" name="TFHRFHIF" />
            <bitfield mask="0x00000004" name="TFERFFIF" />
            <bitfield mask="0x00000008" name="RXOVIF" />
            <bitfield mask="0x00000010" name="TXATIF" />
            <bitfield mask="0x00000020" name="TXERR" />
            <bitfield mask="0x00000040" name="TXLARB" />
            <bitfield mask="0x00000080" name="TXABT" />
            <bitfield mask="0x00001F00" name="FIFOCI" />
         </register>
         <register caption="" name="CFD1FIFOUA20" offset="0x520" rw="RW" size="4">
            <bitfield caption="FIFO User Address bits" mask="0xFFFFFFFF" name="FIFOUA" />
         </register>
         <register caption="FIFO Control Registe" name="CFD1FIFOCON21" offset="0x530" rw="RW" size="4">
            <bitfield caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" mask="0x00000001" name="TFNRFNIE" values="CFD1FIFOCON21__TFNRFNIE" />
            <bitfield caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" mask="0x00000002" name="TFHRFHIE" values="CFD1FIFOCON21__TFHRFHIE" />
            <bitfield caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" mask="0x00000004" name="TFERFFIE" values="CFD1FIFOCON21__TFERFFIE" />
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00000008" name="RXOVIE" values="CFD1FIFOCON21__RXOVIE" />
            <bitfield caption="Transmit Attempts Exhausted Interrupt Enable bit" mask="0x00000010" name="TXATIE" values="CFD1FIFOCON21__TXATIE" />
            <bitfield caption="Received Message Time Stamp Enable bit" mask="0x00000020" name="RXTSEN" values="CFD1FIFOCON21__RXTSEN" />
            <bitfield caption="Auto RTR Enable bit" mask="0x00000040" name="RTREN" values="CFD1FIFOCON21__RTREN" />
            <bitfield caption="TX / RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="CFD1FIFOCON21__TXEN" />
            <bitfield caption="Increment Head / Tail bit" mask="0x00000100" name="UINC" values="CFD1FIFOCON21__UINC" />
            <bitfield caption="Message Send Request bit" mask="0x00000200" name="TXREQ" values="CFD1FIFOCON21__TXREQ" />
            <bitfield caption="FIFO Reset bit" mask="0x00000400" name="FRESET" values="CFD1FIFOCON21__FRESET" />
            <bitfield caption="Message Transmit Priority bits (EXPANDED)" mask="0x001F0000" name="TXPRI" values="CFD1FIFOCON21__TXPRI" />
            <bitfield caption="Retransmission Attempts bits" mask="0x00600000" name="TXAT" values="CFD1FIFOCON21__TXAT" />
            <bitfield caption="FIFO Size bits" mask="0x1F000000" name="FSIZE" values="CFD1FIFOCON21__FSIZE" />
            <bitfield caption="Payload Size bits" mask="0xE0000000" name="PLSIZE" values="CFD1FIFOCON21__PLSIZE" />
         </register>
         <register caption="" name="CFD1FIFOSTA21" offset="0x540" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TFNRFNIF" />
            <bitfield mask="0x00000002" name="TFHRFHIF" />
            <bitfield mask="0x00000004" name="TFERFFIF" />
            <bitfield mask="0x00000008" name="RXOVIF" />
            <bitfield mask="0x00000010" name="TXATIF" />
            <bitfield mask="0x00000020" name="TXERR" />
            <bitfield mask="0x00000040" name="TXLARB" />
            <bitfield mask="0x00000080" name="TXABT" />
            <bitfield mask="0x00001F00" name="FIFOCI" />
         </register>
         <register caption="" name="CFD1FIFOUA21" offset="0x550" rw="RW" size="4">
            <bitfield caption="FIFO User Address bits" mask="0xFFFFFFFF" name="FIFOUA" />
         </register>
         <register caption="FIFO Control Register" name="CFD1FIFOCON22" offset="0x560" rw="RW" size="4">
            <bitfield caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" mask="0x00000001" name="TFNRFNIE" values="CFD1FIFOCON22__TFNRFNIE" />
            <bitfield caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" mask="0x00000002" name="TFHRFHIE" values="CFD1FIFOCON22__TFHRFHIE" />
            <bitfield caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" mask="0x00000004" name="TFERFFIE" values="CFD1FIFOCON22__TFERFFIE" />
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00000008" name="RXOVIE" values="CFD1FIFOCON22__RXOVIE" />
            <bitfield caption="Transmit Attempts Exhausted Interrupt Enable bit" mask="0x00000010" name="TXATIE" values="CFD1FIFOCON22__TXATIE" />
            <bitfield caption="Received Message Time Stamp Enable bit" mask="0x00000020" name="RXTSEN" values="CFD1FIFOCON22__RXTSEN" />
            <bitfield caption="Auto RTR Enable bit" mask="0x00000040" name="RTREN" values="CFD1FIFOCON22__RTREN" />
            <bitfield caption="TX / RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="CFD1FIFOCON22__TXEN" />
            <bitfield caption="Increment Head / Tail bit" mask="0x00000100" name="UINC" values="CFD1FIFOCON22__UINC" />
            <bitfield caption="Message Send Request bit" mask="0x00000200" name="TXREQ" values="CFD1FIFOCON22__TXREQ" />
            <bitfield caption="FIFO Reset bit" mask="0x00000400" name="FRESET" values="CFD1FIFOCON22__FRESET" />
            <bitfield caption="Message Transmit Priority bits (EXPANDED)" mask="0x001F0000" name="TXPRI" values="CFD1FIFOCON22__TXPRI" />
            <bitfield caption="Retransmission Attempts bits" mask="0x00600000" name="TXAT" values="CFD1FIFOCON22__TXAT" />
            <bitfield caption="FIFO Size bits" mask="0x1F000000" name="FSIZE" values="CFD1FIFOCON22__FSIZE" />
            <bitfield caption="Payload Size bits" mask="0xE0000000" name="PLSIZE" values="CFD1FIFOCON22__PLSIZE" />
         </register>
         <register caption="" name="CFD1FIFOSTA22" offset="0x570" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TFNRFNIF" />
            <bitfield mask="0x00000002" name="TFHRFHIF" />
            <bitfield mask="0x00000004" name="TFERFFIF" />
            <bitfield mask="0x00000008" name="RXOVIF" />
            <bitfield mask="0x00000010" name="TXATIF" />
            <bitfield mask="0x00000020" name="TXERR" />
            <bitfield mask="0x00000040" name="TXLARB" />
            <bitfield mask="0x00000080" name="TXABT" />
            <bitfield mask="0x00001F00" name="FIFOCI" />
         </register>
         <register caption="" name="CFD1FIFOUA22" offset="0x580" rw="RW" size="4">
            <bitfield caption="FIFO User Address bits" mask="0xFFFFFFFF" name="FIFOUA" />
         </register>
         <register caption="FIFO Control Register" name="CFD1FIFOCON23" offset="0x590" rw="RW" size="4">
            <bitfield caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" mask="0x00000001" name="TFNRFNIE" values="CFD1FIFOCON23__TFNRFNIE" />
            <bitfield caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" mask="0x00000002" name="TFHRFHIE" values="CFD1FIFOCON23__TFHRFHIE" />
            <bitfield caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" mask="0x00000004" name="TFERFFIE" values="CFD1FIFOCON23__TFERFFIE" />
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00000008" name="RXOVIE" values="CFD1FIFOCON23__RXOVIE" />
            <bitfield caption="Transmit Attempts Exhausted Interrupt Enable bit" mask="0x00000010" name="TXATIE" values="CFD1FIFOCON23__TXATIE" />
            <bitfield caption="Received Message Time Stamp Enable bit" mask="0x00000020" name="RXTSEN" values="CFD1FIFOCON23__RXTSEN" />
            <bitfield caption="Auto RTR Enable bit" mask="0x00000040" name="RTREN" values="CFD1FIFOCON23__RTREN" />
            <bitfield caption="TX / RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="CFD1FIFOCON23__TXEN" />
            <bitfield caption="Increment Head / Tail bit" mask="0x00000100" name="UINC" values="CFD1FIFOCON23__UINC" />
            <bitfield caption="Message Send Request bit" mask="0x00000200" name="TXREQ" values="CFD1FIFOCON23__TXREQ" />
            <bitfield caption="FIFO Reset bit" mask="0x00000400" name="FRESET" values="CFD1FIFOCON23__FRESET" />
            <bitfield caption="Message Transmit Priority bits (EXPANDED)" mask="0x001F0000" name="TXPRI" values="CFD1FIFOCON23__TXPRI" />
            <bitfield caption="Retransmission Attempts bits" mask="0x00600000" name="TXAT" values="CFD1FIFOCON23__TXAT" />
            <bitfield caption="FIFO Size bits" mask="0x1F000000" name="FSIZE" values="CFD1FIFOCON23__FSIZE" />
            <bitfield caption="Payload Size bits" mask="0xE0000000" name="PLSIZE" values="CFD1FIFOCON23__PLSIZE" />
         </register>
         <register caption="" name="CFD1FIFOSTA23" offset="0x5a0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TFNRFNIF" />
            <bitfield mask="0x00000002" name="TFHRFHIF" />
            <bitfield mask="0x00000004" name="TFERFFIF" />
            <bitfield mask="0x00000008" name="RXOVIF" />
            <bitfield mask="0x00000010" name="TXATIF" />
            <bitfield mask="0x00000020" name="TXERR" />
            <bitfield mask="0x00000040" name="TXLARB" />
            <bitfield mask="0x00000080" name="TXABT" />
            <bitfield mask="0x00001F00" name="FIFOCI" />
         </register>
         <register caption="" name="CFD1FIFOUA23" offset="0x5b0" rw="RW" size="4">
            <bitfield caption="FIFO User Address bits" mask="0xFFFFFFFF" name="FIFOUA" />
         </register>
         <register caption="FIFO Control Register" name="CFD1FIFOCON24" offset="0x5c0" rw="RW" size="4">
            <bitfield caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" mask="0x00000001" name="TFNRFNIE" values="CFD1FIFOCON24__TFNRFNIE" />
            <bitfield caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" mask="0x00000002" name="TFHRFHIE" values="CFD1FIFOCON24__TFHRFHIE" />
            <bitfield caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" mask="0x00000004" name="TFERFFIE" values="CFD1FIFOCON24__TFERFFIE" />
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00000008" name="RXOVIE" values="CFD1FIFOCON24__RXOVIE" />
            <bitfield caption="Transmit Attempts Exhausted Interrupt Enable bit" mask="0x00000010" name="TXATIE" values="CFD1FIFOCON24__TXATIE" />
            <bitfield caption="Received Message Time Stamp Enable bit" mask="0x00000020" name="RXTSEN" values="CFD1FIFOCON24__RXTSEN" />
            <bitfield caption="Auto RTR Enable bit" mask="0x00000040" name="RTREN" values="CFD1FIFOCON24__RTREN" />
            <bitfield caption="TX / RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="CFD1FIFOCON24__TXEN" />
            <bitfield caption="Increment Head / Tail bit" mask="0x00000100" name="UINC" values="CFD1FIFOCON24__UINC" />
            <bitfield caption="Message Send Request bit" mask="0x00000200" name="TXREQ" values="CFD1FIFOCON24__TXREQ" />
            <bitfield caption="FIFO Reset bit" mask="0x00000400" name="FRESET" values="CFD1FIFOCON24__FRESET" />
            <bitfield caption="Message Transmit Priority bits (EXPANDED)" mask="0x001F0000" name="TXPRI" values="CFD1FIFOCON24__TXPRI" />
            <bitfield caption="Retransmission Attempts bits" mask="0x00600000" name="TXAT" values="CFD1FIFOCON24__TXAT" />
            <bitfield caption="FIFO Size bits" mask="0x1F000000" name="FSIZE" values="CFD1FIFOCON24__FSIZE" />
            <bitfield caption="Payload Size bits" mask="0xE0000000" name="PLSIZE" values="CFD1FIFOCON24__PLSIZE" />
         </register>
         <register caption="" name="CFD1FIFOSTA24" offset="0x5d0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TFNRFNIF" />
            <bitfield mask="0x00000002" name="TFHRFHIF" />
            <bitfield mask="0x00000004" name="TFERFFIF" />
            <bitfield mask="0x00000008" name="RXOVIF" />
            <bitfield mask="0x00000010" name="TXATIF" />
            <bitfield mask="0x00000020" name="TXERR" />
            <bitfield mask="0x00000040" name="TXLARB" />
            <bitfield mask="0x00000080" name="TXABT" />
            <bitfield mask="0x00001F00" name="FIFOCI" />
         </register>
         <register caption="" name="CFD1FIFOUA24" offset="0x5e0" rw="RW" size="4">
            <bitfield caption="FIFO User Address bits" mask="0xFFFFFFFF" name="FIFOUA" />
         </register>
         <register caption="FIFO Control Register" name="CFD1FIFOCON25" offset="0x5f0" rw="RW" size="4">
            <bitfield caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" mask="0x00000001" name="TFNRFNIE" values="CFD1FIFOCON25__TFNRFNIE" />
            <bitfield caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" mask="0x00000002" name="TFHRFHIE" values="CFD1FIFOCON25__TFHRFHIE" />
            <bitfield caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" mask="0x00000004" name="TFERFFIE" values="CFD1FIFOCON25__TFERFFIE" />
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00000008" name="RXOVIE" values="CFD1FIFOCON25__RXOVIE" />
            <bitfield caption="Transmit Attempts Exhausted Interrupt Enable bit" mask="0x00000010" name="TXATIE" values="CFD1FIFOCON25__TXATIE" />
            <bitfield caption="Received Message Time Stamp Enable bit" mask="0x00000020" name="RXTSEN" values="CFD1FIFOCON25__RXTSEN" />
            <bitfield caption="Auto RTR Enable bit" mask="0x00000040" name="RTREN" values="CFD1FIFOCON25__RTREN" />
            <bitfield caption="TX / RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="CFD1FIFOCON25__TXEN" />
            <bitfield caption="Increment Head / Tail bit" mask="0x00000100" name="UINC" values="CFD1FIFOCON25__UINC" />
            <bitfield caption="Message Send Request bit" mask="0x00000200" name="TXREQ" values="CFD1FIFOCON25__TXREQ" />
            <bitfield caption="FIFO Reset bit" mask="0x00000400" name="FRESET" values="CFD1FIFOCON25__FRESET" />
            <bitfield caption="Message Transmit Priority bits (EXPANDED)" mask="0x001F0000" name="TXPRI" values="CFD1FIFOCON25__TXPRI" />
            <bitfield caption="Retransmission Attempts bits" mask="0x00600000" name="TXAT" values="CFD1FIFOCON25__TXAT" />
            <bitfield caption="FIFO Size bits" mask="0x1F000000" name="FSIZE" values="CFD1FIFOCON25__FSIZE" />
            <bitfield caption="Payload Size bits" mask="0xE0000000" name="PLSIZE" values="CFD1FIFOCON25__PLSIZE" />
         </register>
         <register caption="" name="CFD1FIFOSTA25" offset="0x600" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TFNRFNIF" />
            <bitfield mask="0x00000002" name="TFHRFHIF" />
            <bitfield mask="0x00000004" name="TFERFFIF" />
            <bitfield mask="0x00000008" name="RXOVIF" />
            <bitfield mask="0x00000010" name="TXATIF" />
            <bitfield mask="0x00000020" name="TXERR" />
            <bitfield mask="0x00000040" name="TXLARB" />
            <bitfield mask="0x00000080" name="TXABT" />
            <bitfield mask="0x00001F00" name="FIFOCI" />
         </register>
         <register caption="" name="CFD1FIFOUA25" offset="0x610" rw="RW" size="4">
            <bitfield caption="FIFO User Address bits" mask="0xFFFFFFFF" name="FIFOUA" />
         </register>
         <register caption="FIFO Control Register" name="CFD1FIFOCON26" offset="0x620" rw="RW" size="4">
            <bitfield caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" mask="0x00000001" name="TFNRFNIE" values="CFD1FIFOCON26__TFNRFNIE" />
            <bitfield caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" mask="0x00000002" name="TFHRFHIE" values="CFD1FIFOCON26__TFHRFHIE" />
            <bitfield caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" mask="0x00000004" name="TFERFFIE" values="CFD1FIFOCON26__TFERFFIE" />
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00000008" name="RXOVIE" values="CFD1FIFOCON26__RXOVIE" />
            <bitfield caption="Transmit Attempts Exhausted Interrupt Enable bit" mask="0x00000010" name="TXATIE" values="CFD1FIFOCON26__TXATIE" />
            <bitfield caption="Received Message Time Stamp Enable bit" mask="0x00000020" name="RXTSEN" values="CFD1FIFOCON26__RXTSEN" />
            <bitfield caption="Auto RTR Enable bit" mask="0x00000040" name="RTREN" values="CFD1FIFOCON26__RTREN" />
            <bitfield caption="TX / RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="CFD1FIFOCON26__TXEN" />
            <bitfield caption="Increment Head / Tail bit" mask="0x00000100" name="UINC" values="CFD1FIFOCON26__UINC" />
            <bitfield caption="Message Send Request bit" mask="0x00000200" name="TXREQ" values="CFD1FIFOCON26__TXREQ" />
            <bitfield caption="FIFO Reset bit" mask="0x00000400" name="FRESET" values="CFD1FIFOCON26__FRESET" />
            <bitfield caption="Message Transmit Priority bits (EXPANDED)" mask="0x001F0000" name="TXPRI" values="CFD1FIFOCON26__TXPRI" />
            <bitfield caption="Retransmission Attempts bits" mask="0x00600000" name="TXAT" values="CFD1FIFOCON26__TXAT" />
            <bitfield caption="FIFO Size bits" mask="0x1F000000" name="FSIZE" values="CFD1FIFOCON26__FSIZE" />
            <bitfield caption="Payload Size bits" mask="0xE0000000" name="PLSIZE" values="CFD1FIFOCON26__PLSIZE" />
         </register>
         <register caption="" name="CFD1FIFOSTA26" offset="0x630" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TFNRFNIF" />
            <bitfield mask="0x00000002" name="TFHRFHIF" />
            <bitfield mask="0x00000004" name="TFERFFIF" />
            <bitfield mask="0x00000008" name="RXOVIF" />
            <bitfield mask="0x00000010" name="TXATIF" />
            <bitfield mask="0x00000020" name="TXERR" />
            <bitfield mask="0x00000040" name="TXLARB" />
            <bitfield mask="0x00000080" name="TXABT" />
            <bitfield mask="0x00001F00" name="FIFOCI" />
         </register>
         <register caption="" name="CFD1FIFOUA26" offset="0x640" rw="RW" size="4">
            <bitfield caption="FIFO User Address bits" mask="0xFFFFFFFF" name="FIFOUA" />
         </register>
         <register caption="FIFO Control Register" name="CFD1FIFOCON27" offset="0x650" rw="RW" size="4">
            <bitfield caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" mask="0x00000001" name="TFNRFNIE" values="CFD1FIFOCON27__TFNRFNIE" />
            <bitfield caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" mask="0x00000002" name="TFHRFHIE" values="CFD1FIFOCON27__TFHRFHIE" />
            <bitfield caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" mask="0x00000004" name="TFERFFIE" values="CFD1FIFOCON27__TFERFFIE" />
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00000008" name="RXOVIE" values="CFD1FIFOCON27__RXOVIE" />
            <bitfield caption="Transmit Attempts Exhausted Interrupt Enable bit" mask="0x00000010" name="TXATIE" values="CFD1FIFOCON27__TXATIE" />
            <bitfield caption="Received Message Time Stamp Enable bit" mask="0x00000020" name="RXTSEN" values="CFD1FIFOCON27__RXTSEN" />
            <bitfield caption="Auto RTR Enable bit" mask="0x00000040" name="RTREN" values="CFD1FIFOCON27__RTREN" />
            <bitfield caption="TX / RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="CFD1FIFOCON27__TXEN" />
            <bitfield caption="Increment Head / Tail bit" mask="0x00000100" name="UINC" values="CFD1FIFOCON27__UINC" />
            <bitfield caption="Message Send Request bit" mask="0x00000200" name="TXREQ" values="CFD1FIFOCON27__TXREQ" />
            <bitfield caption="FIFO Reset bit" mask="0x00000400" name="FRESET" values="CFD1FIFOCON27__FRESET" />
            <bitfield caption="Message Transmit Priority bits (EXPANDED)" mask="0x001F0000" name="TXPRI" values="CFD1FIFOCON27__TXPRI" />
            <bitfield caption="Retransmission Attempts bits" mask="0x00600000" name="TXAT" values="CFD1FIFOCON27__TXAT" />
            <bitfield caption="FIFO Size bits" mask="0x1F000000" name="FSIZE" values="CFD1FIFOCON27__FSIZE" />
            <bitfield caption="Payload Size bits" mask="0xE0000000" name="PLSIZE" values="CFD1FIFOCON27__PLSIZE" />
         </register>
         <register caption="" name="CFD1FIFOSTA27" offset="0x660" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TFNRFNIF" />
            <bitfield mask="0x00000002" name="TFHRFHIF" />
            <bitfield mask="0x00000004" name="TFERFFIF" />
            <bitfield mask="0x00000008" name="RXOVIF" />
            <bitfield mask="0x00000010" name="TXATIF" />
            <bitfield mask="0x00000020" name="TXERR" />
            <bitfield mask="0x00000040" name="TXLARB" />
            <bitfield mask="0x00000080" name="TXABT" />
            <bitfield mask="0x00001F00" name="FIFOCI" />
         </register>
         <register caption="" name="CFD1FIFOUA27" offset="0x670" rw="RW" size="4">
            <bitfield caption="FIFO User Address bits" mask="0xFFFFFFFF" name="FIFOUA" />
         </register>
         <register caption="FIFO Control Register" name="CFD1FIFOCON28" offset="0x680" rw="RW" size="4">
            <bitfield caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" mask="0x00000001" name="TFNRFNIE" values="CFD1FIFOCON28__TFNRFNIE" />
            <bitfield caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" mask="0x00000002" name="TFHRFHIE" values="CFD1FIFOCON28__TFHRFHIE" />
            <bitfield caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" mask="0x00000004" name="TFERFFIE" values="CFD1FIFOCON28__TFERFFIE" />
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00000008" name="RXOVIE" values="CFD1FIFOCON28__RXOVIE" />
            <bitfield caption="Transmit Attempts Exhausted Interrupt Enable bit" mask="0x00000010" name="TXATIE" values="CFD1FIFOCON28__TXATIE" />
            <bitfield caption="Received Message Time Stamp Enable bit" mask="0x00000020" name="RXTSEN" values="CFD1FIFOCON28__RXTSEN" />
            <bitfield caption="Auto RTR Enable bit" mask="0x00000040" name="RTREN" values="CFD1FIFOCON28__RTREN" />
            <bitfield caption="TX / RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="CFD1FIFOCON28__TXEN" />
            <bitfield caption="Increment Head / Tail bit" mask="0x00000100" name="UINC" values="CFD1FIFOCON28__UINC" />
            <bitfield caption="Message Send Request bit" mask="0x00000200" name="TXREQ" values="CFD1FIFOCON28__TXREQ" />
            <bitfield caption="FIFO Reset bit" mask="0x00000400" name="FRESET" values="CFD1FIFOCON28__FRESET" />
            <bitfield caption="Message Transmit Priority bits (EXPANDED)" mask="0x001F0000" name="TXPRI" values="CFD1FIFOCON28__TXPRI" />
            <bitfield caption="Retransmission Attempts bits" mask="0x00600000" name="TXAT" values="CFD1FIFOCON28__TXAT" />
            <bitfield caption="FIFO Size bits" mask="0x1F000000" name="FSIZE" values="CFD1FIFOCON28__FSIZE" />
            <bitfield caption="Payload Size bits" mask="0xE0000000" name="PLSIZE" values="CFD1FIFOCON28__PLSIZE" />
         </register>
         <register caption="" name="CFD1FIFOSTA28" offset="0x690" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TFNRFNIF" />
            <bitfield mask="0x00000002" name="TFHRFHIF" />
            <bitfield mask="0x00000004" name="TFERFFIF" />
            <bitfield mask="0x00000008" name="RXOVIF" />
            <bitfield mask="0x00000010" name="TXATIF" />
            <bitfield mask="0x00000020" name="TXERR" />
            <bitfield mask="0x00000040" name="TXLARB" />
            <bitfield mask="0x00000080" name="TXABT" />
            <bitfield mask="0x00001F00" name="FIFOCI" />
         </register>
         <register caption="" name="CFD1FIFOUA28" offset="0x6a0" rw="RW" size="4">
            <bitfield caption="FIFO User Address bits" mask="0xFFFFFFFF" name="FIFOUA" />
         </register>
         <register caption="FIFO Control Register" name="CFD1FIFOCON29" offset="0x6b0" rw="RW" size="4">
            <bitfield caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" mask="0x00000001" name="TFNRFNIE" values="CFD1FIFOCON29__TFNRFNIE" />
            <bitfield caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" mask="0x00000002" name="TFHRFHIE" values="CFD1FIFOCON29__TFHRFHIE" />
            <bitfield caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" mask="0x00000004" name="TFERFFIE" values="CFD1FIFOCON29__TFERFFIE" />
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00000008" name="RXOVIE" values="CFD1FIFOCON29__RXOVIE" />
            <bitfield caption="Transmit Attempts Exhausted Interrupt Enable bit" mask="0x00000010" name="TXATIE" values="CFD1FIFOCON29__TXATIE" />
            <bitfield caption="Received Message Time Stamp Enable bit" mask="0x00000020" name="RXTSEN" values="CFD1FIFOCON29__RXTSEN" />
            <bitfield caption="Auto RTR Enable bit" mask="0x00000040" name="RTREN" values="CFD1FIFOCON29__RTREN" />
            <bitfield caption="TX / RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="CFD1FIFOCON29__TXEN" />
            <bitfield caption="Increment Head / Tail bit" mask="0x00000100" name="UINC" values="CFD1FIFOCON29__UINC" />
            <bitfield caption="Message Send Request bit" mask="0x00000200" name="TXREQ" values="CFD1FIFOCON29__TXREQ" />
            <bitfield caption="FIFO Reset bit" mask="0x00000400" name="FRESET" values="CFD1FIFOCON29__FRESET" />
            <bitfield caption="Message Transmit Priority bits (EXPANDED)" mask="0x001F0000" name="TXPRI" values="CFD1FIFOCON29__TXPRI" />
            <bitfield caption="Retransmission Attempts bits" mask="0x00600000" name="TXAT" values="CFD1FIFOCON29__TXAT" />
            <bitfield caption="FIFO Size bits" mask="0x1F000000" name="FSIZE" values="CFD1FIFOCON29__FSIZE" />
            <bitfield caption="Payload Size bits" mask="0xE0000000" name="PLSIZE" values="CFD1FIFOCON29__PLSIZE" />
         </register>
         <register caption="" name="CFD1FIFOSTA29" offset="0x6c0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TFNRFNIF" />
            <bitfield mask="0x00000002" name="TFHRFHIF" />
            <bitfield mask="0x00000004" name="TFERFFIF" />
            <bitfield mask="0x00000008" name="RXOVIF" />
            <bitfield mask="0x00000010" name="TXATIF" />
            <bitfield mask="0x00000020" name="TXERR" />
            <bitfield mask="0x00000040" name="TXLARB" />
            <bitfield mask="0x00000080" name="TXABT" />
            <bitfield mask="0x00001F00" name="FIFOCI" />
         </register>
         <register caption="" name="CFD1FIFOUA29" offset="0x6d0" rw="RW" size="4">
            <bitfield caption="FIFO User Address bits" mask="0xFFFFFFFF" name="FIFOUA" />
         </register>
         <register caption="FIFO Control Register" name="CFD1FIFOCON30" offset="0x6e0" rw="RW" size="4">
            <bitfield caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" mask="0x00000001" name="TFNRFNIE" values="CFD1FIFOCON30__TFNRFNIE" />
            <bitfield caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" mask="0x00000002" name="TFHRFHIE" values="CFD1FIFOCON30__TFHRFHIE" />
            <bitfield caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" mask="0x00000004" name="TFERFFIE" values="CFD1FIFOCON30__TFERFFIE" />
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00000008" name="RXOVIE" values="CFD1FIFOCON30__RXOVIE" />
            <bitfield caption="Transmit Attempts Exhausted Interrupt Enable bit" mask="0x00000010" name="TXATIE" values="CFD1FIFOCON30__TXATIE" />
            <bitfield caption="Received Message Time Stamp Enable bit" mask="0x00000020" name="RXTSEN" values="CFD1FIFOCON30__RXTSEN" />
            <bitfield caption="Auto RTR Enable bit" mask="0x00000040" name="RTREN" values="CFD1FIFOCON30__RTREN" />
            <bitfield caption="TX / RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="CFD1FIFOCON30__TXEN" />
            <bitfield caption="Increment Head / Tail bit" mask="0x00000100" name="UINC" values="CFD1FIFOCON30__UINC" />
            <bitfield caption="Message Send Request bit" mask="0x00000200" name="TXREQ" values="CFD1FIFOCON30__TXREQ" />
            <bitfield caption="FIFO Reset bit" mask="0x00000400" name="FRESET" values="CFD1FIFOCON30__FRESET" />
            <bitfield caption="Message Transmit Priority bits (EXPANDED)" mask="0x001F0000" name="TXPRI" values="CFD1FIFOCON30__TXPRI" />
            <bitfield caption="Retransmission Attempts bits" mask="0x00600000" name="TXAT" values="CFD1FIFOCON30__TXAT" />
            <bitfield caption="FIFO Size bits" mask="0x1F000000" name="FSIZE" values="CFD1FIFOCON30__FSIZE" />
            <bitfield caption="Payload Size bits" mask="0xE0000000" name="PLSIZE" values="CFD1FIFOCON30__PLSIZE" />
         </register>
         <register caption="" name="CFD1FIFOSTA30" offset="0x6f0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TFNRFNIF" />
            <bitfield mask="0x00000002" name="TFHRFHIF" />
            <bitfield mask="0x00000004" name="TFERFFIF" />
            <bitfield mask="0x00000008" name="RXOVIF" />
            <bitfield mask="0x00000010" name="TXATIF" />
            <bitfield mask="0x00000020" name="TXERR" />
            <bitfield mask="0x00000040" name="TXLARB" />
            <bitfield mask="0x00000080" name="TXABT" />
            <bitfield mask="0x00001F00" name="FIFOCI" />
         </register>
         <register caption="" name="CFD1FIFOUA30" offset="0x700" rw="RW" size="4">
            <bitfield caption="FIFO User Address bits" mask="0xFFFFFFFF" name="FIFOUA" />
         </register>
         <register caption="FIFO Control Registe" name="CFD1FIFOCON31" offset="0x710" rw="RW" size="4">
            <bitfield caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" mask="0x00000001" name="TFNRFNIE" values="CFD1FIFOCON31__TFNRFNIE" />
            <bitfield caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" mask="0x00000002" name="TFHRFHIE" values="CFD1FIFOCON31__TFHRFHIE" />
            <bitfield caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" mask="0x00000004" name="TFERFFIE" values="CFD1FIFOCON31__TFERFFIE" />
            <bitfield caption="Overflow Interrupt Enable bit" mask="0x00000008" name="RXOVIE" values="CFD1FIFOCON31__RXOVIE" />
            <bitfield caption="Transmit Attempts Exhausted Interrupt Enable bit" mask="0x00000010" name="TXATIE" values="CFD1FIFOCON31__TXATIE" />
            <bitfield caption="Received Message Time Stamp Enable bit" mask="0x00000020" name="RXTSEN" values="CFD1FIFOCON31__RXTSEN" />
            <bitfield caption="Auto RTR Enable bit" mask="0x00000040" name="RTREN" values="CFD1FIFOCON31__RTREN" />
            <bitfield caption="TX / RX Buffer Selection bit" mask="0x00000080" name="TXEN" values="CFD1FIFOCON31__TXEN" />
            <bitfield caption="Increment Head / Tail bit" mask="0x00000100" name="UINC" values="CFD1FIFOCON31__UINC" />
            <bitfield caption="Message Send Request bit" mask="0x00000200" name="TXREQ" values="CFD1FIFOCON31__TXREQ" />
            <bitfield caption="FIFO Reset bit" mask="0x00000400" name="FRESET" values="CFD1FIFOCON31__FRESET" />
            <bitfield caption="Message Transmit Priority bits (EXPANDED)" mask="0x001F0000" name="TXPRI" values="CFD1FIFOCON31__TXPRI" />
            <bitfield caption="Retransmission Attempts bits" mask="0x00600000" name="TXAT" values="CFD1FIFOCON31__TXAT" />
            <bitfield caption="FIFO Size bits" mask="0x1F000000" name="FSIZE" values="CFD1FIFOCON31__FSIZE" />
            <bitfield caption="Payload Size bits" mask="0xE0000000" name="PLSIZE" values="CFD1FIFOCON31__PLSIZE" />
         </register>
         <register caption="" name="CFD1FIFOSTA31" offset="0x720" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TFNRFNIF" />
            <bitfield mask="0x00000002" name="TFHRFHIF" />
            <bitfield mask="0x00000004" name="TFERFFIF" />
            <bitfield mask="0x00000008" name="RXOVIF" />
            <bitfield mask="0x00000010" name="TXATIF" />
            <bitfield mask="0x00000020" name="TXERR" />
            <bitfield mask="0x00000040" name="TXLARB" />
            <bitfield mask="0x00000080" name="TXABT" />
            <bitfield mask="0x00001F00" name="FIFOCI" />
         </register>
         <register caption="" name="CFD1FIFOUA31" offset="0x730" rw="RW" size="4">
            <bitfield caption="FIFO User Address bits" mask="0xFFFFFFFF" name="FIFOUA" />
         </register>
         <register caption="Filter Control Register" name="CFD1FLTCON0" offset="0x740" rw="RW" size="4">
            <bitfield caption="Pointer to Object when Filter n hits bits" mask="0x0000001F" name="F0BP" values="CFD1FLTCON0__F0BP" />
            <bitfield caption="Enable Filter n to Accept Messages bits" mask="0x00000080" name="FLTEN0" values="CFD1FLTCON0__FLTEN0" />
            <bitfield caption="Pointer to Object when Filter n hits bits" mask="0x00001F00" name="F1BP" values="CFD1FLTCON0__F1BP" />
            <bitfield caption="Enable Filter n to Accept Messages bits" mask="0x00008000" name="FLTEN1" values="CFD1FLTCON0__FLTEN1" />
            <bitfield caption="Pointer to Object when Filter n hits bits" mask="0x001F0000" name="F2BP" values="CFD1FLTCON0__F2BP" />
            <bitfield caption="Enable Filter n to Accept Messages bits" mask="0x00800000" name="FLTEN2" values="CFD1FLTCON0__FLTEN2" />
            <bitfield caption="Pointer to Object when Filter n hits bits" mask="0x1F000000" name="F3BP" values="CFD1FLTCON0__F3BP" />
            <bitfield caption="Enable Filter n to Accept Messages bits" mask="0x80000000" name="FLTEN3" values="CFD1FLTCON0__FLTEN3" />
         </register>
         <register caption="Filter Control Registe" name="CFD1FLTCON1" offset="0x750" rw="RW" size="4">
            <bitfield caption="Pointer to Object when Filter n hits bits" mask="0x0000001F" name="F4BP" values="CFD1FLTCON1__F4BP" />
            <bitfield caption="Enable Filter n to Accept Messages bits" mask="0x00000080" name="FLTEN4" values="CFD1FLTCON1__FLTEN4" />
            <bitfield caption="Pointer to Object when Filter n hits bits" mask="0x00001F00" name="F5BP" values="CFD1FLTCON1__F5BP" />
            <bitfield caption="Enable Filter n to Accept Messages bits" mask="0x00008000" name="FLTEN5" values="CFD1FLTCON1__FLTEN5" />
            <bitfield caption="Pointer to Object when Filter n hits bits" mask="0x001F0000" name="F6BP" values="CFD1FLTCON1__F6BP" />
            <bitfield caption="Enable Filter n to Accept Messages bits" mask="0x00800000" name="FLTEN6" values="CFD1FLTCON1__FLTEN6" />
            <bitfield caption="Pointer to Object when Filter n hits bits" mask="0x1F000000" name="F7BP" values="CFD1FLTCON1__F7BP" />
            <bitfield caption="Enable Filter n to Accept Messages bits" mask="0x80000000" name="FLTEN7" values="CFD1FLTCON1__FLTEN7" />
         </register>
         <register caption="Filter Control Register" name="CFD1FLTCON2" offset="0x760" rw="RW" size="4">
            <bitfield caption="Pointer to Object when Filter n hits bits" mask="0x0000001F" name="F8BP" values="CFD1FLTCON2__F8BP" />
            <bitfield caption="Enable Filter n to Accept Messages bits" mask="0x00000080" name="FLTEN8" values="CFD1FLTCON2__FLTEN8" />
            <bitfield caption="Pointer to Object when Filter n hits bits" mask="0x00001F00" name="F9BP" values="CFD1FLTCON2__F9BP" />
            <bitfield caption="Enable Filter n to Accept Messages bits" mask="0x00008000" name="FLTEN9" values="CFD1FLTCON2__FLTEN9" />
            <bitfield caption="Pointer to Object when Filter n hits bits" mask="0x001F0000" name="F10BP" values="CFD1FLTCON2__F10BP" />
            <bitfield caption="Enable Filter n to Accept Messages bits" mask="0x00800000" name="FLTEN10" values="CFD1FLTCON2__FLTEN10" />
            <bitfield caption="Pointer to Object when Filter n hits bits" mask="0x1F000000" name="F11BP" values="CFD1FLTCON2__F11BP" />
            <bitfield caption="Enable Filter n to Accept Messages bits" mask="0x80000000" name="FLTEN11" values="CFD1FLTCON2__FLTEN11" />
         </register>
         <register caption="Filter Control Register" name="CFD1FLTCON3" offset="0x770" rw="RW" size="4">
            <bitfield caption="Pointer to Object when Filter n hits bits" mask="0x0000001F" name="F12BP" values="CFD1FLTCON3__F12BP" />
            <bitfield caption="Enable Filter n to Accept Messages bits" mask="0x00000080" name="FLTEN12" values="CFD1FLTCON3__FLTEN12" />
            <bitfield caption="Pointer to Object when Filter n hits bits" mask="0x00001F00" name="F13BP" values="CFD1FLTCON3__F13BP" />
            <bitfield caption="Enable Filter n to Accept Messages bits" mask="0x00008000" name="FLTEN13" values="CFD1FLTCON3__FLTEN13" />
            <bitfield caption="Pointer to Object when Filter n hits bits" mask="0x001F0000" name="F14BP" values="CFD1FLTCON3__F14BP" />
            <bitfield caption="Enable Filter n to Accept Messages bits" mask="0x00800000" name="FLTEN14" values="CFD1FLTCON3__FLTEN14" />
            <bitfield caption="Pointer to Object when Filter n hits bits" mask="0x1F000000" name="F15BP" values="CFD1FLTCON3__F15BP" />
            <bitfield caption="Enable Filter n to Accept Messages bits" mask="0x80000000" name="FLTEN15" values="CFD1FLTCON3__FLTEN15" />
         </register>
         <register caption="Filter Control Register" name="CFD1FLTCON4" offset="0x780" rw="RW" size="4">
            <bitfield caption="Pointer to Object when Filter n hits bits" mask="0x0000001F" name="F16BP" values="CFD1FLTCON4__F16BP" />
            <bitfield caption="Enable Filter n to Accept Messages bits" mask="0x00000080" name="FLTEN16" values="CFD1FLTCON4__FLTEN16" />
            <bitfield caption="Pointer to Object when Filter n hits bits" mask="0x00001F00" name="F17BP" values="CFD1FLTCON4__F17BP" />
            <bitfield caption="Enable Filter n to Accept Messages bits" mask="0x00008000" name="FLTEN17" values="CFD1FLTCON4__FLTEN17" />
            <bitfield caption="Pointer to Object when Filter n hits bits" mask="0x001F0000" name="F18BP" values="CFD1FLTCON4__F18BP" />
            <bitfield caption="Enable Filter n to Accept Messages bits" mask="0x00800000" name="FLTEN18" values="CFD1FLTCON4__FLTEN18" />
            <bitfield caption="Pointer to Object when Filter n hits bits" mask="0x1F000000" name="F19BP" values="CFD1FLTCON4__F19BP" />
            <bitfield caption="Enable Filter n to Accept Messages bits" mask="0x80000000" name="FLTEN19" values="CFD1FLTCON4__FLTEN19" />
         </register>
         <register caption="Filter Control Register" name="CFD1FLTCON5" offset="0x790" rw="RW" size="4">
            <bitfield caption="Pointer to Object when Filter n hits bits" mask="0x0000001F" name="F20BP" values="CFD1FLTCON5__F20BP" />
            <bitfield caption="Enable Filter n to Accept Messages bits" mask="0x00000080" name="FLTEN20" values="CFD1FLTCON5__FLTEN20" />
            <bitfield caption="Pointer to Object when Filter n hits bits" mask="0x00001F00" name="F21BP" values="CFD1FLTCON5__F21BP" />
            <bitfield caption="Enable Filter n to Accept Messages bits" mask="0x00008000" name="FLTEN21" values="CFD1FLTCON5__FLTEN21" />
            <bitfield caption="Pointer to Object when Filter n hits bits" mask="0x001F0000" name="F22BP" values="CFD1FLTCON5__F22BP" />
            <bitfield caption="Enable Filter n to Accept Messages bits" mask="0x00800000" name="FLTEN22" values="CFD1FLTCON5__FLTEN22" />
            <bitfield caption="Pointer to Object when Filter n hits bits" mask="0x1F000000" name="F23BP" values="CFD1FLTCON5__F23BP" />
            <bitfield caption="Enable Filter n to Accept Messages bits" mask="0x80000000" name="FLTEN23" values="CFD1FLTCON5__FLTEN23" />
         </register>
         <register caption="Filter Control Register" name="CFD1FLTCON6" offset="0x7a0" rw="RW" size="4">
            <bitfield caption="Pointer to Object when Filter n hits bits" mask="0x0000001F" name="F24BP" values="CFD1FLTCON6__F24BP" />
            <bitfield caption="Enable Filter n to Accept Messages bits" mask="0x00000080" name="FLTEN24" values="CFD1FLTCON6__FLTEN24" />
            <bitfield caption="Pointer to Object when Filter n hits bits" mask="0x00001F00" name="F25BP" values="CFD1FLTCON6__F25BP" />
            <bitfield caption="Enable Filter n to Accept Messages bits" mask="0x00008000" name="FLTEN25" values="CFD1FLTCON6__FLTEN25" />
            <bitfield caption="Pointer to Object when Filter n hits bits" mask="0x001F0000" name="F26BP" values="CFD1FLTCON6__F26BP" />
            <bitfield caption="Enable Filter n to Accept Messages bits" mask="0x00800000" name="FLTEN26" values="CFD1FLTCON6__FLTEN26" />
            <bitfield caption="Pointer to Object when Filter n hits bits" mask="0x1F000000" name="F27BP" values="CFD1FLTCON6__F27BP" />
            <bitfield caption="Enable Filter n to Accept Messages bits" mask="0x80000000" name="FLTEN27" values="CFD1FLTCON6__FLTEN27" />
         </register>
         <register caption="Filter Control Register" name="CFD1FLTCON7" offset="0x7b0" rw="RW" size="4">
            <bitfield caption="Pointer to Object when Filter n hits bits" mask="0x0000001F" name="F28BP" values="CFD1FLTCON7__F28BP" />
            <bitfield caption="Enable Filter n to Accept Messages bits" mask="0x00000080" name="FLTEN28" values="CFD1FLTCON7__FLTEN28" />
            <bitfield caption="Pointer to Object when Filter n hits bits" mask="0x00001F00" name="F29BP" values="CFD1FLTCON7__F29BP" />
            <bitfield caption="Enable Filter n to Accept Messages bits" mask="0x00008000" name="FLTEN29" values="CFD1FLTCON7__FLTEN29" />
            <bitfield caption="Pointer to Object when Filter n hits bits" mask="0x001F0000" name="F30BP" values="CFD1FLTCON7__F30BP" />
            <bitfield caption="Enable Filter nto Accept Messages bits" mask="0x00800000" name="FLTEN30" values="CFD1FLTCON7__FLTEN30" />
            <bitfield caption="Pointer to Object when Filter n hits bits" mask="0x1F000000" name="F31BP" values="CFD1FLTCON7__F31BP" />
            <bitfield caption="Enable Filter n to Accept Messages bits" mask="0x80000000" name="FLTEN31" values="CFD1FLTCON7__FLTEN31" />
         </register>
         <register caption="" name="CFD1FLTOBJ0" offset="0x7c0" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="SID" />
            <bitfield mask="0x1FFFF800" name="EID" />
            <bitfield caption="Standard Identifier Filter bit" mask="0x20000000" name="SID11" values="CFD1FLTOBJ0__SID11" />
            <bitfield caption="Extended Identifier Enable bit" mask="0x40000000" name="EXIDE" values="CFD1FLTOBJ0__EXIDE" />
         </register>
         <register caption="" name="CFD1MASK0" offset="0x7d0" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="MSID" />
            <bitfield mask="0x1FFFF800" name="MEID" />
            <bitfield caption="Standard Identifier Mask bit" mask="0x20000000" name="MSID11" values="CFD1MASK0__MSID11" />
            <bitfield caption="Identifier Receive Mode bit" mask="0x40000000" name="MIDE" values="CFD1MASK0__MIDE" />
         </register>
         <register caption="Filter Object Registe" name="CFD1FLTOBJ1" offset="0x7e0" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="SID" />
            <bitfield mask="0x1FFFF800" name="EID" />
            <bitfield caption="Standard Identifier Filter bit" mask="0x20000000" name="SID11" values="CFD1FLTOBJ1__SID11" />
            <bitfield caption="Extended Identifier Enable bit" mask="0x40000000" name="EXIDE" values="CFD1FLTOBJ1__EXIDE" />
         </register>
         <register caption="Filter Object Registe" name="CFD1MASK1" offset="0x7f0" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="MSID" />
            <bitfield mask="0x1FFFF800" name="MEID" />
            <bitfield caption="Standard Identifier Mask bit" mask="0x20000000" name="MSID11" values="CFD1MASK1__MSID11" />
            <bitfield caption="Identifier Receive Mode bit" mask="0x40000000" name="MIDE" values="CFD1MASK1__MIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1FLTOBJ2" offset="0x800" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="SID" />
            <bitfield mask="0x1FFFF800" name="EID" />
            <bitfield caption="Standard Identifier Filter bit" mask="0x20000000" name="SID11" values="CFD1FLTOBJ2__SID11" />
            <bitfield caption="Extended Identifier Enable bit" mask="0x40000000" name="EXIDE" values="CFD1FLTOBJ2__EXIDE" />
         </register>
         <register caption="" name="CFD1MASK2" offset="0x810" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="MSID" />
            <bitfield mask="0x1FFFF800" name="MEID" />
            <bitfield caption="Standard Identifier Mask bit" mask="0x20000000" name="MSID11" values="CFD1MASK2__MSID11" />
            <bitfield caption="Identifier Receive Mode bit" mask="0x40000000" name="MIDE" values="CFD1MASK2__MIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1FLTOBJ3" offset="0x820" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="SID" />
            <bitfield mask="0x1FFFF800" name="EID" />
            <bitfield caption="Standard Identifier Filter bit" mask="0x20000000" name="SID11" values="CFD1FLTOBJ3__SID11" />
            <bitfield caption="Extended Identifier Enable bit" mask="0x40000000" name="EXIDE" values="CFD1FLTOBJ3__EXIDE" />
         </register>
         <register caption="" name="CFD1MASK3" offset="0x830" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="MSID" />
            <bitfield mask="0x1FFFF800" name="MEID" />
            <bitfield caption="Standard Identifier Mask bit" mask="0x20000000" name="MSID11" values="CFD1MASK3__MSID11" />
            <bitfield caption="Identifier Receive Mode bit" mask="0x40000000" name="MIDE" values="CFD1MASK3__MIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1FLTOBJ4" offset="0x840" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="SID" />
            <bitfield mask="0x1FFFF800" name="EID" />
            <bitfield caption="Standard Identifier Filter bit" mask="0x20000000" name="SID11" values="CFD1FLTOBJ4__SID11" />
            <bitfield caption="Extended Identifier Enable bit" mask="0x40000000" name="EXIDE" values="CFD1FLTOBJ4__EXIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1MASK4" offset="0x850" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="MSID" />
            <bitfield mask="0x1FFFF800" name="MEID" />
            <bitfield caption="Standard Identifier Mask bit" mask="0x20000000" name="MSID11" values="CFD1MASK4__MSID11" />
            <bitfield caption="Identifier Receive Mode bit" mask="0x40000000" name="MIDE" values="CFD1MASK4__MIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1FLTOBJ5" offset="0x860" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="SID" />
            <bitfield mask="0x1FFFF800" name="EID" />
            <bitfield caption="Standard Identifier Filter bit" mask="0x20000000" name="SID11" values="CFD1FLTOBJ5__SID11" />
            <bitfield caption="Extended Identifier Enable bit" mask="0x40000000" name="EXIDE" values="CFD1FLTOBJ5__EXIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1MASK5" offset="0x870" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="MSID" />
            <bitfield mask="0x1FFFF800" name="MEID" />
            <bitfield caption="Standard Identifier Mask bit" mask="0x20000000" name="MSID11" values="CFD1MASK5__MSID11" />
            <bitfield caption="Identifier Receive Mode bit" mask="0x40000000" name="MIDE" values="CFD1MASK5__MIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1FLTOBJ6" offset="0x880" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="SID" />
            <bitfield mask="0x1FFFF800" name="EID" />
            <bitfield caption="Standard Identifier Filter bit" mask="0x20000000" name="SID11" values="CFD1FLTOBJ6__SID11" />
            <bitfield caption="Extended Identifier Enable bit" mask="0x40000000" name="EXIDE" values="CFD1FLTOBJ6__EXIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1MASK6" offset="0x890" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="MSID" />
            <bitfield mask="0x1FFFF800" name="MEID" />
            <bitfield caption="Standard Identifier Mask bit" mask="0x20000000" name="MSID11" values="CFD1MASK6__MSID11" />
            <bitfield caption="Identifier Receive Mode bit" mask="0x40000000" name="MIDE" values="CFD1MASK6__MIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1FLTOBJ7" offset="0x8a0" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="SID" />
            <bitfield mask="0x1FFFF800" name="EID" />
            <bitfield caption="Standard Identifier Filter bit" mask="0x20000000" name="SID11" values="CFD1FLTOBJ7__SID11" />
            <bitfield caption="Extended Identifier Enable bit" mask="0x40000000" name="EXIDE" values="CFD1FLTOBJ7__EXIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1MASK7" offset="0x8b0" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="MSID" />
            <bitfield mask="0x1FFFF800" name="MEID" />
            <bitfield caption="Standard Identifier Mask bit" mask="0x20000000" name="MSID11" values="CFD1MASK7__MSID11" />
            <bitfield caption="Identifier Receive Mode bit" mask="0x40000000" name="MIDE" values="CFD1MASK7__MIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1FLTOBJ8" offset="0x8c0" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="SID" />
            <bitfield mask="0x1FFFF800" name="EID" />
            <bitfield caption="Standard Identifier Filter bit" mask="0x20000000" name="SID11" values="CFD1FLTOBJ8__SID11" />
            <bitfield caption="Extended Identifier Enable bit" mask="0x40000000" name="EXIDE" values="CFD1FLTOBJ8__EXIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1MASK8" offset="0x8d0" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="MSID" />
            <bitfield mask="0x1FFFF800" name="MEID" />
            <bitfield caption="Standard Identifier Mask bit" mask="0x20000000" name="MSID11" values="CFD1MASK8__MSID11" />
            <bitfield caption="Identifier Receive Mode bit" mask="0x40000000" name="MIDE" values="CFD1MASK8__MIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1FLTOBJ9" offset="0x8e0" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="SID" />
            <bitfield mask="0x1FFFF800" name="EID" />
            <bitfield caption="Standard Identifier Filter bit" mask="0x20000000" name="SID11" values="CFD1FLTOBJ9__SID11" />
            <bitfield caption="Extended Identifier Enable bit" mask="0x40000000" name="EXIDE" values="CFD1FLTOBJ9__EXIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1MASK9" offset="0x8f0" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="MSID" />
            <bitfield mask="0x1FFFF800" name="MEID" />
            <bitfield caption="Standard Identifier Mask bit" mask="0x20000000" name="MSID11" values="CFD1MASK9__MSID11" />
            <bitfield caption="Identifier Receive Mode bit" mask="0x40000000" name="MIDE" values="CFD1MASK9__MIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1FLTOBJ10" offset="0x900" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="SID" />
            <bitfield mask="0x1FFFF800" name="EID" />
            <bitfield caption="Standard Identifier Filter bit" mask="0x20000000" name="SID11" values="CFD1FLTOBJ10__SID11" />
            <bitfield caption="Extended Identifier Enable bit" mask="0x40000000" name="EXIDE" values="CFD1FLTOBJ10__EXIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1MASK10" offset="0x910" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="MSID" />
            <bitfield mask="0x1FFFF800" name="MEID" />
            <bitfield caption="Standard Identifier Mask bit" mask="0x20000000" name="MSID11" values="CFD1MASK10__MSID11" />
            <bitfield caption="Identifier Receive Mode bit" mask="0x40000000" name="MIDE" values="CFD1MASK10__MIDE" />
         </register>
         <register caption="Filter Object Registe" name="CFD1FLTOBJ11" offset="0x920" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="SID" />
            <bitfield mask="0x1FFFF800" name="EID" />
            <bitfield caption="Standard Identifier Filter bit" mask="0x20000000" name="SID11" values="CFD1FLTOBJ11__SID11" />
            <bitfield caption="Extended Identifier Enable bit" mask="0x40000000" name="EXIDE" values="CFD1FLTOBJ11__EXIDE" />
         </register>
         <register caption="Filter Object Registe" name="CFD1MASK11" offset="0x930" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="MSID" />
            <bitfield mask="0x1FFFF800" name="MEID" />
            <bitfield caption="Standard Identifier Mask bit" mask="0x20000000" name="MSID11" values="CFD1MASK11__MSID11" />
            <bitfield caption="Identifier Receive Mode bit" mask="0x40000000" name="MIDE" values="CFD1MASK11__MIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1FLTOBJ12" offset="0x940" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="SID" />
            <bitfield mask="0x1FFFF800" name="EID" />
            <bitfield caption="Standard Identifier Filter bit" mask="0x20000000" name="SID11" values="CFD1FLTOBJ12__SID11" />
            <bitfield caption="Extended Identifier Enable bit" mask="0x40000000" name="EXIDE" values="CFD1FLTOBJ12__EXIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1MASK12" offset="0x950" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="MSID" />
            <bitfield mask="0x1FFFF800" name="MEID" />
            <bitfield caption="Standard Identifier Mask bit" mask="0x20000000" name="MSID11" values="CFD1MASK12__MSID11" />
            <bitfield caption="Identifier Receive Mode bit" mask="0x40000000" name="MIDE" values="CFD1MASK12__MIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1FLTOBJ13" offset="0x960" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="SID" />
            <bitfield mask="0x1FFFF800" name="EID" />
            <bitfield caption="Standard Identifier Filter bit" mask="0x20000000" name="SID11" values="CFD1FLTOBJ13__SID11" />
            <bitfield caption="Extended Identifier Enable bit" mask="0x40000000" name="EXIDE" values="CFD1FLTOBJ13__EXIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1MASK13" offset="0x970" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="MSID" />
            <bitfield mask="0x1FFFF800" name="MEID" />
            <bitfield caption="Standard Identifier Mask bit" mask="0x20000000" name="MSID11" values="CFD1MASK13__MSID11" />
            <bitfield caption="Identifier Receive Mode bit" mask="0x40000000" name="MIDE" values="CFD1MASK13__MIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1FLTOBJ14" offset="0x980" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="SID" />
            <bitfield mask="0x1FFFF800" name="EID" />
            <bitfield caption="Standard Identifier Filter bit" mask="0x20000000" name="SID11" values="CFD1FLTOBJ14__SID11" />
            <bitfield caption="Extended Identifier Enable bit" mask="0x40000000" name="EXIDE" values="CFD1FLTOBJ14__EXIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1MASK14" offset="0x990" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="MSID" />
            <bitfield mask="0x1FFFF800" name="MEID" />
            <bitfield caption="Standard Identifier Mask bit" mask="0x20000000" name="MSID11" values="CFD1MASK14__MSID11" />
            <bitfield caption="Identifier Receive Mode bit" mask="0x40000000" name="MIDE" values="CFD1MASK14__MIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1FLTOBJ15" offset="0x9a0" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="SID" />
            <bitfield mask="0x1FFFF800" name="EID" />
            <bitfield caption="Standard Identifier Filter bit" mask="0x20000000" name="SID11" values="CFD1FLTOBJ15__SID11" />
            <bitfield caption="Extended Identifier Enable bit" mask="0x40000000" name="EXIDE" values="CFD1FLTOBJ15__EXIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1MASK15" offset="0x9b0" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="MSID" />
            <bitfield mask="0x1FFFF800" name="MEID" />
            <bitfield caption="Standard Identifier Mask bit" mask="0x20000000" name="MSID11" values="CFD1MASK15__MSID11" />
            <bitfield caption="Identifier Receive Mode bit" mask="0x40000000" name="MIDE" values="CFD1MASK15__MIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1FLTOBJ16" offset="0x9c0" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="SID" />
            <bitfield mask="0x1FFFF800" name="EID" />
            <bitfield caption="Standard Identifier Filter bit" mask="0x20000000" name="SID11" values="CFD1FLTOBJ16__SID11" />
            <bitfield caption="Extended Identifier Enable bit" mask="0x40000000" name="EXIDE" values="CFD1FLTOBJ16__EXIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1MASK16" offset="0x9d0" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="MSID" />
            <bitfield mask="0x1FFFF800" name="MEID" />
            <bitfield caption="Standard Identifier Mask bit" mask="0x20000000" name="MSID11" values="CFD1MASK16__MSID11" />
            <bitfield caption="Identifier Receive Mode bit" mask="0x40000000" name="MIDE" values="CFD1MASK16__MIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1FLTOBJ17" offset="0x9e0" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="SID" />
            <bitfield mask="0x1FFFF800" name="EID" />
            <bitfield caption="Standard Identifier Filter bit" mask="0x20000000" name="SID11" values="CFD1FLTOBJ17__SID11" />
            <bitfield caption="Extended Identifier Enable bit" mask="0x40000000" name="EXIDE" values="CFD1FLTOBJ17__EXIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1MASK17" offset="0x9f0" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="MSID" />
            <bitfield mask="0x1FFFF800" name="MEID" />
            <bitfield caption="Standard Identifier Mask bit" mask="0x20000000" name="MSID11" values="CFD1MASK17__MSID11" />
            <bitfield caption="Identifier Receive Mode bit" mask="0x40000000" name="MIDE" values="CFD1MASK17__MIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1FLTOBJ18" offset="0xa00" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="SID" />
            <bitfield mask="0x1FFFF800" name="EID" />
            <bitfield caption="Standard Identifier Filter bit" mask="0x20000000" name="SID11" values="CFD1FLTOBJ18__SID11" />
            <bitfield caption="Extended Identifier Enable bit" mask="0x40000000" name="EXIDE" values="CFD1FLTOBJ18__EXIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1MASK18" offset="0xa10" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="MSID" />
            <bitfield mask="0x1FFFF800" name="MEID" />
            <bitfield caption="Standard Identifier Mask bit" mask="0x20000000" name="MSID11" values="CFD1MASK18__MSID11" />
            <bitfield caption="Identifier Receive Mode bit" mask="0x40000000" name="MIDE" values="CFD1MASK18__MIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1FLTOBJ19" offset="0xa20" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="SID" />
            <bitfield mask="0x1FFFF800" name="EID" />
            <bitfield caption="Standard Identifier Filter bit" mask="0x20000000" name="SID11" values="CFD1FLTOBJ19__SID11" />
            <bitfield caption="Extended Identifier Enable bit" mask="0x40000000" name="EXIDE" values="CFD1FLTOBJ19__EXIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1MASK19" offset="0xa30" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="MSID" />
            <bitfield mask="0x1FFFF800" name="MEID" />
            <bitfield caption="Standard Identifier Mask bit" mask="0x20000000" name="MSID11" values="CFD1MASK19__MSID11" />
            <bitfield caption="Identifier Receive Mode bit" mask="0x40000000" name="MIDE" values="CFD1MASK19__MIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1FLTOBJ20" offset="0xa40" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="SID" />
            <bitfield mask="0x1FFFF800" name="EID" />
            <bitfield caption="Standard Identifier Filter bit" mask="0x20000000" name="SID11" values="CFD1FLTOBJ20__SID11" />
            <bitfield caption="Extended Identifier Enable bit" mask="0x40000000" name="EXIDE" values="CFD1FLTOBJ20__EXIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1MASK20" offset="0xa50" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="MSID" />
            <bitfield mask="0x1FFFF800" name="MEID" />
            <bitfield caption="Standard Identifier Mask bit" mask="0x20000000" name="MSID11" values="CFD1MASK20__MSID11" />
            <bitfield caption="Identifier Receive Mode bit" mask="0x40000000" name="MIDE" values="CFD1MASK20__MIDE" />
         </register>
         <register caption="Filter Object Registe" name="CFD1FLTOBJ21" offset="0xa60" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="SID" />
            <bitfield mask="0x1FFFF800" name="EID" />
            <bitfield caption="Standard Identifier Filter bit" mask="0x20000000" name="SID11" values="CFD1FLTOBJ21__SID11" />
            <bitfield caption="Extended Identifier Enable bit" mask="0x40000000" name="EXIDE" values="CFD1FLTOBJ21__EXIDE" />
         </register>
         <register caption="Filter Object Registe" name="CFD1MASK21" offset="0xa70" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="MSID" />
            <bitfield mask="0x1FFFF800" name="MEID" />
            <bitfield caption="Standard Identifier Mask bit" mask="0x20000000" name="MSID11" values="CFD1MASK21__MSID11" />
            <bitfield caption="Identifier Receive Mode bit" mask="0x40000000" name="MIDE" values="CFD1MASK21__MIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1FLTOBJ22" offset="0xa80" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="SID" />
            <bitfield mask="0x1FFFF800" name="EID" />
            <bitfield caption="Standard Identifier Filter bit" mask="0x20000000" name="SID11" values="CFD1FLTOBJ22__SID11" />
            <bitfield caption="Extended Identifier Enable bit" mask="0x40000000" name="EXIDE" values="CFD1FLTOBJ22__EXIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1MASK22" offset="0xa90" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="MSID" />
            <bitfield mask="0x1FFFF800" name="MEID" />
            <bitfield caption="Standard Identifier Mask bit" mask="0x20000000" name="MSID11" values="CFD1MASK22__MSID11" />
            <bitfield caption="Identifier Receive Mode bit" mask="0x40000000" name="MIDE" values="CFD1MASK22__MIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1FLTOBJ23" offset="0xaa0" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="SID" />
            <bitfield mask="0x1FFFF800" name="EID" />
            <bitfield caption="Standard Identifier Filter bit" mask="0x20000000" name="SID11" values="CFD1FLTOBJ23__SID11" />
            <bitfield caption="Extended Identifier Enable bit" mask="0x40000000" name="EXIDE" values="CFD1FLTOBJ23__EXIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1MASK23" offset="0xab0" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="MSID" />
            <bitfield mask="0x1FFFF800" name="MEID" />
            <bitfield caption="Standard Identifier Mask bit" mask="0x20000000" name="MSID11" values="CFD1MASK23__MSID11" />
            <bitfield caption="Identifier Receive Mode bit" mask="0x40000000" name="MIDE" values="CFD1MASK23__MIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1FLTOBJ24" offset="0xac0" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="SID" />
            <bitfield mask="0x1FFFF800" name="EID" />
            <bitfield caption="Standard Identifier Filter bit" mask="0x20000000" name="SID11" values="CFD1FLTOBJ24__SID11" />
            <bitfield caption="Extended Identifier Enable bit" mask="0x40000000" name="EXIDE" values="CFD1FLTOBJ24__EXIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1MASK24" offset="0xad0" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="MSID" />
            <bitfield mask="0x1FFFF800" name="MEID" />
            <bitfield caption="Standard Identifier Mask bit" mask="0x20000000" name="MSID11" values="CFD1MASK24__MSID11" />
            <bitfield caption="Identifier Receive Mode bit" mask="0x40000000" name="MIDE" values="CFD1MASK24__MIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1FLTOBJ25" offset="0xae0" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="SID" />
            <bitfield mask="0x1FFFF800" name="EID" />
            <bitfield caption="Standard Identifier Filter bit" mask="0x20000000" name="SID11" values="CFD1FLTOBJ25__SID11" />
            <bitfield caption="Extended Identifier Enable bit" mask="0x40000000" name="EXIDE" values="CFD1FLTOBJ25__EXIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1MASK25" offset="0xaf0" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="MSID" />
            <bitfield mask="0x1FFFF800" name="MEID" />
            <bitfield caption="Standard Identifier Mask bit" mask="0x20000000" name="MSID11" values="CFD1MASK25__MSID11" />
            <bitfield caption="Identifier Receive Mode bit" mask="0x40000000" name="MIDE" values="CFD1MASK25__MIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1FLTOBJ26" offset="0xb00" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="SID" />
            <bitfield mask="0x1FFFF800" name="EID" />
            <bitfield caption="Standard Identifier Filter bit" mask="0x20000000" name="SID11" values="CFD1FLTOBJ26__SID11" />
            <bitfield caption="Extended Identifier Enable bit" mask="0x40000000" name="EXIDE" values="CFD1FLTOBJ26__EXIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1MASK26" offset="0xb10" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="MSID" />
            <bitfield mask="0x1FFFF800" name="MEID" />
            <bitfield caption="Standard Identifier Mask bit" mask="0x20000000" name="MSID11" values="CFD1MASK26__MSID11" />
            <bitfield caption="Identifier Receive Mode bit" mask="0x40000000" name="MIDE" values="CFD1MASK26__MIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1FLTOBJ27" offset="0xb20" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="SID" />
            <bitfield mask="0x1FFFF800" name="EID" />
            <bitfield caption="Standard Identifier Filter bit" mask="0x20000000" name="SID11" values="CFD1FLTOBJ27__SID11" />
            <bitfield caption="Extended Identifier Enable bit" mask="0x40000000" name="EXIDE" values="CFD1FLTOBJ27__EXIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1MASK27" offset="0xb30" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="MSID" />
            <bitfield mask="0x1FFFF800" name="MEID" />
            <bitfield caption="Standard Identifier Mask bit" mask="0x20000000" name="MSID11" values="CFD1MASK27__MSID11" />
            <bitfield caption="Identifier Receive Mode bit" mask="0x40000000" name="MIDE" values="CFD1MASK27__MIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1FLTOBJ28" offset="0xb40" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="SID" />
            <bitfield mask="0x1FFFF800" name="EID" />
            <bitfield caption="Standard Identifier Filter bit" mask="0x20000000" name="SID11" values="CFD1FLTOBJ28__SID11" />
            <bitfield caption="Extended Identifier Enable bit" mask="0x40000000" name="EXIDE" values="CFD1FLTOBJ28__EXIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1MASK28" offset="0xb50" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="MSID" />
            <bitfield mask="0x1FFFF800" name="MEID" />
            <bitfield caption="Standard Identifier Mask bit" mask="0x20000000" name="MSID11" values="CFD1MASK28__MSID11" />
            <bitfield caption="Identifier Receive Mode bit" mask="0x40000000" name="MIDE" values="CFD1MASK28__MIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1FLTOBJ29" offset="0xb60" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="SID" />
            <bitfield mask="0x1FFFF800" name="EID" />
            <bitfield caption="Standard Identifier Filter bit" mask="0x20000000" name="SID11" values="CFD1FLTOBJ29__SID11" />
            <bitfield caption="Extended Identifier Enable bit" mask="0x40000000" name="EXIDE" values="CFD1FLTOBJ29__EXIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1MASK29" offset="0xb70" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="MSID" />
            <bitfield mask="0x1FFFF800" name="MEID" />
            <bitfield caption="Standard Identifier Mask bit" mask="0x20000000" name="MSID11" values="CFD1MASK29__MSID11" />
            <bitfield caption="Identifier Receive Mode bit" mask="0x40000000" name="MIDE" values="CFD1MASK29__MIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1FLTOBJ30" offset="0xb80" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="SID" />
            <bitfield mask="0x1FFFF800" name="EID" />
            <bitfield caption="Standard Identifier Filter bit" mask="0x20000000" name="SID11" values="CFD1FLTOBJ30__SID11" />
            <bitfield caption="Extended Identifier Enable bit" mask="0x40000000" name="EXIDE" values="CFD1FLTOBJ30__EXIDE" />
         </register>
         <register caption="Filter Object Register" name="CFD1MASK30" offset="0xb90" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="MSID" />
            <bitfield mask="0x1FFFF800" name="MEID" />
            <bitfield caption="Standard Identifier Mask bit" mask="0x20000000" name="MSID11" values="CFD1MASK30__MSID11" />
            <bitfield caption="Identifier Receive Mode bit" mask="0x40000000" name="MIDE" values="CFD1MASK30__MIDE" />
         </register>
         <register caption="Filter Object Registe" name="CFD1FLTOBJ31" offset="0xba0" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="SID" />
            <bitfield mask="0x1FFFF800" name="EID" />
            <bitfield caption="Standard Identifier Filter bit" mask="0x20000000" name="SID11" values="CFD1FLTOBJ31__SID11" />
            <bitfield caption="Extended Identifier Enable bit" mask="0x40000000" name="EXIDE" values="CFD1FLTOBJ31__EXIDE" />
         </register>
         <register caption="Filter Object Registe" name="CFD1MASK31" offset="0xbb0" rw="RW" size="4">
            <bitfield mask="0x000007FF" name="MSID" />
            <bitfield mask="0x1FFFF800" name="MEID" />
            <bitfield caption="Standard Identifier Mask bit" mask="0x20000000" name="MSID11" values="CFD1MASK31__MSID11" />
            <bitfield caption="Identifier Receive Mode bit" mask="0x40000000" name="MIDE" values="CFD1MASK31__MIDE" />
         </register>
      </register-group>
      <value-group caption="Device Net Filter Bit Number bits" name="CFD1CON__DNCNT">
         <value caption="Invalid Selection (compare with EID)" name="" value="11111-10011" />
         <value caption="Compare up to data byte 0(7-0) and Byte 1(7-0) and Byte 2(6) with EID17" name="" value="0x12" />
         <value caption="Compare up to data byte 0(7-0) and Byte 1(7-0) and Byte 2(7) with EID(0-16)" name="" value="0x11" />
         <value caption="Compare up to data byte 0(7-0) and data byte 1(7-0) with EID(0-15)" name="" value="0x10" />
         <value caption="Compare up to data byte 0(7-0) and data byte 1(7-1) with EID(0-14)" name="" value="0xf" />
         <value caption="Compare up to data byte 0(7-0) and data byte 1(7-2) with EID(0-13)" name="" value="0xe" />
         <value caption="Compare up to data byte 0(7-0) and data byte 1(7-3) with EID(0-12)" name="" value="0xd" />
         <value caption="Compare up to data byte 0(7-0) and data byte 1(7-4) with EID(0-11)" name="" value="0xc" />
         <value caption="Compare up to data byte 0(7-0) and data byte 1(7-5) with EID(0-10)" name="" value="0xb" />
         <value caption="Compare up to data byte 0(7-0) and data byte 1(7-6) with EID(0-9)" name="" value="0xa" />
         <value caption="Compare up to data byte 0(7-0) and data byte 1(7) with EID(0-8)" name="" value="0x9" />
         <value caption="Compare up to data byte 0(7-0) with EID(0-7)" name="" value="0x8" />
         <value caption="Compare up to data byte 0(7-1) with EID(0-6)" name="" value="0x7" />
         <value caption="Compare up to data byte 0(7-2) with EID(0-5)" name="" value="0x6" />
         <value caption="Compare up to data byte 0(7-3) with EID(0-4)" name="" value="0x5" />
         <value caption="Compare up to data byte 0(7-4) with EID(0-3)" name="" value="0x4" />
         <value caption="Compare up to data byte 0(7-5) with EID(0-2)" name="" value="0x3" />
         <value caption="Compare up to data byte 0(7-6) with EID(0-1)" name="" value="0x2" />
         <value caption="Compare up to data byte 0 bit 7 with EID0" name="" value="0x1" />
         <value caption="Do not compare data bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable ISO CRC in CAN FD Frames bit" name="CFD1CON__ISOCRCEN">
         <value caption="Include Stuff Bit Count in CRC Field and use Non-Zero CRC Initialization Vector" name="" value="0x1" />
         <value caption="Do not include Stuff Bit Count in CRC Field and use CRC Initialization Vector with all zeros" name="" value="0x0" />
      </value-group>
      <value-group caption="Protocol Exception Event Detection Disabled bit" name="CFD1CON__PXEDIS">
         <value caption="Protocol Exception is treated as a Form Error." name="" value="0x1" />
         <value caption="If a Protocol Exception is detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Module Clock Source Select bit" name="CFD1CON__CLKSEL0">
         <value caption="REFCLK4 is active when the CAN FD module is enabled" name="" value="0x1" />
         <value caption="SYSCLK is active when the CAN FD module is enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable CAN Bus Line Wake-up Filter bit" name="CFD1CON__WAKFIL">
         <value caption="Use CAN bus line filter for wake-up" name="" value="0x1" />
         <value caption="CAN bus line filter is not used for wake-up" name="" value="0x0" />
      </value-group>
      <value-group caption="Selectable Wake-up Filter Time bits" name="CFD1CON__WFT">
         <value caption="T11FILTER (Typical 600 ns)" name="" value="0x3" />
         <value caption="T10FILTER (Typical 375 ns)" name="" value="0x2" />
         <value caption="T01FILTER (Typical 187 ns)" name="" value="0x1" />
         <value caption="T00FILTER (Typical 100 ns)" name="" value="0x0" />
      </value-group>
      <value-group caption="CAN Module is Busy bit" name="CFD1CON__BUSY">
         <value caption="The CAN module is active" name="" value="0x1" />
         <value caption="The CAN module is inactive" name="" value="0x0" />
      </value-group>
      <value-group caption="Bit Rate Switching Disable bit" name="CFD1CON__BRSDIS">
         <value caption="Bit Rate Switching is Disabled" name="" value="0x1" />
         <value caption="Bit Rate Switching depends on BRS in the Transmit Message Object" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop-in-Idle Control bit" name="CFD1CON__SIDL">
         <value caption="Stop module operation in Idle mode" name="" value="0x1" />
         <value caption="Dont stop module operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable bit" name="CFD1CON__ON">
         <value caption="CAN module is enabled" name="" value="0x1" />
         <value caption="CAN module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Restrict Retransmission Attempts bit" name="CFD1CON__RTXAT">
         <value caption="Restricted retransmission attempts" name="" value="0x1" />
         <value caption="Unlimited number of retransmission attempts" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit ESI in Gateway Mode bit" name="CFD1CON__ESIGM">
         <value caption="ESI is transmitted as recessive when ESI of message is high or CAN controller error passive" name="" value="0x1" />
         <value caption="ESI reflects error status of CAN controller" name="" value="0x0" />
      </value-group>
      <value-group caption="Transition to Listen Only Mode on System Error bit" name="CFD1CON__SERR2LOM">
         <value caption="Transition to Listen Only Mode" name="" value="0x1" />
         <value caption="Transition to Restricted Operation Mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Store in Transmit Event FIFO bit" name="CFD1CON__STEF">
         <value caption="Save transmitted messages in TEF" name="" value="0x1" />
         <value caption="Dont save transmitted messages in TEF" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Transmit Queue bit" name="CFD1CON__TXQEN">
         <value caption="Enables Transmit Queue and reserves space in RAM" name="" value="0x1" />
         <value caption="Dont reserve space in RAM for Transmit Queue" name="" value="0x0" />
      </value-group>
      <value-group caption="Operation Mode Status bits" name="CFD1CON__OPMOD">
         <value caption="Module is Restricted Operation mode" name="" value="0x7" />
         <value caption="Module is Normal CAN 2.0 mode; error frames on CAN FD frames" name="" value="0x6" />
         <value caption="Module is in External Loopback mode" name="" value="0x5" />
         <value caption="Module is in Configuration mode" name="" value="0x4" />
         <value caption="Module is in Listen Only mode" name="" value="0x3" />
         <value caption="Module is in Internal Loopback mode" name="" value="0x2" />
         <value caption="Module is in Disable mode" name="" value="0x1" />
         <value caption="Module is in Normal CAN FD mode; supports mixing of Full CAN FD and Classic CAN 2.0 frames" name="" value="0x0" />
      </value-group>
      <value-group caption="Request Operation Mode bits" name="CFD1CON__REQOP">
         <value caption="Set Restricted Operation mode" name="" value="0x7" />
         <value caption="Set Normal CAN 2.0 mode; error frames on CAN FD frames" name="" value="0x6" />
         <value caption="Set External Loopback mode" name="" value="0x5" />
         <value caption="Set Configuration mode" name="" value="0x4" />
         <value caption="Set Listen Only mode" name="" value="0x3" />
         <value caption="Set Internal Loopback mode" name="" value="0x2" />
         <value caption="Set Disable mode" name="" value="0x1" />
         <value caption="Set Normal CAN FD mode; supports mixing of Full CAN FD and Classic CAN 2.0 frames" name="" value="0x0" />
      </value-group>
      <value-group caption="Abort All Pending Transmissions bit" name="CFD1CON__ABAT">
         <value caption="Signal all transmit buffers to abort transmission" name="" value="0x1" />
         <value caption="Module will clear this bit when all transmissions aborted" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Bandwidth Sharing bits" name="CFD1CON__TXBWS">
         <value caption="4096" name="" value="0xc" />
         <value caption="2048" name="" value="0xb" />
         <value caption="1024" name="" value="0xa" />
         <value caption="512" name="" value="0x9" />
         <value caption="256" name="" value="0x8" />
         <value caption="128" name="" value="0x7" />
         <value caption="64" name="" value="0x6" />
         <value caption="32" name="" value="0x5" />
         <value caption="16" name="" value="0x4" />
         <value caption="8" name="" value="0x3" />
         <value caption="4" name="" value="0x2" />
         <value caption="2" name="" value="0x1" />
         <value caption="No delay" name="" value="0x0" />
      </value-group>
      <value-group caption="Synchronization Jump Width bits" name="CFD1NBTCFG__SJW">
         <value caption="Length is 128 x Tq" name="" value="0x7f" />
         <value caption="Length is 1 x Tq" name="" value="0x0" />
      </value-group>
      <value-group caption="Time Segment 2 bits" name="CFD1NBTCFG__TSEG2">
         <value caption="Length is 128 x Tq" name="" value="0x1f" />
         <value caption="Length is 1 x Tq" name="" value="0x0" />
      </value-group>
      <value-group caption="Time Segment 1 bits" name="CFD1NBTCFG__TSEG1">
         <value caption="Length is 256 x Tq" name="" value="0xff" />
         <value caption="Length is 1 x Tq" name="" value="0x0" />
      </value-group>
      <value-group caption="Baud Rate Prescaler bits" name="CFD1NBTCFG__BRP">
         <value caption="Tq = 256/Fsys" name="" value="0xff" />
         <value caption="Tq = 1/Fsys" name="" value="0x0" />
      </value-group>
      <value-group caption="Synchronization Jump Width bits" name="CFD1DBTCFG__SJW">
         <value caption="Length is 16 x Tq" name="" value="0xf" />
         <value caption="Length is 15 x Tq" name="" value="0xe" />
         <value caption="Length is 14 x Tq" name="" value="0xd" />
         <value caption="Length is 13 x Tq" name="" value="0xc" />
         <value caption="Length is 12 x Tq" name="" value="0xb" />
         <value caption="Length is 11 x Tq" name="" value="0xa" />
         <value caption="Length is 10 x Tq" name="" value="0x9" />
         <value caption="Length is 9 x Tq" name="" value="0x8" />
         <value caption="Length is 8 x Tq" name="" value="0x7" />
         <value caption="Length is 7 x Tq" name="" value="0x6" />
         <value caption="Length is 6 x Tq" name="" value="0x5" />
         <value caption="Length is 5 x Tq" name="" value="0x4" />
         <value caption="Length is 4 x Tq" name="" value="0x3" />
         <value caption="Length is 3 x Tq" name="" value="0x2" />
         <value caption="Length is 2 x Tq" name="" value="0x1" />
         <value caption="Length is 1 x Tq" name="" value="0x0" />
      </value-group>
      <value-group caption="Time Segment 2 bits" name="CFD1DBTCFG__TSEG2">
         <value caption="Length is 16 x Tq" name="" value="0xf" />
         <value caption="Length is 15 x Tq" name="" value="0xe" />
         <value caption="Length is 14 x Tq" name="" value="0xd" />
         <value caption="Length is 13 x Tq" name="" value="0xc" />
         <value caption="Length is 12 x Tq" name="" value="0xb" />
         <value caption="Length is 11 x Tq" name="" value="0xa" />
         <value caption="Length is 10 x Tq" name="" value="0x9" />
         <value caption="Length is 9 x Tq" name="" value="0x8" />
         <value caption="Length is 8 x Tq" name="" value="0x7" />
         <value caption="Length is 7 x Tq" name="" value="0x6" />
         <value caption="Length is 6 x Tq" name="" value="0x5" />
         <value caption="Length is 5 x Tq" name="" value="0x4" />
         <value caption="Length is 4 x Tq" name="" value="0x3" />
         <value caption="Length is 3 x Tq" name="" value="0x2" />
         <value caption="Length is 2 x Tq" name="" value="0x1" />
         <value caption="Length is 1 x Tq" name="" value="0x0" />
      </value-group>
      <value-group caption="Time Segment 1 bits" name="CFD1DBTCFG__TSEG1">
         <value caption="Length is 32 x Tq" name="" value="0x1f" />
         <value caption="Length is 31 x Tq" name="" value="0x1e" />
         <value caption="Length is 30 x Tq" name="" value="0x1d" />
         <value caption="Length is 29 x Tq" name="" value="0x1c" />
         <value caption="Length is 28 x Tq" name="" value="0x1b" />
         <value caption="Length is 27 x Tq" name="" value="0x1a" />
         <value caption="Length is 26 x Tq" name="" value="0x19" />
         <value caption="Length is 25 x Tq" name="" value="0x18" />
         <value caption="Length is 24 x Tq" name="" value="0x17" />
         <value caption="Length is 23 x Tq" name="" value="0x16" />
         <value caption="Length is 22 x Tq" name="" value="0x15" />
         <value caption="Length is 21 x Tq" name="" value="0x14" />
         <value caption="Length is 20 x Tq" name="" value="0x13" />
         <value caption="Length is 19 x Tq" name="" value="0x12" />
         <value caption="Length is 18 x Tq" name="" value="0x11" />
         <value caption="Length is 17 x Tq" name="" value="0x10" />
         <value caption="Length is 16 x Tq" name="" value="0xf" />
         <value caption="Length is 15 x Tq" name="" value="0xe" />
         <value caption="Length is 14 x Tq" name="" value="0xd" />
         <value caption="Length is 13 x Tq" name="" value="0xc" />
         <value caption="Length is 12 x Tq" name="" value="0xb" />
         <value caption="Length is 11 x Tq" name="" value="0xa" />
         <value caption="Length is 10 x Tq" name="" value="0x9" />
         <value caption="Length is 9 x Tq" name="" value="0x8" />
         <value caption="Length is 8 x Tq" name="" value="0x7" />
         <value caption="Length is 7 x Tq" name="" value="0x6" />
         <value caption="Length is 6 x Tq" name="" value="0x5" />
         <value caption="Length is 5 x Tq" name="" value="0x4" />
         <value caption="Length is 4 x Tq" name="" value="0x3" />
         <value caption="Length is 3 x Tq" name="" value="0x2" />
         <value caption="Length is 2 x Tq" name="" value="0x1" />
         <value caption="Length is 1 x Tq" name="" value="0x0" />
      </value-group>
      <value-group caption="Baud Rate Prescaler bits" name="CFD1DBTCFG__BRP">
         <value caption="Tq is 256/Fsys" name="" value="0xff" />
         <value caption="Tq is 1/Fsys" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmitter Delay Compensation Value bits; Secondary Sample Point" name="CFD1TDC__TDCV">
         <value caption="63 x SYSCLK" name="" value="0x3f" />
         <value caption="62 x SYSCLK" name="" value="0x3e" />
         <value caption="61 x SYSCLK" name="" value="0x3d" />
         <value caption="60 x SYSCLK" name="" value="0x3c" />
         <value caption="59 x SYSCLK" name="" value="0x3b" />
         <value caption="58 x SYSCLK" name="" value="0x3a" />
         <value caption="57 x SYSCLK" name="" value="0x39" />
         <value caption="56 x SYSCLK" name="" value="0x38" />
         <value caption="55 x SYSCLK" name="" value="0x37" />
         <value caption="54 x SYSCLK" name="" value="0x36" />
         <value caption="53 x SYSCLK" name="" value="0x35" />
         <value caption="52 x SYSCLK" name="" value="0x34" />
         <value caption="51 x SYSCLK" name="" value="0x33" />
         <value caption="50 x SYSCLK" name="" value="0x32" />
         <value caption="49 x SYSCLK" name="" value="0x31" />
         <value caption="48 x SYSCLK" name="" value="0x30" />
         <value caption="47 x SYSCLK" name="" value="0x2f" />
         <value caption="46 x SYSCLK" name="" value="0x2e" />
         <value caption="45 x SYSCLK" name="" value="0x2d" />
         <value caption="44 x SYSCLK" name="" value="0x2c" />
         <value caption="43 x SYSCLK" name="" value="0x2b" />
         <value caption="42 x SYSCLK" name="" value="0x2a" />
         <value caption="41 x SYSCLK" name="" value="0x29" />
         <value caption="40 x SYSCLK" name="" value="0x28" />
         <value caption="39 x SYSCLK" name="" value="0x27" />
         <value caption="38 x SYSCLK" name="" value="0x26" />
         <value caption="37 x SYSCLK" name="" value="0x25" />
         <value caption="36 x SYSCLK" name="" value="0x24" />
         <value caption="35 x SYSCLK" name="" value="0x23" />
         <value caption="34 x SYSCLK" name="" value="0x22" />
         <value caption="33 x SYSCLK" name="" value="0x21" />
         <value caption="32 x SYSCLK" name="" value="0x20" />
         <value caption="31 x SYSCLK" name="" value="0x1f" />
         <value caption="30 x SYSCLK" name="" value="0x1e" />
         <value caption="29 x SYSCLK" name="" value="0x1d" />
         <value caption="28 x SYSCLK" name="" value="0x1c" />
         <value caption="27 x SYSCLK" name="" value="0x1b" />
         <value caption="26 x SYSCLK" name="" value="0x1a" />
         <value caption="25 x SYSCLK" name="" value="0x19" />
         <value caption="24 x SYSCLK" name="" value="0x18" />
         <value caption="23 x SYSCLK" name="" value="0x17" />
         <value caption="22 x SYSCLK" name="" value="0x16" />
         <value caption="21 x SYSCLK" name="" value="0x15" />
         <value caption="20 x SYSCLK" name="" value="0x14" />
         <value caption="19 x SYSCLK" name="" value="0x13" />
         <value caption="18 x SYSCLK" name="" value="0x12" />
         <value caption="17 x SYSCLK" name="" value="0x11" />
         <value caption="16 x SYSCLK" name="" value="0x10" />
         <value caption="15 x SYSCLK" name="" value="0xf" />
         <value caption="14 x SYSCLK" name="" value="0xe" />
         <value caption="13 x SYSCLK" name="" value="0xd" />
         <value caption="12 x SYSCLK" name="" value="0xc" />
         <value caption="11 x SYSCLK" name="" value="0xb" />
         <value caption="10 x SYSCLK" name="" value="0xa" />
         <value caption="9 x SYSCLK" name="" value="0x9" />
         <value caption="8 x SYSCLK" name="" value="0x8" />
         <value caption="7 x SYSCLK" name="" value="0x7" />
         <value caption="6 x SYSCLK" name="" value="0x6" />
         <value caption="5 x SYSCLK" name="" value="0x5" />
         <value caption="4 x SYSCLK" name="" value="0x4" />
         <value caption="3 x SYSCLK" name="" value="0x3" />
         <value caption="2 x SYSCLK" name="" value="0x2" />
         <value caption="1 x SYSCLK" name="" value="0x1" />
         <value caption="0 x SYSCLK" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmitter Delay Compensation Offset bits" name="CFD1TDC__TDCO">
         <value caption="63 x SYSCLK" name="" value="0x3f" />
         <value caption="62 x SYSCLK" name="" value="0x3e" />
         <value caption="61 x SYSCLK" name="" value="0x3d" />
         <value caption="60 x SYSCLK" name="" value="0x3c" />
         <value caption="59 x SYSCLK" name="" value="0x3b" />
         <value caption="58 x SYSCLK" name="" value="0x3a" />
         <value caption="57 x SYSCLK" name="" value="0x39" />
         <value caption="56 x SYSCLK" name="" value="0x38" />
         <value caption="55 x SYSCLK" name="" value="0x37" />
         <value caption="54 x SYSCLK" name="" value="0x36" />
         <value caption="53 x SYSCLK" name="" value="0x35" />
         <value caption="52 x SYSCLK" name="" value="0x34" />
         <value caption="51 x SYSCLK" name="" value="0x33" />
         <value caption="50 x SYSCLK" name="" value="0x32" />
         <value caption="49 x SYSCLK" name="" value="0x31" />
         <value caption="48 x SYSCLK" name="" value="0x30" />
         <value caption="47 x SYSCLK" name="" value="0x2f" />
         <value caption="46 x SYSCLK" name="" value="0x2e" />
         <value caption="45 x SYSCLK" name="" value="0x2d" />
         <value caption="44 x SYSCLK" name="" value="0x2c" />
         <value caption="43 x SYSCLK" name="" value="0x2b" />
         <value caption="42 x SYSCLK" name="" value="0x2a" />
         <value caption="41 x SYSCLK" name="" value="0x29" />
         <value caption="40 x SYSCLK" name="" value="0x28" />
         <value caption="39 x SYSCLK" name="" value="0x27" />
         <value caption="38 x SYSCLK" name="" value="0x26" />
         <value caption="37 x SYSCLK" name="" value="0x25" />
         <value caption="36 x SYSCLK" name="" value="0x24" />
         <value caption="35 x SYSCLK" name="" value="0x23" />
         <value caption="34 x SYSCLK" name="" value="0x22" />
         <value caption="33 x SYSCLK" name="" value="0x21" />
         <value caption="32 x SYSCLK" name="" value="0x20" />
         <value caption="31 x SYSCLK" name="" value="0x1f" />
         <value caption="30 x SYSCLK" name="" value="0x1e" />
         <value caption="29 x SYSCLK" name="" value="0x1d" />
         <value caption="28 x SYSCLK" name="" value="0x1c" />
         <value caption="27 x SYSCLK" name="" value="0x1b" />
         <value caption="26 x SYSCLK" name="" value="0x1a" />
         <value caption="25 x SYSCLK" name="" value="0x19" />
         <value caption="24 x SYSCLK" name="" value="0x18" />
         <value caption="23 x SYSCLK" name="" value="0x17" />
         <value caption="22 x SYSCLK" name="" value="0x16" />
         <value caption="21 x SYSCLK" name="" value="0x15" />
         <value caption="20 x SYSCLK" name="" value="0x14" />
         <value caption="19 x SYSCLK" name="" value="0x13" />
         <value caption="18 x SYSCLK" name="" value="0x12" />
         <value caption="17 x SYSCLK" name="" value="0x11" />
         <value caption="16 x SYSCLK" name="" value="0x10" />
         <value caption="15 x SYSCLK" name="" value="0xf" />
         <value caption="14 x SYSCLK" name="" value="0xe" />
         <value caption="13 x SYSCLK" name="" value="0xd" />
         <value caption="12 x SYSCLK" name="" value="0xc" />
         <value caption="11 x SYSCLK" name="" value="0xb" />
         <value caption="10 x SYSCLK" name="" value="0xa" />
         <value caption="9 x SYSCLK" name="" value="0x9" />
         <value caption="8 x SYSCLK" name="" value="0x8" />
         <value caption="7 x SYSCLK" name="" value="0x7" />
         <value caption="6 x SYSCLK" name="" value="0x6" />
         <value caption="5 x SYSCLK" name="" value="0x5" />
         <value caption="4 x SYSCLK" name="" value="0x4" />
         <value caption="3 x SYSCLK" name="" value="0x3" />
         <value caption="2 x SYSCLK" name="" value="0x2" />
         <value caption="1 x SYSCLK" name="" value="0x1" />
         <value caption="0 x SYSCLK" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmitter Delay Compensation Mode bits" name="CFD1TDC__TDCMOD">
         <value caption="Auto; measure delay and add CFDxDBTCFG.TSEG1; add TDCO" name="" value="0x2" />
         <value caption="Manual; Do not measure use TDCV plus TDCO from the register" name="" value="0x1" />
         <value caption="Disable" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable 12-Bit SID in CAN FD Base Format Messages bit" name="CFD1TDC__SID11EN">
         <value caption="RRS is used as SID11 in CAN FD base format messages: SID(11-0) = {SID(10-0)" name="" value="0x1" />
         <value caption="Do not use RRS; SID(10-0) according to ISO11898-1 2015" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Edge Filtering during Bus Integration state bit" name="CFD1TDC__EDGFLTEN">
         <value caption="Edge Filtering enabled" name="" value="0x1" />
         <value caption="Edge Filtering disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="CAN Time Base Counter Prescaler bits" name="CFD1TSCON__TBCPRE">
         <value caption="TBC increments every 1024 SYSCLK clock cycles" name="" value="0x1ff" />
         <value caption="TBC increments every 1 SYSCLK clock cycle" name="" value="0x0" />
      </value-group>
      <value-group caption="Time Base Counter Enable bit" name="CFD1TSCON__TBCEN">
         <value caption="Enable TBC" name="" value="0x1" />
         <value caption="Stop and reset TBC" name="" value="0x0" />
      </value-group>
      <value-group caption="Time Stamp EOF bit" name="CFD1TSCON__TSEOF">
         <value caption="Time Stamp when frame is taken valid (11898-1 10.7)" name="" value="0x1" />
         <value caption="Time Stamp at beginning of Frame (classical frame) at sample point of SOF / FD frame: see the TSRES bit" name="" value="0x0" />
      </value-group>
      <value-group caption="Time Stamp Resolution bit" name="CFD1TSCON__TSRES">
         <value caption="At sample point of the bit following the FDF bit" name="" value="0x1" />
         <value caption="At sample point of SOF" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt Flag Code bits" name="CFD1VEC__ICODE">
         <value caption="Transmit attempt interrupt (any bit in the CFDxTXATIF register is set)" name="" value="0x4a" />
         <value caption="Transmit event FIFO interrupt (any bit in the CFDxTEFIF register is set)" name="" value="0x49" />
         <value caption="Invalid message occurred (IVMIF/IE)" name="" value="0x48" />
         <value caption="CAN module mode change Occurred (MODIF/IE)" name="" value="0x47" />
         <value caption="CAN Timer Overflow (CTMRIF/IE)" name="" value="0x46" />
         <value caption="RX/TX MAB overflow/underflow (RX: message received before previous message was saved to memory; TX: cannot feed TX MAB fast enough to transmit consistent data.) (SERRIF/IE)" name="" value="0x45" />
         <value caption="Address error interrupt (illegal FIFO address presented to system) (SERRIF/IE)" name="" value="0x44" />
         <value caption="Receive FIFO overflow interrupt (any bit in CFDxRXOVIF set)" name="" value="0x43" />
         <value caption="Wake-up interrupt (WAKIF/WAKIE)" name="" value="0x42" />
         <value caption="Error interrupt (CERRIF/IE)" name="" value="0x41" />
         <value caption="No interrupt" name="" value="0x40" />
         <value caption="FIFO 31 interrupt (TFIF31 or RFIF31 set)" name="" value="0x1f" />
         <value caption="FIFO 30 interrupt (TFIF30 or RFIF30 set)" name="" value="0x1e" />
         <value caption="FIFO 29 interrupt (TFIF29 or RFIF29 set)" name="" value="0x1d" />
         <value caption="FIFO 28 interrupt (TFIF28 or RFIF28 set)" name="" value="0x1c" />
         <value caption="FIFO 27 interrupt (TFIF27 or RFIF27 set)" name="" value="0x1b" />
         <value caption="FIFO 26 interrupt (TFIF26 or RFIF26 set)" name="" value="0x1a" />
         <value caption="FIFO 25 interrupt (TFIF25 or RFIF25 set)" name="" value="0x19" />
         <value caption="FIFO 24 interrupt (TFIF24 or RFIF24 set)" name="" value="0x18" />
         <value caption="FIFO 23 interrupt (TFIF23 or RFIF23 set)" name="" value="0x17" />
         <value caption="FIFO 22 interrupt (TFIF22 or RFIF22 set)" name="" value="0x16" />
         <value caption="FIFO 21 interrupt (TFIF21 or RFIF21 set)" name="" value="0x15" />
         <value caption="FIFO 20 interrupt (TFIF20 or RFIF20 set)" name="" value="0x14" />
         <value caption="FIFO 19 interrupt (TFIF19 or RFIF19 set)" name="" value="0x13" />
         <value caption="FIFO 18 interrupt (TFIF18 or RFIF18 set)" name="" value="0x12" />
         <value caption="FIFO 17 interrupt (TFIF17 or RFIF17 set)" name="" value="0x11" />
         <value caption="FIFO 16 interrupt (TFIF16 or RFIF16 set)" name="" value="0x10" />
         <value caption="FIFO 15 interrupt (TFIF15 or RFIF15 set)" name="" value="0xf" />
         <value caption="FIFO 14 interrupt (TFIF14 or RFIF14 set)" name="" value="0xe" />
         <value caption="FIFO 13 interrupt (TFIF13 or RFIF13 set)" name="" value="0xd" />
         <value caption="FIFO 12 interrupt (TFIF12 or RFIF12 set)" name="" value="0xc" />
         <value caption="FIFO 11 interrupt (TFIF11 or RFIF11 set)" name="" value="0xb" />
         <value caption="FIFO 10 interrupt (TFIF10 or RFIF10 set)" name="" value="0xa" />
         <value caption="FIFO 9 interrupt (TFIF9 or RFIF9 set)" name="" value="0x9" />
         <value caption="FIFO 8 interrupt (TFIF8 or RFIF8 set)" name="" value="0x8" />
         <value caption="FIFO 7 interrupt (TFIF7 or RFIF7 set)" name="" value="0x7" />
         <value caption="FIFO 6 interrupt (TFIF6 or RFIF6 set)" name="" value="0x6" />
         <value caption="FIFO 5 interrupt (TFIF5 or RFIF5 set)" name="" value="0x5" />
         <value caption="FIFO 4 interrupt (TFIF4 or RFIF4 set)" name="" value="0x4" />
         <value caption="FIFO 3 interrupt (TFIF3 or RFIF3 set)" name="" value="0x3" />
         <value caption="FIFO 2 interrupt (TFIF2 or RFIF2 set)" name="" value="0x2" />
         <value caption="FIFO 1 interrupt (TFIF1 or RFIF1 set)" name="" value="0x1" />
         <value caption="FIFO 0 interrupt (TFIF0 set)" name="" value="0x0" />
      </value-group>
      <value-group caption="Filter Hit Number bits" name="CFD1VEC__FILHIT">
         <value caption="Filter 31" name="" value="0x1f" />
         <value caption="Filter 30" name="" value="0x1e" />
         <value caption="Filter 29" name="" value="0x1d" />
         <value caption="Filter 28" name="" value="0x1c" />
         <value caption="Filter 27" name="" value="0x1b" />
         <value caption="Filter 26" name="" value="0x1a" />
         <value caption="Filter 25" name="" value="0x19" />
         <value caption="Filter 24" name="" value="0x18" />
         <value caption="Filter 23" name="" value="0x17" />
         <value caption="Filter 22" name="" value="0x16" />
         <value caption="Filter 21" name="" value="0x15" />
         <value caption="Filter 20" name="" value="0x14" />
         <value caption="Filter 19" name="" value="0x13" />
         <value caption="Filter 18" name="" value="0x12" />
         <value caption="Filter 17" name="" value="0x11" />
         <value caption="Filter 16" name="" value="0x10" />
         <value caption="Filter 15" name="" value="0xf" />
         <value caption="Filter 14" name="" value="0xe" />
         <value caption="Filter 13" name="" value="0xd" />
         <value caption="Filter 12" name="" value="0xc" />
         <value caption="Filter 11" name="" value="0xb" />
         <value caption="Filter 10" name="" value="0xa" />
         <value caption="Filter 9" name="" value="0x9" />
         <value caption="Filter 8" name="" value="0x8" />
         <value caption="Filter 7" name="" value="0x7" />
         <value caption="Filter 6" name="" value="0x6" />
         <value caption="Filter 5" name="" value="0x5" />
         <value caption="Filter 4" name="" value="0x4" />
         <value caption="Filter 3" name="" value="0x3" />
         <value caption="Filter 2" name="" value="0x2" />
         <value caption="Filter 1" name="" value="0x1" />
         <value caption="Filter 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Interrupt Flag Code bits" name="CFD1VEC__TXCODE">
         <value caption="No interrupt" name="" value="0x40" />
         <value caption="FIFO 31 Interrupt" name="" value="0x1f" />
         <value caption="FIFO 30 Interrupt" name="" value="0x1e" />
         <value caption="FIFO 29 Interrupt" name="" value="0x1d" />
         <value caption="FIFO 28 Interrupt" name="" value="0x1c" />
         <value caption="FIFO 27 Interrupt" name="" value="0x1b" />
         <value caption="FIFO 26 Interrupt" name="" value="0x1a" />
         <value caption="FIFO 25 Interrupt" name="" value="0x19" />
         <value caption="FIFO 24 Interrupt" name="" value="0x18" />
         <value caption="FIFO 23 Interrupt" name="" value="0x17" />
         <value caption="FIFO 22 Interrupt" name="" value="0x16" />
         <value caption="FIFO 21 Interrupt" name="" value="0x15" />
         <value caption="FIFO 20 Interrupt" name="" value="0x14" />
         <value caption="FIFO 19 Interrupt" name="" value="0x13" />
         <value caption="FIFO 18 Interrupt" name="" value="0x12" />
         <value caption="FIFO 17 Interrupt" name="" value="0x11" />
         <value caption="FIFO 16 Interrupt" name="" value="0x10" />
         <value caption="FIFO 15 Interrupt" name="" value="0xf" />
         <value caption="FIFO 14 Interrupt" name="" value="0xe" />
         <value caption="FIFO 13 Interrupt" name="" value="0xd" />
         <value caption="FIFO 12 Interrupt" name="" value="0xc" />
         <value caption="FIFO 11 Interrupt" name="" value="0xb" />
         <value caption="FIFO 10 Interrupt" name="" value="0xa" />
         <value caption="FIFO 9 Interrupt" name="" value="0x9" />
         <value caption="FIFO 8 Interrupt" name="" value="0x8" />
         <value caption="FIFO 7 Interrupt" name="" value="0x7" />
         <value caption="FIFO 6 Interrupt" name="" value="0x6" />
         <value caption="FIFO 5 Interrupt" name="" value="0x5" />
         <value caption="FIFO 4 Interrupt" name="" value="0x4" />
         <value caption="FIFO 3 Interrupt" name="" value="0x3" />
         <value caption="FIFO 2 Interrupt" name="" value="0x2" />
         <value caption="FIFO 1 Interrupt" name="" value="0x1" />
         <value caption="FIFO 0 Interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Interrupt Flag Code bits" name="CFD1VEC__RXCODE">
         <value caption="No interrupt" name="" value="0x40" />
         <value caption="FIFO 31 Interrupt" name="" value="0x1f" />
         <value caption="FIFO 30 Interrupt" name="" value="0x1e" />
         <value caption="FIFO 29 Interrupt" name="" value="0x1d" />
         <value caption="FIFO 28 Interrupt" name="" value="0x1c" />
         <value caption="FIFO 27 Interrupt" name="" value="0x1b" />
         <value caption="FIFO 26 Interrupt" name="" value="0x1a" />
         <value caption="FIFO 25 Interrupt" name="" value="0x19" />
         <value caption="FIFO 24 Interrupt" name="" value="0x18" />
         <value caption="FIFO 23 Interrupt" name="" value="0x17" />
         <value caption="FIFO 22 Interrupt" name="" value="0x16" />
         <value caption="FIFO 21 Interrupt" name="" value="0x15" />
         <value caption="FIFO 20 Interrupt" name="" value="0x14" />
         <value caption="FIFO 19 Interrupt" name="" value="0x13" />
         <value caption="FIFO 18 Interrupt" name="" value="0x12" />
         <value caption="FIFO 17 Interrupt" name="" value="0x11" />
         <value caption="FIFO 16 Interrupt" name="" value="0x10" />
         <value caption="FIFO 15 Interrupt" name="" value="0xf" />
         <value caption="FIFO 14 Interrupt" name="" value="0xe" />
         <value caption="FIFO 13 Interrupt" name="" value="0xd" />
         <value caption="FIFO 12 Interrupt" name="" value="0xc" />
         <value caption="FIFO 11 Interrupt" name="" value="0xb" />
         <value caption="FIFO 10 Interrupt" name="" value="0xa" />
         <value caption="FIFO 9 Interrupt" name="" value="0x9" />
         <value caption="FIFO 8 Interrupt" name="" value="0x8" />
         <value caption="FIFO 7 Interrupt" name="" value="0x7" />
         <value caption="FIFO 6 Interrupt" name="" value="0x6" />
         <value caption="FIFO 5 Interrupt" name="" value="0x5" />
         <value caption="FIFO 4 Interrupt" name="" value="0x4" />
         <value caption="FIFO 3 Interrupt" name="" value="0x3" />
         <value caption="FIFO 2 Interrupt" name="" value="0x2" />
         <value caption="FIFO 1 Interrupt" name="" value="0x1" />
         <value caption="Reserved. FIFO 0 cant receive." name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Object Interrupt Flag bit" name="CFD1INT__TXIF">
         <value caption="Transmit object interrupt pending" name="" value="0x1" />
         <value caption="No transmit object interrupts pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Object Interrupt Flag bit" name="CFD1INT__RXIF">
         <value caption="Receive object interrupt pending" name="" value="0x1" />
         <value caption="No receive object interrupts pending" name="" value="0x0" />
      </value-group>
      <value-group caption="CAN Timer Overflow Interrupt Flag bit" name="CFD1INT__TBCIF">
         <value caption="TBC has overflowed" name="" value="0x1" />
         <value caption="TBC did not overflow" name="" value="0x0" />
      </value-group>
      <value-group caption="CAN Mode Change Interrupt Flag bit" name="CFD1INT__MODIF">
         <value caption="CAN module mode change occurred (OPMOD has changed to reflect the REQOP bits)" name="" value="0x1" />
         <value caption="No mode change occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Event FIFO Interrupt Flag bit" name="CFD1INT__TEFIF">
         <value caption="Receive buffer overflow occurred" name="" value="0x1" />
         <value caption="No receive buffer overflow has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Attempt Interrupt Flag bit" name="CFD1INT__TXATIF">
         <value caption="A transmit interrupt is pending in one or more of the designated 32 FIFOs denoted by which of the 32 bits in the CFDxTXATIF register are set" name="" value="0x1" />
         <value caption="No transmit FIFO interrupts are pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Object Overflow Interrupt Flag bit" name="CFD1INT__RXOVIF">
         <value caption="Receive object overflow occurred" name="" value="0x1" />
         <value caption="No receive object overflow has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="System Error Interrupt Flag bit" name="CFD1INT__SERRIF">
         <value caption="A system error occurred (collision on dual-port RAM)" name="" value="0x1" />
         <value caption="No system error occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="CAN Bus Error Interrupt Flag bit" name="CFD1INT__CERRIF">
         <value caption="A CAN bus error interrupt is pending" name="" value="0x1" />
         <value caption="No CAN bus error interrupts are pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Bus Wake Up Activity Interrupt Flag bit" name="CFD1INT__WAKIF">
         <value caption="A wake-up interrupt is pending" name="" value="0x1" />
         <value caption="No wake-up interrupts are pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Invalid Message Interrupt Flag bit" name="CFD1INT__IVMIF">
         <value caption="An invalid message interrupt is pending" name="" value="0x1" />
         <value caption="No invalid message interrupts are pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Object Interrupt Enable bit" name="CFD1INT__TXIE">
         <value caption="Interrupts are enabled" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Object Interrupt Enable bit" name="CFD1INT__RXIE">
         <value caption="Interrupts are enabled" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="CAN Timer Interrupt Enable bit" name="CFD1INT__TBCIE">
         <value caption="Interrupts are enabled" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Mode Change Interrupt Enable bit" name="CFD1INT__MODIE">
         <value caption="Interrupts are enabled" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Event FIFO Interrupt Enable bit" name="CFD1INT__TEFIE">
         <value caption="Interrupts are enabled" name="" value="0x1" />
      </value-group>
      <value-group caption="Transmit Attempt Interrupt Enable bit" name="CFD1INT__TXATIE">
         <value caption="Interrupts are enabled" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Overflow Interrupt Enable bit" name="CFD1INT__RXOVIE">
         <value caption="Interrupts are enabled" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="System Error Interrupt Enable bit" name="CFD1INT__SERRIE">
         <value caption="Interrupts are enabled" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="CAN Bus Error Interrupt Enable bit" name="CFD1INT__CERRIE">
         <value caption="Interrupts are enabled" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Bus Wake Up Activity Interrupt Enable bit" name="CFD1INT__WAKIE">
         <value caption="Interrupts are enabled" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Invalid Message Interrupt Enable bit" name="CFD1INT__IVMIE">
         <value caption="Interrupts are enabled" name="" value="0x1" />
         <value caption="Interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Interrupt Pending bits" name="CFD1RXIF__RFIF">
         <value caption="One or more enabled receive FIFO interrupts are pending" name="" value="0x1" />
         <value caption="No enabled receive FIFO interrupts are pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO/Transmit Queue Interrupt Pending bits" name="CFD1TXIF__TFIF">
         <value caption="One or more enabled transmit FIFO/Transmit Queue interrupts are pending" name="" value="0x1" />
         <value caption="No enabled transmit FIFO/Transmit Queue interrupt are pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive FIFO Overflow Interrupt Pending bits" name="CFD1RXOVIF__RFOVIF">
         <value caption="Interrupt is pending" name="" value="0x1" />
         <value caption="Interrupt not pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit FIFO/Transmit Queue Attempt Interrupt Pending bits" name="CFD1TXATIF__TFATIF">
         <value caption="A transmit interrupt is pending in one or more of the designated 32 FIFOs denoted by which of the 32 bits in the CFDxTXATIF register are set" name="" value="0x1" />
         <value caption="No transmit FIFO interrupts are pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Error Counter bits" name="CFD1TREC__RERRCNT">
         <value caption="Greater than or equal to 255 Receive errors" name="" value="0xff" />
         <value caption="254 receive errors" name="" value="0xfe" />
         <value caption="1 receive error" name="" value="0x1" />
         <value caption="No receive errors" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Error Counter bits" name="CFD1TREC__TERRCNT">
         <value caption="Greater than or equal to 255 Transmit errors." name="" value="0xff" />
         <value caption="254 Transmit errors" name="" value="0xfe" />
         <value caption="1 transmit error" name="" value="0x1" />
         <value caption="No transmit errors" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmitter or Receiver is in Error State Warning bit" name="CFD1TREC__EWARN">
         <value caption="TXWARN or RXWARN is set" name="" value="0x1" />
         <value caption="No transmit or receive warnings" name="" value="0x0" />
      </value-group>
      <value-group caption="Receiver in Error State Warning bit (128 greater than RERRCNT greater than 95)" name="CFD1TREC__RXWARN">
         <value caption="Indicates that the number of receives errors is less than 128" name="" value="0x1" />
         <value caption="Indicates that receive errors are greater than or equal to 95" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmitter in Error State Warning bit (128 greater than TERRCNT greater than 95)" name="CFD1TREC__TXWARN">
         <value caption="Indicates that the number of transmit errors are less than 128" name="" value="0x1" />
         <value caption="Indicates that transmit errors are greater than or equal to 95" name="" value="0x0" />
      </value-group>
      <value-group caption="Receiver in Error State Bus Passive bit (RERRCNT greater than 127)" name="CFD1TREC__RXBP">
         <value caption="Indicates that the number of receive errors is greater than 127." name="" value="0x1" />
         <value caption="Indicates that transmit errors are less than or equal to 127" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmitter in Error State Bus Passive bit (TERRCNT greater than 127)" name="CFD1TREC__TXBP">
         <value caption="Indicates that the number of transmit errors is greater than 127." name="" value="0x1" />
         <value caption="Indicates that transmit errors are less than or equal to 127" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmitter in Error State Bus Off bit (TERRCNT greater than 255)" name="CFD1TREC__TXBO">
         <value caption="Indicates that the number of transmit errors is greater than 255." name="" value="0x1" />
         <value caption="Indicates that transmit errors are less than 255" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Free Message Counter Status bits" name="CFD1BDIAG1__EFMSGCNT">
         <value caption="65536 error free messages since the last register read" name="" value="0xffff" />
         <value caption="0 error free messages since the last register read" name="" value="0x0" />
      </value-group>
      <value-group caption="Nominal Bit Logical 0 Error Status bit" name="CFD1BDIAG1__NBIT0ERR">
         <value caption="During the transmission of a nominal message" name="" value="0x1" />
         <value caption="No nominal bit logical 0 error occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Nominal Bit Logical 1 Error Status bit" name="CFD1BDIAG1__NBIT1ERR">
         <value caption="During the transmission of a nominal message (with the exception of the arbitration field)" name="" value="0x1" />
         <value caption="No nominal bit logical 1 error occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Not Acknowledged Error Status bit" name="CFD1BDIAG1__NACKERR">
         <value caption="A transmitted message was not acknowledged" name="" value="0x1" />
         <value caption="A transmitted message was acknowledged" name="" value="0x0" />
      </value-group>
      <value-group caption="Nominal Format Error Status bit" name="CFD1BDIAG1__NFORMERR">
         <value caption="A fixed format portion of a nominal received frame has the wrong format" name="" value="0x1" />
         <value caption="No nominal format error occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Nominal Stuffing Error Status bit" name="CFD1BDIAG1__NSTUFERR">
         <value caption="More than five equal bits in a sequence have occurred in a part of a nominal received message where this is not allowed" name="" value="0x1" />
         <value caption="No nominal bit stuffing errors have occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Nominal CRC Error Status bit" name="CFD1BDIAG1__NCRCERR">
         <value caption="The CRC checksum of a nominal received message was incorrect." name="" value="0x1" />
         <value caption="No nominal CRC received message error occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Bus Off Error Status bit" name="CFD1BDIAG1__TXBOERR">
         <value caption="Transmit error occurred and device enter Bus Off mode and automatically recovered" name="" value="0x1" />
         <value caption="No transmit Bus Off error occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Bit Logical 0 Error Status bit" name="CFD1BDIAG1__DBIT0ERR">
         <value caption="During the data transmission of a message the monitored bus value was recessive.  During Bus Off recovery, this status is set each time a sequence of 11 recessive bits has been monitored." name="" value="0x1" />
         <value caption="No data logical 0 bit transmission error occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Bit Logical 1 Error Status bit" name="CFD1BDIAG1__DBIT1ERR">
         <value caption="During the data transmission of a message (with the exception of the arbitration field)" name="" value="0x1" />
         <value caption="No data logical 1 bit transmission error occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Format Error Status bit" name="CFD1BDIAG1__DFORMERR">
         <value caption="Data fixed format portion of a received frame has the wrong format" name="" value="0x1" />
         <value caption="No format errors occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Stuffing Error Status bit" name="CFD1BDIAG1__DSTUFERR">
         <value caption="More than five equal bits in a sequence have occurred in a portion of a received message where this is not allowed" name="" value="0x1" />
         <value caption="No data received message errors" name="" value="0x0" />
      </value-group>
      <value-group caption="Data CRC Error Status bit" name="CFD1BDIAG1__DCRCERR">
         <value caption="CRC checksum of a received message was incorrect. The CRC of an incoming message does not match with the CRC calculated from the received data" name="" value="0x1" />
         <value caption="No received message data CRC error occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Error State Indicator (ESI) Flag Status bit" name="CFD1BDIAG1__ESI">
         <value caption="ESI flag of a received CAN FD message was set" name="" value="0x1" />
         <value caption="ESI flag of a received CAN FD message was not set" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Length Code (DLC) Mismatch Status bit" name="CFD1BDIAG1__DLCMM">
         <value caption="Payload size error. During a transmission or reception the Data Length Code exceeds the payload size of the FIFO element defined in the PLSIZE bits (CFDxFIFOCONn)." name="" value="0x1" />
         <value caption="No payload size error occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Event FIFO Not Empty Interrupt Enable bit" name="CFD1TEFCON__TEFNEIE">
         <value caption="Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Event FIFO Half Full Interrupt Enable bit" name="CFD1TEFCON__TEFHIE">
         <value caption="Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Event FIFO Full Interrupt Enable bit" name="CFD1TEFCON__TEFFIE">
         <value caption="Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Event FIFO Overflow Interrupt Enable bit" name="CFD1TEFCON__TEFOVIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Event FIFO Time Stamp Enable bit" name="CFD1TEFCON__TEFTSEN">
         <value caption="Time stamp elements in TEF" name="" value="0x1" />
         <value caption="Do not time stamp elements in TEF" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bit" name="CFD1TEFCON__FRESET">
         <value caption="FIFO will be reset when bit is set" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits" name="CFD1TEFCON__FSIZE">
         <value caption="FIFO is 32 messages deep" name="" value="0x1f" />
         <value caption="FIFO is 31 messages deep" name="" value="0x1e" />
         <value caption="FIFO is 30 messages deep" name="" value="0x1d" />
         <value caption="FIFO is 29 messages deep" name="" value="0x1c" />
         <value caption="FIFO is 28 messages deep" name="" value="0x1b" />
         <value caption="FIFO is 27 messages deep" name="" value="0x1a" />
         <value caption="FIFO is 26 messages deep" name="" value="0x19" />
         <value caption="FIFO is 25 messages deep" name="" value="0x18" />
         <value caption="FIFO is 24 messages deep" name="" value="0x17" />
         <value caption="FIFO is 23 messages deep" name="" value="0x16" />
         <value caption="FIFO is 22 messages deep" name="" value="0x15" />
         <value caption="FIFO is 21 messages deep" name="" value="0x14" />
         <value caption="FIFO is 20 messages deep" name="" value="0x13" />
         <value caption="FIFO is 19 messages deep" name="" value="0x12" />
         <value caption="FIFO is 18 messages deep" name="" value="0x11" />
         <value caption="FIFO is 17 messages deep" name="" value="0x10" />
         <value caption="FIFO is 16 messages deep" name="" value="0xf" />
         <value caption="FIFO is 15 messages deep" name="" value="0xe" />
         <value caption="FIFO is 14 messages deep" name="" value="0xd" />
         <value caption="FIFO is 13 messages deep" name="" value="0xc" />
         <value caption="FIFO is 12 messages deep" name="" value="0xb" />
         <value caption="FIFO is 11 messages deep" name="" value="0xa" />
         <value caption="FIFO is 10 messages deep" name="" value="0x9" />
         <value caption="FIFO is 9 messages deep" name="" value="0x8" />
         <value caption="FIFO is 8 messages deep" name="" value="0x7" />
         <value caption="FIFO is 7 messages deep" name="" value="0x6" />
         <value caption="FIFO is 6 messages deep" name="" value="0x5" />
         <value caption="FIFO is 5 messages deep" name="" value="0x4" />
         <value caption="FIFO is 4 messages deep" name="" value="0x3" />
         <value caption="FIFO is 3 messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Event FIFO Not Empty Interrupt Flag bit" name="CFD1TEFSTA__TEFNEIF">
         <value caption="FIFO is not empty (has at least one message)" name="" value="0x1" />
         <value caption="FIFO is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Event FIFO Half Full Interrupt Flag bit" name="CFD1TEFSTA__TEFHIF">
         <value caption="FIFO is greater than or equal to half full" name="" value="0x1" />
         <value caption="FIFO is less than half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Event FIFO Full Interrupt Flag bit" name="CFD1TEFSTA__TEFFIF">
         <value caption="FIFO is full" name="" value="0x1" />
         <value caption="FIFO is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Event FIFO Overflow Interrupt Flag bit" name="CFD1TEFSTA__TEFOVIF">
         <value caption="Overflow event has occurred" name="" value="0x1" />
         <value caption="No overflow event has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Queue Not Full Interrupt Enable bit" name="CFD1TXQCON__TXQNIE">
         <value caption="Interrupt enabled for Transmit Queue not full" name="" value="0x1" />
         <value caption="Interrupt disabled for Transmit Queue not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Queue Empty Interrupt Enable bit" name="CFD1TXQCON__TXQEIE">
         <value caption="Interrupt enabled for Transmit Queue empty" name="" value="0x1" />
         <value caption="Interrupt disabled for Transmit Queue empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Attempts Exhausted Interrupt Enable bit" name="CFD1TXQCON__TXATIE">
         <value caption="Enable interrupt" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="TX Enable" name="CFD1TXQCON__TXEN">
         <value caption="Transmit Message Queue. This bit always reads as 1." name="" value="0x1" />
      </value-group>
      <value-group caption="Increment Head/Tail bit" name="CFD1TXQCON__UINC">
         <value caption="FIFO head will increment by a single message" name="" value="0x1" />
         <value caption="FIFO head will not increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request bit" name="CFD1TXQCON__TXREQ">
         <value caption="Requests sending a message; the bit will automatically clear when all the messages queued in the Transmit Queue are successfully sent" name="" value="0x1" />
         <value caption="Clearing the bit to 0 while set will request a message abort." name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bit" name="CFD1TXQCON__FRESET">
         <value caption="FIFO will be reset when bit is set; cleared by hardware when FIFO is reset. The user application should poll whether this bit is clear before taking any action." name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits" name="CFD1TXQCON__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x1f" />
         <value caption="Message priority 30" name="" value="0x1e" />
         <value caption="Message priority 29" name="" value="0x1d" />
         <value caption="Message priority 28" name="" value="0x1c" />
         <value caption="Message priority 27" name="" value="0x1b" />
         <value caption="Message priority 26" name="" value="0x1a" />
         <value caption="Message priority 25" name="" value="0x19" />
         <value caption="Message priority 24" name="" value="0x18" />
         <value caption="Message priority 23" name="" value="0x17" />
         <value caption="Message priority 22" name="" value="0x16" />
         <value caption="Message priority 21" name="" value="0x15" />
         <value caption="Message priority 20" name="" value="0x14" />
         <value caption="Message priority 19" name="" value="0x13" />
         <value caption="Message priority 18" name="" value="0x12" />
         <value caption="Message priority 17" name="" value="0x11" />
         <value caption="Message priority 16" name="" value="0x10" />
         <value caption="Message priority 15" name="" value="0xf" />
         <value caption="Message priority 14" name="" value="0xe" />
         <value caption="Message priority 13" name="" value="0xd" />
         <value caption="Message priority 12" name="" value="0xc" />
         <value caption="Message priority 11" name="" value="0xb" />
         <value caption="Message priority 10" name="" value="0xa" />
         <value caption="Message priority 9" name="" value="0x9" />
         <value caption="Message priority 8" name="" value="0x8" />
         <value caption="Message priority 7" name="" value="0x7" />
         <value caption="Message priority 6" name="" value="0x6" />
         <value caption="Message priority 5" name="" value="0x5" />
         <value caption="Message priority 4" name="" value="0x4" />
         <value caption="Message priority 3" name="" value="0x3" />
         <value caption="Message priority 2" name="" value="0x2" />
         <value caption="Message priority 1" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Retransmission Attempts bits" name="CFD1TXQCON__TXAT">
         <value caption="Unlimited number of retransmission attempts" name="" value="0x2" />
         <value caption="Three retransmission attempts" name="" value="0x1" />
         <value caption="Disable retransmission attempts" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits" name="CFD1TXQCON__FSIZE">
         <value caption="FIFO is 32 Messages deep" name="" value="0x1f" />
         <value caption="FIFO is 31 Messages deep" name="" value="0x1e" />
         <value caption="FIFO is 30 Messages deep" name="" value="0x1d" />
         <value caption="FIFO is 29 Messages deep" name="" value="0x1c" />
         <value caption="FIFO is 28 Messages deep" name="" value="0x1b" />
         <value caption="FIFO is 27 Messages deep" name="" value="0x1a" />
         <value caption="FIFO is 26 Messages deep" name="" value="0x19" />
         <value caption="FIFO is 25 Messages deep" name="" value="0x18" />
         <value caption="FIFO is 24 Messages deep" name="" value="0x17" />
         <value caption="FIFO is 23 Messages deep" name="" value="0x16" />
         <value caption="FIFO is 22 Messages deep" name="" value="0x15" />
         <value caption="FIFO is 21 Messages deep" name="" value="0x14" />
         <value caption="FIFO is 20 Messages deep" name="" value="0x13" />
         <value caption="FIFO is 19 Messages deep" name="" value="0x12" />
         <value caption="FIFO is 18 Messages deep" name="" value="0x11" />
         <value caption="FIFO is 17 Messages deep" name="" value="0x10" />
         <value caption="FIFO is 16 Messages deep" name="" value="0xf" />
         <value caption="FIFO is 15 Messages deep" name="" value="0xe" />
         <value caption="FIFO is 14 Messages deep" name="" value="0xd" />
         <value caption="FIFO is 13 Messages deep" name="" value="0xc" />
         <value caption="FIFO is 12 Messages deep" name="" value="0xb" />
         <value caption="FIFO is 11 Messages deep" name="" value="0xa" />
         <value caption="FIFO is 10 Messages deep" name="" value="0x9" />
         <value caption="FIFO is 9 Messages deep" name="" value="0x8" />
         <value caption="FIFO is 8 Messages deep" name="" value="0x7" />
         <value caption="FIFO is 7 Messages deep" name="" value="0x6" />
         <value caption="FIFO is 6 Messages deep" name="" value="0x5" />
         <value caption="FIFO is 5 Messages deep" name="" value="0x4" />
         <value caption="FIFO is 4 Messages deep" name="" value="0x3" />
         <value caption="FIFO is 3 Messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 Messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 Message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Payload Size bits" name="CFD1TXQCON__PLSIZE">
         <value caption="64 data bytes" name="" value="0x7" />
         <value caption="48 data bytes" name="" value="0x6" />
         <value caption="32 data bytes" name="" value="0x5" />
         <value caption="24 data bytes" name="" value="0x4" />
         <value caption="20 data bytes" name="" value="0x3" />
         <value caption="16 data bytes" name="" value="0x2" />
         <value caption="12 data bytes" name="" value="0x1" />
         <value caption="8 data bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Queue Not Full Interrupt Flag bit" name="CFD1TXQSTA__TXQNIF">
         <value caption="Transmit Queue is not full" name="" value="0x1" />
         <value caption="Transmit Queue is full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Queue Empty Interrupt Flag bit" name="CFD1TXQSTA__TXQEIF">
         <value caption="Transmit Queue is empty" name="" value="0x1" />
         <value caption="Transmit Queue is not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Attempts Exhausted Interrupt Pending bit" name="CFD1TXQSTA__TXATIF">
         <value caption="Interrupt pending" name="" value="0x1" />
         <value caption="Interrupt Not pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Detected During Transmission bit" name="CFD1TXQSTA__TXERR">
         <value caption="A bus error occurred while the message was being sent" name="" value="0x1" />
         <value caption="A bus error did not occur while the message was being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Lost Arbitration Status bit" name="CFD1TXQSTA__TXLARB">
         <value caption="Message lost arbitration while being sent" name="" value="0x1" />
         <value caption="Message did not loose arbitration while being sent" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Aborted Status bit" name="CFD1TXQSTA__TXABT">
         <value caption="Message was aborted" name="" value="0x1" />
         <value caption="Message completed successfully" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" name="CFD1FIFOCON1__TFNRFNIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO not full / (TXEN is 0) Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO not full / (TXEN is 0) Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" name="CFD1FIFOCON1__TFHRFHIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO half empty / (TXEN is 0) Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO half empty / (TXEN is 0) Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" name="CFD1FIFOCON1__TFERFFIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO empty / (TXEN is 0) Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO empty / (TXEN is 0) Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="CFD1FIFOCON1__RXOVIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Attempts Exhausted Interrupt Enable bit" name="CFD1FIFOCON1__TXATIE">
         <value caption="Enable interrupt" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Received Message Time Stamp Enable bit" name="CFD1FIFOCON1__RXTSEN">
         <value caption="Capture time stamp in received message object in RAM." name="" value="0x1" />
         <value caption="Dont capture time stamp." name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="CFD1FIFOCON1__RTREN">
         <value caption="When a remote transmit is received" name="" value="0x1" />
         <value caption="When a remote transmit is received" name="" value="0x0" />
      </value-group>
      <value-group caption="TX / RX Buffer Selection bit" name="CFD1FIFOCON1__TXEN">
         <value caption="Transmit Message Object" name="" value="0x1" />
         <value caption="Receive Message Object" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head / Tail bit" name="CFD1FIFOCON1__UINC">
         <value caption="(TXEN is 1) The FIFO head will increment by a single message / (TXEN is 0) The FIFO tail will increment by a single message" name="" value="0x1" />
         <value caption="(TXEN is 1) The FIFO head will not increment by a single message / (TXEN is 0) The FIFO tail will not increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request bit" name="CFD1FIFOCON1__TXREQ">
         <value caption="(TXEN is 1) Requests sending a message; the bit will automatically clear when all the messages queued in the FIFO are successfully sent / (TXEN is 0) This bit has no effect." name="" value="0x1" />
         <value caption="(TXEN is 1) Clearing the bit to 0 while set will request a message abort. / (TXEN is 0) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bit" name="CFD1FIFOCON1__FRESET">
         <value caption="FIFO will be reset when bit is set; cleared by hardware when FIFO is reset. User should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits (EXPANDED)" name="CFD1FIFOCON1__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x1f" />
         <value caption="Message priority 30" name="" value="0x1e" />
         <value caption="Message priority 29" name="" value="0x1d" />
         <value caption="Message priority 28" name="" value="0x1c" />
         <value caption="Message priority 27" name="" value="0x1b" />
         <value caption="Message priority 26" name="" value="0x1a" />
         <value caption="Message priority 25" name="" value="0x19" />
         <value caption="Message priority 24" name="" value="0x18" />
         <value caption="Message priority 23" name="" value="0x17" />
         <value caption="Message priority 22" name="" value="0x16" />
         <value caption="Message priority 21" name="" value="0x15" />
         <value caption="Message priority 20" name="" value="0x14" />
         <value caption="Message priority 19" name="" value="0x13" />
         <value caption="Message priority 18" name="" value="0x12" />
         <value caption="Message priority 17" name="" value="0x11" />
         <value caption="Message priority 16" name="" value="0x10" />
         <value caption="Message priority 15" name="" value="0xf" />
         <value caption="Message priority 14" name="" value="0xe" />
         <value caption="Message priority 13" name="" value="0xd" />
         <value caption="Message priority 12" name="" value="0xc" />
         <value caption="Message priority 11" name="" value="0xb" />
         <value caption="Message priority 10" name="" value="0xa" />
         <value caption="Message priority 9" name="" value="0x9" />
         <value caption="Message priority 8" name="" value="0x8" />
         <value caption="Message priority 7" name="" value="0x7" />
         <value caption="Message priority 6" name="" value="0x6" />
         <value caption="Message priority 5" name="" value="0x5" />
         <value caption="Message priority 4" name="" value="0x4" />
         <value caption="Message priority 3" name="" value="0x3" />
         <value caption="Message priority 2" name="" value="0x2" />
         <value caption="Message priority 1" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Retransmission Attempts bits" name="CFD1FIFOCON1__TXAT">
         <value caption="Unlimited number of retransmission attempts" name="" value="0x2" />
         <value caption="Three retransmission attempts" name="" value="0x1" />
         <value caption="Disable retransmission attempts" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits" name="CFD1FIFOCON1__FSIZE">
         <value caption="FIFO is 32 Messages deep" name="" value="0x1f" />
         <value caption="FIFO is 31 Messages deep" name="" value="0x1e" />
         <value caption="FIFO is 30 Messages deep" name="" value="0x1d" />
         <value caption="FIFO is 29 Messages deep" name="" value="0x1c" />
         <value caption="FIFO is 28 Messages deep" name="" value="0x1b" />
         <value caption="FIFO is 27 Messages deep" name="" value="0x1a" />
         <value caption="FIFO is 26 Messages deep" name="" value="0x19" />
         <value caption="FIFO is 25 Messages deep" name="" value="0x18" />
         <value caption="FIFO is 24 Messages deep" name="" value="0x17" />
         <value caption="FIFO is 23 Messages deep" name="" value="0x16" />
         <value caption="FIFO is 22 Messages deep" name="" value="0x15" />
         <value caption="FIFO is 21 Messages deep" name="" value="0x14" />
         <value caption="FIFO is 20 Messages deep" name="" value="0x13" />
         <value caption="FIFO is 19 Messages deep" name="" value="0x12" />
         <value caption="FIFO is 18 Messages deep" name="" value="0x11" />
         <value caption="FIFO is 17 Messages deep" name="" value="0x10" />
         <value caption="FIFO is 16 Messages deep" name="" value="0xf" />
         <value caption="FIFO is 15 Messages deep" name="" value="0xe" />
         <value caption="FIFO is 14 Messages deep" name="" value="0xd" />
         <value caption="FIFO is 13 Messages deep" name="" value="0xc" />
         <value caption="FIFO is 12 Messages deep" name="" value="0xb" />
         <value caption="FIFO is 11 Messages deep" name="" value="0xa" />
         <value caption="FIFO is 10 Messages deep" name="" value="0x9" />
         <value caption="FIFO is 9 Messages deep" name="" value="0x8" />
         <value caption="FIFO is 8 Messages deep" name="" value="0x7" />
         <value caption="FIFO is 7 Messages deep" name="" value="0x6" />
         <value caption="FIFO is 6 Messages deep" name="" value="0x5" />
         <value caption="FIFO is 5 Messages deep" name="" value="0x4" />
         <value caption="FIFO is 4 Messages deep" name="" value="0x3" />
         <value caption="FIFO is 3 Messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 Messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 Message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Payload Size bits" name="CFD1FIFOCON1__PLSIZE">
         <value caption="64 data bytes" name="" value="0x7" />
         <value caption="48 data bytes" name="" value="0x6" />
         <value caption="32 data bytes" name="" value="0x5" />
         <value caption="24 data bytes" name="" value="0x4" />
         <value caption="20 data bytes" name="" value="0x3" />
         <value caption="16 data bytes" name="" value="0x2" />
         <value caption="12 data bytes" name="" value="0x1" />
         <value caption="8 data bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" name="CFD1FIFOCON2__TFNRFNIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO not full / (TXEN is 0) Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO not full / (TXEN is 0) Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" name="CFD1FIFOCON2__TFHRFHIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO half empty / (TXEN is 0) Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO half empty / (TXEN is 0) Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" name="CFD1FIFOCON2__TFERFFIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO empty / (TXEN is 0) Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO empty / (TXEN is 0) Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="CFD1FIFOCON2__RXOVIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Attempts Exhausted Interrupt Enable bit" name="CFD1FIFOCON2__TXATIE">
         <value caption="Enable interrupt" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Received Message Time Stamp Enable bit" name="CFD1FIFOCON2__RXTSEN">
         <value caption="Capture time stamp in received message object in RAM." name="" value="0x1" />
         <value caption="Dont capture time stamp." name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="CFD1FIFOCON2__RTREN">
         <value caption="When a remote transmit is received" name="" value="0x1" />
         <value caption="When a remote transmit is received" name="" value="0x0" />
      </value-group>
      <value-group caption="TX / RX Buffer Selection bit" name="CFD1FIFOCON2__TXEN">
         <value caption="Transmit Message Object" name="" value="0x1" />
         <value caption="Receive Message Object" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head / Tail bit" name="CFD1FIFOCON2__UINC">
         <value caption="(TXEN is 1) The FIFO head will increment by a single message / (TXEN is 0) The FIFO tail will increment by a single message" name="" value="0x1" />
         <value caption="(TXEN is 1) The FIFO head will not increment by a single message / (TXEN is 0) The FIFO tail will not increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request bit" name="CFD1FIFOCON2__TXREQ">
         <value caption="(TXEN is 1) Requests sending a message; the bit will automatically clear when all the messages queued in the FIFO are successfully sent / (TXEN is 0) This bit has no effect." name="" value="0x1" />
         <value caption="(TXEN is 1) Clearing the bit to 0 while set will request a message abort. / (TXEN is 0) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bit" name="CFD1FIFOCON2__FRESET">
         <value caption="FIFO will be reset when bit is set; cleared by hardware when FIFO is reset. User should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits (EXPANDED)" name="CFD1FIFOCON2__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x1f" />
         <value caption="Message priority 30" name="" value="0x1e" />
         <value caption="Message priority 29" name="" value="0x1d" />
         <value caption="Message priority 28" name="" value="0x1c" />
         <value caption="Message priority 27" name="" value="0x1b" />
         <value caption="Message priority 26" name="" value="0x1a" />
         <value caption="Message priority 25" name="" value="0x19" />
         <value caption="Message priority 24" name="" value="0x18" />
         <value caption="Message priority 23" name="" value="0x17" />
         <value caption="Message priority 22" name="" value="0x16" />
         <value caption="Message priority 21" name="" value="0x15" />
         <value caption="Message priority 20" name="" value="0x14" />
         <value caption="Message priority 19" name="" value="0x13" />
         <value caption="Message priority 18" name="" value="0x12" />
         <value caption="Message priority 17" name="" value="0x11" />
         <value caption="Message priority 16" name="" value="0x10" />
         <value caption="Message priority 15" name="" value="0xf" />
         <value caption="Message priority 14" name="" value="0xe" />
         <value caption="Message priority 13" name="" value="0xd" />
         <value caption="Message priority 12" name="" value="0xc" />
         <value caption="Message priority 11" name="" value="0xb" />
         <value caption="Message priority 10" name="" value="0xa" />
         <value caption="Message priority 9" name="" value="0x9" />
         <value caption="Message priority 8" name="" value="0x8" />
         <value caption="Message priority 7" name="" value="0x7" />
         <value caption="Message priority 6" name="" value="0x6" />
         <value caption="Message priority 5" name="" value="0x5" />
         <value caption="Message priority 4" name="" value="0x4" />
         <value caption="Message priority 3" name="" value="0x3" />
         <value caption="Message priority 2" name="" value="0x2" />
         <value caption="Message priority 1" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Retransmission Attempts bits" name="CFD1FIFOCON2__TXAT">
         <value caption="Unlimited number of retransmission attempts" name="" value="0x2" />
         <value caption="Three retransmission attempts" name="" value="0x1" />
         <value caption="Disable retransmission attempts" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits" name="CFD1FIFOCON2__FSIZE">
         <value caption="FIFO is 32 Messages deep" name="" value="0x1f" />
         <value caption="FIFO is 31 Messages deep" name="" value="0x1e" />
         <value caption="FIFO is 30 Messages deep" name="" value="0x1d" />
         <value caption="FIFO is 29 Messages deep" name="" value="0x1c" />
         <value caption="FIFO is 28 Messages deep" name="" value="0x1b" />
         <value caption="FIFO is 27 Messages deep" name="" value="0x1a" />
         <value caption="FIFO is 26 Messages deep" name="" value="0x19" />
         <value caption="FIFO is 25 Messages deep" name="" value="0x18" />
         <value caption="FIFO is 24 Messages deep" name="" value="0x17" />
         <value caption="FIFO is 23 Messages deep" name="" value="0x16" />
         <value caption="FIFO is 22 Messages deep" name="" value="0x15" />
         <value caption="FIFO is 21 Messages deep" name="" value="0x14" />
         <value caption="FIFO is 20 Messages deep" name="" value="0x13" />
         <value caption="FIFO is 19 Messages deep" name="" value="0x12" />
         <value caption="FIFO is 18 Messages deep" name="" value="0x11" />
         <value caption="FIFO is 17 Messages deep" name="" value="0x10" />
         <value caption="FIFO is 16 Messages deep" name="" value="0xf" />
         <value caption="FIFO is 15 Messages deep" name="" value="0xe" />
         <value caption="FIFO is 14 Messages deep" name="" value="0xd" />
         <value caption="FIFO is 13 Messages deep" name="" value="0xc" />
         <value caption="FIFO is 12 Messages deep" name="" value="0xb" />
         <value caption="FIFO is 11 Messages deep" name="" value="0xa" />
         <value caption="FIFO is 10 Messages deep" name="" value="0x9" />
         <value caption="FIFO is 9 Messages deep" name="" value="0x8" />
         <value caption="FIFO is 8 Messages deep" name="" value="0x7" />
         <value caption="FIFO is 7 Messages deep" name="" value="0x6" />
         <value caption="FIFO is 6 Messages deep" name="" value="0x5" />
         <value caption="FIFO is 5 Messages deep" name="" value="0x4" />
         <value caption="FIFO is 4 Messages deep" name="" value="0x3" />
         <value caption="FIFO is 3 Messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 Messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 Message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Payload Size bits" name="CFD1FIFOCON2__PLSIZE">
         <value caption="64 data bytes" name="" value="0x7" />
         <value caption="48 data bytes" name="" value="0x6" />
         <value caption="32 data bytes" name="" value="0x5" />
         <value caption="24 data bytes" name="" value="0x4" />
         <value caption="20 data bytes" name="" value="0x3" />
         <value caption="16 data bytes" name="" value="0x2" />
         <value caption="12 data bytes" name="" value="0x1" />
         <value caption="8 data bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" name="CFD1FIFOCON3__TFNRFNIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO not full / (TXEN is 0) Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO not full / (TXEN is 0) Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" name="CFD1FIFOCON3__TFHRFHIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO half empty / (TXEN is 0) Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO half empty / (TXEN is 0) Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" name="CFD1FIFOCON3__TFERFFIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO empty / (TXEN is 0) Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO empty / (TXEN is 0) Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="CFD1FIFOCON3__RXOVIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Attempts Exhausted Interrupt Enable bit" name="CFD1FIFOCON3__TXATIE">
         <value caption="Enable interrupt" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Received Message Time Stamp Enable bit" name="CFD1FIFOCON3__RXTSEN">
         <value caption="Capture time stamp in received message object in RAM." name="" value="0x1" />
         <value caption="Dont capture time stamp." name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="CFD1FIFOCON3__RTREN">
         <value caption="When a remote transmit is received" name="" value="0x1" />
         <value caption="When a remote transmit is received" name="" value="0x0" />
      </value-group>
      <value-group caption="TX / RX Buffer Selection bit" name="CFD1FIFOCON3__TXEN">
         <value caption="Transmit Message Object" name="" value="0x1" />
         <value caption="Receive Message Object" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head / Tail bit" name="CFD1FIFOCON3__UINC">
         <value caption="(TXEN is 1) The FIFO head will increment by a single message / (TXEN is 0) The FIFO tail will increment by a single message" name="" value="0x1" />
         <value caption="(TXEN is 1) The FIFO head will not increment by a single message / (TXEN is 0) The FIFO tail will not increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request bit" name="CFD1FIFOCON3__TXREQ">
         <value caption="(TXEN is 1) Requests sending a message; the bit will automatically clear when all the messages queued in the FIFO are successfully sent / (TXEN is 0) This bit has no effect." name="" value="0x1" />
         <value caption="(TXEN is 1) Clearing the bit to 0 while set will request a message abort. / (TXEN is 0) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bit" name="CFD1FIFOCON3__FRESET">
         <value caption="FIFO will be reset when bit is set; cleared by hardware when FIFO is reset. User should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits (EXPANDED)" name="CFD1FIFOCON3__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x1f" />
         <value caption="Message priority 30" name="" value="0x1e" />
         <value caption="Message priority 29" name="" value="0x1d" />
         <value caption="Message priority 28" name="" value="0x1c" />
         <value caption="Message priority 27" name="" value="0x1b" />
         <value caption="Message priority 26" name="" value="0x1a" />
         <value caption="Message priority 25" name="" value="0x19" />
         <value caption="Message priority 24" name="" value="0x18" />
         <value caption="Message priority 23" name="" value="0x17" />
         <value caption="Message priority 22" name="" value="0x16" />
         <value caption="Message priority 21" name="" value="0x15" />
         <value caption="Message priority 20" name="" value="0x14" />
         <value caption="Message priority 19" name="" value="0x13" />
         <value caption="Message priority 18" name="" value="0x12" />
         <value caption="Message priority 17" name="" value="0x11" />
         <value caption="Message priority 16" name="" value="0x10" />
         <value caption="Message priority 15" name="" value="0xf" />
         <value caption="Message priority 14" name="" value="0xe" />
         <value caption="Message priority 13" name="" value="0xd" />
         <value caption="Message priority 12" name="" value="0xc" />
         <value caption="Message priority 11" name="" value="0xb" />
         <value caption="Message priority 10" name="" value="0xa" />
         <value caption="Message priority 9" name="" value="0x9" />
         <value caption="Message priority 8" name="" value="0x8" />
         <value caption="Message priority 7" name="" value="0x7" />
         <value caption="Message priority 6" name="" value="0x6" />
         <value caption="Message priority 5" name="" value="0x5" />
         <value caption="Message priority 4" name="" value="0x4" />
         <value caption="Message priority 3" name="" value="0x3" />
         <value caption="Message priority 2" name="" value="0x2" />
         <value caption="Message priority 1" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Retransmission Attempts bits" name="CFD1FIFOCON3__TXAT">
         <value caption="Unlimited number of retransmission attempts" name="" value="0x3" />
         <value caption="Unlimited number of retransmission attempts" name="" value="0x2" />
         <value caption="Three retransmission attempts" name="" value="0x1" />
         <value caption="Disable retransmission attempts" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits" name="CFD1FIFOCON3__FSIZE">
         <value caption="FIFO is 32 Messages deep" name="" value="0x1f" />
         <value caption="FIFO is 31 Messages deep" name="" value="0x1e" />
         <value caption="FIFO is 30 Messages deep" name="" value="0x1d" />
         <value caption="FIFO is 29 Messages deep" name="" value="0x1c" />
         <value caption="FIFO is 28 Messages deep" name="" value="0x1b" />
         <value caption="FIFO is 27 Messages deep" name="" value="0x1a" />
         <value caption="FIFO is 26 Messages deep" name="" value="0x19" />
         <value caption="FIFO is 25 Messages deep" name="" value="0x18" />
         <value caption="FIFO is 24 Messages deep" name="" value="0x17" />
         <value caption="FIFO is 23 Messages deep" name="" value="0x16" />
         <value caption="FIFO is 22 Messages deep" name="" value="0x15" />
         <value caption="FIFO is 21 Messages deep" name="" value="0x14" />
         <value caption="FIFO is 20 Messages deep" name="" value="0x13" />
         <value caption="FIFO is 19 Messages deep" name="" value="0x12" />
         <value caption="FIFO is 18 Messages deep" name="" value="0x11" />
         <value caption="FIFO is 17 Messages deep" name="" value="0x10" />
         <value caption="FIFO is 16 Messages deep" name="" value="0xf" />
         <value caption="FIFO is 15 Messages deep" name="" value="0xe" />
         <value caption="FIFO is 14 Messages deep" name="" value="0xd" />
         <value caption="FIFO is 13 Messages deep" name="" value="0xc" />
         <value caption="FIFO is 12 Messages deep" name="" value="0xb" />
         <value caption="FIFO is 11 Messages deep" name="" value="0xa" />
         <value caption="FIFO is 10 Messages deep" name="" value="0x9" />
         <value caption="FIFO is 9 Messages deep" name="" value="0x8" />
         <value caption="FIFO is 8 Messages deep" name="" value="0x7" />
         <value caption="FIFO is 7 Messages deep" name="" value="0x6" />
         <value caption="FIFO is 6 Messages deep" name="" value="0x5" />
         <value caption="FIFO is 5 Messages deep" name="" value="0x4" />
         <value caption="FIFO is 4 Messages deep" name="" value="0x3" />
         <value caption="FIFO is 3 Messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 Messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 Message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Payload Size bits" name="CFD1FIFOCON3__PLSIZE">
         <value caption="64 data bytes" name="" value="0x7" />
         <value caption="48 data bytes" name="" value="0x6" />
         <value caption="32 data bytes" name="" value="0x5" />
         <value caption="24 data bytes" name="" value="0x4" />
         <value caption="20 data bytes" name="" value="0x3" />
         <value caption="16 data bytes" name="" value="0x2" />
         <value caption="12 data bytes" name="" value="0x1" />
         <value caption="8 data bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" name="CFD1FIFOCON4__TFNRFNIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO not full / (TXEN is 0) Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO not full / (TXEN is 0) Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" name="CFD1FIFOCON4__TFHRFHIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO half empty / (TXEN is 0) Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO half empty / (TXEN is 0) Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" name="CFD1FIFOCON4__TFERFFIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO empty / (TXEN is 0) Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO empty / (TXEN is 0) Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="CFD1FIFOCON4__RXOVIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Attempts Exhausted Interrupt Enable bit" name="CFD1FIFOCON4__TXATIE">
         <value caption="Enable interrupt" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Received Message Time Stamp Enable bit" name="CFD1FIFOCON4__RXTSEN">
         <value caption="Capture time stamp in received message object in RAM." name="" value="0x1" />
         <value caption="Dont capture time stamp." name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="CFD1FIFOCON4__RTREN">
         <value caption="When a remote transmit is received" name="" value="0x1" />
         <value caption="When a remote transmit is received" name="" value="0x0" />
      </value-group>
      <value-group caption="TX / RX Buffer Selection bit" name="CFD1FIFOCON4__TXEN">
         <value caption="Transmit Message Object" name="" value="0x1" />
         <value caption="Receive Message Object" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head / Tail bit" name="CFD1FIFOCON4__UINC">
         <value caption="(TXEN is 1) The FIFO head will increment by a single message / (TXEN is 0) The FIFO tail will increment by a single message" name="" value="0x1" />
         <value caption="(TXEN is 1) The FIFO head will not increment by a single message / (TXEN is 0) The FIFO tail will not increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request bit" name="CFD1FIFOCON4__TXREQ">
         <value caption="(TXEN is 1) Requests sending a message; the bit will automatically clear when all the messages queued in the FIFO are successfully sent / (TXEN is 0) This bit has no effect." name="" value="0x1" />
         <value caption="(TXEN is 1) Clearing the bit to 0 while set will request a message abort. / (TXEN is 0) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bit" name="CFD1FIFOCON4__FRESET">
         <value caption="FIFO will be reset when bit is set; cleared by hardware when FIFO is reset. User should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits (EXPANDED)" name="CFD1FIFOCON4__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x1f" />
         <value caption="Message priority 30" name="" value="0x1e" />
         <value caption="Message priority 29" name="" value="0x1d" />
         <value caption="Message priority 28" name="" value="0x1c" />
         <value caption="Message priority 27" name="" value="0x1b" />
         <value caption="Message priority 26" name="" value="0x1a" />
         <value caption="Message priority 25" name="" value="0x19" />
         <value caption="Message priority 24" name="" value="0x18" />
         <value caption="Message priority 23" name="" value="0x17" />
         <value caption="Message priority 22" name="" value="0x16" />
         <value caption="Message priority 21" name="" value="0x15" />
         <value caption="Message priority 20" name="" value="0x14" />
         <value caption="Message priority 19" name="" value="0x13" />
         <value caption="Message priority 18" name="" value="0x12" />
         <value caption="Message priority 17" name="" value="0x11" />
         <value caption="Message priority 16" name="" value="0x10" />
         <value caption="Message priority 15" name="" value="0xf" />
         <value caption="Message priority 14" name="" value="0xe" />
         <value caption="Message priority 13" name="" value="0xd" />
         <value caption="Message priority 12" name="" value="0xc" />
         <value caption="Message priority 11" name="" value="0xb" />
         <value caption="Message priority 10" name="" value="0xa" />
         <value caption="Message priority 9" name="" value="0x9" />
         <value caption="Message priority 8" name="" value="0x8" />
         <value caption="Message priority 7" name="" value="0x7" />
         <value caption="Message priority 6" name="" value="0x6" />
         <value caption="Message priority 5" name="" value="0x5" />
         <value caption="Message priority 4" name="" value="0x4" />
         <value caption="Message priority 3" name="" value="0x3" />
         <value caption="Message priority 2" name="" value="0x2" />
         <value caption="Message priority 1" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Retransmission Attempts bits" name="CFD1FIFOCON4__TXAT">
         <value caption="Unlimited number of retransmission attempts" name="" value="0x3" />
         <value caption="Unlimited number of retransmission attempts" name="" value="0x2" />
         <value caption="Three retransmission attempts" name="" value="0x1" />
         <value caption="Disable retransmission attempts" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits" name="CFD1FIFOCON4__FSIZE">
         <value caption="FIFO is 32 Messages deep" name="" value="0x1f" />
         <value caption="FIFO is 31 Messages deep" name="" value="0x1e" />
         <value caption="FIFO is 30 Messages deep" name="" value="0x1d" />
         <value caption="FIFO is 29 Messages deep" name="" value="0x1c" />
         <value caption="FIFO is 28 Messages deep" name="" value="0x1b" />
         <value caption="FIFO is 27 Messages deep" name="" value="0x1a" />
         <value caption="FIFO is 26 Messages deep" name="" value="0x19" />
         <value caption="FIFO is 25 Messages deep" name="" value="0x18" />
         <value caption="FIFO is 24 Messages deep" name="" value="0x17" />
         <value caption="FIFO is 23 Messages deep" name="" value="0x16" />
         <value caption="FIFO is 22 Messages deep" name="" value="0x15" />
         <value caption="FIFO is 21 Messages deep" name="" value="0x14" />
         <value caption="FIFO is 20 Messages deep" name="" value="0x13" />
         <value caption="FIFO is 19 Messages deep" name="" value="0x12" />
         <value caption="FIFO is 18 Messages deep" name="" value="0x11" />
         <value caption="FIFO is 17 Messages deep" name="" value="0x10" />
         <value caption="FIFO is 16 Messages deep" name="" value="0xf" />
         <value caption="FIFO is 15 Messages deep" name="" value="0xe" />
         <value caption="FIFO is 14 Messages deep" name="" value="0xd" />
         <value caption="FIFO is 13 Messages deep" name="" value="0xc" />
         <value caption="FIFO is 12 Messages deep" name="" value="0xb" />
         <value caption="FIFO is 11 Messages deep" name="" value="0xa" />
         <value caption="FIFO is 10 Messages deep" name="" value="0x9" />
         <value caption="FIFO is 9 Messages deep" name="" value="0x8" />
         <value caption="FIFO is 8 Messages deep" name="" value="0x7" />
         <value caption="FIFO is 7 Messages deep" name="" value="0x6" />
         <value caption="FIFO is 6 Messages deep" name="" value="0x5" />
         <value caption="FIFO is 5 Messages deep" name="" value="0x4" />
         <value caption="FIFO is 4 Messages deep" name="" value="0x3" />
         <value caption="FIFO is 3 Messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 Messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 Message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Payload Size bits" name="CFD1FIFOCON4__PLSIZE">
         <value caption="64 data bytes" name="" value="0x7" />
         <value caption="48 data bytes" name="" value="0x6" />
         <value caption="32 data bytes" name="" value="0x5" />
         <value caption="24 data bytes" name="" value="0x4" />
         <value caption="20 data bytes" name="" value="0x3" />
         <value caption="16 data bytes" name="" value="0x2" />
         <value caption="12 data bytes" name="" value="0x1" />
         <value caption="8 data bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" name="CFD1FIFOCON5__TFNRFNIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO not full / (TXEN is 0) Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO not full / (TXEN is 0) Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" name="CFD1FIFOCON5__TFHRFHIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO half empty / (TXEN is 0) Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO half empty / (TXEN is 0) Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" name="CFD1FIFOCON5__TFERFFIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO empty / (TXEN is 0) Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO empty / (TXEN is 0) Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="CFD1FIFOCON5__RXOVIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Attempts Exhausted Interrupt Enable bit" name="CFD1FIFOCON5__TXATIE">
         <value caption="Enable interrupt" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Received Message Time Stamp Enable bit" name="CFD1FIFOCON5__RXTSEN">
         <value caption="Capture time stamp in received message object in RAM." name="" value="0x1" />
         <value caption="Dont capture time stamp." name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="CFD1FIFOCON5__RTREN">
         <value caption="When a remote transmit is received" name="" value="0x1" />
         <value caption="When a remote transmit is received" name="" value="0x0" />
      </value-group>
      <value-group caption="TX / RX Buffer Selection bit" name="CFD1FIFOCON5__TXEN">
         <value caption="Transmit Message Object" name="" value="0x1" />
         <value caption="Receive Message Object" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head / Tail bit" name="CFD1FIFOCON5__UINC">
         <value caption="(TXEN is 1) The FIFO head will increment by a single message / (TXEN is 0) The FIFO tail will increment by a single message" name="" value="0x1" />
         <value caption="(TXEN is 1) The FIFO head will not increment by a single message / (TXEN is 0) The FIFO tail will not increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request bit" name="CFD1FIFOCON5__TXREQ">
         <value caption="(TXEN is 1) Requests sending a message; the bit will automatically clear when all the messages queued in the FIFO are successfully sent / (TXEN is 0) This bit has no effect." name="" value="0x1" />
         <value caption="(TXEN is 1) Clearing the bit to 0 while set will request a message abort. / (TXEN is 0) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bit" name="CFD1FIFOCON5__FRESET">
         <value caption="FIFO will be reset when bit is set; cleared by hardware when FIFO is reset. User should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits (EXPANDED)" name="CFD1FIFOCON5__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x1f" />
         <value caption="Message priority 30" name="" value="0x1e" />
         <value caption="Message priority 29" name="" value="0x1d" />
         <value caption="Message priority 28" name="" value="0x1c" />
         <value caption="Message priority 27" name="" value="0x1b" />
         <value caption="Message priority 26" name="" value="0x1a" />
         <value caption="Message priority 25" name="" value="0x19" />
         <value caption="Message priority 24" name="" value="0x18" />
         <value caption="Message priority 23" name="" value="0x17" />
         <value caption="Message priority 22" name="" value="0x16" />
         <value caption="Message priority 21" name="" value="0x15" />
         <value caption="Message priority 20" name="" value="0x14" />
         <value caption="Message priority 19" name="" value="0x13" />
         <value caption="Message priority 18" name="" value="0x12" />
         <value caption="Message priority 17" name="" value="0x11" />
         <value caption="Message priority 16" name="" value="0x10" />
         <value caption="Message priority 15" name="" value="0xf" />
         <value caption="Message priority 14" name="" value="0xe" />
         <value caption="Message priority 13" name="" value="0xd" />
         <value caption="Message priority 12" name="" value="0xc" />
         <value caption="Message priority 11" name="" value="0xb" />
         <value caption="Message priority 10" name="" value="0xa" />
         <value caption="Message priority 9" name="" value="0x9" />
         <value caption="Message priority 8" name="" value="0x8" />
         <value caption="Message priority 7" name="" value="0x7" />
         <value caption="Message priority 6" name="" value="0x6" />
         <value caption="Message priority 5" name="" value="0x5" />
         <value caption="Message priority 4" name="" value="0x4" />
         <value caption="Message priority 3" name="" value="0x3" />
         <value caption="Message priority 2" name="" value="0x2" />
         <value caption="Message priority 1" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Retransmission Attempts bits" name="CFD1FIFOCON5__TXAT">
         <value caption="Unlimited number of retransmission attempts" name="" value="0x3" />
         <value caption="Unlimited number of retransmission attempts" name="" value="0x2" />
         <value caption="Three retransmission attempts" name="" value="0x1" />
         <value caption="Disable retransmission attempts" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits" name="CFD1FIFOCON5__FSIZE">
         <value caption="FIFO is 32 Messages deep" name="" value="0x1f" />
         <value caption="FIFO is 31 Messages deep" name="" value="0x1e" />
         <value caption="FIFO is 30 Messages deep" name="" value="0x1d" />
         <value caption="FIFO is 29 Messages deep" name="" value="0x1c" />
         <value caption="FIFO is 28 Messages deep" name="" value="0x1b" />
         <value caption="FIFO is 27 Messages deep" name="" value="0x1a" />
         <value caption="FIFO is 26 Messages deep" name="" value="0x19" />
         <value caption="FIFO is 25 Messages deep" name="" value="0x18" />
         <value caption="FIFO is 24 Messages deep" name="" value="0x17" />
         <value caption="FIFO is 23 Messages deep" name="" value="0x16" />
         <value caption="FIFO is 22 Messages deep" name="" value="0x15" />
         <value caption="FIFO is 21 Messages deep" name="" value="0x14" />
         <value caption="FIFO is 20 Messages deep" name="" value="0x13" />
         <value caption="FIFO is 19 Messages deep" name="" value="0x12" />
         <value caption="FIFO is 18 Messages deep" name="" value="0x11" />
         <value caption="FIFO is 17 Messages deep" name="" value="0x10" />
         <value caption="FIFO is 16 Messages deep" name="" value="0xf" />
         <value caption="FIFO is 15 Messages deep" name="" value="0xe" />
         <value caption="FIFO is 14 Messages deep" name="" value="0xd" />
         <value caption="FIFO is 13 Messages deep" name="" value="0xc" />
         <value caption="FIFO is 12 Messages deep" name="" value="0xb" />
         <value caption="FIFO is 11 Messages deep" name="" value="0xa" />
         <value caption="FIFO is 10 Messages deep" name="" value="0x9" />
         <value caption="FIFO is 9 Messages deep" name="" value="0x8" />
         <value caption="FIFO is 8 Messages deep" name="" value="0x7" />
         <value caption="FIFO is 7 Messages deep" name="" value="0x6" />
         <value caption="FIFO is 6 Messages deep" name="" value="0x5" />
         <value caption="FIFO is 5 Messages deep" name="" value="0x4" />
         <value caption="FIFO is 4 Messages deep" name="" value="0x3" />
         <value caption="FIFO is 3 Messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 Messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 Message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Payload Size bits" name="CFD1FIFOCON5__PLSIZE">
         <value caption="64 data bytes" name="" value="0x7" />
         <value caption="48 data bytes" name="" value="0x6" />
         <value caption="32 data bytes" name="" value="0x5" />
         <value caption="24 data bytes" name="" value="0x4" />
         <value caption="20 data bytes" name="" value="0x3" />
         <value caption="16 data bytes" name="" value="0x2" />
         <value caption="12 data bytes" name="" value="0x1" />
         <value caption="8 data bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" name="CFD1FIFOCON6__TFNRFNIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO not full / (TXEN is 0) Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO not full / (TXEN is 0) Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" name="CFD1FIFOCON6__TFHRFHIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO half empty / (TXEN is 0) Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO half empty / (TXEN is 0) Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" name="CFD1FIFOCON6__TFERFFIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO empty / (TXEN is 0) Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO empty / (TXEN is 0) Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="CFD1FIFOCON6__RXOVIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Attempts Exhausted Interrupt Enable bit" name="CFD1FIFOCON6__TXATIE">
         <value caption="Enable interrupt" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Received Message Time Stamp Enable bit" name="CFD1FIFOCON6__RXTSEN">
         <value caption="Capture time stamp in received message object in RAM." name="" value="0x1" />
         <value caption="Dont capture time stamp." name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="CFD1FIFOCON6__RTREN">
         <value caption="When a remote transmit is received" name="" value="0x1" />
         <value caption="When a remote transmit is received" name="" value="0x0" />
      </value-group>
      <value-group caption="TX / RX Buffer Selection bit" name="CFD1FIFOCON6__TXEN">
         <value caption="Transmit Message Object" name="" value="0x1" />
         <value caption="Receive Message Object" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head / Tail bit" name="CFD1FIFOCON6__UINC">
         <value caption="(TXEN is 1) The FIFO head will increment by a single message / (TXEN is 0) The FIFO tail will increment by a single message" name="" value="0x1" />
         <value caption="(TXEN is 1) The FIFO head will not increment by a single message / (TXEN is 0) The FIFO tail will not increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request bit" name="CFD1FIFOCON6__TXREQ">
         <value caption="(TXEN is 1) Requests sending a message; the bit will automatically clear when all the messages queued in the FIFO are successfully sent / (TXEN is 0) This bit has no effect." name="" value="0x1" />
         <value caption="(TXEN is 1) Clearing the bit to 0 while set will request a message abort. / (TXEN is 0) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bit" name="CFD1FIFOCON6__FRESET">
         <value caption="FIFO will be reset when bit is set; cleared by hardware when FIFO is reset. User should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits (EXPANDED)" name="CFD1FIFOCON6__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x1f" />
         <value caption="Message priority 30" name="" value="0x1e" />
         <value caption="Message priority 29" name="" value="0x1d" />
         <value caption="Message priority 28" name="" value="0x1c" />
         <value caption="Message priority 27" name="" value="0x1b" />
         <value caption="Message priority 26" name="" value="0x1a" />
         <value caption="Message priority 25" name="" value="0x19" />
         <value caption="Message priority 24" name="" value="0x18" />
         <value caption="Message priority 23" name="" value="0x17" />
         <value caption="Message priority 22" name="" value="0x16" />
         <value caption="Message priority 21" name="" value="0x15" />
         <value caption="Message priority 20" name="" value="0x14" />
         <value caption="Message priority 19" name="" value="0x13" />
         <value caption="Message priority 18" name="" value="0x12" />
         <value caption="Message priority 17" name="" value="0x11" />
         <value caption="Message priority 16" name="" value="0x10" />
         <value caption="Message priority 15" name="" value="0xf" />
         <value caption="Message priority 14" name="" value="0xe" />
         <value caption="Message priority 13" name="" value="0xd" />
         <value caption="Message priority 12" name="" value="0xc" />
         <value caption="Message priority 11" name="" value="0xb" />
         <value caption="Message priority 10" name="" value="0xa" />
         <value caption="Message priority 9" name="" value="0x9" />
         <value caption="Message priority 8" name="" value="0x8" />
         <value caption="Message priority 7" name="" value="0x7" />
         <value caption="Message priority 6" name="" value="0x6" />
         <value caption="Message priority 5" name="" value="0x5" />
         <value caption="Message priority 4" name="" value="0x4" />
         <value caption="Message priority 3" name="" value="0x3" />
         <value caption="Message priority 2" name="" value="0x2" />
         <value caption="Message priority 1" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Retransmission Attempts bits" name="CFD1FIFOCON6__TXAT">
         <value caption="Unlimited number of retransmission attempts" name="" value="0x3" />
         <value caption="Unlimited number of retransmission attempts" name="" value="0x2" />
         <value caption="Three retransmission attempts" name="" value="0x1" />
         <value caption="Disable retransmission attempts" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits" name="CFD1FIFOCON6__FSIZE">
         <value caption="FIFO is 32 Messages deep" name="" value="0x1f" />
         <value caption="FIFO is 31 Messages deep" name="" value="0x1e" />
         <value caption="FIFO is 30 Messages deep" name="" value="0x1d" />
         <value caption="FIFO is 29 Messages deep" name="" value="0x1c" />
         <value caption="FIFO is 28 Messages deep" name="" value="0x1b" />
         <value caption="FIFO is 27 Messages deep" name="" value="0x1a" />
         <value caption="FIFO is 26 Messages deep" name="" value="0x19" />
         <value caption="FIFO is 25 Messages deep" name="" value="0x18" />
         <value caption="FIFO is 24 Messages deep" name="" value="0x17" />
         <value caption="FIFO is 23 Messages deep" name="" value="0x16" />
         <value caption="FIFO is 22 Messages deep" name="" value="0x15" />
         <value caption="FIFO is 21 Messages deep" name="" value="0x14" />
         <value caption="FIFO is 20 Messages deep" name="" value="0x13" />
         <value caption="FIFO is 19 Messages deep" name="" value="0x12" />
         <value caption="FIFO is 18 Messages deep" name="" value="0x11" />
         <value caption="FIFO is 17 Messages deep" name="" value="0x10" />
         <value caption="FIFO is 16 Messages deep" name="" value="0xf" />
         <value caption="FIFO is 15 Messages deep" name="" value="0xe" />
         <value caption="FIFO is 14 Messages deep" name="" value="0xd" />
         <value caption="FIFO is 13 Messages deep" name="" value="0xc" />
         <value caption="FIFO is 12 Messages deep" name="" value="0xb" />
         <value caption="FIFO is 11 Messages deep" name="" value="0xa" />
         <value caption="FIFO is 10 Messages deep" name="" value="0x9" />
         <value caption="FIFO is 9 Messages deep" name="" value="0x8" />
         <value caption="FIFO is 8 Messages deep" name="" value="0x7" />
         <value caption="FIFO is 7 Messages deep" name="" value="0x6" />
         <value caption="FIFO is 6 Messages deep" name="" value="0x5" />
         <value caption="FIFO is 5 Messages deep" name="" value="0x4" />
         <value caption="FIFO is 4 Messages deep" name="" value="0x3" />
         <value caption="FIFO is 3 Messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 Messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 Message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Payload Size bits" name="CFD1FIFOCON6__PLSIZE">
         <value caption="64 data bytes" name="" value="0x7" />
         <value caption="48 data bytes" name="" value="0x6" />
         <value caption="32 data bytes" name="" value="0x5" />
         <value caption="24 data bytes" name="" value="0x4" />
         <value caption="20 data bytes" name="" value="0x3" />
         <value caption="16 data bytes" name="" value="0x2" />
         <value caption="12 data bytes" name="" value="0x1" />
         <value caption="8 data bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" name="CFD1FIFOCON7__TFNRFNIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO not full / (TXEN is 0) Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO not full / (TXEN is 0) Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" name="CFD1FIFOCON7__TFHRFHIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO half empty / (TXEN is 0) Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO half empty / (TXEN is 0) Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" name="CFD1FIFOCON7__TFERFFIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO empty / (TXEN is 0) Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO empty / (TXEN is 0) Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="CFD1FIFOCON7__RXOVIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Attempts Exhausted Interrupt Enable bit" name="CFD1FIFOCON7__TXATIE">
         <value caption="Enable interrupt" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Received Message Time Stamp Enable bit" name="CFD1FIFOCON7__RXTSEN">
         <value caption="Capture time stamp in received message object in RAM." name="" value="0x1" />
         <value caption="Dont capture time stamp." name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="CFD1FIFOCON7__RTREN">
         <value caption="When a remote transmit is received" name="" value="0x1" />
         <value caption="When a remote transmit is received" name="" value="0x0" />
      </value-group>
      <value-group caption="TX / RX Buffer Selection bit" name="CFD1FIFOCON7__TXEN">
         <value caption="Transmit Message Object" name="" value="0x1" />
         <value caption="Receive Message Object" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head / Tail bit" name="CFD1FIFOCON7__UINC">
         <value caption="(TXEN is 1) The FIFO head will increment by a single message / (TXEN is 0) The FIFO tail will increment by a single message" name="" value="0x1" />
         <value caption="(TXEN is 1) The FIFO head will not increment by a single message / (TXEN is 0) The FIFO tail will not increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request bit" name="CFD1FIFOCON7__TXREQ">
         <value caption="(TXEN is 1) Requests sending a message; the bit will automatically clear when all the messages queued in the FIFO are successfully sent / (TXEN is 0) This bit has no effect." name="" value="0x1" />
         <value caption="(TXEN is 1) Clearing the bit to 0 while set will request a message abort. / (TXEN is 0) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bit" name="CFD1FIFOCON7__FRESET">
         <value caption="FIFO will be reset when bit is set; cleared by hardware when FIFO is reset. User should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits (EXPANDED)" name="CFD1FIFOCON7__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x1f" />
         <value caption="Message priority 30" name="" value="0x1e" />
         <value caption="Message priority 29" name="" value="0x1d" />
         <value caption="Message priority 28" name="" value="0x1c" />
         <value caption="Message priority 27" name="" value="0x1b" />
         <value caption="Message priority 26" name="" value="0x1a" />
         <value caption="Message priority 25" name="" value="0x19" />
         <value caption="Message priority 24" name="" value="0x18" />
         <value caption="Message priority 23" name="" value="0x17" />
         <value caption="Message priority 22" name="" value="0x16" />
         <value caption="Message priority 21" name="" value="0x15" />
         <value caption="Message priority 20" name="" value="0x14" />
         <value caption="Message priority 19" name="" value="0x13" />
         <value caption="Message priority 18" name="" value="0x12" />
         <value caption="Message priority 17" name="" value="0x11" />
         <value caption="Message priority 16" name="" value="0x10" />
         <value caption="Message priority 15" name="" value="0xf" />
         <value caption="Message priority 14" name="" value="0xe" />
         <value caption="Message priority 13" name="" value="0xd" />
         <value caption="Message priority 12" name="" value="0xc" />
         <value caption="Message priority 11" name="" value="0xb" />
         <value caption="Message priority 10" name="" value="0xa" />
         <value caption="Message priority 9" name="" value="0x9" />
         <value caption="Message priority 8" name="" value="0x8" />
         <value caption="Message priority 7" name="" value="0x7" />
         <value caption="Message priority 6" name="" value="0x6" />
         <value caption="Message priority 5" name="" value="0x5" />
         <value caption="Message priority 4" name="" value="0x4" />
         <value caption="Message priority 3" name="" value="0x3" />
         <value caption="Message priority 2" name="" value="0x2" />
         <value caption="Message priority 1" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Retransmission Attempts bits" name="CFD1FIFOCON7__TXAT">
         <value caption="Unlimited number of retransmission attempts" name="" value="0x3" />
         <value caption="Unlimited number of retransmission attempts" name="" value="0x2" />
         <value caption="Three retransmission attempts" name="" value="0x1" />
         <value caption="Disable retransmission attempts" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits" name="CFD1FIFOCON7__FSIZE">
         <value caption="FIFO is 32 Messages deep" name="" value="0x1f" />
         <value caption="FIFO is 31 Messages deep" name="" value="0x1e" />
         <value caption="FIFO is 30 Messages deep" name="" value="0x1d" />
         <value caption="FIFO is 29 Messages deep" name="" value="0x1c" />
         <value caption="FIFO is 28 Messages deep" name="" value="0x1b" />
         <value caption="FIFO is 27 Messages deep" name="" value="0x1a" />
         <value caption="FIFO is 26 Messages deep" name="" value="0x19" />
         <value caption="FIFO is 25 Messages deep" name="" value="0x18" />
         <value caption="FIFO is 24 Messages deep" name="" value="0x17" />
         <value caption="FIFO is 23 Messages deep" name="" value="0x16" />
         <value caption="FIFO is 22 Messages deep" name="" value="0x15" />
         <value caption="FIFO is 21 Messages deep" name="" value="0x14" />
         <value caption="FIFO is 20 Messages deep" name="" value="0x13" />
         <value caption="FIFO is 19 Messages deep" name="" value="0x12" />
         <value caption="FIFO is 18 Messages deep" name="" value="0x11" />
         <value caption="FIFO is 17 Messages deep" name="" value="0x10" />
         <value caption="FIFO is 16 Messages deep" name="" value="0xf" />
         <value caption="FIFO is 15 Messages deep" name="" value="0xe" />
         <value caption="FIFO is 14 Messages deep" name="" value="0xd" />
         <value caption="FIFO is 13 Messages deep" name="" value="0xc" />
         <value caption="FIFO is 12 Messages deep" name="" value="0xb" />
         <value caption="FIFO is 11 Messages deep" name="" value="0xa" />
         <value caption="FIFO is 10 Messages deep" name="" value="0x9" />
         <value caption="FIFO is 9 Messages deep" name="" value="0x8" />
         <value caption="FIFO is 8 Messages deep" name="" value="0x7" />
         <value caption="FIFO is 7 Messages deep" name="" value="0x6" />
         <value caption="FIFO is 6 Messages deep" name="" value="0x5" />
         <value caption="FIFO is 5 Messages deep" name="" value="0x4" />
         <value caption="FIFO is 4 Messages deep" name="" value="0x3" />
         <value caption="FIFO is 3 Messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 Messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 Message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Payload Size bits" name="CFD1FIFOCON7__PLSIZE">
         <value caption="64 data bytes" name="" value="0x7" />
         <value caption="48 data bytes" name="" value="0x6" />
         <value caption="32 data bytes" name="" value="0x5" />
         <value caption="24 data bytes" name="" value="0x4" />
         <value caption="20 data bytes" name="" value="0x3" />
         <value caption="16 data bytes" name="" value="0x2" />
         <value caption="12 data bytes" name="" value="0x1" />
         <value caption="8 data bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" name="CFD1FIFOCON8__TFNRFNIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO not full / (TXEN is 0) Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO not full / (TXEN is 0) Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" name="CFD1FIFOCON8__TFHRFHIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO half empty / (TXEN is 0) Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO half empty / (TXEN is 0) Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" name="CFD1FIFOCON8__TFERFFIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO empty / (TXEN is 0) Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO empty / (TXEN is 0) Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="CFD1FIFOCON8__RXOVIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Attempts Exhausted Interrupt Enable bit" name="CFD1FIFOCON8__TXATIE">
         <value caption="Enable interrupt" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Received Message Time Stamp Enable bit" name="CFD1FIFOCON8__RXTSEN">
         <value caption="Capture time stamp in received message object in RAM." name="" value="0x1" />
         <value caption="Dont capture time stamp." name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="CFD1FIFOCON8__RTREN">
         <value caption="When a remote transmit is received" name="" value="0x1" />
         <value caption="When a remote transmit is received" name="" value="0x0" />
      </value-group>
      <value-group caption="TX / RX Buffer Selection bit" name="CFD1FIFOCON8__TXEN">
         <value caption="Transmit Message Object" name="" value="0x1" />
         <value caption="Receive Message Object" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head / Tail bit" name="CFD1FIFOCON8__UINC">
         <value caption="(TXEN is 1) The FIFO head will increment by a single message / (TXEN is 0) The FIFO tail will increment by a single message" name="" value="0x1" />
         <value caption="(TXEN is 1) The FIFO head will not increment by a single message / (TXEN is 0) The FIFO tail will not increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request bit" name="CFD1FIFOCON8__TXREQ">
         <value caption="(TXEN is 1) Requests sending a message; the bit will automatically clear when all the messages queued in the FIFO are successfully sent / (TXEN is 0) This bit has no effect." name="" value="0x1" />
         <value caption="(TXEN is 1) Clearing the bit to 0 while set will request a message abort. / (TXEN is 0) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bit" name="CFD1FIFOCON8__FRESET">
         <value caption="FIFO will be reset when bit is set; cleared by hardware when FIFO is reset. User should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits (EXPANDED)" name="CFD1FIFOCON8__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x1f" />
         <value caption="Message priority 30" name="" value="0x1e" />
         <value caption="Message priority 29" name="" value="0x1d" />
         <value caption="Message priority 28" name="" value="0x1c" />
         <value caption="Message priority 27" name="" value="0x1b" />
         <value caption="Message priority 26" name="" value="0x1a" />
         <value caption="Message priority 25" name="" value="0x19" />
         <value caption="Message priority 24" name="" value="0x18" />
         <value caption="Message priority 23" name="" value="0x17" />
         <value caption="Message priority 22" name="" value="0x16" />
         <value caption="Message priority 21" name="" value="0x15" />
         <value caption="Message priority 20" name="" value="0x14" />
         <value caption="Message priority 19" name="" value="0x13" />
         <value caption="Message priority 18" name="" value="0x12" />
         <value caption="Message priority 17" name="" value="0x11" />
         <value caption="Message priority 16" name="" value="0x10" />
         <value caption="Message priority 15" name="" value="0xf" />
         <value caption="Message priority 14" name="" value="0xe" />
         <value caption="Message priority 13" name="" value="0xd" />
         <value caption="Message priority 12" name="" value="0xc" />
         <value caption="Message priority 11" name="" value="0xb" />
         <value caption="Message priority 10" name="" value="0xa" />
         <value caption="Message priority 9" name="" value="0x9" />
         <value caption="Message priority 8" name="" value="0x8" />
         <value caption="Message priority 7" name="" value="0x7" />
         <value caption="Message priority 6" name="" value="0x6" />
         <value caption="Message priority 5" name="" value="0x5" />
         <value caption="Message priority 4" name="" value="0x4" />
         <value caption="Message priority 3" name="" value="0x3" />
         <value caption="Message priority 2" name="" value="0x2" />
         <value caption="Message priority 1" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Retransmission Attempts bits" name="CFD1FIFOCON8__TXAT">
         <value caption="Unlimited number of retransmission attempts" name="" value="0x3" />
         <value caption="Unlimited number of retransmission attempts" name="" value="0x2" />
         <value caption="Three retransmission attempts" name="" value="0x1" />
         <value caption="Disable retransmission attempts" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits" name="CFD1FIFOCON8__FSIZE">
         <value caption="FIFO is 32 Messages deep" name="" value="0x1f" />
         <value caption="FIFO is 31 Messages deep" name="" value="0x1e" />
         <value caption="FIFO is 30 Messages deep" name="" value="0x1d" />
         <value caption="FIFO is 29 Messages deep" name="" value="0x1c" />
         <value caption="FIFO is 28 Messages deep" name="" value="0x1b" />
         <value caption="FIFO is 27 Messages deep" name="" value="0x1a" />
         <value caption="FIFO is 26 Messages deep" name="" value="0x19" />
         <value caption="FIFO is 25 Messages deep" name="" value="0x18" />
         <value caption="FIFO is 24 Messages deep" name="" value="0x17" />
         <value caption="FIFO is 23 Messages deep" name="" value="0x16" />
         <value caption="FIFO is 22 Messages deep" name="" value="0x15" />
         <value caption="FIFO is 21 Messages deep" name="" value="0x14" />
         <value caption="FIFO is 20 Messages deep" name="" value="0x13" />
         <value caption="FIFO is 19 Messages deep" name="" value="0x12" />
         <value caption="FIFO is 18 Messages deep" name="" value="0x11" />
         <value caption="FIFO is 17 Messages deep" name="" value="0x10" />
         <value caption="FIFO is 16 Messages deep" name="" value="0xf" />
         <value caption="FIFO is 15 Messages deep" name="" value="0xe" />
         <value caption="FIFO is 14 Messages deep" name="" value="0xd" />
         <value caption="FIFO is 13 Messages deep" name="" value="0xc" />
         <value caption="FIFO is 12 Messages deep" name="" value="0xb" />
         <value caption="FIFO is 11 Messages deep" name="" value="0xa" />
         <value caption="FIFO is 10 Messages deep" name="" value="0x9" />
         <value caption="FIFO is 9 Messages deep" name="" value="0x8" />
         <value caption="FIFO is 8 Messages deep" name="" value="0x7" />
         <value caption="FIFO is 7 Messages deep" name="" value="0x6" />
         <value caption="FIFO is 6 Messages deep" name="" value="0x5" />
         <value caption="FIFO is 5 Messages deep" name="" value="0x4" />
         <value caption="FIFO is 4 Messages deep" name="" value="0x3" />
         <value caption="FIFO is 3 Messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 Messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 Message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Payload Size bits" name="CFD1FIFOCON8__PLSIZE">
         <value caption="64 data bytes" name="" value="0x7" />
         <value caption="48 data bytes" name="" value="0x6" />
         <value caption="32 data bytes" name="" value="0x5" />
         <value caption="24 data bytes" name="" value="0x4" />
         <value caption="20 data bytes" name="" value="0x3" />
         <value caption="16 data bytes" name="" value="0x2" />
         <value caption="12 data bytes" name="" value="0x1" />
         <value caption="8 data bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" name="CFD1FIFOCON9__TFNRFNIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO not full / (TXEN is 0) Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO not full / (TXEN is 0) Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" name="CFD1FIFOCON9__TFHRFHIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO half empty / (TXEN is 0) Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO half empty / (TXEN is 0) Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" name="CFD1FIFOCON9__TFERFFIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO empty / (TXEN is 0) Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO empty / (TXEN is 0) Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="CFD1FIFOCON9__RXOVIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Attempts Exhausted Interrupt Enable bit" name="CFD1FIFOCON9__TXATIE">
         <value caption="Enable interrupt" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Received Message Time Stamp Enable bit" name="CFD1FIFOCON9__RXTSEN">
         <value caption="Capture time stamp in received message object in RAM." name="" value="0x1" />
         <value caption="Dont capture time stamp." name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="CFD1FIFOCON9__RTREN">
         <value caption="When a remote transmit is received" name="" value="0x1" />
         <value caption="When a remote transmit is received" name="" value="0x0" />
      </value-group>
      <value-group caption="TX / RX Buffer Selection bit" name="CFD1FIFOCON9__TXEN">
         <value caption="Transmit Message Object" name="" value="0x1" />
         <value caption="Receive Message Object" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head / Tail bit" name="CFD1FIFOCON9__UINC">
         <value caption="(TXEN is 1) The FIFO head will increment by a single message / (TXEN is 0) The FIFO tail will increment by a single message" name="" value="0x1" />
         <value caption="(TXEN is 1) The FIFO head will not increment by a single message / (TXEN is 0) The FIFO tail will not increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request bit" name="CFD1FIFOCON9__TXREQ">
         <value caption="(TXEN is 1) Requests sending a message; the bit will automatically clear when all the messages queued in the FIFO are successfully sent / (TXEN is 0) This bit has no effect." name="" value="0x1" />
         <value caption="(TXEN is 1) Clearing the bit to 0 while set will request a message abort. / (TXEN is 0) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bit" name="CFD1FIFOCON9__FRESET">
         <value caption="FIFO will be reset when bit is set; cleared by hardware when FIFO is reset. User should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits (EXPANDED)" name="CFD1FIFOCON9__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x1f" />
         <value caption="Message priority 30" name="" value="0x1e" />
         <value caption="Message priority 29" name="" value="0x1d" />
         <value caption="Message priority 28" name="" value="0x1c" />
         <value caption="Message priority 27" name="" value="0x1b" />
         <value caption="Message priority 26" name="" value="0x1a" />
         <value caption="Message priority 25" name="" value="0x19" />
         <value caption="Message priority 24" name="" value="0x18" />
         <value caption="Message priority 23" name="" value="0x17" />
         <value caption="Message priority 22" name="" value="0x16" />
         <value caption="Message priority 21" name="" value="0x15" />
         <value caption="Message priority 20" name="" value="0x14" />
         <value caption="Message priority 19" name="" value="0x13" />
         <value caption="Message priority 18" name="" value="0x12" />
         <value caption="Message priority 17" name="" value="0x11" />
         <value caption="Message priority 16" name="" value="0x10" />
         <value caption="Message priority 15" name="" value="0xf" />
         <value caption="Message priority 14" name="" value="0xe" />
         <value caption="Message priority 13" name="" value="0xd" />
         <value caption="Message priority 12" name="" value="0xc" />
         <value caption="Message priority 11" name="" value="0xb" />
         <value caption="Message priority 10" name="" value="0xa" />
         <value caption="Message priority 9" name="" value="0x9" />
         <value caption="Message priority 8" name="" value="0x8" />
         <value caption="Message priority 7" name="" value="0x7" />
         <value caption="Message priority 6" name="" value="0x6" />
         <value caption="Message priority 5" name="" value="0x5" />
         <value caption="Message priority 4" name="" value="0x4" />
         <value caption="Message priority 3" name="" value="0x3" />
         <value caption="Message priority 2" name="" value="0x2" />
         <value caption="Message priority 1" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Retransmission Attempts bits" name="CFD1FIFOCON9__TXAT">
         <value caption="Unlimited number of retransmission attempts" name="" value="0x3" />
         <value caption="Unlimited number of retransmission attempts" name="" value="0x2" />
         <value caption="Three retransmission attempts" name="" value="0x1" />
         <value caption="Disable retransmission attempts" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits" name="CFD1FIFOCON9__FSIZE">
         <value caption="FIFO is 32 Messages deep" name="" value="0x1f" />
         <value caption="FIFO is 31 Messages deep" name="" value="0x1e" />
         <value caption="FIFO is 30 Messages deep" name="" value="0x1d" />
         <value caption="FIFO is 29 Messages deep" name="" value="0x1c" />
         <value caption="FIFO is 28 Messages deep" name="" value="0x1b" />
         <value caption="FIFO is 27 Messages deep" name="" value="0x1a" />
         <value caption="FIFO is 26 Messages deep" name="" value="0x19" />
         <value caption="FIFO is 25 Messages deep" name="" value="0x18" />
         <value caption="FIFO is 24 Messages deep" name="" value="0x17" />
         <value caption="FIFO is 23 Messages deep" name="" value="0x16" />
         <value caption="FIFO is 22 Messages deep" name="" value="0x15" />
         <value caption="FIFO is 21 Messages deep" name="" value="0x14" />
         <value caption="FIFO is 20 Messages deep" name="" value="0x13" />
         <value caption="FIFO is 19 Messages deep" name="" value="0x12" />
         <value caption="FIFO is 18 Messages deep" name="" value="0x11" />
         <value caption="FIFO is 17 Messages deep" name="" value="0x10" />
         <value caption="FIFO is 16 Messages deep" name="" value="0xf" />
         <value caption="FIFO is 15 Messages deep" name="" value="0xe" />
         <value caption="FIFO is 14 Messages deep" name="" value="0xd" />
         <value caption="FIFO is 13 Messages deep" name="" value="0xc" />
         <value caption="FIFO is 12 Messages deep" name="" value="0xb" />
         <value caption="FIFO is 11 Messages deep" name="" value="0xa" />
         <value caption="FIFO is 10 Messages deep" name="" value="0x9" />
         <value caption="FIFO is 9 Messages deep" name="" value="0x8" />
         <value caption="FIFO is 8 Messages deep" name="" value="0x7" />
         <value caption="FIFO is 7 Messages deep" name="" value="0x6" />
         <value caption="FIFO is 6 Messages deep" name="" value="0x5" />
         <value caption="FIFO is 5 Messages deep" name="" value="0x4" />
         <value caption="FIFO is 4 Messages deep" name="" value="0x3" />
         <value caption="FIFO is 3 Messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 Messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 Message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Payload Size bits" name="CFD1FIFOCON9__PLSIZE">
         <value caption="64 data bytes" name="" value="0x7" />
         <value caption="48 data bytes" name="" value="0x6" />
         <value caption="32 data bytes" name="" value="0x5" />
         <value caption="24 data bytes" name="" value="0x4" />
         <value caption="20 data bytes" name="" value="0x3" />
         <value caption="16 data bytes" name="" value="0x2" />
         <value caption="12 data bytes" name="" value="0x1" />
         <value caption="8 data bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" name="CFD1FIFOCON10__TFNRFNIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO not full / (TXEN is 0) Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO not full / (TXEN is 0) Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" name="CFD1FIFOCON10__TFHRFHIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO half empty / (TXEN is 0) Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO half empty / (TXEN is 0) Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" name="CFD1FIFOCON10__TFERFFIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO empty / (TXEN is 0) Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO empty / (TXEN is 0) Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="CFD1FIFOCON10__RXOVIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Attempts Exhausted Interrupt Enable bit" name="CFD1FIFOCON10__TXATIE">
         <value caption="Enable interrupt" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Received Message Time Stamp Enable bit" name="CFD1FIFOCON10__RXTSEN">
         <value caption="Capture time stamp in received message object in RAM." name="" value="0x1" />
         <value caption="Dont capture time stamp." name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="CFD1FIFOCON10__RTREN">
         <value caption="When a remote transmit is received" name="" value="0x1" />
         <value caption="When a remote transmit is received" name="" value="0x0" />
      </value-group>
      <value-group caption="TX / RX Buffer Selection bit" name="CFD1FIFOCON10__TXEN">
         <value caption="Transmit Message Object" name="" value="0x1" />
         <value caption="Receive Message Object" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head / Tail bit" name="CFD1FIFOCON10__UINC">
         <value caption="(TXEN is 1) The FIFO head will increment by a single message / (TXEN is 0) The FIFO tail will increment by a single message" name="" value="0x1" />
         <value caption="(TXEN is 1) The FIFO head will not increment by a single message / (TXEN is 0) The FIFO tail will not increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request bit" name="CFD1FIFOCON10__TXREQ">
         <value caption="(TXEN is 1) Requests sending a message; the bit will automatically clear when all the messages queued in the FIFO are successfully sent / (TXEN is 0) This bit has no effect." name="" value="0x1" />
         <value caption="(TXEN is 1) Clearing the bit to 0 while set will request a message abort. / (TXEN is 0) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bit" name="CFD1FIFOCON10__FRESET">
         <value caption="FIFO will be reset when bit is set; cleared by hardware when FIFO is reset. User should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits (EXPANDED)" name="CFD1FIFOCON10__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x1f" />
         <value caption="Message priority 30" name="" value="0x1e" />
         <value caption="Message priority 29" name="" value="0x1d" />
         <value caption="Message priority 28" name="" value="0x1c" />
         <value caption="Message priority 27" name="" value="0x1b" />
         <value caption="Message priority 26" name="" value="0x1a" />
         <value caption="Message priority 25" name="" value="0x19" />
         <value caption="Message priority 24" name="" value="0x18" />
         <value caption="Message priority 23" name="" value="0x17" />
         <value caption="Message priority 22" name="" value="0x16" />
         <value caption="Message priority 21" name="" value="0x15" />
         <value caption="Message priority 20" name="" value="0x14" />
         <value caption="Message priority 19" name="" value="0x13" />
         <value caption="Message priority 18" name="" value="0x12" />
         <value caption="Message priority 17" name="" value="0x11" />
         <value caption="Message priority 16" name="" value="0x10" />
         <value caption="Message priority 15" name="" value="0xf" />
         <value caption="Message priority 14" name="" value="0xe" />
         <value caption="Message priority 13" name="" value="0xd" />
         <value caption="Message priority 12" name="" value="0xc" />
         <value caption="Message priority 11" name="" value="0xb" />
         <value caption="Message priority 10" name="" value="0xa" />
         <value caption="Message priority 9" name="" value="0x9" />
         <value caption="Message priority 8" name="" value="0x8" />
         <value caption="Message priority 7" name="" value="0x7" />
         <value caption="Message priority 6" name="" value="0x6" />
         <value caption="Message priority 5" name="" value="0x5" />
         <value caption="Message priority 4" name="" value="0x4" />
         <value caption="Message priority 3" name="" value="0x3" />
         <value caption="Message priority 2" name="" value="0x2" />
         <value caption="Message priority 1" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Retransmission Attempts bits" name="CFD1FIFOCON10__TXAT">
         <value caption="Unlimited number of retransmission attempts" name="" value="0x3" />
         <value caption="Unlimited number of retransmission attempts" name="" value="0x2" />
         <value caption="Three retransmission attempts" name="" value="0x1" />
         <value caption="Disable retransmission attempts" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits" name="CFD1FIFOCON10__FSIZE">
         <value caption="FIFO is 32 Messages deep" name="" value="0x1f" />
         <value caption="FIFO is 31 Messages deep" name="" value="0x1e" />
         <value caption="FIFO is 30 Messages deep" name="" value="0x1d" />
         <value caption="FIFO is 29 Messages deep" name="" value="0x1c" />
         <value caption="FIFO is 28 Messages deep" name="" value="0x1b" />
         <value caption="FIFO is 27 Messages deep" name="" value="0x1a" />
         <value caption="FIFO is 26 Messages deep" name="" value="0x19" />
         <value caption="FIFO is 25 Messages deep" name="" value="0x18" />
         <value caption="FIFO is 24 Messages deep" name="" value="0x17" />
         <value caption="FIFO is 23 Messages deep" name="" value="0x16" />
         <value caption="FIFO is 22 Messages deep" name="" value="0x15" />
         <value caption="FIFO is 21 Messages deep" name="" value="0x14" />
         <value caption="FIFO is 20 Messages deep" name="" value="0x13" />
         <value caption="FIFO is 19 Messages deep" name="" value="0x12" />
         <value caption="FIFO is 18 Messages deep" name="" value="0x11" />
         <value caption="FIFO is 17 Messages deep" name="" value="0x10" />
         <value caption="FIFO is 16 Messages deep" name="" value="0xf" />
         <value caption="FIFO is 15 Messages deep" name="" value="0xe" />
         <value caption="FIFO is 14 Messages deep" name="" value="0xd" />
         <value caption="FIFO is 13 Messages deep" name="" value="0xc" />
         <value caption="FIFO is 12 Messages deep" name="" value="0xb" />
         <value caption="FIFO is 11 Messages deep" name="" value="0xa" />
         <value caption="FIFO is 10 Messages deep" name="" value="0x9" />
         <value caption="FIFO is 9 Messages deep" name="" value="0x8" />
         <value caption="FIFO is 8 Messages deep" name="" value="0x7" />
         <value caption="FIFO is 7 Messages deep" name="" value="0x6" />
         <value caption="FIFO is 6 Messages deep" name="" value="0x5" />
         <value caption="FIFO is 5 Messages deep" name="" value="0x4" />
         <value caption="FIFO is 4 Messages deep" name="" value="0x3" />
         <value caption="FIFO is 3 Messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 Messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 Message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Payload Size bits" name="CFD1FIFOCON10__PLSIZE">
         <value caption="64 data bytes" name="" value="0x7" />
         <value caption="48 data bytes" name="" value="0x6" />
         <value caption="32 data bytes" name="" value="0x5" />
         <value caption="24 data bytes" name="" value="0x4" />
         <value caption="20 data bytes" name="" value="0x3" />
         <value caption="16 data bytes" name="" value="0x2" />
         <value caption="12 data bytes" name="" value="0x1" />
         <value caption="8 data bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" name="CFD1FIFOCON11__TFNRFNIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO not full / (TXEN is 0) Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO not full / (TXEN is 0) Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" name="CFD1FIFOCON11__TFHRFHIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO half empty / (TXEN is 0) Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO half empty / (TXEN is 0) Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" name="CFD1FIFOCON11__TFERFFIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO empty / (TXEN is 0) Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO empty / (TXEN is 0) Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="CFD1FIFOCON11__RXOVIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Attempts Exhausted Interrupt Enable bit" name="CFD1FIFOCON11__TXATIE">
         <value caption="Enable interrupt" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Received Message Time Stamp Enable bit" name="CFD1FIFOCON11__RXTSEN">
         <value caption="Capture time stamp in received message object in RAM." name="" value="0x1" />
         <value caption="Dont capture time stamp." name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="CFD1FIFOCON11__RTREN">
         <value caption="When a remote transmit is received" name="" value="0x1" />
         <value caption="When a remote transmit is received" name="" value="0x0" />
      </value-group>
      <value-group caption="TX / RX Buffer Selection bit" name="CFD1FIFOCON11__TXEN">
         <value caption="Transmit Message Object" name="" value="0x1" />
         <value caption="Receive Message Object" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head / Tail bit" name="CFD1FIFOCON11__UINC">
         <value caption="(TXEN is 1) The FIFO head will increment by a single message / (TXEN is 0) The FIFO tail will increment by a single message" name="" value="0x1" />
         <value caption="(TXEN is 1) The FIFO head will not increment by a single message / (TXEN is 0) The FIFO tail will not increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request bit" name="CFD1FIFOCON11__TXREQ">
         <value caption="(TXEN is 1) Requests sending a message; the bit will automatically clear when all the messages queued in the FIFO are successfully sent / (TXEN is 0) This bit has no effect." name="" value="0x1" />
         <value caption="(TXEN is 1) Clearing the bit to 0 while set will request a message abort. / (TXEN is 0) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bit" name="CFD1FIFOCON11__FRESET">
         <value caption="FIFO will be reset when bit is set; cleared by hardware when FIFO is reset. User should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits (EXPANDED)" name="CFD1FIFOCON11__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x1f" />
         <value caption="Message priority 30" name="" value="0x1e" />
         <value caption="Message priority 29" name="" value="0x1d" />
         <value caption="Message priority 28" name="" value="0x1c" />
         <value caption="Message priority 27" name="" value="0x1b" />
         <value caption="Message priority 26" name="" value="0x1a" />
         <value caption="Message priority 25" name="" value="0x19" />
         <value caption="Message priority 24" name="" value="0x18" />
         <value caption="Message priority 23" name="" value="0x17" />
         <value caption="Message priority 22" name="" value="0x16" />
         <value caption="Message priority 21" name="" value="0x15" />
         <value caption="Message priority 20" name="" value="0x14" />
         <value caption="Message priority 19" name="" value="0x13" />
         <value caption="Message priority 18" name="" value="0x12" />
         <value caption="Message priority 17" name="" value="0x11" />
         <value caption="Message priority 16" name="" value="0x10" />
         <value caption="Message priority 15" name="" value="0xf" />
         <value caption="Message priority 14" name="" value="0xe" />
         <value caption="Message priority 13" name="" value="0xd" />
         <value caption="Message priority 12" name="" value="0xc" />
         <value caption="Message priority 11" name="" value="0xb" />
         <value caption="Message priority 10" name="" value="0xa" />
         <value caption="Message priority 9" name="" value="0x9" />
         <value caption="Message priority 8" name="" value="0x8" />
         <value caption="Message priority 7" name="" value="0x7" />
         <value caption="Message priority 6" name="" value="0x6" />
         <value caption="Message priority 5" name="" value="0x5" />
         <value caption="Message priority 4" name="" value="0x4" />
         <value caption="Message priority 3" name="" value="0x3" />
         <value caption="Message priority 2" name="" value="0x2" />
         <value caption="Message priority 1" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Retransmission Attempts bits" name="CFD1FIFOCON11__TXAT">
         <value caption="Unlimited number of retransmission attempts" name="" value="0x3" />
         <value caption="Unlimited number of retransmission attempts" name="" value="0x2" />
         <value caption="Three retransmission attempts" name="" value="0x1" />
         <value caption="Disable retransmission attempts" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits" name="CFD1FIFOCON11__FSIZE">
         <value caption="FIFO is 32 Messages deep" name="" value="0x1f" />
         <value caption="FIFO is 31 Messages deep" name="" value="0x1e" />
         <value caption="FIFO is 30 Messages deep" name="" value="0x1d" />
         <value caption="FIFO is 29 Messages deep" name="" value="0x1c" />
         <value caption="FIFO is 28 Messages deep" name="" value="0x1b" />
         <value caption="FIFO is 27 Messages deep" name="" value="0x1a" />
         <value caption="FIFO is 26 Messages deep" name="" value="0x19" />
         <value caption="FIFO is 25 Messages deep" name="" value="0x18" />
         <value caption="FIFO is 24 Messages deep" name="" value="0x17" />
         <value caption="FIFO is 23 Messages deep" name="" value="0x16" />
         <value caption="FIFO is 22 Messages deep" name="" value="0x15" />
         <value caption="FIFO is 21 Messages deep" name="" value="0x14" />
         <value caption="FIFO is 20 Messages deep" name="" value="0x13" />
         <value caption="FIFO is 19 Messages deep" name="" value="0x12" />
         <value caption="FIFO is 18 Messages deep" name="" value="0x11" />
         <value caption="FIFO is 17 Messages deep" name="" value="0x10" />
         <value caption="FIFO is 16 Messages deep" name="" value="0xf" />
         <value caption="FIFO is 15 Messages deep" name="" value="0xe" />
         <value caption="FIFO is 14 Messages deep" name="" value="0xd" />
         <value caption="FIFO is 13 Messages deep" name="" value="0xc" />
         <value caption="FIFO is 12 Messages deep" name="" value="0xb" />
         <value caption="FIFO is 11 Messages deep" name="" value="0xa" />
         <value caption="FIFO is 10 Messages deep" name="" value="0x9" />
         <value caption="FIFO is 9 Messages deep" name="" value="0x8" />
         <value caption="FIFO is 8 Messages deep" name="" value="0x7" />
         <value caption="FIFO is 7 Messages deep" name="" value="0x6" />
         <value caption="FIFO is 6 Messages deep" name="" value="0x5" />
         <value caption="FIFO is 5 Messages deep" name="" value="0x4" />
         <value caption="FIFO is 4 Messages deep" name="" value="0x3" />
         <value caption="FIFO is 3 Messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 Messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 Message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Payload Size bits" name="CFD1FIFOCON11__PLSIZE">
         <value caption="64 data bytes" name="" value="0x7" />
         <value caption="48 data bytes" name="" value="0x6" />
         <value caption="32 data bytes" name="" value="0x5" />
         <value caption="24 data bytes" name="" value="0x4" />
         <value caption="20 data bytes" name="" value="0x3" />
         <value caption="16 data bytes" name="" value="0x2" />
         <value caption="12 data bytes" name="" value="0x1" />
         <value caption="8 data bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" name="CFD1FIFOCON12__TFNRFNIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO not full / (TXEN is 0) Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO not full / (TXEN is 0) Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" name="CFD1FIFOCON12__TFHRFHIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO half empty / (TXEN is 0) Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO half empty / (TXEN is 0) Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" name="CFD1FIFOCON12__TFERFFIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO empty / (TXEN is 0) Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO empty / (TXEN is 0) Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="CFD1FIFOCON12__RXOVIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Attempts Exhausted Interrupt Enable bit" name="CFD1FIFOCON12__TXATIE">
         <value caption="Enable interrupt" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Received Message Time Stamp Enable bit" name="CFD1FIFOCON12__RXTSEN">
         <value caption="Capture time stamp in received message object in RAM." name="" value="0x1" />
         <value caption="Dont capture time stamp." name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="CFD1FIFOCON12__RTREN">
         <value caption="When a remote transmit is received" name="" value="0x1" />
         <value caption="When a remote transmit is received" name="" value="0x0" />
      </value-group>
      <value-group caption="TX / RX Buffer Selection bit" name="CFD1FIFOCON12__TXEN">
         <value caption="Transmit Message Object" name="" value="0x1" />
         <value caption="Receive Message Object" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head / Tail bit" name="CFD1FIFOCON12__UINC">
         <value caption="(TXEN is 1) The FIFO head will increment by a single message / (TXEN is 0) The FIFO tail will increment by a single message" name="" value="0x1" />
         <value caption="(TXEN is 1) The FIFO head will not increment by a single message / (TXEN is 0) The FIFO tail will not increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request bit" name="CFD1FIFOCON12__TXREQ">
         <value caption="(TXEN is 1) Requests sending a message; the bit will automatically clear when all the messages queued in the FIFO are successfully sent / (TXEN is 0) This bit has no effect." name="" value="0x1" />
         <value caption="(TXEN is 1) Clearing the bit to 0 while set will request a message abort. / (TXEN is 0) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bit" name="CFD1FIFOCON12__FRESET">
         <value caption="FIFO will be reset when bit is set; cleared by hardware when FIFO is reset. User should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits (EXPANDED)" name="CFD1FIFOCON12__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x1f" />
         <value caption="Message priority 30" name="" value="0x1e" />
         <value caption="Message priority 29" name="" value="0x1d" />
         <value caption="Message priority 28" name="" value="0x1c" />
         <value caption="Message priority 27" name="" value="0x1b" />
         <value caption="Message priority 26" name="" value="0x1a" />
         <value caption="Message priority 25" name="" value="0x19" />
         <value caption="Message priority 24" name="" value="0x18" />
         <value caption="Message priority 23" name="" value="0x17" />
         <value caption="Message priority 22" name="" value="0x16" />
         <value caption="Message priority 21" name="" value="0x15" />
         <value caption="Message priority 20" name="" value="0x14" />
         <value caption="Message priority 19" name="" value="0x13" />
         <value caption="Message priority 18" name="" value="0x12" />
         <value caption="Message priority 17" name="" value="0x11" />
         <value caption="Message priority 16" name="" value="0x10" />
         <value caption="Message priority 15" name="" value="0xf" />
         <value caption="Message priority 14" name="" value="0xe" />
         <value caption="Message priority 13" name="" value="0xd" />
         <value caption="Message priority 12" name="" value="0xc" />
         <value caption="Message priority 11" name="" value="0xb" />
         <value caption="Message priority 10" name="" value="0xa" />
         <value caption="Message priority 9" name="" value="0x9" />
         <value caption="Message priority 8" name="" value="0x8" />
         <value caption="Message priority 7" name="" value="0x7" />
         <value caption="Message priority 6" name="" value="0x6" />
         <value caption="Message priority 5" name="" value="0x5" />
         <value caption="Message priority 4" name="" value="0x4" />
         <value caption="Message priority 3" name="" value="0x3" />
         <value caption="Message priority 2" name="" value="0x2" />
         <value caption="Message priority 1" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Retransmission Attempts bits" name="CFD1FIFOCON12__TXAT">
         <value caption="Unlimited number of retransmission attempts" name="" value="0x3" />
         <value caption="Unlimited number of retransmission attempts" name="" value="0x2" />
         <value caption="Three retransmission attempts" name="" value="0x1" />
         <value caption="Disable retransmission attempts" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits" name="CFD1FIFOCON12__FSIZE">
         <value caption="FIFO is 32 Messages deep" name="" value="0x1f" />
         <value caption="FIFO is 31 Messages deep" name="" value="0x1e" />
         <value caption="FIFO is 30 Messages deep" name="" value="0x1d" />
         <value caption="FIFO is 29 Messages deep" name="" value="0x1c" />
         <value caption="FIFO is 28 Messages deep" name="" value="0x1b" />
         <value caption="FIFO is 27 Messages deep" name="" value="0x1a" />
         <value caption="FIFO is 26 Messages deep" name="" value="0x19" />
         <value caption="FIFO is 25 Messages deep" name="" value="0x18" />
         <value caption="FIFO is 24 Messages deep" name="" value="0x17" />
         <value caption="FIFO is 23 Messages deep" name="" value="0x16" />
         <value caption="FIFO is 22 Messages deep" name="" value="0x15" />
         <value caption="FIFO is 21 Messages deep" name="" value="0x14" />
         <value caption="FIFO is 20 Messages deep" name="" value="0x13" />
         <value caption="FIFO is 19 Messages deep" name="" value="0x12" />
         <value caption="FIFO is 18 Messages deep" name="" value="0x11" />
         <value caption="FIFO is 17 Messages deep" name="" value="0x10" />
         <value caption="FIFO is 16 Messages deep" name="" value="0xf" />
         <value caption="FIFO is 15 Messages deep" name="" value="0xe" />
         <value caption="FIFO is 14 Messages deep" name="" value="0xd" />
         <value caption="FIFO is 13 Messages deep" name="" value="0xc" />
         <value caption="FIFO is 12 Messages deep" name="" value="0xb" />
         <value caption="FIFO is 11 Messages deep" name="" value="0xa" />
         <value caption="FIFO is 10 Messages deep" name="" value="0x9" />
         <value caption="FIFO is 9 Messages deep" name="" value="0x8" />
         <value caption="FIFO is 8 Messages deep" name="" value="0x7" />
         <value caption="FIFO is 7 Messages deep" name="" value="0x6" />
         <value caption="FIFO is 6 Messages deep" name="" value="0x5" />
         <value caption="FIFO is 5 Messages deep" name="" value="0x4" />
         <value caption="FIFO is 4 Messages deep" name="" value="0x3" />
         <value caption="FIFO is 3 Messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 Messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 Message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Payload Size bits" name="CFD1FIFOCON12__PLSIZE">
         <value caption="64 data bytes" name="" value="0x7" />
         <value caption="48 data bytes" name="" value="0x6" />
         <value caption="32 data bytes" name="" value="0x5" />
         <value caption="24 data bytes" name="" value="0x4" />
         <value caption="20 data bytes" name="" value="0x3" />
         <value caption="16 data bytes" name="" value="0x2" />
         <value caption="12 data bytes" name="" value="0x1" />
         <value caption="8 data bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" name="CFD1FIFOCON13__TFNRFNIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO not full / (TXEN is 0) Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO not full / (TXEN is 0) Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" name="CFD1FIFOCON13__TFHRFHIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO half empty / (TXEN is 0) Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO half empty / (TXEN is 0) Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" name="CFD1FIFOCON13__TFERFFIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO empty / (TXEN is 0) Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO empty / (TXEN is 0) Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="CFD1FIFOCON13__RXOVIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Attempts Exhausted Interrupt Enable bit" name="CFD1FIFOCON13__TXATIE">
         <value caption="Enable interrupt" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Received Message Time Stamp Enable bit" name="CFD1FIFOCON13__RXTSEN">
         <value caption="Capture time stamp in received message object in RAM." name="" value="0x1" />
         <value caption="Dont capture time stamp." name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="CFD1FIFOCON13__RTREN">
         <value caption="When a remote transmit is received" name="" value="0x1" />
         <value caption="When a remote transmit is received" name="" value="0x0" />
      </value-group>
      <value-group caption="TX / RX Buffer Selection bit" name="CFD1FIFOCON13__TXEN">
         <value caption="Transmit Message Object" name="" value="0x1" />
         <value caption="Receive Message Object" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head / Tail bit" name="CFD1FIFOCON13__UINC">
         <value caption="(TXEN is 1) The FIFO head will increment by a single message / (TXEN is 0) The FIFO tail will increment by a single message" name="" value="0x1" />
         <value caption="(TXEN is 1) The FIFO head will not increment by a single message / (TXEN is 0) The FIFO tail will not increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request bit" name="CFD1FIFOCON13__TXREQ">
         <value caption="(TXEN is 1) Requests sending a message; the bit will automatically clear when all the messages queued in the FIFO are successfully sent / (TXEN is 0) This bit has no effect." name="" value="0x1" />
         <value caption="(TXEN is 1) Clearing the bit to 0 while set will request a message abort. / (TXEN is 0) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bit" name="CFD1FIFOCON13__FRESET">
         <value caption="FIFO will be reset when bit is set; cleared by hardware when FIFO is reset. User should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits (EXPANDED)" name="CFD1FIFOCON13__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x1f" />
         <value caption="Message priority 30" name="" value="0x1e" />
         <value caption="Message priority 29" name="" value="0x1d" />
         <value caption="Message priority 28" name="" value="0x1c" />
         <value caption="Message priority 27" name="" value="0x1b" />
         <value caption="Message priority 26" name="" value="0x1a" />
         <value caption="Message priority 25" name="" value="0x19" />
         <value caption="Message priority 24" name="" value="0x18" />
         <value caption="Message priority 23" name="" value="0x17" />
         <value caption="Message priority 22" name="" value="0x16" />
         <value caption="Message priority 21" name="" value="0x15" />
         <value caption="Message priority 20" name="" value="0x14" />
         <value caption="Message priority 19" name="" value="0x13" />
         <value caption="Message priority 18" name="" value="0x12" />
         <value caption="Message priority 17" name="" value="0x11" />
         <value caption="Message priority 16" name="" value="0x10" />
         <value caption="Message priority 15" name="" value="0xf" />
         <value caption="Message priority 14" name="" value="0xe" />
         <value caption="Message priority 13" name="" value="0xd" />
         <value caption="Message priority 12" name="" value="0xc" />
         <value caption="Message priority 11" name="" value="0xb" />
         <value caption="Message priority 10" name="" value="0xa" />
         <value caption="Message priority 9" name="" value="0x9" />
         <value caption="Message priority 8" name="" value="0x8" />
         <value caption="Message priority 7" name="" value="0x7" />
         <value caption="Message priority 6" name="" value="0x6" />
         <value caption="Message priority 5" name="" value="0x5" />
         <value caption="Message priority 4" name="" value="0x4" />
         <value caption="Message priority 3" name="" value="0x3" />
         <value caption="Message priority 2" name="" value="0x2" />
         <value caption="Message priority 1" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Retransmission Attempts bits" name="CFD1FIFOCON13__TXAT">
         <value caption="Unlimited number of retransmission attempts" name="" value="0x3" />
         <value caption="Unlimited number of retransmission attempts" name="" value="0x2" />
         <value caption="Three retransmission attempts" name="" value="0x1" />
         <value caption="Disable retransmission attempts" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits" name="CFD1FIFOCON13__FSIZE">
         <value caption="FIFO is 32 Messages deep" name="" value="0x1f" />
         <value caption="FIFO is 31 Messages deep" name="" value="0x1e" />
         <value caption="FIFO is 30 Messages deep" name="" value="0x1d" />
         <value caption="FIFO is 29 Messages deep" name="" value="0x1c" />
         <value caption="FIFO is 28 Messages deep" name="" value="0x1b" />
         <value caption="FIFO is 27 Messages deep" name="" value="0x1a" />
         <value caption="FIFO is 26 Messages deep" name="" value="0x19" />
         <value caption="FIFO is 25 Messages deep" name="" value="0x18" />
         <value caption="FIFO is 24 Messages deep" name="" value="0x17" />
         <value caption="FIFO is 23 Messages deep" name="" value="0x16" />
         <value caption="FIFO is 22 Messages deep" name="" value="0x15" />
         <value caption="FIFO is 21 Messages deep" name="" value="0x14" />
         <value caption="FIFO is 20 Messages deep" name="" value="0x13" />
         <value caption="FIFO is 19 Messages deep" name="" value="0x12" />
         <value caption="FIFO is 18 Messages deep" name="" value="0x11" />
         <value caption="FIFO is 17 Messages deep" name="" value="0x10" />
         <value caption="FIFO is 16 Messages deep" name="" value="0xf" />
         <value caption="FIFO is 15 Messages deep" name="" value="0xe" />
         <value caption="FIFO is 14 Messages deep" name="" value="0xd" />
         <value caption="FIFO is 13 Messages deep" name="" value="0xc" />
         <value caption="FIFO is 12 Messages deep" name="" value="0xb" />
         <value caption="FIFO is 11 Messages deep" name="" value="0xa" />
         <value caption="FIFO is 10 Messages deep" name="" value="0x9" />
         <value caption="FIFO is 9 Messages deep" name="" value="0x8" />
         <value caption="FIFO is 8 Messages deep" name="" value="0x7" />
         <value caption="FIFO is 7 Messages deep" name="" value="0x6" />
         <value caption="FIFO is 6 Messages deep" name="" value="0x5" />
         <value caption="FIFO is 5 Messages deep" name="" value="0x4" />
         <value caption="FIFO is 4 Messages deep" name="" value="0x3" />
         <value caption="FIFO is 3 Messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 Messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 Message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Payload Size bits" name="CFD1FIFOCON13__PLSIZE">
         <value caption="64 data bytes" name="" value="0x7" />
         <value caption="48 data bytes" name="" value="0x6" />
         <value caption="32 data bytes" name="" value="0x5" />
         <value caption="24 data bytes" name="" value="0x4" />
         <value caption="20 data bytes" name="" value="0x3" />
         <value caption="16 data bytes" name="" value="0x2" />
         <value caption="12 data bytes" name="" value="0x1" />
         <value caption="8 data bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" name="CFD1FIFOCON14__TFNRFNIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO not full / (TXEN is 0) Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO not full / (TXEN is 0) Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" name="CFD1FIFOCON14__TFHRFHIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO half empty / (TXEN is 0) Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO half empty / (TXEN is 0) Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" name="CFD1FIFOCON14__TFERFFIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO empty / (TXEN is 0) Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO empty / (TXEN is 0) Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="CFD1FIFOCON14__RXOVIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Attempts Exhausted Interrupt Enable bit" name="CFD1FIFOCON14__TXATIE">
         <value caption="Enable interrupt" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Received Message Time Stamp Enable bit" name="CFD1FIFOCON14__RXTSEN">
         <value caption="Capture time stamp in received message object in RAM." name="" value="0x1" />
         <value caption="Dont capture time stamp." name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="CFD1FIFOCON14__RTREN">
         <value caption="When a remote transmit is received" name="" value="0x1" />
         <value caption="When a remote transmit is received" name="" value="0x0" />
      </value-group>
      <value-group caption="TX / RX Buffer Selection bit" name="CFD1FIFOCON14__TXEN">
         <value caption="Transmit Message Object" name="" value="0x1" />
         <value caption="Receive Message Object" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head / Tail bit" name="CFD1FIFOCON14__UINC">
         <value caption="(TXEN is 1) The FIFO head will increment by a single message / (TXEN is 0) The FIFO tail will increment by a single message" name="" value="0x1" />
         <value caption="(TXEN is 1) The FIFO head will not increment by a single message / (TXEN is 0) The FIFO tail will not increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request bit" name="CFD1FIFOCON14__TXREQ">
         <value caption="(TXEN is 1) Requests sending a message; the bit will automatically clear when all the messages queued in the FIFO are successfully sent / (TXEN is 0) This bit has no effect." name="" value="0x1" />
         <value caption="(TXEN is 1) Clearing the bit to 0 while set will request a message abort. / (TXEN is 0) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bit" name="CFD1FIFOCON14__FRESET">
         <value caption="FIFO will be reset when bit is set; cleared by hardware when FIFO is reset. User should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits (EXPANDED)" name="CFD1FIFOCON14__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x1f" />
         <value caption="Message priority 30" name="" value="0x1e" />
         <value caption="Message priority 29" name="" value="0x1d" />
         <value caption="Message priority 28" name="" value="0x1c" />
         <value caption="Message priority 27" name="" value="0x1b" />
         <value caption="Message priority 26" name="" value="0x1a" />
         <value caption="Message priority 25" name="" value="0x19" />
         <value caption="Message priority 24" name="" value="0x18" />
         <value caption="Message priority 23" name="" value="0x17" />
         <value caption="Message priority 22" name="" value="0x16" />
         <value caption="Message priority 21" name="" value="0x15" />
         <value caption="Message priority 20" name="" value="0x14" />
         <value caption="Message priority 19" name="" value="0x13" />
         <value caption="Message priority 18" name="" value="0x12" />
         <value caption="Message priority 17" name="" value="0x11" />
         <value caption="Message priority 16" name="" value="0x10" />
         <value caption="Message priority 15" name="" value="0xf" />
         <value caption="Message priority 14" name="" value="0xe" />
         <value caption="Message priority 13" name="" value="0xd" />
         <value caption="Message priority 12" name="" value="0xc" />
         <value caption="Message priority 11" name="" value="0xb" />
         <value caption="Message priority 10" name="" value="0xa" />
         <value caption="Message priority 9" name="" value="0x9" />
         <value caption="Message priority 8" name="" value="0x8" />
         <value caption="Message priority 7" name="" value="0x7" />
         <value caption="Message priority 6" name="" value="0x6" />
         <value caption="Message priority 5" name="" value="0x5" />
         <value caption="Message priority 4" name="" value="0x4" />
         <value caption="Message priority 3" name="" value="0x3" />
         <value caption="Message priority 2" name="" value="0x2" />
         <value caption="Message priority 1" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Retransmission Attempts bits" name="CFD1FIFOCON14__TXAT">
         <value caption="Unlimited number of retransmission attempts" name="" value="0x3" />
         <value caption="Unlimited number of retransmission attempts" name="" value="0x2" />
         <value caption="Three retransmission attempts" name="" value="0x1" />
         <value caption="Disable retransmission attempts" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits" name="CFD1FIFOCON14__FSIZE">
         <value caption="FIFO is 32 Messages deep" name="" value="0x1f" />
         <value caption="FIFO is 31 Messages deep" name="" value="0x1e" />
         <value caption="FIFO is 30 Messages deep" name="" value="0x1d" />
         <value caption="FIFO is 29 Messages deep" name="" value="0x1c" />
         <value caption="FIFO is 28 Messages deep" name="" value="0x1b" />
         <value caption="FIFO is 27 Messages deep" name="" value="0x1a" />
         <value caption="FIFO is 26 Messages deep" name="" value="0x19" />
         <value caption="FIFO is 25 Messages deep" name="" value="0x18" />
         <value caption="FIFO is 24 Messages deep" name="" value="0x17" />
         <value caption="FIFO is 23 Messages deep" name="" value="0x16" />
         <value caption="FIFO is 22 Messages deep" name="" value="0x15" />
         <value caption="FIFO is 21 Messages deep" name="" value="0x14" />
         <value caption="FIFO is 20 Messages deep" name="" value="0x13" />
         <value caption="FIFO is 19 Messages deep" name="" value="0x12" />
         <value caption="FIFO is 18 Messages deep" name="" value="0x11" />
         <value caption="FIFO is 17 Messages deep" name="" value="0x10" />
         <value caption="FIFO is 16 Messages deep" name="" value="0xf" />
         <value caption="FIFO is 15 Messages deep" name="" value="0xe" />
         <value caption="FIFO is 14 Messages deep" name="" value="0xd" />
         <value caption="FIFO is 13 Messages deep" name="" value="0xc" />
         <value caption="FIFO is 12 Messages deep" name="" value="0xb" />
         <value caption="FIFO is 11 Messages deep" name="" value="0xa" />
         <value caption="FIFO is 10 Messages deep" name="" value="0x9" />
         <value caption="FIFO is 9 Messages deep" name="" value="0x8" />
         <value caption="FIFO is 8 Messages deep" name="" value="0x7" />
         <value caption="FIFO is 7 Messages deep" name="" value="0x6" />
         <value caption="FIFO is 6 Messages deep" name="" value="0x5" />
         <value caption="FIFO is 5 Messages deep" name="" value="0x4" />
         <value caption="FIFO is 4 Messages deep" name="" value="0x3" />
         <value caption="FIFO is 3 Messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 Messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 Message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Payload Size bits" name="CFD1FIFOCON14__PLSIZE">
         <value caption="64 data bytes" name="" value="0x7" />
         <value caption="48 data bytes" name="" value="0x6" />
         <value caption="32 data bytes" name="" value="0x5" />
         <value caption="24 data bytes" name="" value="0x4" />
         <value caption="20 data bytes" name="" value="0x3" />
         <value caption="16 data bytes" name="" value="0x2" />
         <value caption="12 data bytes" name="" value="0x1" />
         <value caption="8 data bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" name="CFD1FIFOCON15__TFNRFNIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO not full / (TXEN is 0) Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO not full / (TXEN is 0) Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" name="CFD1FIFOCON15__TFHRFHIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO half empty / (TXEN is 0) Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO half empty / (TXEN is 0) Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" name="CFD1FIFOCON15__TFERFFIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO empty / (TXEN is 0) Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO empty / (TXEN is 0) Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="CFD1FIFOCON15__RXOVIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Attempts Exhausted Interrupt Enable bit" name="CFD1FIFOCON15__TXATIE">
         <value caption="Enable interrupt" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Received Message Time Stamp Enable bit" name="CFD1FIFOCON15__RXTSEN">
         <value caption="Capture time stamp in received message object in RAM." name="" value="0x1" />
         <value caption="Dont capture time stamp." name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="CFD1FIFOCON15__RTREN">
         <value caption="When a remote transmit is received" name="" value="0x1" />
         <value caption="When a remote transmit is received" name="" value="0x0" />
      </value-group>
      <value-group caption="TX / RX Buffer Selection bit" name="CFD1FIFOCON15__TXEN">
         <value caption="Transmit Message Object" name="" value="0x1" />
         <value caption="Receive Message Object" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head / Tail bit" name="CFD1FIFOCON15__UINC">
         <value caption="(TXEN is 1) The FIFO head will increment by a single message / (TXEN is 0) The FIFO tail will increment by a single message" name="" value="0x1" />
         <value caption="(TXEN is 1) The FIFO head will not increment by a single message / (TXEN is 0) The FIFO tail will not increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request bit" name="CFD1FIFOCON15__TXREQ">
         <value caption="(TXEN is 1) Requests sending a message; the bit will automatically clear when all the messages queued in the FIFO are successfully sent / (TXEN is 0) This bit has no effect." name="" value="0x1" />
         <value caption="(TXEN is 1) Clearing the bit to 0 while set will request a message abort. / (TXEN is 0) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bit" name="CFD1FIFOCON15__FRESET">
         <value caption="FIFO will be reset when bit is set; cleared by hardware when FIFO is reset. User should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits (EXPANDED)" name="CFD1FIFOCON15__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x1f" />
         <value caption="Message priority 30" name="" value="0x1e" />
         <value caption="Message priority 29" name="" value="0x1d" />
         <value caption="Message priority 28" name="" value="0x1c" />
         <value caption="Message priority 27" name="" value="0x1b" />
         <value caption="Message priority 26" name="" value="0x1a" />
         <value caption="Message priority 25" name="" value="0x19" />
         <value caption="Message priority 24" name="" value="0x18" />
         <value caption="Message priority 23" name="" value="0x17" />
         <value caption="Message priority 22" name="" value="0x16" />
         <value caption="Message priority 21" name="" value="0x15" />
         <value caption="Message priority 20" name="" value="0x14" />
         <value caption="Message priority 19" name="" value="0x13" />
         <value caption="Message priority 18" name="" value="0x12" />
         <value caption="Message priority 17" name="" value="0x11" />
         <value caption="Message priority 16" name="" value="0x10" />
         <value caption="Message priority 15" name="" value="0xf" />
         <value caption="Message priority 14" name="" value="0xe" />
         <value caption="Message priority 13" name="" value="0xd" />
         <value caption="Message priority 12" name="" value="0xc" />
         <value caption="Message priority 11" name="" value="0xb" />
         <value caption="Message priority 10" name="" value="0xa" />
         <value caption="Message priority 9" name="" value="0x9" />
         <value caption="Message priority 8" name="" value="0x8" />
         <value caption="Message priority 7" name="" value="0x7" />
         <value caption="Message priority 6" name="" value="0x6" />
         <value caption="Message priority 5" name="" value="0x5" />
         <value caption="Message priority 4" name="" value="0x4" />
         <value caption="Message priority 3" name="" value="0x3" />
         <value caption="Message priority 2" name="" value="0x2" />
         <value caption="Message priority 1" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Retransmission Attempts bits" name="CFD1FIFOCON15__TXAT">
         <value caption="Unlimited number of retransmission attempts" name="" value="0x3" />
         <value caption="Unlimited number of retransmission attempts" name="" value="0x2" />
         <value caption="Three retransmission attempts" name="" value="0x1" />
         <value caption="Disable retransmission attempts" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits" name="CFD1FIFOCON15__FSIZE">
         <value caption="FIFO is 32 Messages deep" name="" value="0x1f" />
         <value caption="FIFO is 31 Messages deep" name="" value="0x1e" />
         <value caption="FIFO is 30 Messages deep" name="" value="0x1d" />
         <value caption="FIFO is 29 Messages deep" name="" value="0x1c" />
         <value caption="FIFO is 28 Messages deep" name="" value="0x1b" />
         <value caption="FIFO is 27 Messages deep" name="" value="0x1a" />
         <value caption="FIFO is 26 Messages deep" name="" value="0x19" />
         <value caption="FIFO is 25 Messages deep" name="" value="0x18" />
         <value caption="FIFO is 24 Messages deep" name="" value="0x17" />
         <value caption="FIFO is 23 Messages deep" name="" value="0x16" />
         <value caption="FIFO is 22 Messages deep" name="" value="0x15" />
         <value caption="FIFO is 21 Messages deep" name="" value="0x14" />
         <value caption="FIFO is 20 Messages deep" name="" value="0x13" />
         <value caption="FIFO is 19 Messages deep" name="" value="0x12" />
         <value caption="FIFO is 18 Messages deep" name="" value="0x11" />
         <value caption="FIFO is 17 Messages deep" name="" value="0x10" />
         <value caption="FIFO is 16 Messages deep" name="" value="0xf" />
         <value caption="FIFO is 15 Messages deep" name="" value="0xe" />
         <value caption="FIFO is 14 Messages deep" name="" value="0xd" />
         <value caption="FIFO is 13 Messages deep" name="" value="0xc" />
         <value caption="FIFO is 12 Messages deep" name="" value="0xb" />
         <value caption="FIFO is 11 Messages deep" name="" value="0xa" />
         <value caption="FIFO is 10 Messages deep" name="" value="0x9" />
         <value caption="FIFO is 9 Messages deep" name="" value="0x8" />
         <value caption="FIFO is 8 Messages deep" name="" value="0x7" />
         <value caption="FIFO is 7 Messages deep" name="" value="0x6" />
         <value caption="FIFO is 6 Messages deep" name="" value="0x5" />
         <value caption="FIFO is 5 Messages deep" name="" value="0x4" />
         <value caption="FIFO is 4 Messages deep" name="" value="0x3" />
         <value caption="FIFO is 3 Messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 Messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 Message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Payload Size bits" name="CFD1FIFOCON15__PLSIZE">
         <value caption="64 data bytes" name="" value="0x7" />
         <value caption="48 data bytes" name="" value="0x6" />
         <value caption="32 data bytes" name="" value="0x5" />
         <value caption="24 data bytes" name="" value="0x4" />
         <value caption="20 data bytes" name="" value="0x3" />
         <value caption="16 data bytes" name="" value="0x2" />
         <value caption="12 data bytes" name="" value="0x1" />
         <value caption="8 data bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" name="CFD1FIFOCON16__TFNRFNIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO not full / (TXEN is 0) Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO not full / (TXEN is 0) Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" name="CFD1FIFOCON16__TFHRFHIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO half empty / (TXEN is 0) Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO half empty / (TXEN is 0) Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" name="CFD1FIFOCON16__TFERFFIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO empty / (TXEN is 0) Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO empty / (TXEN is 0) Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="CFD1FIFOCON16__RXOVIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Attempts Exhausted Interrupt Enable bit" name="CFD1FIFOCON16__TXATIE">
         <value caption="Enable interrupt" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Received Message Time Stamp Enable bit" name="CFD1FIFOCON16__RXTSEN">
         <value caption="Capture time stamp in received message object in RAM." name="" value="0x1" />
         <value caption="Dont capture time stamp." name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="CFD1FIFOCON16__RTREN">
         <value caption="When a remote transmit is received" name="" value="0x1" />
         <value caption="When a remote transmit is received" name="" value="0x0" />
      </value-group>
      <value-group caption="TX / RX Buffer Selection bit" name="CFD1FIFOCON16__TXEN">
         <value caption="Transmit Message Object" name="" value="0x1" />
         <value caption="Receive Message Object" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head / Tail bit" name="CFD1FIFOCON16__UINC">
         <value caption="(TXEN is 1) The FIFO head will increment by a single message / (TXEN is 0) The FIFO tail will increment by a single message" name="" value="0x1" />
         <value caption="(TXEN is 1) The FIFO head will not increment by a single message / (TXEN is 0) The FIFO tail will not increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request bit" name="CFD1FIFOCON16__TXREQ">
         <value caption="(TXEN is 1) Requests sending a message; the bit will automatically clear when all the messages queued in the FIFO are successfully sent / (TXEN is 0) This bit has no effect." name="" value="0x1" />
         <value caption="(TXEN is 1) Clearing the bit to 0 while set will request a message abort. / (TXEN is 0) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bit" name="CFD1FIFOCON16__FRESET">
         <value caption="FIFO will be reset when bit is set; cleared by hardware when FIFO is reset. User should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits (EXPANDED)" name="CFD1FIFOCON16__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x1f" />
         <value caption="Message priority 30" name="" value="0x1e" />
         <value caption="Message priority 29" name="" value="0x1d" />
         <value caption="Message priority 28" name="" value="0x1c" />
         <value caption="Message priority 27" name="" value="0x1b" />
         <value caption="Message priority 26" name="" value="0x1a" />
         <value caption="Message priority 25" name="" value="0x19" />
         <value caption="Message priority 24" name="" value="0x18" />
         <value caption="Message priority 23" name="" value="0x17" />
         <value caption="Message priority 22" name="" value="0x16" />
         <value caption="Message priority 21" name="" value="0x15" />
         <value caption="Message priority 20" name="" value="0x14" />
         <value caption="Message priority 19" name="" value="0x13" />
         <value caption="Message priority 18" name="" value="0x12" />
         <value caption="Message priority 17" name="" value="0x11" />
         <value caption="Message priority 16" name="" value="0x10" />
         <value caption="Message priority 15" name="" value="0xf" />
         <value caption="Message priority 14" name="" value="0xe" />
         <value caption="Message priority 13" name="" value="0xd" />
         <value caption="Message priority 12" name="" value="0xc" />
         <value caption="Message priority 11" name="" value="0xb" />
         <value caption="Message priority 10" name="" value="0xa" />
         <value caption="Message priority 9" name="" value="0x9" />
         <value caption="Message priority 8" name="" value="0x8" />
         <value caption="Message priority 7" name="" value="0x7" />
         <value caption="Message priority 6" name="" value="0x6" />
         <value caption="Message priority 5" name="" value="0x5" />
         <value caption="Message priority 4" name="" value="0x4" />
         <value caption="Message priority 3" name="" value="0x3" />
         <value caption="Message priority 2" name="" value="0x2" />
         <value caption="Message priority 1" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Retransmission Attempts bits" name="CFD1FIFOCON16__TXAT">
         <value caption="Unlimited number of retransmission attempts" name="" value="0x3" />
         <value caption="Unlimited number of retransmission attempts" name="" value="0x2" />
         <value caption="Three retransmission attempts" name="" value="0x1" />
         <value caption="Disable retransmission attempts" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits" name="CFD1FIFOCON16__FSIZE">
         <value caption="FIFO is 32 Messages deep" name="" value="0x1f" />
         <value caption="FIFO is 31 Messages deep" name="" value="0x1e" />
         <value caption="FIFO is 30 Messages deep" name="" value="0x1d" />
         <value caption="FIFO is 29 Messages deep" name="" value="0x1c" />
         <value caption="FIFO is 28 Messages deep" name="" value="0x1b" />
         <value caption="FIFO is 27 Messages deep" name="" value="0x1a" />
         <value caption="FIFO is 26 Messages deep" name="" value="0x19" />
         <value caption="FIFO is 25 Messages deep" name="" value="0x18" />
         <value caption="FIFO is 24 Messages deep" name="" value="0x17" />
         <value caption="FIFO is 23 Messages deep" name="" value="0x16" />
         <value caption="FIFO is 22 Messages deep" name="" value="0x15" />
         <value caption="FIFO is 21 Messages deep" name="" value="0x14" />
         <value caption="FIFO is 20 Messages deep" name="" value="0x13" />
         <value caption="FIFO is 19 Messages deep" name="" value="0x12" />
         <value caption="FIFO is 18 Messages deep" name="" value="0x11" />
         <value caption="FIFO is 17 Messages deep" name="" value="0x10" />
         <value caption="FIFO is 16 Messages deep" name="" value="0xf" />
         <value caption="FIFO is 15 Messages deep" name="" value="0xe" />
         <value caption="FIFO is 14 Messages deep" name="" value="0xd" />
         <value caption="FIFO is 13 Messages deep" name="" value="0xc" />
         <value caption="FIFO is 12 Messages deep" name="" value="0xb" />
         <value caption="FIFO is 11 Messages deep" name="" value="0xa" />
         <value caption="FIFO is 10 Messages deep" name="" value="0x9" />
         <value caption="FIFO is 9 Messages deep" name="" value="0x8" />
         <value caption="FIFO is 8 Messages deep" name="" value="0x7" />
         <value caption="FIFO is 7 Messages deep" name="" value="0x6" />
         <value caption="FIFO is 6 Messages deep" name="" value="0x5" />
         <value caption="FIFO is 5 Messages deep" name="" value="0x4" />
         <value caption="FIFO is 4 Messages deep" name="" value="0x3" />
         <value caption="FIFO is 3 Messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 Messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 Message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Payload Size bits" name="CFD1FIFOCON16__PLSIZE">
         <value caption="64 data bytes" name="" value="0x7" />
         <value caption="48 data bytes" name="" value="0x6" />
         <value caption="32 data bytes" name="" value="0x5" />
         <value caption="24 data bytes" name="" value="0x4" />
         <value caption="20 data bytes" name="" value="0x3" />
         <value caption="16 data bytes" name="" value="0x2" />
         <value caption="12 data bytes" name="" value="0x1" />
         <value caption="8 data bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" name="CFD1FIFOCON17__TFNRFNIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO not full / (TXEN is 0) Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO not full / (TXEN is 0) Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" name="CFD1FIFOCON17__TFHRFHIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO half empty / (TXEN is 0) Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO half empty / (TXEN is 0) Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" name="CFD1FIFOCON17__TFERFFIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO empty / (TXEN is 0) Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO empty / (TXEN is 0) Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="CFD1FIFOCON17__RXOVIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Attempts Exhausted Interrupt Enable bit" name="CFD1FIFOCON17__TXATIE">
         <value caption="Enable interrupt" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Received Message Time Stamp Enable bit" name="CFD1FIFOCON17__RXTSEN">
         <value caption="Capture time stamp in received message object in RAM." name="" value="0x1" />
         <value caption="Dont capture time stamp." name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="CFD1FIFOCON17__RTREN">
         <value caption="When a remote transmit is received" name="" value="0x1" />
         <value caption="When a remote transmit is received" name="" value="0x0" />
      </value-group>
      <value-group caption="TX / RX Buffer Selection bit" name="CFD1FIFOCON17__TXEN">
         <value caption="Transmit Message Object" name="" value="0x1" />
         <value caption="Receive Message Object" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head / Tail bit" name="CFD1FIFOCON17__UINC">
         <value caption="(TXEN is 1) The FIFO head will increment by a single message / (TXEN is 0) The FIFO tail will increment by a single message" name="" value="0x1" />
         <value caption="(TXEN is 1) The FIFO head will not increment by a single message / (TXEN is 0) The FIFO tail will not increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request bit" name="CFD1FIFOCON17__TXREQ">
         <value caption="(TXEN is 1) Requests sending a message; the bit will automatically clear when all the messages queued in the FIFO are successfully sent / (TXEN is 0) This bit has no effect." name="" value="0x1" />
         <value caption="(TXEN is 1) Clearing the bit to 0 while set will request a message abort. / (TXEN is 0) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bit" name="CFD1FIFOCON17__FRESET">
         <value caption="FIFO will be reset when bit is set; cleared by hardware when FIFO is reset. User should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits (EXPANDED)" name="CFD1FIFOCON17__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x1f" />
         <value caption="Message priority 30" name="" value="0x1e" />
         <value caption="Message priority 29" name="" value="0x1d" />
         <value caption="Message priority 28" name="" value="0x1c" />
         <value caption="Message priority 27" name="" value="0x1b" />
         <value caption="Message priority 26" name="" value="0x1a" />
         <value caption="Message priority 25" name="" value="0x19" />
         <value caption="Message priority 24" name="" value="0x18" />
         <value caption="Message priority 23" name="" value="0x17" />
         <value caption="Message priority 22" name="" value="0x16" />
         <value caption="Message priority 21" name="" value="0x15" />
         <value caption="Message priority 20" name="" value="0x14" />
         <value caption="Message priority 19" name="" value="0x13" />
         <value caption="Message priority 18" name="" value="0x12" />
         <value caption="Message priority 17" name="" value="0x11" />
         <value caption="Message priority 16" name="" value="0x10" />
         <value caption="Message priority 15" name="" value="0xf" />
         <value caption="Message priority 14" name="" value="0xe" />
         <value caption="Message priority 13" name="" value="0xd" />
         <value caption="Message priority 12" name="" value="0xc" />
         <value caption="Message priority 11" name="" value="0xb" />
         <value caption="Message priority 10" name="" value="0xa" />
         <value caption="Message priority 9" name="" value="0x9" />
         <value caption="Message priority 8" name="" value="0x8" />
         <value caption="Message priority 7" name="" value="0x7" />
         <value caption="Message priority 6" name="" value="0x6" />
         <value caption="Message priority 5" name="" value="0x5" />
         <value caption="Message priority 4" name="" value="0x4" />
         <value caption="Message priority 3" name="" value="0x3" />
         <value caption="Message priority 2" name="" value="0x2" />
         <value caption="Message priority 1" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Retransmission Attempts bits" name="CFD1FIFOCON17__TXAT">
         <value caption="Unlimited number of retransmission attempts" name="" value="0x3" />
         <value caption="Unlimited number of retransmission attempts" name="" value="0x2" />
         <value caption="Three retransmission attempts" name="" value="0x1" />
         <value caption="Disable retransmission attempts" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits" name="CFD1FIFOCON17__FSIZE">
         <value caption="FIFO is 32 Messages deep" name="" value="0x1f" />
         <value caption="FIFO is 31 Messages deep" name="" value="0x1e" />
         <value caption="FIFO is 30 Messages deep" name="" value="0x1d" />
         <value caption="FIFO is 29 Messages deep" name="" value="0x1c" />
         <value caption="FIFO is 28 Messages deep" name="" value="0x1b" />
         <value caption="FIFO is 27 Messages deep" name="" value="0x1a" />
         <value caption="FIFO is 26 Messages deep" name="" value="0x19" />
         <value caption="FIFO is 25 Messages deep" name="" value="0x18" />
         <value caption="FIFO is 24 Messages deep" name="" value="0x17" />
         <value caption="FIFO is 23 Messages deep" name="" value="0x16" />
         <value caption="FIFO is 22 Messages deep" name="" value="0x15" />
         <value caption="FIFO is 21 Messages deep" name="" value="0x14" />
         <value caption="FIFO is 20 Messages deep" name="" value="0x13" />
         <value caption="FIFO is 19 Messages deep" name="" value="0x12" />
         <value caption="FIFO is 18 Messages deep" name="" value="0x11" />
         <value caption="FIFO is 17 Messages deep" name="" value="0x10" />
         <value caption="FIFO is 16 Messages deep" name="" value="0xf" />
         <value caption="FIFO is 15 Messages deep" name="" value="0xe" />
         <value caption="FIFO is 14 Messages deep" name="" value="0xd" />
         <value caption="FIFO is 13 Messages deep" name="" value="0xc" />
         <value caption="FIFO is 12 Messages deep" name="" value="0xb" />
         <value caption="FIFO is 11 Messages deep" name="" value="0xa" />
         <value caption="FIFO is 10 Messages deep" name="" value="0x9" />
         <value caption="FIFO is 9 Messages deep" name="" value="0x8" />
         <value caption="FIFO is 8 Messages deep" name="" value="0x7" />
         <value caption="FIFO is 7 Messages deep" name="" value="0x6" />
         <value caption="FIFO is 6 Messages deep" name="" value="0x5" />
         <value caption="FIFO is 5 Messages deep" name="" value="0x4" />
         <value caption="FIFO is 4 Messages deep" name="" value="0x3" />
         <value caption="FIFO is 3 Messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 Messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 Message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Payload Size bits" name="CFD1FIFOCON17__PLSIZE">
         <value caption="64 data bytes" name="" value="0x7" />
         <value caption="48 data bytes" name="" value="0x6" />
         <value caption="32 data bytes" name="" value="0x5" />
         <value caption="24 data bytes" name="" value="0x4" />
         <value caption="20 data bytes" name="" value="0x3" />
         <value caption="16 data bytes" name="" value="0x2" />
         <value caption="12 data bytes" name="" value="0x1" />
         <value caption="8 data bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" name="CFD1FIFOCON18__TFNRFNIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO not full / (TXEN is 0) Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO not full / (TXEN is 0) Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" name="CFD1FIFOCON18__TFHRFHIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO half empty / (TXEN is 0) Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO half empty / (TXEN is 0) Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" name="CFD1FIFOCON18__TFERFFIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO empty / (TXEN is 0) Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO empty / (TXEN is 0) Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="CFD1FIFOCON18__RXOVIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Attempts Exhausted Interrupt Enable bit" name="CFD1FIFOCON18__TXATIE">
         <value caption="Enable interrupt" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Received Message Time Stamp Enable bit" name="CFD1FIFOCON18__RXTSEN">
         <value caption="Capture time stamp in received message object in RAM." name="" value="0x1" />
         <value caption="Dont capture time stamp." name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="CFD1FIFOCON18__RTREN">
         <value caption="When a remote transmit is received" name="" value="0x1" />
         <value caption="When a remote transmit is received" name="" value="0x0" />
      </value-group>
      <value-group caption="TX / RX Buffer Selection bit" name="CFD1FIFOCON18__TXEN">
         <value caption="Transmit Message Object" name="" value="0x1" />
         <value caption="Receive Message Object" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head / Tail bit" name="CFD1FIFOCON18__UINC">
         <value caption="(TXEN is 1) The FIFO head will increment by a single message / (TXEN is 0) The FIFO tail will increment by a single message" name="" value="0x1" />
         <value caption="(TXEN is 1) The FIFO head will not increment by a single message / (TXEN is 0) The FIFO tail will not increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request bit" name="CFD1FIFOCON18__TXREQ">
         <value caption="(TXEN is 1) Requests sending a message; the bit will automatically clear when all the messages queued in the FIFO are successfully sent / (TXEN is 0) This bit has no effect." name="" value="0x1" />
         <value caption="(TXEN is 1) Clearing the bit to 0 while set will request a message abort. / (TXEN is 0) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bit" name="CFD1FIFOCON18__FRESET">
         <value caption="FIFO will be reset when bit is set; cleared by hardware when FIFO is reset. User should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits (EXPANDED)" name="CFD1FIFOCON18__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x1f" />
         <value caption="Message priority 30" name="" value="0x1e" />
         <value caption="Message priority 29" name="" value="0x1d" />
         <value caption="Message priority 28" name="" value="0x1c" />
         <value caption="Message priority 27" name="" value="0x1b" />
         <value caption="Message priority 26" name="" value="0x1a" />
         <value caption="Message priority 25" name="" value="0x19" />
         <value caption="Message priority 24" name="" value="0x18" />
         <value caption="Message priority 23" name="" value="0x17" />
         <value caption="Message priority 22" name="" value="0x16" />
         <value caption="Message priority 21" name="" value="0x15" />
         <value caption="Message priority 20" name="" value="0x14" />
         <value caption="Message priority 19" name="" value="0x13" />
         <value caption="Message priority 18" name="" value="0x12" />
         <value caption="Message priority 17" name="" value="0x11" />
         <value caption="Message priority 16" name="" value="0x10" />
         <value caption="Message priority 15" name="" value="0xf" />
         <value caption="Message priority 14" name="" value="0xe" />
         <value caption="Message priority 13" name="" value="0xd" />
         <value caption="Message priority 12" name="" value="0xc" />
         <value caption="Message priority 11" name="" value="0xb" />
         <value caption="Message priority 10" name="" value="0xa" />
         <value caption="Message priority 9" name="" value="0x9" />
         <value caption="Message priority 8" name="" value="0x8" />
         <value caption="Message priority 7" name="" value="0x7" />
         <value caption="Message priority 6" name="" value="0x6" />
         <value caption="Message priority 5" name="" value="0x5" />
         <value caption="Message priority 4" name="" value="0x4" />
         <value caption="Message priority 3" name="" value="0x3" />
         <value caption="Message priority 2" name="" value="0x2" />
         <value caption="Message priority 1" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Retransmission Attempts bits" name="CFD1FIFOCON18__TXAT">
         <value caption="Unlimited number of retransmission attempts" name="" value="0x3" />
         <value caption="Unlimited number of retransmission attempts" name="" value="0x2" />
         <value caption="Three retransmission attempts" name="" value="0x1" />
         <value caption="Disable retransmission attempts" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits" name="CFD1FIFOCON18__FSIZE">
         <value caption="FIFO is 32 Messages deep" name="" value="0x1f" />
         <value caption="FIFO is 31 Messages deep" name="" value="0x1e" />
         <value caption="FIFO is 30 Messages deep" name="" value="0x1d" />
         <value caption="FIFO is 29 Messages deep" name="" value="0x1c" />
         <value caption="FIFO is 28 Messages deep" name="" value="0x1b" />
         <value caption="FIFO is 27 Messages deep" name="" value="0x1a" />
         <value caption="FIFO is 26 Messages deep" name="" value="0x19" />
         <value caption="FIFO is 25 Messages deep" name="" value="0x18" />
         <value caption="FIFO is 24 Messages deep" name="" value="0x17" />
         <value caption="FIFO is 23 Messages deep" name="" value="0x16" />
         <value caption="FIFO is 22 Messages deep" name="" value="0x15" />
         <value caption="FIFO is 21 Messages deep" name="" value="0x14" />
         <value caption="FIFO is 20 Messages deep" name="" value="0x13" />
         <value caption="FIFO is 19 Messages deep" name="" value="0x12" />
         <value caption="FIFO is 18 Messages deep" name="" value="0x11" />
         <value caption="FIFO is 17 Messages deep" name="" value="0x10" />
         <value caption="FIFO is 16 Messages deep" name="" value="0xf" />
         <value caption="FIFO is 15 Messages deep" name="" value="0xe" />
         <value caption="FIFO is 14 Messages deep" name="" value="0xd" />
         <value caption="FIFO is 13 Messages deep" name="" value="0xc" />
         <value caption="FIFO is 12 Messages deep" name="" value="0xb" />
         <value caption="FIFO is 11 Messages deep" name="" value="0xa" />
         <value caption="FIFO is 10 Messages deep" name="" value="0x9" />
         <value caption="FIFO is 9 Messages deep" name="" value="0x8" />
         <value caption="FIFO is 8 Messages deep" name="" value="0x7" />
         <value caption="FIFO is 7 Messages deep" name="" value="0x6" />
         <value caption="FIFO is 6 Messages deep" name="" value="0x5" />
         <value caption="FIFO is 5 Messages deep" name="" value="0x4" />
         <value caption="FIFO is 4 Messages deep" name="" value="0x3" />
         <value caption="FIFO is 3 Messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 Messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 Message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Payload Size bits" name="CFD1FIFOCON18__PLSIZE">
         <value caption="64 data bytes" name="" value="0x7" />
         <value caption="48 data bytes" name="" value="0x6" />
         <value caption="32 data bytes" name="" value="0x5" />
         <value caption="24 data bytes" name="" value="0x4" />
         <value caption="20 data bytes" name="" value="0x3" />
         <value caption="16 data bytes" name="" value="0x2" />
         <value caption="12 data bytes" name="" value="0x1" />
         <value caption="8 data bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" name="CFD1FIFOCON19__TFNRFNIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO not full / (TXEN is 0) Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO not full / (TXEN is 0) Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" name="CFD1FIFOCON19__TFHRFHIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO half empty / (TXEN is 0) Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO half empty / (TXEN is 0) Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" name="CFD1FIFOCON19__TFERFFIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO empty / (TXEN is 0) Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO empty / (TXEN is 0) Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="CFD1FIFOCON19__RXOVIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Attempts Exhausted Interrupt Enable bit" name="CFD1FIFOCON19__TXATIE">
         <value caption="Enable interrupt" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Received Message Time Stamp Enable bit" name="CFD1FIFOCON19__RXTSEN">
         <value caption="Capture time stamp in received message object in RAM." name="" value="0x1" />
         <value caption="Dont capture time stamp." name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="CFD1FIFOCON19__RTREN">
         <value caption="When a remote transmit is received" name="" value="0x1" />
         <value caption="When a remote transmit is received" name="" value="0x0" />
      </value-group>
      <value-group caption="TX / RX Buffer Selection bit" name="CFD1FIFOCON19__TXEN">
         <value caption="Transmit Message Object" name="" value="0x1" />
         <value caption="Receive Message Object" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head / Tail bit" name="CFD1FIFOCON19__UINC">
         <value caption="(TXEN is 1) The FIFO head will increment by a single message / (TXEN is 0) The FIFO tail will increment by a single message" name="" value="0x1" />
         <value caption="(TXEN is 1) The FIFO head will not increment by a single message / (TXEN is 0) The FIFO tail will not increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request bit" name="CFD1FIFOCON19__TXREQ">
         <value caption="(TXEN is 1) Requests sending a message; the bit will automatically clear when all the messages queued in the FIFO are successfully sent / (TXEN is 0) This bit has no effect." name="" value="0x1" />
         <value caption="(TXEN is 1) Clearing the bit to 0 while set will request a message abort. / (TXEN is 0) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bit" name="CFD1FIFOCON19__FRESET">
         <value caption="FIFO will be reset when bit is set; cleared by hardware when FIFO is reset. User should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits (EXPANDED)" name="CFD1FIFOCON19__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x1f" />
         <value caption="Message priority 30" name="" value="0x1e" />
         <value caption="Message priority 29" name="" value="0x1d" />
         <value caption="Message priority 28" name="" value="0x1c" />
         <value caption="Message priority 27" name="" value="0x1b" />
         <value caption="Message priority 26" name="" value="0x1a" />
         <value caption="Message priority 25" name="" value="0x19" />
         <value caption="Message priority 24" name="" value="0x18" />
         <value caption="Message priority 23" name="" value="0x17" />
         <value caption="Message priority 22" name="" value="0x16" />
         <value caption="Message priority 21" name="" value="0x15" />
         <value caption="Message priority 20" name="" value="0x14" />
         <value caption="Message priority 19" name="" value="0x13" />
         <value caption="Message priority 18" name="" value="0x12" />
         <value caption="Message priority 17" name="" value="0x11" />
         <value caption="Message priority 16" name="" value="0x10" />
         <value caption="Message priority 15" name="" value="0xf" />
         <value caption="Message priority 14" name="" value="0xe" />
         <value caption="Message priority 13" name="" value="0xd" />
         <value caption="Message priority 12" name="" value="0xc" />
         <value caption="Message priority 11" name="" value="0xb" />
         <value caption="Message priority 10" name="" value="0xa" />
         <value caption="Message priority 9" name="" value="0x9" />
         <value caption="Message priority 8" name="" value="0x8" />
         <value caption="Message priority 7" name="" value="0x7" />
         <value caption="Message priority 6" name="" value="0x6" />
         <value caption="Message priority 5" name="" value="0x5" />
         <value caption="Message priority 4" name="" value="0x4" />
         <value caption="Message priority 3" name="" value="0x3" />
         <value caption="Message priority 2" name="" value="0x2" />
         <value caption="Message priority 1" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Retransmission Attempts bits" name="CFD1FIFOCON19__TXAT">
         <value caption="Unlimited number of retransmission attempts" name="" value="0x3" />
         <value caption="Unlimited number of retransmission attempts" name="" value="0x2" />
         <value caption="Three retransmission attempts" name="" value="0x1" />
         <value caption="Disable retransmission attempts" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits" name="CFD1FIFOCON19__FSIZE">
         <value caption="FIFO is 32 Messages deep" name="" value="0x1f" />
         <value caption="FIFO is 31 Messages deep" name="" value="0x1e" />
         <value caption="FIFO is 30 Messages deep" name="" value="0x1d" />
         <value caption="FIFO is 29 Messages deep" name="" value="0x1c" />
         <value caption="FIFO is 28 Messages deep" name="" value="0x1b" />
         <value caption="FIFO is 27 Messages deep" name="" value="0x1a" />
         <value caption="FIFO is 26 Messages deep" name="" value="0x19" />
         <value caption="FIFO is 25 Messages deep" name="" value="0x18" />
         <value caption="FIFO is 24 Messages deep" name="" value="0x17" />
         <value caption="FIFO is 23 Messages deep" name="" value="0x16" />
         <value caption="FIFO is 22 Messages deep" name="" value="0x15" />
         <value caption="FIFO is 21 Messages deep" name="" value="0x14" />
         <value caption="FIFO is 20 Messages deep" name="" value="0x13" />
         <value caption="FIFO is 19 Messages deep" name="" value="0x12" />
         <value caption="FIFO is 18 Messages deep" name="" value="0x11" />
         <value caption="FIFO is 17 Messages deep" name="" value="0x10" />
         <value caption="FIFO is 16 Messages deep" name="" value="0xf" />
         <value caption="FIFO is 15 Messages deep" name="" value="0xe" />
         <value caption="FIFO is 14 Messages deep" name="" value="0xd" />
         <value caption="FIFO is 13 Messages deep" name="" value="0xc" />
         <value caption="FIFO is 12 Messages deep" name="" value="0xb" />
         <value caption="FIFO is 11 Messages deep" name="" value="0xa" />
         <value caption="FIFO is 10 Messages deep" name="" value="0x9" />
         <value caption="FIFO is 9 Messages deep" name="" value="0x8" />
         <value caption="FIFO is 8 Messages deep" name="" value="0x7" />
         <value caption="FIFO is 7 Messages deep" name="" value="0x6" />
         <value caption="FIFO is 6 Messages deep" name="" value="0x5" />
         <value caption="FIFO is 5 Messages deep" name="" value="0x4" />
         <value caption="FIFO is 4 Messages deep" name="" value="0x3" />
         <value caption="FIFO is 3 Messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 Messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 Message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Payload Size bits" name="CFD1FIFOCON19__PLSIZE">
         <value caption="64 data bytes" name="" value="0x7" />
         <value caption="48 data bytes" name="" value="0x6" />
         <value caption="32 data bytes" name="" value="0x5" />
         <value caption="24 data bytes" name="" value="0x4" />
         <value caption="20 data bytes" name="" value="0x3" />
         <value caption="16 data bytes" name="" value="0x2" />
         <value caption="12 data bytes" name="" value="0x1" />
         <value caption="8 data bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" name="CFD1FIFOCON20__TFNRFNIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO not full / (TXEN is 0) Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO not full / (TXEN is 0) Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" name="CFD1FIFOCON20__TFHRFHIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO half empty / (TXEN is 0) Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO half empty / (TXEN is 0) Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" name="CFD1FIFOCON20__TFERFFIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO empty / (TXEN is 0) Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO empty / (TXEN is 0) Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="CFD1FIFOCON20__RXOVIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Attempts Exhausted Interrupt Enable bit" name="CFD1FIFOCON20__TXATIE">
         <value caption="Enable interrupt" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Received Message Time Stamp Enable bit" name="CFD1FIFOCON20__RXTSEN">
         <value caption="Capture time stamp in received message object in RAM." name="" value="0x1" />
         <value caption="Dont capture time stamp." name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="CFD1FIFOCON20__RTREN">
         <value caption="When a remote transmit is received" name="" value="0x1" />
         <value caption="When a remote transmit is received" name="" value="0x0" />
      </value-group>
      <value-group caption="TX / RX Buffer Selection bit" name="CFD1FIFOCON20__TXEN">
         <value caption="Transmit Message Object" name="" value="0x1" />
         <value caption="Receive Message Object" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head / Tail bit" name="CFD1FIFOCON20__UINC">
         <value caption="(TXEN is 1) The FIFO head will increment by a single message / (TXEN is 0) The FIFO tail will increment by a single message" name="" value="0x1" />
         <value caption="(TXEN is 1) The FIFO head will not increment by a single message / (TXEN is 0) The FIFO tail will not increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request bit" name="CFD1FIFOCON20__TXREQ">
         <value caption="(TXEN is 1) Requests sending a message; the bit will automatically clear when all the messages queued in the FIFO are successfully sent / (TXEN is 0) This bit has no effect." name="" value="0x1" />
         <value caption="(TXEN is 1) Clearing the bit to 0 while set will request a message abort. / (TXEN is 0) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bit" name="CFD1FIFOCON20__FRESET">
         <value caption="FIFO will be reset when bit is set; cleared by hardware when FIFO is reset. User should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits (EXPANDED)" name="CFD1FIFOCON20__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x1f" />
         <value caption="Message priority 30" name="" value="0x1e" />
         <value caption="Message priority 29" name="" value="0x1d" />
         <value caption="Message priority 28" name="" value="0x1c" />
         <value caption="Message priority 27" name="" value="0x1b" />
         <value caption="Message priority 26" name="" value="0x1a" />
         <value caption="Message priority 25" name="" value="0x19" />
         <value caption="Message priority 24" name="" value="0x18" />
         <value caption="Message priority 23" name="" value="0x17" />
         <value caption="Message priority 22" name="" value="0x16" />
         <value caption="Message priority 21" name="" value="0x15" />
         <value caption="Message priority 20" name="" value="0x14" />
         <value caption="Message priority 19" name="" value="0x13" />
         <value caption="Message priority 18" name="" value="0x12" />
         <value caption="Message priority 17" name="" value="0x11" />
         <value caption="Message priority 16" name="" value="0x10" />
         <value caption="Message priority 15" name="" value="0xf" />
         <value caption="Message priority 14" name="" value="0xe" />
         <value caption="Message priority 13" name="" value="0xd" />
         <value caption="Message priority 12" name="" value="0xc" />
         <value caption="Message priority 11" name="" value="0xb" />
         <value caption="Message priority 10" name="" value="0xa" />
         <value caption="Message priority 9" name="" value="0x9" />
         <value caption="Message priority 8" name="" value="0x8" />
         <value caption="Message priority 7" name="" value="0x7" />
         <value caption="Message priority 6" name="" value="0x6" />
         <value caption="Message priority 5" name="" value="0x5" />
         <value caption="Message priority 4" name="" value="0x4" />
         <value caption="Message priority 3" name="" value="0x3" />
         <value caption="Message priority 2" name="" value="0x2" />
         <value caption="Message priority 1" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Retransmission Attempts bits" name="CFD1FIFOCON20__TXAT">
         <value caption="Unlimited number of retransmission attempts" name="" value="0x3" />
         <value caption="Unlimited number of retransmission attempts" name="" value="0x2" />
         <value caption="Three retransmission attempts" name="" value="0x1" />
         <value caption="Disable retransmission attempts" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits" name="CFD1FIFOCON20__FSIZE">
         <value caption="FIFO is 32 Messages deep" name="" value="0x1f" />
         <value caption="FIFO is 31 Messages deep" name="" value="0x1e" />
         <value caption="FIFO is 30 Messages deep" name="" value="0x1d" />
         <value caption="FIFO is 29 Messages deep" name="" value="0x1c" />
         <value caption="FIFO is 28 Messages deep" name="" value="0x1b" />
         <value caption="FIFO is 27 Messages deep" name="" value="0x1a" />
         <value caption="FIFO is 26 Messages deep" name="" value="0x19" />
         <value caption="FIFO is 25 Messages deep" name="" value="0x18" />
         <value caption="FIFO is 24 Messages deep" name="" value="0x17" />
         <value caption="FIFO is 23 Messages deep" name="" value="0x16" />
         <value caption="FIFO is 22 Messages deep" name="" value="0x15" />
         <value caption="FIFO is 21 Messages deep" name="" value="0x14" />
         <value caption="FIFO is 20 Messages deep" name="" value="0x13" />
         <value caption="FIFO is 19 Messages deep" name="" value="0x12" />
         <value caption="FIFO is 18 Messages deep" name="" value="0x11" />
         <value caption="FIFO is 17 Messages deep" name="" value="0x10" />
         <value caption="FIFO is 16 Messages deep" name="" value="0xf" />
         <value caption="FIFO is 15 Messages deep" name="" value="0xe" />
         <value caption="FIFO is 14 Messages deep" name="" value="0xd" />
         <value caption="FIFO is 13 Messages deep" name="" value="0xc" />
         <value caption="FIFO is 12 Messages deep" name="" value="0xb" />
         <value caption="FIFO is 11 Messages deep" name="" value="0xa" />
         <value caption="FIFO is 10 Messages deep" name="" value="0x9" />
         <value caption="FIFO is 9 Messages deep" name="" value="0x8" />
         <value caption="FIFO is 8 Messages deep" name="" value="0x7" />
         <value caption="FIFO is 7 Messages deep" name="" value="0x6" />
         <value caption="FIFO is 6 Messages deep" name="" value="0x5" />
         <value caption="FIFO is 5 Messages deep" name="" value="0x4" />
         <value caption="FIFO is 4 Messages deep" name="" value="0x3" />
         <value caption="FIFO is 3 Messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 Messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 Message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Payload Size bits" name="CFD1FIFOCON20__PLSIZE">
         <value caption="64 data bytes" name="" value="0x7" />
         <value caption="48 data bytes" name="" value="0x6" />
         <value caption="32 data bytes" name="" value="0x5" />
         <value caption="24 data bytes" name="" value="0x4" />
         <value caption="20 data bytes" name="" value="0x3" />
         <value caption="16 data bytes" name="" value="0x2" />
         <value caption="12 data bytes" name="" value="0x1" />
         <value caption="8 data bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" name="CFD1FIFOCON21__TFNRFNIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO not full / (TXEN is 0) Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO not full / (TXEN is 0) Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" name="CFD1FIFOCON21__TFHRFHIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO half empty / (TXEN is 0) Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO half empty / (TXEN is 0) Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" name="CFD1FIFOCON21__TFERFFIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO empty / (TXEN is 0) Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO empty / (TXEN is 0) Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="CFD1FIFOCON21__RXOVIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Attempts Exhausted Interrupt Enable bit" name="CFD1FIFOCON21__TXATIE">
         <value caption="Enable interrupt" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Received Message Time Stamp Enable bit" name="CFD1FIFOCON21__RXTSEN">
         <value caption="Capture time stamp in received message object in RAM." name="" value="0x1" />
         <value caption="Dont capture time stamp." name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="CFD1FIFOCON21__RTREN">
         <value caption="When a remote transmit is received" name="" value="0x1" />
         <value caption="When a remote transmit is received" name="" value="0x0" />
      </value-group>
      <value-group caption="TX / RX Buffer Selection bit" name="CFD1FIFOCON21__TXEN">
         <value caption="Transmit Message Object" name="" value="0x1" />
         <value caption="Receive Message Object" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head / Tail bit" name="CFD1FIFOCON21__UINC">
         <value caption="(TXEN is 1) The FIFO head will increment by a single message / (TXEN is 0) The FIFO tail will increment by a single message" name="" value="0x1" />
         <value caption="(TXEN is 1) The FIFO head will not increment by a single message / (TXEN is 0) The FIFO tail will not increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request bit" name="CFD1FIFOCON21__TXREQ">
         <value caption="(TXEN is 1) Requests sending a message; the bit will automatically clear when all the messages queued in the FIFO are successfully sent / (TXEN is 0) This bit has no effect." name="" value="0x1" />
         <value caption="(TXEN is 1) Clearing the bit to 0 while set will request a message abort. / (TXEN is 0) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bit" name="CFD1FIFOCON21__FRESET">
         <value caption="FIFO will be reset when bit is set; cleared by hardware when FIFO is reset. User should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits (EXPANDED)" name="CFD1FIFOCON21__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x1f" />
         <value caption="Message priority 30" name="" value="0x1e" />
         <value caption="Message priority 29" name="" value="0x1d" />
         <value caption="Message priority 28" name="" value="0x1c" />
         <value caption="Message priority 27" name="" value="0x1b" />
         <value caption="Message priority 26" name="" value="0x1a" />
         <value caption="Message priority 25" name="" value="0x19" />
         <value caption="Message priority 24" name="" value="0x18" />
         <value caption="Message priority 23" name="" value="0x17" />
         <value caption="Message priority 22" name="" value="0x16" />
         <value caption="Message priority 21" name="" value="0x15" />
         <value caption="Message priority 20" name="" value="0x14" />
         <value caption="Message priority 19" name="" value="0x13" />
         <value caption="Message priority 18" name="" value="0x12" />
         <value caption="Message priority 17" name="" value="0x11" />
         <value caption="Message priority 16" name="" value="0x10" />
         <value caption="Message priority 15" name="" value="0xf" />
         <value caption="Message priority 14" name="" value="0xe" />
         <value caption="Message priority 13" name="" value="0xd" />
         <value caption="Message priority 12" name="" value="0xc" />
         <value caption="Message priority 11" name="" value="0xb" />
         <value caption="Message priority 10" name="" value="0xa" />
         <value caption="Message priority 9" name="" value="0x9" />
         <value caption="Message priority 8" name="" value="0x8" />
         <value caption="Message priority 7" name="" value="0x7" />
         <value caption="Message priority 6" name="" value="0x6" />
         <value caption="Message priority 5" name="" value="0x5" />
         <value caption="Message priority 4" name="" value="0x4" />
         <value caption="Message priority 3" name="" value="0x3" />
         <value caption="Message priority 2" name="" value="0x2" />
         <value caption="Message priority 1" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Retransmission Attempts bits" name="CFD1FIFOCON21__TXAT">
         <value caption="Unlimited number of retransmission attempts" name="" value="0x3" />
         <value caption="Unlimited number of retransmission attempts" name="" value="0x2" />
         <value caption="Three retransmission attempts" name="" value="0x1" />
         <value caption="Disable retransmission attempts" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits" name="CFD1FIFOCON21__FSIZE">
         <value caption="FIFO is 32 Messages deep" name="" value="0x1f" />
         <value caption="FIFO is 31 Messages deep" name="" value="0x1e" />
         <value caption="FIFO is 30 Messages deep" name="" value="0x1d" />
         <value caption="FIFO is 29 Messages deep" name="" value="0x1c" />
         <value caption="FIFO is 28 Messages deep" name="" value="0x1b" />
         <value caption="FIFO is 27 Messages deep" name="" value="0x1a" />
         <value caption="FIFO is 26 Messages deep" name="" value="0x19" />
         <value caption="FIFO is 25 Messages deep" name="" value="0x18" />
         <value caption="FIFO is 24 Messages deep" name="" value="0x17" />
         <value caption="FIFO is 23 Messages deep" name="" value="0x16" />
         <value caption="FIFO is 22 Messages deep" name="" value="0x15" />
         <value caption="FIFO is 21 Messages deep" name="" value="0x14" />
         <value caption="FIFO is 20 Messages deep" name="" value="0x13" />
         <value caption="FIFO is 19 Messages deep" name="" value="0x12" />
         <value caption="FIFO is 18 Messages deep" name="" value="0x11" />
         <value caption="FIFO is 17 Messages deep" name="" value="0x10" />
         <value caption="FIFO is 16 Messages deep" name="" value="0xf" />
         <value caption="FIFO is 15 Messages deep" name="" value="0xe" />
         <value caption="FIFO is 14 Messages deep" name="" value="0xd" />
         <value caption="FIFO is 13 Messages deep" name="" value="0xc" />
         <value caption="FIFO is 12 Messages deep" name="" value="0xb" />
         <value caption="FIFO is 11 Messages deep" name="" value="0xa" />
         <value caption="FIFO is 10 Messages deep" name="" value="0x9" />
         <value caption="FIFO is 9 Messages deep" name="" value="0x8" />
         <value caption="FIFO is 8 Messages deep" name="" value="0x7" />
         <value caption="FIFO is 7 Messages deep" name="" value="0x6" />
         <value caption="FIFO is 6 Messages deep" name="" value="0x5" />
         <value caption="FIFO is 5 Messages deep" name="" value="0x4" />
         <value caption="FIFO is 4 Messages deep" name="" value="0x3" />
         <value caption="FIFO is 3 Messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 Messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 Message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Payload Size bits" name="CFD1FIFOCON21__PLSIZE">
         <value caption="64 data bytes" name="" value="0x7" />
         <value caption="48 data bytes" name="" value="0x6" />
         <value caption="32 data bytes" name="" value="0x5" />
         <value caption="24 data bytes" name="" value="0x4" />
         <value caption="20 data bytes" name="" value="0x3" />
         <value caption="16 data bytes" name="" value="0x2" />
         <value caption="12 data bytes" name="" value="0x1" />
         <value caption="8 data bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" name="CFD1FIFOCON22__TFNRFNIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO not full / (TXEN is 0) Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO not full / (TXEN is 0) Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" name="CFD1FIFOCON22__TFHRFHIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO half empty / (TXEN is 0) Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO half empty / (TXEN is 0) Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" name="CFD1FIFOCON22__TFERFFIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO empty / (TXEN is 0) Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO empty / (TXEN is 0) Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="CFD1FIFOCON22__RXOVIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Attempts Exhausted Interrupt Enable bit" name="CFD1FIFOCON22__TXATIE">
         <value caption="Enable interrupt" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Received Message Time Stamp Enable bit" name="CFD1FIFOCON22__RXTSEN">
         <value caption="Capture time stamp in received message object in RAM." name="" value="0x1" />
         <value caption="Dont capture time stamp." name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="CFD1FIFOCON22__RTREN">
         <value caption="When a remote transmit is received" name="" value="0x1" />
         <value caption="When a remote transmit is received" name="" value="0x0" />
      </value-group>
      <value-group caption="TX / RX Buffer Selection bit" name="CFD1FIFOCON22__TXEN">
         <value caption="Transmit Message Object" name="" value="0x1" />
         <value caption="Receive Message Object" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head / Tail bit" name="CFD1FIFOCON22__UINC">
         <value caption="(TXEN is 1) The FIFO head will increment by a single message / (TXEN is 0) The FIFO tail will increment by a single message" name="" value="0x1" />
         <value caption="(TXEN is 1) The FIFO head will not increment by a single message / (TXEN is 0) The FIFO tail will not increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request bit" name="CFD1FIFOCON22__TXREQ">
         <value caption="(TXEN is 1) Requests sending a message; the bit will automatically clear when all the messages queued in the FIFO are successfully sent / (TXEN is 0) This bit has no effect." name="" value="0x1" />
         <value caption="(TXEN is 1) Clearing the bit to 0 while set will request a message abort. / (TXEN is 0) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bit" name="CFD1FIFOCON22__FRESET">
         <value caption="FIFO will be reset when bit is set; cleared by hardware when FIFO is reset. User should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits (EXPANDED)" name="CFD1FIFOCON22__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x1f" />
         <value caption="Message priority 30" name="" value="0x1e" />
         <value caption="Message priority 29" name="" value="0x1d" />
         <value caption="Message priority 28" name="" value="0x1c" />
         <value caption="Message priority 27" name="" value="0x1b" />
         <value caption="Message priority 26" name="" value="0x1a" />
         <value caption="Message priority 25" name="" value="0x19" />
         <value caption="Message priority 24" name="" value="0x18" />
         <value caption="Message priority 23" name="" value="0x17" />
         <value caption="Message priority 22" name="" value="0x16" />
         <value caption="Message priority 21" name="" value="0x15" />
         <value caption="Message priority 20" name="" value="0x14" />
         <value caption="Message priority 19" name="" value="0x13" />
         <value caption="Message priority 18" name="" value="0x12" />
         <value caption="Message priority 17" name="" value="0x11" />
         <value caption="Message priority 16" name="" value="0x10" />
         <value caption="Message priority 15" name="" value="0xf" />
         <value caption="Message priority 14" name="" value="0xe" />
         <value caption="Message priority 13" name="" value="0xd" />
         <value caption="Message priority 12" name="" value="0xc" />
         <value caption="Message priority 11" name="" value="0xb" />
         <value caption="Message priority 10" name="" value="0xa" />
         <value caption="Message priority 9" name="" value="0x9" />
         <value caption="Message priority 8" name="" value="0x8" />
         <value caption="Message priority 7" name="" value="0x7" />
         <value caption="Message priority 6" name="" value="0x6" />
         <value caption="Message priority 5" name="" value="0x5" />
         <value caption="Message priority 4" name="" value="0x4" />
         <value caption="Message priority 3" name="" value="0x3" />
         <value caption="Message priority 2" name="" value="0x2" />
         <value caption="Message priority 1" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Retransmission Attempts bits" name="CFD1FIFOCON22__TXAT">
         <value caption="Unlimited number of retransmission attempts" name="" value="0x3" />
         <value caption="Unlimited number of retransmission attempts" name="" value="0x2" />
         <value caption="Three retransmission attempts" name="" value="0x1" />
         <value caption="Disable retransmission attempts" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits" name="CFD1FIFOCON22__FSIZE">
         <value caption="FIFO is 32 Messages deep" name="" value="0x1f" />
         <value caption="FIFO is 31 Messages deep" name="" value="0x1e" />
         <value caption="FIFO is 30 Messages deep" name="" value="0x1d" />
         <value caption="FIFO is 29 Messages deep" name="" value="0x1c" />
         <value caption="FIFO is 28 Messages deep" name="" value="0x1b" />
         <value caption="FIFO is 27 Messages deep" name="" value="0x1a" />
         <value caption="FIFO is 26 Messages deep" name="" value="0x19" />
         <value caption="FIFO is 25 Messages deep" name="" value="0x18" />
         <value caption="FIFO is 24 Messages deep" name="" value="0x17" />
         <value caption="FIFO is 23 Messages deep" name="" value="0x16" />
         <value caption="FIFO is 22 Messages deep" name="" value="0x15" />
         <value caption="FIFO is 21 Messages deep" name="" value="0x14" />
         <value caption="FIFO is 20 Messages deep" name="" value="0x13" />
         <value caption="FIFO is 19 Messages deep" name="" value="0x12" />
         <value caption="FIFO is 18 Messages deep" name="" value="0x11" />
         <value caption="FIFO is 17 Messages deep" name="" value="0x10" />
         <value caption="FIFO is 16 Messages deep" name="" value="0xf" />
         <value caption="FIFO is 15 Messages deep" name="" value="0xe" />
         <value caption="FIFO is 14 Messages deep" name="" value="0xd" />
         <value caption="FIFO is 13 Messages deep" name="" value="0xc" />
         <value caption="FIFO is 12 Messages deep" name="" value="0xb" />
         <value caption="FIFO is 11 Messages deep" name="" value="0xa" />
         <value caption="FIFO is 10 Messages deep" name="" value="0x9" />
         <value caption="FIFO is 9 Messages deep" name="" value="0x8" />
         <value caption="FIFO is 8 Messages deep" name="" value="0x7" />
         <value caption="FIFO is 7 Messages deep" name="" value="0x6" />
         <value caption="FIFO is 6 Messages deep" name="" value="0x5" />
         <value caption="FIFO is 5 Messages deep" name="" value="0x4" />
         <value caption="FIFO is 4 Messages deep" name="" value="0x3" />
         <value caption="FIFO is 3 Messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 Messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 Message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Payload Size bits" name="CFD1FIFOCON22__PLSIZE">
         <value caption="64 data bytes" name="" value="0x7" />
         <value caption="48 data bytes" name="" value="0x6" />
         <value caption="32 data bytes" name="" value="0x5" />
         <value caption="24 data bytes" name="" value="0x4" />
         <value caption="20 data bytes" name="" value="0x3" />
         <value caption="16 data bytes" name="" value="0x2" />
         <value caption="12 data bytes" name="" value="0x1" />
         <value caption="8 data bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" name="CFD1FIFOCON23__TFNRFNIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO not full / (TXEN is 0) Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO not full / (TXEN is 0) Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" name="CFD1FIFOCON23__TFHRFHIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO half empty / (TXEN is 0) Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO half empty / (TXEN is 0) Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" name="CFD1FIFOCON23__TFERFFIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO empty / (TXEN is 0) Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO empty / (TXEN is 0) Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="CFD1FIFOCON23__RXOVIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Attempts Exhausted Interrupt Enable bit" name="CFD1FIFOCON23__TXATIE">
         <value caption="Enable interrupt" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Received Message Time Stamp Enable bit" name="CFD1FIFOCON23__RXTSEN">
         <value caption="Capture time stamp in received message object in RAM." name="" value="0x1" />
         <value caption="Dont capture time stamp." name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="CFD1FIFOCON23__RTREN">
         <value caption="When a remote transmit is received" name="" value="0x1" />
         <value caption="When a remote transmit is received" name="" value="0x0" />
      </value-group>
      <value-group caption="TX / RX Buffer Selection bit" name="CFD1FIFOCON23__TXEN">
         <value caption="Transmit Message Object" name="" value="0x1" />
         <value caption="Receive Message Object" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head / Tail bit" name="CFD1FIFOCON23__UINC">
         <value caption="(TXEN is 1) The FIFO head will increment by a single message / (TXEN is 0) The FIFO tail will increment by a single message" name="" value="0x1" />
         <value caption="(TXEN is 1) The FIFO head will not increment by a single message / (TXEN is 0) The FIFO tail will not increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request bit" name="CFD1FIFOCON23__TXREQ">
         <value caption="(TXEN is 1) Requests sending a message; the bit will automatically clear when all the messages queued in the FIFO are successfully sent / (TXEN is 0) This bit has no effect." name="" value="0x1" />
         <value caption="(TXEN is 1) Clearing the bit to 0 while set will request a message abort. / (TXEN is 0) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bit" name="CFD1FIFOCON23__FRESET">
         <value caption="FIFO will be reset when bit is set; cleared by hardware when FIFO is reset. User should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits (EXPANDED)" name="CFD1FIFOCON23__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x1f" />
         <value caption="Message priority 30" name="" value="0x1e" />
         <value caption="Message priority 29" name="" value="0x1d" />
         <value caption="Message priority 28" name="" value="0x1c" />
         <value caption="Message priority 27" name="" value="0x1b" />
         <value caption="Message priority 26" name="" value="0x1a" />
         <value caption="Message priority 25" name="" value="0x19" />
         <value caption="Message priority 24" name="" value="0x18" />
         <value caption="Message priority 23" name="" value="0x17" />
         <value caption="Message priority 22" name="" value="0x16" />
         <value caption="Message priority 21" name="" value="0x15" />
         <value caption="Message priority 20" name="" value="0x14" />
         <value caption="Message priority 19" name="" value="0x13" />
         <value caption="Message priority 18" name="" value="0x12" />
         <value caption="Message priority 17" name="" value="0x11" />
         <value caption="Message priority 16" name="" value="0x10" />
         <value caption="Message priority 15" name="" value="0xf" />
         <value caption="Message priority 14" name="" value="0xe" />
         <value caption="Message priority 13" name="" value="0xd" />
         <value caption="Message priority 12" name="" value="0xc" />
         <value caption="Message priority 11" name="" value="0xb" />
         <value caption="Message priority 10" name="" value="0xa" />
         <value caption="Message priority 9" name="" value="0x9" />
         <value caption="Message priority 8" name="" value="0x8" />
         <value caption="Message priority 7" name="" value="0x7" />
         <value caption="Message priority 6" name="" value="0x6" />
         <value caption="Message priority 5" name="" value="0x5" />
         <value caption="Message priority 4" name="" value="0x4" />
         <value caption="Message priority 3" name="" value="0x3" />
         <value caption="Message priority 2" name="" value="0x2" />
         <value caption="Message priority 1" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Retransmission Attempts bits" name="CFD1FIFOCON23__TXAT">
         <value caption="Unlimited number of retransmission attempts" name="" value="0x3" />
         <value caption="Unlimited number of retransmission attempts" name="" value="0x2" />
         <value caption="Three retransmission attempts" name="" value="0x1" />
         <value caption="Disable retransmission attempts" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits" name="CFD1FIFOCON23__FSIZE">
         <value caption="FIFO is 32 Messages deep" name="" value="0x1f" />
         <value caption="FIFO is 31 Messages deep" name="" value="0x1e" />
         <value caption="FIFO is 30 Messages deep" name="" value="0x1d" />
         <value caption="FIFO is 29 Messages deep" name="" value="0x1c" />
         <value caption="FIFO is 28 Messages deep" name="" value="0x1b" />
         <value caption="FIFO is 27 Messages deep" name="" value="0x1a" />
         <value caption="FIFO is 26 Messages deep" name="" value="0x19" />
         <value caption="FIFO is 25 Messages deep" name="" value="0x18" />
         <value caption="FIFO is 24 Messages deep" name="" value="0x17" />
         <value caption="FIFO is 23 Messages deep" name="" value="0x16" />
         <value caption="FIFO is 22 Messages deep" name="" value="0x15" />
         <value caption="FIFO is 21 Messages deep" name="" value="0x14" />
         <value caption="FIFO is 20 Messages deep" name="" value="0x13" />
         <value caption="FIFO is 19 Messages deep" name="" value="0x12" />
         <value caption="FIFO is 18 Messages deep" name="" value="0x11" />
         <value caption="FIFO is 17 Messages deep" name="" value="0x10" />
         <value caption="FIFO is 16 Messages deep" name="" value="0xf" />
         <value caption="FIFO is 15 Messages deep" name="" value="0xe" />
         <value caption="FIFO is 14 Messages deep" name="" value="0xd" />
         <value caption="FIFO is 13 Messages deep" name="" value="0xc" />
         <value caption="FIFO is 12 Messages deep" name="" value="0xb" />
         <value caption="FIFO is 11 Messages deep" name="" value="0xa" />
         <value caption="FIFO is 10 Messages deep" name="" value="0x9" />
         <value caption="FIFO is 9 Messages deep" name="" value="0x8" />
         <value caption="FIFO is 8 Messages deep" name="" value="0x7" />
         <value caption="FIFO is 7 Messages deep" name="" value="0x6" />
         <value caption="FIFO is 6 Messages deep" name="" value="0x5" />
         <value caption="FIFO is 5 Messages deep" name="" value="0x4" />
         <value caption="FIFO is 4 Messages deep" name="" value="0x3" />
         <value caption="FIFO is 3 Messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 Messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 Message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Payload Size bits" name="CFD1FIFOCON23__PLSIZE">
         <value caption="64 data bytes" name="" value="0x7" />
         <value caption="48 data bytes" name="" value="0x6" />
         <value caption="32 data bytes" name="" value="0x5" />
         <value caption="24 data bytes" name="" value="0x4" />
         <value caption="20 data bytes" name="" value="0x3" />
         <value caption="16 data bytes" name="" value="0x2" />
         <value caption="12 data bytes" name="" value="0x1" />
         <value caption="8 data bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" name="CFD1FIFOCON24__TFNRFNIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO not full / (TXEN is 0) Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO not full / (TXEN is 0) Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" name="CFD1FIFOCON24__TFHRFHIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO half empty / (TXEN is 0) Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO half empty / (TXEN is 0) Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" name="CFD1FIFOCON24__TFERFFIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO empty / (TXEN is 0) Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO empty / (TXEN is 0) Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="CFD1FIFOCON24__RXOVIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Attempts Exhausted Interrupt Enable bit" name="CFD1FIFOCON24__TXATIE">
         <value caption="Enable interrupt" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Received Message Time Stamp Enable bit" name="CFD1FIFOCON24__RXTSEN">
         <value caption="Capture time stamp in received message object in RAM." name="" value="0x1" />
         <value caption="Dont capture time stamp." name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="CFD1FIFOCON24__RTREN">
         <value caption="When a remote transmit is received" name="" value="0x1" />
         <value caption="When a remote transmit is received" name="" value="0x0" />
      </value-group>
      <value-group caption="TX / RX Buffer Selection bit" name="CFD1FIFOCON24__TXEN">
         <value caption="Transmit Message Object" name="" value="0x1" />
         <value caption="Receive Message Object" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head / Tail bit" name="CFD1FIFOCON24__UINC">
         <value caption="(TXEN is 1) The FIFO head will increment by a single message / (TXEN is 0) The FIFO tail will increment by a single message" name="" value="0x1" />
         <value caption="(TXEN is 1) The FIFO head will not increment by a single message / (TXEN is 0) The FIFO tail will not increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request bit" name="CFD1FIFOCON24__TXREQ">
         <value caption="(TXEN is 1) Requests sending a message; the bit will automatically clear when all the messages queued in the FIFO are successfully sent / (TXEN is 0) This bit has no effect." name="" value="0x1" />
         <value caption="(TXEN is 1) Clearing the bit to 0 while set will request a message abort. / (TXEN is 0) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bit" name="CFD1FIFOCON24__FRESET">
         <value caption="FIFO will be reset when bit is set; cleared by hardware when FIFO is reset. User should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits (EXPANDED)" name="CFD1FIFOCON24__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x1f" />
         <value caption="Message priority 30" name="" value="0x1e" />
         <value caption="Message priority 29" name="" value="0x1d" />
         <value caption="Message priority 28" name="" value="0x1c" />
         <value caption="Message priority 27" name="" value="0x1b" />
         <value caption="Message priority 26" name="" value="0x1a" />
         <value caption="Message priority 25" name="" value="0x19" />
         <value caption="Message priority 24" name="" value="0x18" />
         <value caption="Message priority 23" name="" value="0x17" />
         <value caption="Message priority 22" name="" value="0x16" />
         <value caption="Message priority 21" name="" value="0x15" />
         <value caption="Message priority 20" name="" value="0x14" />
         <value caption="Message priority 19" name="" value="0x13" />
         <value caption="Message priority 18" name="" value="0x12" />
         <value caption="Message priority 17" name="" value="0x11" />
         <value caption="Message priority 16" name="" value="0x10" />
         <value caption="Message priority 15" name="" value="0xf" />
         <value caption="Message priority 14" name="" value="0xe" />
         <value caption="Message priority 13" name="" value="0xd" />
         <value caption="Message priority 12" name="" value="0xc" />
         <value caption="Message priority 11" name="" value="0xb" />
         <value caption="Message priority 10" name="" value="0xa" />
         <value caption="Message priority 9" name="" value="0x9" />
         <value caption="Message priority 8" name="" value="0x8" />
         <value caption="Message priority 7" name="" value="0x7" />
         <value caption="Message priority 6" name="" value="0x6" />
         <value caption="Message priority 5" name="" value="0x5" />
         <value caption="Message priority 4" name="" value="0x4" />
         <value caption="Message priority 3" name="" value="0x3" />
         <value caption="Message priority 2" name="" value="0x2" />
         <value caption="Message priority 1" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Retransmission Attempts bits" name="CFD1FIFOCON24__TXAT">
         <value caption="Unlimited number of retransmission attempts" name="" value="0x3" />
         <value caption="Unlimited number of retransmission attempts" name="" value="0x2" />
         <value caption="Three retransmission attempts" name="" value="0x1" />
         <value caption="Disable retransmission attempts" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits" name="CFD1FIFOCON24__FSIZE">
         <value caption="FIFO is 32 Messages deep" name="" value="0x1f" />
         <value caption="FIFO is 31 Messages deep" name="" value="0x1e" />
         <value caption="FIFO is 30 Messages deep" name="" value="0x1d" />
         <value caption="FIFO is 29 Messages deep" name="" value="0x1c" />
         <value caption="FIFO is 28 Messages deep" name="" value="0x1b" />
         <value caption="FIFO is 27 Messages deep" name="" value="0x1a" />
         <value caption="FIFO is 26 Messages deep" name="" value="0x19" />
         <value caption="FIFO is 25 Messages deep" name="" value="0x18" />
         <value caption="FIFO is 24 Messages deep" name="" value="0x17" />
         <value caption="FIFO is 23 Messages deep" name="" value="0x16" />
         <value caption="FIFO is 22 Messages deep" name="" value="0x15" />
         <value caption="FIFO is 21 Messages deep" name="" value="0x14" />
         <value caption="FIFO is 20 Messages deep" name="" value="0x13" />
         <value caption="FIFO is 19 Messages deep" name="" value="0x12" />
         <value caption="FIFO is 18 Messages deep" name="" value="0x11" />
         <value caption="FIFO is 17 Messages deep" name="" value="0x10" />
         <value caption="FIFO is 16 Messages deep" name="" value="0xf" />
         <value caption="FIFO is 15 Messages deep" name="" value="0xe" />
         <value caption="FIFO is 14 Messages deep" name="" value="0xd" />
         <value caption="FIFO is 13 Messages deep" name="" value="0xc" />
         <value caption="FIFO is 12 Messages deep" name="" value="0xb" />
         <value caption="FIFO is 11 Messages deep" name="" value="0xa" />
         <value caption="FIFO is 10 Messages deep" name="" value="0x9" />
         <value caption="FIFO is 9 Messages deep" name="" value="0x8" />
         <value caption="FIFO is 8 Messages deep" name="" value="0x7" />
         <value caption="FIFO is 7 Messages deep" name="" value="0x6" />
         <value caption="FIFO is 6 Messages deep" name="" value="0x5" />
         <value caption="FIFO is 5 Messages deep" name="" value="0x4" />
         <value caption="FIFO is 4 Messages deep" name="" value="0x3" />
         <value caption="FIFO is 3 Messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 Messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 Message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Payload Size bits" name="CFD1FIFOCON24__PLSIZE">
         <value caption="64 data bytes" name="" value="0x7" />
         <value caption="48 data bytes" name="" value="0x6" />
         <value caption="32 data bytes" name="" value="0x5" />
         <value caption="24 data bytes" name="" value="0x4" />
         <value caption="20 data bytes" name="" value="0x3" />
         <value caption="16 data bytes" name="" value="0x2" />
         <value caption="12 data bytes" name="" value="0x1" />
         <value caption="8 data bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" name="CFD1FIFOCON25__TFNRFNIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO not full / (TXEN is 0) Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO not full / (TXEN is 0) Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" name="CFD1FIFOCON25__TFHRFHIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO half empty / (TXEN is 0) Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO half empty / (TXEN is 0) Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" name="CFD1FIFOCON25__TFERFFIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO empty / (TXEN is 0) Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO empty / (TXEN is 0) Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="CFD1FIFOCON25__RXOVIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Attempts Exhausted Interrupt Enable bit" name="CFD1FIFOCON25__TXATIE">
         <value caption="Enable interrupt" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Received Message Time Stamp Enable bit" name="CFD1FIFOCON25__RXTSEN">
         <value caption="Capture time stamp in received message object in RAM." name="" value="0x1" />
         <value caption="Dont capture time stamp." name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="CFD1FIFOCON25__RTREN">
         <value caption="When a remote transmit is received" name="" value="0x1" />
         <value caption="When a remote transmit is received" name="" value="0x0" />
      </value-group>
      <value-group caption="TX / RX Buffer Selection bit" name="CFD1FIFOCON25__TXEN">
         <value caption="Transmit Message Object" name="" value="0x1" />
         <value caption="Receive Message Object" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head / Tail bit" name="CFD1FIFOCON25__UINC">
         <value caption="(TXEN is 1) The FIFO head will increment by a single message / (TXEN is 0) The FIFO tail will increment by a single message" name="" value="0x1" />
         <value caption="(TXEN is 1) The FIFO head will not increment by a single message / (TXEN is 0) The FIFO tail will not increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request bit" name="CFD1FIFOCON25__TXREQ">
         <value caption="(TXEN is 1) Requests sending a message; the bit will automatically clear when all the messages queued in the FIFO are successfully sent / (TXEN is 0) This bit has no effect." name="" value="0x1" />
         <value caption="(TXEN is 1) Clearing the bit to 0 while set will request a message abort. / (TXEN is 0) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bit" name="CFD1FIFOCON25__FRESET">
         <value caption="FIFO will be reset when bit is set; cleared by hardware when FIFO is reset. User should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits (EXPANDED)" name="CFD1FIFOCON25__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x1f" />
         <value caption="Message priority 30" name="" value="0x1e" />
         <value caption="Message priority 29" name="" value="0x1d" />
         <value caption="Message priority 28" name="" value="0x1c" />
         <value caption="Message priority 27" name="" value="0x1b" />
         <value caption="Message priority 26" name="" value="0x1a" />
         <value caption="Message priority 25" name="" value="0x19" />
         <value caption="Message priority 24" name="" value="0x18" />
         <value caption="Message priority 23" name="" value="0x17" />
         <value caption="Message priority 22" name="" value="0x16" />
         <value caption="Message priority 21" name="" value="0x15" />
         <value caption="Message priority 20" name="" value="0x14" />
         <value caption="Message priority 19" name="" value="0x13" />
         <value caption="Message priority 18" name="" value="0x12" />
         <value caption="Message priority 17" name="" value="0x11" />
         <value caption="Message priority 16" name="" value="0x10" />
         <value caption="Message priority 15" name="" value="0xf" />
         <value caption="Message priority 14" name="" value="0xe" />
         <value caption="Message priority 13" name="" value="0xd" />
         <value caption="Message priority 12" name="" value="0xc" />
         <value caption="Message priority 11" name="" value="0xb" />
         <value caption="Message priority 10" name="" value="0xa" />
         <value caption="Message priority 9" name="" value="0x9" />
         <value caption="Message priority 8" name="" value="0x8" />
         <value caption="Message priority 7" name="" value="0x7" />
         <value caption="Message priority 6" name="" value="0x6" />
         <value caption="Message priority 5" name="" value="0x5" />
         <value caption="Message priority 4" name="" value="0x4" />
         <value caption="Message priority 3" name="" value="0x3" />
         <value caption="Message priority 2" name="" value="0x2" />
         <value caption="Message priority 1" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Retransmission Attempts bits" name="CFD1FIFOCON25__TXAT">
         <value caption="Unlimited number of retransmission attempts" name="" value="0x3" />
         <value caption="Unlimited number of retransmission attempts" name="" value="0x2" />
         <value caption="Three retransmission attempts" name="" value="0x1" />
         <value caption="Disable retransmission attempts" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits" name="CFD1FIFOCON25__FSIZE">
         <value caption="FIFO is 32 Messages deep" name="" value="0x1f" />
         <value caption="FIFO is 31 Messages deep" name="" value="0x1e" />
         <value caption="FIFO is 30 Messages deep" name="" value="0x1d" />
         <value caption="FIFO is 29 Messages deep" name="" value="0x1c" />
         <value caption="FIFO is 28 Messages deep" name="" value="0x1b" />
         <value caption="FIFO is 27 Messages deep" name="" value="0x1a" />
         <value caption="FIFO is 26 Messages deep" name="" value="0x19" />
         <value caption="FIFO is 25 Messages deep" name="" value="0x18" />
         <value caption="FIFO is 24 Messages deep" name="" value="0x17" />
         <value caption="FIFO is 23 Messages deep" name="" value="0x16" />
         <value caption="FIFO is 22 Messages deep" name="" value="0x15" />
         <value caption="FIFO is 21 Messages deep" name="" value="0x14" />
         <value caption="FIFO is 20 Messages deep" name="" value="0x13" />
         <value caption="FIFO is 19 Messages deep" name="" value="0x12" />
         <value caption="FIFO is 18 Messages deep" name="" value="0x11" />
         <value caption="FIFO is 17 Messages deep" name="" value="0x10" />
         <value caption="FIFO is 16 Messages deep" name="" value="0xf" />
         <value caption="FIFO is 15 Messages deep" name="" value="0xe" />
         <value caption="FIFO is 14 Messages deep" name="" value="0xd" />
         <value caption="FIFO is 13 Messages deep" name="" value="0xc" />
         <value caption="FIFO is 12 Messages deep" name="" value="0xb" />
         <value caption="FIFO is 11 Messages deep" name="" value="0xa" />
         <value caption="FIFO is 10 Messages deep" name="" value="0x9" />
         <value caption="FIFO is 9 Messages deep" name="" value="0x8" />
         <value caption="FIFO is 8 Messages deep" name="" value="0x7" />
         <value caption="FIFO is 7 Messages deep" name="" value="0x6" />
         <value caption="FIFO is 6 Messages deep" name="" value="0x5" />
         <value caption="FIFO is 5 Messages deep" name="" value="0x4" />
         <value caption="FIFO is 4 Messages deep" name="" value="0x3" />
         <value caption="FIFO is 3 Messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 Messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 Message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Payload Size bits" name="CFD1FIFOCON25__PLSIZE">
         <value caption="64 data bytes" name="" value="0x7" />
         <value caption="48 data bytes" name="" value="0x6" />
         <value caption="32 data bytes" name="" value="0x5" />
         <value caption="24 data bytes" name="" value="0x4" />
         <value caption="20 data bytes" name="" value="0x3" />
         <value caption="16 data bytes" name="" value="0x2" />
         <value caption="12 data bytes" name="" value="0x1" />
         <value caption="8 data bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" name="CFD1FIFOCON26__TFNRFNIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO not full / (TXEN is 0) Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO not full / (TXEN is 0) Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" name="CFD1FIFOCON26__TFHRFHIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO half empty / (TXEN is 0) Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO half empty / (TXEN is 0) Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" name="CFD1FIFOCON26__TFERFFIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO empty / (TXEN is 0) Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO empty / (TXEN is 0) Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="CFD1FIFOCON26__RXOVIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Attempts Exhausted Interrupt Enable bit" name="CFD1FIFOCON26__TXATIE">
         <value caption="Enable interrupt" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Received Message Time Stamp Enable bit" name="CFD1FIFOCON26__RXTSEN">
         <value caption="Capture time stamp in received message object in RAM." name="" value="0x1" />
         <value caption="Dont capture time stamp." name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="CFD1FIFOCON26__RTREN">
         <value caption="When a remote transmit is received" name="" value="0x1" />
         <value caption="When a remote transmit is received" name="" value="0x0" />
      </value-group>
      <value-group caption="TX / RX Buffer Selection bit" name="CFD1FIFOCON26__TXEN">
         <value caption="Transmit Message Object" name="" value="0x1" />
         <value caption="Receive Message Object" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head / Tail bit" name="CFD1FIFOCON26__UINC">
         <value caption="(TXEN is 1) The FIFO head will increment by a single message / (TXEN is 0) The FIFO tail will increment by a single message" name="" value="0x1" />
         <value caption="(TXEN is 1) The FIFO head will not increment by a single message / (TXEN is 0) The FIFO tail will not increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request bit" name="CFD1FIFOCON26__TXREQ">
         <value caption="(TXEN is 1) Requests sending a message; the bit will automatically clear when all the messages queued in the FIFO are successfully sent / (TXEN is 0) This bit has no effect." name="" value="0x1" />
         <value caption="(TXEN is 1) Clearing the bit to 0 while set will request a message abort. / (TXEN is 0) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bit" name="CFD1FIFOCON26__FRESET">
         <value caption="FIFO will be reset when bit is set; cleared by hardware when FIFO is reset. User should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits (EXPANDED)" name="CFD1FIFOCON26__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x1f" />
         <value caption="Message priority 30" name="" value="0x1e" />
         <value caption="Message priority 29" name="" value="0x1d" />
         <value caption="Message priority 28" name="" value="0x1c" />
         <value caption="Message priority 27" name="" value="0x1b" />
         <value caption="Message priority 26" name="" value="0x1a" />
         <value caption="Message priority 25" name="" value="0x19" />
         <value caption="Message priority 24" name="" value="0x18" />
         <value caption="Message priority 23" name="" value="0x17" />
         <value caption="Message priority 22" name="" value="0x16" />
         <value caption="Message priority 21" name="" value="0x15" />
         <value caption="Message priority 20" name="" value="0x14" />
         <value caption="Message priority 19" name="" value="0x13" />
         <value caption="Message priority 18" name="" value="0x12" />
         <value caption="Message priority 17" name="" value="0x11" />
         <value caption="Message priority 16" name="" value="0x10" />
         <value caption="Message priority 15" name="" value="0xf" />
         <value caption="Message priority 14" name="" value="0xe" />
         <value caption="Message priority 13" name="" value="0xd" />
         <value caption="Message priority 12" name="" value="0xc" />
         <value caption="Message priority 11" name="" value="0xb" />
         <value caption="Message priority 10" name="" value="0xa" />
         <value caption="Message priority 9" name="" value="0x9" />
         <value caption="Message priority 8" name="" value="0x8" />
         <value caption="Message priority 7" name="" value="0x7" />
         <value caption="Message priority 6" name="" value="0x6" />
         <value caption="Message priority 5" name="" value="0x5" />
         <value caption="Message priority 4" name="" value="0x4" />
         <value caption="Message priority 3" name="" value="0x3" />
         <value caption="Message priority 2" name="" value="0x2" />
         <value caption="Message priority 1" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Retransmission Attempts bits" name="CFD1FIFOCON26__TXAT">
         <value caption="Unlimited number of retransmission attempts" name="" value="0x3" />
         <value caption="Unlimited number of retransmission attempts" name="" value="0x2" />
         <value caption="Three retransmission attempts" name="" value="0x1" />
         <value caption="Disable retransmission attempts" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits" name="CFD1FIFOCON26__FSIZE">
         <value caption="FIFO is 32 Messages deep" name="" value="0x1f" />
         <value caption="FIFO is 31 Messages deep" name="" value="0x1e" />
         <value caption="FIFO is 30 Messages deep" name="" value="0x1d" />
         <value caption="FIFO is 29 Messages deep" name="" value="0x1c" />
         <value caption="FIFO is 28 Messages deep" name="" value="0x1b" />
         <value caption="FIFO is 27 Messages deep" name="" value="0x1a" />
         <value caption="FIFO is 26 Messages deep" name="" value="0x19" />
         <value caption="FIFO is 25 Messages deep" name="" value="0x18" />
         <value caption="FIFO is 24 Messages deep" name="" value="0x17" />
         <value caption="FIFO is 23 Messages deep" name="" value="0x16" />
         <value caption="FIFO is 22 Messages deep" name="" value="0x15" />
         <value caption="FIFO is 21 Messages deep" name="" value="0x14" />
         <value caption="FIFO is 20 Messages deep" name="" value="0x13" />
         <value caption="FIFO is 19 Messages deep" name="" value="0x12" />
         <value caption="FIFO is 18 Messages deep" name="" value="0x11" />
         <value caption="FIFO is 17 Messages deep" name="" value="0x10" />
         <value caption="FIFO is 16 Messages deep" name="" value="0xf" />
         <value caption="FIFO is 15 Messages deep" name="" value="0xe" />
         <value caption="FIFO is 14 Messages deep" name="" value="0xd" />
         <value caption="FIFO is 13 Messages deep" name="" value="0xc" />
         <value caption="FIFO is 12 Messages deep" name="" value="0xb" />
         <value caption="FIFO is 11 Messages deep" name="" value="0xa" />
         <value caption="FIFO is 10 Messages deep" name="" value="0x9" />
         <value caption="FIFO is 9 Messages deep" name="" value="0x8" />
         <value caption="FIFO is 8 Messages deep" name="" value="0x7" />
         <value caption="FIFO is 7 Messages deep" name="" value="0x6" />
         <value caption="FIFO is 6 Messages deep" name="" value="0x5" />
         <value caption="FIFO is 5 Messages deep" name="" value="0x4" />
         <value caption="FIFO is 4 Messages deep" name="" value="0x3" />
         <value caption="FIFO is 3 Messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 Messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 Message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Payload Size bits" name="CFD1FIFOCON26__PLSIZE">
         <value caption="64 data bytes" name="" value="0x7" />
         <value caption="48 data bytes" name="" value="0x6" />
         <value caption="32 data bytes" name="" value="0x5" />
         <value caption="24 data bytes" name="" value="0x4" />
         <value caption="20 data bytes" name="" value="0x3" />
         <value caption="16 data bytes" name="" value="0x2" />
         <value caption="12 data bytes" name="" value="0x1" />
         <value caption="8 data bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" name="CFD1FIFOCON27__TFNRFNIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO not full / (TXEN is 0) Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO not full / (TXEN is 0) Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" name="CFD1FIFOCON27__TFHRFHIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO half empty / (TXEN is 0) Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO half empty / (TXEN is 0) Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" name="CFD1FIFOCON27__TFERFFIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO empty / (TXEN is 0) Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO empty / (TXEN is 0) Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="CFD1FIFOCON27__RXOVIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Attempts Exhausted Interrupt Enable bit" name="CFD1FIFOCON27__TXATIE">
         <value caption="Enable interrupt" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Received Message Time Stamp Enable bit" name="CFD1FIFOCON27__RXTSEN">
         <value caption="Capture time stamp in received message object in RAM." name="" value="0x1" />
         <value caption="Dont capture time stamp." name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="CFD1FIFOCON27__RTREN">
         <value caption="When a remote transmit is received" name="" value="0x1" />
         <value caption="When a remote transmit is received" name="" value="0x0" />
      </value-group>
      <value-group caption="TX / RX Buffer Selection bit" name="CFD1FIFOCON27__TXEN">
         <value caption="Transmit Message Object" name="" value="0x1" />
         <value caption="Receive Message Object" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head / Tail bit" name="CFD1FIFOCON27__UINC">
         <value caption="(TXEN is 1) The FIFO head will increment by a single message / (TXEN is 0) The FIFO tail will increment by a single message" name="" value="0x1" />
         <value caption="(TXEN is 1) The FIFO head will not increment by a single message / (TXEN is 0) The FIFO tail will not increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request bit" name="CFD1FIFOCON27__TXREQ">
         <value caption="(TXEN is 1) Requests sending a message; the bit will automatically clear when all the messages queued in the FIFO are successfully sent / (TXEN is 0) This bit has no effect." name="" value="0x1" />
         <value caption="(TXEN is 1) Clearing the bit to 0 while set will request a message abort. / (TXEN is 0) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bit" name="CFD1FIFOCON27__FRESET">
         <value caption="FIFO will be reset when bit is set; cleared by hardware when FIFO is reset. User should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits (EXPANDED)" name="CFD1FIFOCON27__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x1f" />
         <value caption="Message priority 30" name="" value="0x1e" />
         <value caption="Message priority 29" name="" value="0x1d" />
         <value caption="Message priority 28" name="" value="0x1c" />
         <value caption="Message priority 27" name="" value="0x1b" />
         <value caption="Message priority 26" name="" value="0x1a" />
         <value caption="Message priority 25" name="" value="0x19" />
         <value caption="Message priority 24" name="" value="0x18" />
         <value caption="Message priority 23" name="" value="0x17" />
         <value caption="Message priority 22" name="" value="0x16" />
         <value caption="Message priority 21" name="" value="0x15" />
         <value caption="Message priority 20" name="" value="0x14" />
         <value caption="Message priority 19" name="" value="0x13" />
         <value caption="Message priority 18" name="" value="0x12" />
         <value caption="Message priority 17" name="" value="0x11" />
         <value caption="Message priority 16" name="" value="0x10" />
         <value caption="Message priority 15" name="" value="0xf" />
         <value caption="Message priority 14" name="" value="0xe" />
         <value caption="Message priority 13" name="" value="0xd" />
         <value caption="Message priority 12" name="" value="0xc" />
         <value caption="Message priority 11" name="" value="0xb" />
         <value caption="Message priority 10" name="" value="0xa" />
         <value caption="Message priority 9" name="" value="0x9" />
         <value caption="Message priority 8" name="" value="0x8" />
         <value caption="Message priority 7" name="" value="0x7" />
         <value caption="Message priority 6" name="" value="0x6" />
         <value caption="Message priority 5" name="" value="0x5" />
         <value caption="Message priority 4" name="" value="0x4" />
         <value caption="Message priority 3" name="" value="0x3" />
         <value caption="Message priority 2" name="" value="0x2" />
         <value caption="Message priority 1" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Retransmission Attempts bits" name="CFD1FIFOCON27__TXAT">
         <value caption="Unlimited number of retransmission attempts" name="" value="0x3" />
         <value caption="Unlimited number of retransmission attempts" name="" value="0x2" />
         <value caption="Three retransmission attempts" name="" value="0x1" />
         <value caption="Disable retransmission attempts" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits" name="CFD1FIFOCON27__FSIZE">
         <value caption="FIFO is 32 Messages deep" name="" value="0x1f" />
         <value caption="FIFO is 31 Messages deep" name="" value="0x1e" />
         <value caption="FIFO is 30 Messages deep" name="" value="0x1d" />
         <value caption="FIFO is 29 Messages deep" name="" value="0x1c" />
         <value caption="FIFO is 28 Messages deep" name="" value="0x1b" />
         <value caption="FIFO is 27 Messages deep" name="" value="0x1a" />
         <value caption="FIFO is 26 Messages deep" name="" value="0x19" />
         <value caption="FIFO is 25 Messages deep" name="" value="0x18" />
         <value caption="FIFO is 24 Messages deep" name="" value="0x17" />
         <value caption="FIFO is 23 Messages deep" name="" value="0x16" />
         <value caption="FIFO is 22 Messages deep" name="" value="0x15" />
         <value caption="FIFO is 21 Messages deep" name="" value="0x14" />
         <value caption="FIFO is 20 Messages deep" name="" value="0x13" />
         <value caption="FIFO is 19 Messages deep" name="" value="0x12" />
         <value caption="FIFO is 18 Messages deep" name="" value="0x11" />
         <value caption="FIFO is 17 Messages deep" name="" value="0x10" />
         <value caption="FIFO is 16 Messages deep" name="" value="0xf" />
         <value caption="FIFO is 15 Messages deep" name="" value="0xe" />
         <value caption="FIFO is 14 Messages deep" name="" value="0xd" />
         <value caption="FIFO is 13 Messages deep" name="" value="0xc" />
         <value caption="FIFO is 12 Messages deep" name="" value="0xb" />
         <value caption="FIFO is 11 Messages deep" name="" value="0xa" />
         <value caption="FIFO is 10 Messages deep" name="" value="0x9" />
         <value caption="FIFO is 9 Messages deep" name="" value="0x8" />
         <value caption="FIFO is 8 Messages deep" name="" value="0x7" />
         <value caption="FIFO is 7 Messages deep" name="" value="0x6" />
         <value caption="FIFO is 6 Messages deep" name="" value="0x5" />
         <value caption="FIFO is 5 Messages deep" name="" value="0x4" />
         <value caption="FIFO is 4 Messages deep" name="" value="0x3" />
         <value caption="FIFO is 3 Messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 Messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 Message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Payload Size bits" name="CFD1FIFOCON27__PLSIZE">
         <value caption="64 data bytes" name="" value="0x7" />
         <value caption="48 data bytes" name="" value="0x6" />
         <value caption="32 data bytes" name="" value="0x5" />
         <value caption="24 data bytes" name="" value="0x4" />
         <value caption="20 data bytes" name="" value="0x3" />
         <value caption="16 data bytes" name="" value="0x2" />
         <value caption="12 data bytes" name="" value="0x1" />
         <value caption="8 data bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" name="CFD1FIFOCON28__TFNRFNIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO not full / (TXEN is 0) Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO not full / (TXEN is 0) Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" name="CFD1FIFOCON28__TFHRFHIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO half empty / (TXEN is 0) Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO half empty / (TXEN is 0) Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" name="CFD1FIFOCON28__TFERFFIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO empty / (TXEN is 0) Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO empty / (TXEN is 0) Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="CFD1FIFOCON28__RXOVIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Attempts Exhausted Interrupt Enable bit" name="CFD1FIFOCON28__TXATIE">
         <value caption="Enable interrupt" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Received Message Time Stamp Enable bit" name="CFD1FIFOCON28__RXTSEN">
         <value caption="Capture time stamp in received message object in RAM." name="" value="0x1" />
         <value caption="Dont capture time stamp." name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="CFD1FIFOCON28__RTREN">
         <value caption="When a remote transmit is received" name="" value="0x1" />
         <value caption="When a remote transmit is received" name="" value="0x0" />
      </value-group>
      <value-group caption="TX / RX Buffer Selection bit" name="CFD1FIFOCON28__TXEN">
         <value caption="Transmit Message Object" name="" value="0x1" />
         <value caption="Receive Message Object" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head / Tail bit" name="CFD1FIFOCON28__UINC">
         <value caption="(TXEN is 1) The FIFO head will increment by a single message / (TXEN is 0) The FIFO tail will increment by a single message" name="" value="0x1" />
         <value caption="(TXEN is 1) The FIFO head will not increment by a single message / (TXEN is 0) The FIFO tail will not increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request bit" name="CFD1FIFOCON28__TXREQ">
         <value caption="(TXEN is 1) Requests sending a message; the bit will automatically clear when all the messages queued in the FIFO are successfully sent / (TXEN is 0) This bit has no effect." name="" value="0x1" />
         <value caption="(TXEN is 1) Clearing the bit to 0 while set will request a message abort. / (TXEN is 0) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bit" name="CFD1FIFOCON28__FRESET">
         <value caption="FIFO will be reset when bit is set; cleared by hardware when FIFO is reset. User should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits (EXPANDED)" name="CFD1FIFOCON28__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x1f" />
         <value caption="Message priority 30" name="" value="0x1e" />
         <value caption="Message priority 29" name="" value="0x1d" />
         <value caption="Message priority 28" name="" value="0x1c" />
         <value caption="Message priority 27" name="" value="0x1b" />
         <value caption="Message priority 26" name="" value="0x1a" />
         <value caption="Message priority 25" name="" value="0x19" />
         <value caption="Message priority 24" name="" value="0x18" />
         <value caption="Message priority 23" name="" value="0x17" />
         <value caption="Message priority 22" name="" value="0x16" />
         <value caption="Message priority 21" name="" value="0x15" />
         <value caption="Message priority 20" name="" value="0x14" />
         <value caption="Message priority 19" name="" value="0x13" />
         <value caption="Message priority 18" name="" value="0x12" />
         <value caption="Message priority 17" name="" value="0x11" />
         <value caption="Message priority 16" name="" value="0x10" />
         <value caption="Message priority 15" name="" value="0xf" />
         <value caption="Message priority 14" name="" value="0xe" />
         <value caption="Message priority 13" name="" value="0xd" />
         <value caption="Message priority 12" name="" value="0xc" />
         <value caption="Message priority 11" name="" value="0xb" />
         <value caption="Message priority 10" name="" value="0xa" />
         <value caption="Message priority 9" name="" value="0x9" />
         <value caption="Message priority 8" name="" value="0x8" />
         <value caption="Message priority 7" name="" value="0x7" />
         <value caption="Message priority 6" name="" value="0x6" />
         <value caption="Message priority 5" name="" value="0x5" />
         <value caption="Message priority 4" name="" value="0x4" />
         <value caption="Message priority 3" name="" value="0x3" />
         <value caption="Message priority 2" name="" value="0x2" />
         <value caption="Message priority 1" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Retransmission Attempts bits" name="CFD1FIFOCON28__TXAT">
         <value caption="Unlimited number of retransmission attempts" name="" value="0x3" />
         <value caption="Unlimited number of retransmission attempts" name="" value="0x2" />
         <value caption="Three retransmission attempts" name="" value="0x1" />
         <value caption="Disable retransmission attempts" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits" name="CFD1FIFOCON28__FSIZE">
         <value caption="FIFO is 32 Messages deep" name="" value="0x1f" />
         <value caption="FIFO is 31 Messages deep" name="" value="0x1e" />
         <value caption="FIFO is 30 Messages deep" name="" value="0x1d" />
         <value caption="FIFO is 29 Messages deep" name="" value="0x1c" />
         <value caption="FIFO is 28 Messages deep" name="" value="0x1b" />
         <value caption="FIFO is 27 Messages deep" name="" value="0x1a" />
         <value caption="FIFO is 26 Messages deep" name="" value="0x19" />
         <value caption="FIFO is 25 Messages deep" name="" value="0x18" />
         <value caption="FIFO is 24 Messages deep" name="" value="0x17" />
         <value caption="FIFO is 23 Messages deep" name="" value="0x16" />
         <value caption="FIFO is 22 Messages deep" name="" value="0x15" />
         <value caption="FIFO is 21 Messages deep" name="" value="0x14" />
         <value caption="FIFO is 20 Messages deep" name="" value="0x13" />
         <value caption="FIFO is 19 Messages deep" name="" value="0x12" />
         <value caption="FIFO is 18 Messages deep" name="" value="0x11" />
         <value caption="FIFO is 17 Messages deep" name="" value="0x10" />
         <value caption="FIFO is 16 Messages deep" name="" value="0xf" />
         <value caption="FIFO is 15 Messages deep" name="" value="0xe" />
         <value caption="FIFO is 14 Messages deep" name="" value="0xd" />
         <value caption="FIFO is 13 Messages deep" name="" value="0xc" />
         <value caption="FIFO is 12 Messages deep" name="" value="0xb" />
         <value caption="FIFO is 11 Messages deep" name="" value="0xa" />
         <value caption="FIFO is 10 Messages deep" name="" value="0x9" />
         <value caption="FIFO is 9 Messages deep" name="" value="0x8" />
         <value caption="FIFO is 8 Messages deep" name="" value="0x7" />
         <value caption="FIFO is 7 Messages deep" name="" value="0x6" />
         <value caption="FIFO is 6 Messages deep" name="" value="0x5" />
         <value caption="FIFO is 5 Messages deep" name="" value="0x4" />
         <value caption="FIFO is 4 Messages deep" name="" value="0x3" />
         <value caption="FIFO is 3 Messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 Messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 Message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Payload Size bits" name="CFD1FIFOCON28__PLSIZE">
         <value caption="64 data bytes" name="" value="0x7" />
         <value caption="48 data bytes" name="" value="0x6" />
         <value caption="32 data bytes" name="" value="0x5" />
         <value caption="24 data bytes" name="" value="0x4" />
         <value caption="20 data bytes" name="" value="0x3" />
         <value caption="16 data bytes" name="" value="0x2" />
         <value caption="12 data bytes" name="" value="0x1" />
         <value caption="8 data bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" name="CFD1FIFOCON29__TFNRFNIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO not full / (TXEN is 0) Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO not full / (TXEN is 0) Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" name="CFD1FIFOCON29__TFHRFHIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO half empty / (TXEN is 0) Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO half empty / (TXEN is 0) Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" name="CFD1FIFOCON29__TFERFFIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO empty / (TXEN is 0) Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO empty / (TXEN is 0) Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="CFD1FIFOCON29__RXOVIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Attempts Exhausted Interrupt Enable bit" name="CFD1FIFOCON29__TXATIE">
         <value caption="Enable interrupt" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Received Message Time Stamp Enable bit" name="CFD1FIFOCON29__RXTSEN">
         <value caption="Capture time stamp in received message object in RAM." name="" value="0x1" />
         <value caption="Dont capture time stamp." name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="CFD1FIFOCON29__RTREN">
         <value caption="When a remote transmit is received" name="" value="0x1" />
         <value caption="When a remote transmit is received" name="" value="0x0" />
      </value-group>
      <value-group caption="TX / RX Buffer Selection bit" name="CFD1FIFOCON29__TXEN">
         <value caption="Transmit Message Object" name="" value="0x1" />
         <value caption="Receive Message Object" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head / Tail bit" name="CFD1FIFOCON29__UINC">
         <value caption="(TXEN is 1) The FIFO head will increment by a single message / (TXEN is 0) The FIFO tail will increment by a single message" name="" value="0x1" />
         <value caption="(TXEN is 1) The FIFO head will not increment by a single message / (TXEN is 0) The FIFO tail will not increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request bit" name="CFD1FIFOCON29__TXREQ">
         <value caption="(TXEN is 1) Requests sending a message; the bit will automatically clear when all the messages queued in the FIFO are successfully sent / (TXEN is 0) This bit has no effect." name="" value="0x1" />
         <value caption="(TXEN is 1) Clearing the bit to 0 while set will request a message abort. / (TXEN is 0) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bit" name="CFD1FIFOCON29__FRESET">
         <value caption="FIFO will be reset when bit is set; cleared by hardware when FIFO is reset. User should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits (EXPANDED)" name="CFD1FIFOCON29__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x1f" />
         <value caption="Message priority 30" name="" value="0x1e" />
         <value caption="Message priority 29" name="" value="0x1d" />
         <value caption="Message priority 28" name="" value="0x1c" />
         <value caption="Message priority 27" name="" value="0x1b" />
         <value caption="Message priority 26" name="" value="0x1a" />
         <value caption="Message priority 25" name="" value="0x19" />
         <value caption="Message priority 24" name="" value="0x18" />
         <value caption="Message priority 23" name="" value="0x17" />
         <value caption="Message priority 22" name="" value="0x16" />
         <value caption="Message priority 21" name="" value="0x15" />
         <value caption="Message priority 20" name="" value="0x14" />
         <value caption="Message priority 19" name="" value="0x13" />
         <value caption="Message priority 18" name="" value="0x12" />
         <value caption="Message priority 17" name="" value="0x11" />
         <value caption="Message priority 16" name="" value="0x10" />
         <value caption="Message priority 15" name="" value="0xf" />
         <value caption="Message priority 14" name="" value="0xe" />
         <value caption="Message priority 13" name="" value="0xd" />
         <value caption="Message priority 12" name="" value="0xc" />
         <value caption="Message priority 11" name="" value="0xb" />
         <value caption="Message priority 10" name="" value="0xa" />
         <value caption="Message priority 9" name="" value="0x9" />
         <value caption="Message priority 8" name="" value="0x8" />
         <value caption="Message priority 7" name="" value="0x7" />
         <value caption="Message priority 6" name="" value="0x6" />
         <value caption="Message priority 5" name="" value="0x5" />
         <value caption="Message priority 4" name="" value="0x4" />
         <value caption="Message priority 3" name="" value="0x3" />
         <value caption="Message priority 2" name="" value="0x2" />
         <value caption="Message priority 1" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Retransmission Attempts bits" name="CFD1FIFOCON29__TXAT">
         <value caption="Unlimited number of retransmission attempts" name="" value="0x3" />
         <value caption="Unlimited number of retransmission attempts" name="" value="0x2" />
         <value caption="Three retransmission attempts" name="" value="0x1" />
         <value caption="Disable retransmission attempts" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits" name="CFD1FIFOCON29__FSIZE">
         <value caption="FIFO is 32 Messages deep" name="" value="0x1f" />
         <value caption="FIFO is 31 Messages deep" name="" value="0x1e" />
         <value caption="FIFO is 30 Messages deep" name="" value="0x1d" />
         <value caption="FIFO is 29 Messages deep" name="" value="0x1c" />
         <value caption="FIFO is 28 Messages deep" name="" value="0x1b" />
         <value caption="FIFO is 27 Messages deep" name="" value="0x1a" />
         <value caption="FIFO is 26 Messages deep" name="" value="0x19" />
         <value caption="FIFO is 25 Messages deep" name="" value="0x18" />
         <value caption="FIFO is 24 Messages deep" name="" value="0x17" />
         <value caption="FIFO is 23 Messages deep" name="" value="0x16" />
         <value caption="FIFO is 22 Messages deep" name="" value="0x15" />
         <value caption="FIFO is 21 Messages deep" name="" value="0x14" />
         <value caption="FIFO is 20 Messages deep" name="" value="0x13" />
         <value caption="FIFO is 19 Messages deep" name="" value="0x12" />
         <value caption="FIFO is 18 Messages deep" name="" value="0x11" />
         <value caption="FIFO is 17 Messages deep" name="" value="0x10" />
         <value caption="FIFO is 16 Messages deep" name="" value="0xf" />
         <value caption="FIFO is 15 Messages deep" name="" value="0xe" />
         <value caption="FIFO is 14 Messages deep" name="" value="0xd" />
         <value caption="FIFO is 13 Messages deep" name="" value="0xc" />
         <value caption="FIFO is 12 Messages deep" name="" value="0xb" />
         <value caption="FIFO is 11 Messages deep" name="" value="0xa" />
         <value caption="FIFO is 10 Messages deep" name="" value="0x9" />
         <value caption="FIFO is 9 Messages deep" name="" value="0x8" />
         <value caption="FIFO is 8 Messages deep" name="" value="0x7" />
         <value caption="FIFO is 7 Messages deep" name="" value="0x6" />
         <value caption="FIFO is 6 Messages deep" name="" value="0x5" />
         <value caption="FIFO is 5 Messages deep" name="" value="0x4" />
         <value caption="FIFO is 4 Messages deep" name="" value="0x3" />
         <value caption="FIFO is 3 Messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 Messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 Message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Payload Size bits" name="CFD1FIFOCON29__PLSIZE">
         <value caption="64 data bytes" name="" value="0x7" />
         <value caption="48 data bytes" name="" value="0x6" />
         <value caption="32 data bytes" name="" value="0x5" />
         <value caption="24 data bytes" name="" value="0x4" />
         <value caption="20 data bytes" name="" value="0x3" />
         <value caption="16 data bytes" name="" value="0x2" />
         <value caption="12 data bytes" name="" value="0x1" />
         <value caption="8 data bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" name="CFD1FIFOCON30__TFNRFNIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO not full / (TXEN is 0) Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO not full / (TXEN is 0) Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" name="CFD1FIFOCON30__TFHRFHIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO half empty / (TXEN is 0) Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO half empty / (TXEN is 0) Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" name="CFD1FIFOCON30__TFERFFIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO empty / (TXEN is 0) Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO empty / (TXEN is 0) Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="CFD1FIFOCON30__RXOVIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Attempts Exhausted Interrupt Enable bit" name="CFD1FIFOCON30__TXATIE">
         <value caption="Enable interrupt" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Received Message Time Stamp Enable bit" name="CFD1FIFOCON30__RXTSEN">
         <value caption="Capture time stamp in received message object in RAM." name="" value="0x1" />
         <value caption="Dont capture time stamp." name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="CFD1FIFOCON30__RTREN">
         <value caption="When a remote transmit is received" name="" value="0x1" />
         <value caption="When a remote transmit is received" name="" value="0x0" />
      </value-group>
      <value-group caption="TX / RX Buffer Selection bit" name="CFD1FIFOCON30__TXEN">
         <value caption="Transmit Message Object" name="" value="0x1" />
         <value caption="Receive Message Object" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head / Tail bit" name="CFD1FIFOCON30__UINC">
         <value caption="(TXEN is 1) The FIFO head will increment by a single message / (TXEN is 0) The FIFO tail will increment by a single message" name="" value="0x1" />
         <value caption="(TXEN is 1) The FIFO head will not increment by a single message / (TXEN is 0) The FIFO tail will not increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request bit" name="CFD1FIFOCON30__TXREQ">
         <value caption="(TXEN is 1) Requests sending a message; the bit will automatically clear when all the messages queued in the FIFO are successfully sent / (TXEN is 0) This bit has no effect." name="" value="0x1" />
         <value caption="(TXEN is 1) Clearing the bit to 0 while set will request a message abort. / (TXEN is 0) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bit" name="CFD1FIFOCON30__FRESET">
         <value caption="FIFO will be reset when bit is set; cleared by hardware when FIFO is reset. User should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits (EXPANDED)" name="CFD1FIFOCON30__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x1f" />
         <value caption="Message priority 30" name="" value="0x1e" />
         <value caption="Message priority 29" name="" value="0x1d" />
         <value caption="Message priority 28" name="" value="0x1c" />
         <value caption="Message priority 27" name="" value="0x1b" />
         <value caption="Message priority 26" name="" value="0x1a" />
         <value caption="Message priority 25" name="" value="0x19" />
         <value caption="Message priority 24" name="" value="0x18" />
         <value caption="Message priority 23" name="" value="0x17" />
         <value caption="Message priority 22" name="" value="0x16" />
         <value caption="Message priority 21" name="" value="0x15" />
         <value caption="Message priority 20" name="" value="0x14" />
         <value caption="Message priority 19" name="" value="0x13" />
         <value caption="Message priority 18" name="" value="0x12" />
         <value caption="Message priority 17" name="" value="0x11" />
         <value caption="Message priority 16" name="" value="0x10" />
         <value caption="Message priority 15" name="" value="0xf" />
         <value caption="Message priority 14" name="" value="0xe" />
         <value caption="Message priority 13" name="" value="0xd" />
         <value caption="Message priority 12" name="" value="0xc" />
         <value caption="Message priority 11" name="" value="0xb" />
         <value caption="Message priority 10" name="" value="0xa" />
         <value caption="Message priority 9" name="" value="0x9" />
         <value caption="Message priority 8" name="" value="0x8" />
         <value caption="Message priority 7" name="" value="0x7" />
         <value caption="Message priority 6" name="" value="0x6" />
         <value caption="Message priority 5" name="" value="0x5" />
         <value caption="Message priority 4" name="" value="0x4" />
         <value caption="Message priority 3" name="" value="0x3" />
         <value caption="Message priority 2" name="" value="0x2" />
         <value caption="Message priority 1" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Retransmission Attempts bits" name="CFD1FIFOCON30__TXAT">
         <value caption="Unlimited number of retransmission attempts" name="" value="0x3" />
         <value caption="Unlimited number of retransmission attempts" name="" value="0x2" />
         <value caption="Three retransmission attempts" name="" value="0x1" />
         <value caption="Disable retransmission attempts" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits" name="CFD1FIFOCON30__FSIZE">
         <value caption="FIFO is 32 Messages deep" name="" value="0x1f" />
         <value caption="FIFO is 31 Messages deep" name="" value="0x1e" />
         <value caption="FIFO is 30 Messages deep" name="" value="0x1d" />
         <value caption="FIFO is 29 Messages deep" name="" value="0x1c" />
         <value caption="FIFO is 28 Messages deep" name="" value="0x1b" />
         <value caption="FIFO is 27 Messages deep" name="" value="0x1a" />
         <value caption="FIFO is 26 Messages deep" name="" value="0x19" />
         <value caption="FIFO is 25 Messages deep" name="" value="0x18" />
         <value caption="FIFO is 24 Messages deep" name="" value="0x17" />
         <value caption="FIFO is 23 Messages deep" name="" value="0x16" />
         <value caption="FIFO is 22 Messages deep" name="" value="0x15" />
         <value caption="FIFO is 21 Messages deep" name="" value="0x14" />
         <value caption="FIFO is 20 Messages deep" name="" value="0x13" />
         <value caption="FIFO is 19 Messages deep" name="" value="0x12" />
         <value caption="FIFO is 18 Messages deep" name="" value="0x11" />
         <value caption="FIFO is 17 Messages deep" name="" value="0x10" />
         <value caption="FIFO is 16 Messages deep" name="" value="0xf" />
         <value caption="FIFO is 15 Messages deep" name="" value="0xe" />
         <value caption="FIFO is 14 Messages deep" name="" value="0xd" />
         <value caption="FIFO is 13 Messages deep" name="" value="0xc" />
         <value caption="FIFO is 12 Messages deep" name="" value="0xb" />
         <value caption="FIFO is 11 Messages deep" name="" value="0xa" />
         <value caption="FIFO is 10 Messages deep" name="" value="0x9" />
         <value caption="FIFO is 9 Messages deep" name="" value="0x8" />
         <value caption="FIFO is 8 Messages deep" name="" value="0x7" />
         <value caption="FIFO is 7 Messages deep" name="" value="0x6" />
         <value caption="FIFO is 6 Messages deep" name="" value="0x5" />
         <value caption="FIFO is 5 Messages deep" name="" value="0x4" />
         <value caption="FIFO is 4 Messages deep" name="" value="0x3" />
         <value caption="FIFO is 3 Messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 Messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 Message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Payload Size bits" name="CFD1FIFOCON30__PLSIZE">
         <value caption="64 data bytes" name="" value="0x7" />
         <value caption="48 data bytes" name="" value="0x6" />
         <value caption="32 data bytes" name="" value="0x5" />
         <value caption="24 data bytes" name="" value="0x4" />
         <value caption="20 data bytes" name="" value="0x3" />
         <value caption="16 data bytes" name="" value="0x2" />
         <value caption="12 data bytes" name="" value="0x1" />
         <value caption="8 data bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Not Full/Not Empty Interrupt Enable bit" name="CFD1FIFOCON31__TFNRFNIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO not full / (TXEN is 0) Interrupt enabled for FIFO not empty" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO not full / (TXEN is 0) Interrupt disabled for FIFO not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Half Empty/Half Full Interrupt Enable bit" name="CFD1FIFOCON31__TFHRFHIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO half empty / (TXEN is 0) Interrupt enabled for FIFO half full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO half empty / (TXEN is 0) Interrupt disabled for FIFO half full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit/Receive FIFO Empty/Full Interrupt Enable bit" name="CFD1FIFOCON31__TFERFFIE">
         <value caption="(TXEN is 1) Interrupt enabled for FIFO empty / (TXEN is 0) Interrupt enabled for FIFO full" name="" value="0x1" />
         <value caption="(TXEN is 1) Interrupt disabled for FIFO empty / (TXEN is 0) Interrupt disabled for FIFO full" name="" value="0x0" />
      </value-group>
      <value-group caption="Overflow Interrupt Enable bit" name="CFD1FIFOCON31__RXOVIE">
         <value caption="Interrupt enabled for overflow event" name="" value="0x1" />
         <value caption="Interrupt disabled for overflow event" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Attempts Exhausted Interrupt Enable bit" name="CFD1FIFOCON31__TXATIE">
         <value caption="Enable interrupt" name="" value="0x1" />
         <value caption="Disable interrupt" name="" value="0x0" />
      </value-group>
      <value-group caption="Received Message Time Stamp Enable bit" name="CFD1FIFOCON31__RXTSEN">
         <value caption="Capture time stamp in received message object in RAM." name="" value="0x1" />
         <value caption="Dont capture time stamp." name="" value="0x0" />
      </value-group>
      <value-group caption="Auto RTR Enable bit" name="CFD1FIFOCON31__RTREN">
         <value caption="When a remote transmit is received" name="" value="0x1" />
         <value caption="When a remote transmit is received" name="" value="0x0" />
      </value-group>
      <value-group caption="TX / RX Buffer Selection bit" name="CFD1FIFOCON31__TXEN">
         <value caption="Transmit Message Object" name="" value="0x1" />
         <value caption="Receive Message Object" name="" value="0x0" />
      </value-group>
      <value-group caption="Increment Head / Tail bit" name="CFD1FIFOCON31__UINC">
         <value caption="(TXEN is 1) The FIFO head will increment by a single message / (TXEN is 0) The FIFO tail will increment by a single message" name="" value="0x1" />
         <value caption="(TXEN is 1) The FIFO head will not increment by a single message / (TXEN is 0) The FIFO tail will not increment by a single message" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Send Request bit" name="CFD1FIFOCON31__TXREQ">
         <value caption="(TXEN is 1) Requests sending a message; the bit will automatically clear when all the messages queued in the FIFO are successfully sent / (TXEN is 0) This bit has no effect." name="" value="0x1" />
         <value caption="(TXEN is 1) Clearing the bit to 0 while set will request a message abort. / (TXEN is 0) This bit has no effect." name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Reset bit" name="CFD1FIFOCON31__FRESET">
         <value caption="FIFO will be reset when bit is set; cleared by hardware when FIFO is reset. User should poll whether this bit is clear before taking any action" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="Message Transmit Priority bits (EXPANDED)" name="CFD1FIFOCON31__TXPRI">
         <value caption="Highest Message Priority" name="" value="0x1f" />
         <value caption="Message priority 30" name="" value="0x1e" />
         <value caption="Message priority 29" name="" value="0x1d" />
         <value caption="Message priority 28" name="" value="0x1c" />
         <value caption="Message priority 27" name="" value="0x1b" />
         <value caption="Message priority 26" name="" value="0x1a" />
         <value caption="Message priority 25" name="" value="0x19" />
         <value caption="Message priority 24" name="" value="0x18" />
         <value caption="Message priority 23" name="" value="0x17" />
         <value caption="Message priority 22" name="" value="0x16" />
         <value caption="Message priority 21" name="" value="0x15" />
         <value caption="Message priority 20" name="" value="0x14" />
         <value caption="Message priority 19" name="" value="0x13" />
         <value caption="Message priority 18" name="" value="0x12" />
         <value caption="Message priority 17" name="" value="0x11" />
         <value caption="Message priority 16" name="" value="0x10" />
         <value caption="Message priority 15" name="" value="0xf" />
         <value caption="Message priority 14" name="" value="0xe" />
         <value caption="Message priority 13" name="" value="0xd" />
         <value caption="Message priority 12" name="" value="0xc" />
         <value caption="Message priority 11" name="" value="0xb" />
         <value caption="Message priority 10" name="" value="0xa" />
         <value caption="Message priority 9" name="" value="0x9" />
         <value caption="Message priority 8" name="" value="0x8" />
         <value caption="Message priority 7" name="" value="0x7" />
         <value caption="Message priority 6" name="" value="0x6" />
         <value caption="Message priority 5" name="" value="0x5" />
         <value caption="Message priority 4" name="" value="0x4" />
         <value caption="Message priority 3" name="" value="0x3" />
         <value caption="Message priority 2" name="" value="0x2" />
         <value caption="Message priority 1" name="" value="0x1" />
         <value caption="Lowest Message Priority" name="" value="0x0" />
      </value-group>
      <value-group caption="Retransmission Attempts bits" name="CFD1FIFOCON31__TXAT">
         <value caption="Unlimited number of retransmission attempts" name="" value="0x3" />
         <value caption="Unlimited number of retransmission attempts" name="" value="0x2" />
         <value caption="Three retransmission attempts" name="" value="0x1" />
         <value caption="Disable retransmission attempts" name="" value="0x0" />
      </value-group>
      <value-group caption="FIFO Size bits" name="CFD1FIFOCON31__FSIZE">
         <value caption="FIFO is 32 Messages deep" name="" value="0x1f" />
         <value caption="FIFO is 31 Messages deep" name="" value="0x1e" />
         <value caption="FIFO is 30 Messages deep" name="" value="0x1d" />
         <value caption="FIFO is 29 Messages deep" name="" value="0x1c" />
         <value caption="FIFO is 28 Messages deep" name="" value="0x1b" />
         <value caption="FIFO is 27 Messages deep" name="" value="0x1a" />
         <value caption="FIFO is 26 Messages deep" name="" value="0x19" />
         <value caption="FIFO is 25 Messages deep" name="" value="0x18" />
         <value caption="FIFO is 24 Messages deep" name="" value="0x17" />
         <value caption="FIFO is 23 Messages deep" name="" value="0x16" />
         <value caption="FIFO is 22 Messages deep" name="" value="0x15" />
         <value caption="FIFO is 21 Messages deep" name="" value="0x14" />
         <value caption="FIFO is 20 Messages deep" name="" value="0x13" />
         <value caption="FIFO is 19 Messages deep" name="" value="0x12" />
         <value caption="FIFO is 18 Messages deep" name="" value="0x11" />
         <value caption="FIFO is 17 Messages deep" name="" value="0x10" />
         <value caption="FIFO is 16 Messages deep" name="" value="0xf" />
         <value caption="FIFO is 15 Messages deep" name="" value="0xe" />
         <value caption="FIFO is 14 Messages deep" name="" value="0xd" />
         <value caption="FIFO is 13 Messages deep" name="" value="0xc" />
         <value caption="FIFO is 12 Messages deep" name="" value="0xb" />
         <value caption="FIFO is 11 Messages deep" name="" value="0xa" />
         <value caption="FIFO is 10 Messages deep" name="" value="0x9" />
         <value caption="FIFO is 9 Messages deep" name="" value="0x8" />
         <value caption="FIFO is 8 Messages deep" name="" value="0x7" />
         <value caption="FIFO is 7 Messages deep" name="" value="0x6" />
         <value caption="FIFO is 6 Messages deep" name="" value="0x5" />
         <value caption="FIFO is 5 Messages deep" name="" value="0x4" />
         <value caption="FIFO is 4 Messages deep" name="" value="0x3" />
         <value caption="FIFO is 3 Messages deep" name="" value="0x2" />
         <value caption="FIFO is 2 Messages deep" name="" value="0x1" />
         <value caption="FIFO is 1 Message deep" name="" value="0x0" />
      </value-group>
      <value-group caption="Payload Size bits" name="CFD1FIFOCON31__PLSIZE">
         <value caption="64 data bytes" name="" value="0x7" />
         <value caption="48 data bytes" name="" value="0x6" />
         <value caption="32 data bytes" name="" value="0x5" />
         <value caption="24 data bytes" name="" value="0x4" />
         <value caption="20 data bytes" name="" value="0x3" />
         <value caption="16 data bytes" name="" value="0x2" />
         <value caption="12 data bytes" name="" value="0x1" />
         <value caption="8 data bytes" name="" value="0x0" />
      </value-group>
      <value-group caption="Pointer to Object when Filter n hits bits" name="CFD1FLTCON0__F0BP">
         <value caption="Message matching filter is stored in Object 31" name="" value="0x1f" />
         <value caption="Message matching filter is stored in Object 30" name="" value="0x1e" />
         <value caption="Message matching filter is stored in Object 29" name="" value="0x1d" />
         <value caption="Message matching filter is stored in Object 28" name="" value="0x1c" />
         <value caption="Message matching filter is stored in Object 27" name="" value="0x1b" />
         <value caption="Message matching filter is stored in Object 26" name="" value="0x1a" />
         <value caption="Message matching filter is stored in Object 25" name="" value="0x19" />
         <value caption="Message matching filter is stored in Object 24" name="" value="0x18" />
         <value caption="Message matching filter is stored in Object 23" name="" value="0x17" />
         <value caption="Message matching filter is stored in Object 22" name="" value="0x16" />
         <value caption="Message matching filter is stored in Object 21" name="" value="0x15" />
         <value caption="Message matching filter is stored in Object 20" name="" value="0x14" />
         <value caption="Message matching filter is stored in Object 19" name="" value="0x13" />
         <value caption="Message matching filter is stored in Object 18" name="" value="0x12" />
         <value caption="Message matching filter is stored in Object 17" name="" value="0x11" />
         <value caption="Message matching filter is stored in Object 16" name="" value="0x10" />
         <value caption="Message matching filter is stored in Object 15" name="" value="0xf" />
         <value caption="Message matching filter is stored in Object 14" name="" value="0xe" />
         <value caption="Message matching filter is stored in Object 13" name="" value="0xd" />
         <value caption="Message matching filter is stored in Object 12" name="" value="0xc" />
         <value caption="Message matching filter is stored in Object 11" name="" value="0xb" />
         <value caption="Message matching filter is stored in Object 10" name="" value="0xa" />
         <value caption="Message matching filter is stored in Object 9" name="" value="0x9" />
         <value caption="Message matching filter is stored in Object 8" name="" value="0x8" />
         <value caption="Message matching filter is stored in Object 7" name="" value="0x7" />
         <value caption="Message matching filter is stored in Object 6" name="" value="0x6" />
         <value caption="Message matching filter is stored in Object 5" name="" value="0x5" />
         <value caption="Message matching filter is stored in Object 4" name="" value="0x4" />
         <value caption="Message matching filter is stored in Object 3" name="" value="0x3" />
         <value caption="Message matching filter is stored in Object 2" name="" value="0x2" />
         <value caption="Message matching filter is stored in Object 1" name="" value="0x1" />
         <value caption="Reserved. Object 0 is the RX Queue and cannot receive messages." name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Filter n to Accept Messages bits" name="CFD1FLTCON0__FLTEN0">
         <value caption="Filter is enabled" name="" value="0x1" />
         <value caption="Filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Pointer to Object when Filter n hits bits" name="CFD1FLTCON0__F1BP">
         <value caption="Message matching filter is stored in Object 31" name="" value="0x1f" />
         <value caption="Message matching filter is stored in Object 30" name="" value="0x1e" />
         <value caption="Message matching filter is stored in Object 29" name="" value="0x1d" />
         <value caption="Message matching filter is stored in Object 28" name="" value="0x1c" />
         <value caption="Message matching filter is stored in Object 27" name="" value="0x1b" />
         <value caption="Message matching filter is stored in Object 26" name="" value="0x1a" />
         <value caption="Message matching filter is stored in Object 25" name="" value="0x19" />
         <value caption="Message matching filter is stored in Object 24" name="" value="0x18" />
         <value caption="Message matching filter is stored in Object 23" name="" value="0x17" />
         <value caption="Message matching filter is stored in Object 22" name="" value="0x16" />
         <value caption="Message matching filter is stored in Object 21" name="" value="0x15" />
         <value caption="Message matching filter is stored in Object 20" name="" value="0x14" />
         <value caption="Message matching filter is stored in Object 19" name="" value="0x13" />
         <value caption="Message matching filter is stored in Object 18" name="" value="0x12" />
         <value caption="Message matching filter is stored in Object 17" name="" value="0x11" />
         <value caption="Message matching filter is stored in Object 16" name="" value="0x10" />
         <value caption="Message matching filter is stored in Object 15" name="" value="0xf" />
         <value caption="Message matching filter is stored in Object 14" name="" value="0xe" />
         <value caption="Message matching filter is stored in Object 13" name="" value="0xd" />
         <value caption="Message matching filter is stored in Object 12" name="" value="0xc" />
         <value caption="Message matching filter is stored in Object 11" name="" value="0xb" />
         <value caption="Message matching filter is stored in Object 10" name="" value="0xa" />
         <value caption="Message matching filter is stored in Object 9" name="" value="0x9" />
         <value caption="Message matching filter is stored in Object 8" name="" value="0x8" />
         <value caption="Message matching filter is stored in Object 7" name="" value="0x7" />
         <value caption="Message matching filter is stored in Object 6" name="" value="0x6" />
         <value caption="Message matching filter is stored in Object 5" name="" value="0x5" />
         <value caption="Message matching filter is stored in Object 4" name="" value="0x4" />
         <value caption="Message matching filter is stored in Object 3" name="" value="0x3" />
         <value caption="Message matching filter is stored in Object 2" name="" value="0x2" />
         <value caption="Message matching filter is stored in Object 1" name="" value="0x1" />
         <value caption="Reserved. Object 0 is the TX Queue and cannot receive messages." name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Filter n to Accept Messages bits" name="CFD1FLTCON0__FLTEN1">
         <value caption="Filter is enabled" name="" value="0x1" />
         <value caption="Filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Pointer to Object when Filter n hits bits" name="CFD1FLTCON0__F2BP">
         <value caption="Message matching filter is stored in Object 31" name="" value="0x1f" />
         <value caption="Message matching filter is stored in Object 30" name="" value="0x1e" />
         <value caption="Message matching filter is stored in Object 29" name="" value="0x1d" />
         <value caption="Message matching filter is stored in Object 28" name="" value="0x1c" />
         <value caption="Message matching filter is stored in Object 27" name="" value="0x1b" />
         <value caption="Message matching filter is stored in Object 26" name="" value="0x1a" />
         <value caption="Message matching filter is stored in Object 25" name="" value="0x19" />
         <value caption="Message matching filter is stored in Object 24" name="" value="0x18" />
         <value caption="Message matching filter is stored in Object 23" name="" value="0x17" />
         <value caption="Message matching filter is stored in Object 22" name="" value="0x16" />
         <value caption="Message matching filter is stored in Object 21" name="" value="0x15" />
         <value caption="Message matching filter is stored in Object 20" name="" value="0x14" />
         <value caption="Message matching filter is stored in Object 19" name="" value="0x13" />
         <value caption="Message matching filter is stored in Object 18" name="" value="0x12" />
         <value caption="Message matching filter is stored in Object 17" name="" value="0x11" />
         <value caption="Message matching filter is stored in Object 16" name="" value="0x10" />
         <value caption="Message matching filter is stored in Object 15" name="" value="0xf" />
         <value caption="Message matching filter is stored in Object 14" name="" value="0xe" />
         <value caption="Message matching filter is stored in Object 13" name="" value="0xd" />
         <value caption="Message matching filter is stored in Object 12" name="" value="0xc" />
         <value caption="Message matching filter is stored in Object 11" name="" value="0xb" />
         <value caption="Message matching filter is stored in Object 10" name="" value="0xa" />
         <value caption="Message matching filter is stored in Object 9" name="" value="0x9" />
         <value caption="Message matching filter is stored in Object 8" name="" value="0x8" />
         <value caption="Message matching filter is stored in Object 7" name="" value="0x7" />
         <value caption="Message matching filter is stored in Object 6" name="" value="0x6" />
         <value caption="Message matching filter is stored in Object 5" name="" value="0x5" />
         <value caption="Message matching filter is stored in Object 4" name="" value="0x4" />
         <value caption="Message matching filter is stored in Object 3" name="" value="0x3" />
         <value caption="Message matching filter is stored in Object 2" name="" value="0x2" />
         <value caption="Message matching filter is stored in Object 1" name="" value="0x1" />
         <value caption="Reserved. Object 0 is the TX Queue and cannot receive messages." name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Filter n to Accept Messages bits" name="CFD1FLTCON0__FLTEN2">
         <value caption="Filter is enabled" name="" value="0x1" />
         <value caption="Filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Pointer to Object when Filter n hits bits" name="CFD1FLTCON0__F3BP">
         <value caption="Message matching filter is stored in Object 31" name="" value="0x1f" />
         <value caption="Message matching filter is stored in Object 30" name="" value="0x1e" />
         <value caption="Message matching filter is stored in Object 29" name="" value="0x1d" />
         <value caption="Message matching filter is stored in Object 28" name="" value="0x1c" />
         <value caption="Message matching filter is stored in Object 27" name="" value="0x1b" />
         <value caption="Message matching filter is stored in Object 26" name="" value="0x1a" />
         <value caption="Message matching filter is stored in Object 25" name="" value="0x19" />
         <value caption="Message matching filter is stored in Object 24" name="" value="0x18" />
         <value caption="Message matching filter is stored in Object 23" name="" value="0x17" />
         <value caption="Message matching filter is stored in Object 22" name="" value="0x16" />
         <value caption="Message matching filter is stored in Object 21" name="" value="0x15" />
         <value caption="Message matching filter is stored in Object 20" name="" value="0x14" />
         <value caption="Message matching filter is stored in Object 19" name="" value="0x13" />
         <value caption="Message matching filter is stored in Object 18" name="" value="0x12" />
         <value caption="Message matching filter is stored in Object 17" name="" value="0x11" />
         <value caption="Message matching filter is stored in Object 16" name="" value="0x10" />
         <value caption="Message matching filter is stored in Object 15" name="" value="0xf" />
         <value caption="Message matching filter is stored in Object 14" name="" value="0xe" />
         <value caption="Message matching filter is stored in Object 13" name="" value="0xd" />
         <value caption="Message matching filter is stored in Object 12" name="" value="0xc" />
         <value caption="Message matching filter is stored in Object 11" name="" value="0xb" />
         <value caption="Message matching filter is stored in Object 10" name="" value="0xa" />
         <value caption="Message matching filter is stored in Object 9" name="" value="0x9" />
         <value caption="Message matching filter is stored in Object 8" name="" value="0x8" />
         <value caption="Message matching filter is stored in Object 7" name="" value="0x7" />
         <value caption="Message matching filter is stored in Object 6" name="" value="0x6" />
         <value caption="Message matching filter is stored in Object 5" name="" value="0x5" />
         <value caption="Message matching filter is stored in Object 4" name="" value="0x4" />
         <value caption="Message matching filter is stored in Object 3" name="" value="0x3" />
         <value caption="Message matching filter is stored in Object 2" name="" value="0x2" />
         <value caption="Message matching filter is stored in Object 1" name="" value="0x1" />
         <value caption="Reserved. Object 0 is the TX Queue and cannot receive messages." name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Filter n to Accept Messages bits" name="CFD1FLTCON0__FLTEN3">
         <value caption="Filter is enabled" name="" value="0x1" />
         <value caption="Filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Pointer to Object when Filter n hits bits" name="CFD1FLTCON1__F4BP">
         <value caption="Message matching filter is stored in Object 31" name="" value="0x1f" />
         <value caption="Message matching filter is stored in Object 30" name="" value="0x1e" />
         <value caption="Message matching filter is stored in Object 29" name="" value="0x1d" />
         <value caption="Message matching filter is stored in Object 28" name="" value="0x1c" />
         <value caption="Message matching filter is stored in Object 27" name="" value="0x1b" />
         <value caption="Message matching filter is stored in Object 26" name="" value="0x1a" />
         <value caption="Message matching filter is stored in Object 25" name="" value="0x19" />
         <value caption="Message matching filter is stored in Object 24" name="" value="0x18" />
         <value caption="Message matching filter is stored in Object 23" name="" value="0x17" />
         <value caption="Message matching filter is stored in Object 22" name="" value="0x16" />
         <value caption="Message matching filter is stored in Object 21" name="" value="0x15" />
         <value caption="Message matching filter is stored in Object 20" name="" value="0x14" />
         <value caption="Message matching filter is stored in Object 19" name="" value="0x13" />
         <value caption="Message matching filter is stored in Object 18" name="" value="0x12" />
         <value caption="Message matching filter is stored in Object 17" name="" value="0x11" />
         <value caption="Message matching filter is stored in Object 16" name="" value="0x10" />
         <value caption="Message matching filter is stored in Object 15" name="" value="0xf" />
         <value caption="Message matching filter is stored in Object 14" name="" value="0xe" />
         <value caption="Message matching filter is stored in Object 13" name="" value="0xd" />
         <value caption="Message matching filter is stored in Object 12" name="" value="0xc" />
         <value caption="Message matching filter is stored in Object 11" name="" value="0xb" />
         <value caption="Message matching filter is stored in Object 10" name="" value="0xa" />
         <value caption="Message matching filter is stored in Object 9" name="" value="0x9" />
         <value caption="Message matching filter is stored in Object 8" name="" value="0x8" />
         <value caption="Message matching filter is stored in Object 7" name="" value="0x7" />
         <value caption="Message matching filter is stored in Object 6" name="" value="0x6" />
         <value caption="Message matching filter is stored in Object 5" name="" value="0x5" />
         <value caption="Message matching filter is stored in Object 4" name="" value="0x4" />
         <value caption="Message matching filter is stored in Object 3" name="" value="0x3" />
         <value caption="Message matching filter is stored in Object 2" name="" value="0x2" />
         <value caption="Message matching filter is stored in Object 1" name="" value="0x1" />
         <value caption="Reserved. Object 0 is the TX Queue and cannot receive messages." name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Filter n to Accept Messages bits" name="CFD1FLTCON1__FLTEN4">
         <value caption="Filter is enabled" name="" value="0x1" />
         <value caption="Filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Pointer to Object when Filter n hits bits" name="CFD1FLTCON1__F5BP">
         <value caption="Message matching filter is stored in Object 31" name="" value="0x1f" />
         <value caption="Message matching filter is stored in Object 30" name="" value="0x1e" />
         <value caption="Message matching filter is stored in Object 29" name="" value="0x1d" />
         <value caption="Message matching filter is stored in Object 28" name="" value="0x1c" />
         <value caption="Message matching filter is stored in Object 27" name="" value="0x1b" />
         <value caption="Message matching filter is stored in Object 26" name="" value="0x1a" />
         <value caption="Message matching filter is stored in Object 25" name="" value="0x19" />
         <value caption="Message matching filter is stored in Object 24" name="" value="0x18" />
         <value caption="Message matching filter is stored in Object 23" name="" value="0x17" />
         <value caption="Message matching filter is stored in Object 22" name="" value="0x16" />
         <value caption="Message matching filter is stored in Object 21" name="" value="0x15" />
         <value caption="Message matching filter is stored in Object 20" name="" value="0x14" />
         <value caption="Message matching filter is stored in Object 19" name="" value="0x13" />
         <value caption="Message matching filter is stored in Object 18" name="" value="0x12" />
         <value caption="Message matching filter is stored in Object 17" name="" value="0x11" />
         <value caption="Message matching filter is stored in Object 16" name="" value="0x10" />
         <value caption="Message matching filter is stored in Object 15" name="" value="0xf" />
         <value caption="Message matching filter is stored in Object 14" name="" value="0xe" />
         <value caption="Message matching filter is stored in Object 13" name="" value="0xd" />
         <value caption="Message matching filter is stored in Object 12" name="" value="0xc" />
         <value caption="Message matching filter is stored in Object 11" name="" value="0xb" />
         <value caption="Message matching filter is stored in Object 10" name="" value="0xa" />
         <value caption="Message matching filter is stored in Object 9" name="" value="0x9" />
         <value caption="Message matching filter is stored in Object 8" name="" value="0x8" />
         <value caption="Message matching filter is stored in Object 7" name="" value="0x7" />
         <value caption="Message matching filter is stored in Object 6" name="" value="0x6" />
         <value caption="Message matching filter is stored in Object 5" name="" value="0x5" />
         <value caption="Message matching filter is stored in Object 4" name="" value="0x4" />
         <value caption="Message matching filter is stored in Object 3" name="" value="0x3" />
         <value caption="Message matching filter is stored in Object 2" name="" value="0x2" />
         <value caption="Message matching filter is stored in Object 1" name="" value="0x1" />
         <value caption="Reserved. Object 0 is the TX Queue and cannot receive messages." name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Filter n to Accept Messages bits" name="CFD1FLTCON1__FLTEN5">
         <value caption="Filter is enabled" name="" value="0x1" />
         <value caption="Filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Pointer to Object when Filter n hits bits" name="CFD1FLTCON1__F6BP">
         <value caption="Message matching filter is stored in Object 31" name="" value="0x1f" />
         <value caption="Message matching filter is stored in Object 30" name="" value="0x1e" />
         <value caption="Message matching filter is stored in Object 29" name="" value="0x1d" />
         <value caption="Message matching filter is stored in Object 28" name="" value="0x1c" />
         <value caption="Message matching filter is stored in Object 27" name="" value="0x1b" />
         <value caption="Message matching filter is stored in Object 26" name="" value="0x1a" />
         <value caption="Message matching filter is stored in Object 25" name="" value="0x19" />
         <value caption="Message matching filter is stored in Object 24" name="" value="0x18" />
         <value caption="Message matching filter is stored in Object 23" name="" value="0x17" />
         <value caption="Message matching filter is stored in Object 22" name="" value="0x16" />
         <value caption="Message matching filter is stored in Object 21" name="" value="0x15" />
         <value caption="Message matching filter is stored in Object 20" name="" value="0x14" />
         <value caption="Message matching filter is stored in Object 19" name="" value="0x13" />
         <value caption="Message matching filter is stored in Object 18" name="" value="0x12" />
         <value caption="Message matching filter is stored in Object 17" name="" value="0x11" />
         <value caption="Message matching filter is stored in Object 16" name="" value="0x10" />
         <value caption="Message matching filter is stored in Object 15" name="" value="0xf" />
         <value caption="Message matching filter is stored in Object 14" name="" value="0xe" />
         <value caption="Message matching filter is stored in Object 13" name="" value="0xd" />
         <value caption="Message matching filter is stored in Object 12" name="" value="0xc" />
         <value caption="Message matching filter is stored in Object 11" name="" value="0xb" />
         <value caption="Message matching filter is stored in Object 10" name="" value="0xa" />
         <value caption="Message matching filter is stored in Object 9" name="" value="0x9" />
         <value caption="Message matching filter is stored in Object 8" name="" value="0x8" />
         <value caption="Message matching filter is stored in Object 7" name="" value="0x7" />
         <value caption="Message matching filter is stored in Object 6" name="" value="0x6" />
         <value caption="Message matching filter is stored in Object 5" name="" value="0x5" />
         <value caption="Message matching filter is stored in Object 4" name="" value="0x4" />
         <value caption="Message matching filter is stored in Object 3" name="" value="0x3" />
         <value caption="Message matching filter is stored in Object 2" name="" value="0x2" />
         <value caption="Message matching filter is stored in Object 1" name="" value="0x1" />
         <value caption="Reserved. Object 0 is the TX Queue and cannot receive messages." name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Filter n to Accept Messages bits" name="CFD1FLTCON1__FLTEN6">
         <value caption="Filter is enabled" name="" value="0x1" />
         <value caption="Filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Pointer to Object when Filter n hits bits" name="CFD1FLTCON1__F7BP">
         <value caption="Message matching filter is stored in Object 31" name="" value="0x1f" />
         <value caption="Message matching filter is stored in Object 30" name="" value="0x1e" />
         <value caption="Message matching filter is stored in Object 29" name="" value="0x1d" />
         <value caption="Message matching filter is stored in Object 28" name="" value="0x1c" />
         <value caption="Message matching filter is stored in Object 27" name="" value="0x1b" />
         <value caption="Message matching filter is stored in Object 26" name="" value="0x1a" />
         <value caption="Message matching filter is stored in Object 25" name="" value="0x19" />
         <value caption="Message matching filter is stored in Object 24" name="" value="0x18" />
         <value caption="Message matching filter is stored in Object 23" name="" value="0x17" />
         <value caption="Message matching filter is stored in Object 22" name="" value="0x16" />
         <value caption="Message matching filter is stored in Object 21" name="" value="0x15" />
         <value caption="Message matching filter is stored in Object 20" name="" value="0x14" />
         <value caption="Message matching filter is stored in Object 19" name="" value="0x13" />
         <value caption="Message matching filter is stored in Object 18" name="" value="0x12" />
         <value caption="Message matching filter is stored in Object 17" name="" value="0x11" />
         <value caption="Message matching filter is stored in Object 16" name="" value="0x10" />
         <value caption="Message matching filter is stored in Object 15" name="" value="0xf" />
         <value caption="Message matching filter is stored in Object 14" name="" value="0xe" />
         <value caption="Message matching filter is stored in Object 13" name="" value="0xd" />
         <value caption="Message matching filter is stored in Object 12" name="" value="0xc" />
         <value caption="Message matching filter is stored in Object 11" name="" value="0xb" />
         <value caption="Message matching filter is stored in Object 10" name="" value="0xa" />
         <value caption="Message matching filter is stored in Object 9" name="" value="0x9" />
         <value caption="Message matching filter is stored in Object 8" name="" value="0x8" />
         <value caption="Message matching filter is stored in Object 7" name="" value="0x7" />
         <value caption="Message matching filter is stored in Object 6" name="" value="0x6" />
         <value caption="Message matching filter is stored in Object 5" name="" value="0x5" />
         <value caption="Message matching filter is stored in Object 4" name="" value="0x4" />
         <value caption="Message matching filter is stored in Object 3" name="" value="0x3" />
         <value caption="Message matching filter is stored in Object 2" name="" value="0x2" />
         <value caption="Message matching filter is stored in Object 1" name="" value="0x1" />
         <value caption="Reserved. Object 0 is the TX Queue and cannot receive messages." name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Filter n to Accept Messages bits" name="CFD1FLTCON1__FLTEN7">
         <value caption="Filter is enabled" name="" value="0x1" />
         <value caption="Filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Pointer to Object when Filter n hits bits" name="CFD1FLTCON2__F8BP">
         <value caption="Message matching filter is stored in Object 31" name="" value="0x1f" />
         <value caption="Message matching filter is stored in Object 30" name="" value="0x1e" />
         <value caption="Message matching filter is stored in Object 29" name="" value="0x1d" />
         <value caption="Message matching filter is stored in Object 28" name="" value="0x1c" />
         <value caption="Message matching filter is stored in Object 27" name="" value="0x1b" />
         <value caption="Message matching filter is stored in Object 26" name="" value="0x1a" />
         <value caption="Message matching filter is stored in Object 25" name="" value="0x19" />
         <value caption="Message matching filter is stored in Object 24" name="" value="0x18" />
         <value caption="Message matching filter is stored in Object 23" name="" value="0x17" />
         <value caption="Message matching filter is stored in Object 22" name="" value="0x16" />
         <value caption="Message matching filter is stored in Object 21" name="" value="0x15" />
         <value caption="Message matching filter is stored in Object 20" name="" value="0x14" />
         <value caption="Message matching filter is stored in Object 19" name="" value="0x13" />
         <value caption="Message matching filter is stored in Object 18" name="" value="0x12" />
         <value caption="Message matching filter is stored in Object 17" name="" value="0x11" />
         <value caption="Message matching filter is stored in Object 16" name="" value="0x10" />
         <value caption="Message matching filter is stored in Object 15" name="" value="0xf" />
         <value caption="Message matching filter is stored in Object 14" name="" value="0xe" />
         <value caption="Message matching filter is stored in Object 13" name="" value="0xd" />
         <value caption="Message matching filter is stored in Object 12" name="" value="0xc" />
         <value caption="Message matching filter is stored in Object 11" name="" value="0xb" />
         <value caption="Message matching filter is stored in Object 10" name="" value="0xa" />
         <value caption="Message matching filter is stored in Object 9" name="" value="0x9" />
         <value caption="Message matching filter is stored in Object 8" name="" value="0x8" />
         <value caption="Message matching filter is stored in Object 7" name="" value="0x7" />
         <value caption="Message matching filter is stored in Object 6" name="" value="0x6" />
         <value caption="Message matching filter is stored in Object 5" name="" value="0x5" />
         <value caption="Message matching filter is stored in Object 4" name="" value="0x4" />
         <value caption="Message matching filter is stored in Object 3" name="" value="0x3" />
         <value caption="Message matching filter is stored in Object 2" name="" value="0x2" />
         <value caption="Message matching filter is stored in Object 1" name="" value="0x1" />
         <value caption="Reserved. Object 0 is the TX Queue and cannot receive messages." name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Filter n to Accept Messages bits" name="CFD1FLTCON2__FLTEN8">
         <value caption="Filter is enabled" name="" value="0x1" />
         <value caption="Filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Pointer to Object when Filter n hits bits" name="CFD1FLTCON2__F9BP">
         <value caption="Message matching filter is stored in Object 31" name="" value="0x1f" />
         <value caption="Message matching filter is stored in Object 30" name="" value="0x1e" />
         <value caption="Message matching filter is stored in Object 29" name="" value="0x1d" />
         <value caption="Message matching filter is stored in Object 28" name="" value="0x1c" />
         <value caption="Message matching filter is stored in Object 27" name="" value="0x1b" />
         <value caption="Message matching filter is stored in Object 26" name="" value="0x1a" />
         <value caption="Message matching filter is stored in Object 25" name="" value="0x19" />
         <value caption="Message matching filter is stored in Object 24" name="" value="0x18" />
         <value caption="Message matching filter is stored in Object 23" name="" value="0x17" />
         <value caption="Message matching filter is stored in Object 22" name="" value="0x16" />
         <value caption="Message matching filter is stored in Object 21" name="" value="0x15" />
         <value caption="Message matching filter is stored in Object 20" name="" value="0x14" />
         <value caption="Message matching filter is stored in Object 19" name="" value="0x13" />
         <value caption="Message matching filter is stored in Object 18" name="" value="0x12" />
         <value caption="Message matching filter is stored in Object 17" name="" value="0x11" />
         <value caption="Message matching filter is stored in Object 16" name="" value="0x10" />
         <value caption="Message matching filter is stored in Object 15" name="" value="0xf" />
         <value caption="Message matching filter is stored in Object 14" name="" value="0xe" />
         <value caption="Message matching filter is stored in Object 13" name="" value="0xd" />
         <value caption="Message matching filter is stored in Object 12" name="" value="0xc" />
         <value caption="Message matching filter is stored in Object 11" name="" value="0xb" />
         <value caption="Message matching filter is stored in Object 10" name="" value="0xa" />
         <value caption="Message matching filter is stored in Object 9" name="" value="0x9" />
         <value caption="Message matching filter is stored in Object 8" name="" value="0x8" />
         <value caption="Message matching filter is stored in Object 7" name="" value="0x7" />
         <value caption="Message matching filter is stored in Object 6" name="" value="0x6" />
         <value caption="Message matching filter is stored in Object 5" name="" value="0x5" />
         <value caption="Message matching filter is stored in Object 4" name="" value="0x4" />
         <value caption="Message matching filter is stored in Object 3" name="" value="0x3" />
         <value caption="Message matching filter is stored in Object 2" name="" value="0x2" />
         <value caption="Message matching filter is stored in Object 1" name="" value="0x1" />
         <value caption="Reserved. Object 0 is the TX Queue and cannot receive messages." name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Filter n to Accept Messages bits" name="CFD1FLTCON2__FLTEN9">
         <value caption="Filter is enabled" name="" value="0x1" />
         <value caption="Filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Pointer to Object when Filter n hits bits" name="CFD1FLTCON2__F10BP">
         <value caption="Message matching filter is stored in Object 31" name="" value="0x1f" />
         <value caption="Message matching filter is stored in Object 30" name="" value="0x1e" />
         <value caption="Message matching filter is stored in Object 29" name="" value="0x1d" />
         <value caption="Message matching filter is stored in Object 28" name="" value="0x1c" />
         <value caption="Message matching filter is stored in Object 27" name="" value="0x1b" />
         <value caption="Message matching filter is stored in Object 26" name="" value="0x1a" />
         <value caption="Message matching filter is stored in Object 25" name="" value="0x19" />
         <value caption="Message matching filter is stored in Object 24" name="" value="0x18" />
         <value caption="Message matching filter is stored in Object 23" name="" value="0x17" />
         <value caption="Message matching filter is stored in Object 22" name="" value="0x16" />
         <value caption="Message matching filter is stored in Object 21" name="" value="0x15" />
         <value caption="Message matching filter is stored in Object 20" name="" value="0x14" />
         <value caption="Message matching filter is stored in Object 19" name="" value="0x13" />
         <value caption="Message matching filter is stored in Object 18" name="" value="0x12" />
         <value caption="Message matching filter is stored in Object 17" name="" value="0x11" />
         <value caption="Message matching filter is stored in Object 16" name="" value="0x10" />
         <value caption="Message matching filter is stored in Object 15" name="" value="0xf" />
         <value caption="Message matching filter is stored in Object 14" name="" value="0xe" />
         <value caption="Message matching filter is stored in Object 13" name="" value="0xd" />
         <value caption="Message matching filter is stored in Object 12" name="" value="0xc" />
         <value caption="Message matching filter is stored in Object 11" name="" value="0xb" />
         <value caption="Message matching filter is stored in Object 10" name="" value="0xa" />
         <value caption="Message matching filter is stored in Object 9" name="" value="0x9" />
         <value caption="Message matching filter is stored in Object 8" name="" value="0x8" />
         <value caption="Message matching filter is stored in Object 7" name="" value="0x7" />
         <value caption="Message matching filter is stored in Object 6" name="" value="0x6" />
         <value caption="Message matching filter is stored in Object 5" name="" value="0x5" />
         <value caption="Message matching filter is stored in Object 4" name="" value="0x4" />
         <value caption="Message matching filter is stored in Object 3" name="" value="0x3" />
         <value caption="Message matching filter is stored in Object 2" name="" value="0x2" />
         <value caption="Message matching filter is stored in Object 1" name="" value="0x1" />
         <value caption="Reserved. Object 0 is the TX Queue and cannot receive messages." name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Filter n to Accept Messages bits" name="CFD1FLTCON2__FLTEN10">
         <value caption="Filter is enabled" name="" value="0x1" />
         <value caption="Filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Pointer to Object when Filter n hits bits" name="CFD1FLTCON2__F11BP">
         <value caption="Message matching filter is stored in Object 31" name="" value="0x1f" />
         <value caption="Message matching filter is stored in Object 30" name="" value="0x1e" />
         <value caption="Message matching filter is stored in Object 29" name="" value="0x1d" />
         <value caption="Message matching filter is stored in Object 28" name="" value="0x1c" />
         <value caption="Message matching filter is stored in Object 27" name="" value="0x1b" />
         <value caption="Message matching filter is stored in Object 26" name="" value="0x1a" />
         <value caption="Message matching filter is stored in Object 25" name="" value="0x19" />
         <value caption="Message matching filter is stored in Object 24" name="" value="0x18" />
         <value caption="Message matching filter is stored in Object 23" name="" value="0x17" />
         <value caption="Message matching filter is stored in Object 22" name="" value="0x16" />
         <value caption="Message matching filter is stored in Object 21" name="" value="0x15" />
         <value caption="Message matching filter is stored in Object 20" name="" value="0x14" />
         <value caption="Message matching filter is stored in Object 19" name="" value="0x13" />
         <value caption="Message matching filter is stored in Object 18" name="" value="0x12" />
         <value caption="Message matching filter is stored in Object 17" name="" value="0x11" />
         <value caption="Message matching filter is stored in Object 16" name="" value="0x10" />
         <value caption="Message matching filter is stored in Object 15" name="" value="0xf" />
         <value caption="Message matching filter is stored in Object 14" name="" value="0xe" />
         <value caption="Message matching filter is stored in Object 13" name="" value="0xd" />
         <value caption="Message matching filter is stored in Object 12" name="" value="0xc" />
         <value caption="Message matching filter is stored in Object 11" name="" value="0xb" />
         <value caption="Message matching filter is stored in Object 10" name="" value="0xa" />
         <value caption="Message matching filter is stored in Object 9" name="" value="0x9" />
         <value caption="Message matching filter is stored in Object 8" name="" value="0x8" />
         <value caption="Message matching filter is stored in Object 7" name="" value="0x7" />
         <value caption="Message matching filter is stored in Object 6" name="" value="0x6" />
         <value caption="Message matching filter is stored in Object 5" name="" value="0x5" />
         <value caption="Message matching filter is stored in Object 4" name="" value="0x4" />
         <value caption="Message matching filter is stored in Object 3" name="" value="0x3" />
         <value caption="Message matching filter is stored in Object 2" name="" value="0x2" />
         <value caption="Message matching filter is stored in Object 1" name="" value="0x1" />
         <value caption="Reserved. Object 0 is the TX Queue and cannot receive messages." name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Filter n to Accept Messages bits" name="CFD1FLTCON2__FLTEN11">
         <value caption="Filter is enabled" name="" value="0x1" />
         <value caption="Filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Pointer to Object when Filter n hits bits" name="CFD1FLTCON3__F12BP">
         <value caption="Message matching filter is stored in Object 31" name="" value="0x1f" />
         <value caption="Message matching filter is stored in Object 30" name="" value="0x1e" />
         <value caption="Message matching filter is stored in Object 29" name="" value="0x1d" />
         <value caption="Message matching filter is stored in Object 28" name="" value="0x1c" />
         <value caption="Message matching filter is stored in Object 27" name="" value="0x1b" />
         <value caption="Message matching filter is stored in Object 26" name="" value="0x1a" />
         <value caption="Message matching filter is stored in Object 25" name="" value="0x19" />
         <value caption="Message matching filter is stored in Object 24" name="" value="0x18" />
         <value caption="Message matching filter is stored in Object 23" name="" value="0x17" />
         <value caption="Message matching filter is stored in Object 22" name="" value="0x16" />
         <value caption="Message matching filter is stored in Object 21" name="" value="0x15" />
         <value caption="Message matching filter is stored in Object 20" name="" value="0x14" />
         <value caption="Message matching filter is stored in Object 19" name="" value="0x13" />
         <value caption="Message matching filter is stored in Object 18" name="" value="0x12" />
         <value caption="Message matching filter is stored in Object 17" name="" value="0x11" />
         <value caption="Message matching filter is stored in Object 16" name="" value="0x10" />
         <value caption="Message matching filter is stored in Object 15" name="" value="0xf" />
         <value caption="Message matching filter is stored in Object 14" name="" value="0xe" />
         <value caption="Message matching filter is stored in Object 13" name="" value="0xd" />
         <value caption="Message matching filter is stored in Object 12" name="" value="0xc" />
         <value caption="Message matching filter is stored in Object 11" name="" value="0xb" />
         <value caption="Message matching filter is stored in Object 10" name="" value="0xa" />
         <value caption="Message matching filter is stored in Object 9" name="" value="0x9" />
         <value caption="Message matching filter is stored in Object 8" name="" value="0x8" />
         <value caption="Message matching filter is stored in Object 7" name="" value="0x7" />
         <value caption="Message matching filter is stored in Object 6" name="" value="0x6" />
         <value caption="Message matching filter is stored in Object 5" name="" value="0x5" />
         <value caption="Message matching filter is stored in Object 4" name="" value="0x4" />
         <value caption="Message matching filter is stored in Object 3" name="" value="0x3" />
         <value caption="Message matching filter is stored in Object 2" name="" value="0x2" />
         <value caption="Message matching filter is stored in Object 1" name="" value="0x1" />
         <value caption="Reserved. Object 0 is the TX Queue and cannot receive messages." name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Filter n to Accept Messages bits" name="CFD1FLTCON3__FLTEN12">
         <value caption="Filter is enabled" name="" value="0x1" />
         <value caption="Filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Pointer to Object when Filter n hits bits" name="CFD1FLTCON3__F13BP">
         <value caption="Message matching filter is stored in Object 31" name="" value="0x1f" />
         <value caption="Message matching filter is stored in Object 30" name="" value="0x1e" />
         <value caption="Message matching filter is stored in Object 29" name="" value="0x1d" />
         <value caption="Message matching filter is stored in Object 28" name="" value="0x1c" />
         <value caption="Message matching filter is stored in Object 27" name="" value="0x1b" />
         <value caption="Message matching filter is stored in Object 26" name="" value="0x1a" />
         <value caption="Message matching filter is stored in Object 25" name="" value="0x19" />
         <value caption="Message matching filter is stored in Object 24" name="" value="0x18" />
         <value caption="Message matching filter is stored in Object 23" name="" value="0x17" />
         <value caption="Message matching filter is stored in Object 22" name="" value="0x16" />
         <value caption="Message matching filter is stored in Object 21" name="" value="0x15" />
         <value caption="Message matching filter is stored in Object 20" name="" value="0x14" />
         <value caption="Message matching filter is stored in Object 19" name="" value="0x13" />
         <value caption="Message matching filter is stored in Object 18" name="" value="0x12" />
         <value caption="Message matching filter is stored in Object 17" name="" value="0x11" />
         <value caption="Message matching filter is stored in Object 16" name="" value="0x10" />
         <value caption="Message matching filter is stored in Object 15" name="" value="0xf" />
         <value caption="Message matching filter is stored in Object 14" name="" value="0xe" />
         <value caption="Message matching filter is stored in Object 13" name="" value="0xd" />
         <value caption="Message matching filter is stored in Object 12" name="" value="0xc" />
         <value caption="Message matching filter is stored in Object 11" name="" value="0xb" />
         <value caption="Message matching filter is stored in Object 10" name="" value="0xa" />
         <value caption="Message matching filter is stored in Object 9" name="" value="0x9" />
         <value caption="Message matching filter is stored in Object 8" name="" value="0x8" />
         <value caption="Message matching filter is stored in Object 7" name="" value="0x7" />
         <value caption="Message matching filter is stored in Object 6" name="" value="0x6" />
         <value caption="Message matching filter is stored in Object 5" name="" value="0x5" />
         <value caption="Message matching filter is stored in Object 4" name="" value="0x4" />
         <value caption="Message matching filter is stored in Object 3" name="" value="0x3" />
         <value caption="Message matching filter is stored in Object 2" name="" value="0x2" />
         <value caption="Message matching filter is stored in Object 1" name="" value="0x1" />
         <value caption="Reserved. Object 0 is the TX Queue and cannot receive messages." name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Filter n to Accept Messages bits" name="CFD1FLTCON3__FLTEN13">
         <value caption="Filter is enabled" name="" value="0x1" />
         <value caption="Filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Pointer to Object when Filter n hits bits" name="CFD1FLTCON3__F14BP">
         <value caption="Message matching filter is stored in Object 31" name="" value="0x1f" />
         <value caption="Message matching filter is stored in Object 30" name="" value="0x1e" />
         <value caption="Message matching filter is stored in Object 29" name="" value="0x1d" />
         <value caption="Message matching filter is stored in Object 28" name="" value="0x1c" />
         <value caption="Message matching filter is stored in Object 27" name="" value="0x1b" />
         <value caption="Message matching filter is stored in Object 26" name="" value="0x1a" />
         <value caption="Message matching filter is stored in Object 25" name="" value="0x19" />
         <value caption="Message matching filter is stored in Object 24" name="" value="0x18" />
         <value caption="Message matching filter is stored in Object 23" name="" value="0x17" />
         <value caption="Message matching filter is stored in Object 22" name="" value="0x16" />
         <value caption="Message matching filter is stored in Object 21" name="" value="0x15" />
         <value caption="Message matching filter is stored in Object 20" name="" value="0x14" />
         <value caption="Message matching filter is stored in Object 19" name="" value="0x13" />
         <value caption="Message matching filter is stored in Object 18" name="" value="0x12" />
         <value caption="Message matching filter is stored in Object 17" name="" value="0x11" />
         <value caption="Message matching filter is stored in Object 16" name="" value="0x10" />
         <value caption="Message matching filter is stored in Object 15" name="" value="0xf" />
         <value caption="Message matching filter is stored in Object 14" name="" value="0xe" />
         <value caption="Message matching filter is stored in Object 13" name="" value="0xd" />
         <value caption="Message matching filter is stored in Object 12" name="" value="0xc" />
         <value caption="Message matching filter is stored in Object 11" name="" value="0xb" />
         <value caption="Message matching filter is stored in Object 10" name="" value="0xa" />
         <value caption="Message matching filter is stored in Object 9" name="" value="0x9" />
         <value caption="Message matching filter is stored in Object 8" name="" value="0x8" />
         <value caption="Message matching filter is stored in Object 7" name="" value="0x7" />
         <value caption="Message matching filter is stored in Object 6" name="" value="0x6" />
         <value caption="Message matching filter is stored in Object 5" name="" value="0x5" />
         <value caption="Message matching filter is stored in Object 4" name="" value="0x4" />
         <value caption="Message matching filter is stored in Object 3" name="" value="0x3" />
         <value caption="Message matching filter is stored in Object 2" name="" value="0x2" />
         <value caption="Message matching filter is stored in Object 1" name="" value="0x1" />
         <value caption="Reserved. Object 0 is the TX Queue and cannot receive messages." name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Filter n to Accept Messages bits" name="CFD1FLTCON3__FLTEN14">
         <value caption="Filter is enabled" name="" value="0x1" />
         <value caption="Filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Pointer to Object when Filter n hits bits" name="CFD1FLTCON3__F15BP">
         <value caption="Message matching filter is stored in Object 31" name="" value="0x1f" />
         <value caption="Message matching filter is stored in Object 30" name="" value="0x1e" />
         <value caption="Message matching filter is stored in Object 29" name="" value="0x1d" />
         <value caption="Message matching filter is stored in Object 28" name="" value="0x1c" />
         <value caption="Message matching filter is stored in Object 27" name="" value="0x1b" />
         <value caption="Message matching filter is stored in Object 26" name="" value="0x1a" />
         <value caption="Message matching filter is stored in Object 25" name="" value="0x19" />
         <value caption="Message matching filter is stored in Object 24" name="" value="0x18" />
         <value caption="Message matching filter is stored in Object 23" name="" value="0x17" />
         <value caption="Message matching filter is stored in Object 22" name="" value="0x16" />
         <value caption="Message matching filter is stored in Object 21" name="" value="0x15" />
         <value caption="Message matching filter is stored in Object 20" name="" value="0x14" />
         <value caption="Message matching filter is stored in Object 19" name="" value="0x13" />
         <value caption="Message matching filter is stored in Object 18" name="" value="0x12" />
         <value caption="Message matching filter is stored in Object 17" name="" value="0x11" />
         <value caption="Message matching filter is stored in Object 16" name="" value="0x10" />
         <value caption="Message matching filter is stored in Object 15" name="" value="0xf" />
         <value caption="Message matching filter is stored in Object 14" name="" value="0xe" />
         <value caption="Message matching filter is stored in Object 13" name="" value="0xd" />
         <value caption="Message matching filter is stored in Object 12" name="" value="0xc" />
         <value caption="Message matching filter is stored in Object 11" name="" value="0xb" />
         <value caption="Message matching filter is stored in Object 10" name="" value="0xa" />
         <value caption="Message matching filter is stored in Object 9" name="" value="0x9" />
         <value caption="Message matching filter is stored in Object 8" name="" value="0x8" />
         <value caption="Message matching filter is stored in Object 7" name="" value="0x7" />
         <value caption="Message matching filter is stored in Object 6" name="" value="0x6" />
         <value caption="Message matching filter is stored in Object 5" name="" value="0x5" />
         <value caption="Message matching filter is stored in Object 4" name="" value="0x4" />
         <value caption="Message matching filter is stored in Object 3" name="" value="0x3" />
         <value caption="Message matching filter is stored in Object 2" name="" value="0x2" />
         <value caption="Message matching filter is stored in Object 1" name="" value="0x1" />
         <value caption="Reserved. Object 0 is the TX Queue and cannot receive messages." name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Filter n to Accept Messages bits" name="CFD1FLTCON3__FLTEN15">
         <value caption="Filter is enabled" name="" value="0x1" />
         <value caption="Filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Pointer to Object when Filter n hits bits" name="CFD1FLTCON4__F16BP">
         <value caption="Message matching filter is stored in Object 31" name="" value="0x1f" />
         <value caption="Message matching filter is stored in Object 30" name="" value="0x1e" />
         <value caption="Message matching filter is stored in Object 29" name="" value="0x1d" />
         <value caption="Message matching filter is stored in Object 28" name="" value="0x1c" />
         <value caption="Message matching filter is stored in Object 27" name="" value="0x1b" />
         <value caption="Message matching filter is stored in Object 26" name="" value="0x1a" />
         <value caption="Message matching filter is stored in Object 25" name="" value="0x19" />
         <value caption="Message matching filter is stored in Object 24" name="" value="0x18" />
         <value caption="Message matching filter is stored in Object 23" name="" value="0x17" />
         <value caption="Message matching filter is stored in Object 22" name="" value="0x16" />
         <value caption="Message matching filter is stored in Object 21" name="" value="0x15" />
         <value caption="Message matching filter is stored in Object 20" name="" value="0x14" />
         <value caption="Message matching filter is stored in Object 19" name="" value="0x13" />
         <value caption="Message matching filter is stored in Object 18" name="" value="0x12" />
         <value caption="Message matching filter is stored in Object 17" name="" value="0x11" />
         <value caption="Message matching filter is stored in Object 16" name="" value="0x10" />
         <value caption="Message matching filter is stored in Object 15" name="" value="0xf" />
         <value caption="Message matching filter is stored in Object 14" name="" value="0xe" />
         <value caption="Message matching filter is stored in Object 13" name="" value="0xd" />
         <value caption="Message matching filter is stored in Object 12" name="" value="0xc" />
         <value caption="Message matching filter is stored in Object 11" name="" value="0xb" />
         <value caption="Message matching filter is stored in Object 10" name="" value="0xa" />
         <value caption="Message matching filter is stored in Object 9" name="" value="0x9" />
         <value caption="Message matching filter is stored in Object 8" name="" value="0x8" />
         <value caption="Message matching filter is stored in Object 7" name="" value="0x7" />
         <value caption="Message matching filter is stored in Object 6" name="" value="0x6" />
         <value caption="Message matching filter is stored in Object 5" name="" value="0x5" />
         <value caption="Message matching filter is stored in Object 4" name="" value="0x4" />
         <value caption="Message matching filter is stored in Object 3" name="" value="0x3" />
         <value caption="Message matching filter is stored in Object 2" name="" value="0x2" />
         <value caption="Message matching filter is stored in Object 1" name="" value="0x1" />
         <value caption="Reserved. Object 0 is the TX Queue and cannot receive messages." name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Filter n to Accept Messages bits" name="CFD1FLTCON4__FLTEN16">
         <value caption="Filter is enabled" name="" value="0x1" />
         <value caption="Filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Pointer to Object when Filter n hits bits" name="CFD1FLTCON4__F17BP">
         <value caption="Message matching filter is stored in Object 31" name="" value="0x1f" />
         <value caption="Message matching filter is stored in Object 30" name="" value="0x1e" />
         <value caption="Message matching filter is stored in Object 29" name="" value="0x1d" />
         <value caption="Message matching filter is stored in Object 28" name="" value="0x1c" />
         <value caption="Message matching filter is stored in Object 27" name="" value="0x1b" />
         <value caption="Message matching filter is stored in Object 26" name="" value="0x1a" />
         <value caption="Message matching filter is stored in Object 25" name="" value="0x19" />
         <value caption="Message matching filter is stored in Object 24" name="" value="0x18" />
         <value caption="Message matching filter is stored in Object 23" name="" value="0x17" />
         <value caption="Message matching filter is stored in Object 22" name="" value="0x16" />
         <value caption="Message matching filter is stored in Object 21" name="" value="0x15" />
         <value caption="Message matching filter is stored in Object 20" name="" value="0x14" />
         <value caption="Message matching filter is stored in Object 19" name="" value="0x13" />
         <value caption="Message matching filter is stored in Object 18" name="" value="0x12" />
         <value caption="Message matching filter is stored in Object 17" name="" value="0x11" />
         <value caption="Message matching filter is stored in Object 16" name="" value="0x10" />
         <value caption="Message matching filter is stored in Object 15" name="" value="0xf" />
         <value caption="Message matching filter is stored in Object 14" name="" value="0xe" />
         <value caption="Message matching filter is stored in Object 13" name="" value="0xd" />
         <value caption="Message matching filter is stored in Object 12" name="" value="0xc" />
         <value caption="Message matching filter is stored in Object 11" name="" value="0xb" />
         <value caption="Message matching filter is stored in Object 10" name="" value="0xa" />
         <value caption="Message matching filter is stored in Object 9" name="" value="0x9" />
         <value caption="Message matching filter is stored in Object 8" name="" value="0x8" />
         <value caption="Message matching filter is stored in Object 7" name="" value="0x7" />
         <value caption="Message matching filter is stored in Object 6" name="" value="0x6" />
         <value caption="Message matching filter is stored in Object 5" name="" value="0x5" />
         <value caption="Message matching filter is stored in Object 4" name="" value="0x4" />
         <value caption="Message matching filter is stored in Object 3" name="" value="0x3" />
         <value caption="Message matching filter is stored in Object 2" name="" value="0x2" />
         <value caption="Message matching filter is stored in Object 1" name="" value="0x1" />
         <value caption="Reserved. Object 0 is the TX Queue and cannot receive messages." name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Filter n to Accept Messages bits" name="CFD1FLTCON4__FLTEN17">
         <value caption="Filter is enabled" name="" value="0x1" />
         <value caption="Filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Pointer to Object when Filter n hits bits" name="CFD1FLTCON4__F18BP">
         <value caption="Message matching filter is stored in Object 31" name="" value="0x1f" />
         <value caption="Message matching filter is stored in Object 30" name="" value="0x1e" />
         <value caption="Message matching filter is stored in Object 29" name="" value="0x1d" />
         <value caption="Message matching filter is stored in Object 28" name="" value="0x1c" />
         <value caption="Message matching filter is stored in Object 27" name="" value="0x1b" />
         <value caption="Message matching filter is stored in Object 26" name="" value="0x1a" />
         <value caption="Message matching filter is stored in Object 25" name="" value="0x19" />
         <value caption="Message matching filter is stored in Object 24" name="" value="0x18" />
         <value caption="Message matching filter is stored in Object 23" name="" value="0x17" />
         <value caption="Message matching filter is stored in Object 22" name="" value="0x16" />
         <value caption="Message matching filter is stored in Object 21" name="" value="0x15" />
         <value caption="Message matching filter is stored in Object 20" name="" value="0x14" />
         <value caption="Message matching filter is stored in Object 19" name="" value="0x13" />
         <value caption="Message matching filter is stored in Object 18" name="" value="0x12" />
         <value caption="Message matching filter is stored in Object 17" name="" value="0x11" />
         <value caption="Message matching filter is stored in Object 16" name="" value="0x10" />
         <value caption="Message matching filter is stored in Object 15" name="" value="0xf" />
         <value caption="Message matching filter is stored in Object 14" name="" value="0xe" />
         <value caption="Message matching filter is stored in Object 13" name="" value="0xd" />
         <value caption="Message matching filter is stored in Object 12" name="" value="0xc" />
         <value caption="Message matching filter is stored in Object 11" name="" value="0xb" />
         <value caption="Message matching filter is stored in Object 10" name="" value="0xa" />
         <value caption="Message matching filter is stored in Object 9" name="" value="0x9" />
         <value caption="Message matching filter is stored in Object 8" name="" value="0x8" />
         <value caption="Message matching filter is stored in Object 7" name="" value="0x7" />
         <value caption="Message matching filter is stored in Object 6" name="" value="0x6" />
         <value caption="Message matching filter is stored in Object 5" name="" value="0x5" />
         <value caption="Message matching filter is stored in Object 4" name="" value="0x4" />
         <value caption="Message matching filter is stored in Object 3" name="" value="0x3" />
         <value caption="Message matching filter is stored in Object 2" name="" value="0x2" />
         <value caption="Message matching filter is stored in Object 1" name="" value="0x1" />
         <value caption="Reserved. Object 0 is the TX Queue and cannot receive messages." name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Filter n to Accept Messages bits" name="CFD1FLTCON4__FLTEN18">
         <value caption="Filter is enabled" name="" value="0x1" />
         <value caption="Filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Pointer to Object when Filter n hits bits" name="CFD1FLTCON4__F19BP">
         <value caption="Message matching filter is stored in Object 31" name="" value="0x1f" />
         <value caption="Message matching filter is stored in Object 30" name="" value="0x1e" />
         <value caption="Message matching filter is stored in Object 29" name="" value="0x1d" />
         <value caption="Message matching filter is stored in Object 28" name="" value="0x1c" />
         <value caption="Message matching filter is stored in Object 27" name="" value="0x1b" />
         <value caption="Message matching filter is stored in Object 26" name="" value="0x1a" />
         <value caption="Message matching filter is stored in Object 25" name="" value="0x19" />
         <value caption="Message matching filter is stored in Object 24" name="" value="0x18" />
         <value caption="Message matching filter is stored in Object 23" name="" value="0x17" />
         <value caption="Message matching filter is stored in Object 22" name="" value="0x16" />
         <value caption="Message matching filter is stored in Object 21" name="" value="0x15" />
         <value caption="Message matching filter is stored in Object 20" name="" value="0x14" />
         <value caption="Message matching filter is stored in Object 19" name="" value="0x13" />
         <value caption="Message matching filter is stored in Object 18" name="" value="0x12" />
         <value caption="Message matching filter is stored in Object 17" name="" value="0x11" />
         <value caption="Message matching filter is stored in Object 16" name="" value="0x10" />
         <value caption="Message matching filter is stored in Object 15" name="" value="0xf" />
         <value caption="Message matching filter is stored in Object 14" name="" value="0xe" />
         <value caption="Message matching filter is stored in Object 13" name="" value="0xd" />
         <value caption="Message matching filter is stored in Object 12" name="" value="0xc" />
         <value caption="Message matching filter is stored in Object 11" name="" value="0xb" />
         <value caption="Message matching filter is stored in Object 10" name="" value="0xa" />
         <value caption="Message matching filter is stored in Object 9" name="" value="0x9" />
         <value caption="Message matching filter is stored in Object 8" name="" value="0x8" />
         <value caption="Message matching filter is stored in Object 7" name="" value="0x7" />
         <value caption="Message matching filter is stored in Object 6" name="" value="0x6" />
         <value caption="Message matching filter is stored in Object 5" name="" value="0x5" />
         <value caption="Message matching filter is stored in Object 4" name="" value="0x4" />
         <value caption="Message matching filter is stored in Object 3" name="" value="0x3" />
         <value caption="Message matching filter is stored in Object 2" name="" value="0x2" />
         <value caption="Message matching filter is stored in Object 1" name="" value="0x1" />
         <value caption="Reserved. Object 0 is the TX Queue and cannot receive messages." name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Filter n to Accept Messages bits" name="CFD1FLTCON4__FLTEN19">
         <value caption="Filter is enabled" name="" value="0x1" />
         <value caption="Filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Pointer to Object when Filter n hits bits" name="CFD1FLTCON5__F20BP">
         <value caption="Message matching filter is stored in Object 31" name="" value="0x1f" />
         <value caption="Message matching filter is stored in Object 30" name="" value="0x1e" />
         <value caption="Message matching filter is stored in Object 29" name="" value="0x1d" />
         <value caption="Message matching filter is stored in Object 28" name="" value="0x1c" />
         <value caption="Message matching filter is stored in Object 27" name="" value="0x1b" />
         <value caption="Message matching filter is stored in Object 26" name="" value="0x1a" />
         <value caption="Message matching filter is stored in Object 25" name="" value="0x19" />
         <value caption="Message matching filter is stored in Object 24" name="" value="0x18" />
         <value caption="Message matching filter is stored in Object 23" name="" value="0x17" />
         <value caption="Message matching filter is stored in Object 22" name="" value="0x16" />
         <value caption="Message matching filter is stored in Object 21" name="" value="0x15" />
         <value caption="Message matching filter is stored in Object 20" name="" value="0x14" />
         <value caption="Message matching filter is stored in Object 19" name="" value="0x13" />
         <value caption="Message matching filter is stored in Object 18" name="" value="0x12" />
         <value caption="Message matching filter is stored in Object 17" name="" value="0x11" />
         <value caption="Message matching filter is stored in Object 16" name="" value="0x10" />
         <value caption="Message matching filter is stored in Object 15" name="" value="0xf" />
         <value caption="Message matching filter is stored in Object 14" name="" value="0xe" />
         <value caption="Message matching filter is stored in Object 13" name="" value="0xd" />
         <value caption="Message matching filter is stored in Object 12" name="" value="0xc" />
         <value caption="Message matching filter is stored in Object 11" name="" value="0xb" />
         <value caption="Message matching filter is stored in Object 10" name="" value="0xa" />
         <value caption="Message matching filter is stored in Object 9" name="" value="0x9" />
         <value caption="Message matching filter is stored in Object 8" name="" value="0x8" />
         <value caption="Message matching filter is stored in Object 7" name="" value="0x7" />
         <value caption="Message matching filter is stored in Object 6" name="" value="0x6" />
         <value caption="Message matching filter is stored in Object 5" name="" value="0x5" />
         <value caption="Message matching filter is stored in Object 4" name="" value="0x4" />
         <value caption="Message matching filter is stored in Object 3" name="" value="0x3" />
         <value caption="Message matching filter is stored in Object 2" name="" value="0x2" />
         <value caption="Message matching filter is stored in Object 1" name="" value="0x1" />
         <value caption="Reserved. Object 0 is the TX Queue and cannot receive messages." name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Filter n to Accept Messages bits" name="CFD1FLTCON5__FLTEN20">
         <value caption="Filter is enabled" name="" value="0x1" />
         <value caption="Filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Pointer to Object when Filter n hits bits" name="CFD1FLTCON5__F21BP">
         <value caption="Message matching filter is stored in Object 31" name="" value="0x1f" />
         <value caption="Message matching filter is stored in Object 30" name="" value="0x1e" />
         <value caption="Message matching filter is stored in Object 29" name="" value="0x1d" />
         <value caption="Message matching filter is stored in Object 28" name="" value="0x1c" />
         <value caption="Message matching filter is stored in Object 27" name="" value="0x1b" />
         <value caption="Message matching filter is stored in Object 26" name="" value="0x1a" />
         <value caption="Message matching filter is stored in Object 25" name="" value="0x19" />
         <value caption="Message matching filter is stored in Object 24" name="" value="0x18" />
         <value caption="Message matching filter is stored in Object 23" name="" value="0x17" />
         <value caption="Message matching filter is stored in Object 22" name="" value="0x16" />
         <value caption="Message matching filter is stored in Object 21" name="" value="0x15" />
         <value caption="Message matching filter is stored in Object 20" name="" value="0x14" />
         <value caption="Message matching filter is stored in Object 19" name="" value="0x13" />
         <value caption="Message matching filter is stored in Object 18" name="" value="0x12" />
         <value caption="Message matching filter is stored in Object 17" name="" value="0x11" />
         <value caption="Message matching filter is stored in Object 16" name="" value="0x10" />
         <value caption="Message matching filter is stored in Object 15" name="" value="0xf" />
         <value caption="Message matching filter is stored in Object 14" name="" value="0xe" />
         <value caption="Message matching filter is stored in Object 13" name="" value="0xd" />
         <value caption="Message matching filter is stored in Object 12" name="" value="0xc" />
         <value caption="Message matching filter is stored in Object 11" name="" value="0xb" />
         <value caption="Message matching filter is stored in Object 10" name="" value="0xa" />
         <value caption="Message matching filter is stored in Object 9" name="" value="0x9" />
         <value caption="Message matching filter is stored in Object 8" name="" value="0x8" />
         <value caption="Message matching filter is stored in Object 7" name="" value="0x7" />
         <value caption="Message matching filter is stored in Object 6" name="" value="0x6" />
         <value caption="Message matching filter is stored in Object 5" name="" value="0x5" />
         <value caption="Message matching filter is stored in Object 4" name="" value="0x4" />
         <value caption="Message matching filter is stored in Object 3" name="" value="0x3" />
         <value caption="Message matching filter is stored in Object 2" name="" value="0x2" />
         <value caption="Message matching filter is stored in Object 1" name="" value="0x1" />
         <value caption="Reserved. Object 0 is the TX Queue and cannot receive messages." name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Filter n to Accept Messages bits" name="CFD1FLTCON5__FLTEN21">
         <value caption="Filter is enabled" name="" value="0x1" />
         <value caption="Filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Pointer to Object when Filter n hits bits" name="CFD1FLTCON5__F22BP">
         <value caption="Message matching filter is stored in Object 31" name="" value="0x1f" />
         <value caption="Message matching filter is stored in Object 30" name="" value="0x1e" />
         <value caption="Message matching filter is stored in Object 29" name="" value="0x1d" />
         <value caption="Message matching filter is stored in Object 28" name="" value="0x1c" />
         <value caption="Message matching filter is stored in Object 27" name="" value="0x1b" />
         <value caption="Message matching filter is stored in Object 26" name="" value="0x1a" />
         <value caption="Message matching filter is stored in Object 25" name="" value="0x19" />
         <value caption="Message matching filter is stored in Object 24" name="" value="0x18" />
         <value caption="Message matching filter is stored in Object 23" name="" value="0x17" />
         <value caption="Message matching filter is stored in Object 22" name="" value="0x16" />
         <value caption="Message matching filter is stored in Object 21" name="" value="0x15" />
         <value caption="Message matching filter is stored in Object 20" name="" value="0x14" />
         <value caption="Message matching filter is stored in Object 19" name="" value="0x13" />
         <value caption="Message matching filter is stored in Object 18" name="" value="0x12" />
         <value caption="Message matching filter is stored in Object 17" name="" value="0x11" />
         <value caption="Message matching filter is stored in Object 16" name="" value="0x10" />
         <value caption="Message matching filter is stored in Object 15" name="" value="0xf" />
         <value caption="Message matching filter is stored in Object 14" name="" value="0xe" />
         <value caption="Message matching filter is stored in Object 13" name="" value="0xd" />
         <value caption="Message matching filter is stored in Object 12" name="" value="0xc" />
         <value caption="Message matching filter is stored in Object 11" name="" value="0xb" />
         <value caption="Message matching filter is stored in Object 10" name="" value="0xa" />
         <value caption="Message matching filter is stored in Object 9" name="" value="0x9" />
         <value caption="Message matching filter is stored in Object 8" name="" value="0x8" />
         <value caption="Message matching filter is stored in Object 7" name="" value="0x7" />
         <value caption="Message matching filter is stored in Object 6" name="" value="0x6" />
         <value caption="Message matching filter is stored in Object 5" name="" value="0x5" />
         <value caption="Message matching filter is stored in Object 4" name="" value="0x4" />
         <value caption="Message matching filter is stored in Object 3" name="" value="0x3" />
         <value caption="Message matching filter is stored in Object 2" name="" value="0x2" />
         <value caption="Message matching filter is stored in Object 1" name="" value="0x1" />
         <value caption="Reserved. Object 0 is the TX Queue and cannot receive messages." name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Filter n to Accept Messages bits" name="CFD1FLTCON5__FLTEN22">
         <value caption="Filter is enabled" name="" value="0x1" />
         <value caption="Filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Pointer to Object when Filter n hits bits" name="CFD1FLTCON5__F23BP">
         <value caption="Message matching filter is stored in Object 31" name="" value="0x1f" />
         <value caption="Message matching filter is stored in Object 30" name="" value="0x1e" />
         <value caption="Message matching filter is stored in Object 29" name="" value="0x1d" />
         <value caption="Message matching filter is stored in Object 28" name="" value="0x1c" />
         <value caption="Message matching filter is stored in Object 27" name="" value="0x1b" />
         <value caption="Message matching filter is stored in Object 26" name="" value="0x1a" />
         <value caption="Message matching filter is stored in Object 25" name="" value="0x19" />
         <value caption="Message matching filter is stored in Object 24" name="" value="0x18" />
         <value caption="Message matching filter is stored in Object 23" name="" value="0x17" />
         <value caption="Message matching filter is stored in Object 22" name="" value="0x16" />
         <value caption="Message matching filter is stored in Object 21" name="" value="0x15" />
         <value caption="Message matching filter is stored in Object 20" name="" value="0x14" />
         <value caption="Message matching filter is stored in Object 19" name="" value="0x13" />
         <value caption="Message matching filter is stored in Object 18" name="" value="0x12" />
         <value caption="Message matching filter is stored in Object 17" name="" value="0x11" />
         <value caption="Message matching filter is stored in Object 16" name="" value="0x10" />
         <value caption="Message matching filter is stored in Object 15" name="" value="0xf" />
         <value caption="Message matching filter is stored in Object 14" name="" value="0xe" />
         <value caption="Message matching filter is stored in Object 13" name="" value="0xd" />
         <value caption="Message matching filter is stored in Object 12" name="" value="0xc" />
         <value caption="Message matching filter is stored in Object 11" name="" value="0xb" />
         <value caption="Message matching filter is stored in Object 10" name="" value="0xa" />
         <value caption="Message matching filter is stored in Object 9" name="" value="0x9" />
         <value caption="Message matching filter is stored in Object 8" name="" value="0x8" />
         <value caption="Message matching filter is stored in Object 7" name="" value="0x7" />
         <value caption="Message matching filter is stored in Object 6" name="" value="0x6" />
         <value caption="Message matching filter is stored in Object 5" name="" value="0x5" />
         <value caption="Message matching filter is stored in Object 4" name="" value="0x4" />
         <value caption="Message matching filter is stored in Object 3" name="" value="0x3" />
         <value caption="Message matching filter is stored in Object 2" name="" value="0x2" />
         <value caption="Message matching filter is stored in Object 1" name="" value="0x1" />
         <value caption="Reserved. Object 0 is the TX Queue and cannot receive messages." name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Filter n to Accept Messages bits" name="CFD1FLTCON5__FLTEN23">
         <value caption="Filter is enabled" name="" value="0x1" />
         <value caption="Filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Pointer to Object when Filter n hits bits" name="CFD1FLTCON6__F24BP">
         <value caption="Message matching filter is stored in Object 31" name="" value="0x1f" />
         <value caption="Message matching filter is stored in Object 30" name="" value="0x1e" />
         <value caption="Message matching filter is stored in Object 29" name="" value="0x1d" />
         <value caption="Message matching filter is stored in Object 28" name="" value="0x1c" />
         <value caption="Message matching filter is stored in Object 27" name="" value="0x1b" />
         <value caption="Message matching filter is stored in Object 26" name="" value="0x1a" />
         <value caption="Message matching filter is stored in Object 25" name="" value="0x19" />
         <value caption="Message matching filter is stored in Object 24" name="" value="0x18" />
         <value caption="Message matching filter is stored in Object 23" name="" value="0x17" />
         <value caption="Message matching filter is stored in Object 22" name="" value="0x16" />
         <value caption="Message matching filter is stored in Object 21" name="" value="0x15" />
         <value caption="Message matching filter is stored in Object 20" name="" value="0x14" />
         <value caption="Message matching filter is stored in Object 19" name="" value="0x13" />
         <value caption="Message matching filter is stored in Object 18" name="" value="0x12" />
         <value caption="Message matching filter is stored in Object 17" name="" value="0x11" />
         <value caption="Message matching filter is stored in Object 16" name="" value="0x10" />
         <value caption="Message matching filter is stored in Object 15" name="" value="0xf" />
         <value caption="Message matching filter is stored in Object 14" name="" value="0xe" />
         <value caption="Message matching filter is stored in Object 13" name="" value="0xd" />
         <value caption="Message matching filter is stored in Object 12" name="" value="0xc" />
         <value caption="Message matching filter is stored in Object 11" name="" value="0xb" />
         <value caption="Message matching filter is stored in Object 10" name="" value="0xa" />
         <value caption="Message matching filter is stored in Object 9" name="" value="0x9" />
         <value caption="Message matching filter is stored in Object 8" name="" value="0x8" />
         <value caption="Message matching filter is stored in Object 7" name="" value="0x7" />
         <value caption="Message matching filter is stored in Object 6" name="" value="0x6" />
         <value caption="Message matching filter is stored in Object 5" name="" value="0x5" />
         <value caption="Message matching filter is stored in Object 4" name="" value="0x4" />
         <value caption="Message matching filter is stored in Object 3" name="" value="0x3" />
         <value caption="Message matching filter is stored in Object 2" name="" value="0x2" />
         <value caption="Message matching filter is stored in Object 1" name="" value="0x1" />
         <value caption="Reserved. Object 0 is the TX Queue and cannot receive messages." name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Filter n to Accept Messages bits" name="CFD1FLTCON6__FLTEN24">
         <value caption="Filter is enabled" name="" value="0x1" />
         <value caption="Filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Pointer to Object when Filter n hits bits" name="CFD1FLTCON6__F25BP">
         <value caption="Message matching filter is stored in Object 31" name="" value="0x1f" />
         <value caption="Message matching filter is stored in Object 30" name="" value="0x1e" />
         <value caption="Message matching filter is stored in Object 29" name="" value="0x1d" />
         <value caption="Message matching filter is stored in Object 28" name="" value="0x1c" />
         <value caption="Message matching filter is stored in Object 27" name="" value="0x1b" />
         <value caption="Message matching filter is stored in Object 26" name="" value="0x1a" />
         <value caption="Message matching filter is stored in Object 25" name="" value="0x19" />
         <value caption="Message matching filter is stored in Object 24" name="" value="0x18" />
         <value caption="Message matching filter is stored in Object 23" name="" value="0x17" />
         <value caption="Message matching filter is stored in Object 22" name="" value="0x16" />
         <value caption="Message matching filter is stored in Object 21" name="" value="0x15" />
         <value caption="Message matching filter is stored in Object 20" name="" value="0x14" />
         <value caption="Message matching filter is stored in Object 19" name="" value="0x13" />
         <value caption="Message matching filter is stored in Object 18" name="" value="0x12" />
         <value caption="Message matching filter is stored in Object 17" name="" value="0x11" />
         <value caption="Message matching filter is stored in Object 16" name="" value="0x10" />
         <value caption="Message matching filter is stored in Object 15" name="" value="0xf" />
         <value caption="Message matching filter is stored in Object 14" name="" value="0xe" />
         <value caption="Message matching filter is stored in Object 13" name="" value="0xd" />
         <value caption="Message matching filter is stored in Object 12" name="" value="0xc" />
         <value caption="Message matching filter is stored in Object 11" name="" value="0xb" />
         <value caption="Message matching filter is stored in Object 10" name="" value="0xa" />
         <value caption="Message matching filter is stored in Object 9" name="" value="0x9" />
         <value caption="Message matching filter is stored in Object 8" name="" value="0x8" />
         <value caption="Message matching filter is stored in Object 7" name="" value="0x7" />
         <value caption="Message matching filter is stored in Object 6" name="" value="0x6" />
         <value caption="Message matching filter is stored in Object 5" name="" value="0x5" />
         <value caption="Message matching filter is stored in Object 4" name="" value="0x4" />
         <value caption="Message matching filter is stored in Object 3" name="" value="0x3" />
         <value caption="Message matching filter is stored in Object 2" name="" value="0x2" />
         <value caption="Message matching filter is stored in Object 1" name="" value="0x1" />
         <value caption="Reserved. Object 0 is the TX Queue and cannot receive messages." name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Filter n to Accept Messages bits" name="CFD1FLTCON6__FLTEN25">
         <value caption="Filter is enabled" name="" value="0x1" />
         <value caption="Filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Pointer to Object when Filter n hits bits" name="CFD1FLTCON6__F26BP">
         <value caption="Message matching filter is stored in Object 31" name="" value="0x1f" />
         <value caption="Message matching filter is stored in Object 30" name="" value="0x1e" />
         <value caption="Message matching filter is stored in Object 29" name="" value="0x1d" />
         <value caption="Message matching filter is stored in Object 28" name="" value="0x1c" />
         <value caption="Message matching filter is stored in Object 27" name="" value="0x1b" />
         <value caption="Message matching filter is stored in Object 26" name="" value="0x1a" />
         <value caption="Message matching filter is stored in Object 25" name="" value="0x19" />
         <value caption="Message matching filter is stored in Object 24" name="" value="0x18" />
         <value caption="Message matching filter is stored in Object 23" name="" value="0x17" />
         <value caption="Message matching filter is stored in Object 22" name="" value="0x16" />
         <value caption="Message matching filter is stored in Object 21" name="" value="0x15" />
         <value caption="Message matching filter is stored in Object 20" name="" value="0x14" />
         <value caption="Message matching filter is stored in Object 19" name="" value="0x13" />
         <value caption="Message matching filter is stored in Object 18" name="" value="0x12" />
         <value caption="Message matching filter is stored in Object 17" name="" value="0x11" />
         <value caption="Message matching filter is stored in Object 16" name="" value="0x10" />
         <value caption="Message matching filter is stored in Object 15" name="" value="0xf" />
         <value caption="Message matching filter is stored in Object 14" name="" value="0xe" />
         <value caption="Message matching filter is stored in Object 13" name="" value="0xd" />
         <value caption="Message matching filter is stored in Object 12" name="" value="0xc" />
         <value caption="Message matching filter is stored in Object 11" name="" value="0xb" />
         <value caption="Message matching filter is stored in Object 10" name="" value="0xa" />
         <value caption="Message matching filter is stored in Object 9" name="" value="0x9" />
         <value caption="Message matching filter is stored in Object 8" name="" value="0x8" />
         <value caption="Message matching filter is stored in Object 7" name="" value="0x7" />
         <value caption="Message matching filter is stored in Object 6" name="" value="0x6" />
         <value caption="Message matching filter is stored in Object 5" name="" value="0x5" />
         <value caption="Message matching filter is stored in Object 4" name="" value="0x4" />
         <value caption="Message matching filter is stored in Object 3" name="" value="0x3" />
         <value caption="Message matching filter is stored in Object 2" name="" value="0x2" />
         <value caption="Message matching filter is stored in Object 1" name="" value="0x1" />
         <value caption="Reserved. Object 0 is the TX Queue and cannot receive messages." name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Filter n to Accept Messages bits" name="CFD1FLTCON6__FLTEN26">
         <value caption="Filter is enabled" name="" value="0x1" />
         <value caption="Filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Pointer to Object when Filter n hits bits" name="CFD1FLTCON6__F27BP">
         <value caption="Message matching filter is stored in Object 31" name="" value="0x1f" />
         <value caption="Message matching filter is stored in Object 30" name="" value="0x1e" />
         <value caption="Message matching filter is stored in Object 29" name="" value="0x1d" />
         <value caption="Message matching filter is stored in Object 28" name="" value="0x1c" />
         <value caption="Message matching filter is stored in Object 27" name="" value="0x1b" />
         <value caption="Message matching filter is stored in Object 26" name="" value="0x1a" />
         <value caption="Message matching filter is stored in Object 25" name="" value="0x19" />
         <value caption="Message matching filter is stored in Object 24" name="" value="0x18" />
         <value caption="Message matching filter is stored in Object 23" name="" value="0x17" />
         <value caption="Message matching filter is stored in Object 22" name="" value="0x16" />
         <value caption="Message matching filter is stored in Object 21" name="" value="0x15" />
         <value caption="Message matching filter is stored in Object 20" name="" value="0x14" />
         <value caption="Message matching filter is stored in Object 19" name="" value="0x13" />
         <value caption="Message matching filter is stored in Object 18" name="" value="0x12" />
         <value caption="Message matching filter is stored in Object 17" name="" value="0x11" />
         <value caption="Message matching filter is stored in Object 16" name="" value="0x10" />
         <value caption="Message matching filter is stored in Object 15" name="" value="0xf" />
         <value caption="Message matching filter is stored in Object 14" name="" value="0xe" />
         <value caption="Message matching filter is stored in Object 13" name="" value="0xd" />
         <value caption="Message matching filter is stored in Object 12" name="" value="0xc" />
         <value caption="Message matching filter is stored in Object 11" name="" value="0xb" />
         <value caption="Message matching filter is stored in Object 10" name="" value="0xa" />
         <value caption="Message matching filter is stored in Object 9" name="" value="0x9" />
         <value caption="Message matching filter is stored in Object 8" name="" value="0x8" />
         <value caption="Message matching filter is stored in Object 7" name="" value="0x7" />
         <value caption="Message matching filter is stored in Object 6" name="" value="0x6" />
         <value caption="Message matching filter is stored in Object 5" name="" value="0x5" />
         <value caption="Message matching filter is stored in Object 4" name="" value="0x4" />
         <value caption="Message matching filter is stored in Object 3" name="" value="0x3" />
         <value caption="Message matching filter is stored in Object 2" name="" value="0x2" />
         <value caption="Message matching filter is stored in Object 1" name="" value="0x1" />
         <value caption="Reserved. Object 0 is the TX Queue and cannot receive messages." name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Filter n to Accept Messages bits" name="CFD1FLTCON6__FLTEN27">
         <value caption="Filter is enabled" name="" value="0x1" />
         <value caption="Filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Pointer to Object when Filter n hits bits" name="CFD1FLTCON7__F28BP">
         <value caption="Message matching filter is stored in Object 31" name="" value="0x1f" />
         <value caption="Message matching filter is stored in Object 30" name="" value="0x1e" />
         <value caption="Message matching filter is stored in Object 29" name="" value="0x1d" />
         <value caption="Message matching filter is stored in Object 28" name="" value="0x1c" />
         <value caption="Message matching filter is stored in Object 27" name="" value="0x1b" />
         <value caption="Message matching filter is stored in Object 26" name="" value="0x1a" />
         <value caption="Message matching filter is stored in Object 25" name="" value="0x19" />
         <value caption="Message matching filter is stored in Object 24" name="" value="0x18" />
         <value caption="Message matching filter is stored in Object 23" name="" value="0x17" />
         <value caption="Message matching filter is stored in Object 22" name="" value="0x16" />
         <value caption="Message matching filter is stored in Object 21" name="" value="0x15" />
         <value caption="Message matching filter is stored in Object 20" name="" value="0x14" />
         <value caption="Message matching filter is stored in Object 19" name="" value="0x13" />
         <value caption="Message matching filter is stored in Object 18" name="" value="0x12" />
         <value caption="Message matching filter is stored in Object 17" name="" value="0x11" />
         <value caption="Message matching filter is stored in Object 16" name="" value="0x10" />
         <value caption="Message matching filter is stored in Object 15" name="" value="0xf" />
         <value caption="Message matching filter is stored in Object 14" name="" value="0xe" />
         <value caption="Message matching filter is stored in Object 13" name="" value="0xd" />
         <value caption="Message matching filter is stored in Object 12" name="" value="0xc" />
         <value caption="Message matching filter is stored in Object 11" name="" value="0xb" />
         <value caption="Message matching filter is stored in Object 10" name="" value="0xa" />
         <value caption="Message matching filter is stored in Object 9" name="" value="0x9" />
         <value caption="Message matching filter is stored in Object 8" name="" value="0x8" />
         <value caption="Message matching filter is stored in Object 7" name="" value="0x7" />
         <value caption="Message matching filter is stored in Object 6" name="" value="0x6" />
         <value caption="Message matching filter is stored in Object 5" name="" value="0x5" />
         <value caption="Message matching filter is stored in Object 4" name="" value="0x4" />
         <value caption="Message matching filter is stored in Object 3" name="" value="0x3" />
         <value caption="Message matching filter is stored in Object 2" name="" value="0x2" />
         <value caption="Message matching filter is stored in Object 1" name="" value="0x1" />
         <value caption="Reserved. Object 0 is the TX Queue and cannot receive messages." name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Filter n to Accept Messages bits" name="CFD1FLTCON7__FLTEN28">
         <value caption="Filter is enabled" name="" value="0x1" />
         <value caption="Filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Pointer to Object when Filter n hits bits" name="CFD1FLTCON7__F29BP">
         <value caption="Message matching filter is stored in Object 31" name="" value="0x1f" />
         <value caption="Message matching filter is stored in Object 30" name="" value="0x1e" />
         <value caption="Message matching filter is stored in Object 29" name="" value="0x1d" />
         <value caption="Message matching filter is stored in Object 28" name="" value="0x1c" />
         <value caption="Message matching filter is stored in Object 27" name="" value="0x1b" />
         <value caption="Message matching filter is stored in Object 26" name="" value="0x1a" />
         <value caption="Message matching filter is stored in Object 25" name="" value="0x19" />
         <value caption="Message matching filter is stored in Object 24" name="" value="0x18" />
         <value caption="Message matching filter is stored in Object 23" name="" value="0x17" />
         <value caption="Message matching filter is stored in Object 22" name="" value="0x16" />
         <value caption="Message matching filter is stored in Object 21" name="" value="0x15" />
         <value caption="Message matching filter is stored in Object 20" name="" value="0x14" />
         <value caption="Message matching filter is stored in Object 19" name="" value="0x13" />
         <value caption="Message matching filter is stored in Object 18" name="" value="0x12" />
         <value caption="Message matching filter is stored in Object 17" name="" value="0x11" />
         <value caption="Message matching filter is stored in Object 16" name="" value="0x10" />
         <value caption="Message matching filter is stored in Object 15" name="" value="0xf" />
         <value caption="Message matching filter is stored in Object 14" name="" value="0xe" />
         <value caption="Message matching filter is stored in Object 13" name="" value="0xd" />
         <value caption="Message matching filter is stored in Object 12" name="" value="0xc" />
         <value caption="Message matching filter is stored in Object 11" name="" value="0xb" />
         <value caption="Message matching filter is stored in Object 10" name="" value="0xa" />
         <value caption="Message matching filter is stored in Object 9" name="" value="0x9" />
         <value caption="Message matching filter is stored in Object 8" name="" value="0x8" />
         <value caption="Message matching filter is stored in Object 7" name="" value="0x7" />
         <value caption="Message matching filter is stored in Object 6" name="" value="0x6" />
         <value caption="Message matching filter is stored in Object 5" name="" value="0x5" />
         <value caption="Message matching filter is stored in Object 4" name="" value="0x4" />
         <value caption="Message matching filter is stored in Object 3" name="" value="0x3" />
         <value caption="Message matching filter is stored in Object 2" name="" value="0x2" />
         <value caption="Message matching filter is stored in Object 1" name="" value="0x1" />
         <value caption="Reserved. Object 0 is the TX Queue and cannot receive messages." name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Filter n to Accept Messages bits" name="CFD1FLTCON7__FLTEN29">
         <value caption="Filter is enabled" name="" value="0x1" />
         <value caption="Filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Pointer to Object when Filter n hits bits" name="CFD1FLTCON7__F30BP">
         <value caption="Message matching filter is stored in Object 31" name="" value="0x1f" />
         <value caption="Message matching filter is stored in Object 30" name="" value="0x1e" />
         <value caption="Message matching filter is stored in Object 29" name="" value="0x1d" />
         <value caption="Message matching filter is stored in Object 28" name="" value="0x1c" />
         <value caption="Message matching filter is stored in Object 27" name="" value="0x1b" />
         <value caption="Message matching filter is stored in Object 26" name="" value="0x1a" />
         <value caption="Message matching filter is stored in Object 25" name="" value="0x19" />
         <value caption="Message matching filter is stored in Object 24" name="" value="0x18" />
         <value caption="Message matching filter is stored in Object 23" name="" value="0x17" />
         <value caption="Message matching filter is stored in Object 22" name="" value="0x16" />
         <value caption="Message matching filter is stored in Object 21" name="" value="0x15" />
         <value caption="Message matching filter is stored in Object 20" name="" value="0x14" />
         <value caption="Message matching filter is stored in Object 19" name="" value="0x13" />
         <value caption="Message matching filter is stored in Object 18" name="" value="0x12" />
         <value caption="Message matching filter is stored in Object 17" name="" value="0x11" />
         <value caption="Message matching filter is stored in Object 16" name="" value="0x10" />
         <value caption="Message matching filter is stored in Object 15" name="" value="0xf" />
         <value caption="Message matching filter is stored in Object 14" name="" value="0xe" />
         <value caption="Message matching filter is stored in Object 13" name="" value="0xd" />
         <value caption="Message matching filter is stored in Object 12" name="" value="0xc" />
         <value caption="Message matching filter is stored in Object 11" name="" value="0xb" />
         <value caption="Message matching filter is stored in Object 10" name="" value="0xa" />
         <value caption="Message matching filter is stored in Object 9" name="" value="0x9" />
         <value caption="Message matching filter is stored in Object 8" name="" value="0x8" />
         <value caption="Message matching filter is stored in Object 7" name="" value="0x7" />
         <value caption="Message matching filter is stored in Object 6" name="" value="0x6" />
         <value caption="Message matching filter is stored in Object 5" name="" value="0x5" />
         <value caption="Message matching filter is stored in Object 4" name="" value="0x4" />
         <value caption="Message matching filter is stored in Object 3" name="" value="0x3" />
         <value caption="Message matching filter is stored in Object 2" name="" value="0x2" />
         <value caption="Message matching filter is stored in Object 1" name="" value="0x1" />
         <value caption="Reserved. Object 0 is the TX Queue and cannot receive messages." name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Filter nto Accept Messages bits" name="CFD1FLTCON7__FLTEN30">
         <value caption="Filter is enabled" name="" value="0x1" />
         <value caption="Filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Pointer to Object when Filter n hits bits" name="CFD1FLTCON7__F31BP">
         <value caption="Message matching filter is stored in Object 31" name="" value="0x1f" />
         <value caption="Message matching filter is stored in Object 30" name="" value="0x1e" />
         <value caption="Message matching filter is stored in Object 29" name="" value="0x1d" />
         <value caption="Message matching filter is stored in Object 28" name="" value="0x1c" />
         <value caption="Message matching filter is stored in Object 27" name="" value="0x1b" />
         <value caption="Message matching filter is stored in Object 26" name="" value="0x1a" />
         <value caption="Message matching filter is stored in Object 25" name="" value="0x19" />
         <value caption="Message matching filter is stored in Object 24" name="" value="0x18" />
         <value caption="Message matching filter is stored in Object 23" name="" value="0x17" />
         <value caption="Message matching filter is stored in Object 22" name="" value="0x16" />
         <value caption="Message matching filter is stored in Object 21" name="" value="0x15" />
         <value caption="Message matching filter is stored in Object 20" name="" value="0x14" />
         <value caption="Message matching filter is stored in Object 19" name="" value="0x13" />
         <value caption="Message matching filter is stored in Object 18" name="" value="0x12" />
         <value caption="Message matching filter is stored in Object 17" name="" value="0x11" />
         <value caption="Message matching filter is stored in Object 16" name="" value="0x10" />
         <value caption="Message matching filter is stored in Object 15" name="" value="0xf" />
         <value caption="Message matching filter is stored in Object 14" name="" value="0xe" />
         <value caption="Message matching filter is stored in Object 13" name="" value="0xd" />
         <value caption="Message matching filter is stored in Object 12" name="" value="0xc" />
         <value caption="Message matching filter is stored in Object 11" name="" value="0xb" />
         <value caption="Message matching filter is stored in Object 10" name="" value="0xa" />
         <value caption="Message matching filter is stored in Object 9" name="" value="0x9" />
         <value caption="Message matching filter is stored in Object 8" name="" value="0x8" />
         <value caption="Message matching filter is stored in Object 7" name="" value="0x7" />
         <value caption="Message matching filter is stored in Object 6" name="" value="0x6" />
         <value caption="Message matching filter is stored in Object 5" name="" value="0x5" />
         <value caption="Message matching filter is stored in Object 4" name="" value="0x4" />
         <value caption="Message matching filter is stored in Object 3" name="" value="0x3" />
         <value caption="Message matching filter is stored in Object 2" name="" value="0x2" />
         <value caption="Message matching filter is stored in Object 1" name="" value="0x1" />
         <value caption="Reserved. Object 0 is the TX Queue and cannot receive messages." name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Filter n to Accept Messages bits" name="CFD1FLTCON7__FLTEN31">
         <value caption="Filter is enabled" name="" value="0x1" />
         <value caption="Filter is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Filter bit" name="CFD1FLTOBJ0__SID11">
         <value caption="Extended standard identifier to 12-bit" name="" value="0x1" />
         <value caption="Do not use extended standard Identifier bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bit" name="CFD1FLTOBJ0__EXIDE">
         <value caption="(If MIDE is 1) Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="(If MIDE is 1) Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="CFD1MASK0__MSID11">
         <value caption="Enable extended standard identifier mask to 12 bits (MSID" name="" value="0x1" />
         <value caption="Do not enable extended standard identifier mask (MSID)" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="CFD1MASK0__MIDE">
         <value caption="Match only message types (standard or extended address) that correspond to EXIDE bit in filter" name="" value="0x1" />
         <value caption="Match either standard or extended address message if filters match (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Filter bit" name="CFD1FLTOBJ1__SID11">
         <value caption="Extended standard identifier to 12-bit (i.e." name="" value="0x1" />
         <value caption="Do not use extended standard Identifier bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bit" name="CFD1FLTOBJ1__EXIDE">
         <value caption="(If MIDE is 1) Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="(If MIDE is 1) Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Mask bit" name="CFD1MASK1__MSID11">
         <value caption="Enable extended standard identifier mask to 12 bits (MSID" name="" value="0x1" />
         <value caption="Do not enable extended standard identifier mask (MSID)" name="" value="0x0" />
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="CFD1MASK1__MIDE">
         <value caption="Match only message types (standard or extended address) that correspond to EXIDE bit in filter" name="" value="0x1" />
         <value caption="Match either standard or extended address message if filters match (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Filter bit" name="CFD1FLTOBJ2__SID11">
         <value caption="Extended standard identifier to 12-bit (i.e." name="" value="0x1" />
         <value caption="Do not use extended standard Identifier bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bit" name="CFD1FLTOBJ2__EXIDE">
         <value caption="(If MIDE is 1) Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="(If MIDE is 1) Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="CFD1MASK2__MSID11">
         <value caption="Enable extended standard identifier mask to 12 bits (MSID" name="" value="0x1" />
         <value caption="Do not enable extended standard identifier mask (MSID)" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="CFD1MASK2__MIDE">
         <value caption="Match only message types (standard or extended address) that correspond to EXIDE bit in filter" name="" value="0x1" />
         <value caption="Match either standard or extended address message if filters match (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Filter bit" name="CFD1FLTOBJ3__SID11">
         <value caption="Extended standard identifier to 12-bit (i.e." name="" value="0x1" />
         <value caption="Do not use extended standard Identifier bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bit" name="CFD1FLTOBJ3__EXIDE">
         <value caption="(If MIDE is 1) Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="(If MIDE is 1) Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="CFD1MASK3__MSID11">
         <value caption="Enable extended standard identifier mask to 12 bits (MSID" name="" value="0x1" />
         <value caption="Do not enable extended standard identifier mask (MSID)" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="CFD1MASK3__MIDE">
         <value caption="Match only message types (standard or extended address) that correspond to EXIDE bit in filter" name="" value="0x1" />
         <value caption="Match either standard or extended address message if filters match (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Filter bit" name="CFD1FLTOBJ4__SID11">
         <value caption="Extended standard identifier to 12-bit (i.e." name="" value="0x1" />
         <value caption="Do not use extended standard Identifier bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bit" name="CFD1FLTOBJ4__EXIDE">
         <value caption="(If MIDE is 1) Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="(If MIDE is 1) Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Mask bit" name="CFD1MASK4__MSID11">
         <value caption="Enable extended standard identifier mask to 12 bits (MSID" name="" value="0x1" />
         <value caption="Do not enable extended standard identifier mask (MSID)" name="" value="0x0" />
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="CFD1MASK4__MIDE">
         <value caption="Match only message types (standard or extended address) that correspond to EXIDE bit in filter" name="" value="0x1" />
         <value caption="Match either standard or extended address message if filters match (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Filter bit" name="CFD1FLTOBJ5__SID11">
         <value caption="Extended standard identifier to 12-bit (i.e." name="" value="0x1" />
         <value caption="Do not use extended standard Identifier bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bit" name="CFD1FLTOBJ5__EXIDE">
         <value caption="(If MIDE is 1) Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="(If MIDE is 1) Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Mask bit" name="CFD1MASK5__MSID11">
         <value caption="Enable extended standard identifier mask to 12 bits (MSID" name="" value="0x1" />
         <value caption="Do not enable extended standard identifier mask (MSID)" name="" value="0x0" />
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="CFD1MASK5__MIDE">
         <value caption="Match only message types (standard or extended address) that correspond to EXIDE bit in filter" name="" value="0x1" />
         <value caption="Match either standard or extended address message if filters match (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Filter bit" name="CFD1FLTOBJ6__SID11">
         <value caption="Extended standard identifier to 12-bit (i.e." name="" value="0x1" />
         <value caption="Do not use extended standard Identifier bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bit" name="CFD1FLTOBJ6__EXIDE">
         <value caption="(If MIDE is 1) Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="(If MIDE is 1) Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Mask bit" name="CFD1MASK6__MSID11">
         <value caption="Enable extended standard identifier mask to 12 bits (MSID" name="" value="0x1" />
         <value caption="Do not enable extended standard identifier mask (MSID)" name="" value="0x0" />
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="CFD1MASK6__MIDE">
         <value caption="Match only message types (standard or extended address) that correspond to EXIDE bit in filter" name="" value="0x1" />
         <value caption="Match either standard or extended address message if filters match (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Filter bit" name="CFD1FLTOBJ7__SID11">
         <value caption="Extended standard identifier to 12-bit (i.e." name="" value="0x1" />
         <value caption="Do not use extended standard Identifier bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bit" name="CFD1FLTOBJ7__EXIDE">
         <value caption="(If MIDE is 1) Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="(If MIDE is 1) Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Mask bit" name="CFD1MASK7__MSID11">
         <value caption="Enable extended standard identifier mask to 12 bits (MSID" name="" value="0x1" />
         <value caption="Do not enable extended standard identifier mask (MSID)" name="" value="0x0" />
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="CFD1MASK7__MIDE">
         <value caption="Match only message types (standard or extended address) that correspond to EXIDE bit in filter" name="" value="0x1" />
         <value caption="Match either standard or extended address message if filters match (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Filter bit" name="CFD1FLTOBJ8__SID11">
         <value caption="Extended standard identifier to 12-bit (i.e." name="" value="0x1" />
         <value caption="Do not use extended standard Identifier bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bit" name="CFD1FLTOBJ8__EXIDE">
         <value caption="(If MIDE is 1) Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="(If MIDE is 1) Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Mask bit" name="CFD1MASK8__MSID11">
         <value caption="Enable extended standard identifier mask to 12 bits (MSID" name="" value="0x1" />
         <value caption="Do not enable extended standard identifier mask (MSID)" name="" value="0x0" />
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="CFD1MASK8__MIDE">
         <value caption="Match only message types (standard or extended address) that correspond to EXIDE bit in filter" name="" value="0x1" />
         <value caption="Match either standard or extended address message if filters match (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Filter bit" name="CFD1FLTOBJ9__SID11">
         <value caption="Extended standard identifier to 12-bit (i.e." name="" value="0x1" />
         <value caption="Do not use extended standard Identifier bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bit" name="CFD1FLTOBJ9__EXIDE">
         <value caption="(If MIDE is 1) Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="(If MIDE is 1) Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Mask bit" name="CFD1MASK9__MSID11">
         <value caption="Enable extended standard identifier mask to 12 bits (MSID" name="" value="0x1" />
         <value caption="Do not enable extended standard identifier mask (MSID)" name="" value="0x0" />
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="CFD1MASK9__MIDE">
         <value caption="Match only message types (standard or extended address) that correspond to EXIDE bit in filter" name="" value="0x1" />
         <value caption="Match either standard or extended address message if filters match (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Filter bit" name="CFD1FLTOBJ10__SID11">
         <value caption="Extended standard identifier to 12-bit (i.e." name="" value="0x1" />
         <value caption="Do not use extended standard Identifier bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bit" name="CFD1FLTOBJ10__EXIDE">
         <value caption="(If MIDE is 1) Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="(If MIDE is 1) Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Mask bit" name="CFD1MASK10__MSID11">
         <value caption="Enable extended standard identifier mask to 12 bits (MSID" name="" value="0x1" />
         <value caption="Do not enable extended standard identifier mask (MSID)" name="" value="0x0" />
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="CFD1MASK10__MIDE">
         <value caption="Match only message types (standard or extended address) that correspond to EXIDE bit in filter" name="" value="0x1" />
         <value caption="Match either standard or extended address message if filters match (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Filter bit" name="CFD1FLTOBJ11__SID11">
         <value caption="Extended standard identifier to 12-bit (i.e." name="" value="0x1" />
         <value caption="Do not use extended standard Identifier bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bit" name="CFD1FLTOBJ11__EXIDE">
         <value caption="(If MIDE is 1) Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="(If MIDE is 1) Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Mask bit" name="CFD1MASK11__MSID11">
         <value caption="Enable extended standard identifier mask to 12 bits (MSID" name="" value="0x1" />
         <value caption="Do not enable extended standard identifier mask (MSID)" name="" value="0x0" />
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="CFD1MASK11__MIDE">
         <value caption="Match only message types (standard or extended address) that correspond to EXIDE bit in filter" name="" value="0x1" />
         <value caption="Match either standard or extended address message if filters match (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Filter bit" name="CFD1FLTOBJ12__SID11">
         <value caption="Extended standard identifier to 12-bit (i.e." name="" value="0x1" />
         <value caption="Do not use extended standard Identifier bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bit" name="CFD1FLTOBJ12__EXIDE">
         <value caption="(If MIDE is 1) Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="(If MIDE is 1) Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Mask bit" name="CFD1MASK12__MSID11">
         <value caption="Enable extended standard identifier mask to 12 bits (MSID" name="" value="0x1" />
         <value caption="Do not enable extended standard identifier mask (MSID)" name="" value="0x0" />
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="CFD1MASK12__MIDE">
         <value caption="Match only message types (standard or extended address) that correspond to EXIDE bit in filter" name="" value="0x1" />
         <value caption="Match either standard or extended address message if filters match (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Filter bit" name="CFD1FLTOBJ13__SID11">
         <value caption="Extended standard identifier to 12-bit (i.e." name="" value="0x1" />
         <value caption="Do not use extended standard Identifier bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bit" name="CFD1FLTOBJ13__EXIDE">
         <value caption="(If MIDE is 1) Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="(If MIDE is 1) Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Mask bit" name="CFD1MASK13__MSID11">
         <value caption="Enable extended standard identifier mask to 12 bits (MSID" name="" value="0x1" />
         <value caption="Do not enable extended standard identifier mask (MSID)" name="" value="0x0" />
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="CFD1MASK13__MIDE">
         <value caption="Match only message types (standard or extended address) that correspond to EXIDE bit in filter" name="" value="0x1" />
         <value caption="Match either standard or extended address message if filters match (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Filter bit" name="CFD1FLTOBJ14__SID11">
         <value caption="Extended standard identifier to 12-bit (i.e." name="" value="0x1" />
         <value caption="Do not use extended standard Identifier bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bit" name="CFD1FLTOBJ14__EXIDE">
         <value caption="(If MIDE is 1) Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="(If MIDE is 1) Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Mask bit" name="CFD1MASK14__MSID11">
         <value caption="Enable extended standard identifier mask to 12 bits (MSID" name="" value="0x1" />
         <value caption="Do not enable extended standard identifier mask (MSID)" name="" value="0x0" />
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="CFD1MASK14__MIDE">
         <value caption="Match only message types (standard or extended address) that correspond to EXIDE bit in filter" name="" value="0x1" />
         <value caption="Match either standard or extended address message if filters match (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Filter bit" name="CFD1FLTOBJ15__SID11">
         <value caption="Extended standard identifier to 12-bit (i.e." name="" value="0x1" />
         <value caption="Do not use extended standard Identifier bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bit" name="CFD1FLTOBJ15__EXIDE">
         <value caption="(If MIDE is 1) Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="(If MIDE is 1) Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Mask bit" name="CFD1MASK15__MSID11">
         <value caption="Enable extended standard identifier mask to 12 bits (MSID" name="" value="0x1" />
         <value caption="Do not enable extended standard identifier mask (MSID)" name="" value="0x0" />
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="CFD1MASK15__MIDE">
         <value caption="Match only message types (standard or extended address) that correspond to EXIDE bit in filter" name="" value="0x1" />
         <value caption="Match either standard or extended address message if filters match (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Filter bit" name="CFD1FLTOBJ16__SID11">
         <value caption="Extended standard identifier to 12-bit (i.e." name="" value="0x1" />
         <value caption="Do not use extended standard Identifier bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bit" name="CFD1FLTOBJ16__EXIDE">
         <value caption="(If MIDE is 1) Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="(If MIDE is 1) Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Mask bit" name="CFD1MASK16__MSID11">
         <value caption="Enable extended standard identifier mask to 12 bits (MSID" name="" value="0x1" />
         <value caption="Do not enable extended standard identifier mask (MSID)" name="" value="0x0" />
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="CFD1MASK16__MIDE">
         <value caption="Match only message types (standard or extended address) that correspond to EXIDE bit in filter" name="" value="0x1" />
         <value caption="Match either standard or extended address message if filters match (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Filter bit" name="CFD1FLTOBJ17__SID11">
         <value caption="Extended standard identifier to 12-bit (i.e." name="" value="0x1" />
         <value caption="Do not use extended standard Identifier bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bit" name="CFD1FLTOBJ17__EXIDE">
         <value caption="(If MIDE is 1) Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="(If MIDE is 1) Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Mask bit" name="CFD1MASK17__MSID11">
         <value caption="Enable extended standard identifier mask to 12 bits (MSID" name="" value="0x1" />
         <value caption="Do not enable extended standard identifier mask (MSID)" name="" value="0x0" />
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="CFD1MASK17__MIDE">
         <value caption="Match only message types (standard or extended address) that correspond to EXIDE bit in filter" name="" value="0x1" />
         <value caption="Match either standard or extended address message if filters match (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Filter bit" name="CFD1FLTOBJ18__SID11">
         <value caption="Extended standard identifier to 12-bit (i.e." name="" value="0x1" />
         <value caption="Do not use extended standard Identifier bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bit" name="CFD1FLTOBJ18__EXIDE">
         <value caption="(If MIDE is 1) Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="(If MIDE is 1) Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Mask bit" name="CFD1MASK18__MSID11">
         <value caption="Enable extended standard identifier mask to 12 bits (MSID" name="" value="0x1" />
         <value caption="Do not enable extended standard identifier mask (MSID)" name="" value="0x0" />
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="CFD1MASK18__MIDE">
         <value caption="Match only message types (standard or extended address) that correspond to EXIDE bit in filter" name="" value="0x1" />
         <value caption="Match either standard or extended address message if filters match (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Filter bit" name="CFD1FLTOBJ19__SID11">
         <value caption="Extended standard identifier to 12-bit (i.e." name="" value="0x1" />
         <value caption="Do not use extended standard Identifier bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bit" name="CFD1FLTOBJ19__EXIDE">
         <value caption="(If MIDE is 1) Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="(If MIDE is 1) Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Mask bit" name="CFD1MASK19__MSID11">
         <value caption="Enable extended standard identifier mask to 12 bits (MSID" name="" value="0x1" />
         <value caption="Do not enable extended standard identifier mask (MSID)" name="" value="0x0" />
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="CFD1MASK19__MIDE">
         <value caption="Match only message types (standard or extended address) that correspond to EXIDE bit in filter" name="" value="0x1" />
         <value caption="Match either standard or extended address message if filters match (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Filter bit" name="CFD1FLTOBJ20__SID11">
         <value caption="Extended standard identifier to 12-bit (i.e." name="" value="0x1" />
         <value caption="Do not use extended standard Identifier bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bit" name="CFD1FLTOBJ20__EXIDE">
         <value caption="(If MIDE is 1) Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="(If MIDE is 1) Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Mask bit" name="CFD1MASK20__MSID11">
         <value caption="Enable extended standard identifier mask to 12 bits (MSID" name="" value="0x1" />
         <value caption="Do not enable extended standard identifier mask (MSID)" name="" value="0x0" />
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="CFD1MASK20__MIDE">
         <value caption="Match only message types (standard or extended address) that correspond to EXIDE bit in filter" name="" value="0x1" />
         <value caption="Match either standard or extended address message if filters match (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Filter bit" name="CFD1FLTOBJ21__SID11">
         <value caption="Extended standard identifier to 12-bit (i.e." name="" value="0x1" />
         <value caption="Do not use extended standard Identifier bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bit" name="CFD1FLTOBJ21__EXIDE">
         <value caption="(If MIDE is 1) Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="(If MIDE is 1) Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Mask bit" name="CFD1MASK21__MSID11">
         <value caption="Enable extended standard identifier mask to 12 bits (MSID" name="" value="0x1" />
         <value caption="Do not enable extended standard identifier mask (MSID)" name="" value="0x0" />
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="CFD1MASK21__MIDE">
         <value caption="Match only message types (standard or extended address) that correspond to EXIDE bit in filter" name="" value="0x1" />
         <value caption="Match either standard or extended address message if filters match (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Filter bit" name="CFD1FLTOBJ22__SID11">
         <value caption="Extended standard identifier to 12-bit (i.e." name="" value="0x1" />
         <value caption="Do not use extended standard Identifier bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bit" name="CFD1FLTOBJ22__EXIDE">
         <value caption="(If MIDE is 1) Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="(If MIDE is 1) Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Mask bit" name="CFD1MASK22__MSID11">
         <value caption="Enable extended standard identifier mask to 12 bits (MSID" name="" value="0x1" />
         <value caption="Do not enable extended standard identifier mask (MSID)" name="" value="0x0" />
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="CFD1MASK22__MIDE">
         <value caption="Match only message types (standard or extended address) that correspond to EXIDE bit in filter" name="" value="0x1" />
         <value caption="Match either standard or extended address message if filters match (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Filter bit" name="CFD1FLTOBJ23__SID11">
         <value caption="Extended standard identifier to 12-bit (i.e." name="" value="0x1" />
         <value caption="Do not use extended standard Identifier bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bit" name="CFD1FLTOBJ23__EXIDE">
         <value caption="(If MIDE is 1) Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="(If MIDE is 1) Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Mask bit" name="CFD1MASK23__MSID11">
         <value caption="Enable extended standard identifier mask to 12 bits (MSID" name="" value="0x1" />
         <value caption="Do not enable extended standard identifier mask (MSID)" name="" value="0x0" />
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="CFD1MASK23__MIDE">
         <value caption="Match only message types (standard or extended address) that correspond to EXIDE bit in filter" name="" value="0x1" />
         <value caption="Match either standard or extended address message if filters match (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Filter bit" name="CFD1FLTOBJ24__SID11">
         <value caption="Extended standard identifier to 12-bit (i.e." name="" value="0x1" />
         <value caption="Do not use extended standard Identifier bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bit" name="CFD1FLTOBJ24__EXIDE">
         <value caption="(If MIDE is 1) Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="(If MIDE is 1) Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Mask bit" name="CFD1MASK24__MSID11">
         <value caption="Enable extended standard identifier mask to 12 bits (MSID" name="" value="0x1" />
         <value caption="Do not enable extended standard identifier mask (MSID)" name="" value="0x0" />
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="CFD1MASK24__MIDE">
         <value caption="Match only message types (standard or extended address) that correspond to EXIDE bit in filter" name="" value="0x1" />
         <value caption="Match either standard or extended address message if filters match (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Filter bit" name="CFD1FLTOBJ25__SID11">
         <value caption="Extended standard identifier to 12-bit (i.e." name="" value="0x1" />
         <value caption="Do not use extended standard Identifier bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bit" name="CFD1FLTOBJ25__EXIDE">
         <value caption="(If MIDE is 1) Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="(If MIDE is 1) Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Mask bit" name="CFD1MASK25__MSID11">
         <value caption="Enable extended standard identifier mask to 12 bits (MSID" name="" value="0x1" />
         <value caption="Do not enable extended standard identifier mask (MSID)" name="" value="0x0" />
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="CFD1MASK25__MIDE">
         <value caption="Match only message types (standard or extended address) that correspond to EXIDE bit in filter" name="" value="0x1" />
         <value caption="Match either standard or extended address message if filters match (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Filter bit" name="CFD1FLTOBJ26__SID11">
         <value caption="Extended standard identifier to 12-bit (i.e." name="" value="0x1" />
         <value caption="Do not use extended standard Identifier bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bit" name="CFD1FLTOBJ26__EXIDE">
         <value caption="(If MIDE is 1) Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="(If MIDE is 1) Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Mask bit" name="CFD1MASK26__MSID11">
         <value caption="Enable extended standard identifier mask to 12 bits (MSID" name="" value="0x1" />
         <value caption="Do not enable extended standard identifier mask (MSID)" name="" value="0x0" />
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="CFD1MASK26__MIDE">
         <value caption="Match only message types (standard or extended address) that correspond to EXIDE bit in filter" name="" value="0x1" />
         <value caption="Match either standard or extended address message if filters match (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Filter bit" name="CFD1FLTOBJ27__SID11">
         <value caption="Extended standard identifier to 12-bit (i.e." name="" value="0x1" />
         <value caption="Do not use extended standard Identifier bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bit" name="CFD1FLTOBJ27__EXIDE">
         <value caption="(If MIDE is 1) Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="(If MIDE is 1) Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Mask bit" name="CFD1MASK27__MSID11">
         <value caption="Enable extended standard identifier mask to 12 bits (MSID" name="" value="0x1" />
         <value caption="Do not enable extended standard identifier mask (MSID)" name="" value="0x0" />
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="CFD1MASK27__MIDE">
         <value caption="Match only message types (standard or extended address) that correspond to EXIDE bit in filter" name="" value="0x1" />
         <value caption="Match either standard or extended address message if filters match (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Filter bit" name="CFD1FLTOBJ28__SID11">
         <value caption="Extended standard identifier to 12-bit (i.e." name="" value="0x1" />
         <value caption="Do not use extended standard Identifier bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bit" name="CFD1FLTOBJ28__EXIDE">
         <value caption="(If MIDE is 1) Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="(If MIDE is 1) Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Mask bit" name="CFD1MASK28__MSID11">
         <value caption="Enable extended standard identifier mask to 12 bits (MSID" name="" value="0x1" />
         <value caption="Do not enable extended standard identifier mask (MSID)" name="" value="0x0" />
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="CFD1MASK28__MIDE">
         <value caption="Match only message types (standard or extended address) that correspond to EXIDE bit in filter" name="" value="0x1" />
         <value caption="Match either standard or extended address message if filters match (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Filter bit" name="CFD1FLTOBJ29__SID11">
         <value caption="Extended standard identifier to 12-bit (i.e." name="" value="0x1" />
         <value caption="Do not use extended standard Identifier bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bit" name="CFD1FLTOBJ29__EXIDE">
         <value caption="(If MIDE is 1) Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="(If MIDE is 1) Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Mask bit" name="CFD1MASK29__MSID11">
         <value caption="Enable extended standard identifier mask to 12 bits (MSID" name="" value="0x1" />
         <value caption="Do not enable extended standard identifier mask (MSID)" name="" value="0x0" />
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="CFD1MASK29__MIDE">
         <value caption="Match only message types (standard or extended address) that correspond to EXIDE bit in filter" name="" value="0x1" />
         <value caption="Match either standard or extended address message if filters match (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Filter bit" name="CFD1FLTOBJ30__SID11">
         <value caption="Extended standard identifier to 12-bit (i.e." name="" value="0x1" />
         <value caption="Do not use extended standard Identifier bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bit" name="CFD1FLTOBJ30__EXIDE">
         <value caption="(If MIDE is 1) Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="(If MIDE is 1) Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Mask bit" name="CFD1MASK30__MSID11">
         <value caption="Enable extended standard identifier mask to 12 bits (MSID" name="" value="0x1" />
         <value caption="Do not enable extended standard identifier mask (MSID)" name="" value="0x0" />
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="CFD1MASK30__MIDE">
         <value caption="Match only message types (standard or extended address) that correspond to EXIDE bit in filter" name="" value="0x1" />
         <value caption="Match either standard or extended address message if filters match (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Filter bit" name="CFD1FLTOBJ31__SID11">
         <value caption="Extended standard identifier to 12-bit (i.e." name="" value="0x1" />
         <value caption="Do not use extended standard Identifier bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Extended Identifier Enable bit" name="CFD1FLTOBJ31__EXIDE">
         <value caption="(If MIDE is 1) Match only messages with extended identifier addresses" name="" value="0x1" />
         <value caption="(If MIDE is 1) Match only messages with standard identifier addresses" name="" value="0x0" />
      </value-group>
      <value-group caption="Standard Identifier Mask bit" name="CFD1MASK31__MSID11">
         <value caption="Enable extended standard identifier mask to 12 bits (MSID" name="" value="0x1" />
         <value caption="Do not enable extended standard identifier mask (MSID)" name="" value="0x0" />
      </value-group>
      <value-group caption="Identifier Receive Mode bit" name="CFD1MASK31__MIDE">
         <value caption="Match only message types (standard or extended address) that correspond to EXIDE bit in filter" name="" value="0x1" />
         <value caption="Match either standard or extended address message if filters match (i.e." name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="01445" name="CDAC" version="">
      <register-group name="CDAC">
         <register caption="CDAC Control Register" name="DAC2CON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Reference Source Select bits" mask="0x00000003" name="REFSEL" values="DAC2CON__REFSEL" />
            <bitfield caption="CDAC Output Buffer Enable bit" mask="0x00000100" name="DACOE" values="DAC2CON__DACOE" />
            <bitfield caption="CDAC Enable bit" mask="0x00008000" name="ON" values="DAC2CON__ON" />
            <bitfield mask="0xFFFF0000" name="DACDAT" />
         </register>
         <register caption="CDAC Control Register" name="DAC1CON" offset="0x200" rw="RW" size="4">
            <bitfield caption="Reference Source Select bits" mask="0x00000003" name="REFSEL" values="DAC1CON__REFSEL" />
            <bitfield caption="CDAC Output Buffer Enable bit" mask="0x00000100" name="DACOE" values="DAC1CON__DACOE" />
            <bitfield caption="CDAC Enable bit" mask="0x00008000" name="ON" values="DAC1CON__ON" />
            <bitfield mask="0xFFFF0000" name="DACDAT" />
         </register>
      </register-group>
      <value-group caption="Reference Source Select bits" name="DAC2CON__REFSEL">
         <value caption="Positive reference voltage = AVDD" name="" value="0x3" />
         <value caption="No reference selected (no reference current consumption)" name="" value="0x0" />
      </value-group>
      <value-group caption="CDAC Output Buffer Enable bit" name="DAC2CON__DACOE">
         <value caption="Output is enabled; CDAC voltage is connected to the pin" name="" value="0x1" />
         <value caption="Output is disabled; drive to pin is floating" name="" value="0x0" />
      </value-group>
      <value-group caption="CDAC Enable bit" name="DAC2CON__ON">
         <value caption="The CDAC is enabled" name="" value="0x1" />
         <value caption="The CDAC is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Source Select bits" name="DAC1CON__REFSEL">
         <value caption="Positive reference voltage = AVDD" name="" value="0x3" />
         <value caption="No reference selected (no reference current consumption)" name="" value="0x0" />
      </value-group>
      <value-group caption="CDAC Output Buffer Enable bit" name="DAC1CON__DACOE">
         <value caption="Output is enabled; CDAC voltage is connected to the pin" name="" value="0x1" />
         <value caption="Output is disabled; drive to pin is floating" name="" value="0x0" />
      </value-group>
      <value-group caption="CDAC Enable bit" name="DAC1CON__ON">
         <value caption="The CDAC is enabled" name="" value="0x1" />
         <value caption="The CDAC is disabled" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="02481" name="CFG" version="">
      <register-group name="CFG">
         <register caption="Configuration Control Register" name="CFGCON" offset="0x0" rw="RW" size="4">
            <bitfield caption="TDO Enable for 2-Wire JTAG" mask="0x00000001" name="TDOEN" values="CFGCON__TDOEN" />
            <bitfield caption="Trace Output Enable bit" mask="0x00000004" name="TROEN" values="CFGCON__TROEN" />
            <bitfield caption="JTAG Port Enable bit" mask="0x00000008" name="JTAGEN" values="CFGCON__JTAGEN" />
            <bitfield caption="Flash ECC Configuration bits" mask="0x00000030" name="ECCCON" values="CFGCON__ECCCON" />
            <bitfield caption="I/O Analog Charge Pump Enable bit" mask="0x00000080" name="IOANCPEN" values="CFGCON__IOANCPEN" />
            <bitfield caption="Permission Group Lock bit" mask="0x00000800" name="PGLOCK" values="CFGCON__PGLOCK" />
            <bitfield caption="Peripheral Module Disable bit" mask="0x00001000" name="PMDLOCK" values="CFGCON__PMDLOCK" />
            <bitfield caption="Peripheral Pin Select Lock bit" mask="0x00002000" name="IOLOCK" values="CFGCON__IOLOCK" />
            <bitfield caption="Output Compare Alternate Clock Selection bit" mask="0x00010000" name="OCACLK" values="CFGCON__OCACLK" />
            <bitfield caption="Input Capture Alternate Clock Selection bit" mask="0x00020000" name="ICACLK" values="CFGCON__ICACLK" />
            <bitfield caption="ADC Arbitration Priority to SRAM bit" mask="0x04000000" name="ADCPRI" values="CFGCON__ADCPRI" />
         </register>
         <register caption="" name="DEVID" offset="0x20" rw="RW" size="4">
            <bitfield mask="0x0FFFFFFF" name="DEVID" />
            <bitfield mask="0xF0000000" name="VER" />
         </register>
         <register caption="" name="SYSKEY" offset="0x30" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="SYSKEY" />
         </register>
         <register caption="" name="PMD1" offset="0x40" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ADCMD" />
            <bitfield mask="0x00000020" name="DAC1MD" />
            <bitfield mask="0x00000040" name="DAC2MD" />
            <bitfield mask="0x00000100" name="CTMUMD" />
            <bitfield mask="0x00000200" name="EEMD" />
         </register>
         <register caption="" name="PMD2" offset="0x50" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CMP1MD" />
            <bitfield mask="0x00000002" name="CMP2MD" />
            <bitfield mask="0x00000004" name="CMP3MD" />
            <bitfield mask="0x00000008" name="CMP4MD" />
            <bitfield mask="0x00000010" name="CMP5MD" />
            <bitfield mask="0x00010000" name="OPA1MD" />
            <bitfield mask="0x00020000" name="OPA2MD" />
            <bitfield mask="0x00040000" name="OPA3MD" />
            <bitfield mask="0x00100000" name="OPA5MD" />
         </register>
         <register caption="" name="PMD3" offset="0x60" rw="RW" size="4">
            <bitfield mask="0x00000001" name="IC1MD" />
            <bitfield mask="0x00000002" name="IC2MD" />
            <bitfield mask="0x00000004" name="IC3MD" />
            <bitfield mask="0x00000008" name="IC4MD" />
            <bitfield mask="0x00000010" name="IC5MD" />
            <bitfield mask="0x00000020" name="IC6MD" />
            <bitfield mask="0x00000040" name="IC7MD" />
            <bitfield mask="0x00000080" name="IC8MD" />
            <bitfield mask="0x00000100" name="IC9MD" />
            <bitfield mask="0x00000200" name="IC10MD" />
            <bitfield mask="0x00000400" name="IC11MD" />
            <bitfield mask="0x00000800" name="IC12MD" />
            <bitfield mask="0x00001000" name="IC13MD" />
            <bitfield mask="0x00002000" name="IC14MD" />
            <bitfield mask="0x00004000" name="IC15MD" />
            <bitfield mask="0x00008000" name="IC16MD" />
            <bitfield mask="0x00010000" name="OC1MD" />
            <bitfield mask="0x00020000" name="OC2MD" />
            <bitfield mask="0x00040000" name="OC3MD" />
            <bitfield mask="0x00080000" name="OC4MD" />
            <bitfield mask="0x00100000" name="OC5MD" />
            <bitfield mask="0x00200000" name="OC6MD" />
            <bitfield mask="0x00400000" name="OC7MD" />
            <bitfield mask="0x00800000" name="OC8MD" />
            <bitfield mask="0x01000000" name="OC9MD" />
            <bitfield mask="0x02000000" name="OC10MD" />
            <bitfield mask="0x04000000" name="OC11MD" />
            <bitfield mask="0x08000000" name="OC12MD" />
            <bitfield mask="0x10000000" name="OC13MD" />
            <bitfield mask="0x20000000" name="OC14MD" />
            <bitfield mask="0x40000000" name="OC15MD" />
            <bitfield mask="0x80000000" name="OC16MD" />
         </register>
         <register caption="" name="PMD4" offset="0x70" rw="RW" size="4">
            <bitfield mask="0x00000001" name="T1MD" />
            <bitfield mask="0x00000002" name="T2MD" />
            <bitfield mask="0x00000004" name="T3MD" />
            <bitfield mask="0x00000008" name="T4MD" />
            <bitfield mask="0x00000010" name="T5MD" />
            <bitfield mask="0x00000020" name="T6MD" />
            <bitfield mask="0x00000040" name="T7MD" />
            <bitfield mask="0x00000080" name="T8MD" />
            <bitfield mask="0x00000100" name="T9MD" />
            <bitfield mask="0x00010000" name="PWM1MD" />
            <bitfield mask="0x00020000" name="PWM2MD" />
            <bitfield mask="0x00040000" name="PWM3MD" />
            <bitfield mask="0x00080000" name="PWM4MD" />
            <bitfield mask="0x00100000" name="PWM5MD" />
            <bitfield mask="0x00200000" name="PWM6MD" />
            <bitfield mask="0x00400000" name="PWM7MD" />
            <bitfield mask="0x00800000" name="PWM8MD" />
            <bitfield mask="0x01000000" name="PWM9MD" />
            <bitfield mask="0x02000000" name="PWM10MD" />
            <bitfield mask="0x04000000" name="PWM11MD" />
            <bitfield mask="0x08000000" name="PWM12MD" />
         </register>
         <register caption="" name="PMD5" offset="0x80" rw="RW" size="4">
            <bitfield mask="0x00000001" name="U1MD" />
            <bitfield mask="0x00000002" name="U2MD" />
            <bitfield mask="0x00000004" name="U3MD" />
            <bitfield mask="0x00000008" name="U4MD" />
            <bitfield mask="0x00000010" name="U5MD" />
            <bitfield mask="0x00000020" name="U6MD" />
            <bitfield mask="0x00000100" name="SPI1MD" />
            <bitfield mask="0x00000200" name="SPI2MD" />
            <bitfield mask="0x00000400" name="SPI3MD" />
            <bitfield mask="0x00000800" name="SPI4MD" />
            <bitfield mask="0x00001000" name="SPI5MD" />
            <bitfield mask="0x00002000" name="SPI6MD" />
            <bitfield mask="0x01000000" name="USB1MD" />
            <bitfield mask="0x02000000" name="USB2MD" />
            <bitfield mask="0x10000000" name="CAN1MD" />
            <bitfield mask="0x20000000" name="CAN2MD" />
            <bitfield mask="0x40000000" name="CAN3MD" />
            <bitfield mask="0x80000000" name="CAN4MD" />
         </register>
         <register caption="" name="PMD6" offset="0x90" rw="RW" size="4">
            <bitfield mask="0x00000100" name="REFO1MD" />
            <bitfield mask="0x00000200" name="REFO2MD" />
            <bitfield mask="0x00000400" name="REFO3MD" />
            <bitfield mask="0x00000800" name="REFO4MD" />
            <bitfield mask="0x00010000" name="PMPMD" />
            <bitfield mask="0x00040000" name="QEI5MD" />
            <bitfield mask="0x00080000" name="QEI6MD" />
            <bitfield mask="0x01000000" name="QEI1MD" />
            <bitfield mask="0x02000000" name="QEI2MD" />
            <bitfield mask="0x04000000" name="QEI3MD" />
            <bitfield mask="0x08000000" name="QEI4MD" />
         </register>
         <register caption="" name="PMD7" offset="0xa0" rw="RW" size="4">
            <bitfield mask="0x00000010" name="DMAMD" />
         </register>
         <register caption="Permission Group Configuration Register" name="CFGPG" offset="0xe0" rw="RW" size="4">
            <bitfield caption="CPU Instruction Space Permission Group bits" mask="0x00000003" name="CPUPG" values="CFGPG__CPUPG" />
            <bitfield caption="CPU Instruction Data Space Permission Group bits" mask="0x0000000C" name="CPUDSPG" values="CFGPG__CPUDSPG" />
            <bitfield caption="DMA Module Permission Group bits" mask="0x00000030" name="DMAPG" values="CFGPG__DMAPG" />
            <bitfield caption="CAN1 Module Permission Group bits" mask="0x00003000" name="CAN1PG" values="CFGPG__CAN1PG" />
            <bitfield caption="Flash Control Permission Group bits" mask="0x00C00000" name="FCPG" values="CFGPG__FCPG" />
            <bitfield caption="ADC Permission bits" mask="0x03000000" name="ADCPG" values="CFGPG__ADCPG" />
            <bitfield caption="JTAG Permission Group bits" mask="0x30000000" name="JTAGPG" values="CFGPG__JTAGPG" />
         </register>
         <register caption="" name="CFGAPP2" offset="0xf0" rw="RW" size="4">
            <bitfield caption="Primary Oscillator Unable to Lock Status Read-only bit" mask="0x00200000" name="POSCFAIL" values="CFGAPP2__POSCFAIL" />
         </register>
         <register caption="" name="CFGCON2" offset="0x100" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="EEWS" />
         </register>
      </register-group>
      <value-group caption="TDO Enable for 2-Wire JTAG" name="CFGCON__TDOEN">
         <value caption="2-wire JTAG protocol uses TDO" name="" value="0x1" />
         <value caption="2-wire JTAG protocol does not use TDO" name="" value="0x0" />
      </value-group>
      <value-group caption="Trace Output Enable bit" name="CFGCON__TROEN">
         <value caption="Enable trace outputs and start trace clock (trace probe must be present)" name="" value="0x1" />
         <value caption="Disable trace outputs and stop trace clock" name="" value="0x0" />
      </value-group>
      <value-group caption="JTAG Port Enable bit" name="CFGCON__JTAGEN">
         <value caption="Enable the JTAG port" name="" value="0x1" />
         <value caption="Disable the JTAG port" name="" value="0x0" />
      </value-group>
      <value-group caption="Flash ECC Configuration bits" name="CFGCON__ECCCON">
         <value caption="ECC and dynamic ECC are disabled (ECCCON bits are writable)" name="" value="0x3" />
         <value caption="ECC and dynamic ECC are disabled (ECCCON bits are locked)" name="" value="0x2" />
         <value caption="Dynamic Flash ECC is enabled (ECCCON bits are locked)" name="" value="0x1" />
         <value caption="Flash ECC is enabled (ECCCON bits are locked; disables word Flash writes)" name="" value="0x0" />
      </value-group>
      <value-group caption="I/O Analog Charge Pump Enable bit" name="CFGCON__IOANCPEN">
         <value caption="Charge pump is enabled" name="" value="0x1" />
         <value caption="Charge pump is disabled (default)" name="" value="0x0" />
      </value-group>
      <value-group caption="Permission Group Lock bit" name="CFGCON__PGLOCK">
         <value caption="Permission Group registers are locked. Writes to PG registers are not allowed" name="" value="0x1" />
         <value caption="Permission Group registers are not locked. Writes to PG registers are allowed" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Module Disable bit" name="CFGCON__PMDLOCK">
         <value caption="Peripheral module is locked. Writes to PMD registers are not allowed" name="" value="0x1" />
         <value caption="Peripheral module is not locked. Writes to PMD registers are allowed" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Pin Select Lock bit" name="CFGCON__IOLOCK">
         <value caption="Peripheral Pin Select is locked. Writes to PPS registers are not allowed" name="" value="0x1" />
         <value caption="Peripheral Pin Select is not locked. Writes to PPS registers are allowed" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Alternate Clock Selection bit" name="CFGCON__OCACLK">
         <value caption="Output Compare modules use an alternative Timer pair as their timebase clock" name="" value="0x1" />
         <value caption="All Output Compare modules use Timer2/3 as their timebase clock" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Alternate Clock Selection bit" name="CFGCON__ICACLK">
         <value caption="Input Capture modules use an alternative Timer pair as their timebase clock" name="" value="0x1" />
         <value caption="All Input Capture modules use Timer2/3 as their timebase clock" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Arbitration Priority to SRAM bit" name="CFGCON__ADCPRI">
         <value caption="ADC gets High Priority access to SRAM" name="" value="0x1" />
         <value caption="ADC uses Least Recently Serviced Arbitration (same as other initiators)" name="" value="0x0" />
      </value-group>
      <value-group caption="CPU Instruction Space Permission Group bits" name="CFGPG__CPUPG">
         <value caption="(If RDPER(3) is 1) read access / (If WRPER(3) is 1) write access" name="" value="0x3" />
         <value caption="(If RDPER(2) is 1) read access / (If WRPER(2) is 1) write access" name="" value="0x2" />
         <value caption="(If RDPER(1) is 1) read access / (If WRPER(1) is 1) write access" name="" value="0x1" />
         <value caption="(If RDPER(0) is 1) read access / (If WRPER(0) is 1) write access" name="" value="0x0" />
      </value-group>
      <value-group caption="CPU Instruction Data Space Permission Group bits" name="CFGPG__CPUDSPG">
         <value caption="(If RDPER(3) is 1) read access / (If WRPER(3) is 1) write access" name="" value="0x3" />
         <value caption="(If RDPER(2) is 1) read access / (If WRPER(2) is 1) write access" name="" value="0x2" />
         <value caption="(If RDPER(1) is 1) read access / (If WRPER(1) is 1) write access" name="" value="0x1" />
         <value caption="(If RDPER(0) is 1) read access / (If WRPER(0) is 1) write access" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Module Permission Group bits" name="CFGPG__DMAPG">
         <value caption="(If RDPER(3) is 1) read access / (If WRPER(3) is 1) write access" name="" value="0x3" />
         <value caption="(If RDPER(2) is 1) read access / (If WRPER(2) is 1) write access" name="" value="0x2" />
         <value caption="(If RDPER(1) is 1) read access / (If WRPER(1) is 1) write access" name="" value="0x1" />
         <value caption="(If RDPER(0) is 1) read access / (If WRPER(0) is 1) write access" name="" value="0x0" />
      </value-group>
      <value-group caption="CAN1 Module Permission Group bits" name="CFGPG__CAN1PG">
         <value caption="(If RDPER(3) is 1) read access / (If WRPER(3) is 1) write access" name="" value="0x3" />
         <value caption="(If RDPER(2) is 1) read access / (If WRPER(2) is 1) write access" name="" value="0x2" />
         <value caption="(If RDPER(1) is 1) read access / (If WRPER(1) is 1) write access" name="" value="0x1" />
         <value caption="(If RDPER(0) is 1) read access / (If WRPER(0) is 1) write access" name="" value="0x0" />
      </value-group>
      <value-group caption="Flash Control Permission Group bits" name="CFGPG__FCPG">
         <value caption="(If RDPER(3) is 1) read access / (If WRPER(3) is 1) write access" name="" value="0x3" />
         <value caption="(If RDPER(2) is 1) read access / (If WRPER(2) is 1) write access" name="" value="0x2" />
         <value caption="(If RDPER(1) is 1) read access / (If WRPER(1) is 1) write access" name="" value="0x1" />
         <value caption="(If RDPER(0) is 1) read access / (If WRPER(0) is 1) write access" name="" value="0x0" />
      </value-group>
      <value-group caption="ADC Permission bits" name="CFGPG__ADCPG">
         <value caption="(If RDPER(3) is 1) read access / (If WRPER(3) is 1) write access" name="" value="0x3" />
         <value caption="(If RDPER(2) is 1) read access / (If WRPER(2) is 1) write access" name="" value="0x2" />
         <value caption="(If RDPER(1) is 1) read access / (If WRPER(1) is 1) write access" name="" value="0x1" />
         <value caption="(If RDPER(0) is 1) read access / (If WRPER(0) is 1) write access" name="" value="0x0" />
      </value-group>
      <value-group caption="JTAG Permission Group bits" name="CFGPG__JTAGPG">
         <value caption="(If RDPER(3) is 1) read access / (If WRPER(3) is 1) write access" name="" value="0x3" />
         <value caption="(If RDPER(2) is 1) read access / (If WRPER(2) is 1) write access" name="" value="0x2" />
         <value caption="(If RDPER(1) is 1) read access / (If WRPER(1) is 1) write access" name="" value="0x1" />
         <value caption="(If RDPER(0) is 1) read access / (If WRPER(0) is 1) write access" name="" value="0x0" />
      </value-group>
      <value-group caption="Primary Oscillator Unable to Lock Status Read-only bit" name="CFGAPP2__POSCFAIL">
         <value caption="Crystal or Resonator usage failed" name="" value="0x0" />
         <value caption="Crystal or resonator is locked or is indeterminate. If successfully locked, clock status is determined bythe SPLLRDY (CLKSTAT(7)) status flag." name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="01577" name="CLC" version="">
      <register-group name="CLC">
         <register caption="" name="CLC1CON" offset="0x0" rw="RW" size="4">
            <bitfield caption="CLCx Mode bits" mask="0x00000007" name="MODE" values="CLC1CON__MODE" />
            <bitfield caption="CLCx Output Polarity Control bit" mask="0x00000020" name="LCPOL" values="CLC1CON__LCPOL" />
            <bitfield caption="CLCx Data Output Status bit" mask="0x00000040" name="LCOUT" values="CLC1CON__LCOUT" />
            <bitfield caption="CLCx Port Enable bit" mask="0x00000080" name="LCOE" values="CLC1CON__LCOE" />
            <bitfield caption="CLCx Negative Edge Interrupt Enable bit" mask="0x00000400" name="INTN" values="CLC1CON__INTN" />
            <bitfield caption="CLCx Positive Edge Interrupt Enable bit" mask="0x00000800" name="INTP" values="CLC1CON__INTP" />
            <bitfield caption="CLCx Enable bit" mask="0x00008000" name="ON" values="CLC1CON__ON" />
            <bitfield caption="Gate 1 Polarity Control bit" mask="0x00010000" name="G1POL" values="CLC1CON__G1POL" />
            <bitfield caption="Gate 2 Polarity Control bit" mask="0x00020000" name="G2POL" values="CLC1CON__G2POL" />
            <bitfield caption="Gate 3 Polarity Control bit" mask="0x00040000" name="G3POL" values="CLC1CON__G3POL" />
            <bitfield caption="Gate 4 Polarity Control bit" mask="0x00080000" name="G4POL" values="CLC1CON__G4POL" />
         </register>
         <register caption="" name="CLC2CON" offset="0x200" rw="RW" size="4">
            <bitfield caption="CLCx Mode bits" mask="0x00000007" name="MODE" values="CLC2CON__MODE" />
            <bitfield caption="CLCx Output Polarity Control bit" mask="0x00000020" name="LCPOL" values="CLC2CON__LCPOL" />
            <bitfield caption="CLCx Data Output Status bit" mask="0x00000040" name="LCOUT" values="CLC2CON__LCOUT" />
            <bitfield caption="CLCx Port Enable bit" mask="0x00000080" name="LCOE" values="CLC2CON__LCOE" />
            <bitfield caption="CLCx Negative Edge Interrupt Enable bit" mask="0x00000400" name="INTN" values="CLC2CON__INTN" />
            <bitfield caption="CLCx Positive Edge Interrupt Enable bit" mask="0x00000800" name="INTP" values="CLC2CON__INTP" />
            <bitfield caption="CLCx Enable bit" mask="0x00008000" name="ON" values="CLC2CON__ON" />
            <bitfield caption="Gate 1 Polarity Control bit" mask="0x00010000" name="G1POL" values="CLC2CON__G1POL" />
            <bitfield caption="Gate 2 Polarity Control bit" mask="0x00020000" name="G2POL" values="CLC2CON__G2POL" />
            <bitfield caption="Gate 3 Polarity Control bit" mask="0x00040000" name="G3POL" values="CLC2CON__G3POL" />
            <bitfield caption="Gate 4 Polarity Control bit" mask="0x00080000" name="G4POL" values="CLC2CON__G4POL" />
         </register>
         <register caption="" name="CLC3CON" offset="0x400" rw="RW" size="4">
            <bitfield caption="CLCx Mode bits" mask="0x00000007" name="MODE" values="CLC3CON__MODE" />
            <bitfield caption="CLCx Output Polarity Control bit" mask="0x00000020" name="LCPOL" values="CLC3CON__LCPOL" />
            <bitfield caption="CLCx Data Output Status bit" mask="0x00000040" name="LCOUT" values="CLC3CON__LCOUT" />
            <bitfield caption="CLCx Port Enable bit" mask="0x00000080" name="LCOE" values="CLC3CON__LCOE" />
            <bitfield caption="CLCx Negative Edge Interrupt Enable bit" mask="0x00000400" name="INTN" values="CLC3CON__INTN" />
            <bitfield caption="CLCx Positive Edge Interrupt Enable bit" mask="0x00000800" name="INTP" values="CLC3CON__INTP" />
            <bitfield caption="CLCx Enable bit" mask="0x00008000" name="ON" values="CLC3CON__ON" />
            <bitfield caption="Gate 1 Polarity Control bit" mask="0x00010000" name="G1POL" values="CLC3CON__G1POL" />
            <bitfield caption="Gate 2 Polarity Control bit" mask="0x00020000" name="G2POL" values="CLC3CON__G2POL" />
            <bitfield caption="Gate 3 Polarity Control bit" mask="0x00040000" name="G3POL" values="CLC3CON__G3POL" />
            <bitfield caption="Gate 4 Polarity Control bit" mask="0x00080000" name="G4POL" values="CLC3CON__G4POL" />
         </register>
         <register caption="" name="CLC4CON" offset="0x600" rw="RW" size="4">
            <bitfield caption="CLCx Mode bits" mask="0x00000007" name="MODE" values="CLC4CON__MODE" />
            <bitfield caption="CLCx Output Polarity Control bit" mask="0x00000020" name="LCPOL" values="CLC4CON__LCPOL" />
            <bitfield caption="CLCx Data Output Status bit" mask="0x00000040" name="LCOUT" values="CLC4CON__LCOUT" />
            <bitfield caption="CLCx Port Enable bit" mask="0x00000080" name="LCOE" values="CLC4CON__LCOE" />
            <bitfield caption="CLCx Negative Edge Interrupt Enable bit" mask="0x00000400" name="INTN" values="CLC4CON__INTN" />
            <bitfield caption="CLCx Positive Edge Interrupt Enable bit" mask="0x00000800" name="INTP" values="CLC4CON__INTP" />
            <bitfield caption="CLCx Enable bit" mask="0x00008000" name="ON" values="CLC4CON__ON" />
            <bitfield caption="Gate 1 Polarity Control bit" mask="0x00010000" name="G1POL" values="CLC4CON__G1POL" />
            <bitfield caption="Gate 2 Polarity Control bit" mask="0x00020000" name="G2POL" values="CLC4CON__G2POL" />
            <bitfield caption="Gate 3 Polarity Control bit" mask="0x00040000" name="G3POL" values="CLC4CON__G3POL" />
            <bitfield caption="Gate 4 Polarity Control bit" mask="0x00080000" name="G4POL" values="CLC4CON__G4POL" />
         </register>
         <register caption="" name="CLC1SEL" offset="0x10" rw="RW" size="4">
            <bitfield caption="Data Selection MUX 1 Signal Selection bits" mask="0x00000007" name="DS1" values="CLC1SEL__DS1" />
            <bitfield caption="Data Selection MUX 2 Signal Selection bits" mask="0x00000070" name="DS2" values="CLC1SEL__DS2" />
            <bitfield caption="Data Selection MUX 3 Signal Selection bits" mask="0x00000700" name="DS3" values="CLC1SEL__DS3" />
            <bitfield caption="Data Selection MUX 4 Signal Selection bits" mask="0x00007000" name="DS4" values="CLC1SEL__DS4" />
         </register>
         <register caption="" name="CLC2SEL" offset="0x210" rw="RW" size="4">
            <bitfield caption="Data Selection MUX 1 Signal Selection bits" mask="0x00000007" name="DS1" values="CLC2SEL__DS1" />
            <bitfield caption="Data Selection MUX 2 Signal Selection bits" mask="0x00000070" name="DS2" values="CLC2SEL__DS2" />
            <bitfield caption="Data Selection MUX 3 Signal Selection bits" mask="0x00000700" name="DS3" values="CLC2SEL__DS3" />
            <bitfield caption="Data Selection MUX 4 Signal Selection bits" mask="0x00007000" name="DS4" values="CLC2SEL__DS4" />
         </register>
         <register caption="" name="CLC3SEL" offset="0x410" rw="RW" size="4">
            <bitfield caption="Data Selection MUX 1 Signal Selection bits" mask="0x00000007" name="DS1" values="CLC3SEL__DS1" />
            <bitfield caption="Data Selection MUX 2 Signal Selection bits" mask="0x00000070" name="DS2" values="CLC3SEL__DS2" />
            <bitfield caption="Data Selection MUX 3 Signal Selection bits" mask="0x00000700" name="DS3" values="CLC3SEL__DS3" />
            <bitfield caption="Data Selection MUX 4 Signal Selection bits" mask="0x00007000" name="DS4" values="CLC3SEL__DS4" />
         </register>
         <register caption="" name="CLC4SEL" offset="0x610" rw="RW" size="4">
            <bitfield caption="Data Selection MUX 1 Signal Selection bits" mask="0x00000007" name="DS1" values="CLC4SEL__DS1" />
            <bitfield caption="Data Selection MUX 2 Signal Selection bits" mask="0x00000070" name="DS2" values="CLC4SEL__DS2" />
            <bitfield caption="Data Selection MUX 3 Signal Selection bits" mask="0x00000700" name="DS3" values="CLC4SEL__DS3" />
            <bitfield caption="Data Selection MUX 4 Signal Selection bits" mask="0x00007000" name="DS4" values="CLC4SEL__DS4" />
         </register>
         <register caption="" name="CLC1GLS" offset="0x20" rw="RW" size="4">
            <bitfield caption="Gate 1 Data Source 1 Negated Enable bit" mask="0x00000001" name="G1D1N" values="CLC1GLS__G1D1N" />
            <bitfield caption="Gate 1 Data Source 1 True Enable bit" mask="0x00000002" name="G1D1T" values="CLC1GLS__G1D1T" />
            <bitfield caption="Gate 1 Data Source 2 Negated Enable bit" mask="0x00000004" name="G1D2N" values="CLC1GLS__G1D2N" />
            <bitfield caption="Gate 1 Data Source 2 True Enable bit" mask="0x00000008" name="G1D2T" values="CLC1GLS__G1D2T" />
            <bitfield caption="Gate 1 Data Source 3 Negated Enable bit" mask="0x00000010" name="G1D3N" values="CLC1GLS__G1D3N" />
            <bitfield caption="Gate 1 Data Source 3 True Enable bit" mask="0x00000020" name="G1D3T" values="CLC1GLS__G1D3T" />
            <bitfield caption="Gate 1 Data Source 4 Negated Enable bit" mask="0x00000040" name="G1D4N" values="CLC1GLS__G1D4N" />
            <bitfield caption="Gate 1 Data Source 4 True Enable bit" mask="0x00000080" name="G1D4T" values="CLC1GLS__G1D4T" />
            <bitfield caption="Gate 2 Data Source 1 Negated Enable bit" mask="0x00000100" name="G2D1N" values="CLC1GLS__G2D1N" />
            <bitfield caption="Gate 2 Data Source 1 True Enable bit" mask="0x00000200" name="G2D1T" values="CLC1GLS__G2D1T" />
            <bitfield caption="Gate 2 Data Source 2 Negated Enable bit" mask="0x00000400" name="G2D2N" values="CLC1GLS__G2D2N" />
            <bitfield caption="Gate 2 Data Source 2 True Enable bit" mask="0x00000800" name="G2D2T" values="CLC1GLS__G2D2T" />
            <bitfield caption="Gate 2 Data Source 3 Negated Enable bit" mask="0x00001000" name="G2D3N" values="CLC1GLS__G2D3N" />
            <bitfield caption="Gate 2 Data Source 3 True Enable bit" mask="0x00002000" name="G2D3T" values="CLC1GLS__G2D3T" />
            <bitfield caption="Gate 2 Data Source 4 Negated Enable bit" mask="0x00004000" name="G2D4N" values="CLC1GLS__G2D4N" />
            <bitfield caption="Gate 2 Data Source 4 True Enable bit" mask="0x00008000" name="G2D4T" values="CLC1GLS__G2D4T" />
            <bitfield caption="Gate 3 Data Source 1 Negated Enable bit" mask="0x00010000" name="G3D1N" values="CLC1GLS__G3D1N" />
            <bitfield caption="Gate 3 Data Source 1 True Enable bit" mask="0x00020000" name="G3D1T" values="CLC1GLS__G3D1T" />
            <bitfield caption="Gate 3 Data Source 2 Negated Enable bit" mask="0x00040000" name="G3D2N" values="CLC1GLS__G3D2N" />
            <bitfield caption="Gate 3 Data Source 2 True Enable bit" mask="0x00080000" name="G3D2T" values="CLC1GLS__G3D2T" />
            <bitfield caption="Gate 3 Data Source 3 Negated Enable bit" mask="0x00100000" name="G3D3N" values="CLC1GLS__G3D3N" />
            <bitfield caption="Gate 3 Data Source 3 True Enable bit" mask="0x00200000" name="G3D3T" values="CLC1GLS__G3D3T" />
            <bitfield caption="Gate 3 Data Source 4 Negated Enable bit" mask="0x00400000" name="G3D4N" values="CLC1GLS__G3D4N" />
            <bitfield caption="Gate 3 Data Source 4 True Enable bit" mask="0x00800000" name="G3D4T" values="CLC1GLS__G3D4T" />
            <bitfield caption="Gate 4 Data Source 1 Negated Enable bit" mask="0x01000000" name="G4D1N" values="CLC1GLS__G4D1N" />
            <bitfield caption="Gate 4 Data Source 1 True Enable bit" mask="0x02000000" name="G4D1T" values="CLC1GLS__G4D1T" />
            <bitfield caption="Gate 4 Data Source 2 Negated Enable bit" mask="0x04000000" name="G4D2N" values="CLC1GLS__G4D2N" />
            <bitfield caption="Gate 4 Data Source 2 True Enable bit" mask="0x08000000" name="G4D2T" values="CLC1GLS__G4D2T" />
            <bitfield caption="Gate 4 Data Source 3 Negated Enable bit" mask="0x10000000" name="G4D3N" values="CLC1GLS__G4D3N" />
            <bitfield caption="Gate 4 Data Source 3 True Enable bit" mask="0x20000000" name="G4D3T" values="CLC1GLS__G4D3T" />
            <bitfield caption="Gate 4 Data Source 4 Negated Enable bit" mask="0x40000000" name="G4D4N" values="CLC1GLS__G4D4N" />
            <bitfield caption="Gate 4 Data Source 4 True Enable bit" mask="0x80000000" name="G4D4T" values="CLC1GLS__G4D4T" />
         </register>
         <register caption="" name="CLC2GLS" offset="0x220" rw="RW" size="4">
            <bitfield caption="Gate 1 Data Source 1 Negated Enable bit" mask="0x00000001" name="G1D1N" values="CLC2GLS__G1D1N" />
            <bitfield caption="Gate 1 Data Source 1 True Enable bit" mask="0x00000002" name="G1D1T" values="CLC2GLS__G1D1T" />
            <bitfield caption="Gate 1 Data Source 2 Negated Enable bit" mask="0x00000004" name="G1D2N" values="CLC2GLS__G1D2N" />
            <bitfield caption="Gate 1 Data Source 2 True Enable bit" mask="0x00000008" name="G1D2T" values="CLC2GLS__G1D2T" />
            <bitfield caption="Gate 1 Data Source 3 Negated Enable bit" mask="0x00000010" name="G1D3N" values="CLC2GLS__G1D3N" />
            <bitfield caption="Gate 1 Data Source 3 True Enable bit" mask="0x00000020" name="G1D3T" values="CLC2GLS__G1D3T" />
            <bitfield caption="Gate 1 Data Source 4 Negated Enable bit" mask="0x00000040" name="G1D4N" values="CLC2GLS__G1D4N" />
            <bitfield caption="Gate 1 Data Source 4 True Enable bit" mask="0x00000080" name="G1D4T" values="CLC2GLS__G1D4T" />
            <bitfield caption="Gate 2 Data Source 1 Negated Enable bit" mask="0x00000100" name="G2D1N" values="CLC2GLS__G2D1N" />
            <bitfield caption="Gate 2 Data Source 1 True Enable bit" mask="0x00000200" name="G2D1T" values="CLC2GLS__G2D1T" />
            <bitfield caption="Gate 2 Data Source 2 Negated Enable bit" mask="0x00000400" name="G2D2N" values="CLC2GLS__G2D2N" />
            <bitfield caption="Gate 2 Data Source 2 True Enable bit" mask="0x00000800" name="G2D2T" values="CLC2GLS__G2D2T" />
            <bitfield caption="Gate 2 Data Source 3 Negated Enable bit" mask="0x00001000" name="G2D3N" values="CLC2GLS__G2D3N" />
            <bitfield caption="Gate 2 Data Source 3 True Enable bit" mask="0x00002000" name="G2D3T" values="CLC2GLS__G2D3T" />
            <bitfield caption="Gate 2 Data Source 4 Negated Enable bit" mask="0x00004000" name="G2D4N" values="CLC2GLS__G2D4N" />
            <bitfield caption="Gate 2 Data Source 4 True Enable bit" mask="0x00008000" name="G2D4T" values="CLC2GLS__G2D4T" />
            <bitfield caption="Gate 3 Data Source 1 Negated Enable bit" mask="0x00010000" name="G3D1N" values="CLC2GLS__G3D1N" />
            <bitfield caption="Gate 3 Data Source 1 True Enable bit" mask="0x00020000" name="G3D1T" values="CLC2GLS__G3D1T" />
            <bitfield caption="Gate 3 Data Source 2 Negated Enable bit" mask="0x00040000" name="G3D2N" values="CLC2GLS__G3D2N" />
            <bitfield caption="Gate 3 Data Source 2 True Enable bit" mask="0x00080000" name="G3D2T" values="CLC2GLS__G3D2T" />
            <bitfield caption="Gate 3 Data Source 3 Negated Enable bit" mask="0x00100000" name="G3D3N" values="CLC2GLS__G3D3N" />
            <bitfield caption="Gate 3 Data Source 3 True Enable bit" mask="0x00200000" name="G3D3T" values="CLC2GLS__G3D3T" />
            <bitfield caption="Gate 3 Data Source 4 Negated Enable bit" mask="0x00400000" name="G3D4N" values="CLC2GLS__G3D4N" />
            <bitfield caption="Gate 3 Data Source 4 True Enable bit" mask="0x00800000" name="G3D4T" values="CLC2GLS__G3D4T" />
            <bitfield caption="Gate 4 Data Source 1 Negated Enable bit" mask="0x01000000" name="G4D1N" values="CLC2GLS__G4D1N" />
            <bitfield caption="Gate 4 Data Source 1 True Enable bit" mask="0x02000000" name="G4D1T" values="CLC2GLS__G4D1T" />
            <bitfield caption="Gate 4 Data Source 2 Negated Enable bit" mask="0x04000000" name="G4D2N" values="CLC2GLS__G4D2N" />
            <bitfield caption="Gate 4 Data Source 2 True Enable bit" mask="0x08000000" name="G4D2T" values="CLC2GLS__G4D2T" />
            <bitfield caption="Gate 4 Data Source 3 Negated Enable bit" mask="0x10000000" name="G4D3N" values="CLC2GLS__G4D3N" />
            <bitfield caption="Gate 4 Data Source 3 True Enable bit" mask="0x20000000" name="G4D3T" values="CLC2GLS__G4D3T" />
            <bitfield caption="Gate 4 Data Source 4 Negated Enable bit" mask="0x40000000" name="G4D4N" values="CLC2GLS__G4D4N" />
            <bitfield caption="Gate 4 Data Source 4 True Enable bit" mask="0x80000000" name="G4D4T" values="CLC2GLS__G4D4T" />
         </register>
         <register caption="" name="CLC3GLS" offset="0x420" rw="RW" size="4">
            <bitfield caption="Gate 1 Data Source 1 Negated Enable bit" mask="0x00000001" name="G1D1N" values="CLC3GLS__G1D1N" />
            <bitfield caption="Gate 1 Data Source 1 True Enable bit" mask="0x00000002" name="G1D1T" values="CLC3GLS__G1D1T" />
            <bitfield caption="Gate 1 Data Source 2 Negated Enable bit" mask="0x00000004" name="G1D2N" values="CLC3GLS__G1D2N" />
            <bitfield caption="Gate 1 Data Source 2 True Enable bit" mask="0x00000008" name="G1D2T" values="CLC3GLS__G1D2T" />
            <bitfield caption="Gate 1 Data Source 3 Negated Enable bit" mask="0x00000010" name="G1D3N" values="CLC3GLS__G1D3N" />
            <bitfield caption="Gate 1 Data Source 3 True Enable bit" mask="0x00000020" name="G1D3T" values="CLC3GLS__G1D3T" />
            <bitfield caption="Gate 1 Data Source 4 Negated Enable bit" mask="0x00000040" name="G1D4N" values="CLC3GLS__G1D4N" />
            <bitfield caption="Gate 1 Data Source 4 True Enable bit" mask="0x00000080" name="G1D4T" values="CLC3GLS__G1D4T" />
            <bitfield caption="Gate 2 Data Source 1 Negated Enable bit" mask="0x00000100" name="G2D1N" values="CLC3GLS__G2D1N" />
            <bitfield caption="Gate 2 Data Source 1 True Enable bit" mask="0x00000200" name="G2D1T" values="CLC3GLS__G2D1T" />
            <bitfield caption="Gate 2 Data Source 2 Negated Enable bit" mask="0x00000400" name="G2D2N" values="CLC3GLS__G2D2N" />
            <bitfield caption="Gate 2 Data Source 2 True Enable bit" mask="0x00000800" name="G2D2T" values="CLC3GLS__G2D2T" />
            <bitfield caption="Gate 2 Data Source 3 Negated Enable bit" mask="0x00001000" name="G2D3N" values="CLC3GLS__G2D3N" />
            <bitfield caption="Gate 2 Data Source 3 True Enable bit" mask="0x00002000" name="G2D3T" values="CLC3GLS__G2D3T" />
            <bitfield caption="Gate 2 Data Source 4 Negated Enable bit" mask="0x00004000" name="G2D4N" values="CLC3GLS__G2D4N" />
            <bitfield caption="Gate 2 Data Source 4 True Enable bit" mask="0x00008000" name="G2D4T" values="CLC3GLS__G2D4T" />
            <bitfield caption="Gate 3 Data Source 1 Negated Enable bit" mask="0x00010000" name="G3D1N" values="CLC3GLS__G3D1N" />
            <bitfield caption="Gate 3 Data Source 1 True Enable bit" mask="0x00020000" name="G3D1T" values="CLC3GLS__G3D1T" />
            <bitfield caption="Gate 3 Data Source 2 Negated Enable bit" mask="0x00040000" name="G3D2N" values="CLC3GLS__G3D2N" />
            <bitfield caption="Gate 3 Data Source 2 True Enable bit" mask="0x00080000" name="G3D2T" values="CLC3GLS__G3D2T" />
            <bitfield caption="Gate 3 Data Source 3 Negated Enable bit" mask="0x00100000" name="G3D3N" values="CLC3GLS__G3D3N" />
            <bitfield caption="Gate 3 Data Source 3 True Enable bit" mask="0x00200000" name="G3D3T" values="CLC3GLS__G3D3T" />
            <bitfield caption="Gate 3 Data Source 4 Negated Enable bit" mask="0x00400000" name="G3D4N" values="CLC3GLS__G3D4N" />
            <bitfield caption="Gate 3 Data Source 4 True Enable bit" mask="0x00800000" name="G3D4T" values="CLC3GLS__G3D4T" />
            <bitfield caption="Gate 4 Data Source 1 Negated Enable bit" mask="0x01000000" name="G4D1N" values="CLC3GLS__G4D1N" />
            <bitfield caption="Gate 4 Data Source 1 True Enable bit" mask="0x02000000" name="G4D1T" values="CLC3GLS__G4D1T" />
            <bitfield caption="Gate 4 Data Source 2 Negated Enable bit" mask="0x04000000" name="G4D2N" values="CLC3GLS__G4D2N" />
            <bitfield caption="Gate 4 Data Source 2 True Enable bit" mask="0x08000000" name="G4D2T" values="CLC3GLS__G4D2T" />
            <bitfield caption="Gate 4 Data Source 3 Negated Enable bit" mask="0x10000000" name="G4D3N" values="CLC3GLS__G4D3N" />
            <bitfield caption="Gate 4 Data Source 3 True Enable bit" mask="0x20000000" name="G4D3T" values="CLC3GLS__G4D3T" />
            <bitfield caption="Gate 4 Data Source 4 Negated Enable bit" mask="0x40000000" name="G4D4N" values="CLC3GLS__G4D4N" />
            <bitfield caption="Gate 4 Data Source 4 True Enable bit" mask="0x80000000" name="G4D4T" values="CLC3GLS__G4D4T" />
         </register>
         <register caption="" name="CLC4GLS" offset="0x620" rw="RW" size="4">
            <bitfield caption="Gate 1 Data Source 1 Negated Enable bit" mask="0x00000001" name="G1D1N" values="CLC4GLS__G1D1N" />
            <bitfield caption="Gate 1 Data Source 1 True Enable bit" mask="0x00000002" name="G1D1T" values="CLC4GLS__G1D1T" />
            <bitfield caption="Gate 1 Data Source 2 Negated Enable bit" mask="0x00000004" name="G1D2N" values="CLC4GLS__G1D2N" />
            <bitfield caption="Gate 1 Data Source 2 True Enable bit" mask="0x00000008" name="G1D2T" values="CLC4GLS__G1D2T" />
            <bitfield caption="Gate 1 Data Source 3 Negated Enable bit" mask="0x00000010" name="G1D3N" values="CLC4GLS__G1D3N" />
            <bitfield caption="Gate 1 Data Source 3 True Enable bit" mask="0x00000020" name="G1D3T" values="CLC4GLS__G1D3T" />
            <bitfield caption="Gate 1 Data Source 4 Negated Enable bit" mask="0x00000040" name="G1D4N" values="CLC4GLS__G1D4N" />
            <bitfield caption="Gate 1 Data Source 4 True Enable bit" mask="0x00000080" name="G1D4T" values="CLC4GLS__G1D4T" />
            <bitfield caption="Gate 2 Data Source 1 Negated Enable bit" mask="0x00000100" name="G2D1N" values="CLC4GLS__G2D1N" />
            <bitfield caption="Gate 2 Data Source 1 True Enable bit" mask="0x00000200" name="G2D1T" values="CLC4GLS__G2D1T" />
            <bitfield caption="Gate 2 Data Source 2 Negated Enable bit" mask="0x00000400" name="G2D2N" values="CLC4GLS__G2D2N" />
            <bitfield caption="Gate 2 Data Source 2 True Enable bit" mask="0x00000800" name="G2D2T" values="CLC4GLS__G2D2T" />
            <bitfield caption="Gate 2 Data Source 3 Negated Enable bit" mask="0x00001000" name="G2D3N" values="CLC4GLS__G2D3N" />
            <bitfield caption="Gate 2 Data Source 3 True Enable bit" mask="0x00002000" name="G2D3T" values="CLC4GLS__G2D3T" />
            <bitfield caption="Gate 2 Data Source 4 Negated Enable bit" mask="0x00004000" name="G2D4N" values="CLC4GLS__G2D4N" />
            <bitfield caption="Gate 2 Data Source 4 True Enable bit" mask="0x00008000" name="G2D4T" values="CLC4GLS__G2D4T" />
            <bitfield caption="Gate 3 Data Source 1 Negated Enable bit" mask="0x00010000" name="G3D1N" values="CLC4GLS__G3D1N" />
            <bitfield caption="Gate 3 Data Source 1 True Enable bit" mask="0x00020000" name="G3D1T" values="CLC4GLS__G3D1T" />
            <bitfield caption="Gate 3 Data Source 2 Negated Enable bit" mask="0x00040000" name="G3D2N" values="CLC4GLS__G3D2N" />
            <bitfield caption="Gate 3 Data Source 2 True Enable bit" mask="0x00080000" name="G3D2T" values="CLC4GLS__G3D2T" />
            <bitfield caption="Gate 3 Data Source 3 Negated Enable bit" mask="0x00100000" name="G3D3N" values="CLC4GLS__G3D3N" />
            <bitfield caption="Gate 3 Data Source 3 True Enable bit" mask="0x00200000" name="G3D3T" values="CLC4GLS__G3D3T" />
            <bitfield caption="Gate 3 Data Source 4 Negated Enable bit" mask="0x00400000" name="G3D4N" values="CLC4GLS__G3D4N" />
            <bitfield caption="Gate 3 Data Source 4 True Enable bit" mask="0x00800000" name="G3D4T" values="CLC4GLS__G3D4T" />
            <bitfield caption="Gate 4 Data Source 1 Negated Enable bit" mask="0x01000000" name="G4D1N" values="CLC4GLS__G4D1N" />
            <bitfield caption="Gate 4 Data Source 1 True Enable bit" mask="0x02000000" name="G4D1T" values="CLC4GLS__G4D1T" />
            <bitfield caption="Gate 4 Data Source 2 Negated Enable bit" mask="0x04000000" name="G4D2N" values="CLC4GLS__G4D2N" />
            <bitfield caption="Gate 4 Data Source 2 True Enable bit" mask="0x08000000" name="G4D2T" values="CLC4GLS__G4D2T" />
            <bitfield caption="Gate 4 Data Source 3 Negated Enable bit" mask="0x10000000" name="G4D3N" values="CLC4GLS__G4D3N" />
            <bitfield caption="Gate 4 Data Source 3 True Enable bit" mask="0x20000000" name="G4D3T" values="CLC4GLS__G4D3T" />
            <bitfield caption="Gate 4 Data Source 4 Negated Enable bit" mask="0x40000000" name="G4D4N" values="CLC4GLS__G4D4N" />
            <bitfield caption="Gate 4 Data Source 4 True Enable bit" mask="0x80000000" name="G4D4T" values="CLC4GLS__G4D4T" />
         </register>
      </register-group>
      <value-group caption="CLCx Mode bits" name="CLC1CON__MODE">
         <value caption="Cell is a 1-input transparent latch with S and R" name="" value="0x7" />
         <value caption="Cell is a JK flip-flop with R" name="" value="0x6" />
         <value caption="Cell is a 2-input D flip-flop with R" name="" value="0x5" />
         <value caption="Cell is a 1-input D flip-flop with S and R" name="" value="0x4" />
         <value caption="Cell is an SR latch" name="" value="0x3" />
         <value caption="Cell is a 4-input AND" name="" value="0x2" />
         <value caption="Cell is an OR-XOR" name="" value="0x1" />
         <value caption="Cell is a AND-OR" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Output Polarity Control bit" name="CLC1CON__LCPOL">
         <value caption="The output of the module is inverted" name="" value="0x1" />
         <value caption="The output of the module is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Data Output Status bit" name="CLC1CON__LCOUT">
         <value caption="CLCx output high" name="" value="0x1" />
         <value caption="CLCx output low" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Port Enable bit" name="CLC1CON__LCOE">
         <value caption="CLCx port pin output is enabled" name="" value="0x1" />
         <value caption="CLCx port pin output is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Negative Edge Interrupt Enable bit" name="CLC1CON__INTN">
         <value caption="Interrupt will be generated when a falling edge occurs on LCOUT" name="" value="0x1" />
         <value caption="Interrupt will not be generated" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Positive Edge Interrupt Enable bit" name="CLC1CON__INTP">
         <value caption="Interrupt will be generated when a rising edge occurs on LCOUT" name="" value="0x1" />
         <value caption="Interrupt will not be generated" name="" value="0x0" />
      </value-group>

      <value-group caption="CLCx Enable bit" name="CLC1CON__ON">
         <value caption="CLCx is enabled and mixing input signals" name="" value="0x1" />
         <value caption="CLCx is disabled and has logic zero outputs" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Polarity Control bit" name="CLC1CON__G1POL">
         <value caption="The output of Channel 1 logic is inverted when applied to the logic cell" name="" value="0x1" />
         <value caption="The output of Channel 1 logic is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Polarity Control bit" name="CLC1CON__G2POL">
         <value caption="The output of Channel 2 logic is inverted when applied to the logic cell" name="" value="0x1" />
         <value caption="The output of Channel 2 logic is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Polarity Control bit" name="CLC1CON__G3POL">
         <value caption="The output of Channel 3 logic is inverted when applied to the logic cell" name="" value="0x1" />
         <value caption="The output of Channel 3 logic is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Polarity Control bit" name="CLC1CON__G4POL">
         <value caption="The output of Channel 4 logic is inverted when applied to the logic cell" name="" value="0x1" />
         <value caption="The output of Channel 4 logic is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Mode bits" name="CLC2CON__MODE">
         <value caption="Cell is a 1-input transparent latch with S and R" name="" value="0x7" />
         <value caption="Cell is a JK flip-flop with R" name="" value="0x6" />
         <value caption="Cell is a 2-input D flip-flop with R" name="" value="0x5" />
         <value caption="Cell is a 1-input D flip-flop with S and R" name="" value="0x4" />
         <value caption="Cell is an SR latch" name="" value="0x3" />
         <value caption="Cell is a 4-input AND" name="" value="0x2" />
         <value caption="Cell is an OR-XOR" name="" value="0x1" />
         <value caption="Cell is a AND-OR" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Output Polarity Control bit" name="CLC2CON__LCPOL">
         <value caption="The output of the module is inverted" name="" value="0x1" />
         <value caption="The output of the module is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Data Output Status bit" name="CLC2CON__LCOUT">
         <value caption="CLCx output high" name="" value="0x1" />
         <value caption="CLCx output low" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Port Enable bit" name="CLC2CON__LCOE">
         <value caption="CLCx port pin output is enabled" name="" value="0x1" />
         <value caption="CLCx port pin output is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Negative Edge Interrupt Enable bit" name="CLC2CON__INTN">
         <value caption="Interrupt will be generated when a falling edge occurs on LCOUT" name="" value="0x1" />
         <value caption="Interrupt will not be generated" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Positive Edge Interrupt Enable bit" name="CLC2CON__INTP">
         <value caption="Interrupt will be generated when a rising edge occurs on LCOUT" name="" value="0x1" />
         <value caption="Interrupt will not be generated" name="" value="0x0" />
      </value-group>

      <value-group caption="CLCx Enable bit" name="CLC2CON__ON">
         <value caption="CLCx is enabled and mixing input signals" name="" value="0x1" />
         <value caption="CLCx is disabled and has logic zero outputs" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Polarity Control bit" name="CLC2CON__G1POL">
         <value caption="The output of Channel 1 logic is inverted when applied to the logic cell" name="" value="0x1" />
         <value caption="The output of Channel 1 logic is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Polarity Control bit" name="CLC2CON__G2POL">
         <value caption="The output of Channel 2 logic is inverted when applied to the logic cell" name="" value="0x1" />
         <value caption="The output of Channel 2 logic is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Polarity Control bit" name="CLC2CON__G3POL">
         <value caption="The output of Channel 3 logic is inverted when applied to the logic cell" name="" value="0x1" />
         <value caption="The output of Channel 3 logic is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Polarity Control bit" name="CLC2CON__G4POL">
         <value caption="The output of Channel 4 logic is inverted when applied to the logic cell" name="" value="0x1" />
         <value caption="The output of Channel 4 logic is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Mode bits" name="CLC3CON__MODE">
         <value caption="Cell is a 1-input transparent latch with S and R" name="" value="0x7" />
         <value caption="Cell is a JK flip-flop with R" name="" value="0x6" />
         <value caption="Cell is a 2-input D flip-flop with R" name="" value="0x5" />
         <value caption="Cell is a 1-input D flip-flop with S and R" name="" value="0x4" />
         <value caption="Cell is an SR latch" name="" value="0x3" />
         <value caption="Cell is a 4-input AND" name="" value="0x2" />
         <value caption="Cell is an OR-XOR" name="" value="0x1" />
         <value caption="Cell is a AND-OR" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Output Polarity Control bit" name="CLC3CON__LCPOL">
         <value caption="The output of the module is inverted" name="" value="0x1" />
         <value caption="The output of the module is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Data Output Status bit" name="CLC3CON__LCOUT">
         <value caption="CLCx output high" name="" value="0x1" />
         <value caption="CLCx output low" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Port Enable bit" name="CLC3CON__LCOE">
         <value caption="CLCx port pin output is enabled" name="" value="0x1" />
         <value caption="CLCx port pin output is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Negative Edge Interrupt Enable bit" name="CLC3CON__INTN">
         <value caption="Interrupt will be generated when a falling edge occurs on LCOUT" name="" value="0x1" />
         <value caption="Interrupt will not be generated" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Positive Edge Interrupt Enable bit" name="CLC3CON__INTP">
         <value caption="Interrupt will be generated when a rising edge occurs on LCOUT" name="" value="0x1" />
         <value caption="Interrupt will not be generated" name="" value="0x0" />
      </value-group>

      <value-group caption="CLCx Enable bit" name="CLC3CON__ON">
         <value caption="CLCx is enabled and mixing input signals" name="" value="0x1" />
         <value caption="CLCx is disabled and has logic zero outputs" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Polarity Control bit" name="CLC3CON__G1POL">
         <value caption="The output of Channel 1 logic is inverted when applied to the logic cell" name="" value="0x1" />
         <value caption="The output of Channel 1 logic is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Polarity Control bit" name="CLC3CON__G2POL">
         <value caption="The output of Channel 2 logic is inverted when applied to the logic cell" name="" value="0x1" />
         <value caption="The output of Channel 2 logic is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Polarity Control bit" name="CLC3CON__G3POL">
         <value caption="The output of Channel 3 logic is inverted when applied to the logic cell" name="" value="0x1" />
         <value caption="The output of Channel 3 logic is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Polarity Control bit" name="CLC3CON__G4POL">
         <value caption="The output of Channel 4 logic is inverted when applied to the logic cell" name="" value="0x1" />
         <value caption="The output of Channel 4 logic is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Mode bits" name="CLC4CON__MODE">
         <value caption="Cell is a 1-input transparent latch with S and R" name="" value="0x7" />
         <value caption="Cell is a JK flip-flop with R" name="" value="0x6" />
         <value caption="Cell is a 2-input D flip-flop with R" name="" value="0x5" />
         <value caption="Cell is a 1-input D flip-flop with S and R" name="" value="0x4" />
         <value caption="Cell is an SR latch" name="" value="0x3" />
         <value caption="Cell is a 4-input AND" name="" value="0x2" />
         <value caption="Cell is an OR-XOR" name="" value="0x1" />
         <value caption="Cell is a AND-OR" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Output Polarity Control bit" name="CLC4CON__LCPOL">
         <value caption="The output of the module is inverted" name="" value="0x1" />
         <value caption="The output of the module is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Data Output Status bit" name="CLC4CON__LCOUT">
         <value caption="CLCx output high" name="" value="0x1" />
         <value caption="CLCx output low" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Port Enable bit" name="CLC4CON__LCOE">
         <value caption="CLCx port pin output is enabled" name="" value="0x1" />
         <value caption="CLCx port pin output is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Negative Edge Interrupt Enable bit" name="CLC4CON__INTN">
         <value caption="Interrupt will be generated when a falling edge occurs on LCOUT" name="" value="0x1" />
         <value caption="Interrupt will not be generated" name="" value="0x0" />
      </value-group>
      <value-group caption="CLCx Positive Edge Interrupt Enable bit" name="CLC4CON__INTP">
         <value caption="Interrupt will be generated when a rising edge occurs on LCOUT" name="" value="0x1" />
         <value caption="Interrupt will not be generated" name="" value="0x0" />
      </value-group>

      <value-group caption="CLCx Enable bit" name="CLC4CON__ON">
         <value caption="CLCx is enabled and mixing input signals" name="" value="0x1" />
         <value caption="CLCx is disabled and has logic zero outputs" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Polarity Control bit" name="CLC4CON__G1POL">
         <value caption="The output of Channel 1 logic is inverted when applied to the logic cell" name="" value="0x1" />
         <value caption="The output of Channel 1 logic is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Polarity Control bit" name="CLC4CON__G2POL">
         <value caption="The output of Channel 2 logic is inverted when applied to the logic cell" name="" value="0x1" />
         <value caption="The output of Channel 2 logic is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Polarity Control bit" name="CLC4CON__G3POL">
         <value caption="The output of Channel 3 logic is inverted when applied to the logic cell" name="" value="0x1" />
         <value caption="The output of Channel 3 logic is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Polarity Control bit" name="CLC4CON__G4POL">
         <value caption="The output of Channel 4 logic is inverted when applied to the logic cell" name="" value="0x1" />
         <value caption="The output of Channel 4 logic is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Selection MUX 1 Signal Selection bits" name="CLC1SEL__DS1">
         <value caption="TMR2 compare match event" name="" value="0x7" />
         <value caption="OCMP1 event" name="" value="0x6" />
         <value caption="ICAP1 event" name="" value="0x5" />
         <value caption="REFO2 Clock Output" name="" value="0x4" />
         <value caption="LPRC Clock" name="" value="0x3" />
         <value caption="SOSC Clock" name="" value="0x2" />
         <value caption="System Clock" name="" value="0x1" />
         <value caption="CLCINA I/O pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Selection MUX 2 Signal Selection bits" name="CLC1SEL__DS2">
         <value caption="TMR3 compare match event" name="" value="0x7" />
         <value caption="OCMP2 event" name="" value="0x6" />
         <value caption="ICAP2 event" name="" value="0x5" />
         <value caption="ADC7 End of Conversion" name="" value="0x4" />
         <value caption="UART1 TX Out" name="" value="0x3" />
         <value caption="CMP1 out" name="" value="0x2" />
         <value caption="CLC2 out" name="" value="0x1" />
         <value caption="CLCINB I/O pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Selection MUX 3 Signal Selection bits" name="CLC1SEL__DS3">
         <value caption="TMR4 Compare match event" name="" value="0x7" />
         <value caption="OCMP3 event" name="" value="0x6" />
         <value caption="ICAP3 event" name="" value="0x5" />
         <value caption="UART1 RX In" name="" value="0x4" />
         <value caption="SPI SDO Out" name="" value="0x3" />
         <value caption="CMP2 out" name="" value="0x2" />
         <value caption="CLC1 Out" name="" value="0x1" />
         <value caption="CLCINA I/O pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Selection MUX 4 Signal Selection bits" name="CLC1SEL__DS4">
         <value caption="UART1 BCLK/RTS" name="" value="0x7" />
         <value caption="OCMP4 event" name="" value="0x6" />
         <value caption="ICAP4 event " name="" value="0x5" />
         <value caption="RTCC event" name="" value="0x4" />
         <value caption="SPI1 SDI1 in" name="" value="0x3" />
         <value caption="TMR2 Sync Out" name="" value="0x2" />
         <value caption="CLC2 out" name="" value="0x1" />
         <value caption="CLCINB I/O pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Selection MUX 1 Signal Selection bits" name="CLC2SEL__DS1">
         <value caption="TMR2 Compare event" name="" value="0x7" />
         <value caption="OCMP1 event" name="" value="0x6" />
         <value caption="ICAP1 event" name="" value="0x5" />
         <value caption="REFO2 Clock Output" name="" value="0x4" />
         <value caption="LPRC Clock" name="" value="0x3" />
         <value caption="SOSC Clock" name="" value="0x2" />
         <value caption="System Clock" name="" value="0x1" />
         <value caption="CLCINA I/O pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Selection MUX 2 Signal Selection bits" name="CLC2SEL__DS2">
         <value caption="TMR3 Compare event" name="" value="0x7" />
         <value caption="OCMP2 event" name="" value="0x6" />
         <value caption="ICAP2 event" name="" value="0x5" />
         <value caption="ADC0 End of Conversion" name="" value="0x4" />
         <value caption="UART2 TX out" name="" value="0x3" />
         <value caption="CMP2 out" name="" value="0x2" />
         <value caption="PWM1H Out" name="" value="0x1" />
         <value caption="CLCINB I/O pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Selection MUX 3 Signal Selection bits" name="CLC2SEL__DS3">
         <value caption="TMR4 Compare Event" name="" value="0x7" />
         <value caption="OCMP3 Output" name="" value="0x6" />
         <value caption="ICAP3 Event" name="" value="0x5" />
         <value caption="PWM2H Out" name="" value="0x4" />
         <value caption="SPI2 SDO Out" name="" value="0x3" />
         <value caption="CMP3 out" name="" value="0x2" />
         <value caption="CLC2 out" name="" value="0x1" />
         <value caption="CLCINA I/O pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Selection MUX 4 Signal Selection bits" name="CLC2SEL__DS4">
         <value caption="TMR5 Compare Event" name="" value="0x7" />
         <value caption="OCMP4 Output" name="" value="0x6" />
         <value caption="ICAP4 Event" name="" value="0x5" />
         <value caption="PWM3H Out" name="" value="0x4" />
         <value caption="SPI2 SDI2 in" name="" value="0x3" />
         <value caption="TMR3 Sync" name="" value="0x2" />
         <value caption="CLC3 out" name="" value="0x1" />
         <value caption="CLCINB I/O pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Selection MUX 1 Signal Selection bits" name="CLC3SEL__DS1">
         <value caption="TMR6 Compare Event" name="" value="0x7" />
         <value caption="OCMP5 Output" name="" value="0x6" />
         <value caption="ICAP5 Event" name="" value="0x5" />
         <value caption="REFO2 Clock Output" name="" value="0x4" />
         <value caption="LPRC Clock" name="" value="0x3" />
         <value caption="SOSC Clock" name="" value="0x2" />
         <value caption="System Clock" name="" value="0x1" />
         <value caption="CLCINC I/O pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Selection MUX 2 Signal Selection bits" name="CLC3SEL__DS2">
         <value caption="TMR7 Compare Event" name="" value="0x7" />
         <value caption="OCMP6 Output" name="" value="0x6" />
         <value caption="ICAP6 Event" name="" value="0x5" />
         <value caption="ADC1 End of Conversion" name="" value="0x4" />
         <value caption="PWM4H Out" name="" value="0x3" />
         <value caption="CMP3 out" name="" value="0x2" />
         <value caption="CLC4 out" name="" value="0x1" />
         <value caption="CLCIND I/O pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Selection MUX 3 Signal Selection bits" name="CLC3SEL__DS3">
         <value caption="TMR8 Compare Event" name="" value="0x7" />
         <value caption="OCMP7 event" name="" value="0x6" />
         <value caption="ICAP7 event" name="" value="0x5" />
         <value caption="UART2 RX In" name="" value="0x4" />
         <value caption="PWM5H out" name="" value="0x3" />
         <value caption="CMP4 out" name="" value="0x2" />
         <value caption="CLC3 out" name="" value="0x1" />
         <value caption="CLCINC I/O pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Selection MUX 4 Signal Selection bits" name="CLC3SEL__DS4">
         <value caption="ADC2 End of Conversion" name="" value="0x7" />
         <value caption="OCMP8 Output" name="" value="0x6" />
         <value caption="ICAP8 event" name="" value="0x5" />
         <value caption="RTCC event" name="" value="0x4" />
         <value caption="PWM6H Out" name="" value="0x3" />
         <value caption="TMR6 Sync" name="" value="0x2" />
         <value caption="CLC4 out" name="" value="0x1" />
         <value caption="CLCIND I/O pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Selection MUX 1 Signal Selection bits" name="CLC4SEL__DS1">
         <value caption="TMR6 compare event" name="" value="0x7" />
         <value caption="OCMP5 Output" name="" value="0x6" />
         <value caption="ICAP5 event" name="" value="0x5" />
         <value caption="REFO2 Clock Output" name="" value="0x4" />
         <value caption="LPRC Clock" name="" value="0x3" />
         <value caption="SOSC Clock" name="" value="0x2" />
         <value caption="System Clock" name="" value="0x1" />
         <value caption="CLCINC I/O pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Selection MUX 2 Signal Selection bits" name="CLC4SEL__DS2">
         <value caption="TMR7 compare event" name="" value="0x7" />
         <value caption="OCMP6 Output" name="" value="0x6" />
         <value caption="ICAP6 event" name="" value="0x5" />
         <value caption="ADC3 End of Conversion" name="" value="0x4" />
         <value caption="PWM7H Out" name="" value="0x3" />
         <value caption="CMP4 out" name="" value="0x2" />
         <value caption="DMA Channel 0 Interrupt" name="" value="0x1" />
         <value caption="CLCIND I/O pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Selection MUX 3 Signal Selection bits" name="CLC4SEL__DS3">
         <value caption="TMR8 compare event" name="" value="0x7" />
         <value caption="OCMP7 event" name="" value="0x6" />
         <value caption="ICAP7 event" name="" value="0x5" />
         <value caption="ADC4 end of conversion" name="" value="0x4" />
         <value caption="PWM8H Out" name="" value="0x3" />
         <value caption="CMP5 out" name="" value="0x2" />
         <value caption="CLC3 out" name="" value="0x1" />
         <value caption="CLCINC I/O pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Selection MUX 4 Signal Selection bits" name="CLC4SEL__DS4">
         <value caption="TMR9 compare event" name="" value="0x7" />
         <value caption="OCMP8 event" name="" value="0x6" />
         <value caption="ICAP8 event" name="" value="0x5" />
         <value caption="RTCC event" name="" value="0x4" />
         <value caption="PWM9H Out" name="" value="0x3" />
         <value caption="ADC5 End of Conversion" name="" value="0x2" />
         <value caption="CLC4 out" name="" value="0x1" />
         <value caption="CLCIND I/O pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Data Source 1 Negated Enable bit" name="CLC1GLS__G1D1N">
         <value caption="The Data Source 1 inverted signal is enabled for Gate 1" name="" value="0x1" />
         <value caption="The Data Source 1 inverted signal is disabled for Gate 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Data Source 1 True Enable bit" name="CLC1GLS__G1D1T">
         <value caption="The Data Source 1 signal is enabled for Gate 1" name="" value="0x1" />
         <value caption="The Data Source 1 signal is disabled for Gate 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Data Source 2 Negated Enable bit" name="CLC1GLS__G1D2N">
         <value caption="The Data Source 2 inverted signal is enabled for Gate 1" name="" value="0x1" />
         <value caption="The Data Source 2 inverted signal is disabled for Gate 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Data Source 2 True Enable bit" name="CLC1GLS__G1D2T">
         <value caption="The Data Source 2 signal is enabled for Gate 1" name="" value="0x1" />
         <value caption="The Data Source 2 signal is disabled for Gate 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Data Source 3 Negated Enable bit" name="CLC1GLS__G1D3N">
         <value caption="The Data Source 3 inverted signal is enabled for Gate 1" name="" value="0x1" />
         <value caption="The Data Source 3 inverted signal is disabled for Gate 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Data Source 3 True Enable bit" name="CLC1GLS__G1D3T">
         <value caption="The Data Source 3 signal is enabled for Gate 1" name="" value="0x1" />
         <value caption="The Data Source 3 signal is disabled for Gate 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Data Source 4 Negated Enable bit" name="CLC1GLS__G1D4N">
         <value caption="The Data Source 4 inverted signal is enabled for Gate 1" name="" value="0x1" />
         <value caption="The Data Source 4 inverted signal is disabled for Gate 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Data Source 4 True Enable bit" name="CLC1GLS__G1D4T">
         <value caption="The Data Source 4 signal is enabled for Gate 1" name="" value="0x1" />
         <value caption="The Data Source 4 signal is disabled for Gate 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Data Source 1 Negated Enable bit" name="CLC1GLS__G2D1N">
         <value caption="The Data Source 1 inverted signal is enabled for Gate 2" name="" value="0x1" />
         <value caption="The Data Source 1 inverted signal is disabled for Gate 2" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Data Source 1 True Enable bit" name="CLC1GLS__G2D1T">
         <value caption="The Data Source 1 signal is enabled for Gate 2" name="" value="0x1" />
         <value caption="The Data Source 1 signal is disabled for Gate 2" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Data Source 2 Negated Enable bit" name="CLC1GLS__G2D2N">
         <value caption="The Data Source 2 inverted signal is enabled for Gate 2" name="" value="0x1" />
         <value caption="The Data Source 2 inverted signal is disabled for Gate 2" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Data Source 2 True Enable bit" name="CLC1GLS__G2D2T">
         <value caption="The Data Source 2 signal is enabled for Gate 2" name="" value="0x1" />
         <value caption="The Data Source 2 signal is disabled for Gate 2" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Data Source 3 Negated Enable bit" name="CLC1GLS__G2D3N">
         <value caption="The Data Source 3 inverted signal is enabled for Gate 2" name="" value="0x1" />
         <value caption="The Data Source 3 inverted signal is disabled for Gate 2" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Data Source 3 True Enable bit" name="CLC1GLS__G2D3T">
         <value caption="The Data Source 3 signal is enabled for Gate 2" name="" value="0x1" />
         <value caption="The Data Source 3 signal is disabled for Gate 2" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Data Source 4 Negated Enable bit" name="CLC1GLS__G2D4N">
         <value caption="The Data Source 4 inverted signal is enabled for Gate 2" name="" value="0x1" />
         <value caption="The Data Source 4 inverted signal is disabled for Gate 2" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Data Source 4 True Enable bit" name="CLC1GLS__G2D4T">
         <value caption="The Data Source 4 signal is enabled for Gate 2" name="" value="0x1" />
         <value caption="The Data Source 4 signal is disabled for Gate 2" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Data Source 1 Negated Enable bit" name="CLC1GLS__G3D1N">
         <value caption="The Data Source 1 inverted signal is enabled for Gate 3" name="" value="0x1" />
         <value caption="The Data Source 1 inverted signal is disabled for Gate 3" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Data Source 1 True Enable bit" name="CLC1GLS__G3D1T">
         <value caption="The Data Source 1 signal is enabled for Gate 3" name="" value="0x1" />
         <value caption="The Data Source 1 signal is disabled for Gate 3" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Data Source 2 Negated Enable bit" name="CLC1GLS__G3D2N">
         <value caption="The Data Source 2 inverted signal is enabled for Gate 3" name="" value="0x1" />
         <value caption="The Data Source 2 inverted signal is disabled for Gate 3" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Data Source 2 True Enable bit" name="CLC1GLS__G3D2T">
         <value caption="The Data Source 2 signal is enabled for Gate 3" name="" value="0x1" />
         <value caption="The Data Source 2 signal is disabled for Gate 3" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Data Source 3 Negated Enable bit" name="CLC1GLS__G3D3N">
         <value caption="The Data Source 3 inverted signal is enabled for Gate 3" name="" value="0x1" />
         <value caption="The Data Source 3 inverted signal is disabled for Gate 3" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Data Source 3 True Enable bit" name="CLC1GLS__G3D3T">
         <value caption="The Data Source 3 signal is enabled for Gate 3" name="" value="0x1" />
         <value caption="The Data Source 3 signal is disabled for Gate 3" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Data Source 4 Negated Enable bit" name="CLC1GLS__G3D4N">
         <value caption="The Data Source 4 inverted signal is enabled for Gate 3" name="" value="0x1" />
         <value caption="The Data Source 4 inverted signal is disabled for Gate 3" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Data Source 4 True Enable bit" name="CLC1GLS__G3D4T">
         <value caption="The Data Source 4 signal is enabled for Gate 3" name="" value="0x1" />
         <value caption="The Data Source 4 signal is disabled for Gate 3" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Data Source 1 Negated Enable bit" name="CLC1GLS__G4D1N">
         <value caption="The Data Source 1 inverted signal is enabled for Gate 4" name="" value="0x1" />
         <value caption="The Data Source 1 inverted signal is disabled for Gate 4" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Data Source 1 True Enable bit" name="CLC1GLS__G4D1T">
         <value caption="The Data Source 1 signal is enabled for Gate 4" name="" value="0x1" />
         <value caption="The Data Source 1 signal is disabled for Gate 4" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Data Source 2 Negated Enable bit" name="CLC1GLS__G4D2N">
         <value caption="The Data Source 2 inverted signal is enabled for Gate 4" name="" value="0x1" />
         <value caption="The Data Source 2 inverted signal is disabled for Gate 4" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Data Source 2 True Enable bit" name="CLC1GLS__G4D2T">
         <value caption="The Data Source 2 signal is enabled for Gate 4" name="" value="0x1" />
         <value caption="The Data Source 2 signal is disabled for Gate 4" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Data Source 3 Negated Enable bit" name="CLC1GLS__G4D3N">
         <value caption="The Data Source 3 inverted signal is enabled for Gate 4" name="" value="0x1" />
         <value caption="The Data Source 3 inverted signal is disabled for Gate 4" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Data Source 3 True Enable bit" name="CLC1GLS__G4D3T">
         <value caption="The Data Source 3 signal is enabled for Gate 4" name="" value="0x1" />
         <value caption="The Data Source 3 signal is disabled for Gate 4" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Data Source 4 Negated Enable bit" name="CLC1GLS__G4D4N">
         <value caption="The Data Source 4 inverted signal is enabled for Gate 4" name="" value="0x1" />
         <value caption="The Data Source 4 inverted signal is disabled for Gate 4" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Data Source 4 True Enable bit" name="CLC1GLS__G4D4T">
         <value caption="The Data Source 4 signal is enabled for Gate 4" name="" value="0x1" />
         <value caption="The Data Source 4 signal is disabled for Gate 4" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Data Source 1 Negated Enable bit" name="CLC2GLS__G1D1N">
         <value caption="The Data Source 1 inverted signal is enabled for Gate 1" name="" value="0x1" />
         <value caption="The Data Source 1 inverted signal is disabled for Gate 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Data Source 1 True Enable bit" name="CLC2GLS__G1D1T">
         <value caption="The Data Source 1 signal is enabled for Gate 1" name="" value="0x1" />
         <value caption="The Data Source 1 signal is disabled for Gate 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Data Source 2 Negated Enable bit" name="CLC2GLS__G1D2N">
         <value caption="The Data Source 2 inverted signal is enabled for Gate 1" name="" value="0x1" />
         <value caption="The Data Source 2 inverted signal is disabled for Gate 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Data Source 2 True Enable bit" name="CLC2GLS__G1D2T">
         <value caption="The Data Source 2 signal is enabled for Gate 1" name="" value="0x1" />
         <value caption="The Data Source 2 signal is disabled for Gate 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Data Source 3 Negated Enable bit" name="CLC2GLS__G1D3N">
         <value caption="The Data Source 3 inverted signal is enabled for Gate 1" name="" value="0x1" />
         <value caption="The Data Source 3 inverted signal is disabled for Gate 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Data Source 3 True Enable bit" name="CLC2GLS__G1D3T">
         <value caption="The Data Source 3 signal is enabled for Gate 1" name="" value="0x1" />
         <value caption="The Data Source 3 signal is disabled for Gate 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Data Source 4 Negated Enable bit" name="CLC2GLS__G1D4N">
         <value caption="The Data Source 4 inverted signal is enabled for Gate 1" name="" value="0x1" />
         <value caption="The Data Source 4 inverted signal is disabled for Gate 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Data Source 4 True Enable bit" name="CLC2GLS__G1D4T">
         <value caption="The Data Source 4 signal is enabled for Gate 1" name="" value="0x1" />
         <value caption="The Data Source 4 signal is disabled for Gate 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Data Source 1 Negated Enable bit" name="CLC2GLS__G2D1N">
         <value caption="The Data Source 1 inverted signal is enabled for Gate 2" name="" value="0x1" />
         <value caption="The Data Source 1 inverted signal is disabled for Gate 2" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Data Source 1 True Enable bit" name="CLC2GLS__G2D1T">
         <value caption="The Data Source 1 signal is enabled for Gate 2" name="" value="0x1" />
         <value caption="The Data Source 1 signal is disabled for Gate 2" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Data Source 2 Negated Enable bit" name="CLC2GLS__G2D2N">
         <value caption="The Data Source 2 inverted signal is enabled for Gate 2" name="" value="0x1" />
         <value caption="The Data Source 2 inverted signal is disabled for Gate 2" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Data Source 2 True Enable bit" name="CLC2GLS__G2D2T">
         <value caption="The Data Source 2 signal is enabled for Gate 2" name="" value="0x1" />
         <value caption="The Data Source 2 signal is disabled for Gate 2" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Data Source 3 Negated Enable bit" name="CLC2GLS__G2D3N">
         <value caption="The Data Source 3 inverted signal is enabled for Gate 2" name="" value="0x1" />
         <value caption="The Data Source 3 inverted signal is disabled for Gate 2" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Data Source 3 True Enable bit" name="CLC2GLS__G2D3T">
         <value caption="The Data Source 3 signal is enabled for Gate 2" name="" value="0x1" />
         <value caption="The Data Source 3 signal is disabled for Gate 2" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Data Source 4 Negated Enable bit" name="CLC2GLS__G2D4N">
         <value caption="The Data Source 4 inverted signal is enabled for Gate 2" name="" value="0x1" />
         <value caption="The Data Source 4 inverted signal is disabled for Gate 2" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Data Source 4 True Enable bit" name="CLC2GLS__G2D4T">
         <value caption="The Data Source 4 signal is enabled for Gate 2" name="" value="0x1" />
         <value caption="The Data Source 4 signal is disabled for Gate 2" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Data Source 1 Negated Enable bit" name="CLC2GLS__G3D1N">
         <value caption="The Data Source 1 inverted signal is enabled for Gate 3" name="" value="0x1" />
         <value caption="The Data Source 1 inverted signal is disabled for Gate 3" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Data Source 1 True Enable bit" name="CLC2GLS__G3D1T">
         <value caption="The Data Source 1 signal is enabled for Gate 3" name="" value="0x1" />
         <value caption="The Data Source 1 signal is disabled for Gate 3" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Data Source 2 Negated Enable bit" name="CLC2GLS__G3D2N">
         <value caption="The Data Source 2 inverted signal is enabled for Gate 3" name="" value="0x1" />
         <value caption="The Data Source 2 inverted signal is disabled for Gate 3" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Data Source 2 True Enable bit" name="CLC2GLS__G3D2T">
         <value caption="The Data Source 2 signal is enabled for Gate 3" name="" value="0x1" />
         <value caption="The Data Source 2 signal is disabled for Gate 3" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Data Source 3 Negated Enable bit" name="CLC2GLS__G3D3N">
         <value caption="The Data Source 3 inverted signal is enabled for Gate 3" name="" value="0x1" />
         <value caption="The Data Source 3 inverted signal is disabled for Gate 3" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Data Source 3 True Enable bit" name="CLC2GLS__G3D3T">
         <value caption="The Data Source 3 signal is enabled for Gate 3" name="" value="0x1" />
         <value caption="The Data Source 3 signal is disabled for Gate 3" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Data Source 4 Negated Enable bit" name="CLC2GLS__G3D4N">
         <value caption="The Data Source 4 inverted signal is enabled for Gate 3" name="" value="0x1" />
         <value caption="The Data Source 4 inverted signal is disabled for Gate 3" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Data Source 4 True Enable bit" name="CLC2GLS__G3D4T">
         <value caption="The Data Source 4 signal is enabled for Gate 3" name="" value="0x1" />
         <value caption="The Data Source 4 signal is disabled for Gate 3" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Data Source 1 Negated Enable bit" name="CLC2GLS__G4D1N">
         <value caption="The Data Source 1 inverted signal is enabled for Gate 4" name="" value="0x1" />
         <value caption="The Data Source 1 inverted signal is disabled for Gate 4" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Data Source 1 True Enable bit" name="CLC2GLS__G4D1T">
         <value caption="The Data Source 1 signal is enabled for Gate 4" name="" value="0x1" />
         <value caption="The Data Source 1 signal is disabled for Gate 4" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Data Source 2 Negated Enable bit" name="CLC2GLS__G4D2N">
         <value caption="The Data Source 2 inverted signal is enabled for Gate 4" name="" value="0x1" />
         <value caption="The Data Source 2 inverted signal is disabled for Gate 4" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Data Source 2 True Enable bit" name="CLC2GLS__G4D2T">
         <value caption="The Data Source 2 signal is enabled for Gate 4" name="" value="0x1" />
         <value caption="The Data Source 2 signal is disabled for Gate 4" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Data Source 3 Negated Enable bit" name="CLC2GLS__G4D3N">
         <value caption="The Data Source 3 inverted signal is enabled for Gate 4" name="" value="0x1" />
         <value caption="The Data Source 3 inverted signal is disabled for Gate 4" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Data Source 3 True Enable bit" name="CLC2GLS__G4D3T">
         <value caption="The Data Source 3 signal is enabled for Gate 4" name="" value="0x1" />
         <value caption="The Data Source 3 signal is disabled for Gate 4" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Data Source 4 Negated Enable bit" name="CLC2GLS__G4D4N">
         <value caption="The Data Source 4 inverted signal is enabled for Gate 4" name="" value="0x1" />
         <value caption="The Data Source 4 inverted signal is disabled for Gate 4" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Data Source 4 True Enable bit" name="CLC2GLS__G4D4T">
         <value caption="The Data Source 4 signal is enabled for Gate 4" name="" value="0x1" />
         <value caption="The Data Source 4 signal is disabled for Gate 4" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Data Source 1 Negated Enable bit" name="CLC3GLS__G1D1N">
         <value caption="The Data Source 1 inverted signal is enabled for Gate 1" name="" value="0x1" />
         <value caption="The Data Source 1 inverted signal is disabled for Gate 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Data Source 1 True Enable bit" name="CLC3GLS__G1D1T">
         <value caption="The Data Source 1 signal is enabled for Gate 1" name="" value="0x1" />
         <value caption="The Data Source 1 signal is disabled for Gate 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Data Source 2 Negated Enable bit" name="CLC3GLS__G1D2N">
         <value caption="The Data Source 2 inverted signal is enabled for Gate 1" name="" value="0x1" />
         <value caption="The Data Source 2 inverted signal is disabled for Gate 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Data Source 2 True Enable bit" name="CLC3GLS__G1D2T">
         <value caption="The Data Source 2 signal is enabled for Gate 1" name="" value="0x1" />
         <value caption="The Data Source 2 signal is disabled for Gate 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Data Source 3 Negated Enable bit" name="CLC3GLS__G1D3N">
         <value caption="The Data Source 3 inverted signal is enabled for Gate 1" name="" value="0x1" />
         <value caption="The Data Source 3 inverted signal is disabled for Gate 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Data Source 3 True Enable bit" name="CLC3GLS__G1D3T">
         <value caption="The Data Source 3 signal is enabled for Gate 1" name="" value="0x1" />
         <value caption="The Data Source 3 signal is disabled for Gate 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Data Source 4 Negated Enable bit" name="CLC3GLS__G1D4N">
         <value caption="The Data Source 4 inverted signal is enabled for Gate 1" name="" value="0x1" />
         <value caption="The Data Source 4 inverted signal is disabled for Gate 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Data Source 4 True Enable bit" name="CLC3GLS__G1D4T">
         <value caption="The Data Source 4 signal is enabled for Gate 1" name="" value="0x1" />
         <value caption="The Data Source 4 signal is disabled for Gate 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Data Source 1 Negated Enable bit" name="CLC3GLS__G2D1N">
         <value caption="The Data Source 1 inverted signal is enabled for Gate 2" name="" value="0x1" />
         <value caption="The Data Source 1 inverted signal is disabled for Gate 2" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Data Source 1 True Enable bit" name="CLC3GLS__G2D1T">
         <value caption="The Data Source 1 signal is enabled for Gate 2" name="" value="0x1" />
         <value caption="The Data Source 1 signal is disabled for Gate 2" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Data Source 2 Negated Enable bit" name="CLC3GLS__G2D2N">
         <value caption="The Data Source 2 inverted signal is enabled for Gate 2" name="" value="0x1" />
         <value caption="The Data Source 2 inverted signal is disabled for Gate 2" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Data Source 2 True Enable bit" name="CLC3GLS__G2D2T">
         <value caption="The Data Source 2 signal is enabled for Gate 2" name="" value="0x1" />
         <value caption="The Data Source 2 signal is disabled for Gate 2" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Data Source 3 Negated Enable bit" name="CLC3GLS__G2D3N">
         <value caption="The Data Source 3 inverted signal is enabled for Gate 2" name="" value="0x1" />
         <value caption="The Data Source 3 inverted signal is disabled for Gate 2" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Data Source 3 True Enable bit" name="CLC3GLS__G2D3T">
         <value caption="The Data Source 3 signal is enabled for Gate 2" name="" value="0x1" />
         <value caption="The Data Source 3 signal is disabled for Gate 2" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Data Source 4 Negated Enable bit" name="CLC3GLS__G2D4N">
         <value caption="The Data Source 4 inverted signal is enabled for Gate 2" name="" value="0x1" />
         <value caption="The Data Source 4 inverted signal is disabled for Gate 2" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Data Source 4 True Enable bit" name="CLC3GLS__G2D4T">
         <value caption="The Data Source 4 signal is enabled for Gate 2" name="" value="0x1" />
         <value caption="The Data Source 4 signal is disabled for Gate 2" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Data Source 1 Negated Enable bit" name="CLC3GLS__G3D1N">
         <value caption="The Data Source 1 inverted signal is enabled for Gate 3" name="" value="0x1" />
         <value caption="The Data Source 1 inverted signal is disabled for Gate 3" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Data Source 1 True Enable bit" name="CLC3GLS__G3D1T">
         <value caption="The Data Source 1 signal is enabled for Gate 3" name="" value="0x1" />
         <value caption="The Data Source 1 signal is disabled for Gate 3" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Data Source 2 Negated Enable bit" name="CLC3GLS__G3D2N">
         <value caption="The Data Source 2 inverted signal is enabled for Gate 3" name="" value="0x1" />
         <value caption="The Data Source 2 inverted signal is disabled for Gate 3" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Data Source 2 True Enable bit" name="CLC3GLS__G3D2T">
         <value caption="The Data Source 2 signal is enabled for Gate 3" name="" value="0x1" />
         <value caption="The Data Source 2 signal is disabled for Gate 3" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Data Source 3 Negated Enable bit" name="CLC3GLS__G3D3N">
         <value caption="The Data Source 3 inverted signal is enabled for Gate 3" name="" value="0x1" />
         <value caption="The Data Source 3 inverted signal is disabled for Gate 3" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Data Source 3 True Enable bit" name="CLC3GLS__G3D3T">
         <value caption="The Data Source 3 signal is enabled for Gate 3" name="" value="0x1" />
         <value caption="The Data Source 3 signal is disabled for Gate 3" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Data Source 4 Negated Enable bit" name="CLC3GLS__G3D4N">
         <value caption="The Data Source 4 inverted signal is enabled for Gate 3" name="" value="0x1" />
         <value caption="The Data Source 4 inverted signal is disabled for Gate 3" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Data Source 4 True Enable bit" name="CLC3GLS__G3D4T">
         <value caption="The Data Source 4 signal is enabled for Gate 3" name="" value="0x1" />
         <value caption="The Data Source 4 signal is disabled for Gate 3" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Data Source 1 Negated Enable bit" name="CLC3GLS__G4D1N">
         <value caption="The Data Source 1 inverted signal is enabled for Gate 4" name="" value="0x1" />
         <value caption="The Data Source 1 inverted signal is disabled for Gate 4" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Data Source 1 True Enable bit" name="CLC3GLS__G4D1T">
         <value caption="The Data Source 1 signal is enabled for Gate 4" name="" value="0x1" />
         <value caption="The Data Source 1 signal is disabled for Gate 4" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Data Source 2 Negated Enable bit" name="CLC3GLS__G4D2N">
         <value caption="The Data Source 2 inverted signal is enabled for Gate 4" name="" value="0x1" />
         <value caption="The Data Source 2 inverted signal is disabled for Gate 4" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Data Source 2 True Enable bit" name="CLC3GLS__G4D2T">
         <value caption="The Data Source 2 signal is enabled for Gate 4" name="" value="0x1" />
         <value caption="The Data Source 2 signal is disabled for Gate 4" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Data Source 3 Negated Enable bit" name="CLC3GLS__G4D3N">
         <value caption="The Data Source 3 inverted signal is enabled for Gate 4" name="" value="0x1" />
         <value caption="The Data Source 3 inverted signal is disabled for Gate 4" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Data Source 3 True Enable bit" name="CLC3GLS__G4D3T">
         <value caption="The Data Source 3 signal is enabled for Gate 4" name="" value="0x1" />
         <value caption="The Data Source 3 signal is disabled for Gate 4" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Data Source 4 Negated Enable bit" name="CLC3GLS__G4D4N">
         <value caption="The Data Source 4 inverted signal is enabled for Gate 4" name="" value="0x1" />
         <value caption="The Data Source 4 inverted signal is disabled for Gate 4" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Data Source 4 True Enable bit" name="CLC3GLS__G4D4T">
         <value caption="The Data Source 4 signal is enabled for Gate 4" name="" value="0x1" />
         <value caption="The Data Source 4 signal is disabled for Gate 4" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Data Source 1 Negated Enable bit" name="CLC4GLS__G1D1N">
         <value caption="The Data Source 1 inverted signal is enabled for Gate 1" name="" value="0x1" />
         <value caption="The Data Source 1 inverted signal is disabled for Gate 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Data Source 1 True Enable bit" name="CLC4GLS__G1D1T">
         <value caption="The Data Source 1 signal is enabled for Gate 1" name="" value="0x1" />
         <value caption="The Data Source 1 signal is disabled for Gate 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Data Source 2 Negated Enable bit" name="CLC4GLS__G1D2N">
         <value caption="The Data Source 2 inverted signal is enabled for Gate 1" name="" value="0x1" />
         <value caption="The Data Source 2 inverted signal is disabled for Gate 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Data Source 2 True Enable bit" name="CLC4GLS__G1D2T">
         <value caption="The Data Source 2 signal is enabled for Gate 1" name="" value="0x1" />
         <value caption="The Data Source 2 signal is disabled for Gate 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Data Source 3 Negated Enable bit" name="CLC4GLS__G1D3N">
         <value caption="The Data Source 3 inverted signal is enabled for Gate 1" name="" value="0x1" />
         <value caption="The Data Source 3 inverted signal is disabled for Gate 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Data Source 3 True Enable bit" name="CLC4GLS__G1D3T">
         <value caption="The Data Source 3 signal is enabled for Gate 1" name="" value="0x1" />
         <value caption="The Data Source 3 signal is disabled for Gate 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Data Source 4 Negated Enable bit" name="CLC4GLS__G1D4N">
         <value caption="The Data Source 4 inverted signal is enabled for Gate 1" name="" value="0x1" />
         <value caption="The Data Source 4 inverted signal is disabled for Gate 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 1 Data Source 4 True Enable bit" name="CLC4GLS__G1D4T">
         <value caption="The Data Source 4 signal is enabled for Gate 1" name="" value="0x1" />
         <value caption="The Data Source 4 signal is disabled for Gate 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Data Source 1 Negated Enable bit" name="CLC4GLS__G2D1N">
         <value caption="The Data Source 1 inverted signal is enabled for Gate 2" name="" value="0x1" />
         <value caption="The Data Source 1 inverted signal is disabled for Gate 2" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Data Source 1 True Enable bit" name="CLC4GLS__G2D1T">
         <value caption="The Data Source 1 signal is enabled for Gate 2" name="" value="0x1" />
         <value caption="The Data Source 1 signal is disabled for Gate 2" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Data Source 2 Negated Enable bit" name="CLC4GLS__G2D2N">
         <value caption="The Data Source 2 inverted signal is enabled for Gate 2" name="" value="0x1" />
         <value caption="The Data Source 2 inverted signal is disabled for Gate 2" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Data Source 2 True Enable bit" name="CLC4GLS__G2D2T">
         <value caption="The Data Source 2 signal is enabled for Gate 2" name="" value="0x1" />
         <value caption="The Data Source 2 signal is disabled for Gate 2" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Data Source 3 Negated Enable bit" name="CLC4GLS__G2D3N">
         <value caption="The Data Source 3 inverted signal is enabled for Gate 2" name="" value="0x1" />
         <value caption="The Data Source 3 inverted signal is disabled for Gate 2" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Data Source 3 True Enable bit" name="CLC4GLS__G2D3T">
         <value caption="The Data Source 3 signal is enabled for Gate 2" name="" value="0x1" />
         <value caption="The Data Source 3 signal is disabled for Gate 2" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Data Source 4 Negated Enable bit" name="CLC4GLS__G2D4N">
         <value caption="The Data Source 4 inverted signal is enabled for Gate 2" name="" value="0x1" />
         <value caption="The Data Source 4 inverted signal is disabled for Gate 2" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 2 Data Source 4 True Enable bit" name="CLC4GLS__G2D4T">
         <value caption="The Data Source 4 signal is enabled for Gate 2" name="" value="0x1" />
         <value caption="The Data Source 4 signal is disabled for Gate 2" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Data Source 1 Negated Enable bit" name="CLC4GLS__G3D1N">
         <value caption="The Data Source 1 inverted signal is enabled for Gate 3" name="" value="0x1" />
         <value caption="The Data Source 1 inverted signal is disabled for Gate 3" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Data Source 1 True Enable bit" name="CLC4GLS__G3D1T">
         <value caption="The Data Source 1 signal is enabled for Gate 3" name="" value="0x1" />
         <value caption="The Data Source 1 signal is disabled for Gate 3" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Data Source 2 Negated Enable bit" name="CLC4GLS__G3D2N">
         <value caption="The Data Source 2 inverted signal is enabled for Gate 3" name="" value="0x1" />
         <value caption="The Data Source 2 inverted signal is disabled for Gate 3" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Data Source 2 True Enable bit" name="CLC4GLS__G3D2T">
         <value caption="The Data Source 2 signal is enabled for Gate 3" name="" value="0x1" />
         <value caption="The Data Source 2 signal is disabled for Gate 3" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Data Source 3 Negated Enable bit" name="CLC4GLS__G3D3N">
         <value caption="The Data Source 3 inverted signal is enabled for Gate 3" name="" value="0x1" />
         <value caption="The Data Source 3 inverted signal is disabled for Gate 3" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Data Source 3 True Enable bit" name="CLC4GLS__G3D3T">
         <value caption="The Data Source 3 signal is enabled for Gate 3" name="" value="0x1" />
         <value caption="The Data Source 3 signal is disabled for Gate 3" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Data Source 4 Negated Enable bit" name="CLC4GLS__G3D4N">
         <value caption="The Data Source 4 inverted signal is enabled for Gate 3" name="" value="0x1" />
         <value caption="The Data Source 4 inverted signal is disabled for Gate 3" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 3 Data Source 4 True Enable bit" name="CLC4GLS__G3D4T">
         <value caption="The Data Source 4 signal is enabled for Gate 3" name="" value="0x1" />
         <value caption="The Data Source 4 signal is disabled for Gate 3" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Data Source 1 Negated Enable bit" name="CLC4GLS__G4D1N">
         <value caption="The Data Source 1 inverted signal is enabled for Gate 4" name="" value="0x1" />
         <value caption="The Data Source 1 inverted signal is disabled for Gate 4" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Data Source 1 True Enable bit" name="CLC4GLS__G4D1T">
         <value caption="The Data Source 1 signal is enabled for Gate 4" name="" value="0x1" />
         <value caption="The Data Source 1 signal is disabled for Gate 4" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Data Source 2 Negated Enable bit" name="CLC4GLS__G4D2N">
         <value caption="The Data Source 2 inverted signal is enabled for Gate 4" name="" value="0x1" />
         <value caption="The Data Source 2 inverted signal is disabled for Gate 4" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Data Source 2 True Enable bit" name="CLC4GLS__G4D2T">
         <value caption="The Data Source 2 signal is enabled for Gate 4" name="" value="0x1" />
         <value caption="The Data Source 2 signal is disabled for Gate 4" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Data Source 3 Negated Enable bit" name="CLC4GLS__G4D3N">
         <value caption="The Data Source 3 inverted signal is enabled for Gate 4" name="" value="0x1" />
         <value caption="The Data Source 3 inverted signal is disabled for Gate 4" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Data Source 3 True Enable bit" name="CLC4GLS__G4D3T">
         <value caption="The Data Source 3 signal is enabled for Gate 4" name="" value="0x1" />
         <value caption="The Data Source 3 signal is disabled for Gate 4" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Data Source 4 Negated Enable bit" name="CLC4GLS__G4D4N">
         <value caption="The Data Source 4 inverted signal is enabled for Gate 4" name="" value="0x1" />
         <value caption="The Data Source 4 inverted signal is disabled for Gate 4" name="" value="0x0" />
      </value-group>
      <value-group caption="Gate 4 Data Source 4 True Enable bit" name="CLC4GLS__G4D4T">
         <value caption="The Data Source 4 signal is enabled for Gate 4" name="" value="0x1" />
         <value caption="The Data Source 4 signal is disabled for Gate 4" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="01427" name="CMP" version="">
      <register-group name="CMP">
         <register caption="Op amp/Comparator Status Register" name="CMSTAT" offset="0x0" rw="RW" size="4">
            <bitfield caption="Op amp/Comparator 1 Output Status bit" mask="0x00000001" name="C1OUT" values="CMSTAT__C1OUT" />
            <bitfield caption="Op amp/Comparator 2 Output Status bit" mask="0x00000002" name="C2OUT" values="CMSTAT__C2OUT" />
            <bitfield caption="Op amp/Comparator 3 Output Status bit" mask="0x00000004" name="C3OUT" values="CMSTAT__C3OUT" />
            <bitfield caption="Op amp/Comparator 4 Output Status bit" mask="0x00000008" name="C4OUT" values="CMSTAT__C4OUT" />
            <bitfield caption="Op amp/Comparator 5 Output Status bit" mask="0x00000010" name="C5OUT" values="CMSTAT__C5OUT" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="CMSTAT__SIDL" />
            <bitfield caption="Comparator 1 Event Status bit" mask="0x00010000" name="C1EVT" values="CMSTAT__C1EVT" />
            <bitfield caption="Comparator 2 Event Status bit" mask="0x00020000" name="C2EVT" values="CMSTAT__C2EVT" />
            <bitfield caption="Comparator 3 Event Status bit" mask="0x00040000" name="C3EVT" values="CMSTAT__C3EVT" />
            <bitfield caption="Comparator 4 Event Status bit" mask="0x00080000" name="C4EVT" values="CMSTAT__C4EVT" />
            <bitfield caption="Comparator 5 Event Status bit" mask="0x00100000" name="C5EVT" values="CMSTAT__C5EVT" />
         </register>
         <register caption="Op amp/Comparator x Control Register" name="CM1CON" offset="0x10" rw="RW" size="4">
            <bitfield caption="Comparator Channel Select bits" mask="0x00000003" name="CCH" values="CM1CON__CCH" />
            <bitfield caption="Op amp/Comparator Reference Select bit" mask="0x00000010" name="CREF" values="CM1CON__CREF" />
            <bitfield caption="Trigger/Event Polarity Select bits" mask="0x000000C0" name="EVPOL" values="CM1CON__EVPOL" />
            <bitfield caption="Comparator Output bit" mask="0x00000100" name="COUT" values="CM1CON__COUT" />
            <bitfield caption="Comparator Event bit" mask="0x00000200" name="CEVT" values="CM1CON__CEVT" />
            <bitfield caption="Op-Amp Power mode" mask="0x00001000" name="OPLPWR" values="CM1CON__OPLPWR" />
            <bitfield caption="Comparator Output Polarity Select bit" mask="0x00002000" name="CPOL" values="CM1CON__CPOL" />
            <bitfield caption="Comparator Output Enable bit" mask="0x00004000" name="COE" values="CM1CON__COE" />
            <bitfield caption="Comparator Enable bit" mask="0x00008000" name="ON" values="CM1CON__ON" />
            <bitfield caption="Comparator Output Filter Clock Divide Select bits" mask="0x00070000" name="CFDIV" values="CM1CON__CFDIV" />
            <bitfield caption="Comparator Output Digital Filter Enable bit" mask="0x00080000" name="CFLTREN" values="CM1CON__CFLTREN" />
            <bitfield caption="Comparator Output Filter Clock Source Select bits" mask="0x00700000" name="CFSEL" values="CM1CON__CFSEL" />
            <bitfield caption="Hysteresis Selection bits" mask="0x03000000" name="HYSSEL" values="CM1CON__HYSSEL" />
            <bitfield caption="Comparator Hysteresis Polarity Selection" mask="0x10000000" name="HYSPOL" values="CM1CON__HYSPOL" />
            <bitfield caption="Op amp Fixed Gain Enable bit" mask="0x40000000" name="ENPGA" values="CM1CON__ENPGA" />
            <bitfield caption="Op amp Enable bit" mask="0x80000000" name="OPAON" values="CM1CON__OPAON" />
         </register>
         <register caption="Op amp/Comparator x Control Register" name="CM2CON" offset="0x30" rw="RW" size="4">
            <bitfield caption="Comparator Channel Select bits" mask="0x00000003" name="CCH" values="CM2CON__CCH" />
            <bitfield caption="Op amp/Comparator Reference Select bit" mask="0x00000010" name="CREF" values="CM2CON__CREF" />
            <bitfield caption="Trigger/Event Polarity Select bits" mask="0x000000C0" name="EVPOL" values="CM2CON__EVPOL" />
            <bitfield caption="Comparator Output bit" mask="0x00000100" name="COUT" values="CM2CON__COUT" />
            <bitfield caption="Comparator Event bit" mask="0x00000200" name="CEVT" values="CM2CON__CEVT" />
            <bitfield caption="Op-Amp Power mode" mask="0x00001000" name="OPLPWR" values="CM2CON__OPLPWR" />
            <bitfield caption="Comparator Output Polarity Select bit" mask="0x00002000" name="CPOL" values="CM2CON__CPOL" />
            <bitfield caption="Comparator Output Enable bit" mask="0x00004000" name="COE" values="CM2CON__COE" />
            <bitfield caption="Comparator Enable bit" mask="0x00008000" name="ON" values="CM2CON__ON" />
            <bitfield caption="Comparator Output Filter Clock Divide Select bits" mask="0x00070000" name="CFDIV" values="CM2CON__CFDIV" />
            <bitfield caption="Comparator Output Digital Filter Enable bit" mask="0x00080000" name="CFLTREN" values="CM2CON__CFLTREN" />
            <bitfield caption="Comparator Output Filter Clock Source Select bits" mask="0x00700000" name="CFSEL" values="CM2CON__CFSEL" />
            <bitfield caption="Hysteresis Selection bits" mask="0x03000000" name="HYSSEL" values="CM2CON__HYSSEL" />
            <bitfield caption="Comparator Hysteresis Polarity Selection" mask="0x10000000" name="HYSPOL" values="CM2CON__HYSPOL" />
            <bitfield caption="Op amp Fixed Gain Enable bit" mask="0x40000000" name="ENPGA" values="CM2CON__ENPGA" />
            <bitfield caption="Op amp Enable bit" mask="0x80000000" name="OPAON" values="CM2CON__OPAON" />
         </register>
         <register caption="Op amp/Comparator x Control Register" name="CM3CON" offset="0x50" rw="RW" size="4">
            <bitfield caption="Comparator Channel Select bits" mask="0x00000003" name="CCH" values="CM3CON__CCH" />
            <bitfield caption="Op amp/Comparator Reference Select bit" mask="0x00000010" name="CREF" values="CM3CON__CREF" />
            <bitfield caption="Trigger/Event Polarity Select bits" mask="0x000000C0" name="EVPOL" values="CM3CON__EVPOL" />
            <bitfield caption="Comparator Output bit" mask="0x00000100" name="COUT" values="CM3CON__COUT" />
            <bitfield caption="Comparator Event bit" mask="0x00000200" name="CEVT" values="CM3CON__CEVT" />
            <bitfield caption="Op-Amp Power mode" mask="0x00001000" name="OPLPWR" values="CM3CON__OPLPWR" />
            <bitfield caption="Comparator Output Polarity Select bit" mask="0x00002000" name="CPOL" values="CM3CON__CPOL" />
            <bitfield caption="Comparator Output Enable bit" mask="0x00004000" name="COE" values="CM3CON__COE" />
            <bitfield caption="Comparator Enable bit" mask="0x00008000" name="ON" values="CM3CON__ON" />
            <bitfield caption="Comparator Output Filter Clock Divide Select bits" mask="0x00070000" name="CFDIV" values="CM3CON__CFDIV" />
            <bitfield caption="Comparator Output Digital Filter Enable bit" mask="0x00080000" name="CFLTREN" values="CM3CON__CFLTREN" />
            <bitfield caption="Comparator Output Filter Clock Source Select bits" mask="0x00700000" name="CFSEL" values="CM3CON__CFSEL" />
            <bitfield caption="Hysteresis Selection bits" mask="0x03000000" name="HYSSEL" values="CM3CON__HYSSEL" />
            <bitfield caption="Comparator Hysteresis Polarity Selection" mask="0x10000000" name="HYSPOL" values="CM3CON__HYSPOL" />
            <bitfield caption="Op amp Fixed Gain Enable bit" mask="0x40000000" name="ENPGA" values="CM3CON__ENPGA" />
            <bitfield caption="Op amp Enable bit" mask="0x80000000" name="OPAON" values="CM3CON__OPAON" />
         </register>
         <register caption="Op amp/Comparator x Control Register" name="CM4CON" offset="0x70" rw="RW" size="4">
            <bitfield caption="Comparator Channel Select bits" mask="0x00000003" name="CCH" values="CM4CON__CCH" />
            <bitfield caption="Op amp/Comparator Reference Select bit" mask="0x00000010" name="CREF" values="CM4CON__CREF" />
            <bitfield caption="Trigger/Event Polarity Select bits" mask="0x000000C0" name="EVPOL" values="CM4CON__EVPOL" />
            <bitfield caption="Comparator Output bit" mask="0x00000100" name="COUT" values="CM4CON__COUT" />
            <bitfield caption="Comparator Event bit" mask="0x00000200" name="CEVT" values="CM4CON__CEVT" />
            <bitfield caption="Op-Amp Power mode" mask="0x00001000" name="OPLPWR" values="CM4CON__OPLPWR" />
            <bitfield caption="Comparator Output Polarity Select bit" mask="0x00002000" name="CPOL" values="CM4CON__CPOL" />
            <bitfield caption="Comparator Output Enable bit" mask="0x00004000" name="COE" values="CM4CON__COE" />
            <bitfield caption="Comparator Enable bit" mask="0x00008000" name="ON" values="CM4CON__ON" />
            <bitfield caption="Comparator Output Filter Clock Divide Select bits" mask="0x00070000" name="CFDIV" values="CM4CON__CFDIV" />
            <bitfield caption="Comparator Output Digital Filter Enable bit" mask="0x00080000" name="CFLTREN" values="CM4CON__CFLTREN" />
            <bitfield caption="Comparator Output Filter Clock Source Select bits" mask="0x00700000" name="CFSEL" values="CM4CON__CFSEL" />
            <bitfield caption="Hysteresis Selection bits" mask="0x03000000" name="HYSSEL" values="CM4CON__HYSSEL" />
            <bitfield caption="Comparator Hysteresis Polarity Selection" mask="0x10000000" name="HYSPOL" values="CM4CON__HYSPOL" />
         </register>
         <register caption="Op amp/Comparator x Control Register" name="CM5CON" offset="0x90" rw="RW" size="4">
            <bitfield caption="Comparator Channel Select bits" mask="0x00000003" name="CCH" values="CM5CON__CCH" />
            <bitfield caption="Op amp/Comparator Reference Select bit" mask="0x00000010" name="CREF" values="CM5CON__CREF" />
            <bitfield caption="Trigger/Event Polarity Select bits" mask="0x000000C0" name="EVPOL" values="CM5CON__EVPOL" />
            <bitfield caption="Comparator Output bit" mask="0x00000100" name="COUT" values="CM5CON__COUT" />
            <bitfield caption="Comparator Event bit" mask="0x00000200" name="CEVT" values="CM5CON__CEVT" />
            <bitfield caption="Op-Amp Power mode" mask="0x00001000" name="OPLPWR" values="CM5CON__OPLPWR" />
            <bitfield caption="Comparator Output Polarity Select bit" mask="0x00002000" name="CPOL" values="CM5CON__CPOL" />
            <bitfield caption="Comparator Output Enable bit" mask="0x00004000" name="COE" values="CM5CON__COE" />
            <bitfield caption="Comparator Enable bit" mask="0x00008000" name="ON" values="CM5CON__ON" />
            <bitfield caption="Comparator Output Filter Clock Divide Select bits" mask="0x00070000" name="CFDIV" values="CM5CON__CFDIV" />
            <bitfield caption="Comparator Output Digital Filter Enable bit" mask="0x00080000" name="CFLTREN" values="CM5CON__CFLTREN" />
            <bitfield caption="Comparator Output Filter Clock Source Select bits" mask="0x00700000" name="CFSEL" values="CM5CON__CFSEL" />
            <bitfield caption="Hysteresis Selection bits" mask="0x03000000" name="HYSSEL" values="CM5CON__HYSSEL" />
            <bitfield caption="Comparator Hysteresis Polarity Selection" mask="0x10000000" name="HYSPOL" values="CM5CON__HYSPOL" />
            <bitfield caption="Op amp Fixed Gain Enable bit" mask="0x40000000" name="ENPGA" values="CM5CON__ENPGA" />
            <bitfield caption="Op amp Enable bit" mask="0x80000000" name="OPAON" values="CM5CON__OPAON" />
         </register>
         <register caption="Comparator x Mask Control Register" name="CM1MSKCON" offset="0x20" rw="RW" size="4">
            <bitfield caption="AND Gate A Inverted Input Enable bit" mask="0x00000001" name="AANEN" values="CM1MSKCON__AANEN" />
            <bitfield caption="AND Gate A Input Enable bit" mask="0x00000002" name="AAEN" values="CM1MSKCON__AAEN" />
            <bitfield caption="AND Gate B Inverted Input Enable bit" mask="0x00000004" name="ABNEN" values="CM1MSKCON__ABNEN" />
            <bitfield caption="AND Gate B Input Enable bit" mask="0x00000008" name="ABEN" values="CM1MSKCON__ABEN" />
            <bitfield caption="AND Gate C Inverted Input Enable bit" mask="0x00000010" name="ACNEN" values="CM1MSKCON__ACNEN" />
            <bitfield caption="AND Gate C Input Enable bit" mask="0x00000020" name="ACEN" values="CM1MSKCON__ACEN" />
            <bitfield caption="Positive AND Gate Output Select bit" mask="0x00000040" name="PAGS" values="CM1MSKCON__PAGS" />
            <bitfield caption="Negative AND Gate Output Select bit" mask="0x00000080" name="NAGS" values="CM1MSKCON__NAGS" />
            <bitfield caption="OR Gate A Input Inverted Enable bit" mask="0x00000100" name="OANEN" values="CM1MSKCON__OANEN" />
            <bitfield caption="OR Gate A Input Enable bit" mask="0x00000200" name="OAEN" values="CM1MSKCON__OAEN" />
            <bitfield caption="OR Gate B Input Inverted Enable bit" mask="0x00000400" name="OBNEN" values="CM1MSKCON__OBNEN" />
            <bitfield caption="OR Gate B Input Enable bit" mask="0x00000800" name="OBEN" values="CM1MSKCON__OBEN" />
            <bitfield caption="OR Gate C Input Inverted Enable bit" mask="0x00001000" name="OCNEN" values="CM1MSKCON__OCNEN" />
            <bitfield caption="OR Gate C Input Enable bit" mask="0x00002000" name="OCEN" values="CM1MSKCON__OCEN" />
            <bitfield caption="High or Low Level Masking Select bit" mask="0x00008000" name="HLMS" values="CM1MSKCON__HLMS" />
            <bitfield caption="Mask A Input Select bits" mask="0x000F0000" name="SELSRCA" values="CM1MSKCON__SELSRCA" />
            <bitfield caption="Mask B Input Select bits" mask="0x00F00000" name="SELSRCB" values="CM1MSKCON__SELSRCB" />
            <bitfield caption="Mask C Input Select bits" mask="0x0F000000" name="SELSRCC" values="CM1MSKCON__SELSRCC" />
         </register>
         <register caption="Comparator x Mask Control Register" name="CM2MSKCON" offset="0x40" rw="RW" size="4">
            <bitfield caption="AND Gate A Inverted Input Enable bit" mask="0x00000001" name="AANEN" values="CM2MSKCON__AANEN" />
            <bitfield caption="AND Gate A Input Enable bit" mask="0x00000002" name="AAEN" values="CM2MSKCON__AAEN" />
            <bitfield caption="AND Gate B Inverted Input Enable bit" mask="0x00000004" name="ABNEN" values="CM2MSKCON__ABNEN" />
            <bitfield caption="AND Gate B Input Enable bit" mask="0x00000008" name="ABEN" values="CM2MSKCON__ABEN" />
            <bitfield caption="AND Gate C Inverted Input Enable bit" mask="0x00000010" name="ACNEN" values="CM2MSKCON__ACNEN" />
            <bitfield caption="AND Gate C Input Enable bit" mask="0x00000020" name="ACEN" values="CM2MSKCON__ACEN" />
            <bitfield caption="Positive AND Gate Output Select bit" mask="0x00000040" name="PAGS" values="CM2MSKCON__PAGS" />
            <bitfield caption="Negative AND Gate Output Select bit" mask="0x00000080" name="NAGS" values="CM2MSKCON__NAGS" />
            <bitfield caption="OR Gate A Input Inverted Enable bit" mask="0x00000100" name="OANEN" values="CM2MSKCON__OANEN" />
            <bitfield caption="OR Gate A Input Enable bit" mask="0x00000200" name="OAEN" values="CM2MSKCON__OAEN" />
            <bitfield caption="OR Gate B Input Inverted Enable bit" mask="0x00000400" name="OBNEN" values="CM2MSKCON__OBNEN" />
            <bitfield caption="OR Gate B Input Enable bit" mask="0x00000800" name="OBEN" values="CM2MSKCON__OBEN" />
            <bitfield caption="OR Gate C Input Inverted Enable bit" mask="0x00001000" name="OCNEN" values="CM2MSKCON__OCNEN" />
            <bitfield caption="OR Gate C Input Enable bit" mask="0x00002000" name="OCEN" values="CM2MSKCON__OCEN" />
            <bitfield caption="High or Low Level Masking Select bit" mask="0x00008000" name="HLMS" values="CM2MSKCON__HLMS" />
            <bitfield caption="Mask A Input Select bits" mask="0x000F0000" name="SELSRCA" values="CM2MSKCON__SELSRCA" />
            <bitfield caption="Mask B Input Select bits" mask="0x00F00000" name="SELSRCB" values="CM2MSKCON__SELSRCB" />
            <bitfield caption="Mask C Input Select bits" mask="0x0F000000" name="SELSRCC" values="CM2MSKCON__SELSRCC" />
         </register>
         <register caption="Comparator x Mask Control Register" name="CM3MSKCON" offset="0x60" rw="RW" size="4">
            <bitfield caption="AND Gate A Inverted Input Enable bit" mask="0x00000001" name="AANEN" values="CM3MSKCON__AANEN" />
            <bitfield caption="AND Gate A Input Enable bit" mask="0x00000002" name="AAEN" values="CM3MSKCON__AAEN" />
            <bitfield caption="AND Gate B Inverted Input Enable bit" mask="0x00000004" name="ABNEN" values="CM3MSKCON__ABNEN" />
            <bitfield caption="AND Gate B Input Enable bit" mask="0x00000008" name="ABEN" values="CM3MSKCON__ABEN" />
            <bitfield caption="AND Gate C Inverted Input Enable bit" mask="0x00000010" name="ACNEN" values="CM3MSKCON__ACNEN" />
            <bitfield caption="AND Gate C Input Enable bit" mask="0x00000020" name="ACEN" values="CM3MSKCON__ACEN" />
            <bitfield caption="Positive AND Gate Output Select bit" mask="0x00000040" name="PAGS" values="CM3MSKCON__PAGS" />
            <bitfield caption="Negative AND Gate Output Select bit" mask="0x00000080" name="NAGS" values="CM3MSKCON__NAGS" />
            <bitfield caption="OR Gate A Input Inverted Enable bit" mask="0x00000100" name="OANEN" values="CM3MSKCON__OANEN" />
            <bitfield caption="OR Gate A Input Enable bit" mask="0x00000200" name="OAEN" values="CM3MSKCON__OAEN" />
            <bitfield caption="OR Gate B Input Inverted Enable bit" mask="0x00000400" name="OBNEN" values="CM3MSKCON__OBNEN" />
            <bitfield caption="OR Gate B Input Enable bit" mask="0x00000800" name="OBEN" values="CM3MSKCON__OBEN" />
            <bitfield caption="OR Gate C Input Inverted Enable bit" mask="0x00001000" name="OCNEN" values="CM3MSKCON__OCNEN" />
            <bitfield caption="OR Gate C Input Enable bit" mask="0x00002000" name="OCEN" values="CM3MSKCON__OCEN" />
            <bitfield caption="High or Low Level Masking Select bit" mask="0x00008000" name="HLMS" values="CM3MSKCON__HLMS" />
            <bitfield caption="Mask A Input Select bits" mask="0x000F0000" name="SELSRCA" values="CM3MSKCON__SELSRCA" />
            <bitfield caption="Mask B Input Select bits" mask="0x00F00000" name="SELSRCB" values="CM3MSKCON__SELSRCB" />
            <bitfield caption="Mask C Input Select bits" mask="0x0F000000" name="SELSRCC" values="CM3MSKCON__SELSRCC" />
         </register>
         <register caption="Comparator x Mask Control Register" name="CM4MSKCON" offset="0x80" rw="RW" size="4">
            <bitfield caption="AND Gate A Inverted Input Enable bit" mask="0x00000001" name="AANEN" values="CM4MSKCON__AANEN" />
            <bitfield caption="AND Gate A Input Enable bit" mask="0x00000002" name="AAEN" values="CM4MSKCON__AAEN" />
            <bitfield caption="AND Gate B Inverted Input Enable bit" mask="0x00000004" name="ABNEN" values="CM4MSKCON__ABNEN" />
            <bitfield caption="AND Gate B Input Enable bit" mask="0x00000008" name="ABEN" values="CM4MSKCON__ABEN" />
            <bitfield caption="AND Gate C Inverted Input Enable bit" mask="0x00000010" name="ACNEN" values="CM4MSKCON__ACNEN" />
            <bitfield caption="AND Gate C Input Enable bit" mask="0x00000020" name="ACEN" values="CM4MSKCON__ACEN" />
            <bitfield caption="Positive AND Gate Output Select bit" mask="0x00000040" name="PAGS" values="CM4MSKCON__PAGS" />
            <bitfield caption="Negative AND Gate Output Select bit" mask="0x00000080" name="NAGS" values="CM4MSKCON__NAGS" />
            <bitfield caption="OR Gate A Input Inverted Enable bit" mask="0x00000100" name="OANEN" values="CM4MSKCON__OANEN" />
            <bitfield caption="OR Gate A Input Enable bit" mask="0x00000200" name="OAEN" values="CM4MSKCON__OAEN" />
            <bitfield caption="OR Gate B Input Inverted Enable bit" mask="0x00000400" name="OBNEN" values="CM4MSKCON__OBNEN" />
            <bitfield caption="OR Gate B Input Enable bit" mask="0x00000800" name="OBEN" values="CM4MSKCON__OBEN" />
            <bitfield caption="OR Gate C Input Inverted Enable bit" mask="0x00001000" name="OCNEN" values="CM4MSKCON__OCNEN" />
            <bitfield caption="OR Gate C Input Enable bit" mask="0x00002000" name="OCEN" values="CM4MSKCON__OCEN" />
            <bitfield caption="High or Low Level Masking Select bit" mask="0x00008000" name="HLMS" values="CM4MSKCON__HLMS" />
            <bitfield caption="Mask A Input Select bits" mask="0x000F0000" name="SELSRCA" values="CM4MSKCON__SELSRCA" />
            <bitfield caption="Mask B Input Select bits" mask="0x00F00000" name="SELSRCB" values="CM4MSKCON__SELSRCB" />
            <bitfield caption="Mask C Input Select bits" mask="0x0F000000" name="SELSRCC" values="CM4MSKCON__SELSRCC" />
         </register>
         <register caption="Comparator x Mask Control Register" name="CM5MSKCON" offset="0xa0" rw="RW" size="4">
            <bitfield caption="AND Gate A Inverted Input Enable bit" mask="0x00000001" name="AANEN" values="CM5MSKCON__AANEN" />
            <bitfield caption="AND Gate A Input Enable bit" mask="0x00000002" name="AAEN" values="CM5MSKCON__AAEN" />
            <bitfield caption="AND Gate B Inverted Input Enable bit" mask="0x00000004" name="ABNEN" values="CM5MSKCON__ABNEN" />
            <bitfield caption="AND Gate B Input Enable bit" mask="0x00000008" name="ABEN" values="CM5MSKCON__ABEN" />
            <bitfield caption="AND Gate C Inverted Input Enable bit" mask="0x00000010" name="ACNEN" values="CM5MSKCON__ACNEN" />
            <bitfield caption="AND Gate C Input Enable bit" mask="0x00000020" name="ACEN" values="CM5MSKCON__ACEN" />
            <bitfield caption="Positive AND Gate Output Select bit" mask="0x00000040" name="PAGS" values="CM5MSKCON__PAGS" />
            <bitfield caption="Negative AND Gate Output Select bit" mask="0x00000080" name="NAGS" values="CM5MSKCON__NAGS" />
            <bitfield caption="OR Gate A Input Inverted Enable bit" mask="0x00000100" name="OANEN" values="CM5MSKCON__OANEN" />
            <bitfield caption="OR Gate A Input Enable bit" mask="0x00000200" name="OAEN" values="CM5MSKCON__OAEN" />
            <bitfield caption="OR Gate B Input Inverted Enable bit" mask="0x00000400" name="OBNEN" values="CM5MSKCON__OBNEN" />
            <bitfield caption="OR Gate B Input Enable bit" mask="0x00000800" name="OBEN" values="CM5MSKCON__OBEN" />
            <bitfield caption="OR Gate C Input Inverted Enable bit" mask="0x00001000" name="OCNEN" values="CM5MSKCON__OCNEN" />
            <bitfield caption="OR Gate C Input Enable bit" mask="0x00002000" name="OCEN" values="CM5MSKCON__OCEN" />
            <bitfield caption="High or Low Level Masking Select bit" mask="0x00008000" name="HLMS" values="CM5MSKCON__HLMS" />
            <bitfield caption="Mask A Input Select bits" mask="0x000F0000" name="SELSRCA" values="CM5MSKCON__SELSRCA" />
            <bitfield caption="Mask B Input Select bits" mask="0x00F00000" name="SELSRCB" values="CM5MSKCON__SELSRCB" />
            <bitfield caption="Mask C Input Select bits" mask="0x0F000000" name="SELSRCC" values="CM5MSKCON__SELSRCC" />
         </register>
      </register-group>
      <value-group caption="Op amp/Comparator 1 Output Status bit" name="CMSTAT__C1OUT">
         <value caption="(When CPOL is 0) Vin+ greater than Vth+ / (When CPOL is 1) VIN+  Vth+ / (When CPOL is 1) VIN+ less than VTH-" name="" value="0x1" />
         <value caption="(When CPOL is 0) Vin+  Vth+" name="" value="0x0" />
      </value-group>
      <value-group caption="Op amp/Comparator 2 Output Status bit" name="CMSTAT__C2OUT">
         <value caption="(When CPOL is 0) Vin+ greater than Vth+ / (When CPOL is 1) VIN+  Vth+ / (When CPOL is 1) VIN+ less than VTH-" name="" value="0x1" />
         <value caption="(When CPOL is 0) Vin+  Vth+" name="" value="0x0" />
      </value-group>
      <value-group caption="Op amp/Comparator 3 Output Status bit" name="CMSTAT__C3OUT">
         <value caption="(When CPOL is 0) Vin+ greater than Vth+ / (When CPOL is 1) VIN+  Vth+ / (When CPOL is 1) VIN+ less than VTH-" name="" value="0x1" />
         <value caption="(When CPOL is 0) Vin+  Vth+" name="" value="0x0" />
      </value-group>
      <value-group caption="Op amp/Comparator 4 Output Status bit" name="CMSTAT__C4OUT">
         <value caption="(When CPOL is 0) Vin+ greater than Vth+ / (When CPOL is 1) VIN+  Vth+ / (When CPOL is 1) VIN+ less than VTH-" name="" value="0x1" />
         <value caption="(When CPOL is 0) Vin+  Vth+" name="" value="0x0" />
      </value-group>
      <value-group caption="Op amp/Comparator 5 Output Status bit" name="CMSTAT__C5OUT">
         <value caption="(When CPOL is 0) Vin+ greater than Vth+ / (When CPOL is 1) VIN+  Vth+ / (When CPOL is 1) VIN+ less than VTH-" name="" value="0x1" />
         <value caption="(When CPOL is 0) Vin+  Vth+" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="CMSTAT__SIDL">
         <value caption="Discontinue operation of all Op amp/Comparators when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue module operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator 1 Event Status bit" name="CMSTAT__C1EVT">
         <value caption="Comparator event according to EVPOL settings occurred. Future events/triggers and interrupts are disabled until the CEVT bit (CMxCON) is cleared by user software." name="" value="0x1" />
         <value caption="Comparator event did not occur" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator 2 Event Status bit" name="CMSTAT__C2EVT">
         <value caption="Comparator event according to EVPOL settings occurred. Future events/triggers and interrupts are disabled until the CEVT bit (CMxCON) is cleared by user software." name="" value="0x1" />
         <value caption="Comparator event did not occur" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator 3 Event Status bit" name="CMSTAT__C3EVT">
         <value caption="Comparator event according to EVPOL settings occurred. Future events/triggers and interrupts are disabled until the CEVT bit (CMxCON) is cleared by user software." name="" value="0x1" />
         <value caption="Comparator event did not occur" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator 4 Event Status bit" name="CMSTAT__C4EVT">
         <value caption="Comparator event according to EVPOL settings occurred. Future events/triggers and interrupts are disabled until the CEVT bit (CMxCON) is cleared by user software." name="" value="0x1" />
         <value caption="Comparator event did not occur" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator 5 Event Status bit" name="CMSTAT__C5EVT">
         <value caption="Comparator event according to EVPOL settings occurred. Future events/triggers and interrupts are disabled until the CEVT bit (CMxCON) is cleared by user software." name="" value="0x1" />
         <value caption="Comparator event did not occur" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Channel Select bits" name="CM1CON__CCH">
         <value caption="CxIN4-" name="" value="0x3" />
         <value caption="CxIN3-" name="" value="0x2" />
         <value caption="CxIN2-" name="" value="0x1" />
         <value caption="CxIN1-" name="" value="0x0" />
      </value-group>
      <value-group caption="Op amp/Comparator Reference Select bit" name="CM1CON__CREF">
         <value caption="VIN+ input connects to internal CDAC2 output voltage" name="" value="0x1" />
         <value caption="VIN+ input connects to CxIN1+ pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger/Event Polarity Select bits" name="CM1CON__EVPOL">
         <value caption="Trigger/Event generated on any change of the comparator output" name="" value="0x3" />
         <value caption="(When CPOL is 0) Trigger/Event generated only on high-to-low transition of the polarity-selected comparator output / (When CPOL is 1) Trigger/Event generated only on low-to-high transition of the polarity-selected comparator output" name="" value="0x2" />
         <value caption="(When CPOL is 0) Trigger/Event generated only on low-to-high transition of the polarity-selected comparator output / (When CPOL is 1) Trigger/Event generated only on high-to-low transition of the polarity-selected comparator output" name="" value="0x1" />
         <value caption="Trigger/Event generation is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output bit" name="CM1CON__COUT">
         <value caption="(When CPOL is 0) VIN+ greater than VTH+ / (When CPOL is 1) VIN+  VTH+ / (When CPOL is 1) VIN+ less than VTH-" name="" value="0x1" />
         <value caption="(When CPOL is 0) VIN+  VTH-" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Event bit" name="CM1CON__CEVT">
         <value caption="Comparator event according to EVPOL bit settings occurred" name="" value="0x1" />
         <value caption="Comparator event did not occur" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Low-Power Mode Select bit" name="CM1CON__OPLPWR">
         <value caption="Op-amp operating in low power mode (1/10 power, slower response, Bandwidth = 10Mhz)" name="" value="0x1" />
         <value caption="Op-amp operating in normal power mode, (10Mhz = Bandwidth = 100Mhz)" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output Polarity Select bit" name="CM1CON__CPOL">
         <value caption="Comparator output is inverted" name="" value="0x1" />
         <value caption="Comparator output is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output Enable bit" name="CM1CON__COE">
         <value caption="Comparator output is present on the CxOUT pin" name="" value="0x1" />
         <value caption="Comparator output is internal only" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Enable bit" name="CM1CON__ON">
         <value caption="Comparator is enabled" name="" value="0x1" />
         <value caption="Comparator is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output Filter Clock Divide Select bits" name="CM1CON__CFDIV">
         <value caption="1:128 Clock Divide" name="" value="0x7" />
         <value caption="1:64 Clock Divide" name="" value="0x6" />
         <value caption="1:32 Clock Divide" name="" value="0x5" />
         <value caption="1:16 Clock Divide" name="" value="0x4" />
         <value caption="1:8 Clock Divide" name="" value="0x3" />
         <value caption="1:4 Clock Divide" name="" value="0x2" />
         <value caption="1:2 Clock Divide" name="" value="0x1" />
         <value caption="1:1 Clock Divide" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output Digital Filter Enable bit" name="CM1CON__CFLTREN">
         <value caption="Digital Filters enabled" name="" value="0x1" />
         <value caption="Digital Filters disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output Filter Clock Source Select bits" name="CM1CON__CFSEL">
         <value caption="PBCLK2/Timer5 Period Value (PR5)" name="" value="0x7" />
         <value caption="PBCLK2/Timer4 Period Value (PR4)" name="" value="0x6" />
         <value caption="PBCLK2/Timer3 Period Value (PR3)" name="" value="0x5" />
         <value caption="PBCLK2/Timer2 Period Value (PR2)" name="" value="0x4" />
         <value caption="REFCLK3 Clock" name="" value="0x3" />
         <value caption="PWM Secondary Special Event" name="" value="0x2" />
         <value caption="PPBCLK2 Clock" name="" value="0x1" />
         <value caption="SYSCLK Clock" name="" value="0x0" />
      </value-group>
      <value-group caption="Hysteresis Selection bits" name="CM1CON__HYSSEL">
         <value caption="Set highest hysteresis level (Typical 45 mV)" name="" value="0x3" />
         <value caption="Set medium hysteresis level (Typical 30 mV)" name="" value="0x2" />
         <value caption="Set lowest hysteresis level (Typical 15 mV)" name="" value="0x1" />
         <value caption="No hysteresis selected." name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Hysteresis Polarity Selection" name="CM1CON__HYSPOL">
         <value caption="Hysteresis on falling edge, rising edge is accurate" name="" value="0x1" />
         <value caption="Hysteresis on rising edge, falling edge is accurate" name="" value="0x0" />
      </value-group>
      <value-group caption="Op amp Fixed Gain Enable bit" name="CM1CON__ENPGA">
         <value caption="Op amp is operating in Fixed Gain 1X mode" name="" value="0x1" />
         <value caption="Op amp is operating in Open Loop mode (default)" name="" value="0x0" />
      </value-group>
      <value-group caption="Op amp Enable bit" name="CM1CON__OPAON">
         <value caption="Op amp enabled and connected to pin" name="" value="0x1" />
         <value caption="Op amp disabled and pin is released to other functions" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Channel Select bits" name="CM2CON__CCH">
         <value caption="CxIN4-" name="" value="0x3" />
         <value caption="CxIN3-" name="" value="0x2" />
         <value caption="CxIN2-" name="" value="0x1" />
         <value caption="CxIN1-" name="" value="0x0" />
      </value-group>
      <value-group caption="Op amp/Comparator Reference Select bit" name="CM2CON__CREF">
         <value caption="VIN+ input connects to internal CDAC2 output voltage" name="" value="0x1" />
         <value caption="VIN+ input connects to CxIN1+ pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger/Event Polarity Select bits" name="CM2CON__EVPOL">
         <value caption="Trigger/Event generated on any change of the comparator output" name="" value="0x3" />
         <value caption="(When CPOL is 0) Trigger/Event generated only on high-to-low transition of the polarity-selected comparator output / (When CPOL is 1) Trigger/Event generated only on low-to-high transition of the polarity-selected comparator output" name="" value="0x2" />
         <value caption="(When CPOL is 0) Trigger/Event generated only on low-to-high transition of the polarity-selected comparator output / (When CPOL is 1) Trigger/Event generated only on high-to-low transition of the polarity-selected comparator output" name="" value="0x1" />
         <value caption="Trigger/Event generation is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output bit" name="CM2CON__COUT">
         <value caption="(When CPOL is 0) VIN+ greater than VTH+ / (When CPOL is 1) VIN+  VTH+ / (When CPOL is 1) VIN+ less than VTH-" name="" value="0x1" />
         <value caption="(When CPOL is 0) VIN+  VTH-" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Event bit" name="CM2CON__CEVT">
         <value caption="Comparator event according to EVPOL bit settings occurred" name="" value="0x1" />
         <value caption="Comparator event did not occur" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Low-Power Mode Select bit" name="CM2CON__OPLPWR">
         <value caption="Op-amp operating in low power mode (1/10 power, slower response, Bandwidth = 10Mhz)" name="" value="0x1" />
         <value caption="Op-amp operating in normal power mode, (10Mhz = Bandwidth = 100Mhz)" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output Polarity Select bit" name="CM2CON__CPOL">
         <value caption="Comparator output is inverted" name="" value="0x1" />
         <value caption="Comparator output is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output Enable bit" name="CM2CON__COE">
         <value caption="Comparator output is present on the CxOUT pin" name="" value="0x1" />
         <value caption="Comparator output is internal only" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Enable bit" name="CM2CON__ON">
         <value caption="Comparator is enabled" name="" value="0x1" />
         <value caption="Comparator is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output Filter Clock Divide Select bits" name="CM2CON__CFDIV">
         <value caption="1:128 Clock Divide" name="" value="0x7" />
         <value caption="1:64 Clock Divide" name="" value="0x6" />
         <value caption="1:32 Clock Divide" name="" value="0x5" />
         <value caption="1:16 Clock Divide" name="" value="0x4" />
         <value caption="1:8 Clock Divide" name="" value="0x3" />
         <value caption="1:4 Clock Divide" name="" value="0x2" />
         <value caption="1:2 Clock Divide" name="" value="0x1" />
         <value caption="1:1 Clock Divide" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output Digital Filter Enable bit" name="CM2CON__CFLTREN">
         <value caption="Digital Filters enabled" name="" value="0x1" />
         <value caption="Digital Filters disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output Filter Clock Source Select bits" name="CM2CON__CFSEL">
         <value caption="PBCLK2/Timer5 Period Value (PR5)" name="" value="0x7" />
         <value caption="PBCLK2/Timer4 Period Value (PR4)" name="" value="0x6" />
         <value caption="PBCLK2/Timer3 Period Value (PR3)" name="" value="0x5" />
         <value caption="PBCLK2/Timer2 Period Value (PR2)" name="" value="0x4" />
         <value caption="REFCLK3 Clock" name="" value="0x3" />
         <value caption="PWM Secondary Special Event" name="" value="0x2" />
         <value caption="PPBCLK2 Clock" name="" value="0x1" />
         <value caption="SYSCLK Clock" name="" value="0x0" />
      </value-group>
      <value-group caption="Hysteresis Selection bits" name="CM2CON__HYSSEL">
         <value caption="Set highest hysteresis level (Typical 45 mV)" name="" value="0x3" />
         <value caption="Set medium hysteresis level (Typical 30 mV)" name="" value="0x2" />
         <value caption="Set lowest hysteresis level (Typical 15 mV)" name="" value="0x1" />
         <value caption="No hysteresis selected." name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Hysteresis Polarity Selection" name="CM2CON__HYSPOL">
         <value caption="Hysteresis on falling edge, rising edge is accurate" name="" value="0x1" />
         <value caption="Hysteresis on rising edge, falling edge is accurate" name="" value="0x0" />
      </value-group>
      <value-group caption="Op amp Fixed Gain Enable bit" name="CM2CON__ENPGA">
         <value caption="Op amp is operating in Fixed Gain 1X mode" name="" value="0x1" />
         <value caption="Op amp is operating in Open Loop mode (default)" name="" value="0x0" />
      </value-group>
      <value-group caption="Op amp Enable bit" name="CM2CON__OPAON">
         <value caption="Op amp enabled and connected to pin" name="" value="0x1" />
         <value caption="Op amp disabled and pin is released to other functions" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Channel Select bits" name="CM3CON__CCH">
         <value caption="CxIN4-" name="" value="0x3" />
         <value caption="CxIN3-" name="" value="0x2" />
         <value caption="CxIN2-" name="" value="0x1" />
         <value caption="CxIN1-" name="" value="0x0" />
      </value-group>
      <value-group caption="Op amp/Comparator Reference Select bit" name="CM3CON__CREF">
         <value caption="VIN+ input connects to internal CDAC2 output voltage" name="" value="0x1" />
         <value caption="VIN+ input connects to CxIN1+ pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger/Event Polarity Select bits" name="CM3CON__EVPOL">
         <value caption="Trigger/Event generated on any change of the comparator output" name="" value="0x3" />
         <value caption="(When CPOL is 0) Trigger/Event generated only on high-to-low transition of the polarity-selected comparator output / (When CPOL is 1) Trigger/Event generated only on low-to-high transition of the polarity-selected comparator output" name="" value="0x2" />
         <value caption="(When CPOL is 0) Trigger/Event generated only on low-to-high transition of the polarity-selected comparator output / (When CPOL is 1) Trigger/Event generated only on high-to-low transition of the polarity-selected comparator output" name="" value="0x1" />
         <value caption="Trigger/Event generation is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output bit" name="CM3CON__COUT">
         <value caption="(When CPOL is 0) VIN+ greater than VTH+ / (When CPOL is 1) VIN+  VTH+ / (When CPOL is 1) VIN+ less than VTH-" name="" value="0x1" />
         <value caption="(When CPOL is 0) VIN+  VTH-" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Event bit" name="CM3CON__CEVT">
         <value caption="Comparator event according to EVPOL bit settings occurred" name="" value="0x1" />
         <value caption="Comparator event did not occur" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Low-Power Mode Select bit" name="CM3CON__OPLPWR">
         <value caption="Op-amp operating in low power mode (1/10 power, slower response, Bandwidth = 10Mhz)" name="" value="0x1" />
         <value caption="Op-amp operating in normal power mode, (10Mhz = Bandwidth = 100Mhz)" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output Polarity Select bit" name="CM3CON__CPOL">
         <value caption="Comparator output is inverted" name="" value="0x1" />
         <value caption="Comparator output is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output Enable bit" name="CM3CON__COE">
         <value caption="Comparator output is present on the CxOUT pin" name="" value="0x1" />
         <value caption="Comparator output is internal only" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Enable bit" name="CM3CON__ON">
         <value caption="Comparator is enabled" name="" value="0x1" />
         <value caption="Comparator is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output Filter Clock Divide Select bits" name="CM3CON__CFDIV">
         <value caption="1:128 Clock Divide" name="" value="0x7" />
         <value caption="1:64 Clock Divide" name="" value="0x6" />
         <value caption="1:32 Clock Divide" name="" value="0x5" />
         <value caption="1:16 Clock Divide" name="" value="0x4" />
         <value caption="1:8 Clock Divide" name="" value="0x3" />
         <value caption="1:4 Clock Divide" name="" value="0x2" />
         <value caption="1:2 Clock Divide" name="" value="0x1" />
         <value caption="1:1 Clock Divide" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output Digital Filter Enable bit" name="CM3CON__CFLTREN">
         <value caption="Digital Filters enabled" name="" value="0x1" />
         <value caption="Digital Filters disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output Filter Clock Source Select bits" name="CM3CON__CFSEL">
         <value caption="PBCLK2/Timer5 Period Value (PR5)" name="" value="0x7" />
         <value caption="PBCLK2/Timer4 Period Value (PR4)" name="" value="0x6" />
         <value caption="PBCLK2/Timer3 Period Value (PR3)" name="" value="0x5" />
         <value caption="PBCLK2/Timer2 Period Value (PR2)" name="" value="0x4" />
         <value caption="REFCLK3 Clock" name="" value="0x3" />
         <value caption="PWM Secondary Special Event" name="" value="0x2" />
         <value caption="PPBCLK2 Clock" name="" value="0x1" />
         <value caption="SYSCLK Clock" name="" value="0x0" />
      </value-group>
      <value-group caption="Hysteresis Selection bits" name="CM3CON__HYSSEL">
         <value caption="Set highest hysteresis level (Typical 45 mV)" name="" value="0x3" />
         <value caption="Set medium hysteresis level (Typical 30 mV)" name="" value="0x2" />
         <value caption="Set lowest hysteresis level (Typical 15 mV)" name="" value="0x1" />
         <value caption="No hysteresis selected." name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Hysteresis Polarity Selection" name="CM3CON__HYSPOL">
         <value caption="Hysteresis on falling edge, rising edge is accurate" name="" value="0x1" />
         <value caption="Hysteresis on rising edge, falling edge is accurate" name="" value="0x0" />
      </value-group>
      <value-group caption="Op amp Fixed Gain Enable bit" name="CM3CON__ENPGA">
         <value caption="Op amp is operating in Fixed Gain 1X mode" name="" value="0x1" />
         <value caption="Op amp is operating in Open Loop mode (default)" name="" value="0x0" />
      </value-group>
      <value-group caption="Op amp Enable bit" name="CM3CON__OPAON">
         <value caption="Op amp enabled and connected to pin" name="" value="0x1" />
         <value caption="Op amp disabled and pin is released to other functions" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Channel Select bits" name="CM4CON__CCH">
         <value caption="CxIN4-" name="" value="0x3" />
         <value caption="CxIN3-" name="" value="0x2" />
         <value caption="CxIN2-" name="" value="0x1" />
         <value caption="CxIN1-" name="" value="0x0" />
      </value-group>
      <value-group caption="Op amp/Comparator Reference Select bit" name="CM4CON__CREF">
         <value caption="VIN+ input connects to internal CDAC2 output voltage" name="" value="0x1" />
         <value caption="VIN+ input connects to CxIN1+ pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger/Event Polarity Select bits" name="CM4CON__EVPOL">
         <value caption="Trigger/Event generated on any change of the comparator output" name="" value="0x3" />
         <value caption="(When CPOL is 0) Trigger/Event generated only on high-to-low transition of the polarity-selected comparator output / (When CPOL is 1) Trigger/Event generated only on low-to-high transition of the polarity-selected comparator output" name="" value="0x2" />
         <value caption="(When CPOL is 0) Trigger/Event generated only on low-to-high transition of the polarity-selected comparator output / (When CPOL is 1) Trigger/Event generated only on high-to-low transition of the polarity-selected comparator output" name="" value="0x1" />
         <value caption="Trigger/Event generation is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output bit" name="CM4CON__COUT">
         <value caption="(When CPOL is 0) VIN+ greater than VTH+ / (When CPOL is 1) VIN+  VTH+ / (When CPOL is 1) VIN+ less than VTH-" name="" value="0x1" />
         <value caption="(When CPOL is 0) VIN+  VTH-" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Event bit" name="CM4CON__CEVT">
         <value caption="Comparator event according to EVPOL bit settings occurred" name="" value="0x1" />
         <value caption="Comparator event did not occur" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Low-Power Mode Select bit" name="CM4CON__OPLPWR">
         <value caption="Op-amp operating in low power mode (1/10 power, slower response, Bandwidth = 10Mhz)" name="" value="0x1" />
         <value caption="Op-amp operating in normal power mode, (10Mhz = Bandwidth = 100Mhz)" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output Polarity Select bit" name="CM4CON__CPOL">
         <value caption="Comparator output is inverted" name="" value="0x1" />
         <value caption="Comparator output is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output Enable bit" name="CM4CON__COE">
         <value caption="Comparator output is present on the CxOUT pin" name="" value="0x1" />
         <value caption="Comparator output is internal only" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Enable bit" name="CM4CON__ON">
         <value caption="Comparator is enabled" name="" value="0x1" />
         <value caption="Comparator is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output Filter Clock Divide Select bits" name="CM4CON__CFDIV">
         <value caption="1:128 Clock Divide" name="" value="0x7" />
         <value caption="1:64 Clock Divide" name="" value="0x6" />
         <value caption="1:32 Clock Divide" name="" value="0x5" />
         <value caption="1:16 Clock Divide" name="" value="0x4" />
         <value caption="1:8 Clock Divide" name="" value="0x3" />
         <value caption="1:4 Clock Divide" name="" value="0x2" />
         <value caption="1:2 Clock Divide" name="" value="0x1" />
         <value caption="1:1 Clock Divide" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output Digital Filter Enable bit" name="CM4CON__CFLTREN">
         <value caption="Digital Filters enabled" name="" value="0x1" />
         <value caption="Digital Filters disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output Filter Clock Source Select bits" name="CM4CON__CFSEL">
         <value caption="PBCLK2/Timer5 Period Value (PR5)" name="" value="0x7" />
         <value caption="PBCLK2/Timer4 Period Value (PR4)" name="" value="0x6" />
         <value caption="PBCLK2/Timer3 Period Value (PR3)" name="" value="0x5" />
         <value caption="PBCLK2/Timer2 Period Value (PR2)" name="" value="0x4" />
         <value caption="REFCLK3 Clock" name="" value="0x3" />
         <value caption="PWM Secondary Special Event" name="" value="0x2" />
         <value caption="PPBCLK2 Clock" name="" value="0x1" />
         <value caption="SYSCLK Clock" name="" value="0x0" />
      </value-group>
      <value-group caption="Hysteresis Selection bits" name="CM4CON__HYSSEL">
         <value caption="Set highest hysteresis level (Typical 45 mV)" name="" value="0x3" />
         <value caption="Set medium hysteresis level (Typical 30 mV)" name="" value="0x2" />
         <value caption="Set lowest hysteresis level (Typical 15 mV)" name="" value="0x1" />
         <value caption="No hysteresis selected." name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Hysteresis Polarity Selection" name="CM4CON__HYSPOL">
         <value caption="Hysteresis on falling edge, rising edge is accurate" name="" value="0x1" />
         <value caption="Hysteresis on rising edge, falling edge is accurate" name="" value="0x0" />
      </value-group>
      <value-group caption="Op amp Fixed Gain Enable bit" name="CM4CON__ENPGA">
         <value caption="Op amp is operating in Fixed Gain 1X mode" name="" value="0x1" />
         <value caption="Op amp is operating in Open Loop mode (default)" name="" value="0x0" />
      </value-group>
      <value-group caption="Op amp Enable bit" name="CM4CON__OPAON">
         <value caption="Op amp enabled and connected to pin" name="" value="0x1" />
         <value caption="Op amp disabled and pin is released to other functions" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Channel Select bits" name="CM5CON__CCH">
         <value caption="CxIN4-" name="" value="0x3" />
         <value caption="CxIN3-" name="" value="0x2" />
         <value caption="CxIN2-" name="" value="0x1" />
         <value caption="CxIN1-" name="" value="0x0" />
      </value-group>
      <value-group caption="Op amp/Comparator Reference Select bit" name="CM5CON__CREF">
         <value caption="VIN+ input connects to internal CDAC2 output voltage" name="" value="0x1" />
         <value caption="VIN+ input connects to CxIN1+ pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger/Event Polarity Select bits" name="CM5CON__EVPOL">
         <value caption="Trigger/Event generated on any change of the comparator output" name="" value="0x3" />
         <value caption="(When CPOL is 0) Trigger/Event generated only on high-to-low transition of the polarity-selected comparator output / (When CPOL is 1) Trigger/Event generated only on low-to-high transition of the polarity-selected comparator output" name="" value="0x2" />
         <value caption="(When CPOL is 0) Trigger/Event generated only on low-to-high transition of the polarity-selected comparator output / (When CPOL is 1) Trigger/Event generated only on high-to-low transition of the polarity-selected comparator output" name="" value="0x1" />
         <value caption="Trigger/Event generation is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output bit" name="CM5CON__COUT">
         <value caption="(When CPOL is 0) VIN+ greater than VTH+ / (When CPOL is 1) VIN+  VTH+ / (When CPOL is 1) VIN+ less than VTH-" name="" value="0x1" />
         <value caption="(When CPOL is 0) VIN+  VTH-" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Event bit" name="CM5CON__CEVT">
         <value caption="Comparator event according to EVPOL bit settings occurred" name="" value="0x1" />
         <value caption="Comparator event did not occur" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Low-Power Mode Select bit" name="CM5CON__OPLPWR">
         <value caption="Op-amp operating in low power mode (1/10 power, slower response, Bandwidth = 10Mhz)" name="" value="0x1" />
         <value caption="Op-amp operating in normal power mode, (10Mhz = Bandwidth = 100Mhz)" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output Polarity Select bit" name="CM5CON__CPOL">
         <value caption="Comparator output is inverted" name="" value="0x1" />
         <value caption="Comparator output is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output Enable bit" name="CM5CON__COE">
         <value caption="Comparator output is present on the CxOUT pin" name="" value="0x1" />
         <value caption="Comparator output is internal only" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Enable bit" name="CM5CON__ON">
         <value caption="Comparator is enabled" name="" value="0x1" />
         <value caption="Comparator is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output Filter Clock Divide Select bits" name="CM5CON__CFDIV">
         <value caption="1:128 Clock Divide" name="" value="0x7" />
         <value caption="1:64 Clock Divide" name="" value="0x6" />
         <value caption="1:32 Clock Divide" name="" value="0x5" />
         <value caption="1:16 Clock Divide" name="" value="0x4" />
         <value caption="1:8 Clock Divide" name="" value="0x3" />
         <value caption="1:4 Clock Divide" name="" value="0x2" />
         <value caption="1:2 Clock Divide" name="" value="0x1" />
         <value caption="1:1 Clock Divide" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output Digital Filter Enable bit" name="CM5CON__CFLTREN">
         <value caption="Digital Filters enabled" name="" value="0x1" />
         <value caption="Digital Filters disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Output Filter Clock Source Select bits" name="CM5CON__CFSEL">
         <value caption="PBCLK2/Timer5 Period Value (PR5)" name="" value="0x7" />
         <value caption="PBCLK2/Timer4 Period Value (PR4)" name="" value="0x6" />
         <value caption="PBCLK2/Timer3 Period Value (PR3)" name="" value="0x5" />
         <value caption="PBCLK2/Timer2 Period Value (PR2)" name="" value="0x4" />
         <value caption="REFCLK3 Clock" name="" value="0x3" />
         <value caption="PWM Secondary Special Event" name="" value="0x2" />
         <value caption="PPBCLK2 Clock" name="" value="0x1" />
         <value caption="SYSCLK Clock" name="" value="0x0" />
      </value-group>
      <value-group caption="Hysteresis Selection bits" name="CM5CON__HYSSEL">
         <value caption="Set highest hysteresis level (Typical 45 mV)" name="" value="0x3" />
         <value caption="Set medium hysteresis level (Typical 30 mV)" name="" value="0x2" />
         <value caption="Set lowest hysteresis level (Typical 15 mV)" name="" value="0x1" />
         <value caption="No hysteresis selected." name="" value="0x0" />
      </value-group>
      <value-group caption="Comparator Hysteresis Polarity Selection" name="CM5CON__HYSPOL">
         <value caption="Hysteresis on falling edge, rising edge is accurate" name="" value="0x1" />
         <value caption="Hysteresis on rising edge, falling edge is accurate" name="" value="0x0" />
      </value-group>
      <value-group caption="Op amp Fixed Gain Enable bit" name="CM5CON__ENPGA">
         <value caption="Op amp is operating in Fixed Gain 1X mode" name="" value="0x1" />
         <value caption="Op amp is operating in Open Loop mode (default)" name="" value="0x0" />
      </value-group>
      <value-group caption="Op amp Enable bit" name="CM5CON__OPAON">
         <value caption="Op amp enabled and connected to pin" name="" value="0x1" />
         <value caption="Op amp disabled and pin is released to other functions" name="" value="0x0" />
      </value-group>
      <value-group caption="AND Gate A Inverted Input Enable bit" name="CM1MSKCON__AANEN">
         <value caption="A input (inverted) enabled as input to AND gate" name="" value="0x1" />
         <value caption="A input (inverted) disabled as input to AND gate" name="" value="0x0" />
      </value-group>
      <value-group caption="AND Gate A Input Enable bit" name="CM1MSKCON__AAEN">
         <value caption="A input enabled as input to AND gate" name="" value="0x1" />
         <value caption="A input disabled as input to AND gate" name="" value="0x0" />
      </value-group>
      <value-group caption="AND Gate B Inverted Input Enable bit" name="CM1MSKCON__ABNEN">
         <value caption="B input (inverted) enabled as input to AND gate" name="" value="0x1" />
         <value caption="B input (inverted) disabled as input to AND gate" name="" value="0x0" />
      </value-group>
      <value-group caption="AND Gate B Input Enable bit" name="CM1MSKCON__ABEN">
         <value caption="B input enabled as input to AND gate" name="" value="0x1" />
         <value caption="B input disabled as input to AND gate" name="" value="0x0" />
      </value-group>
      <value-group caption="AND Gate C Inverted Input Enable bit" name="CM1MSKCON__ACNEN">
         <value caption="C input (inverted) enabled as input to AND gate" name="" value="0x1" />
         <value caption="C input (inverted) disabled as input to AND gate" name="" value="0x0" />
      </value-group>
      <value-group caption="AND Gate C Input Enable bit" name="CM1MSKCON__ACEN">
         <value caption="C input enabled as input to AND gate" name="" value="0x1" />
         <value caption="C input disabled as input to AND gate" name="" value="0x0" />
      </value-group>
      <value-group caption="Positive AND Gate Output Select bit" name="CM1MSKCON__PAGS">
         <value caption="The positive output of the AND gate to the OR gate is enabled" name="" value="0x1" />
         <value caption="The positive output of the AND gate to the OR gate is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Negative AND Gate Output Select bit" name="CM1MSKCON__NAGS">
         <value caption="The negative (inverted) output of the AND gate to the OR gate is enabled" name="" value="0x1" />
         <value caption="The negative (inverted) output of the AND gate to the OR gate is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="OR Gate A Input Inverted Enable bit" name="CM1MSKCON__OANEN">
         <value caption="A input (inverted) enabled as input to OR gate" name="" value="0x1" />
         <value caption="A input (inverted) disabled as input to OR gate" name="" value="0x0" />
      </value-group>
      <value-group caption="OR Gate A Input Enable bit" name="CM1MSKCON__OAEN">
         <value caption="A input enabled as input to OR gate" name="" value="0x1" />
         <value caption="A input disabled as input to OR gate" name="" value="0x0" />
      </value-group>
      <value-group caption="OR Gate B Input Inverted Enable bit" name="CM1MSKCON__OBNEN">
         <value caption="B input (inverted) enabled as input to OR gate" name="" value="0x1" />
         <value caption="B input (inverted) disabled as input to OR gate" name="" value="0x0" />
      </value-group>
      <value-group caption="OR Gate B Input Enable bit" name="CM1MSKCON__OBEN">
         <value caption="B input enabled as input to OR gate" name="" value="0x1" />
         <value caption="B input disabled as input to OR gate" name="" value="0x0" />
      </value-group>
      <value-group caption="OR Gate C Input Inverted Enable bit" name="CM1MSKCON__OCNEN">
         <value caption="C input (inverted) enabled as input to OR gate" name="" value="0x1" />
         <value caption="C input (inverted) disabled as input to OR gate" name="" value="0x0" />
      </value-group>
      <value-group caption="OR Gate C Input Enable bit" name="CM1MSKCON__OCEN">
         <value caption="C input enabled as input to OR gate" name="" value="0x1" />
         <value caption="C input disabled as input to OR gate" name="" value="0x0" />
      </value-group>
      <value-group caption="High or Low Level Masking Select bit" name="CM1MSKCON__HLMS">
         <value caption="The comparator deasserted state is 1" name="" value="0x1" />
         <value caption="The comparator deasserted state is 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Mask A Input Select bits" name="CM1MSKCON__SELSRCA">
         <value caption="FLT4 pin" name="" value="0xf" />
         <value caption="FLT2 pin" name="" value="0xe" />
         <value caption="PWM5L" name="" value="0xd" />
         <value caption="PWM4L" name="" value="0xc" />
         <value caption="PWM3L" name="" value="0xb" />
         <value caption="PWM2L" name="" value="0xa" />
         <value caption="PWM1L" name="" value="0x9" />
         <value caption="PWM9H" name="" value="0x8" />
         <value caption="PWM8H" name="" value="0x7" />
         <value caption="PWM7H" name="" value="0x6" />
         <value caption="PWM6H" name="" value="0x5" />
         <value caption="PWM5H" name="" value="0x4" />
         <value caption="PWM4H" name="" value="0x3" />
         <value caption="PWM3H" name="" value="0x2" />
         <value caption="PWM2H" name="" value="0x1" />
         <value caption="PWM1H" name="" value="0x0" />
      </value-group>
      <value-group caption="Mask B Input Select bits" name="CM1MSKCON__SELSRCB">
         <value caption="FLT4 pin" name="" value="0xf" />
         <value caption="FLT2 pin" name="" value="0xe" />
         <value caption="PWM5L" name="" value="0xd" />
         <value caption="PWM4L" name="" value="0xc" />
         <value caption="PWM3L" name="" value="0xb" />
         <value caption="PWM2L" name="" value="0xa" />
         <value caption="PWM1L" name="" value="0x9" />
         <value caption="PWM9H" name="" value="0x8" />
         <value caption="PWM8H" name="" value="0x7" />
         <value caption="PWM7H" name="" value="0x6" />
         <value caption="PWM6H" name="" value="0x5" />
         <value caption="PWM5H" name="" value="0x4" />
         <value caption="PWM4H" name="" value="0x3" />
         <value caption="PWM3H" name="" value="0x2" />
         <value caption="PWM2H" name="" value="0x1" />
         <value caption="PWM1H" name="" value="0x0" />
      </value-group>
      <value-group caption="Mask C Input Select bits" name="CM1MSKCON__SELSRCC">
         <value caption="FLT4 pin" name="" value="0xf" />
         <value caption="FLT2 pin" name="" value="0xe" />
         <value caption="PWM5L" name="" value="0xd" />
         <value caption="PWM4L" name="" value="0xc" />
         <value caption="PWM3L" name="" value="0xb" />
         <value caption="PWM2L" name="" value="0xa" />
         <value caption="PWM1L" name="" value="0x9" />
         <value caption="PWM9H" name="" value="0x8" />
         <value caption="PWM8H" name="" value="0x7" />
         <value caption="PWM7H" name="" value="0x6" />
         <value caption="PWM6H" name="" value="0x5" />
         <value caption="PWM5H" name="" value="0x4" />
         <value caption="PWM4H" name="" value="0x3" />
         <value caption="PWM3H" name="" value="0x2" />
         <value caption="PWM2H" name="" value="0x1" />
         <value caption="PWM1H" name="" value="0x0" />
      </value-group>
      <value-group caption="AND Gate A Inverted Input Enable bit" name="CM2MSKCON__AANEN">
         <value caption="A input (inverted) enabled as input to AND gate" name="" value="0x1" />
         <value caption="A input (inverted) disabled as input to AND gate" name="" value="0x0" />
      </value-group>
      <value-group caption="AND Gate A Input Enable bit" name="CM2MSKCON__AAEN">
         <value caption="A input enabled as input to AND gate" name="" value="0x1" />
         <value caption="A input disabled as input to AND gate" name="" value="0x0" />
      </value-group>
      <value-group caption="AND Gate B Inverted Input Enable bit" name="CM2MSKCON__ABNEN">
         <value caption="B input (inverted) enabled as input to AND gate" name="" value="0x1" />
         <value caption="B input (inverted) disabled as input to AND gate" name="" value="0x0" />
      </value-group>
      <value-group caption="AND Gate B Input Enable bit" name="CM2MSKCON__ABEN">
         <value caption="B input enabled as input to AND gate" name="" value="0x1" />
         <value caption="B input disabled as input to AND gate" name="" value="0x0" />
      </value-group>
      <value-group caption="AND Gate C Inverted Input Enable bit" name="CM2MSKCON__ACNEN">
         <value caption="C input (inverted) enabled as input to AND gate" name="" value="0x1" />
         <value caption="C input (inverted) disabled as input to AND gate" name="" value="0x0" />
      </value-group>
      <value-group caption="AND Gate C Input Enable bit" name="CM2MSKCON__ACEN">
         <value caption="C input enabled as input to AND gate" name="" value="0x1" />
         <value caption="C input disabled as input to AND gate" name="" value="0x0" />
      </value-group>
      <value-group caption="Positive AND Gate Output Select bit" name="CM2MSKCON__PAGS">
         <value caption="The positive output of the AND gate to the OR gate is enabled" name="" value="0x1" />
         <value caption="The positive output of the AND gate to the OR gate is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Negative AND Gate Output Select bit" name="CM2MSKCON__NAGS">
         <value caption="The negative (inverted) output of the AND gate to the OR gate is enabled" name="" value="0x1" />
         <value caption="The negative (inverted) output of the AND gate to the OR gate is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="OR Gate A Input Inverted Enable bit" name="CM2MSKCON__OANEN">
         <value caption="A input (inverted) enabled as input to OR gate" name="" value="0x1" />
         <value caption="A input (inverted) disabled as input to OR gate" name="" value="0x0" />
      </value-group>
      <value-group caption="OR Gate A Input Enable bit" name="CM2MSKCON__OAEN">
         <value caption="A input enabled as input to OR gate" name="" value="0x1" />
         <value caption="A input disabled as input to OR gate" name="" value="0x0" />
      </value-group>
      <value-group caption="OR Gate B Input Inverted Enable bit" name="CM2MSKCON__OBNEN">
         <value caption="B input (inverted) enabled as input to OR gate" name="" value="0x1" />
         <value caption="B input (inverted) disabled as input to OR gate" name="" value="0x0" />
      </value-group>
      <value-group caption="OR Gate B Input Enable bit" name="CM2MSKCON__OBEN">
         <value caption="B input enabled as input to OR gate" name="" value="0x1" />
         <value caption="B input disabled as input to OR gate" name="" value="0x0" />
      </value-group>
      <value-group caption="OR Gate C Input Inverted Enable bit" name="CM2MSKCON__OCNEN">
         <value caption="C input (inverted) enabled as input to OR gate" name="" value="0x1" />
         <value caption="C input (inverted) disabled as input to OR gate" name="" value="0x0" />
      </value-group>
      <value-group caption="OR Gate C Input Enable bit" name="CM2MSKCON__OCEN">
         <value caption="C input enabled as input to OR gate" name="" value="0x1" />
         <value caption="C input disabled as input to OR gate" name="" value="0x0" />
      </value-group>
      <value-group caption="High or Low Level Masking Select bit" name="CM2MSKCON__HLMS">
         <value caption="The comparator deasserted state is 1" name="" value="0x1" />
         <value caption="The comparator deasserted state is 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Mask A Input Select bits" name="CM2MSKCON__SELSRCA">
         <value caption="FLT4 pin" name="" value="0xf" />
         <value caption="FLT2 pin" name="" value="0xe" />
         <value caption="PWM5L" name="" value="0xd" />
         <value caption="PWM4L" name="" value="0xc" />
         <value caption="PWM3L" name="" value="0xb" />
         <value caption="PWM2L" name="" value="0xa" />
         <value caption="PWM1L" name="" value="0x9" />
         <value caption="PWM9H" name="" value="0x8" />
         <value caption="PWM8H" name="" value="0x7" />
         <value caption="PWM7H" name="" value="0x6" />
         <value caption="PWM6H" name="" value="0x5" />
         <value caption="PWM5H" name="" value="0x4" />
         <value caption="PWM4H" name="" value="0x3" />
         <value caption="PWM3H" name="" value="0x2" />
         <value caption="PWM2H" name="" value="0x1" />
         <value caption="PWM1H" name="" value="0x0" />
      </value-group>
      <value-group caption="Mask B Input Select bits" name="CM2MSKCON__SELSRCB">
         <value caption="FLT4 pin" name="" value="0xf" />
         <value caption="FLT2 pin" name="" value="0xe" />
         <value caption="PWM5L" name="" value="0xd" />
         <value caption="PWM4L" name="" value="0xc" />
         <value caption="PWM3L" name="" value="0xb" />
         <value caption="PWM2L" name="" value="0xa" />
         <value caption="PWM1L" name="" value="0x9" />
         <value caption="PWM9H" name="" value="0x8" />
         <value caption="PWM8H" name="" value="0x7" />
         <value caption="PWM7H" name="" value="0x6" />
         <value caption="PWM6H" name="" value="0x5" />
         <value caption="PWM5H" name="" value="0x4" />
         <value caption="PWM4H" name="" value="0x3" />
         <value caption="PWM3H" name="" value="0x2" />
         <value caption="PWM2H" name="" value="0x1" />
         <value caption="PWM1H" name="" value="0x0" />
      </value-group>
      <value-group caption="Mask C Input Select bits" name="CM2MSKCON__SELSRCC">
         <value caption="FLT4 pin" name="" value="0xf" />
         <value caption="FLT2 pin" name="" value="0xe" />
         <value caption="PWM5L" name="" value="0xd" />
         <value caption="PWM4L" name="" value="0xc" />
         <value caption="PWM3L" name="" value="0xb" />
         <value caption="PWM2L" name="" value="0xa" />
         <value caption="PWM1L" name="" value="0x9" />
         <value caption="PWM9H" name="" value="0x8" />
         <value caption="PWM8H" name="" value="0x7" />
         <value caption="PWM7H" name="" value="0x6" />
         <value caption="PWM6H" name="" value="0x5" />
         <value caption="PWM5H" name="" value="0x4" />
         <value caption="PWM4H" name="" value="0x3" />
         <value caption="PWM3H" name="" value="0x2" />
         <value caption="PWM2H" name="" value="0x1" />
         <value caption="PWM1H" name="" value="0x0" />
      </value-group>
      <value-group caption="AND Gate A Inverted Input Enable bit" name="CM3MSKCON__AANEN">
         <value caption="A input (inverted) enabled as input to AND gate" name="" value="0x1" />
         <value caption="A input (inverted) disabled as input to AND gate" name="" value="0x0" />
      </value-group>
      <value-group caption="AND Gate A Input Enable bit" name="CM3MSKCON__AAEN">
         <value caption="A input enabled as input to AND gate" name="" value="0x1" />
         <value caption="A input disabled as input to AND gate" name="" value="0x0" />
      </value-group>
      <value-group caption="AND Gate B Inverted Input Enable bit" name="CM3MSKCON__ABNEN">
         <value caption="B input (inverted) enabled as input to AND gate" name="" value="0x1" />
         <value caption="B input (inverted) disabled as input to AND gate" name="" value="0x0" />
      </value-group>
      <value-group caption="AND Gate B Input Enable bit" name="CM3MSKCON__ABEN">
         <value caption="B input enabled as input to AND gate" name="" value="0x1" />
         <value caption="B input disabled as input to AND gate" name="" value="0x0" />
      </value-group>
      <value-group caption="AND Gate C Inverted Input Enable bit" name="CM3MSKCON__ACNEN">
         <value caption="C input (inverted) enabled as input to AND gate" name="" value="0x1" />
         <value caption="C input (inverted) disabled as input to AND gate" name="" value="0x0" />
      </value-group>
      <value-group caption="AND Gate C Input Enable bit" name="CM3MSKCON__ACEN">
         <value caption="C input enabled as input to AND gate" name="" value="0x1" />
         <value caption="C input disabled as input to AND gate" name="" value="0x0" />
      </value-group>
      <value-group caption="Positive AND Gate Output Select bit" name="CM3MSKCON__PAGS">
         <value caption="The positive output of the AND gate to the OR gate is enabled" name="" value="0x1" />
         <value caption="The positive output of the AND gate to the OR gate is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Negative AND Gate Output Select bit" name="CM3MSKCON__NAGS">
         <value caption="The negative (inverted) output of the AND gate to the OR gate is enabled" name="" value="0x1" />
         <value caption="The negative (inverted) output of the AND gate to the OR gate is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="OR Gate A Input Inverted Enable bit" name="CM3MSKCON__OANEN">
         <value caption="A input (inverted) enabled as input to OR gate" name="" value="0x1" />
         <value caption="A input (inverted) disabled as input to OR gate" name="" value="0x0" />
      </value-group>
      <value-group caption="OR Gate A Input Enable bit" name="CM3MSKCON__OAEN">
         <value caption="A input enabled as input to OR gate" name="" value="0x1" />
         <value caption="A input disabled as input to OR gate" name="" value="0x0" />
      </value-group>
      <value-group caption="OR Gate B Input Inverted Enable bit" name="CM3MSKCON__OBNEN">
         <value caption="B input (inverted) enabled as input to OR gate" name="" value="0x1" />
         <value caption="B input (inverted) disabled as input to OR gate" name="" value="0x0" />
      </value-group>
      <value-group caption="OR Gate B Input Enable bit" name="CM3MSKCON__OBEN">
         <value caption="B input enabled as input to OR gate" name="" value="0x1" />
         <value caption="B input disabled as input to OR gate" name="" value="0x0" />
      </value-group>
      <value-group caption="OR Gate C Input Inverted Enable bit" name="CM3MSKCON__OCNEN">
         <value caption="C input (inverted) enabled as input to OR gate" name="" value="0x1" />
         <value caption="C input (inverted) disabled as input to OR gate" name="" value="0x0" />
      </value-group>
      <value-group caption="OR Gate C Input Enable bit" name="CM3MSKCON__OCEN">
         <value caption="C input enabled as input to OR gate" name="" value="0x1" />
         <value caption="C input disabled as input to OR gate" name="" value="0x0" />
      </value-group>
      <value-group caption="High or Low Level Masking Select bit" name="CM3MSKCON__HLMS">
         <value caption="The comparator deasserted state is 1" name="" value="0x1" />
         <value caption="The comparator deasserted state is 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Mask A Input Select bits" name="CM3MSKCON__SELSRCA">
         <value caption="FLT4 pin" name="" value="0xf" />
         <value caption="FLT2 pin" name="" value="0xe" />
         <value caption="PWM5L" name="" value="0xd" />
         <value caption="PWM4L" name="" value="0xc" />
         <value caption="PWM3L" name="" value="0xb" />
         <value caption="PWM2L" name="" value="0xa" />
         <value caption="PWM1L" name="" value="0x9" />
         <value caption="PWM9H" name="" value="0x8" />
         <value caption="PWM8H" name="" value="0x7" />
         <value caption="PWM7H" name="" value="0x6" />
         <value caption="PWM6H" name="" value="0x5" />
         <value caption="PWM5H" name="" value="0x4" />
         <value caption="PWM4H" name="" value="0x3" />
         <value caption="PWM3H" name="" value="0x2" />
         <value caption="PWM2H" name="" value="0x1" />
         <value caption="PWM1H" name="" value="0x0" />
      </value-group>
      <value-group caption="Mask B Input Select bits" name="CM3MSKCON__SELSRCB">
         <value caption="FLT4 pin" name="" value="0xf" />
         <value caption="FLT2 pin" name="" value="0xe" />
         <value caption="PWM5L" name="" value="0xd" />
         <value caption="PWM4L" name="" value="0xc" />
         <value caption="PWM3L" name="" value="0xb" />
         <value caption="PWM2L" name="" value="0xa" />
         <value caption="PWM1L" name="" value="0x9" />
         <value caption="PWM9H" name="" value="0x8" />
         <value caption="PWM8H" name="" value="0x7" />
         <value caption="PWM7H" name="" value="0x6" />
         <value caption="PWM6H" name="" value="0x5" />
         <value caption="PWM5H" name="" value="0x4" />
         <value caption="PWM4H" name="" value="0x3" />
         <value caption="PWM3H" name="" value="0x2" />
         <value caption="PWM2H" name="" value="0x1" />
         <value caption="PWM1H" name="" value="0x0" />
      </value-group>
      <value-group caption="Mask C Input Select bits" name="CM3MSKCON__SELSRCC">
         <value caption="FLT4 pin" name="" value="0xf" />
         <value caption="FLT2 pin" name="" value="0xe" />
         <value caption="PWM5L" name="" value="0xd" />
         <value caption="PWM4L" name="" value="0xc" />
         <value caption="PWM3L" name="" value="0xb" />
         <value caption="PWM2L" name="" value="0xa" />
         <value caption="PWM1L" name="" value="0x9" />
         <value caption="PWM9H" name="" value="0x8" />
         <value caption="PWM8H" name="" value="0x7" />
         <value caption="PWM7H" name="" value="0x6" />
         <value caption="PWM6H" name="" value="0x5" />
         <value caption="PWM5H" name="" value="0x4" />
         <value caption="PWM4H" name="" value="0x3" />
         <value caption="PWM3H" name="" value="0x2" />
         <value caption="PWM2H" name="" value="0x1" />
         <value caption="PWM1H" name="" value="0x0" />
      </value-group>
      <value-group caption="AND Gate A Inverted Input Enable bit" name="CM4MSKCON__AANEN">
         <value caption="A input (inverted) enabled as input to AND gate" name="" value="0x1" />
         <value caption="A input (inverted) disabled as input to AND gate" name="" value="0x0" />
      </value-group>
      <value-group caption="AND Gate A Input Enable bit" name="CM4MSKCON__AAEN">
         <value caption="A input enabled as input to AND gate" name="" value="0x1" />
         <value caption="A input disabled as input to AND gate" name="" value="0x0" />
      </value-group>
      <value-group caption="AND Gate B Inverted Input Enable bit" name="CM4MSKCON__ABNEN">
         <value caption="B input (inverted) enabled as input to AND gate" name="" value="0x1" />
         <value caption="B input (inverted) disabled as input to AND gate" name="" value="0x0" />
      </value-group>
      <value-group caption="AND Gate B Input Enable bit" name="CM4MSKCON__ABEN">
         <value caption="B input enabled as input to AND gate" name="" value="0x1" />
         <value caption="B input disabled as input to AND gate" name="" value="0x0" />
      </value-group>
      <value-group caption="AND Gate C Inverted Input Enable bit" name="CM4MSKCON__ACNEN">
         <value caption="C input (inverted) enabled as input to AND gate" name="" value="0x1" />
         <value caption="C input (inverted) disabled as input to AND gate" name="" value="0x0" />
      </value-group>
      <value-group caption="AND Gate C Input Enable bit" name="CM4MSKCON__ACEN">
         <value caption="C input enabled as input to AND gate" name="" value="0x1" />
         <value caption="C input disabled as input to AND gate" name="" value="0x0" />
      </value-group>
      <value-group caption="Positive AND Gate Output Select bit" name="CM4MSKCON__PAGS">
         <value caption="The positive output of the AND gate to the OR gate is enabled" name="" value="0x1" />
         <value caption="The positive output of the AND gate to the OR gate is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Negative AND Gate Output Select bit" name="CM4MSKCON__NAGS">
         <value caption="The negative (inverted) output of the AND gate to the OR gate is enabled" name="" value="0x1" />
         <value caption="The negative (inverted) output of the AND gate to the OR gate is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="OR Gate A Input Inverted Enable bit" name="CM4MSKCON__OANEN">
         <value caption="A input (inverted) enabled as input to OR gate" name="" value="0x1" />
         <value caption="A input (inverted) disabled as input to OR gate" name="" value="0x0" />
      </value-group>
      <value-group caption="OR Gate A Input Enable bit" name="CM4MSKCON__OAEN">
         <value caption="A input enabled as input to OR gate" name="" value="0x1" />
         <value caption="A input disabled as input to OR gate" name="" value="0x0" />
      </value-group>
      <value-group caption="OR Gate B Input Inverted Enable bit" name="CM4MSKCON__OBNEN">
         <value caption="B input (inverted) enabled as input to OR gate" name="" value="0x1" />
         <value caption="B input (inverted) disabled as input to OR gate" name="" value="0x0" />
      </value-group>
      <value-group caption="OR Gate B Input Enable bit" name="CM4MSKCON__OBEN">
         <value caption="B input enabled as input to OR gate" name="" value="0x1" />
         <value caption="B input disabled as input to OR gate" name="" value="0x0" />
      </value-group>
      <value-group caption="OR Gate C Input Inverted Enable bit" name="CM4MSKCON__OCNEN">
         <value caption="C input (inverted) enabled as input to OR gate" name="" value="0x1" />
         <value caption="C input (inverted) disabled as input to OR gate" name="" value="0x0" />
      </value-group>
      <value-group caption="OR Gate C Input Enable bit" name="CM4MSKCON__OCEN">
         <value caption="C input enabled as input to OR gate" name="" value="0x1" />
         <value caption="C input disabled as input to OR gate" name="" value="0x0" />
      </value-group>
      <value-group caption="High or Low Level Masking Select bit" name="CM4MSKCON__HLMS">
         <value caption="The comparator deasserted state is 1" name="" value="0x1" />
         <value caption="The comparator deasserted state is 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Mask A Input Select bits" name="CM4MSKCON__SELSRCA">
         <value caption="FLT4 pin" name="" value="0xf" />
         <value caption="FLT2 pin" name="" value="0xe" />
         <value caption="PWM5L" name="" value="0xd" />
         <value caption="PWM4L" name="" value="0xc" />
         <value caption="PWM3L" name="" value="0xb" />
         <value caption="PWM2L" name="" value="0xa" />
         <value caption="PWM1L" name="" value="0x9" />
         <value caption="PWM9H" name="" value="0x8" />
         <value caption="PWM8H" name="" value="0x7" />
         <value caption="PWM7H" name="" value="0x6" />
         <value caption="PWM6H" name="" value="0x5" />
         <value caption="PWM5H" name="" value="0x4" />
         <value caption="PWM4H" name="" value="0x3" />
         <value caption="PWM3H" name="" value="0x2" />
         <value caption="PWM2H" name="" value="0x1" />
         <value caption="PWM1H" name="" value="0x0" />
      </value-group>
      <value-group caption="Mask B Input Select bits" name="CM4MSKCON__SELSRCB">
         <value caption="FLT4 pin" name="" value="0xf" />
         <value caption="FLT2 pin" name="" value="0xe" />
         <value caption="PWM5L" name="" value="0xd" />
         <value caption="PWM4L" name="" value="0xc" />
         <value caption="PWM3L" name="" value="0xb" />
         <value caption="PWM2L" name="" value="0xa" />
         <value caption="PWM1L" name="" value="0x9" />
         <value caption="PWM9H" name="" value="0x8" />
         <value caption="PWM8H" name="" value="0x7" />
         <value caption="PWM7H" name="" value="0x6" />
         <value caption="PWM6H" name="" value="0x5" />
         <value caption="PWM5H" name="" value="0x4" />
         <value caption="PWM4H" name="" value="0x3" />
         <value caption="PWM3H" name="" value="0x2" />
         <value caption="PWM2H" name="" value="0x1" />
         <value caption="PWM1H" name="" value="0x0" />
      </value-group>
      <value-group caption="Mask C Input Select bits" name="CM4MSKCON__SELSRCC">
         <value caption="FLT4 pin" name="" value="0xf" />
         <value caption="FLT2 pin" name="" value="0xe" />
         <value caption="PWM5L" name="" value="0xd" />
         <value caption="PWM4L" name="" value="0xc" />
         <value caption="PWM3L" name="" value="0xb" />
         <value caption="PWM2L" name="" value="0xa" />
         <value caption="PWM1L" name="" value="0x9" />
         <value caption="PWM9H" name="" value="0x8" />
         <value caption="PWM8H" name="" value="0x7" />
         <value caption="PWM7H" name="" value="0x6" />
         <value caption="PWM6H" name="" value="0x5" />
         <value caption="PWM5H" name="" value="0x4" />
         <value caption="PWM4H" name="" value="0x3" />
         <value caption="PWM3H" name="" value="0x2" />
         <value caption="PWM2H" name="" value="0x1" />
         <value caption="PWM1H" name="" value="0x0" />
      </value-group>
      <value-group caption="AND Gate A Inverted Input Enable bit" name="CM5MSKCON__AANEN">
         <value caption="A input (inverted) enabled as input to AND gate" name="" value="0x1" />
         <value caption="A input (inverted) disabled as input to AND gate" name="" value="0x0" />
      </value-group>
      <value-group caption="AND Gate A Input Enable bit" name="CM5MSKCON__AAEN">
         <value caption="A input enabled as input to AND gate" name="" value="0x1" />
         <value caption="A input disabled as input to AND gate" name="" value="0x0" />
      </value-group>
      <value-group caption="AND Gate B Inverted Input Enable bit" name="CM5MSKCON__ABNEN">
         <value caption="B input (inverted) enabled as input to AND gate" name="" value="0x1" />
         <value caption="B input (inverted) disabled as input to AND gate" name="" value="0x0" />
      </value-group>
      <value-group caption="AND Gate B Input Enable bit" name="CM5MSKCON__ABEN">
         <value caption="B input enabled as input to AND gate" name="" value="0x1" />
         <value caption="B input disabled as input to AND gate" name="" value="0x0" />
      </value-group>
      <value-group caption="AND Gate C Inverted Input Enable bit" name="CM5MSKCON__ACNEN">
         <value caption="C input (inverted) enabled as input to AND gate" name="" value="0x1" />
         <value caption="C input (inverted) disabled as input to AND gate" name="" value="0x0" />
      </value-group>
      <value-group caption="AND Gate C Input Enable bit" name="CM5MSKCON__ACEN">
         <value caption="C input enabled as input to AND gate" name="" value="0x1" />
         <value caption="C input disabled as input to AND gate" name="" value="0x0" />
      </value-group>
      <value-group caption="Positive AND Gate Output Select bit" name="CM5MSKCON__PAGS">
         <value caption="The positive output of the AND gate to the OR gate is enabled" name="" value="0x1" />
         <value caption="The positive output of the AND gate to the OR gate is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Negative AND Gate Output Select bit" name="CM5MSKCON__NAGS">
         <value caption="The negative (inverted) output of the AND gate to the OR gate is enabled" name="" value="0x1" />
         <value caption="The negative (inverted) output of the AND gate to the OR gate is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="OR Gate A Input Inverted Enable bit" name="CM5MSKCON__OANEN">
         <value caption="A input (inverted) enabled as input to OR gate" name="" value="0x1" />
         <value caption="A input (inverted) disabled as input to OR gate" name="" value="0x0" />
      </value-group>
      <value-group caption="OR Gate A Input Enable bit" name="CM5MSKCON__OAEN">
         <value caption="A input enabled as input to OR gate" name="" value="0x1" />
         <value caption="A input disabled as input to OR gate" name="" value="0x0" />
      </value-group>
      <value-group caption="OR Gate B Input Inverted Enable bit" name="CM5MSKCON__OBNEN">
         <value caption="B input (inverted) enabled as input to OR gate" name="" value="0x1" />
         <value caption="B input (inverted) disabled as input to OR gate" name="" value="0x0" />
      </value-group>
      <value-group caption="OR Gate B Input Enable bit" name="CM5MSKCON__OBEN">
         <value caption="B input enabled as input to OR gate" name="" value="0x1" />
         <value caption="B input disabled as input to OR gate" name="" value="0x0" />
      </value-group>
      <value-group caption="OR Gate C Input Inverted Enable bit" name="CM5MSKCON__OCNEN">
         <value caption="C input (inverted) enabled as input to OR gate" name="" value="0x1" />
         <value caption="C input (inverted) disabled as input to OR gate" name="" value="0x0" />
      </value-group>
      <value-group caption="OR Gate C Input Enable bit" name="CM5MSKCON__OCEN">
         <value caption="C input enabled as input to OR gate" name="" value="0x1" />
         <value caption="C input disabled as input to OR gate" name="" value="0x0" />
      </value-group>
      <value-group caption="High or Low Level Masking Select bit" name="CM5MSKCON__HLMS">
         <value caption="The comparator deasserted state is 1" name="" value="0x1" />
         <value caption="The comparator deasserted state is 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Mask A Input Select bits" name="CM5MSKCON__SELSRCA">
         <value caption="FLT4 pin" name="" value="0xf" />
         <value caption="FLT2 pin" name="" value="0xe" />
         <value caption="PWM5L" name="" value="0xd" />
         <value caption="PWM4L" name="" value="0xc" />
         <value caption="PWM3L" name="" value="0xb" />
         <value caption="PWM2L" name="" value="0xa" />
         <value caption="PWM1L" name="" value="0x9" />
         <value caption="PWM9H" name="" value="0x8" />
         <value caption="PWM8H" name="" value="0x7" />
         <value caption="PWM7H" name="" value="0x6" />
         <value caption="PWM6H" name="" value="0x5" />
         <value caption="PWM5H" name="" value="0x4" />
         <value caption="PWM4H" name="" value="0x3" />
         <value caption="PWM3H" name="" value="0x2" />
         <value caption="PWM2H" name="" value="0x1" />
         <value caption="PWM1H" name="" value="0x0" />
      </value-group>
      <value-group caption="Mask B Input Select bits" name="CM5MSKCON__SELSRCB">
         <value caption="FLT4 pin" name="" value="0xf" />
         <value caption="FLT2 pin" name="" value="0xe" />
         <value caption="PWM5L" name="" value="0xd" />
         <value caption="PWM4L" name="" value="0xc" />
         <value caption="PWM3L" name="" value="0xb" />
         <value caption="PWM2L" name="" value="0xa" />
         <value caption="PWM1L" name="" value="0x9" />
         <value caption="PWM9H" name="" value="0x8" />
         <value caption="PWM8H" name="" value="0x7" />
         <value caption="PWM7H" name="" value="0x6" />
         <value caption="PWM6H" name="" value="0x5" />
         <value caption="PWM5H" name="" value="0x4" />
         <value caption="PWM4H" name="" value="0x3" />
         <value caption="PWM3H" name="" value="0x2" />
         <value caption="PWM2H" name="" value="0x1" />
         <value caption="PWM1H" name="" value="0x0" />
      </value-group>
      <value-group caption="Mask C Input Select bits" name="CM5MSKCON__SELSRCC">
         <value caption="FLT4 pin" name="" value="0xf" />
         <value caption="FLT2 pin" name="" value="0xe" />
         <value caption="PWM5L" name="" value="0xd" />
         <value caption="PWM4L" name="" value="0xc" />
         <value caption="PWM3L" name="" value="0xb" />
         <value caption="PWM2L" name="" value="0xa" />
         <value caption="PWM1L" name="" value="0x9" />
         <value caption="PWM9H" name="" value="0x8" />
         <value caption="PWM8H" name="" value="0x7" />
         <value caption="PWM7H" name="" value="0x6" />
         <value caption="PWM6H" name="" value="0x5" />
         <value caption="PWM5H" name="" value="0x4" />
         <value caption="PWM4H" name="" value="0x3" />
         <value caption="PWM3H" name="" value="0x2" />
         <value caption="PWM2H" name="" value="0x1" />
         <value caption="PWM1H" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="00000" name="CORE" version="">
      <register-group name="CORE">
         <register caption="" name="zero" offset="0x0" rw="R" size="4" />
         <register caption="" name="at" offset="0x4" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="at" />
         </register>
         <register caption="" name="v0" offset="0x8" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="v0" />
         </register>
         <register caption="" name="v1" offset="0xc" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="v1" />
         </register>
         <register caption="" name="a0" offset="0x10" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="a0" />
         </register>
         <register caption="" name="a1" offset="0x14" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="a1" />
         </register>
         <register caption="" name="a2" offset="0x18" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="a2" />
         </register>
         <register caption="" name="a3" offset="0x1c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="a3" />
         </register>
         <register caption="" name="t0" offset="0x20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="t0" />
         </register>
         <register caption="" name="t1" offset="0x24" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="t1" />
         </register>
         <register caption="" name="t2" offset="0x28" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="t2" />
         </register>
         <register caption="" name="t3" offset="0x2c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="t3" />
         </register>
         <register caption="" name="t4" offset="0x30" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="t4" />
         </register>
         <register caption="" name="t5" offset="0x34" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="t5" />
         </register>
         <register caption="" name="t6" offset="0x38" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="t6" />
         </register>
         <register caption="" name="t7" offset="0x3c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="t7" />
         </register>
         <register caption="" name="s0" offset="0x40" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="s0" />
         </register>
         <register caption="" name="s1" offset="0x44" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="s1" />
         </register>
         <register caption="" name="s2" offset="0x48" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="s2" />
         </register>
         <register caption="" name="s3" offset="0x4c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="s3" />
         </register>
         <register caption="" name="s4" offset="0x50" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="s4" />
         </register>
         <register caption="" name="s5" offset="0x54" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="s5" />
         </register>
         <register caption="" name="s6" offset="0x58" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="s6" />
         </register>
         <register caption="" name="s7" offset="0x5c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="s7" />
         </register>
         <register caption="" name="t8" offset="0x60" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="t8" />
         </register>
         <register caption="" name="t9" offset="0x64" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="t9" />
         </register>
         <register caption="" name="k0" offset="0x68" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="k0" />
         </register>
         <register caption="" name="k1" offset="0x6c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="k1" />
         </register>
         <register caption="" name="gp" offset="0x70" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="gp" />
         </register>
         <register caption="" name="sp" offset="0x74" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="sp" />
         </register>
         <register caption="" name="fp" offset="0x78" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="fp" />
         </register>
         <register caption="" name="ra" offset="0x7c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="ra" />
         </register>
         <register caption="" name="Index" offset="0x80" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="Index" />
            <bitfield mask="0x80000000" name="P" />
         </register>
         <register caption="" name="Random" offset="0x84" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="Random" />
         </register>
         <register caption="" name="EntryLo0" offset="0x88" rw="RW" size="4">
            <bitfield mask="0x00000001" name="G" />
            <bitfield mask="0x00000002" name="V" />
            <bitfield mask="0x00000004" name="D" />
            <bitfield mask="0x00000038" name="C" />
            <bitfield mask="0x03FFFFC0" name="PFN" />
            <bitfield mask="0x40000000" name="XI" />
            <bitfield mask="0x80000000" name="RI" />
         </register>
         <register caption="" name="EntryLo1" offset="0x8c" rw="RW" size="4">
            <bitfield mask="0x00000001" name="G" />
            <bitfield mask="0x00000002" name="V" />
            <bitfield mask="0x00000004" name="D" />
            <bitfield mask="0x00000038" name="C" />
            <bitfield mask="0x03FFFFC0" name="PFN" />
            <bitfield mask="0x40000000" name="XI" />
            <bitfield mask="0x80000000" name="RI" />
         </register>
         <register caption="" name="Context" offset="0x90" rw="RW" size="4">
            <bitfield mask="0x007FFFF8" name="BadVPN2" />
            <bitfield mask="0xFF800000" name="PTEBase" />
         </register>
         <register caption="" name="UserLocal" offset="0x94" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="USERLOCAL" />
         </register>
         <register caption="" name="PageMask" offset="0x98" rw="RW" size="4">
            <bitfield mask="0x1FFFE000" name="Mask" />
         </register>
         <register caption="" name="PageGrain" offset="0x9c" rw="RW" size="4">
            <bitfield mask="0x08000000" name="IEC" />
            <bitfield mask="0x40000000" name="XIE" />
            <bitfield mask="0x80000000" name="RIE" />
         </register>
         <register caption="" name="Wired" offset="0xa0" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="Wired" />
         </register>
         <register caption="" name="HWREna" offset="0xa4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="Mask" />
            <bitfield mask="0x20000000" name="ULR" />
         </register>
         <register caption="" name="BadVAddr" offset="0xa8" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="BadVAddr" />
         </register>
         <register caption="" name="BadInstr" offset="0xac" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="BadInstr" />
         </register>
         <register caption="" name="BadInstrP" offset="0xb0" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="BadInstrP" />
         </register>
         <register caption="" name="Count" offset="0xb4" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="Count" />
         </register>
         <register caption="" name="EntryHi" offset="0xb8" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="ASID" />
            <bitfield mask="0xFFFFE000" name="VPN2" />
         </register>
         <register caption="" name="Compare" offset="0xbc" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="Compare" />
         </register>
         <register caption="" name="Status" offset="0xc0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="IE" />
            <bitfield mask="0x00000002" name="EXL" />
            <bitfield mask="0x00000004" name="ERL" />
            <bitfield mask="0x00000010" name="UM" />
            <bitfield mask="0x0001FC00" name="IPL" />
            <bitfield mask="0x00040000" name="IPL7" />
            <bitfield mask="0x00080000" name="NMI" />
            <bitfield mask="0x00100000" name="SR" />
            <bitfield mask="0x00200000" name="TS" />
            <bitfield mask="0x00400000" name="BEV" />
            <bitfield mask="0x01000000" name="MX" />
            <bitfield mask="0x02000000" name="RE" />
            <bitfield mask="0x04000000" name="FR" />
            <bitfield mask="0x08000000" name="RP" />
            <bitfield mask="0x10000000" name="CU0" />
            <bitfield mask="0x20000000" name="CU1" />
         </register>
         <register caption="" name="IntCtl" offset="0xc4" rw="RW" size="4">
            <bitfield mask="0x000003E0" name="VS" />
            <bitfield mask="0x00002000" name="USESTK" />
            <bitfield mask="0x00004000" name="APE" />
            <bitfield mask="0x00008000" name="CLREXL" />
            <bitfield mask="0x001F0000" name="STKDEC" />
            <bitfield mask="0x00200000" name="ICE" />
            <bitfield mask="0x00400000" name="PF" />
         </register>
         <register caption="" name="SRSCtl" offset="0xc8" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="CSS" />
            <bitfield mask="0x000003C0" name="PSS" />
            <bitfield mask="0x0000F000" name="ESS" />
            <bitfield mask="0x003C0000" name="EICSS" />
            <bitfield mask="0x3C000000" name="HSS" />
         </register>
         <register caption="" name="SRSMap" offset="0xcc" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SSV0" />
            <bitfield mask="0x000000F0" name="SSV1" />
            <bitfield mask="0x00000F00" name="SSV2" />
            <bitfield mask="0x0000F000" name="SSV3" />
            <bitfield mask="0x000F0000" name="SSV4" />
            <bitfield mask="0x00F00000" name="SSV5" />
            <bitfield mask="0x0F000000" name="SSV6" />
            <bitfield mask="0xF0000000" name="SSV7" />
         </register>
         <register caption="" name="View_IPL" offset="0xd0" rw="RW" size="4">
            <bitfield mask="0x000003FC" name="IPL" />
         </register>
         <register caption="" name="SRSMAP2" offset="0xd4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SSV8" />
            <bitfield mask="0x000000F0" name="SSV9" />
         </register>
         <register caption="" name="GTOffset" offset="0xd8" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="GTOffset" />
         </register>
         <register caption="" name="Cause" offset="0xdc" rw="RW" size="4">
            <bitfield mask="0x0000007C" name="ExcCode" />
            <bitfield mask="0x00000300" name="IP" />
            <bitfield mask="0x0003FC00" name="RIPL" />
            <bitfield mask="0x00200000" name="FDCI" />
            <bitfield mask="0x00400000" name="WP" />
            <bitfield mask="0x00800000" name="IV" />
            <bitfield mask="0x01000000" name="AP" />
            <bitfield mask="0x02000000" name="IC" />
            <bitfield mask="0x04000000" name="PCI" />
            <bitfield mask="0x08000000" name="DC" />
            <bitfield mask="0x30000000" name="CE" />
            <bitfield mask="0x40000000" name="TI" />
            <bitfield mask="0x80000000" name="BD" />
         </register>
         <register caption="" name="View_RIPL" offset="0xe0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="IP" />
            <bitfield mask="0x000003FC" name="RIPL" />
         </register>
         <register caption="" name="NestedExc" offset="0xe4" rw="RW" size="4">
            <bitfield mask="0x0000000C" name="NEXL" />
            <bitfield mask="0x00000030" name="NERL" />
         </register>
         <register caption="" name="EPC" offset="0xe8" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="EPC" />
         </register>
         <register caption="" name="NestedEPC" offset="0xec" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="EPC" />
         </register>
         <register caption="" name="PRId" offset="0xf0" rw="R" size="4">
            <bitfield mask="0x00000003" name="Patch" />
            <bitfield mask="0x0000001C" name="MINrev" />
            <bitfield mask="0x000000E0" name="MAJrev" />
            <bitfield mask="0x0000FF00" name="PrID" />
            <bitfield mask="0x00FF0000" name="CoID" />
         </register>
         <register caption="" name="EBASE" offset="0xf4" rw="RW" size="4">
            <bitfield mask="0x000003FF" name="CPUNum" />
            <bitfield mask="0x3FFFF000" name="ExBase" />
         </register>
         <register caption="" name="CDMMBase" offset="0xf8" rw="RW" size="4">
            <bitfield mask="0x000001FF" name="CDMMSize" />
            <bitfield mask="0x00000200" name="CI" />
            <bitfield mask="0x00000400" name="EN" />
            <bitfield mask="0xFFFFF800" name="CDMMUA" />
         </register>
         <register caption="Configuration Register; CP0 Register 16, Select 0" name="Config" offset="0xfc" rw="RW" size="4">
            <bitfield caption="Kseg0 Coherency Algorithm bits" mask="0x00000007" name="K0" values="Config__K0" />
            <bitfield caption="MMU Type bits" mask="0x00000380" name="MT" values="Config__MT" />
            <bitfield caption="Architecture Revision Level bits" mask="0x00001C00" name="AR" values="Config__AR" />
            <bitfield caption="Architecture Type bits" mask="0x00006000" name="AT" values="Config__AT" />
            <bitfield caption="Endian Mode bit" mask="0x00008000" name="BE" values="Config__BE" />
            <bitfield caption="Burst Mode bit" mask="0x00010000" name="BM" values="Config__BM" />
            <bitfield caption="Merge Mode bits" mask="0x00060000" name="MM" values="Config__MM" />
            <bitfield caption="Multiply/Divide Unit bit" mask="0x00100000" name="MDU" values="Config__MDU" />
            <bitfield caption="SimpleBE bit" mask="0x00200000" name="SB" values="Config__SB" />
            <bitfield caption="User-defined bit" mask="0x00400000" name="UDI" values="Config__UDI" />
            <bitfield caption="Data Scratch Pad RAM bit" mask="0x00800000" name="DSP" values="Config__DSP" />
            <bitfield caption="Instruction Scratch Pad RAM bit" mask="0x01000000" name="ISP" values="Config__ISP" />
            <bitfield mask="0x0E000000" name="KU" />
            <bitfield mask="0x70000000" name="K23" />
            <bitfield mask="0x80000000" name="M" />
         </register>
         <register caption="Configuration Register 1; CP0 Register 16, Select 1" name="Config1" offset="0x100" rw="R" size="4">
            <bitfield caption="Floating Point Unit bit" mask="0x00000001" name="FP" values="Config1__FP" />
            <bitfield caption="EJTAG Present bit" mask="0x00000002" name="EP" values="Config1__EP" />
            <bitfield caption="Code Compression Implemented bit" mask="0x00000004" name="CA" values="Config1__CA" />
            <bitfield caption="Watch Register Presence bit" mask="0x00000008" name="WR" values="Config1__WR" />
            <bitfield caption="Performance Counter bit" mask="0x00000010" name="PC" values="Config1__PC" />
            <bitfield caption="Data-Cache Associativity bits" mask="0x00000380" name="DA" values="Config1__DA" />
            <bitfield caption="Data-Cache Line bits" mask="0x00001C00" name="DL" values="Config1__DL" />
            <bitfield caption="Data-Cache Sets bits" mask="0x0000E000" name="DS" values="Config1__DS" />
            <bitfield caption="Instruction-Cache Associativity bits" mask="0x00070000" name="IA" values="Config1__IA" />
            <bitfield caption="Instruction-Cache Line bits" mask="0x00380000" name="IL" values="Config1__IL" />
            <bitfield caption="Instruction Cache Sets bits" mask="0x01C00000" name="IS" values="Config1__IS" />
            <bitfield mask="0x7E000000" name="MMUsz" />
            <bitfield mask="0x80000000" name="M" />
         </register>
         <register caption="" name="Config2" offset="0x104" rw="R" size="4">
            <bitfield mask="0x80000000" name="M" />
         </register>
         <register caption="Configuration Register 3; CP0 Register 16, Select 3" name="Config3" offset="0x108" rw="RW" size="4">
            <bitfield caption="Trace Logic bit" mask="0x00000001" name="TL" values="Config3__TL" />
            <bitfield caption="Common Device Memory Map bit" mask="0x00000008" name="CDMM" values="Config3__CDMM" />
            <bitfield caption="Small Page bit" mask="0x00000010" name="SP" values="Config3__SP" />
            <bitfield caption="Vector Interrupt bit" mask="0x00000020" name="VInt" values="Config3__VInt" />
            <bitfield caption="External Vector Interrupt Controller bit" mask="0x00000040" name="VEIC" values="Config3__VEIC" />
            <bitfield caption="Indicates that iFlowtrace hardware is present" mask="0x00000100" name="ITL" values="Config3__ITL" />
            <bitfield caption="MIPS DSP ASE Presence bit" mask="0x00000400" name="DSPP" values="Config3__DSPP" />
            <bitfield caption="MIPS DSP ASE Revision 2 Presence bit" mask="0x00000800" name="DSP2P" values="Config3__DSP2P" />
            <bitfield caption="RIE and XIE Implemented in PageGrain bit" mask="0x00001000" name="RXI" values="Config3__RXI" />
            <bitfield caption="UserLocal Register Implemented bit" mask="0x00002000" name="ULRI" values="Config3__ULRI" />
            <bitfield caption="Instruction Set Availability bits" mask="0x0000C000" name="ISA" values="Config3__ISA" />
            <bitfield caption="ISA on Exception bit" mask="0x00010000" name="ISAONEXC" values="Config3__ISAONEXC" />
            <bitfield caption="MIPS MCU ASE Implemented bit" mask="0x00020000" name="MCU" values="Config3__MCU" />
            <bitfield caption="microMIPS Architecture Revision Level bits" mask="0x001C0000" name="MMAR" values="Config3__MMAR" />
            <bitfield caption="Width of the Status IPL and Cause RIPL bits" mask="0x00600000" name="IPLW" values="Config3__IPLW" />
            <bitfield mask="0x00800000" name="VZ" />
            <bitfield mask="0x80000000" name="M" />
         </register>
         <register caption="" name="Config4" offset="0x10c" rw="R" size="4">
            <bitfield mask="0x80000000" name="M" />
         </register>
         <register caption="Configuration Register 5; CP0 Register 16, Select 5" name="Config5" offset="0x110" rw="RW" size="4">
            <bitfield caption="Nested Fault bit" mask="0x00000001" name="NF" values="Config5__NF" />
            <bitfield mask="0x00000004" name="UFR" />
            <bitfield mask="0x80000000" name="M" />
         </register>
         <register caption="Configuration Register 7; CP0 Register 16, Select 7" name="Config7" offset="0x114" rw="R" size="4">
            <bitfield mask="0x00040000" name="HCI" />
            <bitfield caption="Wait IE Ignore bit" mask="0x80000000" name="WII" values="Config7__WII" />
         </register>
         <register caption="" name="LLAddr" offset="0x118" rw="R" size="4">
            <bitfield mask="0x0FFFFFFF" name="PAddr" />
         </register>
         <register caption="" name="WatchLo" offset="0x11c" rw="RW" size="4">
            <bitfield mask="0x00000001" name="W" />
            <bitfield mask="0x00000002" name="R" />
            <bitfield mask="0x00000004" name="I" />
            <bitfield mask="0xFFFFFFF8" name="VAddr" />
         </register>
         <register caption="" name="WatchLo1" offset="0x120" rw="RW" size="4">
            <bitfield mask="0x00000001" name="W" />
            <bitfield mask="0x00000002" name="R" />
            <bitfield mask="0x00000004" name="I" />
            <bitfield mask="0xFFFFFFF8" name="VAddr" />
         </register>
         <register caption="" name="WatchLo2" offset="0x124" rw="RW" size="4">
            <bitfield mask="0x00000001" name="W" />
            <bitfield mask="0x00000002" name="R" />
            <bitfield mask="0x00000004" name="I" />
            <bitfield mask="0xFFFFFFF8" name="VAddr" />
         </register>
         <register caption="" name="WatchLo3" offset="0x128" rw="RW" size="4">
            <bitfield mask="0x00000001" name="W" />
            <bitfield mask="0x00000002" name="R" />
            <bitfield mask="0x00000004" name="I" />
            <bitfield mask="0xFFFFFFF8" name="VAddr" />
         </register>
         <register caption="" name="WatchHi" offset="0x12c" rw="RW" size="4">
            <bitfield mask="0x00000001" name="W" />
            <bitfield mask="0x00000002" name="R" />
            <bitfield mask="0x00000004" name="I" />
            <bitfield mask="0x00000FF8" name="Mask" />
            <bitfield mask="0x00FF0000" name="ASID" />
            <bitfield mask="0x40000000" name="G" />
            <bitfield mask="0x80000000" name="M" />
         </register>
         <register caption="" name="WatchHi1" offset="0x130" rw="RW" size="4">
            <bitfield mask="0x00000001" name="W" />
            <bitfield mask="0x00000002" name="R" />
            <bitfield mask="0x00000004" name="I" />
            <bitfield mask="0x00000FF8" name="Mask" />
            <bitfield mask="0x00FF0000" name="ASID" />
            <bitfield mask="0x40000000" name="G" />
            <bitfield mask="0x80000000" name="M" />
         </register>
         <register caption="" name="WatchHi2" offset="0x134" rw="RW" size="4">
            <bitfield mask="0x00000001" name="W" />
            <bitfield mask="0x00000002" name="R" />
            <bitfield mask="0x00000004" name="I" />
            <bitfield mask="0x00000FF8" name="Mask" />
            <bitfield mask="0x00FF0000" name="ASID" />
            <bitfield mask="0x40000000" name="G" />
            <bitfield mask="0x80000000" name="M" />
         </register>
         <register caption="" name="WatchHi3" offset="0x138" rw="RW" size="4">
            <bitfield mask="0x00000001" name="W" />
            <bitfield mask="0x00000002" name="R" />
            <bitfield mask="0x00000004" name="I" />
            <bitfield mask="0x00000FF8" name="Mask" />
            <bitfield mask="0x00FF0000" name="ASID" />
            <bitfield mask="0x40000000" name="G" />
            <bitfield mask="0x80000000" name="M" />
         </register>
         <register caption="" name="Debug" offset="0x13c" rw="RW" size="4">
            <bitfield mask="0x00000001" name="DSS" />
            <bitfield mask="0x00000002" name="DBp" />
            <bitfield mask="0x00000004" name="DDBL" />
            <bitfield mask="0x00000008" name="DDBS" />
            <bitfield mask="0x00000010" name="DIB" />
            <bitfield mask="0x00000020" name="DINT" />
            <bitfield mask="0x00000040" name="DIBIMPR" />
            <bitfield mask="0x00000100" name="SSt" />
            <bitfield mask="0x00000200" name="NoSST" />
            <bitfield mask="0x00007C00" name="DExcCode" />
            <bitfield mask="0x00038000" name="Ver" />
            <bitfield mask="0x00040000" name="DDBLImpr" />
            <bitfield mask="0x00080000" name="DDBSImpr" />
            <bitfield mask="0x00100000" name="IEXI" />
            <bitfield mask="0x00200000" name="DBusEP" />
            <bitfield mask="0x01000000" name="IBusEP" />
            <bitfield mask="0x02000000" name="CountDM" />
            <bitfield mask="0x04000000" name="Halt" />
            <bitfield mask="0x08000000" name="Doze" />
            <bitfield mask="0x10000000" name="LSNM" />
            <bitfield mask="0x20000000" name="NoDCR" />
            <bitfield mask="0x40000000" name="DM" />
            <bitfield mask="0x80000000" name="DBD" />
         </register>
         <register caption="" name="TraceControl" offset="0x140" rw="RW" size="4">
            <bitfield mask="0x00000001" name="On" />
            <bitfield mask="0x0000000E" name="Mode" />
            <bitfield mask="0x00000010" name="G" />
            <bitfield mask="0x00001FE0" name="ASID" />
            <bitfield mask="0x001FE000" name="ASID_M" />
            <bitfield mask="0x00200000" name="U" />
            <bitfield mask="0x00800000" name="K" />
            <bitfield mask="0x01000000" name="E" />
            <bitfield mask="0x02000000" name="D" />
            <bitfield mask="0x04000000" name="IO" />
            <bitfield mask="0x08000000" name="TB" />
            <bitfield mask="0x40000000" name="UT" />
            <bitfield mask="0x80000000" name="TS" />
         </register>
         <register caption="" name="TraceControl2" offset="0x144" rw="R" size="4">
            <bitfield mask="0x00000007" name="SyP" />
            <bitfield mask="0x00000008" name="TBU" />
            <bitfield mask="0x00000010" name="TBI" />
            <bitfield mask="0x00000060" name="ValidModes" />
         </register>
         <register caption="" name="UserTraceData" offset="0x148" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="Data" />
         </register>
         <register caption="" name="TraceBPC" offset="0x14c" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="IBPOn" />
            <bitfield mask="0x00008000" name="IE" />
            <bitfield mask="0x00FF0000" name="DBPOn" />
            <bitfield mask="0x80000000" name="DE" />
         </register>
         <register caption="" name="Debug2" offset="0x150" rw="R" size="4">
            <bitfield mask="0x00000001" name="PACO" />
            <bitfield mask="0x00000002" name="TUP" />
            <bitfield mask="0x00000004" name="DQ" />
            <bitfield mask="0x00000008" name="PRM" />
         </register>
         <register caption="" name="DEPC" offset="0x154" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DEPC" />
         </register>
         <register caption="" name="UserTraceData2" offset="0x158" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="Data" />
         </register>
         <register caption="" name="PerfCtl0" offset="0x15c" rw="RW" size="4">
            <bitfield mask="0x00000001" name="EXL" />
            <bitfield mask="0x00000002" name="K" />
            <bitfield mask="0x00000008" name="U" />
            <bitfield mask="0x00000010" name="IE" />
            <bitfield mask="0x00000FE0" name="EVENT" />
            <bitfield mask="0x0000F000" name="EVENTEXT" />
            <bitfield mask="0x03000000" name="EC" />
         </register>
         <register caption="" name="PerfCnt0" offset="0x160" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="Counter" />
         </register>
         <register caption="" name="PerfCtl1" offset="0x164" rw="RW" size="4">
            <bitfield mask="0x00000001" name="EXL" />
            <bitfield mask="0x00000002" name="K" />
            <bitfield mask="0x00000008" name="U" />
            <bitfield mask="0x00000010" name="IE" />
            <bitfield mask="0x00000FE0" name="EVENT" />
            <bitfield mask="0x0000F000" name="EVENTEXT" />
            <bitfield mask="0x03000000" name="EC" />
         </register>
         <register caption="" name="PerfCnt1" offset="0x168" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="Counter" />
         </register>
         <register caption="" name="ErrCtl" offset="0x16c" rw="RW" size="4">
            <bitfield mask="0x20000000" name="WST" />
         </register>
         <register caption="" name="CacheErr" offset="0x170" rw="R" size="4">
            <bitfield mask="0x000FFFFF" name="Index" />
            <bitfield mask="0x00300000" name="Way" />
            <bitfield mask="0x00400000" name="EW" />
            <bitfield mask="0x00800000" name="SP" />
            <bitfield mask="0x01000000" name="EF" />
            <bitfield mask="0x02000000" name="EB" />
            <bitfield mask="0x04000000" name="EE" />
            <bitfield mask="0x08000000" name="ES" />
            <bitfield mask="0x10000000" name="ET" />
            <bitfield mask="0x20000000" name="ED" />
            <bitfield mask="0x40000000" name="EC" />
            <bitfield mask="0x80000000" name="ER" />
         </register>
         <register caption="" name="TagLo" offset="0x174" rw="RW" size="4">
            <bitfield mask="0x00000020" name="L" />
            <bitfield mask="0x00000040" name="D" />
            <bitfield mask="0x00000080" name="V" />
            <bitfield mask="0xFFFFFC00" name="PA" />
         </register>
         <register caption="" name="TagLo_RAM" offset="0x178" rw="RW" size="4">
            <bitfield mask="0x0000FC00" name="WSLRU" />
            <bitfield mask="0x000F0000" name="WSD" />
         </register>
         <register caption="" name="DataLo" offset="0x17c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DATA" />
         </register>
         <register caption="" name="ErrorEPC" offset="0x180" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="ErrorEPC" />
         </register>
         <register caption="" name="DESAVE" offset="0x184" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="DESAVE" />
         </register>
         <register caption="" name="lo" offset="0x188" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="MDUlow" />
         </register>
         <register caption="" name="hi" offset="0x18c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="MDUhigh" />
         </register>
         <register caption="" name="lo1" offset="0x190" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="MDUlow" />
         </register>
         <register caption="" name="hi1" offset="0x194" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="MDUhigh" />
         </register>
         <register caption="" name="lo2" offset="0x198" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="MDUlow" />
         </register>
         <register caption="" name="hi2" offset="0x19c" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="MDUhigh" />
         </register>
         <register caption="" name="lo3" offset="0x1a0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="MDUlow" />
         </register>
         <register caption="" name="hi3" offset="0x1a4" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="MDUhigh" />
         </register>
         <register caption="" name="DSPControl" offset="0x1a8" rw="RW" size="4">
            <bitfield mask="0x0000003F" name="POS" />
            <bitfield mask="0x00001F80" name="SCOUNT" />
            <bitfield mask="0x00002000" name="C" />
            <bitfield mask="0x00004000" name="EFI" />
            <bitfield mask="0x00FF0000" name="OUTFLAG" />
            <bitfield mask="0x0F000000" name="CCOND" />
         </register>
         <register caption="" name="f0" offset="0x1ac" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f0" />
         </register>
         <register caption="" name="f1" offset="0x1b0" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f1" />
         </register>
         <register caption="" name="f2" offset="0x1b4" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f2" />
         </register>
         <register caption="" name="f3" offset="0x1b8" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f3" />
         </register>
         <register caption="" name="f4" offset="0x1bc" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f4" />
         </register>
         <register caption="" name="f5" offset="0x1c0" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f5" />
         </register>
         <register caption="" name="f6" offset="0x1c4" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f6" />
         </register>
         <register caption="" name="f7" offset="0x1c8" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f7" />
         </register>
         <register caption="" name="f8" offset="0x1cc" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f8" />
         </register>
         <register caption="" name="f9" offset="0x1d0" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f9" />
         </register>
         <register caption="" name="f10" offset="0x1d4" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f10" />
         </register>
         <register caption="" name="f11" offset="0x1d8" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f11" />
         </register>
         <register caption="" name="f12" offset="0x1dc" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f12" />
         </register>
         <register caption="" name="f13" offset="0x1e0" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f13" />
         </register>
         <register caption="" name="f14" offset="0x1e4" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f14" />
         </register>
         <register caption="" name="f15" offset="0x1e8" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f15" />
         </register>
         <register caption="" name="f16" offset="0x1ec" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f16" />
         </register>
         <register caption="" name="f17" offset="0x1f0" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f17" />
         </register>
         <register caption="" name="f18" offset="0x1f4" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f18" />
         </register>
         <register caption="" name="f19" offset="0x1f8" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f19" />
         </register>
         <register caption="" name="f20" offset="0x1fc" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f20" />
         </register>
         <register caption="" name="f21" offset="0x200" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f21" />
         </register>
         <register caption="" name="f22" offset="0x204" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f22" />
         </register>
         <register caption="" name="f23" offset="0x208" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f23" />
         </register>
         <register caption="" name="f24" offset="0x20c" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f24" />
         </register>
         <register caption="" name="f25" offset="0x210" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f25" />
         </register>
         <register caption="" name="f26" offset="0x214" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f26" />
         </register>
         <register caption="" name="f27" offset="0x218" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f27" />
         </register>
         <register caption="" name="f28" offset="0x21c" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f28" />
         </register>
         <register caption="" name="f29" offset="0x220" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f29" />
         </register>
         <register caption="" name="f30" offset="0x224" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f30" />
         </register>
         <register caption="" name="f31" offset="0x228" rw="RW" size="8">
            <bitfield mask="0xFFFFFFFFFFFFFFFF" name="f31" />
         </register>
         <register caption="Floating Point Implementation Register; CP1 Register 0" name="FIR" offset="0x22c" rw="R" size="4">
            <bitfield mask="0x000000FF" name="Revision" />
            <bitfield mask="0x0000FF00" name="ProcessorID" />
            <bitfield caption="Single-precision Floating Point Data bit" mask="0x00010000" name="S" values="FIR__S" />
            <bitfield caption="Double-precision Floating Point Data bit" mask="0x00020000" name="D" values="FIR__D" />
            <bitfield caption="Paired Single Floating Point data bit" mask="0x00040000" name="PS" values="FIR__PS" />
            <bitfield mask="0x00080000" name="MIPS_3D" />
            <bitfield caption="Word Fixed Point data type bit" mask="0x00100000" name="W" values="FIR__W" />
            <bitfield caption="Long Fixed Point Data Type bit" mask="0x00200000" name="L" values="FIR__L" />
            <bitfield caption="64-bit FPU bit" mask="0x00400000" name="F64" values="FIR__F64" />
            <bitfield caption="IEEE-754-2008 bit" mask="0x00800000" name="Has2008" values="FIR__Has2008" />
            <bitfield caption="Full Convert Ranges bit" mask="0x01000000" name="FC" values="FIR__FC" />
            <bitfield caption="User Mode FR Switching Instruction bit" mask="0x10000000" name="UFRP" values="FIR__UFRP" />
         </register>
         <register caption="Floating Point Condition Codes Register; CP1 Register 25" name="FCCR" offset="0x230" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="FCC" />
         </register>
         <register caption="Floating Point Exceptions Status Register; CP1 Register 26" name="FEXR" offset="0x234" rw="RW" size="4">
            <bitfield mask="0x0000007C" name="FLAGS" />
            <bitfield mask="0x0003F000" name="CAUSE" />
         </register>
         <register caption="Floating Point Exceptions and Modes Enable Register; CP1 Register 28" name="FENR" offset="0x238" rw="RW" size="4">
            <bitfield caption="Rounding Mode control bits" mask="0x00000003" name="RM" values="FENR__RM" />
            <bitfield caption="Flush to Zero control bit" mask="0x00000004" name="FS" values="FENR__FS" />
            <bitfield mask="0x00000F80" name="ENABLES" />
         </register>
         <register caption="Floating Point Control and Status Register; CP1 Register 31" name="FCSR" offset="0x23c" rw="RW" size="4">
            <bitfield caption="Rounding Mode control bits" mask="0x00000003" name="RM" values="FCSR__RM" />
            <bitfield mask="0x0000007C" name="FLAGS" />
            <bitfield mask="0x00000F80" name="ENABLES" />
            <bitfield mask="0x0003F000" name="CAUSE" />
            <bitfield caption="NaN Encoding control bit" mask="0x00040000" name="NAN2008" values="FCSR__NAN2008" />
            <bitfield caption="Absolute value format control bit" mask="0x00080000" name="ABS2008" values="FCSR__ABS2008" />
            <bitfield caption="Fused Multiply Add mode control bit" mask="0x00100000" name="MAC2008" values="FCSR__MAC2008" />
            <bitfield caption="Flush to Nearest Control bit" mask="0x00200000" name="FN" values="FCSR__FN" />
            <bitfield caption="Flush Override Control bit" mask="0x00400000" name="FO" values="FCSR__FO" />
            <bitfield mask="0x00800000" name="FCC0" />
            <bitfield caption="Flush to Zero control bit" mask="0x01000000" name="FS" values="FCSR__FS" />
            <bitfield mask="0xFE000000" name="FCC" />
         </register>
         <register caption="" name="KScratch1" offset="0x240" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="KScratch1" />
         </register>
         <register caption="" name="KScratch2" offset="0x244" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="KScratch2" />
         </register>
      </register-group>
      <value-group caption="Kseg0 Coherency Algorithm bits" name="Config__K0">
         <value caption="Cacheable, non-coherent, write-back, write allocate" name="" value="0x3" />
         <value caption="Uncached" name="" value="0x2" />
         <value caption="Cacheable, non-coherent, write-through, write allocate" name="" value="0x1" />
         <value caption="Cacheable, non-coherent, write-through, no write allocate" name="" value="0x0" />
      </value-group>
      <value-group caption="MMU Type bits" name="Config__MT">
         <value caption="M-Class MPU Microprocessor core uses a TLB-based MMU" name="" value="0x1" />
      </value-group>
      <value-group caption="Architecture Revision Level bits" name="Config__AR">
         <value caption="MIPS32 Release 2" name="" value="0x1" />
      </value-group>
      <value-group caption="Architecture Type bits" name="Config__AT">
         <value caption="MIPS32" name="" value="0x0" />
      </value-group>
      <value-group caption="Endian Mode bit" name="Config__BE">
         <value caption="Little-endian" name="" value="0x0" />
      </value-group>
      <value-group caption="Burst Mode bit" name="Config__BM">
         <value caption="Burst order is sequential" name="" value="0x0" />
      </value-group>
      <value-group caption="Merge Mode bits" name="Config__MM">
         <value caption="Merging is allowed" name="" value="0x2" />
      </value-group>
      <value-group caption="Multiply/Divide Unit bit" name="Config__MDU">
         <value caption="Fast, high-performance MDU" name="" value="0x0" />
      </value-group>
      <value-group caption="SimpleBE bit" name="Config__SB">
         <value caption="Only Simple Byte Enables are allowed on the internal bus interface" name="" value="0x1" />
      </value-group>
      <value-group caption="User-defined bit" name="Config__UDI">
         <value caption="CorExtend User-Defined Instructions are not implemented" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Scratch Pad RAM bit" name="Config__DSP">
         <value caption="Data Scratch Pad RAM is not implemented" name="" value="0x0" />
      </value-group>
      <value-group caption="Instruction Scratch Pad RAM bit" name="Config__ISP">
         <value caption="Instruction Scratch Pad RAM is not implemented" name="" value="0x0" />
      </value-group>
      <value-group caption="Floating Point Unit bit" name="Config1__FP">
         <value caption="Floating Point Unit is present" name="" value="0x1" />
      </value-group>
      <value-group caption="EJTAG Present bit" name="Config1__EP">
         <value caption="Core implements EJTAG" name="" value="0x1" />
      </value-group>
      <value-group caption="Code Compression Implemented bit" name="Config1__CA">
         <value caption="No MIPS16e present" name="" value="0x0" />
      </value-group>
      <value-group caption="Watch Register Presence bit" name="Config1__WR">
         <value caption="No Watch registers are present" name="" value="0x1" />
      </value-group>
      <value-group caption="Performance Counter bit" name="Config1__PC">
         <value caption="The processor core contains Performance Counters" name="" value="0x1" />
      </value-group>
      <value-group caption="Data-Cache Associativity bits" name="Config1__DA">
         <value caption="Contains the 4-way set associativity for the data cache" name="" value="0x3" />
      </value-group>
      <value-group caption="Data-Cache Line bits" name="Config1__DL">
         <value caption="Contains data cache line size of 16 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Data-Cache Sets bits" name="Config1__DS">
         <value caption="Contains 64 data cache sets per way" name="" value="0x0" />
      </value-group>
      <value-group caption="Instruction-Cache Associativity bits" name="Config1__IA">
         <value caption="Contains 4-way instruction cache associativity" name="" value="0x3" />
      </value-group>
      <value-group caption="Instruction-Cache Line bits" name="Config1__IL">
         <value caption="Contains instruction cache line size of 16 bytes" name="" value="0x3" />
      </value-group>
      <value-group caption="Instruction Cache Sets bits" name="Config1__IS">
         <value caption="Contains 256 instruction cache sets per way" name="" value="0x2" />
      </value-group>
      <value-group caption="Trace Logic bit" name="Config3__TL">
         <value caption="Trace logic is not implemented" name="" value="0x0" />
      </value-group>
      <value-group caption="Common Device Memory Map bit" name="Config3__CDMM">
         <value caption="CDMM is implemented" name="" value="0x1" />
      </value-group>
      <value-group caption="Small Page bit" name="Config3__SP">
         <value caption="4 KB page size" name="" value="0x0" />
      </value-group>
      <value-group caption="Vector Interrupt bit" name="Config3__VInt">
         <value caption="Vector interrupts are implemented" name="" value="0x1" />
      </value-group>
      <value-group caption="External Vector Interrupt Controller bit" name="Config3__VEIC">
         <value caption="Support for an external interrupt controller is implemented" name="" value="0x1" />
      </value-group>
      <value-group caption="Indicates that iFlowtrace hardware is present" name="Config3__ITL">
         <value caption="The iFlowtrace is implemented in the core" name="" value="0x1" />
      </value-group>
      <value-group caption="MIPS DSP ASE Presence bit" name="Config3__DSPP">
         <value caption="DSP is present" name="" value="0x1" />
      </value-group>
      <value-group caption="MIPS DSP ASE Revision 2 Presence bit" name="Config3__DSP2P">
         <value caption="DSP Revision 2 is present" name="" value="0x1" />
      </value-group>
      <value-group caption="RIE and XIE Implemented in PageGrain bit" name="Config3__RXI">
         <value caption="RIE and XIE bits are implemented" name="" value="0x1" />
      </value-group>
      <value-group caption="UserLocal Register Implemented bit" name="Config3__ULRI">
         <value caption="UserLocal Coprocessor 0 register is implemented" name="" value="0x1" />
      </value-group>
      <value-group caption="Instruction Set Availability bits" name="Config3__ISA">
         <value caption="Both MIPS32 and microMIPS are implemented; microMIPS is used when coming out of reset" name="" value="0x3" />
         <value caption="Both MIPS32 and microMIPS are implemented; MIPS32 ISA used when coming out of reset" name="" value="0x2" />
      </value-group>
      <value-group caption="ISA on Exception bit" name="Config3__ISAONEXC">
         <value caption="microMIPS is used on entrance to an exception vector" name="" value="0x1" />
         <value caption="MIPS32 ISA is used on entrance to an exception vector" name="" value="0x0" />
      </value-group>
      <value-group caption="MIPS MCU ASE Implemented bit" name="Config3__MCU">
         <value caption="MCU ASE is implemented" name="" value="0x1" />
      </value-group>
      <value-group caption="microMIPS Architecture Revision Level bits" name="Config3__MMAR">
         <value caption="Release 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Width of the Status IPL and Cause RIPL bits" name="Config3__IPLW">
         <value caption="IPL and RIPL bits are 8-bits in width" name="" value="0x1" />
      </value-group>
      <value-group caption="Nested Fault bit" name="Config5__NF">
         <value caption="Nested Fault feature is implemented" name="" value="0x1" />
      </value-group>
      <value-group caption="Wait IE Ignore bit" name="Config7__WII">
         <value caption="Indicates that this processor will allow an interrupt to unblock a WAIT instruction" name="" value="0x1" />
      </value-group>
      <value-group caption="Single-precision Floating Point Data bit" name="FIR__S">
         <value caption="Single-precision floating point data types are implemented" name="" value="0x1" />
         <value caption="Single-precision floating point data types are not implemented" name="" value="0x0" />
      </value-group>
      <value-group caption="Double-precision Floating Point Data bit" name="FIR__D">
         <value caption="Double-precision floating point data types are implemented" name="" value="0x1" />
         <value caption="Double-precision floating point data types are not implemented" name="" value="0x0" />
      </value-group>
      <value-group caption="Paired Single Floating Point data bit" name="FIR__PS">
         <value caption="PS floating point is implemented" name="" value="0x1" />
         <value caption="PS floating point is not implemented" name="" value="0x0" />
      </value-group>
      <value-group caption="Word Fixed Point data type bit" name="FIR__W">
         <value caption="Word fixed point data types are implemented" name="" value="0x1" />
         <value caption="Word fixed point data types are not implemented" name="" value="0x0" />
      </value-group>
      <value-group caption="Long Fixed Point Data Type bit" name="FIR__L">
         <value caption="Long fixed point data types are implemented" name="" value="0x1" />
         <value caption="Long fixed point data types are not implemented" name="" value="0x0" />
      </value-group>
      <value-group caption="64-bit FPU bit" name="FIR__F64">
         <value caption="This is a 64-bit FPU" name="" value="0x1" />
         <value caption="This is not a 64-bit FPU" name="" value="0x0" />
      </value-group>
      <value-group caption="IEEE-754-2008 bit" name="FIR__Has2008">
         <value caption="MAC2008, ABS2008, NAN2008 bits exist within the FCSR register" name="" value="0x1" />
         <value caption="MAC2009, ABS2008, and NAN2008 bits do not exist within the FCSR register" name="" value="0x0" />
      </value-group>
      <value-group caption="Full Convert Ranges bit" name="FIR__FC">
         <value caption="Full convert ranges are implemented (all numbers can be converted to another type by the FPU)" name="" value="0x1" />
         <value caption="Full convert ranges are not implemented" name="" value="0x0" />
      </value-group>
      <value-group caption="User Mode FR Switching Instruction bit" name="FIR__UFRP">
         <value caption="User mode FR switching instructions are supported" name="" value="0x1" />
         <value caption="User mode FR switching instructions are not supported" name="" value="0x0" />
      </value-group>
      <value-group caption="Rounding Mode control bits" name="FENR__RM">
         <value caption="Round towards Minus Infinity (-?)" name="" value="0x3" />
         <value caption="Round towards Plus Infinity (+?)" name="" value="0x2" />
         <value caption="Round toward Zero (0)" name="" value="0x1" />
         <value caption="Round to Nearest" name="" value="0x0" />
      </value-group>
      <value-group caption="Flush to Zero control bit" name="FENR__FS">
         <value caption="Denormal input operands are flushed to zero. Tiny results are flushed to either zero or the applied format's smallest normalized number (MinNorm) depending on the rounding mode settings." name="" value="0x1" />
         <value caption="Denormal input operands result in an Unimplemented Operation exception." name="" value="0x0" />
      </value-group>
      <value-group caption="Rounding Mode control bits" name="FCSR__RM">
         <value caption="Round towards Minus Infinity (-?)" name="" value="0x3" />
         <value caption="Round towards Plus Infinity (+?)" name="" value="0x2" />
         <value caption="Round toward Zero (0)" name="" value="0x1" />
         <value caption="Round to Nearest" name="" value="0x0" />
      </value-group>
      <value-group caption="NaN Encoding control bit" name="FCSR__NAN2008">
         <value caption="Quiet and signaling NaN encodings recommended by the IEEE Standard 754-2008. A quiet NaN is encoded with the first bit of the fraction being 1 and a signaling NaN is encoded with the first bit of the fraction being 0." name="" value="0x1" />
      </value-group>
      <value-group caption="Absolute value format control bit" name="FCSR__ABS2008">
         <value caption="ABS.fmt and NEG.fmt instructions compliant with IEEE Standard 754-2008. The ABS and NEG functions accept QNAN inputs without trapping." name="" value="0x1" />
      </value-group>
      <value-group caption="Fused Multiply Add mode control bit" name="FCSR__MAC2008">
         <value caption="Unfused multiply-add. Intermediary multiplication results are rounded to the destination format." name="" value="0x0" />
      </value-group>
      <value-group caption="Flush to Nearest Control bit" name="FCSR__FN">
         <value caption="Final result is rounded to either zero or 2E_min (MinNorm), whichever is closest when in Round to Nearest (RN) rounding mode. For other rounding modes, a final result is given as if FS was set to 1." name="" value="0x1" />
         <value caption="Handling of Tiny Result values depends on setting of the FS bit." name="" value="0x0" />
      </value-group>
      <value-group caption="Flush Override Control bit" name="FCSR__FO">
         <value caption="The intermediate result is kept in an internal format, which can be perceived as having the usual mantissa precision but with unlimited exponent precision and without forcing to a specific value or taking an exception." name="" value="0x1" />
         <value caption="Handling of Tiny Result values depends on setting of the FS bit." name="" value="0x0" />
      </value-group>
      <value-group caption="Flush to Zero control bit" name="FCSR__FS">
         <value caption="Denormal input operands are flushed to zero. Tiny results are flushed to either zero or the applied format's smallest normalized number (MinNorm) depending on the rounding mode settings." name="" value="0x1" />
         <value caption="Denormal input operands result in an Unimplemented Operation exception." name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="02823" name="CRU" version="2">
      <register-group name="CRU">
         <register caption="Oscillator Control Register" name="OSCCON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Oscillator Switch Enable bit" mask="0x00000001" name="OSWEN" values="OSCCON__OSWEN" />
            <bitfield caption="Secondary Oscillator (" mask="0x00000002" name="SOSCEN" values="OSCCON__SOSCEN" />
            <bitfield caption="Clock Fail Detect bit" mask="0x00000008" name="CF" values="OSCCON__CF" />
            <bitfield caption="Sleep Mode Enable bit" mask="0x00000010" name="SLPEN" values="OSCCON__SLPEN" />
            <bitfield caption="Clock Selection Lock Enable bit" mask="0x00000080" name="CLKLOCK" values="OSCCON__CLKLOCK" />
            <bitfield caption="New Oscillator Selection bits" mask="0x00000700" name="NOSC" values="OSCCON__NOSC" />
            <bitfield caption="Current Oscillator Selection bits" mask="0x00007000" name="COSC" values="OSCCON__COSC" />
            <bitfield caption="Sleep Two-speed Start-up Control bit" mask="0x00200000" name="SLP2SPD" values="OSCCON__SLP2SPD" />
            <bitfield caption="Dream Mode Enable bit" mask="0x00800000" name="DRMEN" values="OSCCON__DRMEN" />
            <bitfield caption="Internal Fast RC Oscillator Clock Divider bits" mask="0x07000000" name="FRCDIV" values="OSCCON__FRCDIV" />
         </register>
         <register caption="FRC Tuning Register" name="OSCTUN" offset="0x10" rw="RW" size="4">
            <bitfield caption="FRC Oscillator Tuning bits" mask="0x0000003F" name="TUN" values="OSCTUN__TUN" />
         </register>
         <register caption="System PLL Control Register" name="SPLLCON" offset="0x20" rw="RW" size="4">
            <bitfield caption="System PLL Frequency Range Selection bits" mask="0x00000007" name="PLLRANGE" values="SPLLCON__PLLRANGE" />
            <bitfield caption="System PLL Input Clock Source bit" mask="0x00000080" name="PLLICLK" values="SPLLCON__PLLICLK" />
            <bitfield caption="System PLL Input Clock Divider bits" mask="0x00000700" name="PLLIDIV" values="SPLLCON__PLLIDIV" />
            <bitfield caption="System PLL Multiplier bits" mask="0x007F0000" name="PLLMULT" values="SPLLCON__PLLMULT" />
            <bitfield caption="System PLL Output Clock Divider bits" mask="0x07000000" name="PLLODIV" values="SPLLCON__PLLODIV" />
         </register>
         <register caption="Reference Oscillator Control Register" name="REFO1CON" offset="0x80" rw="RW" size="4">
            <bitfield caption="Reference Clock Source Select bits" mask="0x0000000F" name="ROSEL" values="REFO1CON__ROSEL" />
            <bitfield caption="Reference Clock Request Status bit" mask="0x00000100" name="ACTIVE" values="REFO1CON__ACTIVE" />
            <bitfield caption="Divider Switch Enable bit" mask="0x00000200" name="DIVSWEN" values="REFO1CON__DIVSWEN" />
            <bitfield caption="Reference Oscillator Module Run in Sleep bit" mask="0x00000800" name="RSLP" values="REFO1CON__RSLP" />
            <bitfield caption="Reference Clock Output Enable bit" mask="0x00001000" name="OE" values="REFO1CON__OE" />
            <bitfield caption="Peripheral Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="REFO1CON__SIDL" />
            <bitfield caption="Output Enable bit" mask="0x00008000" name="ON" values="REFO1CON__ON" />
            <bitfield caption="Reference Clock Divider bits" mask="0x7FFF0000" name="RODIV" values="REFO1CON_RODIV" />
         </register>
         <register caption="Reference Oscillator Control Register" name="REFO2CON" offset="0xa0" rw="RW" size="4">
            <bitfield caption="Reference Clock Source Select bits" mask="0x0000000F" name="ROSEL" values="REFO2CON__ROSEL" />
            <bitfield caption="Reference Clock Request Status bit" mask="0x00000100" name="ACTIVE" values="REFO2CON__ACTIVE" />
            <bitfield caption="Divider Switch Enable bit" mask="0x00000200" name="DIVSWEN" values="REFO2CON__DIVSWEN" />
            <bitfield caption="Reference Oscillator Module Run in Sleep bit" mask="0x00000800" name="RSLP" values="REFO2CON__RSLP" />
            <bitfield caption="Reference Clock Output Enable bit" mask="0x00001000" name="OE" values="REFO2CON__OE" />
            <bitfield caption="Peripheral Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="REFO2CON__SIDL" />
            <bitfield caption="Output Enable bit" mask="0x00008000" name="ON" values="REFO2CON__ON" />
            <bitfield caption="Reference Clock Divider bits" mask="0x7FFF0000" name="RODIV" values="REFO2CON_RODIV" />
         </register>
         <register caption="Reference Oscillator Control Register" name="REFO3CON" offset="0xc0" rw="RW" size="4">
            <bitfield caption="Reference Clock Source Select bits" mask="0x0000000F" name="ROSEL" values="REFO3CON__ROSEL" />
            <bitfield caption="Reference Clock Request Status bit" mask="0x00000100" name="ACTIVE" values="REFO3CON__ACTIVE" />
            <bitfield caption="Divider Switch Enable bit" mask="0x00000200" name="DIVSWEN" values="REFO3CON__DIVSWEN" />
            <bitfield caption="Reference Oscillator Module Run in Sleep bit" mask="0x00000800" name="RSLP" values="REFO3CON__RSLP" />
            <bitfield caption="Reference Clock Output Enable bit" mask="0x00001000" name="OE" values="REFO3CON__OE" />
            <bitfield caption="Peripheral Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="REFO3CON__SIDL" />
            <bitfield caption="Output Enable bit" mask="0x00008000" name="ON" values="REFO3CON__ON" />
            <bitfield caption="Reference Clock Divider bits" mask="0x7FFF0000" name="RODIV" values="REFO3CON_RODIV" />
         </register>
         <register caption="Reference Oscillator Control Register" name="REFO4CON" offset="0xe0" rw="RW" size="4">
            <bitfield caption="Reference Clock Source Select bits" mask="0x0000000F" name="ROSEL" values="REFO4CON__ROSEL" />
            <bitfield caption="Reference Clock Request Status bit" mask="0x00000100" name="ACTIVE" values="REFO4CON__ACTIVE" />
            <bitfield caption="Divider Switch Enable bit" mask="0x00000200" name="DIVSWEN" values="REFO4CON__DIVSWEN" />
            <bitfield caption="Reference Oscillator Module Run in Sleep bit" mask="0x00000800" name="RSLP" values="REFO4CON__RSLP" />
            <bitfield caption="Reference Clock Output Enable bit" mask="0x00001000" name="OE" values="REFO4CON__OE" />
            <bitfield caption="Peripheral Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="REFO4CON__SIDL" />
            <bitfield caption="Output Enable bit" mask="0x00008000" name="ON" values="REFO4CON__ON" />
            <bitfield caption="Reference Clock Divider bits" mask="0x7FFF0000" name="RODIV" values="REFO4CON_RODIV" />
         </register>
         <register caption="Reference Oscillator Trim Register (x = 1-4)" name="REFO1TRIM" offset="0x90" rw="RW" size="4">
            <bitfield caption="Reference Oscillator Trim bits" mask="0xFF800000" name="ROTRIM" values="REFO1TRIM__ROTRIM" />
         </register>
         <register caption="Reference Oscillator Trim Register (x = 1-4)" name="REFO2TRIM" offset="0xb0" rw="RW" size="4">
            <bitfield caption="Reference Oscillator Trim bits" mask="0xFF800000" name="ROTRIM" values="REFO2TRIM__ROTRIM" />
         </register>
         <register caption="Reference Oscillator Trim Register (x = 1-4)" name="REFO3TRIM" offset="0xd0" rw="RW" size="4">
            <bitfield caption="Reference Oscillator Trim bits" mask="0xFF800000" name="ROTRIM" values="REFO3TRIM__ROTRIM" />
         </register>
         <register caption="Reference Oscillator Trim Register (x = 1-4)" name="REFO4TRIM" offset="0xf0" rw="RW" size="4">
            <bitfield caption="Reference Oscillator Trim bits" mask="0xFF800000" name="ROTRIM" values="REFO4TRIM__ROTRIM" />
         </register>
         <register caption="Peripheral Bus x Clock Divisor Control Register (x = 1-7)" name="PB1DIV" offset="0x100" rw="RW" size="4">
            <bitfield caption="Peripheral Bus x Clock Divisor Control bits" mask="0x0000007F" name="PBDIV" values="PB1DIV__PBDIV" />
            <bitfield caption="Peripheral Bus x Clock Divisor Ready bit" mask="0x00000800" name="PBDIVRDY" values="PB1DIV__PBDIVRDY" />
            <bitfield caption="Peripheral Bus x Output Clock Enable bit" mask="0x00008000" name="ON" values="PB1DIV__ON" />
         </register>
         <register caption="Peripheral Bus x Clock Divisor Control Register (x = 1-7)" name="PB2DIV" offset="0x110" rw="RW" size="4">
            <bitfield caption="Peripheral Bus x Clock Divisor Control bits" mask="0x0000007F" name="PBDIV" values="PB2DIV__PBDIV" />
            <bitfield caption="Peripheral Bus x Clock Divisor Ready bit" mask="0x00000800" name="PBDIVRDY" values="PB2DIV__PBDIVRDY" />
            <bitfield caption="Peripheral Bus x Output Clock Enable bit" mask="0x00008000" name="ON" values="PB2DIV__ON" />
         </register>
         <register caption="Peripheral Bus x Clock Divisor Control Register (x = 1-7)" name="PB4DIV" offset="0x130" rw="RW" size="4">
            <bitfield caption="Peripheral Bus x Clock Divisor Control bits" mask="0x0000007F" name="PBDIV" values="PB4DIV__PBDIV" />
            <bitfield caption="Peripheral Bus x Clock Divisor Ready bit" mask="0x00000800" name="PBDIVRDY" values="PB4DIV__PBDIVRDY" />
            <bitfield caption="Peripheral Bus x Output Clock Enable bit" mask="0x00008000" name="ON" values="PB4DIV__ON" />
         </register>
         <register caption="Peripheral Bus x Clock Divisor Control Register (x = 1-7)" name="PB6DIV" offset="0x150" rw="RW" size="4">
            <bitfield caption="Peripheral Bus x Clock Divisor Control bits" mask="0x0000007F" name="PBDIV" values="PB6DIV__PBDIV" />
            <bitfield caption="Peripheral Bus x Clock Divisor Ready bit" mask="0x00000800" name="PBDIVRDY" values="PB6DIV__PBDIVRDY" />
            <bitfield caption="Peripheral Bus x Output Clock Enable bit" mask="0x00008000" name="ON" values="PB6DIV__ON" />
         </register>
         <register caption="Oscillator Slew Control Register" name="SLEWCON" offset="0x180" rw="RW" size="4">
            <bitfield caption="Clock Switching Slewing Active Status bit" mask="0x00000001" name="BUSY" values="SLEWCON__BUSY" />
            <bitfield caption="Downward Slew Enable bit" mask="0x00000002" name="DNEN" values="SLEWCON__DNEN" />
            <bitfield caption="Upward Slew Enable bit" mask="0x00000004" name="UPEN" values="SLEWCON__UPEN" />
            <bitfield caption="Slew Divisor Steps Control bits" mask="0x00000700" name="SLWDIV" values="SLEWCON__SLWDIV" />
            <bitfield caption="System Clock Divide Control bits" mask="0x000F0000" name="SYSDIV" values="SLEWCON__SYSDIV" />
         </register>
         <register caption="Oscillator Clock Status Register" name="CLKSTAT" offset="0x190" rw="R" size="4">
            <bitfield caption="Fast RC Oscillator Ready Status bit" mask="0x00000001" name="FRCRDY" values="CLKSTAT__FRCRDY" />
            <bitfield caption="Primary Oscillator Ready Status bit" mask="0x00000004" name="POSCRDY" values="CLKSTAT__POSCRDY" />
            <bitfield caption="Secondary Oscillator Ready Status bit" mask="0x00000010" name="SOSCRDY" values="CLKSTAT__SOSCRDY" />
            <bitfield caption="Low-Power RC Oscillator Ready Status bit" mask="0x00000020" name="LPRCRDY" values="CLKSTAT__LPRCRDY" />
            <bitfield caption="System PLL Ready Status bit" mask="0x00000080" name="SPLLRDY" values="CLKSTAT__SPLLRDY" />
         </register>
      </register-group>
      <value-group caption="Oscillator Switch Enable bit" name="OSCCON__OSWEN">
         <value caption="Initiate an oscillator switch to selection specified by NOSC bits" name="" value="0x1" />
         <value caption="Oscillator switch is complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Secondary Oscillator (Sosc) Enable bit" name="OSCCON__SOSCEN">
         <value caption="Enable Secondary Oscillator" name="" value="0x1" />
         <value caption="Disable Secondary Oscillator" name="" value="0x0" />
      </value-group>
      <value-group caption="Clock Fail Detect bit" name="OSCCON__CF">
         <value caption="FSCM has detected a clock failure" name="" value="0x1" />
         <value caption="No clock failure has been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Sleep Mode Enable bit" name="OSCCON__SLPEN">
         <value caption="Device will enter Sleep mode when a WAIT instruction is executed" name="" value="0x1" />
         <value caption="Device will enter Idle mode when a WAIT instruction is executed" name="" value="0x0" />
      </value-group>
      <value-group caption="Clock Selection Lock Enable bit" name="OSCCON__CLKLOCK">
         <value caption="Clock and PLL selections are locked" name="" value="0x1" />
         <value caption="Clock and PLL selections are not locked and may be modified" name="" value="0x0" />
      </value-group>
      <value-group caption="New Oscillator Selection bits" name="OSCCON__NOSC">
         <value caption="Reserved" name="" value="0x7" />
         <value caption="Backup Fast RC (BFRC) Oscillator" name="" value="0x6" />
         <value caption="Internal Low-Power RC (LPRC) Oscillator" name="" value="0x5" />
         <value caption="Secondary Oscillator" name="" value="0x4" />
         <value caption="Reseerved" name="" value="0x3" />
         <value caption="Primary Oscillator (Posc) (HS or EC)" name="" value="0x2" />
         <value caption="System PLL (SPLL) input clock and divider set by SPLLCON" name="" value="0x1" />
         <value caption="Internal Fast RC (FRC) Oscillator divided by FRCDIV bits (FRCDIV) supports FRN divided by N" name="" value="0x0" />
      </value-group>
      <value-group caption="Current Oscillator Selection bits" name="OSCCON__COSC">
         <value caption="Reserved" name="" value="0x7" />
         <value caption="Backup Fast RC (BFRC) Oscillator" name="" value="0x6" />
         <value caption="Internal Low-Power RC (LPRC) Oscillator" name="" value="0x5" />
         <value caption="Secondary Oscillator" name="" value="0x4" />
         <value caption="Reserved" name="" value="0x3" />
         <value caption="Primary Oscillator (Posc) (HS or EC)" name="" value="0x2" />
         <value caption="System PLL (SPLL) input clock and divider set by SPLLCON" name="" value="0x1" />
         <value caption="Internal Fast RC (FRC) Oscillator divided by FRCDIV bits (FRCDIV) supports FRN divided by N" name="" value="0x0" />
      </value-group>
      <value-group caption="Sleep Two-speed Start-up Control bit" name="OSCCON__SLP2SPD">
         <value caption="Use FRC as SYSCLK until the selected clock is ready" name="" value="0x1" />
         <value caption="Use the selected clock directly" name="" value="0x0" />
      </value-group>
      <value-group caption="Dream Mode Enable bit" name="OSCCON__DRMEN">
         <value caption="Dream mode is enabled" name="" value="0x1" />
         <value caption="Dream mode is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Internal Fast RC Oscillator Clock Divider bits" name="OSCCON__FRCDIV">
         <value caption="FRC divided by 256" name="DIV256" value="0x7" />
         <value caption="FRC divided by 64" name="DIV64" value="0x6" />
         <value caption="FRC divided by 32" name="DIV32" value="0x5" />
         <value caption="FRC divided by 16" name="DIV16" value="0x4" />
         <value caption="FRC divided by 8" name="DIV8" value="0x3" />
         <value caption="FRC divided by 4" name="DIV4" value="0x2" />
         <value caption="FRC divided by 2" name="DIV2" value="0x1" />
         <value caption="FRC divided by 1 (default setting)" name="DIV1" value="0x0" />
      </value-group>
      <value-group caption="FRC Oscillator Tuning bits" name="OSCTUN__TUN">
         <value caption="+1.453%" name="" value="0x3f" />
         <value caption="0.000% (Nominal Center Frequency" name="" value="0x20" />
         <value caption="-1.500%" name="" value="0x0" />
      </value-group>
      <value-group caption="System PLL Frequency Range Selection bits" name="SPLLCON__PLLRANGE">
         <value caption="Reserved" name="" value="0x7" />
         <value caption="54-64 MHz" name="RANGE_54_64_MHZ" value="0x6" />
         <value caption="34-64 MHz" name="RANGE_34_64_MHZ" value="0x5" />
         <value caption="21-42 MHz" name="RANGE_21_42_MHZ" value="0x4" />
         <value caption="13-26 MHz" name="RANGE_13_26_MHZ" value="0x3" />
         <value caption="8-16 MHz" name="RANGE_8_16_MHZ" value="0x2" />
         <value caption="5-10 MHz" name="RANGE_5_10_MHZ" value="0x1" />
         <value caption="Bypass" name="BYPASS" value="0x0" />
      </value-group>
      <value-group caption="System PLL Input Clock Source bit" name="SPLLCON__PLLICLK">
         <value caption="FRC is selected as the input to the System PLL" name="" value="0x1" />
         <value caption="Posc is selected as the input to the System PLL" name="" value="0x0" />
      </value-group>
      <value-group caption="System PLL Input Clock Divider bits" name="SPLLCON__PLLIDIV">
         <value caption="Divide by 8" name="DIV_8" value="0x7" />
         <value caption="Divide by 7" name="DIV_7" value="0x6" />
         <value caption="Divide by 6" name="DIV_6" value="0x5" />
         <value caption="Divide by 5" name="DIV_5" value="0x4" />
         <value caption="Divide by 4" name="DIV_4" value="0x3" />
         <value caption="Divide by 3" name="DIV_3" value="0x2" />
         <value caption="Divide by 2" name="DIV_2" value="0x1" />
         <value caption="Divide by 1" name="DIV_1" value="0x0" />
      </value-group>
      <value-group caption="System PLL Multiplier bits" name="SPLLCON__PLLMULT">
         <value caption="Multiply by 128" name="MUL_128" value="0x7f" />
         <value caption="Multiply by 127" name="MUL_127" value="0x7e" />
         <value caption="Multiply by 126" name="MUL_126" value="0x7d" />
         <value caption="Multiply by 125" name="MUL_125" value="0x7c" />
         <value caption="Multiply by 124" name="MUL_124" value="0x7b" />
         <value caption="Multiply by 123" name="MUL_123" value="0x7a" />
         <value caption="Multiply by 122" name="MUL_122" value="0x79" />
         <value caption="Multiply by 121" name="MUL_121" value="0x78" />
         <value caption="Multiply by 120" name="MUL_120" value="0x77" />
         <value caption="Multiply by 119" name="MUL_119" value="0x76" />
         <value caption="Multiply by 118" name="MUL_118" value="0x75" />
         <value caption="Multiply by 117" name="MUL_117" value="0x74" />
         <value caption="Multiply by 116" name="MUL_116" value="0x73" />
         <value caption="Multiply by 115" name="MUL_115" value="0x72" />
         <value caption="Multiply by 114" name="MUL_114" value="0x71" />
         <value caption="Multiply by 113" name="MUL_113" value="0x70" />
         <value caption="Multiply by 112" name="MUL_112" value="0x6f" />
         <value caption="Multiply by 111" name="MUL_111" value="0x6e" />
         <value caption="Multiply by 110" name="MUL_110" value="0x6d" />
         <value caption="Multiply by 109" name="MUL_109" value="0x6c" />
         <value caption="Multiply by 108" name="MUL_108" value="0x6b" />
         <value caption="Multiply by 107" name="MUL_107" value="0x6a" />
         <value caption="Multiply by 106" name="MUL_106" value="0x69" />
         <value caption="Multiply by 105" name="MUL_105" value="0x68" />
         <value caption="Multiply by 104" name="MUL_104" value="0x67" />
         <value caption="Multiply by 103" name="MUL_103" value="0x66" />
         <value caption="Multiply by 102" name="MUL_102" value="0x65" />
         <value caption="Multiply by 101" name="MUL_101" value="0x64" />
         <value caption="Multiply by 100" name="MUL_100" value="0x63" />
         <value caption="Multiply by 99" name="MUL_99" value="0x62" />
         <value caption="Multiply by 98" name="MUL_98" value="0x61" />
         <value caption="Multiply by 97" name="MUL_97" value="0x60" />
         <value caption="Multiply by 96" name="MUL_96" value="0x5f" />
         <value caption="Multiply by 95" name="MUL_95" value="0x5e" />
         <value caption="Multiply by 94" name="MUL_94" value="0x5d" />
         <value caption="Multiply by 93" name="MUL_93" value="0x5c" />
         <value caption="Multiply by 92" name="MUL_92" value="0x5b" />
         <value caption="Multiply by 91" name="MUL_91" value="0x5a" />
         <value caption="Multiply by 90" name="MUL_90" value="0x59" />
         <value caption="Multiply by 89" name="MUL_89" value="0x58" />
         <value caption="Multiply by 88" name="MUL_88" value="0x57" />
         <value caption="Multiply by 87" name="MUL_87" value="0x56" />
         <value caption="Multiply by 86" name="MUL_86" value="0x55" />
         <value caption="Multiply by 85" name="MUL_85" value="0x54" />
         <value caption="Multiply by 84" name="MUL_84" value="0x53" />
         <value caption="Multiply by 83" name="MUL_83" value="0x52" />
         <value caption="Multiply by 82" name="MUL_82" value="0x51" />
         <value caption="Multiply by 81" name="MUL_81" value="0x50" />
         <value caption="Multiply by 80" name="MUL_80" value="0x4f" />
         <value caption="Multiply by 79" name="MUL_79" value="0x4e" />
         <value caption="Multiply by 78" name="MUL_78" value="0x4d" />
         <value caption="Multiply by 77" name="MUL_77" value="0x4c" />
         <value caption="Multiply by 76" name="MUL_76" value="0x4b" />
         <value caption="Multiply by 75" name="MUL_75" value="0x4a" />
         <value caption="Multiply by 74" name="MUL_74" value="0x49" />
         <value caption="Multiply by 73" name="MUL_73" value="0x48" />
         <value caption="Multiply by 72" name="MUL_72" value="0x47" />
         <value caption="Multiply by 71" name="MUL_71" value="0x46" />
         <value caption="Multiply by 70" name="MUL_70" value="0x45" />
         <value caption="Multiply by 69" name="MUL_69" value="0x44" />
         <value caption="Multiply by 68" name="MUL_68" value="0x43" />
         <value caption="Multiply by 67" name="MUL_67" value="0x42" />
         <value caption="Multiply by 66" name="MUL_66" value="0x41" />
         <value caption="Multiply by 65" name="MUL_65" value="0x40" />
         <value caption="Multiply by 64" name="MUL_64" value="0x3f" />
         <value caption="Multiply by 63" name="MUL_63" value="0x3e" />
         <value caption="Multiply by 62" name="MUL_62" value="0x3d" />
         <value caption="Multiply by 61" name="MUL_61" value="0x3c" />
         <value caption="Multiply by 60" name="MUL_60" value="0x3b" />
         <value caption="Multiply by 59" name="MUL_59" value="0x3a" />
         <value caption="Multiply by 58" name="MUL_58" value="0x39" />
         <value caption="Multiply by 57" name="MUL_57" value="0x38" />
         <value caption="Multiply by 56" name="MUL_56" value="0x37" />
         <value caption="Multiply by 55" name="MUL_55" value="0x36" />
         <value caption="Multiply by 54" name="MUL_54" value="0x35" />
         <value caption="Multiply by 53" name="MUL_53" value="0x34" />
         <value caption="Multiply by 52" name="MUL_52" value="0x33" />
         <value caption="Multiply by 51" name="MUL_51" value="0x32" />
         <value caption="Multiply by 50" name="MUL_50" value="0x31" />
         <value caption="Multiply by 49" name="MUL_49" value="0x30" />
         <value caption="Multiply by 48" name="MUL_48" value="0x2f" />
         <value caption="Multiply by 47" name="MUL_47" value="0x2e" />
         <value caption="Multiply by 46" name="MUL_46" value="0x2d" />
         <value caption="Multiply by 45" name="MUL_45" value="0x2c" />
         <value caption="Multiply by 44" name="MUL_44" value="0x2b" />
         <value caption="Multiply by 43" name="MUL_43" value="0x2a" />
         <value caption="Multiply by 42" name="MUL_42" value="0x29" />
         <value caption="Multiply by 41" name="MUL_41" value="0x28" />
         <value caption="Multiply by 40" name="MUL_40" value="0x27" />
         <value caption="Multiply by 39" name="MUL_39" value="0x26" />
         <value caption="Multiply by 38" name="MUL_38" value="0x25" />
         <value caption="Multiply by 37" name="MUL_37" value="0x24" />
         <value caption="Multiply by 36" name="MUL_36" value="0x23" />
         <value caption="Multiply by 35" name="MUL_35" value="0x22" />
         <value caption="Multiply by 34" name="MUL_34" value="0x21" />
         <value caption="Multiply by 33" name="MUL_33" value="0x20" />
         <value caption="Multiply by 32" name="MUL_32" value="0x1f" />
         <value caption="Multiply by 31" name="MUL_31" value="0x1e" />
         <value caption="Multiply by 30" name="MUL_30" value="0x1d" />
         <value caption="Multiply by 29" name="MUL_29" value="0x1c" />
         <value caption="Multiply by 28" name="MUL_28" value="0x1b" />
         <value caption="Multiply by 27" name="MUL_27" value="0x1a" />
         <value caption="Multiply by 26" name="MUL_26" value="0x19" />
         <value caption="Multiply by 25" name="MUL_25" value="0x18" />
         <value caption="Multiply by 24" name="MUL_24" value="0x17" />
         <value caption="Multiply by 23" name="MUL_23" value="0x16" />
         <value caption="Multiply by 22" name="MUL_22" value="0x15" />
         <value caption="Multiply by 21" name="MUL_21" value="0x14" />
         <value caption="Multiply by 20" name="MUL_20" value="0x13" />
         <value caption="Multiply by 19" name="MUL_19" value="0x12" />
         <value caption="Multiply by 18" name="MUL_18" value="0x11" />
         <value caption="Multiply by 17" name="MUL_17" value="0x10" />
         <value caption="Multiply by 16" name="MUL_16" value="0x0f" />
         <value caption="Multiply by 15" name="MUL_15" value="0x0e" />
         <value caption="Multiply by 14" name="MUL_14" value="0x0d" />
         <value caption="Multiply by 13" name="MUL_13" value="0x0c" />
         <value caption="Multiply by 12" name="MUL_12" value="0x0b" />
         <value caption="Multiply by 11" name="MUL_11" value="0x0a" />
         <value caption="Multiply by 10" name="MUL_10" value="0x09" />
         <value caption="Multiply by 9" name="MUL_9" value="0x08" />
         <value caption="Multiply by 8" name="MUL_8" value="0x07" />
         <value caption="Multiply by 7" name="MUL_7" value="0x06" />
         <value caption="Multiply by 6" name="MUL_6" value="0x05" />
         <value caption="Multiply by 5" name="MUL_5" value="0x04" />
         <value caption="Multiply by 4" name="MUL_4" value="0x03" />
         <value caption="Multiply by 3" name="MUL_3" value="0x02" />
         <value caption="Multiply by 2" name="MUL_2" value="0x01" />
         <value caption="Multiply by 1" name="MUL_1" value="0x00" />
      </value-group>
      <value-group caption="System PLL Output Clock Divider bits" name="SPLLCON__PLLODIV">
         <value caption="Reserved" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="PLL Divide by 32" name="DIV_32" value="0x5" />
         <value caption="PLL Divide by 16" name="DIV_16" value="0x4" />
         <value caption="PLL Divide by 8" name="DIV_8" value="0x3" />
         <value caption="PLL Divide by 4" name="DIV_4" value="0x2" />
         <value caption="PLL Divide by 2" name="DIV_2" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Clock Source Select bits" name="REFO1CON__ROSEL">
         <value caption="Reference Clock Input REFCLKI" name="REFCLKI" value="0x8" />
         <value caption="System PLL Output SPLL" name="SPLL" value="0x7" />
         <value caption="Secondary Oscillator SOSC" name="Sosc" value="0x5" />
         <value caption="Low Power Oscillator LPRC" name="LPRC" value="0x4" />
         <value caption="Internal Fast Oscillator FRC" name="FRC" value="0x3" />
         <value caption="Primary Oscillator POSC" name="Posc" value="0x2" />
         <value caption="Peripheral Clock 1 PBCLK1" name="PBCLK1" value="0x1" />
         <value caption="System clock SYSCLK" name="SYSCLK" value="0x0" />
      </value-group>
      <value-group caption="Reference Clock Request Status bit" name="REFO1CON__ACTIVE">
         <value caption="Reference clock request is active" name="" value="0x1" />
         <value caption="Reference clock request is not active" name="" value="0x0" />
      </value-group>
      <value-group caption="Divider Switch Enable bit" name="REFO1CON__DIVSWEN">
         <value caption="Divider switch is in progress" name="" value="0x1" />
         <value caption="Divider switch is complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Oscillator Module Run in Sleep bit" name="REFO1CON__RSLP">
         <value caption="Reference Oscillator Module output continues to run in Sleep" name="" value="0x1" />
         <value caption="Reference Oscillator Module output is disabled in Sleep" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Clock Output Enable bit" name="REFO1CON__OE">
         <value caption="Reference clock is driven out on REFCLKOx pin" name="" value="0x1" />
         <value caption="Reference clock is not driven out on REFCLKOx pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Stop in Idle Mode bit" name="REFO1CON__SIDL">
         <value caption="Discontinue module operation when the device enters Idle mode" name="" value="0x1" />
         <value caption="Continue module operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Enable bit" name="REFO1CON__ON">
         <value caption="Reference Oscillator Module enabled" name="" value="0x1" />
         <value caption="Reference Oscillator Module disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Clock Divider bits" name="REFO1CON__RODIV">
         <value caption="REFO clock is Base clock frequency divided by 65534" name="" value="0x7fff"/>
         <value caption="REFO clock is Base clock frequency divided by 6 (3*2)" name="" value="0x3"/>
         <value caption="REFO clock is Base clock frequency divided by 4 (2*2)" name="" value="0x2"/>
         <value caption="REFO clock is Base clock frequency divided by 2 (1*2)" name="" value="0x1"/>
         <value caption="REFO is the same frequency as Base Clock (no divider)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Source Select bits" name="REFO2CON__ROSEL">
         <value caption="Reference Clock Input REFCLKI" name="REFCLKI" value="0x8" />
         <value caption="System PLL Output SPLL" name="SPLL" value="0x7" />
         <value caption="Secondary Oscillator SOSC" name="Sosc" value="0x5" />
         <value caption="Low Power Oscillator LPRC" name="LPRC" value="0x4" />
         <value caption="Internal Fast Oscillator FRC" name="FRC" value="0x3" />
         <value caption="Primary Oscillator POSC" name="Posc" value="0x2" />
         <value caption="Peripheral Clock 1 PBCLK1" name="PBCLK1" value="0x1" />
         <value caption="System clock SYSCLK" name="SYSCLK" value="0x0" />
      </value-group>
      <value-group caption="Reference Clock Request Status bit" name="REFO2CON__ACTIVE">
         <value caption="Reference clock request is active" name="" value="0x1" />
         <value caption="Reference clock request is not active" name="" value="0x0" />
      </value-group>
      <value-group caption="Divider Switch Enable bit" name="REFO2CON__DIVSWEN">
         <value caption="Divider switch is in progress" name="" value="0x1" />
         <value caption="Divider switch is complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Oscillator Module Run in Sleep bit" name="REFO2CON__RSLP">
         <value caption="Reference Oscillator Module output continues to run in Sleep" name="" value="0x1" />
         <value caption="Reference Oscillator Module output is disabled in Sleep" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Clock Output Enable bit" name="REFO2CON__OE">
         <value caption="Reference clock is driven out on REFCLKOx pin" name="" value="0x1" />
         <value caption="Reference clock is not driven out on REFCLKOx pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Stop in Idle Mode bit" name="REFO2CON__SIDL">
         <value caption="Discontinue module operation when the device enters Idle mode" name="" value="0x1" />
         <value caption="Continue module operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Enable bit" name="REFO2CON__ON">
         <value caption="Reference Oscillator Module enabled" name="" value="0x1" />
         <value caption="Reference Oscillator Module disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Clock Divider bits" name="REFO2CON__RODIV">
         <value caption="REFO clock is Base clock frequency divided by 65534" name="" value="0x7fff"/>
         <value caption="REFO clock is Base clock frequency divided by 6 (3*2)" name="" value="0x3"/>
         <value caption="REFO clock is Base clock frequency divided by 4 (2*2)" name="" value="0x2"/>
         <value caption="REFO clock is Base clock frequency divided by 2 (1*2)" name="" value="0x1"/>
         <value caption="REFO is the same frequency as Base Clock (no divider)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Source Select bits" name="REFO3CON__ROSEL">
         <value caption="Reference Clock Input REFCLKI" name="REFCLKI" value="0x8" />
         <value caption="System PLL Output SPLL" name="SPLL" value="0x7" />
         <value caption="Secondary Oscillator SOSC" name="Sosc" value="0x5" />
         <value caption="Low Power Oscillator LPRC" name="LPRC" value="0x4" />
         <value caption="Internal Fast Oscillator FRC" name="FRC" value="0x3" />
         <value caption="Primary Oscillator POSC" name="Posc" value="0x2" />
         <value caption="Peripheral Clock 1 PBCLK1" name="PBCLK1" value="0x1" />
         <value caption="System clock SYSCLK" name="SYSCLK" value="0x0" />
      </value-group>
      <value-group caption="Reference Clock Request Status bit" name="REFO3CON__ACTIVE">
         <value caption="Reference clock request is active" name="" value="0x1" />
         <value caption="Reference clock request is not active" name="" value="0x0" />
      </value-group>
      <value-group caption="Divider Switch Enable bit" name="REFO3CON__DIVSWEN">
         <value caption="Divider switch is in progress" name="" value="0x1" />
         <value caption="Divider switch is complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Oscillator Module Run in Sleep bit" name="REFO3CON__RSLP">
         <value caption="Reference Oscillator Module output continues to run in Sleep" name="" value="0x1" />
         <value caption="Reference Oscillator Module output is disabled in Sleep" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Clock Output Enable bit" name="REFO3CON__OE">
         <value caption="Reference clock is driven out on REFCLKOx pin" name="" value="0x1" />
         <value caption="Reference clock is not driven out on REFCLKOx pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Stop in Idle Mode bit" name="REFO3CON__SIDL">
         <value caption="Discontinue module operation when the device enters Idle mode" name="" value="0x1" />
         <value caption="Continue module operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Enable bit" name="REFO3CON__ON">
         <value caption="Reference Oscillator Module enabled" name="" value="0x1" />
         <value caption="Reference Oscillator Module disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Clock Divider bits" name="REFO3CON__RODIV">
         <value caption="REFO clock is Base clock frequency divided by 65534" name="" value="0x7fff"/>
         <value caption="REFO clock is Base clock frequency divided by 6 (3*2)" name="" value="0x3"/>
         <value caption="REFO clock is Base clock frequency divided by 4 (2*2)" name="" value="0x2"/>
         <value caption="REFO clock is Base clock frequency divided by 2 (1*2)" name="" value="0x1"/>
         <value caption="REFO is the same frequency as Base Clock (no divider)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Reference Clock Source Select bits" name="REFO4CON__ROSEL">
         <value caption="Reference Clock Input REFCLKI" name="REFCLKI" value="0x8" />
         <value caption="System PLL Output SPLL" name="SPLL" value="0x7" />
         <value caption="Secondary Oscillator SOSC" name="Sosc" value="0x5" />
         <value caption="Low Power Oscillator LPRC" name="LPRC" value="0x4" />
         <value caption="Internal Fast Oscillator FRC" name="FRC" value="0x3" />
         <value caption="Primary Oscillator POSC" name="Posc" value="0x2" />
         <value caption="Peripheral Clock 1 PBCLK1" name="PBCLK1" value="0x1" />
         <value caption="System clock SYSCLK" name="SYSCLK" value="0x0" />
      </value-group>
      <value-group caption="Reference Clock Request Status bit" name="REFO4CON__ACTIVE">
         <value caption="Reference clock request is active" name="" value="0x1" />
         <value caption="Reference clock request is not active" name="" value="0x0" />
      </value-group>
      <value-group caption="Divider Switch Enable bit" name="REFO4CON__DIVSWEN">
         <value caption="Divider switch is in progress" name="" value="0x1" />
         <value caption="Divider switch is complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Oscillator Module Run in Sleep bit" name="REFO4CON__RSLP">
         <value caption="Reference Oscillator Module output continues to run in Sleep" name="" value="0x1" />
         <value caption="Reference Oscillator Module output is disabled in Sleep" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Clock Output Enable bit" name="REFO4CON__OE">
         <value caption="Reference clock is driven out on REFCLKOx pin" name="" value="0x1" />
         <value caption="Reference clock is not driven out on REFCLKOx pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Stop in Idle Mode bit" name="REFO4CON__SIDL">
         <value caption="Discontinue module operation when the device enters Idle mode" name="" value="0x1" />
         <value caption="Continue module operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Enable bit" name="REFO4CON__ON">
         <value caption="Reference Oscillator Module enabled" name="" value="0x1" />
         <value caption="Reference Oscillator Module disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Clock Divider bits" name="REFO4CON__RODIV">
         <value caption="REFO clock is Base clock frequency divided by 65534" name="" value="0x7fff"/>
         <value caption="REFO clock is Base clock frequency divided by 6 (3*2)" name="" value="0x3"/>
         <value caption="REFO clock is Base clock frequency divided by 4 (2*2)" name="" value="0x2"/>
         <value caption="REFO clock is Base clock frequency divided by 2 (1*2)" name="" value="0x1"/>
         <value caption="REFO is the same frequency as Base Clock (no divider)" name="" value="0x0"/>
      </value-group>
      <value-group caption="Reference Oscillator Trim bits" name="REFO1TRIM__ROTRIM">
         <value caption="511/512 divisor added to RODIV value" name="" value="0x1ff" />
         <value caption="510/512 divisor added to RODIV value" name="" value="0x1fe" />
         <value caption="256/512 divisor added to RODIV value" name="" value="0x100" />
         <value caption="2/512 divisor added to RODIV value" name="" value="0x2" />
         <value caption="1/512 divisor added to RODIV value" name="" value="0x1" />
         <value caption="0 divisor added to RODIV value" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Oscillator Trim bits" name="REFO2TRIM__ROTRIM">
         <value caption="511/512 divisor added to RODIV value" name="" value="0x1ff" />
         <value caption="510/512 divisor added to RODIV value" name="" value="0x1fe" />
         <value caption="256/512 divisor added to RODIV value" name="" value="0x100" />
         <value caption="2/512 divisor added to RODIV value" name="" value="0x2" />
         <value caption="1/512 divisor added to RODIV value" name="" value="0x1" />
         <value caption="0 divisor added to RODIV value" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Oscillator Trim bits" name="REFO3TRIM__ROTRIM">
         <value caption="511/512 divisor added to RODIV value" name="" value="0x1ff" />
         <value caption="510/512 divisor added to RODIV value" name="" value="0x1fe" />
         <value caption="256/512 divisor added to RODIV value" name="" value="0x100" />
         <value caption="2/512 divisor added to RODIV value" name="" value="0x2" />
         <value caption="1/512 divisor added to RODIV value" name="" value="0x1" />
         <value caption="0 divisor added to RODIV value" name="" value="0x0" />
      </value-group>
      <value-group caption="Reference Oscillator Trim bits" name="REFO4TRIM__ROTRIM">
         <value caption="511/512 divisor added to RODIV value" name="" value="0x1ff" />
         <value caption="510/512 divisor added to RODIV value" name="" value="0x1fe" />
         <value caption="256/512 divisor added to RODIV value" name="" value="0x100" />
         <value caption="2/512 divisor added to RODIV value" name="" value="0x2" />
         <value caption="1/512 divisor added to RODIV value" name="" value="0x1" />
         <value caption="0 divisor added to RODIV value" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Control bits" name="PB1DIV__PBDIV">
         <value caption="PBCLKx is SYSCLK divided by 128" name="" value="0x7f" />
         <value caption="PBCLKx is SYSCLK divided by 127" name="" value="0x7e" />
         <value caption="PBCLKx is SYSCLK divided by 4 (default value for x = 6)" name="" value="0x3" />
         <value caption="PBCLKx is SYSCLK divided by 3" name="" value="0x2" />
         <value caption="PBCLKx is SYSCLK divided by 2 (default value for x less than 6)" name="" value="0x1" />
         <value caption="PBCLKx is SYSCLK divided by 1 (default value for x = 7)" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Ready bit" name="PB1DIV__PBDIVRDY">
         <value caption="Clock divisor logic is not switching divisors and the PBxDIV bits may be written" name="" value="0x1" />
         <value caption="Clock divisor logic is currently switching values and the PBxDIV bits cannot be written" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Bus x Output Clock Enable bit" name="PB1DIV__ON">
         <value caption="Output clock is enabled" name="" value="0x1" />
         <value caption="Output clock is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Control bits" name="PB2DIV__PBDIV">
         <value caption="PBCLKx is SYSCLK divided by 128" name="" value="0x7f" />
         <value caption="PBCLKx is SYSCLK divided by 127" name="" value="0x7e" />
         <value caption="PBCLKx is SYSCLK divided by 4 (default value for x = 6)" name="" value="0x3" />
         <value caption="PBCLKx is SYSCLK divided by 3" name="" value="0x2" />
         <value caption="PBCLKx is SYSCLK divided by 2 (default value for x less than 6)" name="" value="0x1" />
         <value caption="PBCLKx is SYSCLK divided by 1 (default value for x = 7)" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Ready bit" name="PB2DIV__PBDIVRDY">
         <value caption="Clock divisor logic is not switching divisors and the PBxDIV bits may be written" name="" value="0x1" />
         <value caption="Clock divisor logic is currently switching values and the PBxDIV bits cannot be written" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Bus x Output Clock Enable bit" name="PB2DIV__ON">
         <value caption="Output clock is enabled" name="" value="0x1" />
         <value caption="Output clock is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Control bits" name="PB4DIV__PBDIV">
         <value caption="PBCLKx is SYSCLK divided by 128" name="" value="0x7f" />
         <value caption="PBCLKx is SYSCLK divided by 127" name="" value="0x7e" />
         <value caption="PBCLKx is SYSCLK divided by 4 (default value for x = 6)" name="" value="0x3" />
         <value caption="PBCLKx is SYSCLK divided by 3" name="" value="0x2" />
         <value caption="PBCLKx is SYSCLK divided by 2 (default value for x less than 6)" name="" value="0x1" />
         <value caption="PBCLKx is SYSCLK divided by 1 (default value for x = 7)" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Ready bit" name="PB4DIV__PBDIVRDY">
         <value caption="Clock divisor logic is not switching divisors and the PBxDIV bits may be written" name="" value="0x1" />
         <value caption="Clock divisor logic is currently switching values and the PBxDIV bits cannot be written" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Bus x Output Clock Enable bit" name="PB4DIV__ON">
         <value caption="Output clock is enabled" name="" value="0x1" />
         <value caption="Output clock is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Control bits" name="PB6DIV__PBDIV">
         <value caption="PBCLKx is SYSCLK divided by 128" name="" value="0x7f" />
         <value caption="PBCLKx is SYSCLK divided by 127" name="" value="0x7e" />
         <value caption="PBCLKx is SYSCLK divided by 4 (default value for x = 6)" name="" value="0x3" />
         <value caption="PBCLKx is SYSCLK divided by 3" name="" value="0x2" />
         <value caption="PBCLKx is SYSCLK divided by 2 (default value for x less than 6)" name="" value="0x1" />
         <value caption="PBCLKx is SYSCLK divided by 1 (default value for x = 7)" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Bus x Clock Divisor Ready bit" name="PB6DIV__PBDIVRDY">
         <value caption="Clock divisor logic is not switching divisors and the PBxDIV bits may be written" name="" value="0x1" />
         <value caption="Clock divisor logic is currently switching values and the PBxDIV bits cannot be written" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Bus x Output Clock Enable bit" name="PB6DIV__ON">
         <value caption="Output clock is enabled" name="" value="0x1" />
         <value caption="Output clock is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Clock Switching Slewing Active Status bit" name="SLEWCON__BUSY">
         <value caption="Clock frequency is being actively slewed to the new frequency" name="" value="0x1" />
         <value caption="Clock switch has reached its final value" name="" value="0x0" />
      </value-group>
      <value-group caption="Downward Slew Enable bit" name="SLEWCON__DNEN">
         <value caption="Slewing enabled for switching to a lower frequency" name="" value="0x1" />
         <value caption="Slewing disabled for switching to a lower frequency" name="" value="0x0" />
      </value-group>
      <value-group caption="Upward Slew Enable bit" name="SLEWCON__UPEN">
         <value caption="Slewing enabled for switching to a higher frequency" name="" value="0x1" />
         <value caption="Slewing disabled for switching to a higher frequency" name="" value="0x0" />
      </value-group>
      <value-group caption="Slew Divisor Steps Control bits" name="SLEWCON__SLWDIV">
         <value caption="Steps are divide by 128, 64, 32, 16, 8, 4, 2, and then no divisor" name="" value="0x7" />
         <value caption="Steps are divide by 64, 32, 16, 8, 4, 2, and then no divisor" name="" value="0x6" />
         <value caption="Steps are divide by 32, 16, 8, 4, 2, and then no divisor" name="" value="0x5" />
         <value caption="Steps are divide by 16, 8, 4, 2, and then no divisor" name="" value="0x4" />
         <value caption="Steps are divide by 8, 4, 2, and then no divisor" name="" value="0x3" />
         <value caption="Steps are divide by 4, 2, and then no divisor" name="" value="0x2" />
         <value caption="Steps are divide by 2, and then no divisor" name="" value="0x1" />
         <value caption="No divisor is used during slewing" name="" value="0x0" />
      </value-group>
      <value-group caption="System Clock Divide Control bits" name="SLEWCON__SYSDIV">
         <value caption="SYSCLK is divided by 16" name="" value="0xf" />
         <value caption="SYSCLK is divided by 15" name="" value="0xe" />
         <value caption="SYSCLK is divided by 14" name="" value="0xd" />
         <value caption="SYSCLK is divided by 13" name="" value="0xc" />
         <value caption="SYSCLK is divided by 12" name="" value="0xb" />
         <value caption="SYSCLK is divided by 11" name="" value="0xa" />
         <value caption="SYSCLK is divided by 10" name="" value="0x9" />
         <value caption="SYSCLK is divided by 9" name="" value="0x8" />
         <value caption="SYSCLK is divided by 8" name="" value="0x7" />
         <value caption="SYSCLK is divided by 7" name="" value="0x6" />
         <value caption="SYSCLK is divided by 6" name="" value="0x5" />
         <value caption="SYSCLK is divided by 5" name="" value="0x4" />
         <value caption="SYSCLK is divided by 4" name="" value="0x3" />
         <value caption="SYSCLK is divided by 3" name="" value="0x2" />
         <value caption="SYSCLK is divided by 2" name="" value="0x1" />
         <value caption="SYSCLK is not divided" name="" value="0x0" />
      </value-group>
      <value-group caption="Fast RC Oscillator Ready Status bit" name="CLKSTAT__FRCRDY">
         <value caption="FRC is stable and ready" name="" value="0x1" />
         <value caption="FRC is disabled for not operating" name="" value="0x0" />
      </value-group>
      <value-group caption="Primary Oscillator Ready Status bit" name="CLKSTAT__POSCRDY">
         <value caption="Posc is stable and ready" name="" value="0x1" />
         <value caption="Posc is disabled or not operating" name="" value="0x0" />
      </value-group>
      <value-group caption="Secondary Oscillator Ready Status bit" name="CLKSTAT__SOSCRDY">
         <value caption="Sosc is stable and ready" name="" value="0x1" />
         <value caption="Sosc is disabled or not operating" name="" value="0x0" />
      </value-group>
      <value-group caption="Low-Power RC Oscillator Ready Status bit" name="CLKSTAT__LPRCRDY">
         <value caption="LPRC is stable and ready" name="" value="0x1" />
         <value caption="LPRC is disabled or not operating" name="" value="0x0" />
      </value-group>
      <value-group caption="System PLL Ready Status bit" name="CLKSTAT__SPLLRDY">
         <value caption="SPLL is ready" name="" value="0x1" />
         <value caption="SPLL is not ready" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="02823" name="RCON" version="2">
      <register-group name="RCON">
         <register caption="Reset Control Register" name="RCON" offset="0x40" rw="RW" size="4">
            <bitfield caption="Power-on Reset Flag bit" mask="0x00000001" name="POR" values="RCON__POR"/>
            <bitfield caption="Brown-out Reset Flag bit" mask="0x00000002" name="BOR" values="RCON__BOR"/>
            <bitfield caption="Wake From Idle Flag bit" mask="0x00000004" name="IDLE" values="RCON__IDLE"/>
            <bitfield caption="Wake From Sleep Flag bit" mask="0x00000008" name="SLEEP" values="RCON__SLEEP"/>
            <bitfield caption="Watchdog Timer Time-out Flag bit" mask="0x00000010" name="WDTO" values="RCON__WDTO"/>
            <bitfield caption="Deadman Timer Time-out Flag bit" mask="0x00000020" name="DMTO" values="RCON__DMTO"/>
            <bitfield caption="Software Reset Flag bit" mask="0x00000040" name="SWR" values="RCON__SWR"/>
            <bitfield caption="External Reset (MCLR) Pin Flag bit" mask="0x00000080" name="EXTR" values="RCON__EXTR"/>
            <bitfield caption="Configuration Mismatch Reset Flag bit" mask="0x00000200" name="CMR" values="RCON__CMR"/>
            <bitfield caption="Primary/Secondary Configuration Registers Error Flag bit" mask="0x04000000" name="BCFGFAIL" values="RCON__BCFGFAIL"/>
            <bitfield caption="Primary Configuration Registers Error Flag bit" mask="0x08000000" name="BCFGERR" values="RCON__BCFGERR"/>
         </register>
         <register caption="Software Reset Register" name="RSWRST" offset="0x50" rw="W" size="4">
            <bitfield caption="Software Reset Trigger bit" mask="0x00000001" name="SWRST" values="RSWRST__SWRST"/>
         </register>
         <register caption="Non-maskable Interrupt (NMI) Control Register" name="RNMICON" offset="0x60" rw="RW" size="4">
            <bitfield caption="NMI Reset Counter Value bits" mask="0x0000FFFF" name="NMICNT" values="RNMICON__NMICNT"/>
            <bitfield caption="Clock Fail Detect bit" mask="0x00020000" name="CF" values="RNMICON__CF"/>
            <bitfield caption="High/Low-Voltage Detect Status" mask="0x00040000" name="HLVD"/>
            <bitfield caption="General NMI bit" mask="0x00080000" name="GNMI" values="RNMICON__GNMI"/>
            <bitfield caption="Software NMI Trigger" mask="0x00800000" name="SWNMI" values="RNMICON__SWNMI"/>
            <bitfield caption="Watchdog Timer Time-Out Flag bit" mask="0x01000000" name="WDTO" values="RNMICON__WDTO"/>
            <bitfield caption="Deadman Timer Time-out Flag bit" mask="0x02000000" name="DMTO" values="RNMICON__DMTO"/>
         </register>
         <register caption="Power Control Register" name="PWRCON" offset="0x70" rw="RW" size="4">
            <bitfield caption="Internal Voltage Regulator Stand-by Enable bit" mask="0x1" name="VREGS" values="RNMICON__VREGS"/>
         </register>
      </register-group>
      <value-group caption="Power-on Reset Flag bit" name="RCON__POR">
         <value caption="Power-on Reset has occurred" name="" value="0x1" />
         <value caption="Power-on Reset has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Brown-out Reset Flag bit" name="RCON__BOR">
         <value caption="Brown-out Reset has occurred" name="" value="0x1" />
         <value caption="Brown-out Reset has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Wake From Idle Flag bit" name="RCON__IDLE">
         <value caption="Device was in Idle mode" name="" value="0x1" />
         <value caption="Device was not in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Wake From Sleep Flag bit" name="RCON__SLEEP">
         <value caption="Device was in Sleep mode" name="" value="0x1" />
         <value caption="Device was not in Sleep mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Watchdog Timer Time-out Flag bit" name="RCON__WDTO">
         <value caption="WDT Time-out has occurred" name="" value="0x1" />
         <value caption="WDT Time-out has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Deadman Timer Time-out Flag bit" name="RCON__DMTO">
         <value caption="A DMT time-out has occurred" name="" value="0x1" />
         <value caption="A DMT time-out has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Software Reset Flag bit" name="RCON__SWR">
         <value caption="Software Reset was executed" name="" value="0x1" />
         <value caption="Software Reset was not executed" name="" value="0x0" />
      </value-group>
      <value-group caption="External Reset (MCLR) Pin Flag bit" name="RCON__EXTR">
         <value caption="Master Clear (pin) Reset has occurred" name="" value="0x1" />
         <value caption="Master Clear (pin) Reset has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Configuration Mismatch Reset Flag bit" name="RCON__CMR">
         <value caption="A Configuration Mismatch Reset has occurred" name="" value="0x1" />
         <value caption="A Configuration Mismatch Reset has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Primary/Secondary Configuration Registers Error Flag bit" name="RCON__BCFGFAIL">
         <value caption="An error occurred during a read of the primary and alternate configuration registers" name="" value="0x1" />
         <value caption="No error occurred during a read of the primary and alternate configuration registers" name="" value="0x0" />
      </value-group>
      <value-group caption="Primary Configuration Registers Error Flag bit" name="RCON__BCFGERR">
         <value caption="An error occurred during a read of the primary configuration registers" name="" value="0x1" />
         <value caption="No error occurred during a read of the primary configuration registers" name="" value="0x0" />
      </value-group>
      <value-group caption="Software Reset Trigger bit" name="RSWRST__SWRST">
         <value caption="Enable software Reset event" name="" value="0x1" />
         <value caption="No effect" name="" value="0x0" />
      </value-group>
      <value-group caption="NMI Reset Counter Value bits" name="RNMICON__NMICNT">
         <value caption="65535 SYSCLK cycles before a device Reset occurs" name="" value="0xffff" />
         <value caption="1 SYSCLK cycle before a device Reset occurs" name="" value="0x1" />
         <value caption="No delay between NMI assertion and device Reset event" name="" value="0x0" />
      </value-group>
      <value-group caption="Clock Fail Detect bit" name="RNMICON__CF">
         <value caption="FSCM has detected clock failure and caused an NMI" name="" value="0x1" />
         <value caption="FSCM has not detected clock failure" name="" value="0x0" />
      </value-group>
      <value-group caption="High/Low-Voltage Detect Status" name="RNMICON__HLVD">
         <value caption="Indicates HLVD Event interrupt is active" name="" value="0x1" />
         <value caption="Indicates HLVD Event interrupt is not active" name="" value="0x0" />
      </value-group>
      <value-group caption="General NMI bit" name="RNMICON__GNMI">
         <value caption="A general NMI event has been detected or a user-initiated NMI event has occurred" name="" value="0x1" />
         <value caption="A general NMI event has not been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Software NMI Trigger" name="RNMICON__SWNMI">
         <value caption="An NMI will be generated" name="" value="0x1" />
         <value caption="An NMI will not be generated" name="" value="0x0" />
      </value-group>
      <value-group caption="Watchdog Timer Time-Out Flag bit" name="RNMICON__WDTO">
         <value caption="WDT time-out has occurred and caused a NMI" name="" value="0x1" />
         <value caption="WDT time-out has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Deadman Timer Time-out Flag bit" name="RNMICON__DMTO">
         <value caption="DMT time-out has occurred and caused a NMI" name="" value="0x1" />
         <value caption="DMT time-out has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Voltage Regulator Stand-by Enable bit" name="PWRCON__VREGS">
         <value caption="Voltage regulator will remain active during Sleep" name="" value="0x1" />
         <value caption="Voltage regulator will go to Stand-by mode during Sleep" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="01461" name="CTMU" version="1">
      <register-group name="CTMU">
         <register caption="CTMU Control Register" name="CTMUCON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Current Range Select bits" mask="0x00000003" name="IRNG" values="CTMUCON__IRNG" />
            <bitfield caption="Current Source Trim bits" mask="0x000000FC" name="ITRIM" values="CTMUCON__ITRIM" />
            <bitfield caption="Trigger Control bit" mask="0x00000100" name="CTTRIG" values="CTMUCON__CTTRIG" />
            <bitfield caption="Analog Current Source Control bit" mask="0x00000200" name="IDISSEN" values="CTMUCON__IDISSEN" />
            <bitfield caption="Edge Sequence Enable bit" mask="0x00000400" name="EDGSEQEN" values="CTMUCON__EDGSEQEN" />
            <bitfield caption="Edge Enable bit" mask="0x00000800" name="EDGEN" values="CTMUCON__EDGEN" />
            <bitfield caption="Time Generation Enable bit" mask="0x00001000" name="TGEN" values="CTMUCON__TGEN" />
            <bitfield caption="Stop-in-Idle-Mode" mask="0x00002000" name="SIDLE" values="CTMUCON__SIDLE" />
            <bitfield caption="ON Enable bit" mask="0x00008000" name="ON" values="CTMUCON__ON" />
            <bitfield caption="Edge 2 Source Select bits" mask="0x003C0000" name="EDG2SEL" values="CTMUCON__EDG2SEL" />
            <bitfield caption="Edge 2 Polarity Select bit" mask="0x00400000" name="EDG2POL" values="CTMUCON__EDG2POL" />
            <bitfield caption="Edge2 Edge Sampling Select bit" mask="0x00800000" name="EDG2MOD" values="CTMUCON__EDG2MOD" />
            <bitfield caption="Edge1 Status bit" mask="0x01000000" name="EDG1STAT" values="CTMUCON__EDG1STAT" />
            <bitfield caption="Edge2 Status bit" mask="0x02000000" name="EDG2STAT" values="CTMUCON__EDG2STAT" />
            <bitfield caption="Edge 1 Source Select bits" mask="0x3C000000" name="EDG1SEL" values="CTMUCON__EDG1SEL" />
            <bitfield caption="Edge 1 Polarity Select bit" mask="0x40000000" name="EDG1POL" values="CTMUCON__EDG1POL" />
            <bitfield caption="Edge1 Edge Sampling Select bit" mask="0x80000000" name="EDG1MOD" values="CTMUCON__EDG1MOD" />
         </register>
      </register-group>
      <value-group caption="Current Range Select bits" name="CTMUCON__IRNG">
         <value caption="100 times base current" name="" value="0x3" />
         <value caption="10 times base current" name="" value="0x2" />
         <value caption="Base current level" name="" value="0x1" />
         <value caption="1000 times base current" name="" value="0x0" />
      </value-group>
      <value-group caption="Current Source Trim bits" name="CTMUCON__ITRIM">
         <value caption="Maximum positive change from nominal current" name="" value="0x1f" />
         <value caption="Minimum positive change from nominal current" name="" value="0x1" />
         <value caption="Nominal current output specified by IRNG" name="" value="0x0" />
         <value caption="Minimum negative change from nominal current" name="" value="0x3f" />
         <value caption="Maximum negative change from nominal current" name="" value="0x21" />
      </value-group>
      <value-group caption="Trigger Control bit" name="CTMUCON__CTTRIG">
         <value caption="Trigger output is enabled" name="" value="0x1" />
         <value caption="Trigger output is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Analog Current Source Control bit" name="CTMUCON__IDISSEN">
         <value caption="Analog current source output is grounded" name="" value="0x1" />
         <value caption="Analog current source output is not grounded" name="" value="0x0" />
      </value-group>
      <value-group caption="Edge Sequence Enable bit" name="CTMUCON__EDGSEQEN">
         <value caption="Edge1 must occur before Edge2 can occur" name="" value="0x1" />
         <value caption="No edge sequence is needed" name="" value="0x0" />
      </value-group>
      <value-group caption="Edge Enable bit" name="CTMUCON__EDGEN">
         <value caption="Edges are not blocked" name="" value="0x1" />
         <value caption="Edges are blocked" name="" value="0x0" />
      </value-group>
      <value-group caption="Time Generation Enable bit" name="CTMUCON__TGEN">
         <value caption="Enables edge delay generation" name="" value="0x1" />
         <value caption="Disables edge delay generation" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop-in-Idle-Mode" name="CTMUCON__SIDLE">
         <value caption="Discontinue Module Operation when device enters idle mode" name="" value="0x1" />
         <value caption="Continue module operation in idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="ON Enable bit" name="CTMUCON__ON">
         <value caption="Module is enabled" name="" value="0x1" />
         <value caption="Module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Edge 2 Source Select bits" name="CTMUCON__EDG2SEL">
         <value caption="C5OUT Capture Event is selected" name="" value="0xf" />
         <value caption="C4OUT pin is selected" name="" value="0xe" />
         <value caption="C1OUT pin is selected" name="" value="0xd" />
         <value caption="PBCLK2 is selected" name="" value="0xc" />
         <value caption="IC5 Capture Event is selected" name="" value="0xb" />
         <value caption="IC4 Capture Event is selected" name="" value="0xa" />
         <value caption="IC3 Capture Event is selected" name="" value="0x9" />
         <value caption="IC2 Capture Event is selected" name="" value="0x8" />
         <value caption="IC1 Capture Event is selected" name="" value="0x7" />
         <value caption="OC4 Capture Event is selected" name="" value="0x6" />
         <value caption="OC3 Capture Event is selected" name="" value="0x5" />
         <value caption="OC2 Capture Event is selected" name="" value="0x4" />
         <value caption="CTED1 pin is selected" name="" value="0x3" />
         <value caption="CTED2 pin is selected" name="" value="0x2" />
         <value caption="OC1 Compare Event is selected" name="" value="0x1" />
         <value caption="Timer1 Event is selected" name="" value="0x0" />
      </value-group>
      <value-group caption="Edge 2 Polarity Select bit" name="CTMUCON__EDG2POL">
         <value caption="Edge2 programmed for a high level response" name="" value="0x1" />
         <value caption="Edge2 programmed for a low level response" name="" value="0x0" />
      </value-group>
      <value-group caption="Edge2 Edge Sampling Select bit" name="CTMUCON__EDG2MOD">
         <value caption="Input is level-sensitive" name="" value="0x0" />
      </value-group>
      <value-group caption="Edge1 Status bit" name="CTMUCON__EDG1STAT">
         <value caption="Edge1 event has occurred" name="" value="0x1" />
         <value caption="Edge1 event has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Edge2 Status bit" name="CTMUCON__EDG2STAT">
         <value caption="Edge2 event has occurred" name="" value="0x1" />
         <value caption="Edge2 event has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Edge 1 Source Select bits" name="CTMUCON__EDG1SEL">
         <value caption="C5OUT pin is selected" name="" value="0xf" />
         <value caption="C4OUT pin is selected" name="" value="0xe" />
         <value caption="C1OUT pin is selected" name="" value="0xd" />
         <value caption="IC6 Capture Event is selected" name="" value="0xc" />
         <value caption="IC5 Capture Event is selected" name="" value="0xb" />
         <value caption="IC4 Capture Event is selected" name="" value="0xa" />
         <value caption="IC3 Capture Event is selected" name="" value="0x9" />
         <value caption="IC2 Capture Event is selected" name="" value="0x8" />
         <value caption="IC1 Capture Event is selected" name="" value="0x7" />
         <value caption="OC4 Capture Event is selected" name="" value="0x6" />
         <value caption="OC3 Capture Event is selected" name="" value="0x5" />
         <value caption="OC2 Capture Event is selected" name="" value="0x4" />
         <value caption="CTED1 pin is selected" name="" value="0x3" />
         <value caption="CTED2 pin is selected" name="" value="0x2" />
         <value caption="OC1 Compare Event is selected" name="" value="0x1" />
         <value caption="Timer1 Event is selected" name="" value="0x0" />
      </value-group>
      <value-group caption="Edge 1 Polarity Select bit" name="CTMUCON__EDG1POL">
         <value caption="Edge1 programmed for a logic high level response" name="" value="0x1" />
         <value caption="Edge1 programmed for a logic low level response" name="" value="0x0" />
      </value-group>
      <value-group caption="Edge1 Edge Sampling Select bit" name="CTMUCON__EDG1MOD">
         <value caption="Input is level-sensitive" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="01500" name="DMAC" version="2">
      <register-group name="DMAC">
         <register caption="DMA Controller Control Register" name="DMACON" offset="0x0" rw="RW" size="4">
            <bitfield caption="DMA Module Busy bit" mask="0x00000800" name="DMABUSY" values="DMACON__DMABUSY" />
            <bitfield caption="DMA Suspend bit" mask="0x00001000" name="SUSPEND" values="DMACON__SUSPEND" />
            <bitfield caption="DMA On bit" mask="0x00008000" name="ON" values="DMACON__ON" />
         </register>
         <register caption="DMA Status Register" name="DMASTAT" offset="0x10" rw="R" size="4">
            <bitfield mask="0x00000007" name="DMACH" />
            <bitfield caption="Read/Write Status bit" mask="0x80000000" name="RDWR" values="DMASTAT__RDWR" />
         </register>
         <register caption="DMA Address Register" name="DMAADDR" offset="0x20" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="DMAADDR" />
         </register>
         <register caption="DMA CRC Control Register" name="DCRCCON" offset="0x30" rw="RW" size="4">
            <bitfield caption="CRC Channel Select bits" mask="0x00000007" name="CRCCH" values="DCRCCON__CRCCH" />
            <bitfield caption="CRC Type Selection bit" mask="0x00000020" name="CRCTYP" values="DCRCCON__CRCTYP" />
            <bitfield caption="CRC Append Mode bit" mask="0x00000040" name="CRCAPP" values="DCRCCON__CRCAPP" />
            <bitfield caption="CRC Enable bit" mask="0x00000080" name="CRCEN" values="DCRCCON__CRCEN" />
            <bitfield caption="Polynomial Length bits" mask="0x00001F00" name="PLEN" values="DCRCCON__PLEN" />
            <bitfield caption="CRC Bit Order Selection bit" mask="0x01000000" name="BITO" values="DCRCCON__BITO" />
            <bitfield caption="CRC Write Byte Order Selection bit" mask="0x08000000" name="WBO" values="DCRCCON__WBO" />
            <bitfield caption="CRC Byte Order Selection bits" mask="0x30000000" name="BYTO" values="DCRCCON__BYTO" />
         </register>
         <register caption="DMA CRC Data Register" name="DCRCDATA" offset="0x40" rw="RW" size="4">
            <bitfield caption="CRC Data Register bits" mask="0xFFFFFFFF" name="DCRCDATA" values="DCRCDATA__DCRCDATA" />
         </register>
         <register caption="DMA CRCXOR Enable Register" name="DCRCXOR" offset="0x50" rw="RW" size="4">
            <bitfield caption="CRC XOR Register bits" mask="0xFFFFFFFF" name="DCRCXOR" values="DCRCXOR__DCRCXOR" />
         </register>
         <register caption="DMA Channel x Control Register" name="DCH0CON" offset="0x60" rw="RW" size="4">
            <bitfield caption="Channel Priority bits" mask="0x00000003" name="CHPRI" values="DCH0CON__CHPRI" />
            <bitfield caption="Channel Event Detected bit" mask="0x00000004" name="CHEDET" values="DCH0CON__CHEDET" />
            <bitfield caption="Channel Automatic Enable bit" mask="0x00000010" name="CHAEN" values="DCH0CON__CHAEN" />
            <bitfield caption="Channel Chain Enable bit" mask="0x00000020" name="CHCHN" values="DCH0CON__CHCHN" />
            <bitfield caption="Channel Allow Events If Disabled bit" mask="0x00000040" name="CHAED" values="DCH0CON__CHAED" />
            <bitfield caption="Channel Enable bit" mask="0x00000080" name="CHEN" values="DCH0CON__CHEN" />
            <bitfield caption="Chain Channel Selection bit" mask="0x00000100" name="CHCHNS" values="DCH0CON__CHCHNS" />
            <bitfield caption="Pattern Length bit" mask="0x00000800" name="CHPATLEN" values="DCH0CON__CHPATLEN" />
            <bitfield caption="Enable Pattern Ignore Byte bit" mask="0x00002000" name="CHPIGNEN" values="DCH0CON__CHPIGNEN" />
            <bitfield caption="Channel Busy bit" mask="0x00008000" name="CHBUSY" values="DCH0CON__CHBUSY" />
            <bitfield mask="0xFF000000" name="CHPIGN" />
         </register>
         <register caption="DMA Channel x Control Register" name="DCH1CON" offset="0x120" rw="RW" size="4">
            <bitfield caption="Channel Priority bits" mask="0x00000003" name="CHPRI" values="DCH1CON__CHPRI" />
            <bitfield caption="Channel Event Detected bit" mask="0x00000004" name="CHEDET" values="DCH1CON__CHEDET" />
            <bitfield caption="Channel Automatic Enable bit" mask="0x00000010" name="CHAEN" values="DCH1CON__CHAEN" />
            <bitfield caption="Channel Chain Enable bit" mask="0x00000020" name="CHCHN" values="DCH1CON__CHCHN" />
            <bitfield caption="Channel Allow Events If Disabled bit" mask="0x00000040" name="CHAED" values="DCH1CON__CHAED" />
            <bitfield caption="Channel Enable bit" mask="0x00000080" name="CHEN" values="DCH1CON__CHEN" />
            <bitfield caption="Chain Channel Selection bit" mask="0x00000100" name="CHCHNS" values="DCH1CON__CHCHNS" />
            <bitfield caption="Pattern Length bit" mask="0x00000800" name="CHPATLEN" values="DCH1CON__CHPATLEN" />
            <bitfield caption="Enable Pattern Ignore Byte bit" mask="0x00002000" name="CHPIGNEN" values="DCH1CON__CHPIGNEN" />
            <bitfield caption="Channel Busy bit" mask="0x00008000" name="CHBUSY" values="DCH1CON__CHBUSY" />
            <bitfield mask="0xFF000000" name="CHPIGN" />
         </register>
         <register caption="DMA Channel x Control Register" name="DCH2CON" offset="0x1e0" rw="RW" size="4">
            <bitfield caption="Channel Priority bits" mask="0x00000003" name="CHPRI" values="DCH2CON__CHPRI" />
            <bitfield caption="Channel Event Detected bit" mask="0x00000004" name="CHEDET" values="DCH2CON__CHEDET" />
            <bitfield caption="Channel Automatic Enable bit" mask="0x00000010" name="CHAEN" values="DCH2CON__CHAEN" />
            <bitfield caption="Channel Chain Enable bit" mask="0x00000020" name="CHCHN" values="DCH2CON__CHCHN" />
            <bitfield caption="Channel Allow Events If Disabled bit" mask="0x00000040" name="CHAED" values="DCH2CON__CHAED" />
            <bitfield caption="Channel Enable bit" mask="0x00000080" name="CHEN" values="DCH2CON__CHEN" />
            <bitfield caption="Chain Channel Selection bit" mask="0x00000100" name="CHCHNS" values="DCH2CON__CHCHNS" />
            <bitfield caption="Pattern Length bit" mask="0x00000800" name="CHPATLEN" values="DCH2CON__CHPATLEN" />
            <bitfield caption="Enable Pattern Ignore Byte bit" mask="0x00002000" name="CHPIGNEN" values="DCH2CON__CHPIGNEN" />
            <bitfield caption="Channel Busy bit" mask="0x00008000" name="CHBUSY" values="DCH2CON__CHBUSY" />
            <bitfield mask="0xFF000000" name="CHPIGN" />
         </register>
         <register caption="DMA Channel x Control Register" name="DCH3CON" offset="0x2a0" rw="RW" size="4">
            <bitfield caption="Channel Priority bits" mask="0x00000003" name="CHPRI" values="DCH3CON__CHPRI" />
            <bitfield caption="Channel Event Detected bit" mask="0x00000004" name="CHEDET" values="DCH3CON__CHEDET" />
            <bitfield caption="Channel Automatic Enable bit" mask="0x00000010" name="CHAEN" values="DCH3CON__CHAEN" />
            <bitfield caption="Channel Chain Enable bit" mask="0x00000020" name="CHCHN" values="DCH3CON__CHCHN" />
            <bitfield caption="Channel Allow Events If Disabled bit" mask="0x00000040" name="CHAED" values="DCH3CON__CHAED" />
            <bitfield caption="Channel Enable bit" mask="0x00000080" name="CHEN" values="DCH3CON__CHEN" />
            <bitfield caption="Chain Channel Selection bit" mask="0x00000100" name="CHCHNS" values="DCH3CON__CHCHNS" />
            <bitfield caption="Pattern Length bit" mask="0x00000800" name="CHPATLEN" values="DCH3CON__CHPATLEN" />
            <bitfield caption="Enable Pattern Ignore Byte bit" mask="0x00002000" name="CHPIGNEN" values="DCH3CON__CHPIGNEN" />
            <bitfield caption="Channel Busy bit" mask="0x00008000" name="CHBUSY" values="DCH3CON__CHBUSY" />
            <bitfield mask="0xFF000000" name="CHPIGN" />
         </register>
         <register caption="DMA Channel x Control Register" name="DCH4CON" offset="0x360" rw="RW" size="4">
            <bitfield caption="Channel Priority bits" mask="0x00000003" name="CHPRI" values="DCH4CON__CHPRI" />
            <bitfield caption="Channel Event Detected bit" mask="0x00000004" name="CHEDET" values="DCH4CON__CHEDET" />
            <bitfield caption="Channel Automatic Enable bit" mask="0x00000010" name="CHAEN" values="DCH4CON__CHAEN" />
            <bitfield caption="Channel Chain Enable bit" mask="0x00000020" name="CHCHN" values="DCH4CON__CHCHN" />
            <bitfield caption="Channel Allow Events If Disabled bit" mask="0x00000040" name="CHAED" values="DCH4CON__CHAED" />
            <bitfield caption="Channel Enable bit" mask="0x00000080" name="CHEN" values="DCH4CON__CHEN" />
            <bitfield caption="Chain Channel Selection bit" mask="0x00000100" name="CHCHNS" values="DCH4CON__CHCHNS" />
            <bitfield caption="Pattern Length bit" mask="0x00000800" name="CHPATLEN" values="DCH4CON__CHPATLEN" />
            <bitfield caption="Enable Pattern Ignore Byte bit" mask="0x00002000" name="CHPIGNEN" values="DCH4CON__CHPIGNEN" />
            <bitfield caption="Channel Busy bit" mask="0x00008000" name="CHBUSY" values="DCH4CON__CHBUSY" />
            <bitfield mask="0xFF000000" name="CHPIGN" />
         </register>
         <register caption="DMA Channel x Control Register" name="DCH5CON" offset="0x420" rw="RW" size="4">
            <bitfield caption="Channel Priority bits" mask="0x00000003" name="CHPRI" values="DCH5CON__CHPRI" />
            <bitfield caption="Channel Event Detected bit" mask="0x00000004" name="CHEDET" values="DCH5CON__CHEDET" />
            <bitfield caption="Channel Automatic Enable bit" mask="0x00000010" name="CHAEN" values="DCH5CON__CHAEN" />
            <bitfield caption="Channel Chain Enable bit" mask="0x00000020" name="CHCHN" values="DCH5CON__CHCHN" />
            <bitfield caption="Channel Allow Events If Disabled bit" mask="0x00000040" name="CHAED" values="DCH5CON__CHAED" />
            <bitfield caption="Channel Enable bit" mask="0x00000080" name="CHEN" values="DCH5CON__CHEN" />
            <bitfield caption="Chain Channel Selection bit" mask="0x00000100" name="CHCHNS" values="DCH5CON__CHCHNS" />
            <bitfield caption="Pattern Length bit" mask="0x00000800" name="CHPATLEN" values="DCH5CON__CHPATLEN" />
            <bitfield caption="Enable Pattern Ignore Byte bit" mask="0x00002000" name="CHPIGNEN" values="DCH5CON__CHPIGNEN" />
            <bitfield caption="Channel Busy bit" mask="0x00008000" name="CHBUSY" values="DCH5CON__CHBUSY" />
            <bitfield mask="0xFF000000" name="CHPIGN" />
         </register>
         <register caption="DMA Channel x Control Register" name="DCH6CON" offset="0x4e0" rw="RW" size="4">
            <bitfield caption="Channel Priority bits" mask="0x00000003" name="CHPRI" values="DCH6CON__CHPRI" />
            <bitfield caption="Channel Event Detected bit" mask="0x00000004" name="CHEDET" values="DCH6CON__CHEDET" />
            <bitfield caption="Channel Automatic Enable bit" mask="0x00000010" name="CHAEN" values="DCH6CON__CHAEN" />
            <bitfield caption="Channel Chain Enable bit" mask="0x00000020" name="CHCHN" values="DCH6CON__CHCHN" />
            <bitfield caption="Channel Allow Events If Disabled bit" mask="0x00000040" name="CHAED" values="DCH6CON__CHAED" />
            <bitfield caption="Channel Enable bit" mask="0x00000080" name="CHEN" values="DCH6CON__CHEN" />
            <bitfield caption="Chain Channel Selection bit" mask="0x00000100" name="CHCHNS" values="DCH6CON__CHCHNS" />
            <bitfield caption="Pattern Length bit" mask="0x00000800" name="CHPATLEN" values="DCH6CON__CHPATLEN" />
            <bitfield caption="Enable Pattern Ignore Byte bit" mask="0x00002000" name="CHPIGNEN" values="DCH6CON__CHPIGNEN" />
            <bitfield caption="Channel Busy bit" mask="0x00008000" name="CHBUSY" values="DCH6CON__CHBUSY" />
            <bitfield mask="0xFF000000" name="CHPIGN" />
         </register>
         <register caption="DMA Channel x Control Register" name="DCH7CON" offset="0x5a0" rw="RW" size="4">
            <bitfield caption="Channel Priority bits" mask="0x00000003" name="CHPRI" values="DCH7CON__CHPRI" />
            <bitfield caption="Channel Event Detected bit" mask="0x00000004" name="CHEDET" values="DCH7CON__CHEDET" />
            <bitfield caption="Channel Automatic Enable bit" mask="0x00000010" name="CHAEN" values="DCH7CON__CHAEN" />
            <bitfield caption="Channel Chain Enable bit" mask="0x00000020" name="CHCHN" values="DCH7CON__CHCHN" />
            <bitfield caption="Channel Allow Events If Disabled bit" mask="0x00000040" name="CHAED" values="DCH7CON__CHAED" />
            <bitfield caption="Channel Enable bit" mask="0x00000080" name="CHEN" values="DCH7CON__CHEN" />
            <bitfield caption="Chain Channel Selection bit" mask="0x00000100" name="CHCHNS" values="DCH7CON__CHCHNS" />
            <bitfield caption="Pattern Length bit" mask="0x00000800" name="CHPATLEN" values="DCH7CON__CHPATLEN" />
            <bitfield caption="Enable Pattern Ignore Byte bit" mask="0x00002000" name="CHPIGNEN" values="DCH7CON__CHPIGNEN" />
            <bitfield caption="Channel Busy bit" mask="0x00008000" name="CHBUSY" values="DCH7CON__CHBUSY" />
            <bitfield mask="0xFF000000" name="CHPIGN" />
         </register>
         <register caption="DMA Channel x Event Control Register" name="DCH0ECON" offset="0x70" rw="RW" size="4">
            <bitfield caption="Channel Abort IRQ Enable bit" mask="0x00000008" name="AIRQEN" values="DCH0ECON__AIRQEN" />
            <bitfield caption="Channel Start IRQ Enable bit" mask="0x00000010" name="SIRQEN" values="DCH0ECON__SIRQEN" />
            <bitfield caption="Channel Pattern Match Abort Enable bit" mask="0x00000020" name="PATEN" values="DCH0ECON__PATEN" />
            <bitfield caption="DMA Abort Transfer bit" mask="0x00000040" name="CABORT" values="DCH0ECON__CABORT" />
            <bitfield caption="DMA Forced Transfer bit" mask="0x00000080" name="CFORCE" values="DCH0ECON__CFORCE" />
            <bitfield caption="Channel Transfer Start IRQ bits" mask="0x0000FF00" name="CHSIRQ" values="DCH0ECON__CHSIRQ" />
            <bitfield caption="Channel Transfer Abort IRQ bits" mask="0x00FF0000" name="CHAIRQ" values="DCH0ECON__CHAIRQ" />
         </register>
         <register caption="DMA Channel x Event Control Register" name="DCH1ECON" offset="0x130" rw="RW" size="4">
            <bitfield caption="Channel Abort IRQ Enable bit" mask="0x00000008" name="AIRQEN" values="DCH1ECON__AIRQEN" />
            <bitfield caption="Channel Start IRQ Enable bit" mask="0x00000010" name="SIRQEN" values="DCH1ECON__SIRQEN" />
            <bitfield caption="Channel Pattern Match Abort Enable bit" mask="0x00000020" name="PATEN" values="DCH1ECON__PATEN" />
            <bitfield caption="DMA Abort Transfer bit" mask="0x00000040" name="CABORT" values="DCH1ECON__CABORT" />
            <bitfield caption="DMA Forced Transfer bit" mask="0x00000080" name="CFORCE" values="DCH1ECON__CFORCE" />
            <bitfield caption="Channel Transfer Start IRQ bits" mask="0x0000FF00" name="CHSIRQ" values="DCH1ECON__CHSIRQ" />
            <bitfield caption="Channel Transfer Abort IRQ bits" mask="0x00FF0000" name="CHAIRQ" values="DCH1ECON__CHAIRQ" />
         </register>
         <register caption="DMA Channel x Event Control Register" name="DCH2ECON" offset="0x1f0" rw="RW" size="4">
            <bitfield caption="Channel Abort IRQ Enable bit" mask="0x00000008" name="AIRQEN" values="DCH2ECON__AIRQEN" />
            <bitfield caption="Channel Start IRQ Enable bit" mask="0x00000010" name="SIRQEN" values="DCH2ECON__SIRQEN" />
            <bitfield caption="Channel Pattern Match Abort Enable bit" mask="0x00000020" name="PATEN" values="DCH2ECON__PATEN" />
            <bitfield caption="DMA Abort Transfer bit" mask="0x00000040" name="CABORT" values="DCH2ECON__CABORT" />
            <bitfield caption="DMA Forced Transfer bit" mask="0x00000080" name="CFORCE" values="DCH2ECON__CFORCE" />
            <bitfield caption="Channel Transfer Start IRQ bits" mask="0x0000FF00" name="CHSIRQ" values="DCH2ECON__CHSIRQ" />
            <bitfield caption="Channel Transfer Abort IRQ bits" mask="0x00FF0000" name="CHAIRQ" values="DCH2ECON__CHAIRQ" />
         </register>
         <register caption="DMA Channel x Event Control Register" name="DCH3ECON" offset="0x2b0" rw="RW" size="4">
            <bitfield caption="Channel Abort IRQ Enable bit" mask="0x00000008" name="AIRQEN" values="DCH3ECON__AIRQEN" />
            <bitfield caption="Channel Start IRQ Enable bit" mask="0x00000010" name="SIRQEN" values="DCH3ECON__SIRQEN" />
            <bitfield caption="Channel Pattern Match Abort Enable bit" mask="0x00000020" name="PATEN" values="DCH3ECON__PATEN" />
            <bitfield caption="DMA Abort Transfer bit" mask="0x00000040" name="CABORT" values="DCH3ECON__CABORT" />
            <bitfield caption="DMA Forced Transfer bit" mask="0x00000080" name="CFORCE" values="DCH3ECON__CFORCE" />
            <bitfield caption="Channel Transfer Start IRQ bits" mask="0x0000FF00" name="CHSIRQ" values="DCH3ECON__CHSIRQ" />
            <bitfield caption="Channel Transfer Abort IRQ bits" mask="0x00FF0000" name="CHAIRQ" values="DCH3ECON__CHAIRQ" />
         </register>
         <register caption="DMA Channel x Event Control Register" name="DCH4ECON" offset="0x370" rw="RW" size="4">
            <bitfield caption="Channel Abort IRQ Enable bit" mask="0x00000008" name="AIRQEN" values="DCH4ECON__AIRQEN" />
            <bitfield caption="Channel Start IRQ Enable bit" mask="0x00000010" name="SIRQEN" values="DCH4ECON__SIRQEN" />
            <bitfield caption="Channel Pattern Match Abort Enable bit" mask="0x00000020" name="PATEN" values="DCH4ECON__PATEN" />
            <bitfield caption="DMA Abort Transfer bit" mask="0x00000040" name="CABORT" values="DCH4ECON__CABORT" />
            <bitfield caption="DMA Forced Transfer bit" mask="0x00000080" name="CFORCE" values="DCH4ECON__CFORCE" />
            <bitfield caption="Channel Transfer Start IRQ bits" mask="0x0000FF00" name="CHSIRQ" values="DCH4ECON__CHSIRQ" />
            <bitfield caption="Channel Transfer Abort IRQ bits" mask="0x00FF0000" name="CHAIRQ" values="DCH4ECON__CHAIRQ" />
         </register>
         <register caption="DMA Channel x Event Control Register" name="DCH5ECON" offset="0x430" rw="RW" size="4">
            <bitfield caption="Channel Abort IRQ Enable bit" mask="0x00000008" name="AIRQEN" values="DCH5ECON__AIRQEN" />
            <bitfield caption="Channel Start IRQ Enable bit" mask="0x00000010" name="SIRQEN" values="DCH5ECON__SIRQEN" />
            <bitfield caption="Channel Pattern Match Abort Enable bit" mask="0x00000020" name="PATEN" values="DCH5ECON__PATEN" />
            <bitfield caption="DMA Abort Transfer bit" mask="0x00000040" name="CABORT" values="DCH5ECON__CABORT" />
            <bitfield caption="DMA Forced Transfer bit" mask="0x00000080" name="CFORCE" values="DCH5ECON__CFORCE" />
            <bitfield caption="Channel Transfer Start IRQ bits" mask="0x0000FF00" name="CHSIRQ" values="DCH5ECON__CHSIRQ" />
            <bitfield caption="Channel Transfer Abort IRQ bits" mask="0x00FF0000" name="CHAIRQ" values="DCH5ECON__CHAIRQ" />
         </register>
         <register caption="DMA Channel x Event Control Register" name="DCH6ECON" offset="0x4f0" rw="RW" size="4">
            <bitfield caption="Channel Abort IRQ Enable bit" mask="0x00000008" name="AIRQEN" values="DCH6ECON__AIRQEN" />
            <bitfield caption="Channel Start IRQ Enable bit" mask="0x00000010" name="SIRQEN" values="DCH6ECON__SIRQEN" />
            <bitfield caption="Channel Pattern Match Abort Enable bit" mask="0x00000020" name="PATEN" values="DCH6ECON__PATEN" />
            <bitfield caption="DMA Abort Transfer bit" mask="0x00000040" name="CABORT" values="DCH6ECON__CABORT" />
            <bitfield caption="DMA Forced Transfer bit" mask="0x00000080" name="CFORCE" values="DCH6ECON__CFORCE" />
            <bitfield caption="Channel Transfer Start IRQ bits" mask="0x0000FF00" name="CHSIRQ" values="DCH6ECON__CHSIRQ" />
            <bitfield caption="Channel Transfer Abort IRQ bits" mask="0x00FF0000" name="CHAIRQ" values="DCH6ECON__CHAIRQ" />
         </register>
         <register caption="DMA Channel x Event Control Register" name="DCH7ECON" offset="0x5b0" rw="RW" size="4">
            <bitfield caption="Channel Abort IRQ Enable bit" mask="0x00000008" name="AIRQEN" values="DCH7ECON__AIRQEN" />
            <bitfield caption="Channel Start IRQ Enable bit" mask="0x00000010" name="SIRQEN" values="DCH7ECON__SIRQEN" />
            <bitfield caption="Channel Pattern Match Abort Enable bit" mask="0x00000020" name="PATEN" values="DCH7ECON__PATEN" />
            <bitfield caption="DMA Abort Transfer bit" mask="0x00000040" name="CABORT" values="DCH7ECON__CABORT" />
            <bitfield caption="DMA Forced Transfer bit" mask="0x00000080" name="CFORCE" values="DCH7ECON__CFORCE" />
            <bitfield caption="Channel Transfer Start IRQ bits" mask="0x0000FF00" name="CHSIRQ" values="DCH7ECON__CHSIRQ" />
            <bitfield caption="Channel Transfer Abort IRQ bits" mask="0x00FF0000" name="CHAIRQ" values="DCH7ECON__CHAIRQ" />
         </register>
         <register caption="DMA Channel x Interrupt Control Register" name="DCH0INT" offset="0x80" rw="RW" size="4">
            <bitfield caption="Channel Address Error Interrupt Flag bit" mask="0x00000001" name="CHERIF" values="DCH0INT__CHERIF" />
            <bitfield caption="Channel Transfer Abort Interrupt Flag bit" mask="0x00000002" name="CHTAIF" values="DCH0INT__CHTAIF" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Flag bit" mask="0x00000004" name="CHCCIF" values="DCH0INT__CHCCIF" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Flag bit" mask="0x00000008" name="CHBCIF" values="DCH0INT__CHBCIF" />
            <bitfield caption="Channel Destination Half Full Interrupt Flag bit" mask="0x00000010" name="CHDHIF" values="DCH0INT__CHDHIF" />
            <bitfield caption="Channel Destination Done Interrupt Flag bit" mask="0x00000020" name="CHDDIF" values="DCH0INT__CHDDIF" />
            <bitfield caption="Channel Source Half Empty Interrupt Flag bit" mask="0x00000040" name="CHSHIF" values="DCH0INT__CHSHIF" />
            <bitfield caption="Channel Source Done Interrupt Flag bit" mask="0x00000080" name="CHSDIF" values="DCH0INT__CHSDIF" />
            <bitfield caption="Channel Address Error Interrupt Enable bit" mask="0x00010000" name="CHERIE" values="DCH0INT__CHERIE" />
            <bitfield caption="Channel Transfer Abort Interrupt Enable bit" mask="0x00020000" name="CHTAIE" values="DCH0INT__CHTAIE" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Enable bit" mask="0x00040000" name="CHCCIE" values="DCH0INT__CHCCIE" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Enable bit" mask="0x00080000" name="CHBCIE" values="DCH0INT__CHBCIE" />
            <bitfield caption="Channel Destination Half Full Interrupt Enable bit" mask="0x00100000" name="CHDHIE" values="DCH0INT__CHDHIE" />
            <bitfield caption="Channel Destination Done Interrupt Enable bit" mask="0x00200000" name="CHDDIE" values="DCH0INT__CHDDIE" />
            <bitfield caption="Channel Source Half Empty Interrupt Enable bit" mask="0x00400000" name="CHSHIE" values="DCH0INT__CHSHIE" />
            <bitfield caption="Channel Source Done Interrupt Enable bit" mask="0x00800000" name="CHSDIE" values="DCH0INT__CHSDIE" />
         </register>
         <register caption="DMA Channel x Interrupt Control Register" name="DCH1INT" offset="0x140" rw="RW" size="4">
            <bitfield caption="Channel Address Error Interrupt Flag bit" mask="0x00000001" name="CHERIF" values="DCH1INT__CHERIF" />
            <bitfield caption="Channel Transfer Abort Interrupt Flag bit" mask="0x00000002" name="CHTAIF" values="DCH1INT__CHTAIF" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Flag bit" mask="0x00000004" name="CHCCIF" values="DCH1INT__CHCCIF" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Flag bit" mask="0x00000008" name="CHBCIF" values="DCH1INT__CHBCIF" />
            <bitfield caption="Channel Destination Half Full Interrupt Flag bit" mask="0x00000010" name="CHDHIF" values="DCH1INT__CHDHIF" />
            <bitfield caption="Channel Destination Done Interrupt Flag bit" mask="0x00000020" name="CHDDIF" values="DCH1INT__CHDDIF" />
            <bitfield caption="Channel Source Half Empty Interrupt Flag bit" mask="0x00000040" name="CHSHIF" values="DCH1INT__CHSHIF" />
            <bitfield caption="Channel Source Done Interrupt Flag bit" mask="0x00000080" name="CHSDIF" values="DCH1INT__CHSDIF" />
            <bitfield caption="Channel Address Error Interrupt Enable bit" mask="0x00010000" name="CHERIE" values="DCH1INT__CHERIE" />
            <bitfield caption="Channel Transfer Abort Interrupt Enable bit" mask="0x00020000" name="CHTAIE" values="DCH1INT__CHTAIE" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Enable bit" mask="0x00040000" name="CHCCIE" values="DCH1INT__CHCCIE" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Enable bit" mask="0x00080000" name="CHBCIE" values="DCH1INT__CHBCIE" />
            <bitfield caption="Channel Destination Half Full Interrupt Enable bit" mask="0x00100000" name="CHDHIE" values="DCH1INT__CHDHIE" />
            <bitfield caption="Channel Destination Done Interrupt Enable bit" mask="0x00200000" name="CHDDIE" values="DCH1INT__CHDDIE" />
            <bitfield caption="Channel Source Half Empty Interrupt Enable bit" mask="0x00400000" name="CHSHIE" values="DCH1INT__CHSHIE" />
            <bitfield caption="Channel Source Done Interrupt Enable bit" mask="0x00800000" name="CHSDIE" values="DCH1INT__CHSDIE" />
         </register>
         <register caption="DMA Channel x Interrupt Control Register" name="DCH2INT" offset="0x200" rw="RW" size="4">
            <bitfield caption="Channel Address Error Interrupt Flag bit" mask="0x00000001" name="CHERIF" values="DCH2INT__CHERIF" />
            <bitfield caption="Channel Transfer Abort Interrupt Flag bit" mask="0x00000002" name="CHTAIF" values="DCH2INT__CHTAIF" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Flag bit" mask="0x00000004" name="CHCCIF" values="DCH2INT__CHCCIF" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Flag bit" mask="0x00000008" name="CHBCIF" values="DCH2INT__CHBCIF" />
            <bitfield caption="Channel Destination Half Full Interrupt Flag bit" mask="0x00000010" name="CHDHIF" values="DCH2INT__CHDHIF" />
            <bitfield caption="Channel Destination Done Interrupt Flag bit" mask="0x00000020" name="CHDDIF" values="DCH2INT__CHDDIF" />
            <bitfield caption="Channel Source Half Empty Interrupt Flag bit" mask="0x00000040" name="CHSHIF" values="DCH2INT__CHSHIF" />
            <bitfield caption="Channel Source Done Interrupt Flag bit" mask="0x00000080" name="CHSDIF" values="DCH2INT__CHSDIF" />
            <bitfield caption="Channel Address Error Interrupt Enable bit" mask="0x00010000" name="CHERIE" values="DCH2INT__CHERIE" />
            <bitfield caption="Channel Transfer Abort Interrupt Enable bit" mask="0x00020000" name="CHTAIE" values="DCH2INT__CHTAIE" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Enable bit" mask="0x00040000" name="CHCCIE" values="DCH2INT__CHCCIE" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Enable bit" mask="0x00080000" name="CHBCIE" values="DCH2INT__CHBCIE" />
            <bitfield caption="Channel Destination Half Full Interrupt Enable bit" mask="0x00100000" name="CHDHIE" values="DCH2INT__CHDHIE" />
            <bitfield caption="Channel Destination Done Interrupt Enable bit" mask="0x00200000" name="CHDDIE" values="DCH2INT__CHDDIE" />
            <bitfield caption="Channel Source Half Empty Interrupt Enable bit" mask="0x00400000" name="CHSHIE" values="DCH2INT__CHSHIE" />
            <bitfield caption="Channel Source Done Interrupt Enable bit" mask="0x00800000" name="CHSDIE" values="DCH2INT__CHSDIE" />
         </register>
         <register caption="DMA Channel x Interrupt Control Register" name="DCH3INT" offset="0x2c0" rw="RW" size="4">
            <bitfield caption="Channel Address Error Interrupt Flag bit" mask="0x00000001" name="CHERIF" values="DCH3INT__CHERIF" />
            <bitfield caption="Channel Transfer Abort Interrupt Flag bit" mask="0x00000002" name="CHTAIF" values="DCH3INT__CHTAIF" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Flag bit" mask="0x00000004" name="CHCCIF" values="DCH3INT__CHCCIF" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Flag bit" mask="0x00000008" name="CHBCIF" values="DCH3INT__CHBCIF" />
            <bitfield caption="Channel Destination Half Full Interrupt Flag bit" mask="0x00000010" name="CHDHIF" values="DCH3INT__CHDHIF" />
            <bitfield caption="Channel Destination Done Interrupt Flag bit" mask="0x00000020" name="CHDDIF" values="DCH3INT__CHDDIF" />
            <bitfield caption="Channel Source Half Empty Interrupt Flag bit" mask="0x00000040" name="CHSHIF" values="DCH3INT__CHSHIF" />
            <bitfield caption="Channel Source Done Interrupt Flag bit" mask="0x00000080" name="CHSDIF" values="DCH3INT__CHSDIF" />
            <bitfield caption="Channel Address Error Interrupt Enable bit" mask="0x00010000" name="CHERIE" values="DCH3INT__CHERIE" />
            <bitfield caption="Channel Transfer Abort Interrupt Enable bit" mask="0x00020000" name="CHTAIE" values="DCH3INT__CHTAIE" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Enable bit" mask="0x00040000" name="CHCCIE" values="DCH3INT__CHCCIE" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Enable bit" mask="0x00080000" name="CHBCIE" values="DCH3INT__CHBCIE" />
            <bitfield caption="Channel Destination Half Full Interrupt Enable bit" mask="0x00100000" name="CHDHIE" values="DCH3INT__CHDHIE" />
            <bitfield caption="Channel Destination Done Interrupt Enable bit" mask="0x00200000" name="CHDDIE" values="DCH3INT__CHDDIE" />
            <bitfield caption="Channel Source Half Empty Interrupt Enable bit" mask="0x00400000" name="CHSHIE" values="DCH3INT__CHSHIE" />
            <bitfield caption="Channel Source Done Interrupt Enable bit" mask="0x00800000" name="CHSDIE" values="DCH3INT__CHSDIE" />
         </register>
         <register caption="DMA Channel x Interrupt Control Register" name="DCH4INT" offset="0x380" rw="RW" size="4">
            <bitfield caption="Channel Address Error Interrupt Flag bit" mask="0x00000001" name="CHERIF" values="DCH4INT__CHERIF" />
            <bitfield caption="Channel Transfer Abort Interrupt Flag bit" mask="0x00000002" name="CHTAIF" values="DCH4INT__CHTAIF" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Flag bit" mask="0x00000004" name="CHCCIF" values="DCH4INT__CHCCIF" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Flag bit" mask="0x00000008" name="CHBCIF" values="DCH4INT__CHBCIF" />
            <bitfield caption="Channel Destination Half Full Interrupt Flag bit" mask="0x00000010" name="CHDHIF" values="DCH4INT__CHDHIF" />
            <bitfield caption="Channel Destination Done Interrupt Flag bit" mask="0x00000020" name="CHDDIF" values="DCH4INT__CHDDIF" />
            <bitfield caption="Channel Source Half Empty Interrupt Flag bit" mask="0x00000040" name="CHSHIF" values="DCH4INT__CHSHIF" />
            <bitfield caption="Channel Source Done Interrupt Flag bit" mask="0x00000080" name="CHSDIF" values="DCH4INT__CHSDIF" />
            <bitfield caption="Channel Address Error Interrupt Enable bit" mask="0x00010000" name="CHERIE" values="DCH4INT__CHERIE" />
            <bitfield caption="Channel Transfer Abort Interrupt Enable bit" mask="0x00020000" name="CHTAIE" values="DCH4INT__CHTAIE" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Enable bit" mask="0x00040000" name="CHCCIE" values="DCH4INT__CHCCIE" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Enable bit" mask="0x00080000" name="CHBCIE" values="DCH4INT__CHBCIE" />
            <bitfield caption="Channel Destination Half Full Interrupt Enable bit" mask="0x00100000" name="CHDHIE" values="DCH4INT__CHDHIE" />
            <bitfield caption="Channel Destination Done Interrupt Enable bit" mask="0x00200000" name="CHDDIE" values="DCH4INT__CHDDIE" />
            <bitfield caption="Channel Source Half Empty Interrupt Enable bit" mask="0x00400000" name="CHSHIE" values="DCH4INT__CHSHIE" />
            <bitfield caption="Channel Source Done Interrupt Enable bit" mask="0x00800000" name="CHSDIE" values="DCH4INT__CHSDIE" />
         </register>
         <register caption="DMA Channel x Interrupt Control Register" name="DCH5INT" offset="0x440" rw="RW" size="4">
            <bitfield caption="Channel Address Error Interrupt Flag bit" mask="0x00000001" name="CHERIF" values="DCH5INT__CHERIF" />
            <bitfield caption="Channel Transfer Abort Interrupt Flag bit" mask="0x00000002" name="CHTAIF" values="DCH5INT__CHTAIF" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Flag bit" mask="0x00000004" name="CHCCIF" values="DCH5INT__CHCCIF" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Flag bit" mask="0x00000008" name="CHBCIF" values="DCH5INT__CHBCIF" />
            <bitfield caption="Channel Destination Half Full Interrupt Flag bit" mask="0x00000010" name="CHDHIF" values="DCH5INT__CHDHIF" />
            <bitfield caption="Channel Destination Done Interrupt Flag bit" mask="0x00000020" name="CHDDIF" values="DCH5INT__CHDDIF" />
            <bitfield caption="Channel Source Half Empty Interrupt Flag bit" mask="0x00000040" name="CHSHIF" values="DCH5INT__CHSHIF" />
            <bitfield caption="Channel Source Done Interrupt Flag bit" mask="0x00000080" name="CHSDIF" values="DCH5INT__CHSDIF" />
            <bitfield caption="Channel Address Error Interrupt Enable bit" mask="0x00010000" name="CHERIE" values="DCH5INT__CHERIE" />
            <bitfield caption="Channel Transfer Abort Interrupt Enable bit" mask="0x00020000" name="CHTAIE" values="DCH5INT__CHTAIE" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Enable bit" mask="0x00040000" name="CHCCIE" values="DCH5INT__CHCCIE" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Enable bit" mask="0x00080000" name="CHBCIE" values="DCH5INT__CHBCIE" />
            <bitfield caption="Channel Destination Half Full Interrupt Enable bit" mask="0x00100000" name="CHDHIE" values="DCH5INT__CHDHIE" />
            <bitfield caption="Channel Destination Done Interrupt Enable bit" mask="0x00200000" name="CHDDIE" values="DCH5INT__CHDDIE" />
            <bitfield caption="Channel Source Half Empty Interrupt Enable bit" mask="0x00400000" name="CHSHIE" values="DCH5INT__CHSHIE" />
            <bitfield caption="Channel Source Done Interrupt Enable bit" mask="0x00800000" name="CHSDIE" values="DCH5INT__CHSDIE" />
         </register>
         <register caption="DMA Channel x Interrupt Control Register" name="DCH6INT" offset="0x500" rw="RW" size="4">
            <bitfield caption="Channel Address Error Interrupt Flag bit" mask="0x00000001" name="CHERIF" values="DCH6INT__CHERIF" />
            <bitfield caption="Channel Transfer Abort Interrupt Flag bit" mask="0x00000002" name="CHTAIF" values="DCH6INT__CHTAIF" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Flag bit" mask="0x00000004" name="CHCCIF" values="DCH6INT__CHCCIF" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Flag bit" mask="0x00000008" name="CHBCIF" values="DCH6INT__CHBCIF" />
            <bitfield caption="Channel Destination Half Full Interrupt Flag bit" mask="0x00000010" name="CHDHIF" values="DCH6INT__CHDHIF" />
            <bitfield caption="Channel Destination Done Interrupt Flag bit" mask="0x00000020" name="CHDDIF" values="DCH6INT__CHDDIF" />
            <bitfield caption="Channel Source Half Empty Interrupt Flag bit" mask="0x00000040" name="CHSHIF" values="DCH6INT__CHSHIF" />
            <bitfield caption="Channel Source Done Interrupt Flag bit" mask="0x00000080" name="CHSDIF" values="DCH6INT__CHSDIF" />
            <bitfield caption="Channel Address Error Interrupt Enable bit" mask="0x00010000" name="CHERIE" values="DCH6INT__CHERIE" />
            <bitfield caption="Channel Transfer Abort Interrupt Enable bit" mask="0x00020000" name="CHTAIE" values="DCH6INT__CHTAIE" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Enable bit" mask="0x00040000" name="CHCCIE" values="DCH6INT__CHCCIE" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Enable bit" mask="0x00080000" name="CHBCIE" values="DCH6INT__CHBCIE" />
            <bitfield caption="Channel Destination Half Full Interrupt Enable bit" mask="0x00100000" name="CHDHIE" values="DCH6INT__CHDHIE" />
            <bitfield caption="Channel Destination Done Interrupt Enable bit" mask="0x00200000" name="CHDDIE" values="DCH6INT__CHDDIE" />
            <bitfield caption="Channel Source Half Empty Interrupt Enable bit" mask="0x00400000" name="CHSHIE" values="DCH6INT__CHSHIE" />
            <bitfield caption="Channel Source Done Interrupt Enable bit" mask="0x00800000" name="CHSDIE" values="DCH6INT__CHSDIE" />
         </register>
         <register caption="DMA Channel x Interrupt Control Register" name="DCH7INT" offset="0x5c0" rw="RW" size="4">
            <bitfield caption="Channel Address Error Interrupt Flag bit" mask="0x00000001" name="CHERIF" values="DCH7INT__CHERIF" />
            <bitfield caption="Channel Transfer Abort Interrupt Flag bit" mask="0x00000002" name="CHTAIF" values="DCH7INT__CHTAIF" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Flag bit" mask="0x00000004" name="CHCCIF" values="DCH7INT__CHCCIF" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Flag bit" mask="0x00000008" name="CHBCIF" values="DCH7INT__CHBCIF" />
            <bitfield caption="Channel Destination Half Full Interrupt Flag bit" mask="0x00000010" name="CHDHIF" values="DCH7INT__CHDHIF" />
            <bitfield caption="Channel Destination Done Interrupt Flag bit" mask="0x00000020" name="CHDDIF" values="DCH7INT__CHDDIF" />
            <bitfield caption="Channel Source Half Empty Interrupt Flag bit" mask="0x00000040" name="CHSHIF" values="DCH7INT__CHSHIF" />
            <bitfield caption="Channel Source Done Interrupt Flag bit" mask="0x00000080" name="CHSDIF" values="DCH7INT__CHSDIF" />
            <bitfield caption="Channel Address Error Interrupt Enable bit" mask="0x00010000" name="CHERIE" values="DCH7INT__CHERIE" />
            <bitfield caption="Channel Transfer Abort Interrupt Enable bit" mask="0x00020000" name="CHTAIE" values="DCH7INT__CHTAIE" />
            <bitfield caption="Channel Cell Transfer Complete Interrupt Enable bit" mask="0x00040000" name="CHCCIE" values="DCH7INT__CHCCIE" />
            <bitfield caption="Channel Block Transfer Complete Interrupt Enable bit" mask="0x00080000" name="CHBCIE" values="DCH7INT__CHBCIE" />
            <bitfield caption="Channel Destination Half Full Interrupt Enable bit" mask="0x00100000" name="CHDHIE" values="DCH7INT__CHDHIE" />
            <bitfield caption="Channel Destination Done Interrupt Enable bit" mask="0x00200000" name="CHDDIE" values="DCH7INT__CHDDIE" />
            <bitfield caption="Channel Source Half Empty Interrupt Enable bit" mask="0x00400000" name="CHSHIE" values="DCH7INT__CHSHIE" />
            <bitfield caption="Channel Source Done Interrupt Enable bit" mask="0x00800000" name="CHSDIE" values="DCH7INT__CHSDIE" />
         </register>
         <register caption="DMA Channel x Source Start Address Register" name="DCH0SSA" offset="0x90" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHSSA" />
         </register>
         <register caption="DMA Channel x Source Start Address Register" name="DCH1SSA" offset="0x150" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHSSA" />
         </register>
         <register caption="DMA Channel x Source Start Address Register" name="DCH2SSA" offset="0x210" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHSSA" />
         </register>
         <register caption="DMA Channel x Source Start Address Register" name="DCH3SSA" offset="0x2d0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHSSA" />
         </register>
         <register caption="DMA Channel x Source Start Address Register" name="DCH4SSA" offset="0x390" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHSSA" />
         </register>
         <register caption="DMA Channel x Source Start Address Register" name="DCH5SSA" offset="0x450" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHSSA" />
         </register>
         <register caption="DMA Channel x Source Start Address Register" name="DCH6SSA" offset="0x510" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHSSA" />
         </register>
         <register caption="DMA Channel x Source Start Address Register" name="DCH7SSA" offset="0x5d0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHSSA" />
         </register>
         <register caption="DMA Channel x Destination Start Address Register" name="DCH0DSA" offset="0xa0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHDSA" />
         </register>
         <register caption="DMA Channel x Destination Start Address Register" name="DCH1DSA" offset="0x160" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHDSA" />
         </register>
         <register caption="DMA Channel x Destination Start Address Register" name="DCH2DSA" offset="0x220" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHDSA" />
         </register>
         <register caption="DMA Channel x Destination Start Address Register" name="DCH3DSA" offset="0x2e0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHDSA" />
         </register>
         <register caption="DMA Channel x Destination Start Address Register" name="DCH4DSA" offset="0x3a0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHDSA" />
         </register>
         <register caption="DMA Channel x Destination Start Address Register" name="DCH5DSA" offset="0x460" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHDSA" />
         </register>
         <register caption="DMA Channel x Destination Start Address Register" name="DCH6DSA" offset="0x520" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHDSA" />
         </register>
         <register caption="DMA Channel x Destination Start Address Register" name="DCH7DSA" offset="0x5e0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHDSA" />
         </register>
         <register caption="DMA Channel x Source Size Register" name="DCH0SSIZ" offset="0xb0" rw="RW" size="4">
            <bitfield caption="Channel Source Size bits" mask="0x0000FFFF" name="CHSSIZ" values="DCH0SSIZ__CHSSIZ" />
         </register>
         <register caption="DMA Channel x Source Size Register" name="DCH1SSIZ" offset="0x170" rw="RW" size="4">
            <bitfield caption="Channel Source Size bits" mask="0x0000FFFF" name="CHSSIZ" values="DCH1SSIZ__CHSSIZ" />
         </register>
         <register caption="DMA Channel x Source Size Register" name="DCH2SSIZ" offset="0x230" rw="RW" size="4">
            <bitfield caption="Channel Source Size bits" mask="0x0000FFFF" name="CHSSIZ" values="DCH2SSIZ__CHSSIZ" />
         </register>
         <register caption="DMA Channel x Source Size Register" name="DCH3SSIZ" offset="0x2f0" rw="RW" size="4">
            <bitfield caption="Channel Source Size bits" mask="0x0000FFFF" name="CHSSIZ" values="DCH3SSIZ__CHSSIZ" />
         </register>
         <register caption="DMA Channel x Source Size Register" name="DCH4SSIZ" offset="0x3b0" rw="RW" size="4">
            <bitfield caption="Channel Source Size bits" mask="0x0000FFFF" name="CHSSIZ" values="DCH4SSIZ__CHSSIZ" />
         </register>
         <register caption="DMA Channel x Source Size Register" name="DCH5SSIZ" offset="0x470" rw="RW" size="4">
            <bitfield caption="Channel Source Size bits" mask="0x0000FFFF" name="CHSSIZ" values="DCH5SSIZ__CHSSIZ" />
         </register>
         <register caption="DMA Channel x Source Size Register" name="DCH6SSIZ" offset="0x530" rw="RW" size="4">
            <bitfield caption="Channel Source Size bits" mask="0x0000FFFF" name="CHSSIZ" values="DCH6SSIZ__CHSSIZ" />
         </register>
         <register caption="DMA Channel x Source Size Register" name="DCH7SSIZ" offset="0x5f0" rw="RW" size="4">
            <bitfield caption="Channel Source Size bits" mask="0x0000FFFF" name="CHSSIZ" values="DCH7SSIZ__CHSSIZ" />
         </register>
         <register caption="DMA Channel x Destination Size Register" name="DCH0DSIZ" offset="0xc0" rw="RW" size="4">
            <bitfield caption="Channel Destination Size bits" mask="0x0000FFFF" name="CHDSIZ" values="DCH0DSIZ__CHDSIZ" />
         </register>
         <register caption="DMA Channel x Destination Size Register" name="DCH1DSIZ" offset="0x180" rw="RW" size="4">
            <bitfield caption="Channel Destination Size bits" mask="0x0000FFFF" name="CHDSIZ" values="DCH1DSIZ__CHDSIZ" />
         </register>
         <register caption="DMA Channel x Destination Size Register" name="DCH2DSIZ" offset="0x240" rw="RW" size="4">
            <bitfield caption="Channel Destination Size bits" mask="0x0000FFFF" name="CHDSIZ" values="DCH2DSIZ__CHDSIZ" />
         </register>
         <register caption="DMA Channel x Destination Size Register" name="DCH3DSIZ" offset="0x300" rw="RW" size="4">
            <bitfield caption="Channel Destination Size bits" mask="0x0000FFFF" name="CHDSIZ" values="DCH3DSIZ__CHDSIZ" />
         </register>
         <register caption="DMA Channel x Destination Size Register" name="DCH4DSIZ" offset="0x3c0" rw="RW" size="4">
            <bitfield caption="Channel Destination Size bits" mask="0x0000FFFF" name="CHDSIZ" values="DCH4DSIZ__CHDSIZ" />
         </register>
         <register caption="DMA Channel x Destination Size Register" name="DCH5DSIZ" offset="0x480" rw="RW" size="4">
            <bitfield caption="Channel Destination Size bits" mask="0x0000FFFF" name="CHDSIZ" values="DCH5DSIZ__CHDSIZ" />
         </register>
         <register caption="DMA Channel x Destination Size Register" name="DCH6DSIZ" offset="0x540" rw="RW" size="4">
            <bitfield caption="Channel Destination Size bits" mask="0x0000FFFF" name="CHDSIZ" values="DCH6DSIZ__CHDSIZ" />
         </register>
         <register caption="DMA Channel x Destination Size Register" name="DCH7DSIZ" offset="0x600" rw="RW" size="4">
            <bitfield caption="Channel Destination Size bits" mask="0x0000FFFF" name="CHDSIZ" values="DCH7DSIZ__CHDSIZ" />
         </register>
         <register caption="DMA Channel x Source Pointer Register" name="DCH0SPTR" offset="0xd0" rw="RW" size="4">
            <bitfield caption="Channel Source Pointer bits" mask="0x0000FFFF" name="CHSPTR" values="DCH0SPTR__CHSPTR" />
         </register>
         <register caption="DMA Channel x Source Pointer Register" name="DCH1SPTR" offset="0x190" rw="RW" size="4">
            <bitfield caption="Channel Source Pointer bits" mask="0x0000FFFF" name="CHSPTR" values="DCH1SPTR__CHSPTR" />
         </register>
         <register caption="DMA Channel x Source Pointer Register" name="DCH2SPTR" offset="0x250" rw="RW" size="4">
            <bitfield caption="Channel Source Pointer bits" mask="0x0000FFFF" name="CHSPTR" values="DCH2SPTR__CHSPTR" />
         </register>
         <register caption="DMA Channel x Source Pointer Register" name="DCH3SPTR" offset="0x310" rw="RW" size="4">
            <bitfield caption="Channel Source Pointer bits" mask="0x0000FFFF" name="CHSPTR" values="DCH3SPTR__CHSPTR" />
         </register>
         <register caption="DMA Channel x Source Pointer Register" name="DCH4SPTR" offset="0x3d0" rw="RW" size="4">
            <bitfield caption="Channel Source Pointer bits" mask="0x0000FFFF" name="CHSPTR" values="DCH4SPTR__CHSPTR" />
         </register>
         <register caption="DMA Channel x Source Pointer Register" name="DCH5SPTR" offset="0x490" rw="RW" size="4">
            <bitfield caption="Channel Source Pointer bits" mask="0x0000FFFF" name="CHSPTR" values="DCH5SPTR__CHSPTR" />
         </register>
         <register caption="DMA Channel x Source Pointer Register" name="DCH6SPTR" offset="0x550" rw="RW" size="4">
            <bitfield caption="Channel Source Pointer bits" mask="0x0000FFFF" name="CHSPTR" values="DCH6SPTR__CHSPTR" />
         </register>
         <register caption="DMA Channel x Source Pointer Register" name="DCH7SPTR" offset="0x610" rw="RW" size="4">
            <bitfield caption="Channel Source Pointer bits" mask="0x0000FFFF" name="CHSPTR" values="DCH7SPTR__CHSPTR" />
         </register>
         <register caption="DMA Channel x Destination Pointer Register" name="DCH0DPTR" offset="0xe0" rw="RW" size="4">
            <bitfield caption="Channel Destination Pointer bits" mask="0x0000FFFF" name="CHDPTR" values="DCH0DPTR__CHDPTR" />
         </register>
         <register caption="DMA Channel x Destination Pointer Register" name="DCH1DPTR" offset="0x1a0" rw="RW" size="4">
            <bitfield caption="Channel Destination Pointer bits" mask="0x0000FFFF" name="CHDPTR" values="DCH1DPTR__CHDPTR" />
         </register>
         <register caption="DMA Channel x Destination Pointer Register" name="DCH2DPTR" offset="0x260" rw="RW" size="4">
            <bitfield caption="Channel Destination Pointer bits" mask="0x0000FFFF" name="CHDPTR" values="DCH2DPTR__CHDPTR" />
         </register>
         <register caption="DMA Channel x Destination Pointer Register" name="DCH3DPTR" offset="0x320" rw="RW" size="4">
            <bitfield caption="Channel Destination Pointer bits" mask="0x0000FFFF" name="CHDPTR" values="DCH3DPTR__CHDPTR" />
         </register>
         <register caption="DMA Channel x Destination Pointer Register" name="DCH4DPTR" offset="0x3e0" rw="RW" size="4">
            <bitfield caption="Channel Destination Pointer bits" mask="0x0000FFFF" name="CHDPTR" values="DCH4DPTR__CHDPTR" />
         </register>
         <register caption="DMA Channel x Destination Pointer Register" name="DCH5DPTR" offset="0x4a0" rw="RW" size="4">
            <bitfield caption="Channel Destination Pointer bits" mask="0x0000FFFF" name="CHDPTR" values="DCH5DPTR__CHDPTR" />
         </register>
         <register caption="DMA Channel x Destination Pointer Register" name="DCH6DPTR" offset="0x560" rw="RW" size="4">
            <bitfield caption="Channel Destination Pointer bits" mask="0x0000FFFF" name="CHDPTR" values="DCH6DPTR__CHDPTR" />
         </register>
         <register caption="DMA Channel x Destination Pointer Register" name="DCH7DPTR" offset="0x620" rw="RW" size="4">
            <bitfield caption="Channel Destination Pointer bits" mask="0x0000FFFF" name="CHDPTR" values="DCH7DPTR__CHDPTR" />
         </register>
         <register caption="DMA Channel x Cell-Size Register" name="DCH0CSIZ" offset="0xf0" rw="RW" size="4">
            <bitfield caption="Channel Cell-Size bits" mask="0x0000FFFF" name="CHCSIZ" values="DCH0CSIZ__CHCSIZ" />
         </register>
         <register caption="DMA Channel x Cell-Size Register" name="DCH1CSIZ" offset="0x1b0" rw="RW" size="4">
            <bitfield caption="Channel Cell-Size bits" mask="0x0000FFFF" name="CHCSIZ" values="DCH1CSIZ__CHCSIZ" />
         </register>
         <register caption="DMA Channel x Cell-Size Register" name="DCH2CSIZ" offset="0x270" rw="RW" size="4">
            <bitfield caption="Channel Cell-Size bits" mask="0x0000FFFF" name="CHCSIZ" values="DCH2CSIZ__CHCSIZ" />
         </register>
         <register caption="DMA Channel x Cell-Size Register" name="DCH3CSIZ" offset="0x330" rw="RW" size="4">
            <bitfield caption="Channel Cell-Size bits" mask="0x0000FFFF" name="CHCSIZ" values="DCH3CSIZ__CHCSIZ" />
         </register>
         <register caption="DMA Channel x Cell-Size Register" name="DCH4CSIZ" offset="0x3f0" rw="RW" size="4">
            <bitfield caption="Channel Cell-Size bits" mask="0x0000FFFF" name="CHCSIZ" values="DCH4CSIZ__CHCSIZ" />
         </register>
         <register caption="DMA Channel x Cell-Size Register" name="DCH5CSIZ" offset="0x4b0" rw="RW" size="4">
            <bitfield caption="Channel Cell-Size bits" mask="0x0000FFFF" name="CHCSIZ" values="DCH5CSIZ__CHCSIZ" />
         </register>
         <register caption="DMA Channel x Cell-Size Register" name="DCH6CSIZ" offset="0x570" rw="RW" size="4">
            <bitfield caption="Channel Cell-Size bits" mask="0x0000FFFF" name="CHCSIZ" values="DCH6CSIZ__CHCSIZ" />
         </register>
         <register caption="DMA Channel x Cell-Size Register" name="DCH7CSIZ" offset="0x630" rw="RW" size="4">
            <bitfield caption="Channel Cell-Size bits" mask="0x0000FFFF" name="CHCSIZ" values="DCH7CSIZ__CHCSIZ" />
         </register>
         <register caption="DMA Channel x Cell Pointer Register" name="DCH0CPTR" offset="0x100" rw="RW" size="4">
            <bitfield caption="Channel Cell Progress Pointer bits" mask="0x0000FFFF" name="CHCPTR" values="DCH0CPTR__CHCPTR" />
         </register>
         <register caption="DMA Channel x Cell Pointer Register" name="DCH1CPTR" offset="0x1c0" rw="RW" size="4">
            <bitfield caption="Channel Cell Progress Pointer bits" mask="0x0000FFFF" name="CHCPTR" values="DCH1CPTR__CHCPTR" />
         </register>
         <register caption="DMA Channel x Cell Pointer Register" name="DCH2CPTR" offset="0x280" rw="RW" size="4">
            <bitfield caption="Channel Cell Progress Pointer bits" mask="0x0000FFFF" name="CHCPTR" values="DCH2CPTR__CHCPTR" />
         </register>
         <register caption="DMA Channel x Cell Pointer Register" name="DCH3CPTR" offset="0x340" rw="RW" size="4">
            <bitfield caption="Channel Cell Progress Pointer bits" mask="0x0000FFFF" name="CHCPTR" values="DCH3CPTR__CHCPTR" />
         </register>
         <register caption="DMA Channel x Cell Pointer Register" name="DCH4CPTR" offset="0x400" rw="RW" size="4">
            <bitfield caption="Channel Cell Progress Pointer bits" mask="0x0000FFFF" name="CHCPTR" values="DCH4CPTR__CHCPTR" />
         </register>
         <register caption="DMA Channel x Cell Pointer Register" name="DCH5CPTR" offset="0x4c0" rw="RW" size="4">
            <bitfield caption="Channel Cell Progress Pointer bits" mask="0x0000FFFF" name="CHCPTR" values="DCH5CPTR__CHCPTR" />
         </register>
         <register caption="DMA Channel x Cell Pointer Register" name="DCH6CPTR" offset="0x580" rw="RW" size="4">
            <bitfield caption="Channel Cell Progress Pointer bits" mask="0x0000FFFF" name="CHCPTR" values="DCH6CPTR__CHCPTR" />
         </register>
         <register caption="DMA Channel x Cell Pointer Register" name="DCH7CPTR" offset="0x640" rw="RW" size="4">
            <bitfield caption="Channel Cell Progress Pointer bits" mask="0x0000FFFF" name="CHCPTR" values="DCH7CPTR__CHCPTR" />
         </register>
         <register caption="DMA Channel x Pattern Data Register" name="DCH0DAT" offset="0x110" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="CHPDAT" />
         </register>
         <register caption="DMA Channel x Pattern Data Register" name="DCH1DAT" offset="0x1d0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="CHPDAT" />
         </register>
         <register caption="DMA Channel x Pattern Data Register" name="DCH2DAT" offset="0x290" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="CHPDAT" />
         </register>
         <register caption="DMA Channel x Pattern Data Register" name="DCH3DAT" offset="0x350" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="CHPDAT" />
         </register>
         <register caption="DMA Channel x Pattern Data Register" name="DCH4DAT" offset="0x410" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="CHPDAT" />
         </register>
         <register caption="DMA Channel x Pattern Data Register" name="DCH5DAT" offset="0x4d0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="CHPDAT" />
         </register>
         <register caption="DMA Channel x Pattern Data Register" name="DCH6DAT" offset="0x590" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="CHPDAT" />
         </register>
         <register caption="DMA Channel x Pattern Data Register" name="DCH7DAT" offset="0x650" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="CHPDAT" />
         </register>
      </register-group>
      <value-group caption="DMA Module Busy bit" name="DMACON__DMABUSY">
         <value caption="DMA module is active and is transferring data" name="" value="0x1" />
         <value caption="DMA module is disabled and not actively transferring data" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Suspend bit" name="DMACON__SUSPEND">
         <value caption="DMA transfers are suspended to allow CPU uninterrupted access to data bus" name="" value="0x1" />
         <value caption="DMA operates normally" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA On bit" name="DMACON__ON">
         <value caption="DMA module is enabled" name="" value="0x1" />
         <value caption="DMA module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Read/Write Status bit" name="DMASTAT__RDWR">
         <value caption="Last DMA bus access when an error was detected was a read" name="" value="0x1" />
         <value caption="Last DMA bus access when an error was detected was a write" name="" value="0x0" />
      </value-group>
      <value-group caption="CRC Channel Select bits" name="DCRCCON__CRCCH">
         <value caption="CRC is assigned to Channel 7" name="" value="0x7" />
         <value caption="CRC is assigned to Channel 6" name="" value="0x6" />
         <value caption="CRC is assigned to Channel 5" name="" value="0x5" />
         <value caption="CRC is assigned to Channel 4" name="" value="0x4" />
         <value caption="CRC is assigned to Channel 3" name="" value="0x3" />
         <value caption="CRC is assigned to Channel 2" name="" value="0x2" />
         <value caption="CRC is assigned to Channel 1" name="" value="0x1" />
         <value caption="CRC is assigned to Channel 0" name="" value="0x0" />
      </value-group>
      <value-group caption="CRC Type Selection bit" name="DCRCCON__CRCTYP">
         <value caption="The CRC module will calculate an IP header checksum" name="" value="0x1" />
         <value caption="The CRC module will calculate a LFSR CRC" name="" value="0x0" />
      </value-group>
      <value-group caption="CRC Append Mode bit" name="DCRCCON__CRCAPP">
         <value caption="The DMA transfers data from the source into the CRC but NOT to the destination. When a block transfer completes the DMA writes the calculated CRC value to the location given by CHxDSA" name="" value="0x1" />
         <value caption="The DMA transfers data from the source through the CRC obeying WBO as it writes the data to the destination" name="" value="0x0" />
      </value-group>
      <value-group caption="CRC Enable bit" name="DCRCCON__CRCEN">
         <value caption="CRC module is enabled and channel transfers are routed through the CRC module" name="" value="0x1" />
         <value caption="CRC module is disabled and channel transfers proceed normally" name="" value="0x0" />
      </value-group>
      <value-group caption="Polynomial Length bits" name="DCRCCON__PLEN">
         <value caption="1 (CRC module is in IP Header mode)These bits are unused." name="" value="When CRCTYP (DCRCCON)" />
         <value caption="0 (CRC module is in LFSR mode) Denotes the length of the polynomial minus 1." name="" value="When CRCTYP (DCRCCON)" />
      </value-group>
      <value-group caption="CRC Bit Order Selection bit" name="DCRCCON__BITO">
         <value caption="(When CRCTYP (ie" name="" value="0x1" />
         <value caption="(When CRCTYP (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="CRC Write Byte Order Selection bit" name="DCRCCON__WBO">
         <value caption="Source data is written to the destination re-ordered as defined by BYTO" name="" value="0x1" />
         <value caption="Source data is written to the destination unaltered" name="" value="0x0" />
      </value-group>
      <value-group caption="CRC Byte Order Selection bits" name="DCRCCON__BYTO">
         <value caption="Endian byte swap on half-word boundaries" name="" value="0x3" />
         <value caption="Swap half-words on word boundaries" name="" value="0x2" />
         <value caption="Endian byte swap on word boundaries" name="" value="0x1" />
         <value caption="No swapping" name="" value="0x0" />
      </value-group>
      <value-group caption="CRC Data Register bits" name="DCRCDATA__DCRCDATA">
         <value caption="1 (CRC module is in IP Header mode) Only the lower 16 bits contain IP header checksum information. The upper 16 bits are always 0. Data written to this register is converted and read back in 1s complement form (i.e." name="" value="When CRCTYP (DCRCCON)" />
         <value caption="0 (CRC module is in LFSR mode) Bits greater than PLEN will return 0 on any read." name="" value="When CRCTYP (DCRCCON)" />
      </value-group>
      <value-group caption="CRC XOR Register bits" name="DCRCXOR__DCRCXOR">
         <value caption="(When CRCTYP is 0) Enable the XOR input to the Shift register / (When CRCTYP is 1) This register is unused" name="" value="0x1" />
         <value caption="(When CRCTYP is 0) Disable the XOR input to the Shift register; data is shifted in directly from the previous stage in the register/ When CRCTYP is 1) This register is unused" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Priority bits" name="DCH0CON__CHPRI">
         <value caption="Channel has priority 3 (highest)" name="CHPRI3" value="0x3" />
         <value caption="Channel has priority 2" name="CHPRI2" value="0x2" />
         <value caption="Channel has priority 1" name="CHPRI1" value="0x1" />
         <value caption="Channel has priority 0" name="CHPRI0" value="0x0" />
      </value-group>
      <value-group caption="Channel Event Detected bit" name="DCH0CON__CHEDET">
         <value caption="An event has been detected" name="" value="0x1" />
         <value caption="No events have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Automatic Enable bit" name="DCH0CON__CHAEN">
         <value caption="Channel is continuously enabled" name="" value="0x1" />
         <value caption="Channel is disabled on block transfer complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Chain Enable bit" name="DCH0CON__CHCHN">
         <value caption="Allow channel to be chained" name="" value="0x1" />
         <value caption="Do not allow channel to be chained" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Allow Events If Disabled bit" name="DCH0CON__CHAED">
         <value caption="Channel start/abort events will be registered" name="" value="0x1" />
         <value caption="Channel start/abort events will be ignored if the channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Enable bit" name="DCH0CON__CHEN">
         <value caption="Channel is enabled" name="" value="0x1" />
         <value caption="Channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Chain Channel Selection bit" name="DCH0CON__CHCHNS">
         <value caption="Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)" name="" value="0x1" />
         <value caption="Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)" name="" value="0x0" />
      </value-group>
      <value-group caption="Pattern Length bit" name="DCH0CON__CHPATLEN">
         <value caption="2 byte length" name="" value="0x1" />
         <value caption="1 byte length" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Pattern Ignore Byte bit" name="DCH0CON__CHPIGNEN">
         <value caption="Treat any byte that matches the CHPIGN bits as a dont care when pattern matching is enabled" name="" value="0x1" />
         <value caption="Disable this feature" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Busy bit" name="DCH0CON__CHBUSY">
         <value caption="Channel is active or has been enabled" name="" value="0x1" />
         <value caption="Channel is inactive or has been disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Priority bits" name="DCH1CON__CHPRI">
         <value caption="Channel has priority 3 (highest)" name="CHPRI3" value="0x3" />
         <value caption="Channel has priority 2" name="CHPRI2" value="0x2" />
         <value caption="Channel has priority 1" name="CHPRI1" value="0x1" />
         <value caption="Channel has priority 0" name="CHPRI0" value="0x0" />
      </value-group>
      <value-group caption="Channel Event Detected bit" name="DCH1CON__CHEDET">
         <value caption="An event has been detected" name="" value="0x1" />
         <value caption="No events have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Automatic Enable bit" name="DCH1CON__CHAEN">
         <value caption="Channel is continuously enabled" name="" value="0x1" />
         <value caption="Channel is disabled on block transfer complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Chain Enable bit" name="DCH1CON__CHCHN">
         <value caption="Allow channel to be chained" name="" value="0x1" />
         <value caption="Do not allow channel to be chained" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Allow Events If Disabled bit" name="DCH1CON__CHAED">
         <value caption="Channel start/abort events will be registered" name="" value="0x1" />
         <value caption="Channel start/abort events will be ignored if the channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Enable bit" name="DCH1CON__CHEN">
         <value caption="Channel is enabled" name="" value="0x1" />
         <value caption="Channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Chain Channel Selection bit" name="DCH1CON__CHCHNS">
         <value caption="Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)" name="" value="0x1" />
         <value caption="Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)" name="" value="0x0" />
      </value-group>
      <value-group caption="Pattern Length bit" name="DCH1CON__CHPATLEN">
         <value caption="2 byte length" name="" value="0x1" />
         <value caption="1 byte length" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Pattern Ignore Byte bit" name="DCH1CON__CHPIGNEN">
         <value caption="Treat any byte that matches the CHPIGN bits as a dont care when pattern matching is enabled" name="" value="0x1" />
         <value caption="Disable this feature" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Busy bit" name="DCH1CON__CHBUSY">
         <value caption="Channel is active or has been enabled" name="" value="0x1" />
         <value caption="Channel is inactive or has been disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Priority bits" name="DCH2CON__CHPRI">
         <value caption="Channel has priority 3 (highest)" name="CHPRI3" value="0x3" />
         <value caption="Channel has priority 2" name="CHPRI2" value="0x2" />
         <value caption="Channel has priority 1" name="CHPRI1" value="0x1" />
         <value caption="Channel has priority 0" name="CHPRI0" value="0x0" />
      </value-group>
      <value-group caption="Channel Event Detected bit" name="DCH2CON__CHEDET">
         <value caption="An event has been detected" name="" value="0x1" />
         <value caption="No events have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Automatic Enable bit" name="DCH2CON__CHAEN">
         <value caption="Channel is continuously enabled" name="" value="0x1" />
         <value caption="Channel is disabled on block transfer complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Chain Enable bit" name="DCH2CON__CHCHN">
         <value caption="Allow channel to be chained" name="" value="0x1" />
         <value caption="Do not allow channel to be chained" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Allow Events If Disabled bit" name="DCH2CON__CHAED">
         <value caption="Channel start/abort events will be registered" name="" value="0x1" />
         <value caption="Channel start/abort events will be ignored if the channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Enable bit" name="DCH2CON__CHEN">
         <value caption="Channel is enabled" name="" value="0x1" />
         <value caption="Channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Chain Channel Selection bit" name="DCH2CON__CHCHNS">
         <value caption="Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)" name="" value="0x1" />
         <value caption="Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)" name="" value="0x0" />
      </value-group>
      <value-group caption="Pattern Length bit" name="DCH2CON__CHPATLEN">
         <value caption="2 byte length" name="" value="0x1" />
         <value caption="1 byte length" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Pattern Ignore Byte bit" name="DCH2CON__CHPIGNEN">
         <value caption="Treat any byte that matches the CHPIGN bits as a dont care when pattern matching is enabled" name="" value="0x1" />
         <value caption="Disable this feature" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Busy bit" name="DCH2CON__CHBUSY">
         <value caption="Channel is active or has been enabled" name="" value="0x1" />
         <value caption="Channel is inactive or has been disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Priority bits" name="DCH3CON__CHPRI">
         <value caption="Channel has priority 3 (highest)" name="CHPRI3" value="0x3" />
         <value caption="Channel has priority 2" name="CHPRI2" value="0x2" />
         <value caption="Channel has priority 1" name="CHPRI1" value="0x1" />
         <value caption="Channel has priority 0" name="CHPRI0" value="0x0" />
      </value-group>
      <value-group caption="Channel Event Detected bit" name="DCH3CON__CHEDET">
         <value caption="An event has been detected" name="" value="0x1" />
         <value caption="No events have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Automatic Enable bit" name="DCH3CON__CHAEN">
         <value caption="Channel is continuously enabled" name="" value="0x1" />
         <value caption="Channel is disabled on block transfer complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Chain Enable bit" name="DCH3CON__CHCHN">
         <value caption="Allow channel to be chained" name="" value="0x1" />
         <value caption="Do not allow channel to be chained" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Allow Events If Disabled bit" name="DCH3CON__CHAED">
         <value caption="Channel start/abort events will be registered" name="" value="0x1" />
         <value caption="Channel start/abort events will be ignored if the channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Enable bit" name="DCH3CON__CHEN">
         <value caption="Channel is enabled" name="" value="0x1" />
         <value caption="Channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Chain Channel Selection bit" name="DCH3CON__CHCHNS">
         <value caption="Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)" name="" value="0x1" />
         <value caption="Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)" name="" value="0x0" />
      </value-group>
      <value-group caption="Pattern Length bit" name="DCH3CON__CHPATLEN">
         <value caption="2 byte length" name="" value="0x1" />
         <value caption="1 byte length" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Pattern Ignore Byte bit" name="DCH3CON__CHPIGNEN">
         <value caption="Treat any byte that matches the CHPIGN bits as a dont care when pattern matching is enabled" name="" value="0x1" />
         <value caption="Disable this feature" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Busy bit" name="DCH3CON__CHBUSY">
         <value caption="Channel is active or has been enabled" name="" value="0x1" />
         <value caption="Channel is inactive or has been disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Priority bits" name="DCH4CON__CHPRI">
         <value caption="Channel has priority 3 (highest)" name="CHPRI3" value="0x3" />
         <value caption="Channel has priority 2" name="CHPRI2" value="0x2" />
         <value caption="Channel has priority 1" name="CHPRI1" value="0x1" />
         <value caption="Channel has priority 0" name="CHPRI0" value="0x0" />
      </value-group>
      <value-group caption="Channel Event Detected bit" name="DCH4CON__CHEDET">
         <value caption="An event has been detected" name="" value="0x1" />
         <value caption="No events have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Automatic Enable bit" name="DCH4CON__CHAEN">
         <value caption="Channel is continuously enabled" name="" value="0x1" />
         <value caption="Channel is disabled on block transfer complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Chain Enable bit" name="DCH4CON__CHCHN">
         <value caption="Allow channel to be chained" name="" value="0x1" />
         <value caption="Do not allow channel to be chained" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Allow Events If Disabled bit" name="DCH4CON__CHAED">
         <value caption="Channel start/abort events will be registered" name="" value="0x1" />
         <value caption="Channel start/abort events will be ignored if the channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Enable bit" name="DCH4CON__CHEN">
         <value caption="Channel is enabled" name="" value="0x1" />
         <value caption="Channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Chain Channel Selection bit" name="DCH4CON__CHCHNS">
         <value caption="Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)" name="" value="0x1" />
         <value caption="Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)" name="" value="0x0" />
      </value-group>
      <value-group caption="Pattern Length bit" name="DCH4CON__CHPATLEN">
         <value caption="2 byte length" name="" value="0x1" />
         <value caption="1 byte length" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Pattern Ignore Byte bit" name="DCH4CON__CHPIGNEN">
         <value caption="Treat any byte that matches the CHPIGN bits as a dont care when pattern matching is enabled" name="" value="0x1" />
         <value caption="Disable this feature" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Busy bit" name="DCH4CON__CHBUSY">
         <value caption="Channel is active or has been enabled" name="" value="0x1" />
         <value caption="Channel is inactive or has been disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Priority bits" name="DCH5CON__CHPRI">
         <value caption="Channel has priority 3 (highest)" name="CHPRI3" value="0x3" />
         <value caption="Channel has priority 2" name="CHPRI2" value="0x2" />
         <value caption="Channel has priority 1" name="CHPRI1" value="0x1" />
         <value caption="Channel has priority 0" name="CHPRI0" value="0x0" />
      </value-group>
      <value-group caption="Channel Event Detected bit" name="DCH5CON__CHEDET">
         <value caption="An event has been detected" name="" value="0x1" />
         <value caption="No events have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Automatic Enable bit" name="DCH5CON__CHAEN">
         <value caption="Channel is continuously enabled" name="" value="0x1" />
         <value caption="Channel is disabled on block transfer complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Chain Enable bit" name="DCH5CON__CHCHN">
         <value caption="Allow channel to be chained" name="" value="0x1" />
         <value caption="Do not allow channel to be chained" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Allow Events If Disabled bit" name="DCH5CON__CHAED">
         <value caption="Channel start/abort events will be registered" name="" value="0x1" />
         <value caption="Channel start/abort events will be ignored if the channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Enable bit" name="DCH5CON__CHEN">
         <value caption="Channel is enabled" name="" value="0x1" />
         <value caption="Channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Chain Channel Selection bit" name="DCH5CON__CHCHNS">
         <value caption="Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)" name="" value="0x1" />
         <value caption="Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)" name="" value="0x0" />
      </value-group>
      <value-group caption="Pattern Length bit" name="DCH5CON__CHPATLEN">
         <value caption="2 byte length" name="" value="0x1" />
         <value caption="1 byte length" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Pattern Ignore Byte bit" name="DCH5CON__CHPIGNEN">
         <value caption="Treat any byte that matches the CHPIGN bits as a dont care when pattern matching is enabled" name="" value="0x1" />
         <value caption="Disable this feature" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Busy bit" name="DCH5CON__CHBUSY">
         <value caption="Channel is active or has been enabled" name="" value="0x1" />
         <value caption="Channel is inactive or has been disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Priority bits" name="DCH6CON__CHPRI">
         <value caption="Channel has priority 3 (highest)" name="CHPRI3" value="0x3" />
         <value caption="Channel has priority 2" name="CHPRI2" value="0x2" />
         <value caption="Channel has priority 1" name="CHPRI1" value="0x1" />
         <value caption="Channel has priority 0" name="CHPRI0" value="0x0" />
      </value-group>
      <value-group caption="Channel Event Detected bit" name="DCH6CON__CHEDET">
         <value caption="An event has been detected" name="" value="0x1" />
         <value caption="No events have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Automatic Enable bit" name="DCH6CON__CHAEN">
         <value caption="Channel is continuously enabled" name="" value="0x1" />
         <value caption="Channel is disabled on block transfer complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Chain Enable bit" name="DCH6CON__CHCHN">
         <value caption="Allow channel to be chained" name="" value="0x1" />
         <value caption="Do not allow channel to be chained" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Allow Events If Disabled bit" name="DCH6CON__CHAED">
         <value caption="Channel start/abort events will be registered" name="" value="0x1" />
         <value caption="Channel start/abort events will be ignored if the channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Enable bit" name="DCH6CON__CHEN">
         <value caption="Channel is enabled" name="" value="0x1" />
         <value caption="Channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Chain Channel Selection bit" name="DCH6CON__CHCHNS">
         <value caption="Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)" name="" value="0x1" />
         <value caption="Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)" name="" value="0x0" />
      </value-group>
      <value-group caption="Pattern Length bit" name="DCH6CON__CHPATLEN">
         <value caption="2 byte length" name="" value="0x1" />
         <value caption="1 byte length" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Pattern Ignore Byte bit" name="DCH6CON__CHPIGNEN">
         <value caption="Treat any byte that matches the CHPIGN bits as a dont care when pattern matching is enabled" name="" value="0x1" />
         <value caption="Disable this feature" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Busy bit" name="DCH6CON__CHBUSY">
         <value caption="Channel is active or has been enabled" name="" value="0x1" />
         <value caption="Channel is inactive or has been disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Priority bits" name="DCH7CON__CHPRI">
         <value caption="Channel has priority 3 (highest)" name="CHPRI3" value="0x3" />
         <value caption="Channel has priority 2" name="CHPRI2" value="0x2" />
         <value caption="Channel has priority 1" name="CHPRI1" value="0x1" />
         <value caption="Channel has priority 0" name="CHPRI0" value="0x0" />
      </value-group>
      <value-group caption="Channel Event Detected bit" name="DCH7CON__CHEDET">
         <value caption="An event has been detected" name="" value="0x1" />
         <value caption="No events have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Automatic Enable bit" name="DCH7CON__CHAEN">
         <value caption="Channel is continuously enabled" name="" value="0x1" />
         <value caption="Channel is disabled on block transfer complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Chain Enable bit" name="DCH7CON__CHCHN">
         <value caption="Allow channel to be chained" name="" value="0x1" />
         <value caption="Do not allow channel to be chained" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Allow Events If Disabled bit" name="DCH7CON__CHAED">
         <value caption="Channel start/abort events will be registered" name="" value="0x1" />
         <value caption="Channel start/abort events will be ignored if the channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Enable bit" name="DCH7CON__CHEN">
         <value caption="Channel is enabled" name="" value="0x1" />
         <value caption="Channel is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Chain Channel Selection bit" name="DCH7CON__CHCHNS">
         <value caption="Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)" name="" value="0x1" />
         <value caption="Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)" name="" value="0x0" />
      </value-group>
      <value-group caption="Pattern Length bit" name="DCH7CON__CHPATLEN">
         <value caption="2 byte length" name="" value="0x1" />
         <value caption="1 byte length" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Pattern Ignore Byte bit" name="DCH7CON__CHPIGNEN">
         <value caption="Treat any byte that matches the CHPIGN bits as a dont care when pattern matching is enabled" name="" value="0x1" />
         <value caption="Disable this feature" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Busy bit" name="DCH7CON__CHBUSY">
         <value caption="Channel is active or has been enabled" name="" value="0x1" />
         <value caption="Channel is inactive or has been disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Abort IRQ Enable bit" name="DCH0ECON__AIRQEN">
         <value caption="Channel transfer is aborted if an interrupt matching CHAIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHAIRQ is ignored and does not terminate a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Start IRQ Enable bit" name="DCH0ECON__SIRQEN">
         <value caption="Start channel cell transfer if an interrupt matching CHSIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHSIRQ is ignored and does not start a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Pattern Match Abort Enable bit" name="DCH0ECON__PATEN">
         <value caption="Abort transfer and clear CHEN on pattern match" name="" value="0x1" />
         <value caption="Pattern match is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Abort Transfer bit" name="DCH0ECON__CABORT">
         <value caption="A DMA transfer is aborted when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Forced Transfer bit" name="DCH0ECON__CFORCE">
         <value caption="A DMA transfer is forced to begin when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Start IRQ bits" name="DCH0ECON__CHSIRQ">
         <value caption="Interrupt 255 will initiate a DMA transfer" name="" value="0xff" />
         <value caption="Interrupt 1 will initiate a DMA transfer" name="" value="0x1" />
         <value caption="Interrupt 0 will initiate a DMA transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort IRQ bits" name="DCH0ECON__CHAIRQ">
         <value caption="Interrupt 255 will abort any transfers in progress and set CHAIF flag" name="" value="0xff" />
         <value caption="Interrupt 1 will abort any transfers in progress and set CHAIF flag" name="" value="0x1" />
         <value caption="Interrupt 0 will abort any transfers in progress and set CHAIF flag" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Abort IRQ Enable bit" name="DCH1ECON__AIRQEN">
         <value caption="Channel transfer is aborted if an interrupt matching CHAIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHAIRQ is ignored and does not terminate a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Start IRQ Enable bit" name="DCH1ECON__SIRQEN">
         <value caption="Start channel cell transfer if an interrupt matching CHSIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHSIRQ is ignored and does not start a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Pattern Match Abort Enable bit" name="DCH1ECON__PATEN">
         <value caption="Abort transfer and clear CHEN on pattern match" name="" value="0x1" />
         <value caption="Pattern match is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Abort Transfer bit" name="DCH1ECON__CABORT">
         <value caption="A DMA transfer is aborted when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Forced Transfer bit" name="DCH1ECON__CFORCE">
         <value caption="A DMA transfer is forced to begin when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Start IRQ bits" name="DCH1ECON__CHSIRQ">
         <value caption="Interrupt 255 will initiate a DMA transfer" name="" value="0xff" />
         <value caption="Interrupt 1 will initiate a DMA transfer" name="" value="0x1" />
         <value caption="Interrupt 0 will initiate a DMA transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort IRQ bits" name="DCH1ECON__CHAIRQ">
         <value caption="Interrupt 255 will abort any transfers in progress and set CHAIF flag" name="" value="0xff" />
         <value caption="Interrupt 1 will abort any transfers in progress and set CHAIF flag" name="" value="0x1" />
         <value caption="Interrupt 0 will abort any transfers in progress and set CHAIF flag" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Abort IRQ Enable bit" name="DCH2ECON__AIRQEN">
         <value caption="Channel transfer is aborted if an interrupt matching CHAIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHAIRQ is ignored and does not terminate a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Start IRQ Enable bit" name="DCH2ECON__SIRQEN">
         <value caption="Start channel cell transfer if an interrupt matching CHSIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHSIRQ is ignored and does not start a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Pattern Match Abort Enable bit" name="DCH2ECON__PATEN">
         <value caption="Abort transfer and clear CHEN on pattern match" name="" value="0x1" />
         <value caption="Pattern match is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Abort Transfer bit" name="DCH2ECON__CABORT">
         <value caption="A DMA transfer is aborted when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Forced Transfer bit" name="DCH2ECON__CFORCE">
         <value caption="A DMA transfer is forced to begin when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Start IRQ bits" name="DCH2ECON__CHSIRQ">
         <value caption="Interrupt 255 will initiate a DMA transfer" name="" value="0xff" />
         <value caption="Interrupt 1 will initiate a DMA transfer" name="" value="0x1" />
         <value caption="Interrupt 0 will initiate a DMA transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort IRQ bits" name="DCH2ECON__CHAIRQ">
         <value caption="Interrupt 255 will abort any transfers in progress and set CHAIF flag" name="" value="0xff" />
         <value caption="Interrupt 1 will abort any transfers in progress and set CHAIF flag" name="" value="0x1" />
         <value caption="Interrupt 0 will abort any transfers in progress and set CHAIF flag" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Abort IRQ Enable bit" name="DCH3ECON__AIRQEN">
         <value caption="Channel transfer is aborted if an interrupt matching CHAIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHAIRQ is ignored and does not terminate a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Start IRQ Enable bit" name="DCH3ECON__SIRQEN">
         <value caption="Start channel cell transfer if an interrupt matching CHSIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHSIRQ is ignored and does not start a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Pattern Match Abort Enable bit" name="DCH3ECON__PATEN">
         <value caption="Abort transfer and clear CHEN on pattern match" name="" value="0x1" />
         <value caption="Pattern match is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Abort Transfer bit" name="DCH3ECON__CABORT">
         <value caption="A DMA transfer is aborted when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Forced Transfer bit" name="DCH3ECON__CFORCE">
         <value caption="A DMA transfer is forced to begin when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Start IRQ bits" name="DCH3ECON__CHSIRQ">
         <value caption="Interrupt 255 will initiate a DMA transfer" name="" value="0xff" />
         <value caption="Interrupt 1 will initiate a DMA transfer" name="" value="0x1" />
         <value caption="Interrupt 0 will initiate a DMA transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort IRQ bits" name="DCH3ECON__CHAIRQ">
         <value caption="Interrupt 255 will abort any transfers in progress and set CHAIF flag" name="" value="0xff" />
         <value caption="Interrupt 1 will abort any transfers in progress and set CHAIF flag" name="" value="0x1" />
         <value caption="Interrupt 0 will abort any transfers in progress and set CHAIF flag" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Abort IRQ Enable bit" name="DCH4ECON__AIRQEN">
         <value caption="Channel transfer is aborted if an interrupt matching CHAIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHAIRQ is ignored and does not terminate a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Start IRQ Enable bit" name="DCH4ECON__SIRQEN">
         <value caption="Start channel cell transfer if an interrupt matching CHSIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHSIRQ is ignored and does not start a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Pattern Match Abort Enable bit" name="DCH4ECON__PATEN">
         <value caption="Abort transfer and clear CHEN on pattern match" name="" value="0x1" />
         <value caption="Pattern match is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Abort Transfer bit" name="DCH4ECON__CABORT">
         <value caption="A DMA transfer is aborted when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Forced Transfer bit" name="DCH4ECON__CFORCE">
         <value caption="A DMA transfer is forced to begin when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Start IRQ bits" name="DCH4ECON__CHSIRQ">
         <value caption="Interrupt 255 will initiate a DMA transfer" name="" value="0xff" />
         <value caption="Interrupt 1 will initiate a DMA transfer" name="" value="0x1" />
         <value caption="Interrupt 0 will initiate a DMA transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort IRQ bits" name="DCH4ECON__CHAIRQ">
         <value caption="Interrupt 255 will abort any transfers in progress and set CHAIF flag" name="" value="0xff" />
         <value caption="Interrupt 1 will abort any transfers in progress and set CHAIF flag" name="" value="0x1" />
         <value caption="Interrupt 0 will abort any transfers in progress and set CHAIF flag" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Abort IRQ Enable bit" name="DCH5ECON__AIRQEN">
         <value caption="Channel transfer is aborted if an interrupt matching CHAIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHAIRQ is ignored and does not terminate a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Start IRQ Enable bit" name="DCH5ECON__SIRQEN">
         <value caption="Start channel cell transfer if an interrupt matching CHSIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHSIRQ is ignored and does not start a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Pattern Match Abort Enable bit" name="DCH5ECON__PATEN">
         <value caption="Abort transfer and clear CHEN on pattern match" name="" value="0x1" />
         <value caption="Pattern match is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Abort Transfer bit" name="DCH5ECON__CABORT">
         <value caption="A DMA transfer is aborted when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Forced Transfer bit" name="DCH5ECON__CFORCE">
         <value caption="A DMA transfer is forced to begin when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Start IRQ bits" name="DCH5ECON__CHSIRQ">
         <value caption="Interrupt 255 will initiate a DMA transfer" name="" value="0xff" />
         <value caption="Interrupt 1 will initiate a DMA transfer" name="" value="0x1" />
         <value caption="Interrupt 0 will initiate a DMA transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort IRQ bits" name="DCH5ECON__CHAIRQ">
         <value caption="Interrupt 255 will abort any transfers in progress and set CHAIF flag" name="" value="0xff" />
         <value caption="Interrupt 1 will abort any transfers in progress and set CHAIF flag" name="" value="0x1" />
         <value caption="Interrupt 0 will abort any transfers in progress and set CHAIF flag" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Abort IRQ Enable bit" name="DCH6ECON__AIRQEN">
         <value caption="Channel transfer is aborted if an interrupt matching CHAIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHAIRQ is ignored and does not terminate a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Start IRQ Enable bit" name="DCH6ECON__SIRQEN">
         <value caption="Start channel cell transfer if an interrupt matching CHSIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHSIRQ is ignored and does not start a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Pattern Match Abort Enable bit" name="DCH6ECON__PATEN">
         <value caption="Abort transfer and clear CHEN on pattern match" name="" value="0x1" />
         <value caption="Pattern match is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Abort Transfer bit" name="DCH6ECON__CABORT">
         <value caption="A DMA transfer is aborted when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Forced Transfer bit" name="DCH6ECON__CFORCE">
         <value caption="A DMA transfer is forced to begin when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Start IRQ bits" name="DCH6ECON__CHSIRQ">
         <value caption="Interrupt 255 will initiate a DMA transfer" name="" value="0xff" />
         <value caption="Interrupt 1 will initiate a DMA transfer" name="" value="0x1" />
         <value caption="Interrupt 0 will initiate a DMA transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort IRQ bits" name="DCH6ECON__CHAIRQ">
         <value caption="Interrupt 255 will abort any transfers in progress and set CHAIF flag" name="" value="0xff" />
         <value caption="Interrupt 1 will abort any transfers in progress and set CHAIF flag" name="" value="0x1" />
         <value caption="Interrupt 0 will abort any transfers in progress and set CHAIF flag" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Abort IRQ Enable bit" name="DCH7ECON__AIRQEN">
         <value caption="Channel transfer is aborted if an interrupt matching CHAIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHAIRQ is ignored and does not terminate a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Start IRQ Enable bit" name="DCH7ECON__SIRQEN">
         <value caption="Start channel cell transfer if an interrupt matching CHSIRQ occurs" name="" value="0x1" />
         <value caption="Interrupt number CHSIRQ is ignored and does not start a transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Pattern Match Abort Enable bit" name="DCH7ECON__PATEN">
         <value caption="Abort transfer and clear CHEN on pattern match" name="" value="0x1" />
         <value caption="Pattern match is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Abort Transfer bit" name="DCH7ECON__CABORT">
         <value caption="A DMA transfer is aborted when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="DMA Forced Transfer bit" name="DCH7ECON__CFORCE">
         <value caption="A DMA transfer is forced to begin when this bit is written to a 1" name="" value="0x1" />
         <value caption="This bit always reads 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Start IRQ bits" name="DCH7ECON__CHSIRQ">
         <value caption="Interrupt 255 will initiate a DMA transfer" name="" value="0xff" />
         <value caption="Interrupt 1 will initiate a DMA transfer" name="" value="0x1" />
         <value caption="Interrupt 0 will initiate a DMA transfer" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort IRQ bits" name="DCH7ECON__CHAIRQ">
         <value caption="Interrupt 255 will abort any transfers in progress and set CHAIF flag" name="" value="0xff" />
         <value caption="Interrupt 1 will abort any transfers in progress and set CHAIF flag" name="" value="0x1" />
         <value caption="Interrupt 0 will abort any transfers in progress and set CHAIF flag" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Flag bit" name="DCH0INT__CHERIF">
         <value caption="A channel address error has been detected Either the source or the destination address is invalid." name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Flag bit" name="DCH0INT__CHTAIF">
         <value caption="An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Flag bit" name="DCH0INT__CHCCIF">
         <value caption="A cell transfer has been completed (CHCSIZ bytes have been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Flag bit" name="DCH0INT__CHBCIF">
         <value caption="A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Flag bit" name="DCH0INT__CHDHIF">
         <value caption="Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Flag bit" name="DCH0INT__CHDDIF">
         <value caption="Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Flag bit" name="DCH0INT__CHSHIF">
         <value caption="Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Flag bit" name="DCH0INT__CHSDIF">
         <value caption="Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Enable bit" name="DCH0INT__CHERIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Enable bit" name="DCH0INT__CHTAIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Enable bit" name="DCH0INT__CHCCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Enable bit" name="DCH0INT__CHBCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Enable bit" name="DCH0INT__CHDHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Enable bit" name="DCH0INT__CHDDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Enable bit" name="DCH0INT__CHSHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Enable bit" name="DCH0INT__CHSDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Flag bit" name="DCH1INT__CHERIF">
         <value caption="A channel address error has been detected Either the source or the destination address is invalid." name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Flag bit" name="DCH1INT__CHTAIF">
         <value caption="An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Flag bit" name="DCH1INT__CHCCIF">
         <value caption="A cell transfer has been completed (CHCSIZ bytes have been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Flag bit" name="DCH1INT__CHBCIF">
         <value caption="A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Flag bit" name="DCH1INT__CHDHIF">
         <value caption="Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Flag bit" name="DCH1INT__CHDDIF">
         <value caption="Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Flag bit" name="DCH1INT__CHSHIF">
         <value caption="Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Flag bit" name="DCH1INT__CHSDIF">
         <value caption="Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Enable bit" name="DCH1INT__CHERIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Enable bit" name="DCH1INT__CHTAIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Enable bit" name="DCH1INT__CHCCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Enable bit" name="DCH1INT__CHBCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Enable bit" name="DCH1INT__CHDHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Enable bit" name="DCH1INT__CHDDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Enable bit" name="DCH1INT__CHSHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Enable bit" name="DCH1INT__CHSDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Flag bit" name="DCH2INT__CHERIF">
         <value caption="A channel address error has been detected Either the source or the destination address is invalid." name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Flag bit" name="DCH2INT__CHTAIF">
         <value caption="An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Flag bit" name="DCH2INT__CHCCIF">
         <value caption="A cell transfer has been completed (CHCSIZ bytes have been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Flag bit" name="DCH2INT__CHBCIF">
         <value caption="A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Flag bit" name="DCH2INT__CHDHIF">
         <value caption="Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Flag bit" name="DCH2INT__CHDDIF">
         <value caption="Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Flag bit" name="DCH2INT__CHSHIF">
         <value caption="Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Flag bit" name="DCH2INT__CHSDIF">
         <value caption="Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Enable bit" name="DCH2INT__CHERIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Enable bit" name="DCH2INT__CHTAIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Enable bit" name="DCH2INT__CHCCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Enable bit" name="DCH2INT__CHBCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Enable bit" name="DCH2INT__CHDHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Enable bit" name="DCH2INT__CHDDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Enable bit" name="DCH2INT__CHSHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Enable bit" name="DCH2INT__CHSDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Flag bit" name="DCH3INT__CHERIF">
         <value caption="A channel address error has been detected Either the source or the destination address is invalid." name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Flag bit" name="DCH3INT__CHTAIF">
         <value caption="An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Flag bit" name="DCH3INT__CHCCIF">
         <value caption="A cell transfer has been completed (CHCSIZ bytes have been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Flag bit" name="DCH3INT__CHBCIF">
         <value caption="A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Flag bit" name="DCH3INT__CHDHIF">
         <value caption="Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Flag bit" name="DCH3INT__CHDDIF">
         <value caption="Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Flag bit" name="DCH3INT__CHSHIF">
         <value caption="Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Flag bit" name="DCH3INT__CHSDIF">
         <value caption="Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Enable bit" name="DCH3INT__CHERIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Enable bit" name="DCH3INT__CHTAIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Enable bit" name="DCH3INT__CHCCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Enable bit" name="DCH3INT__CHBCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Enable bit" name="DCH3INT__CHDHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Enable bit" name="DCH3INT__CHDDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Enable bit" name="DCH3INT__CHSHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Enable bit" name="DCH3INT__CHSDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Flag bit" name="DCH4INT__CHERIF">
         <value caption="A channel address error has been detected Either the source or the destination address is invalid." name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Flag bit" name="DCH4INT__CHTAIF">
         <value caption="An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Flag bit" name="DCH4INT__CHCCIF">
         <value caption="A cell transfer has been completed (CHCSIZ bytes have been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Flag bit" name="DCH4INT__CHBCIF">
         <value caption="A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Flag bit" name="DCH4INT__CHDHIF">
         <value caption="Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Flag bit" name="DCH4INT__CHDDIF">
         <value caption="Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Flag bit" name="DCH4INT__CHSHIF">
         <value caption="Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Flag bit" name="DCH4INT__CHSDIF">
         <value caption="Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Enable bit" name="DCH4INT__CHERIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Enable bit" name="DCH4INT__CHTAIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Enable bit" name="DCH4INT__CHCCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Enable bit" name="DCH4INT__CHBCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Enable bit" name="DCH4INT__CHDHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Enable bit" name="DCH4INT__CHDDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Enable bit" name="DCH4INT__CHSHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Enable bit" name="DCH4INT__CHSDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Flag bit" name="DCH5INT__CHERIF">
         <value caption="A channel address error has been detected Either the source or the destination address is invalid." name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Flag bit" name="DCH5INT__CHTAIF">
         <value caption="An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Flag bit" name="DCH5INT__CHCCIF">
         <value caption="A cell transfer has been completed (CHCSIZ bytes have been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Flag bit" name="DCH5INT__CHBCIF">
         <value caption="A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Flag bit" name="DCH5INT__CHDHIF">
         <value caption="Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Flag bit" name="DCH5INT__CHDDIF">
         <value caption="Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Flag bit" name="DCH5INT__CHSHIF">
         <value caption="Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Flag bit" name="DCH5INT__CHSDIF">
         <value caption="Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Enable bit" name="DCH5INT__CHERIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Enable bit" name="DCH5INT__CHTAIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Enable bit" name="DCH5INT__CHCCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Enable bit" name="DCH5INT__CHBCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Enable bit" name="DCH5INT__CHDHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Enable bit" name="DCH5INT__CHDDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Enable bit" name="DCH5INT__CHSHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Enable bit" name="DCH5INT__CHSDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Flag bit" name="DCH6INT__CHERIF">
         <value caption="A channel address error has been detected Either the source or the destination address is invalid." name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Flag bit" name="DCH6INT__CHTAIF">
         <value caption="An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Flag bit" name="DCH6INT__CHCCIF">
         <value caption="A cell transfer has been completed (CHCSIZ bytes have been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Flag bit" name="DCH6INT__CHBCIF">
         <value caption="A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Flag bit" name="DCH6INT__CHDHIF">
         <value caption="Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Flag bit" name="DCH6INT__CHDDIF">
         <value caption="Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Flag bit" name="DCH6INT__CHSHIF">
         <value caption="Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Flag bit" name="DCH6INT__CHSDIF">
         <value caption="Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Enable bit" name="DCH6INT__CHERIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Enable bit" name="DCH6INT__CHTAIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Enable bit" name="DCH6INT__CHCCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Enable bit" name="DCH6INT__CHBCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Enable bit" name="DCH6INT__CHDHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Enable bit" name="DCH6INT__CHDDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Enable bit" name="DCH6INT__CHSHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Enable bit" name="DCH6INT__CHSDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Flag bit" name="DCH7INT__CHERIF">
         <value caption="A channel address error has been detected Either the source or the destination address is invalid." name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Flag bit" name="DCH7INT__CHTAIF">
         <value caption="An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Flag bit" name="DCH7INT__CHCCIF">
         <value caption="A cell transfer has been completed (CHCSIZ bytes have been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Flag bit" name="DCH7INT__CHBCIF">
         <value caption="A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Flag bit" name="DCH7INT__CHDHIF">
         <value caption="Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Flag bit" name="DCH7INT__CHDDIF">
         <value caption="Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Flag bit" name="DCH7INT__CHSHIF">
         <value caption="Channel Source Pointer has reached midpoint of source (CHSPTR = CHSSIZ/2)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Flag bit" name="DCH7INT__CHSDIF">
         <value caption="Channel Source Pointer has reached end of source (CHSPTR = CHSSIZ)" name="" value="0x1" />
         <value caption="No interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Address Error Interrupt Enable bit" name="DCH7INT__CHERIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Transfer Abort Interrupt Enable bit" name="DCH7INT__CHTAIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Transfer Complete Interrupt Enable bit" name="DCH7INT__CHCCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Block Transfer Complete Interrupt Enable bit" name="DCH7INT__CHBCIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Half Full Interrupt Enable bit" name="DCH7INT__CHDHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Done Interrupt Enable bit" name="DCH7INT__CHDDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Half Empty Interrupt Enable bit" name="DCH7INT__CHSHIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Done Interrupt Enable bit" name="DCH7INT__CHSDIE">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Size bits" name="DCH0SSIZ__CHSSIZ">
         <value caption="2 byte source size" name="" value="0x2" />
         <value caption="1 byte source size" name="" value="0x1" />
         <value caption="65536 byte source size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Size bits" name="DCH1SSIZ__CHSSIZ">
         <value caption="2 byte source size" name="" value="0x2" />
         <value caption="1 byte source size" name="" value="0x1" />
         <value caption="65536 byte source size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Size bits" name="DCH2SSIZ__CHSSIZ">
         <value caption="2 byte source size" name="" value="0x2" />
         <value caption="1 byte source size" name="" value="0x1" />
         <value caption="65536 byte source size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Size bits" name="DCH3SSIZ__CHSSIZ">
         <value caption="2 byte source size" name="" value="0x2" />
         <value caption="1 byte source size" name="" value="0x1" />
         <value caption="65536 byte source size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Size bits" name="DCH4SSIZ__CHSSIZ">
         <value caption="2 byte source size" name="" value="0x2" />
         <value caption="1 byte source size" name="" value="0x1" />
         <value caption="65536 byte source size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Size bits" name="DCH5SSIZ__CHSSIZ">
         <value caption="2 byte source size" name="" value="0x2" />
         <value caption="1 byte source size" name="" value="0x1" />
         <value caption="65536 byte source size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Size bits" name="DCH6SSIZ__CHSSIZ">
         <value caption="2 byte source size" name="" value="0x2" />
         <value caption="1 byte source size" name="" value="0x1" />
         <value caption="65536 byte source size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Size bits" name="DCH7SSIZ__CHSSIZ">
         <value caption="2 byte source size" name="" value="0x2" />
         <value caption="1 byte source size" name="" value="0x1" />
         <value caption="65536 byte source size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Size bits" name="DCH0DSIZ__CHDSIZ">
         <value caption="2 byte destination size" name="" value="0x2" />
         <value caption="1 byte destination size" name="" value="0x1" />
         <value caption="65536 byte destination size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Size bits" name="DCH1DSIZ__CHDSIZ">
         <value caption="2 byte destination size" name="" value="0x2" />
         <value caption="1 byte destination size" name="" value="0x1" />
         <value caption="65536 byte destination size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Size bits" name="DCH2DSIZ__CHDSIZ">
         <value caption="2 byte destination size" name="" value="0x2" />
         <value caption="1 byte destination size" name="" value="0x1" />
         <value caption="65536 byte destination size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Size bits" name="DCH3DSIZ__CHDSIZ">
         <value caption="2 byte destination size" name="" value="0x2" />
         <value caption="1 byte destination size" name="" value="0x1" />
         <value caption="65536 byte destination size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Size bits" name="DCH4DSIZ__CHDSIZ">
         <value caption="2 byte destination size" name="" value="0x2" />
         <value caption="1 byte destination size" name="" value="0x1" />
         <value caption="65536 byte destination size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Size bits" name="DCH5DSIZ__CHDSIZ">
         <value caption="2 byte destination size" name="" value="0x2" />
         <value caption="1 byte destination size" name="" value="0x1" />
         <value caption="65536 byte destination size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Size bits" name="DCH6DSIZ__CHDSIZ">
         <value caption="2 byte destination size" name="" value="0x2" />
         <value caption="1 byte destination size" name="" value="0x1" />
         <value caption="65536 byte destination size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Size bits" name="DCH7DSIZ__CHDSIZ">
         <value caption="2 byte destination size" name="" value="0x2" />
         <value caption="1 byte destination size" name="" value="0x1" />
         <value caption="65536 byte destination size" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Pointer bits" name="DCH0SPTR__CHSPTR">
         <value caption="Points to byte 65535 of the source" name="" value="0xffff" />
         <value caption="Points to byte 1 of the source" name="" value="0x1" />
         <value caption="Points to byte 0 of the source" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Pointer bits" name="DCH1SPTR__CHSPTR">
         <value caption="Points to byte 65535 of the source" name="" value="0xffff" />
         <value caption="Points to byte 1 of the source" name="" value="0x1" />
         <value caption="Points to byte 0 of the source" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Pointer bits" name="DCH2SPTR__CHSPTR">
         <value caption="Points to byte 65535 of the source" name="" value="0xffff" />
         <value caption="Points to byte 1 of the source" name="" value="0x1" />
         <value caption="Points to byte 0 of the source" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Pointer bits" name="DCH3SPTR__CHSPTR">
         <value caption="Points to byte 65535 of the source" name="" value="0xffff" />
         <value caption="Points to byte 1 of the source" name="" value="0x1" />
         <value caption="Points to byte 0 of the source" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Pointer bits" name="DCH4SPTR__CHSPTR">
         <value caption="Points to byte 65535 of the source" name="" value="0xffff" />
         <value caption="Points to byte 1 of the source" name="" value="0x1" />
         <value caption="Points to byte 0 of the source" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Pointer bits" name="DCH5SPTR__CHSPTR">
         <value caption="Points to byte 65535 of the source" name="" value="0xffff" />
         <value caption="Points to byte 1 of the source" name="" value="0x1" />
         <value caption="Points to byte 0 of the source" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Pointer bits" name="DCH6SPTR__CHSPTR">
         <value caption="Points to byte 65535 of the source" name="" value="0xffff" />
         <value caption="Points to byte 1 of the source" name="" value="0x1" />
         <value caption="Points to byte 0 of the source" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Source Pointer bits" name="DCH7SPTR__CHSPTR">
         <value caption="Points to byte 65535 of the source" name="" value="0xffff" />
         <value caption="Points to byte 1 of the source" name="" value="0x1" />
         <value caption="Points to byte 0 of the source" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Pointer bits" name="DCH0DPTR__CHDPTR">
         <value caption="Points to byte 65535 of the destination" name="" value="0xffff" />
         <value caption="Points to byte 1 of the destination" name="" value="0x1" />
         <value caption="Points to byte 0 of the destination" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Pointer bits" name="DCH1DPTR__CHDPTR">
         <value caption="Points to byte 65535 of the destination" name="" value="0xffff" />
         <value caption="Points to byte 1 of the destination" name="" value="0x1" />
         <value caption="Points to byte 0 of the destination" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Pointer bits" name="DCH2DPTR__CHDPTR">
         <value caption="Points to byte 65535 of the destination" name="" value="0xffff" />
         <value caption="Points to byte 1 of the destination" name="" value="0x1" />
         <value caption="Points to byte 0 of the destination" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Pointer bits" name="DCH3DPTR__CHDPTR">
         <value caption="Points to byte 65535 of the destination" name="" value="0xffff" />
         <value caption="Points to byte 1 of the destination" name="" value="0x1" />
         <value caption="Points to byte 0 of the destination" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Pointer bits" name="DCH4DPTR__CHDPTR">
         <value caption="Points to byte 65535 of the destination" name="" value="0xffff" />
         <value caption="Points to byte 1 of the destination" name="" value="0x1" />
         <value caption="Points to byte 0 of the destination" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Pointer bits" name="DCH5DPTR__CHDPTR">
         <value caption="Points to byte 65535 of the destination" name="" value="0xffff" />
         <value caption="Points to byte 1 of the destination" name="" value="0x1" />
         <value caption="Points to byte 0 of the destination" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Pointer bits" name="DCH6DPTR__CHDPTR">
         <value caption="Points to byte 65535 of the destination" name="" value="0xffff" />
         <value caption="Points to byte 1 of the destination" name="" value="0x1" />
         <value caption="Points to byte 0 of the destination" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Destination Pointer bits" name="DCH7DPTR__CHDPTR">
         <value caption="Points to byte 65535 of the destination" name="" value="0xffff" />
         <value caption="Points to byte 1 of the destination" name="" value="0x1" />
         <value caption="Points to byte 0 of the destination" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell-Size bits" name="DCH0CSIZ__CHCSIZ">
         <value caption="65535 bytes transferred on an event" name="" value="0xffff" />
         <value caption="2 bytes transferred on an event" name="" value="0x2" />
         <value caption="1 byte transferred on an event" name="" value="0x1" />
         <value caption="65536 bytes transferred on an event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell-Size bits" name="DCH1CSIZ__CHCSIZ">
         <value caption="65535 bytes transferred on an event" name="" value="0xffff" />
         <value caption="2 bytes transferred on an event" name="" value="0x2" />
         <value caption="1 byte transferred on an event" name="" value="0x1" />
         <value caption="65536 bytes transferred on an event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell-Size bits" name="DCH2CSIZ__CHCSIZ">
         <value caption="65535 bytes transferred on an event" name="" value="0xffff" />
         <value caption="2 bytes transferred on an event" name="" value="0x2" />
         <value caption="1 byte transferred on an event" name="" value="0x1" />
         <value caption="65536 bytes transferred on an event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell-Size bits" name="DCH3CSIZ__CHCSIZ">
         <value caption="65535 bytes transferred on an event" name="" value="0xffff" />
         <value caption="2 bytes transferred on an event" name="" value="0x2" />
         <value caption="1 byte transferred on an event" name="" value="0x1" />
         <value caption="65536 bytes transferred on an event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell-Size bits" name="DCH4CSIZ__CHCSIZ">
         <value caption="65535 bytes transferred on an event" name="" value="0xffff" />
         <value caption="2 bytes transferred on an event" name="" value="0x2" />
         <value caption="1 byte transferred on an event" name="" value="0x1" />
         <value caption="65536 bytes transferred on an event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell-Size bits" name="DCH5CSIZ__CHCSIZ">
         <value caption="65535 bytes transferred on an event" name="" value="0xffff" />
         <value caption="2 bytes transferred on an event" name="" value="0x2" />
         <value caption="1 byte transferred on an event" name="" value="0x1" />
         <value caption="65536 bytes transferred on an event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell-Size bits" name="DCH6CSIZ__CHCSIZ">
         <value caption="65535 bytes transferred on an event" name="" value="0xffff" />
         <value caption="2 bytes transferred on an event" name="" value="0x2" />
         <value caption="1 byte transferred on an event" name="" value="0x1" />
         <value caption="65536 bytes transferred on an event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell-Size bits" name="DCH7CSIZ__CHCSIZ">
         <value caption="65535 bytes transferred on an event" name="" value="0xffff" />
         <value caption="2 bytes transferred on an event" name="" value="0x2" />
         <value caption="1 byte transferred on an event" name="" value="0x1" />
         <value caption="65536 bytes transferred on an event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Progress Pointer bits" name="DCH0CPTR__CHCPTR">
         <value caption="65535 bytes have been transferred since the last event" name="" value="0xffff" />
         <value caption="1 byte has been transferred since the last event" name="" value="0x1" />
         <value caption="0 bytes have been transferred since the last event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Progress Pointer bits" name="DCH1CPTR__CHCPTR">
         <value caption="65535 bytes have been transferred since the last event" name="" value="0xffff" />
         <value caption="1 byte has been transferred since the last event" name="" value="0x1" />
         <value caption="0 bytes have been transferred since the last event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Progress Pointer bits" name="DCH2CPTR__CHCPTR">
         <value caption="65535 bytes have been transferred since the last event" name="" value="0xffff" />
         <value caption="1 byte has been transferred since the last event" name="" value="0x1" />
         <value caption="0 bytes have been transferred since the last event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Progress Pointer bits" name="DCH3CPTR__CHCPTR">
         <value caption="65535 bytes have been transferred since the last event" name="" value="0xffff" />
         <value caption="1 byte has been transferred since the last event" name="" value="0x1" />
         <value caption="0 bytes have been transferred since the last event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Progress Pointer bits" name="DCH4CPTR__CHCPTR">
         <value caption="65535 bytes have been transferred since the last event" name="" value="0xffff" />
         <value caption="1 byte has been transferred since the last event" name="" value="0x1" />
         <value caption="0 bytes have been transferred since the last event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Progress Pointer bits" name="DCH5CPTR__CHCPTR">
         <value caption="65535 bytes have been transferred since the last event" name="" value="0xffff" />
         <value caption="1 byte has been transferred since the last event" name="" value="0x1" />
         <value caption="0 bytes have been transferred since the last event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Progress Pointer bits" name="DCH6CPTR__CHCPTR">
         <value caption="65535 bytes have been transferred since the last event" name="" value="0xffff" />
         <value caption="1 byte has been transferred since the last event" name="" value="0x1" />
         <value caption="0 bytes have been transferred since the last event" name="" value="0x0" />
      </value-group>
      <value-group caption="Channel Cell Progress Pointer bits" name="DCH7CPTR__CHCPTR">
         <value caption="65535 bytes have been transferred since the last event" name="" value="0xffff" />
         <value caption="1 byte has been transferred since the last event" name="" value="0x1" />
         <value caption="0 bytes have been transferred since the last event" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="01520" name="DMT" version="1">
      <register-group name="DMT">
         <register caption="Deadman Timer Control Register" name="DMTCON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Deadman Timer Module Enable bit" mask="0x00008000" name="ON" values="DMTCON__ON" />
         </register>
         <register caption="Deadman Timer Preclear Register" name="DMTPRECLR" offset="0x10" rw="RW" size="4">
            <bitfield caption="Preclear Enable bits" mask="0x0000FF00" name="STEP1" values="DMTPRECLR__STEP1" />
         </register>
         <register caption="Deadman Timer Clear Register" name="DMTCLR" offset="0x20" rw="RW" size="4">
            <bitfield caption="Clear Timer bits" mask="0x000000FF" name="STEP2" values="DMTCLR__STEP2" />
         </register>
         <register caption="Deadman Timer Status Register" name="DMTSTAT" offset="0x30" rw="R" size="4">
            <bitfield caption="Deadman Timer Clear Window bit" mask="0x00000001" name="WINOPN" values="DMTSTAT__WINOPN" />
            <bitfield caption="Deadman Timer Event bit" mask="0x00000020" name="DMTEVENT" values="DMTSTAT__DMTEVENT" />
            <bitfield caption="Bad STEP2 Value Detect bit" mask="0x000000C0" name="BAD" values="DMTSTAT__BAD" />
         </register>
         <register caption="Deadman Timer Count Register" name="DMTCNT" offset="0x40" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="COUNTER" />
         </register>
         <register caption="Post Status Configure DMT Count Status Register" name="DMTPSCNT" offset="0x60" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="PSCNT" />
         </register>
         <register caption="Post Status Configure DMT Interval Status Register" name="DMTPSINTV" offset="0x70" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="PSINTV" />
         </register>
      </register-group>
      <value-group caption="Deadman Timer Module Enable bit" name="DMTCON__ON">
         <value caption="Deadman Timer module is enabled" name="" value="0x1" />
         <value caption="Deadman Timer module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Preclear Enable bits" name="DMTPRECLR__STEP1">
         <value caption="Enables the Deadman Timer Preclear (Step 1)" name="" value="0x40" />
      </value-group>
      <value-group caption="Clear Timer bits" name="DMTCLR__STEP2">
         <value caption="Clears STEP1" name="" value="0x8" />
      </value-group>
      <value-group caption="Deadman Timer Clear Window bit" name="DMTSTAT__WINOPN">
         <value caption="Deadman timer clear window is open" name="" value="0x1" />
         <value caption="Deadman timer clear window is not open" name="" value="0x0" />
      </value-group>
      <value-group caption="Deadman Timer Event bit" name="DMTSTAT__DMTEVENT">
         <value caption="Deadman timer event was detected (counter expired or bad STEP1 or STEP2 value was entered prior to counter increment)" name="" value="0x1" />
         <value caption="Deadman timer even was not detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Bad STEP1/2 Value Detect bits" name="DMTSTAT__BAD">
         <value caption="Incorrect STEP1 value was detected/Incorrect STEP2 value was detected" name="" value="0x3" />
         <value caption="Incorrect STEP1 value was detected/Incorrect STEP2 value was not detected" name="" value="0x2" />
         <value caption="Incorrect STEP1 value was not detected/Incorrect STEP2 value was detected" name="" value="0x1" />
         <value caption="Incorrect STEP1 value was not detected/Incorrect STEP2 value was not detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Bad STEP1 Value Detect bit" name="DMTSTAT__BAD1">
         <value caption="Incorrect STEP1 value was detected" name="" value="0x1" />
         <value caption="Incorrect STEP1 value was not detected" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="02467" name="GPIO" version="1">
      <register-group name="GPIO">
         <register caption="" name="ANSELA" offset="0x0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ANSELA" />
            <bitfield mask="0x00000002" name="ANSELA" />
            <bitfield mask="0x00000004" name="ANSELA" />
            <bitfield mask="0x00000008" name="ANSELA" />
            <bitfield mask="0x00000010" name="ANSELA" />
            <bitfield mask="0x00000020" name="ANSELA" />
            <bitfield mask="0x00000040" name="ANSELA" />
            <bitfield mask="0x00000080" name="ANSELA" />
            <bitfield mask="0x00000100" name="ANSELA" />
            <bitfield mask="0x00000200" name="ANSELA" />
            <bitfield mask="0x00000400" name="ANSELA" />
            <bitfield mask="0x00000800" name="ANSELA" />
            <bitfield mask="0x00001000" name="ANSELA" />
            <bitfield mask="0x00002000" name="ANSELA" />
            <bitfield mask="0x00004000" name="ANSELA" />
            <bitfield mask="0x00008000" name="ANSELA" />
         </register>
         <register caption="" name="ANSELB" offset="0x100" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ANSELB" />
            <bitfield mask="0x00000002" name="ANSELB" />
            <bitfield mask="0x00000004" name="ANSELB" />
            <bitfield mask="0x00000008" name="ANSELB" />
            <bitfield mask="0x00000010" name="ANSELB" />
            <bitfield mask="0x00000020" name="ANSELB" />
            <bitfield mask="0x00000040" name="ANSELB" />
            <bitfield mask="0x00000080" name="ANSELB" />
            <bitfield mask="0x00000100" name="ANSELB" />
            <bitfield mask="0x00000200" name="ANSELB" />
            <bitfield mask="0x00000400" name="ANSELB" />
            <bitfield mask="0x00000800" name="ANSELB" />
            <bitfield mask="0x00001000" name="ANSELB" />
            <bitfield mask="0x00002000" name="ANSELB" />
            <bitfield mask="0x00004000" name="ANSELB" />
            <bitfield mask="0x00008000" name="ANSELB" />
         </register>
         <register caption="" name="ANSELC" offset="0x200" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ANSELC" />
            <bitfield mask="0x00000002" name="ANSELC" />
            <bitfield mask="0x00000004" name="ANSELC" />
            <bitfield mask="0x00000008" name="ANSELC" />
            <bitfield mask="0x00000010" name="ANSELC" />
            <bitfield mask="0x00000020" name="ANSELC" />
            <bitfield mask="0x00000040" name="ANSELC" />
            <bitfield mask="0x00000080" name="ANSELC" />
            <bitfield mask="0x00000100" name="ANSELC" />
            <bitfield mask="0x00000200" name="ANSELC" />
            <bitfield mask="0x00000400" name="ANSELC" />
            <bitfield mask="0x00000800" name="ANSELC" />
            <bitfield mask="0x00001000" name="ANSELC" />
            <bitfield mask="0x00002000" name="ANSELC" />
            <bitfield mask="0x00004000" name="ANSELC" />
            <bitfield mask="0x00008000" name="ANSELC" />
         </register>
         <register caption="" name="ANSELE" offset="0x400" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ANSELE" />
            <bitfield mask="0x00000002" name="ANSELE" />
            <bitfield mask="0x00000004" name="ANSELE" />
            <bitfield mask="0x00000008" name="ANSELE" />
            <bitfield mask="0x00000010" name="ANSELE" />
            <bitfield mask="0x00000020" name="ANSELE" />
            <bitfield mask="0x00000040" name="ANSELE" />
            <bitfield mask="0x00000080" name="ANSELE" />
            <bitfield mask="0x00000100" name="ANSELE" />
            <bitfield mask="0x00000200" name="ANSELE" />
            <bitfield mask="0x00000400" name="ANSELE" />
            <bitfield mask="0x00000800" name="ANSELE" />
            <bitfield mask="0x00001000" name="ANSELE" />
            <bitfield mask="0x00002000" name="ANSELE" />
            <bitfield mask="0x00004000" name="ANSELE" />
            <bitfield mask="0x00008000" name="ANSELE" />
         </register>
         <register caption="" name="ANSELG" offset="0x600" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ANSELG" />
            <bitfield mask="0x00000002" name="ANSELG" />
            <bitfield mask="0x00000004" name="ANSELG" />
            <bitfield mask="0x00000008" name="ANSELG" />
            <bitfield mask="0x00000010" name="ANSELG" />
            <bitfield mask="0x00000020" name="ANSELG" />
            <bitfield mask="0x00000040" name="ANSELG" />
            <bitfield mask="0x00000080" name="ANSELG" />
            <bitfield mask="0x00000100" name="ANSELG" />
            <bitfield mask="0x00000200" name="ANSELG" />
            <bitfield mask="0x00000400" name="ANSELG" />
            <bitfield mask="0x00000800" name="ANSELG" />
            <bitfield mask="0x00001000" name="ANSELG" />
            <bitfield mask="0x00002000" name="ANSELG" />
            <bitfield mask="0x00004000" name="ANSELG" />
            <bitfield mask="0x00008000" name="ANSELG" />
         </register>
         <register caption="" name="TRISA" offset="0x10" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TRISA" />
            <bitfield mask="0x00000002" name="TRISA" />
            <bitfield mask="0x00000004" name="TRISA" />
            <bitfield mask="0x00000008" name="TRISA" />
            <bitfield mask="0x00000010" name="TRISA" />
            <bitfield mask="0x00000020" name="TRISA" />
            <bitfield mask="0x00000040" name="TRISA" />
            <bitfield mask="0x00000080" name="TRISA" />
            <bitfield mask="0x00000100" name="TRISA" />
            <bitfield mask="0x00000200" name="TRISA" />
            <bitfield mask="0x00000400" name="TRISA" />
            <bitfield mask="0x00000800" name="TRISA" />
            <bitfield mask="0x00001000" name="TRISA" />
            <bitfield mask="0x00002000" name="TRISA" />
            <bitfield mask="0x00004000" name="TRISA" />
            <bitfield mask="0x00008000" name="TRISA" />
         </register>
         <register caption="" name="TRISB" offset="0x110" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TRISB" />
            <bitfield mask="0x00000002" name="TRISB" />
            <bitfield mask="0x00000004" name="TRISB" />
            <bitfield mask="0x00000008" name="TRISB" />
            <bitfield mask="0x00000010" name="TRISB" />
            <bitfield mask="0x00000020" name="TRISB" />
            <bitfield mask="0x00000040" name="TRISB" />
            <bitfield mask="0x00000080" name="TRISB" />
            <bitfield mask="0x00000100" name="TRISB" />
            <bitfield mask="0x00000200" name="TRISB" />
            <bitfield mask="0x00000400" name="TRISB" />
            <bitfield mask="0x00000800" name="TRISB" />
            <bitfield mask="0x00001000" name="TRISB" />
            <bitfield mask="0x00002000" name="TRISB" />
            <bitfield mask="0x00004000" name="TRISB" />
            <bitfield mask="0x00008000" name="TRISB" />
         </register>
         <register caption="" name="TRISC" offset="0x210" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TRISC" />
            <bitfield mask="0x00000002" name="TRISC" />
            <bitfield mask="0x00000004" name="TRISC" />
            <bitfield mask="0x00000008" name="TRISC" />
            <bitfield mask="0x00000010" name="TRISC" />
            <bitfield mask="0x00000020" name="TRISC" />
            <bitfield mask="0x00000040" name="TRISC" />
            <bitfield mask="0x00000080" name="TRISC" />
            <bitfield mask="0x00000100" name="TRISC" />
            <bitfield mask="0x00000200" name="TRISC" />
            <bitfield mask="0x00000400" name="TRISC" />
            <bitfield mask="0x00000800" name="TRISC" />
            <bitfield mask="0x00001000" name="TRISC" />
            <bitfield mask="0x00002000" name="TRISC" />
            <bitfield mask="0x00004000" name="TRISC" />
            <bitfield mask="0x00008000" name="TRISC" />
         </register>
         <register caption="" name="TRISD" offset="0x310" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TRISD" />
            <bitfield mask="0x00000002" name="TRISD" />
            <bitfield mask="0x00000004" name="TRISD" />
            <bitfield mask="0x00000008" name="TRISD" />
            <bitfield mask="0x00000010" name="TRISD" />
            <bitfield mask="0x00000020" name="TRISD" />
            <bitfield mask="0x00000040" name="TRISD" />
            <bitfield mask="0x00000080" name="TRISD" />
            <bitfield mask="0x00000100" name="TRISD" />
            <bitfield mask="0x00000200" name="TRISD" />
            <bitfield mask="0x00000400" name="TRISD" />
            <bitfield mask="0x00000800" name="TRISD" />
            <bitfield mask="0x00001000" name="TRISD" />
            <bitfield mask="0x00002000" name="TRISD" />
            <bitfield mask="0x00004000" name="TRISD" />
            <bitfield mask="0x00008000" name="TRISD" />
         </register>
         <register caption="" name="TRISE" offset="0x410" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TRISE" />
            <bitfield mask="0x00000002" name="TRISE" />
            <bitfield mask="0x00000004" name="TRISE" />
            <bitfield mask="0x00000008" name="TRISE" />
            <bitfield mask="0x00000010" name="TRISE" />
            <bitfield mask="0x00000020" name="TRISE" />
            <bitfield mask="0x00000040" name="TRISE" />
            <bitfield mask="0x00000080" name="TRISE" />
            <bitfield mask="0x00000100" name="TRISE" />
            <bitfield mask="0x00000200" name="TRISE" />
            <bitfield mask="0x00000400" name="TRISE" />
            <bitfield mask="0x00000800" name="TRISE" />
            <bitfield mask="0x00001000" name="TRISE" />
            <bitfield mask="0x00002000" name="TRISE" />
            <bitfield mask="0x00004000" name="TRISE" />
            <bitfield mask="0x00008000" name="TRISE" />
         </register>
         <register caption="" name="TRISF" offset="0x510" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TRISF" />
            <bitfield mask="0x00000002" name="TRISF" />
            <bitfield mask="0x00000004" name="TRISF" />
            <bitfield mask="0x00000008" name="TRISF" />
            <bitfield mask="0x00000010" name="TRISF" />
            <bitfield mask="0x00000020" name="TRISF" />
            <bitfield mask="0x00000040" name="TRISF" />
            <bitfield mask="0x00000080" name="TRISF" />
            <bitfield mask="0x00000100" name="TRISF" />
            <bitfield mask="0x00000200" name="TRISF" />
            <bitfield mask="0x00000400" name="TRISF" />
            <bitfield mask="0x00000800" name="TRISF" />
            <bitfield mask="0x00001000" name="TRISF" />
            <bitfield mask="0x00002000" name="TRISF" />
            <bitfield mask="0x00004000" name="TRISF" />
            <bitfield mask="0x00008000" name="TRISF" />
         </register>
         <register caption="" name="TRISG" offset="0x610" rw="RW" size="4">
            <bitfield mask="0x00000001" name="TRISG" />
            <bitfield mask="0x00000002" name="TRISG" />
            <bitfield mask="0x00000004" name="TRISG" />
            <bitfield mask="0x00000008" name="TRISG" />
            <bitfield mask="0x00000010" name="TRISG" />
            <bitfield mask="0x00000020" name="TRISG" />
            <bitfield mask="0x00000040" name="TRISG" />
            <bitfield mask="0x00000080" name="TRISG" />
            <bitfield mask="0x00000100" name="TRISG" />
            <bitfield mask="0x00000200" name="TRISG" />
            <bitfield mask="0x00000400" name="TRISG" />
            <bitfield mask="0x00000800" name="TRISG" />
            <bitfield mask="0x00001000" name="TRISG" />
            <bitfield mask="0x00002000" name="TRISG" />
            <bitfield mask="0x00004000" name="TRISG" />
            <bitfield mask="0x00008000" name="TRISG" />
         </register>
         <register caption="" name="PORTA" offset="0x20" rw="RW" size="4">
            <bitfield mask="0x00000001" name="PORTA" />
            <bitfield mask="0x00000002" name="PORTA" />
            <bitfield mask="0x00000004" name="PORTA" />
            <bitfield mask="0x00000008" name="PORTA" />
            <bitfield mask="0x00000010" name="PORTA" />
            <bitfield mask="0x00000020" name="PORTA" />
            <bitfield mask="0x00000040" name="PORTA" />
            <bitfield mask="0x00000080" name="PORTA" />
            <bitfield mask="0x00000100" name="PORTA" />
            <bitfield mask="0x00000200" name="PORTA" />
            <bitfield mask="0x00000400" name="PORTA" />
            <bitfield mask="0x00000800" name="PORTA" />
            <bitfield mask="0x00001000" name="PORTA" />
            <bitfield mask="0x00002000" name="PORTA" />
            <bitfield mask="0x00004000" name="PORTA" />
            <bitfield mask="0x00008000" name="PORTA" />
         </register>
         <register caption="" name="PORTB" offset="0x120" rw="RW" size="4">
            <bitfield mask="0x00000001" name="PORTB" />
            <bitfield mask="0x00000002" name="PORTB" />
            <bitfield mask="0x00000004" name="PORTB" />
            <bitfield mask="0x00000008" name="PORTB" />
            <bitfield mask="0x00000010" name="PORTB" />
            <bitfield mask="0x00000020" name="PORTB" />
            <bitfield mask="0x00000040" name="PORTB" />
            <bitfield mask="0x00000080" name="PORTB" />
            <bitfield mask="0x00000100" name="PORTB" />
            <bitfield mask="0x00000200" name="PORTB" />
            <bitfield mask="0x00000400" name="PORTB" />
            <bitfield mask="0x00000800" name="PORTB" />
            <bitfield mask="0x00001000" name="PORTB" />
            <bitfield mask="0x00002000" name="PORTB" />
            <bitfield mask="0x00004000" name="PORTB" />
            <bitfield mask="0x00008000" name="PORTB" />
         </register>
         <register caption="" name="PORTC" offset="0x220" rw="RW" size="4">
            <bitfield mask="0x00000001" name="PORTC" />
            <bitfield mask="0x00000002" name="PORTC" />
            <bitfield mask="0x00000004" name="PORTC" />
            <bitfield mask="0x00000008" name="PORTC" />
            <bitfield mask="0x00000010" name="PORTC" />
            <bitfield mask="0x00000020" name="PORTC" />
            <bitfield mask="0x00000040" name="PORTC" />
            <bitfield mask="0x00000080" name="PORTC" />
            <bitfield mask="0x00000100" name="PORTC" />
            <bitfield mask="0x00000200" name="PORTC" />
            <bitfield mask="0x00000400" name="PORTC" />
            <bitfield mask="0x00000800" name="PORTC" />
            <bitfield mask="0x00001000" name="PORTC" />
            <bitfield mask="0x00002000" name="PORTC" />
            <bitfield mask="0x00004000" name="PORTC" />
            <bitfield mask="0x00008000" name="PORTC" />
         </register>
         <register caption="" name="PORTD" offset="0x320" rw="RW" size="4">
            <bitfield mask="0x00000001" name="PORTD" />
            <bitfield mask="0x00000002" name="PORTD" />
            <bitfield mask="0x00000004" name="PORTD" />
            <bitfield mask="0x00000008" name="PORTD" />
            <bitfield mask="0x00000010" name="PORTD" />
            <bitfield mask="0x00000020" name="PORTD" />
            <bitfield mask="0x00000040" name="PORTD" />
            <bitfield mask="0x00000080" name="PORTD" />
            <bitfield mask="0x00000100" name="PORTD" />
            <bitfield mask="0x00000200" name="PORTD" />
            <bitfield mask="0x00000400" name="PORTD" />
            <bitfield mask="0x00000800" name="PORTD" />
            <bitfield mask="0x00001000" name="PORTD" />
            <bitfield mask="0x00002000" name="PORTD" />
            <bitfield mask="0x00004000" name="PORTD" />
            <bitfield mask="0x00008000" name="PORTD" />
         </register>
         <register caption="" name="PORTE" offset="0x420" rw="RW" size="4">
            <bitfield mask="0x00000001" name="PORTE" />
            <bitfield mask="0x00000002" name="PORTE" />
            <bitfield mask="0x00000004" name="PORTE" />
            <bitfield mask="0x00000008" name="PORTE" />
            <bitfield mask="0x00000010" name="PORTE" />
            <bitfield mask="0x00000020" name="PORTE" />
            <bitfield mask="0x00000040" name="PORTE" />
            <bitfield mask="0x00000080" name="PORTE" />
            <bitfield mask="0x00000100" name="PORTE" />
            <bitfield mask="0x00000200" name="PORTE" />
            <bitfield mask="0x00000400" name="PORTE" />
            <bitfield mask="0x00000800" name="PORTE" />
            <bitfield mask="0x00001000" name="PORTE" />
            <bitfield mask="0x00002000" name="PORTE" />
            <bitfield mask="0x00004000" name="PORTE" />
            <bitfield mask="0x00008000" name="PORTE" />
         </register>
         <register caption="" name="PORTF" offset="0x520" rw="RW" size="4">
            <bitfield mask="0x00000001" name="PORTF" />
            <bitfield mask="0x00000002" name="PORTF" />
            <bitfield mask="0x00000004" name="PORTF" />
            <bitfield mask="0x00000008" name="PORTF" />
            <bitfield mask="0x00000010" name="PORTF" />
            <bitfield mask="0x00000020" name="PORTF" />
            <bitfield mask="0x00000040" name="PORTF" />
            <bitfield mask="0x00000080" name="PORTF" />
            <bitfield mask="0x00000100" name="PORTF" />
            <bitfield mask="0x00000200" name="PORTF" />
            <bitfield mask="0x00000400" name="PORTF" />
            <bitfield mask="0x00000800" name="PORTF" />
            <bitfield mask="0x00001000" name="PORTF" />
            <bitfield mask="0x00002000" name="PORTF" />
            <bitfield mask="0x00004000" name="PORTF" />
            <bitfield mask="0x00008000" name="PORTF" />
         </register>
         <register caption="" name="PORTG" offset="0x620" rw="RW" size="4">
            <bitfield mask="0x00000001" name="PORTG" />
            <bitfield mask="0x00000002" name="PORTG" />
            <bitfield mask="0x00000004" name="PORTG" />
            <bitfield mask="0x00000008" name="PORTG" />
            <bitfield mask="0x00000010" name="PORTG" />
            <bitfield mask="0x00000020" name="PORTG" />
            <bitfield mask="0x00000040" name="PORTG" />
            <bitfield mask="0x00000080" name="PORTG" />
            <bitfield mask="0x00000100" name="PORTG" />
            <bitfield mask="0x00000200" name="PORTG" />
            <bitfield mask="0x00000400" name="PORTG" />
            <bitfield mask="0x00000800" name="PORTG" />
            <bitfield mask="0x00001000" name="PORTG" />
            <bitfield mask="0x00002000" name="PORTG" />
            <bitfield mask="0x00004000" name="PORTG" />
            <bitfield mask="0x00008000" name="PORTG" />
         </register>
         <register caption="" name="LATA" offset="0x30" rw="RW" size="4">
            <bitfield mask="0x00000001" name="LATA" />
            <bitfield mask="0x00000002" name="LATA" />
            <bitfield mask="0x00000004" name="LATA" />
            <bitfield mask="0x00000008" name="LATA" />
            <bitfield mask="0x00000010" name="LATA" />
            <bitfield mask="0x00000020" name="LATA" />
            <bitfield mask="0x00000040" name="LATA" />
            <bitfield mask="0x00000080" name="LATA" />
            <bitfield mask="0x00000100" name="LATA" />
            <bitfield mask="0x00000200" name="LATA" />
            <bitfield mask="0x00000400" name="LATA" />
            <bitfield mask="0x00000800" name="LATA" />
            <bitfield mask="0x00001000" name="LATA" />
            <bitfield mask="0x00002000" name="LATA" />
            <bitfield mask="0x00004000" name="LATA" />
            <bitfield mask="0x00008000" name="LATA" />
         </register>
         <register caption="" name="LATB" offset="0x130" rw="RW" size="4">
            <bitfield mask="0x00000001" name="LATB" />
            <bitfield mask="0x00000002" name="LATB" />
            <bitfield mask="0x00000004" name="LATB" />
            <bitfield mask="0x00000008" name="LATB" />
            <bitfield mask="0x00000010" name="LATB" />
            <bitfield mask="0x00000020" name="LATB" />
            <bitfield mask="0x00000040" name="LATB" />
            <bitfield mask="0x00000080" name="LATB" />
            <bitfield mask="0x00000100" name="LATB" />
            <bitfield mask="0x00000200" name="LATB" />
            <bitfield mask="0x00000400" name="LATB" />
            <bitfield mask="0x00000800" name="LATB" />
            <bitfield mask="0x00001000" name="LATB" />
            <bitfield mask="0x00002000" name="LATB" />
            <bitfield mask="0x00004000" name="LATB" />
            <bitfield mask="0x00008000" name="LATB" />
         </register>
         <register caption="" name="LATC" offset="0x230" rw="RW" size="4">
            <bitfield mask="0x00000001" name="LATC" />
            <bitfield mask="0x00000002" name="LATC" />
            <bitfield mask="0x00000004" name="LATC" />
            <bitfield mask="0x00000008" name="LATC" />
            <bitfield mask="0x00000010" name="LATC" />
            <bitfield mask="0x00000020" name="LATC" />
            <bitfield mask="0x00000040" name="LATC" />
            <bitfield mask="0x00000080" name="LATC" />
            <bitfield mask="0x00000100" name="LATC" />
            <bitfield mask="0x00000200" name="LATC" />
            <bitfield mask="0x00000400" name="LATC" />
            <bitfield mask="0x00000800" name="LATC" />
            <bitfield mask="0x00001000" name="LATC" />
            <bitfield mask="0x00002000" name="LATC" />
            <bitfield mask="0x00004000" name="LATC" />
            <bitfield mask="0x00008000" name="LATC" />
         </register>
         <register caption="" name="LATD" offset="0x330" rw="RW" size="4">
            <bitfield mask="0x00000001" name="LATD" />
            <bitfield mask="0x00000002" name="LATD" />
            <bitfield mask="0x00000004" name="LATD" />
            <bitfield mask="0x00000008" name="LATD" />
            <bitfield mask="0x00000010" name="LATD" />
            <bitfield mask="0x00000020" name="LATD" />
            <bitfield mask="0x00000040" name="LATD" />
            <bitfield mask="0x00000080" name="LATD" />
            <bitfield mask="0x00000100" name="LATD" />
            <bitfield mask="0x00000200" name="LATD" />
            <bitfield mask="0x00000400" name="LATD" />
            <bitfield mask="0x00000800" name="LATD" />
            <bitfield mask="0x00001000" name="LATD" />
            <bitfield mask="0x00002000" name="LATD" />
            <bitfield mask="0x00004000" name="LATD" />
            <bitfield mask="0x00008000" name="LATD" />
         </register>
         <register caption="" name="LATE" offset="0x430" rw="RW" size="4">
            <bitfield mask="0x00000001" name="LATE" />
            <bitfield mask="0x00000002" name="LATE" />
            <bitfield mask="0x00000004" name="LATE" />
            <bitfield mask="0x00000008" name="LATE" />
            <bitfield mask="0x00000010" name="LATE" />
            <bitfield mask="0x00000020" name="LATE" />
            <bitfield mask="0x00000040" name="LATE" />
            <bitfield mask="0x00000080" name="LATE" />
            <bitfield mask="0x00000100" name="LATE" />
            <bitfield mask="0x00000200" name="LATE" />
            <bitfield mask="0x00000400" name="LATE" />
            <bitfield mask="0x00000800" name="LATE" />
            <bitfield mask="0x00001000" name="LATE" />
            <bitfield mask="0x00002000" name="LATE" />
            <bitfield mask="0x00004000" name="LATE" />
            <bitfield mask="0x00008000" name="LATE" />
         </register>
         <register caption="" name="LATF" offset="0x530" rw="RW" size="4">
            <bitfield mask="0x00000001" name="LATF" />
            <bitfield mask="0x00000002" name="LATF" />
            <bitfield mask="0x00000004" name="LATF" />
            <bitfield mask="0x00000008" name="LATF" />
            <bitfield mask="0x00000010" name="LATF" />
            <bitfield mask="0x00000020" name="LATF" />
            <bitfield mask="0x00000040" name="LATF" />
            <bitfield mask="0x00000080" name="LATF" />
            <bitfield mask="0x00000100" name="LATF" />
            <bitfield mask="0x00000200" name="LATF" />
            <bitfield mask="0x00000400" name="LATF" />
            <bitfield mask="0x00000800" name="LATF" />
            <bitfield mask="0x00001000" name="LATF" />
            <bitfield mask="0x00002000" name="LATF" />
            <bitfield mask="0x00004000" name="LATF" />
            <bitfield mask="0x00008000" name="LATF" />
         </register>
         <register caption="" name="LATG" offset="0x630" rw="RW" size="4">
            <bitfield mask="0x00000001" name="LATG" />
            <bitfield mask="0x00000002" name="LATG" />
            <bitfield mask="0x00000004" name="LATG" />
            <bitfield mask="0x00000008" name="LATG" />
            <bitfield mask="0x00000010" name="LATG" />
            <bitfield mask="0x00000020" name="LATG" />
            <bitfield mask="0x00000040" name="LATG" />
            <bitfield mask="0x00000080" name="LATG" />
            <bitfield mask="0x00000100" name="LATG" />
            <bitfield mask="0x00000200" name="LATG" />
            <bitfield mask="0x00000400" name="LATG" />
            <bitfield mask="0x00000800" name="LATG" />
            <bitfield mask="0x00001000" name="LATG" />
            <bitfield mask="0x00002000" name="LATG" />
            <bitfield mask="0x00004000" name="LATG" />
            <bitfield mask="0x00008000" name="LATG" />
         </register>
         <register caption="" name="ODCA" offset="0x40" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ODCA" />
            <bitfield mask="0x00000002" name="ODCA" />
            <bitfield mask="0x00000004" name="ODCA" />
            <bitfield mask="0x00000008" name="ODCA" />
            <bitfield mask="0x00000010" name="ODCA" />
            <bitfield mask="0x00000020" name="ODCA" />
            <bitfield mask="0x00000040" name="ODCA" />
            <bitfield mask="0x00000080" name="ODCA" />
            <bitfield mask="0x00000100" name="ODCA" />
            <bitfield mask="0x00000200" name="ODCA" />
            <bitfield mask="0x00000400" name="ODCA" />
            <bitfield mask="0x00000800" name="ODCA" />
            <bitfield mask="0x00001000" name="ODCA" />
            <bitfield mask="0x00002000" name="ODCA" />
            <bitfield mask="0x00004000" name="ODCA" />
            <bitfield mask="0x00008000" name="ODCA" />
         </register>
         <register caption="" name="ODCB" offset="0x140" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ODCB" />
            <bitfield mask="0x00000002" name="ODCB" />
            <bitfield mask="0x00000004" name="ODCB" />
            <bitfield mask="0x00000008" name="ODCB" />
            <bitfield mask="0x00000010" name="ODCB" />
            <bitfield mask="0x00000020" name="ODCB" />
            <bitfield mask="0x00000040" name="ODCB" />
            <bitfield mask="0x00000080" name="ODCB" />
            <bitfield mask="0x00000100" name="ODCB" />
            <bitfield mask="0x00000200" name="ODCB" />
            <bitfield mask="0x00000400" name="ODCB" />
            <bitfield mask="0x00000800" name="ODCB" />
            <bitfield mask="0x00001000" name="ODCB" />
            <bitfield mask="0x00002000" name="ODCB" />
            <bitfield mask="0x00004000" name="ODCB" />
            <bitfield mask="0x00008000" name="ODCB" />
         </register>
         <register caption="" name="ODCC" offset="0x240" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ODCC" />
            <bitfield mask="0x00000002" name="ODCC" />
            <bitfield mask="0x00000004" name="ODCC" />
            <bitfield mask="0x00000008" name="ODCC" />
            <bitfield mask="0x00000010" name="ODCC" />
            <bitfield mask="0x00000020" name="ODCC" />
            <bitfield mask="0x00000040" name="ODCC" />
            <bitfield mask="0x00000080" name="ODCC" />
            <bitfield mask="0x00000100" name="ODCC" />
            <bitfield mask="0x00000200" name="ODCC" />
            <bitfield mask="0x00000400" name="ODCC" />
            <bitfield mask="0x00000800" name="ODCC" />
            <bitfield mask="0x00001000" name="ODCC" />
            <bitfield mask="0x00002000" name="ODCC" />
            <bitfield mask="0x00004000" name="ODCC" />
            <bitfield mask="0x00008000" name="ODCC" />
         </register>
         <register caption="" name="ODCD" offset="0x340" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ODCD" />
            <bitfield mask="0x00000002" name="ODCD" />
            <bitfield mask="0x00000004" name="ODCD" />
            <bitfield mask="0x00000008" name="ODCD" />
            <bitfield mask="0x00000010" name="ODCD" />
            <bitfield mask="0x00000020" name="ODCD" />
            <bitfield mask="0x00000040" name="ODCD" />
            <bitfield mask="0x00000080" name="ODCD" />
            <bitfield mask="0x00000100" name="ODCD" />
            <bitfield mask="0x00000200" name="ODCD" />
            <bitfield mask="0x00000400" name="ODCD" />
            <bitfield mask="0x00000800" name="ODCD" />
            <bitfield mask="0x00001000" name="ODCD" />
            <bitfield mask="0x00002000" name="ODCD" />
            <bitfield mask="0x00004000" name="ODCD" />
            <bitfield mask="0x00008000" name="ODCD" />
         </register>
         <register caption="" name="ODCE" offset="0x440" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ODCE" />
            <bitfield mask="0x00000002" name="ODCE" />
            <bitfield mask="0x00000004" name="ODCE" />
            <bitfield mask="0x00000008" name="ODCE" />
            <bitfield mask="0x00000010" name="ODCE" />
            <bitfield mask="0x00000020" name="ODCE" />
            <bitfield mask="0x00000040" name="ODCE" />
            <bitfield mask="0x00000080" name="ODCE" />
            <bitfield mask="0x00000100" name="ODCE" />
            <bitfield mask="0x00000200" name="ODCE" />
            <bitfield mask="0x00000400" name="ODCE" />
            <bitfield mask="0x00000800" name="ODCE" />
            <bitfield mask="0x00001000" name="ODCE" />
            <bitfield mask="0x00002000" name="ODCE" />
            <bitfield mask="0x00004000" name="ODCE" />
            <bitfield mask="0x00008000" name="ODCE" />
         </register>
         <register caption="" name="ODCF" offset="0x540" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ODCF" />
            <bitfield mask="0x00000002" name="ODCF" />
            <bitfield mask="0x00000004" name="ODCF" />
            <bitfield mask="0x00000008" name="ODCF" />
            <bitfield mask="0x00000010" name="ODCF" />
            <bitfield mask="0x00000020" name="ODCF" />
            <bitfield mask="0x00000040" name="ODCF" />
            <bitfield mask="0x00000080" name="ODCF" />
            <bitfield mask="0x00000100" name="ODCF" />
            <bitfield mask="0x00000200" name="ODCF" />
            <bitfield mask="0x00000400" name="ODCF" />
            <bitfield mask="0x00000800" name="ODCF" />
            <bitfield mask="0x00001000" name="ODCF" />
            <bitfield mask="0x00002000" name="ODCF" />
            <bitfield mask="0x00004000" name="ODCF" />
            <bitfield mask="0x00008000" name="ODCF" />
         </register>
         <register caption="" name="ODCG" offset="0x640" rw="RW" size="4">
            <bitfield mask="0x00000001" name="ODCG" />
            <bitfield mask="0x00000002" name="ODCG" />
            <bitfield mask="0x00000004" name="ODCG" />
            <bitfield mask="0x00000008" name="ODCG" />
            <bitfield mask="0x00000010" name="ODCG" />
            <bitfield mask="0x00000020" name="ODCG" />
            <bitfield mask="0x00000040" name="ODCG" />
            <bitfield mask="0x00000080" name="ODCG" />
            <bitfield mask="0x00000100" name="ODCG" />
            <bitfield mask="0x00000200" name="ODCG" />
            <bitfield mask="0x00000400" name="ODCG" />
            <bitfield mask="0x00000800" name="ODCG" />
            <bitfield mask="0x00001000" name="ODCG" />
            <bitfield mask="0x00002000" name="ODCG" />
            <bitfield mask="0x00004000" name="ODCG" />
            <bitfield mask="0x00008000" name="ODCG" />
         </register>
         <register caption="" name="CNPUA" offset="0x50" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPUA" />
            <bitfield mask="0x00000002" name="CNPUA" />
            <bitfield mask="0x00000004" name="CNPUA" />
            <bitfield mask="0x00000008" name="CNPUA" />
            <bitfield mask="0x00000010" name="CNPUA" />
            <bitfield mask="0x00000020" name="CNPUA" />
            <bitfield mask="0x00000040" name="CNPUA" />
            <bitfield mask="0x00000080" name="CNPUA" />
            <bitfield mask="0x00000100" name="CNPUA" />
            <bitfield mask="0x00000200" name="CNPUA" />
            <bitfield mask="0x00000400" name="CNPUA" />
            <bitfield mask="0x00000800" name="CNPUA" />
            <bitfield mask="0x00001000" name="CNPUA" />
            <bitfield mask="0x00002000" name="CNPUA" />
            <bitfield mask="0x00004000" name="CNPUA" />
            <bitfield mask="0x00008000" name="CNPUA" />
         </register>
         <register caption="" name="CNPUB" offset="0x150" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPUB" />
            <bitfield mask="0x00000002" name="CNPUB" />
            <bitfield mask="0x00000004" name="CNPUB" />
            <bitfield mask="0x00000008" name="CNPUB" />
            <bitfield mask="0x00000010" name="CNPUB" />
            <bitfield mask="0x00000020" name="CNPUB" />
            <bitfield mask="0x00000040" name="CNPUB" />
            <bitfield mask="0x00000080" name="CNPUB" />
            <bitfield mask="0x00000100" name="CNPUB" />
            <bitfield mask="0x00000200" name="CNPUB" />
            <bitfield mask="0x00000400" name="CNPUB" />
            <bitfield mask="0x00000800" name="CNPUB" />
            <bitfield mask="0x00001000" name="CNPUB" />
            <bitfield mask="0x00002000" name="CNPUB" />
            <bitfield mask="0x00004000" name="CNPUB" />
            <bitfield mask="0x00008000" name="CNPUB" />
         </register>
         <register caption="" name="CNPUC" offset="0x250" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPUC" />
            <bitfield mask="0x00000002" name="CNPUC" />
            <bitfield mask="0x00000004" name="CNPUC" />
            <bitfield mask="0x00000008" name="CNPUC" />
            <bitfield mask="0x00000010" name="CNPUC" />
            <bitfield mask="0x00000020" name="CNPUC" />
            <bitfield mask="0x00000040" name="CNPUC" />
            <bitfield mask="0x00000080" name="CNPUC" />
            <bitfield mask="0x00000100" name="CNPUC" />
            <bitfield mask="0x00000200" name="CNPUC" />
            <bitfield mask="0x00000400" name="CNPUC" />
            <bitfield mask="0x00000800" name="CNPUC" />
            <bitfield mask="0x00001000" name="CNPUC" />
            <bitfield mask="0x00002000" name="CNPUC" />
            <bitfield mask="0x00004000" name="CNPUC" />
            <bitfield mask="0x00008000" name="CNPUC" />
         </register>
         <register caption="" name="CNPUD" offset="0x350" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPUD" />
            <bitfield mask="0x00000002" name="CNPUD" />
            <bitfield mask="0x00000004" name="CNPUD" />
            <bitfield mask="0x00000008" name="CNPUD" />
            <bitfield mask="0x00000010" name="CNPUD" />
            <bitfield mask="0x00000020" name="CNPUD" />
            <bitfield mask="0x00000040" name="CNPUD" />
            <bitfield mask="0x00000080" name="CNPUD" />
            <bitfield mask="0x00000100" name="CNPUD" />
            <bitfield mask="0x00000200" name="CNPUD" />
            <bitfield mask="0x00000400" name="CNPUD" />
            <bitfield mask="0x00000800" name="CNPUD" />
            <bitfield mask="0x00001000" name="CNPUD" />
            <bitfield mask="0x00002000" name="CNPUD" />
            <bitfield mask="0x00004000" name="CNPUD" />
            <bitfield mask="0x00008000" name="CNPUD" />
         </register>
         <register caption="" name="CNPUE" offset="0x450" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPUE" />
            <bitfield mask="0x00000002" name="CNPUE" />
            <bitfield mask="0x00000004" name="CNPUE" />
            <bitfield mask="0x00000008" name="CNPUE" />
            <bitfield mask="0x00000010" name="CNPUE" />
            <bitfield mask="0x00000020" name="CNPUE" />
            <bitfield mask="0x00000040" name="CNPUE" />
            <bitfield mask="0x00000080" name="CNPUE" />
            <bitfield mask="0x00000100" name="CNPUE" />
            <bitfield mask="0x00000200" name="CNPUE" />
            <bitfield mask="0x00000400" name="CNPUE" />
            <bitfield mask="0x00000800" name="CNPUE" />
            <bitfield mask="0x00001000" name="CNPUE" />
            <bitfield mask="0x00002000" name="CNPUE" />
            <bitfield mask="0x00004000" name="CNPUE" />
            <bitfield mask="0x00008000" name="CNPUE" />
         </register>
         <register caption="" name="CNPUF" offset="0x550" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPUF" />
            <bitfield mask="0x00000002" name="CNPUF" />
            <bitfield mask="0x00000004" name="CNPUF" />
            <bitfield mask="0x00000008" name="CNPUF" />
            <bitfield mask="0x00000010" name="CNPUF" />
            <bitfield mask="0x00000020" name="CNPUF" />
            <bitfield mask="0x00000040" name="CNPUF" />
            <bitfield mask="0x00000080" name="CNPUF" />
            <bitfield mask="0x00000100" name="CNPUF" />
            <bitfield mask="0x00000200" name="CNPUF" />
            <bitfield mask="0x00000400" name="CNPUF" />
            <bitfield mask="0x00000800" name="CNPUF" />
            <bitfield mask="0x00001000" name="CNPUF" />
            <bitfield mask="0x00002000" name="CNPUF" />
            <bitfield mask="0x00004000" name="CNPUF" />
            <bitfield mask="0x00008000" name="CNPUF" />
         </register>
         <register caption="" name="CNPUG" offset="0x650" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPUG" />
            <bitfield mask="0x00000002" name="CNPUG" />
            <bitfield mask="0x00000004" name="CNPUG" />
            <bitfield mask="0x00000008" name="CNPUG" />
            <bitfield mask="0x00000010" name="CNPUG" />
            <bitfield mask="0x00000020" name="CNPUG" />
            <bitfield mask="0x00000040" name="CNPUG" />
            <bitfield mask="0x00000080" name="CNPUG" />
            <bitfield mask="0x00000100" name="CNPUG" />
            <bitfield mask="0x00000200" name="CNPUG" />
            <bitfield mask="0x00000400" name="CNPUG" />
            <bitfield mask="0x00000800" name="CNPUG" />
            <bitfield mask="0x00001000" name="CNPUG" />
            <bitfield mask="0x00002000" name="CNPUG" />
            <bitfield mask="0x00004000" name="CNPUG" />
            <bitfield mask="0x00008000" name="CNPUG" />
         </register>
         <register caption="" name="CNPDA" offset="0x60" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPDA" />
            <bitfield mask="0x00000002" name="CNPDA" />
            <bitfield mask="0x00000004" name="CNPDA" />
            <bitfield mask="0x00000008" name="CNPDA" />
            <bitfield mask="0x00000010" name="CNPDA" />
            <bitfield mask="0x00000020" name="CNPDA" />
            <bitfield mask="0x00000040" name="CNPDA" />
            <bitfield mask="0x00000080" name="CNPDA" />
            <bitfield mask="0x00000100" name="CNPDA" />
            <bitfield mask="0x00000200" name="CNPDA" />
            <bitfield mask="0x00000400" name="CNPDA" />
            <bitfield mask="0x00000800" name="CNPDA" />
            <bitfield mask="0x00001000" name="CNPDA" />
            <bitfield mask="0x00002000" name="CNPDA" />
            <bitfield mask="0x00004000" name="CNPDA" />
            <bitfield mask="0x00008000" name="CNPDA" />
         </register>
         <register caption="" name="CNPDB" offset="0x160" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPDB" />
            <bitfield mask="0x00000002" name="CNPDB" />
            <bitfield mask="0x00000004" name="CNPDB" />
            <bitfield mask="0x00000008" name="CNPDB" />
            <bitfield mask="0x00000010" name="CNPDB" />
            <bitfield mask="0x00000020" name="CNPDB" />
            <bitfield mask="0x00000040" name="CNPDB" />
            <bitfield mask="0x00000080" name="CNPDB" />
            <bitfield mask="0x00000100" name="CNPDB" />
            <bitfield mask="0x00000200" name="CNPDB" />
            <bitfield mask="0x00000400" name="CNPDB" />
            <bitfield mask="0x00000800" name="CNPDB" />
            <bitfield mask="0x00001000" name="CNPDB" />
            <bitfield mask="0x00002000" name="CNPDB" />
            <bitfield mask="0x00004000" name="CNPDB" />
            <bitfield mask="0x00008000" name="CNPDB" />
         </register>
         <register caption="" name="CNPDC" offset="0x260" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPDC" />
            <bitfield mask="0x00000002" name="CNPDC" />
            <bitfield mask="0x00000004" name="CNPDC" />
            <bitfield mask="0x00000008" name="CNPDC" />
            <bitfield mask="0x00000010" name="CNPDC" />
            <bitfield mask="0x00000020" name="CNPDC" />
            <bitfield mask="0x00000040" name="CNPDC" />
            <bitfield mask="0x00000080" name="CNPDC" />
            <bitfield mask="0x00000100" name="CNPDC" />
            <bitfield mask="0x00000200" name="CNPDC" />
            <bitfield mask="0x00000400" name="CNPDC" />
            <bitfield mask="0x00000800" name="CNPDC" />
            <bitfield mask="0x00001000" name="CNPDC" />
            <bitfield mask="0x00002000" name="CNPDC" />
            <bitfield mask="0x00004000" name="CNPDC" />
            <bitfield mask="0x00008000" name="CNPDC" />
         </register>
         <register caption="" name="CNPDD" offset="0x360" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPDD" />
            <bitfield mask="0x00000002" name="CNPDD" />
            <bitfield mask="0x00000004" name="CNPDD" />
            <bitfield mask="0x00000008" name="CNPDD" />
            <bitfield mask="0x00000010" name="CNPDD" />
            <bitfield mask="0x00000020" name="CNPDD" />
            <bitfield mask="0x00000040" name="CNPDD" />
            <bitfield mask="0x00000080" name="CNPDD" />
            <bitfield mask="0x00000100" name="CNPDD" />
            <bitfield mask="0x00000200" name="CNPDD" />
            <bitfield mask="0x00000400" name="CNPDD" />
            <bitfield mask="0x00000800" name="CNPDD" />
            <bitfield mask="0x00001000" name="CNPDD" />
            <bitfield mask="0x00002000" name="CNPDD" />
            <bitfield mask="0x00004000" name="CNPDD" />
            <bitfield mask="0x00008000" name="CNPDD" />
         </register>
         <register caption="" name="CNPDE" offset="0x460" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPDE" />
            <bitfield mask="0x00000002" name="CNPDE" />
            <bitfield mask="0x00000004" name="CNPDE" />
            <bitfield mask="0x00000008" name="CNPDE" />
            <bitfield mask="0x00000010" name="CNPDE" />
            <bitfield mask="0x00000020" name="CNPDE" />
            <bitfield mask="0x00000040" name="CNPDE" />
            <bitfield mask="0x00000080" name="CNPDE" />
            <bitfield mask="0x00000100" name="CNPDE" />
            <bitfield mask="0x00000200" name="CNPDE" />
            <bitfield mask="0x00000400" name="CNPDE" />
            <bitfield mask="0x00000800" name="CNPDE" />
            <bitfield mask="0x00001000" name="CNPDE" />
            <bitfield mask="0x00002000" name="CNPDE" />
            <bitfield mask="0x00004000" name="CNPDE" />
            <bitfield mask="0x00008000" name="CNPDE" />
         </register>
         <register caption="" name="CNPDF" offset="0x560" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPDF" />
            <bitfield mask="0x00000002" name="CNPDF" />
            <bitfield mask="0x00000004" name="CNPDF" />
            <bitfield mask="0x00000008" name="CNPDF" />
            <bitfield mask="0x00000010" name="CNPDF" />
            <bitfield mask="0x00000020" name="CNPDF" />
            <bitfield mask="0x00000040" name="CNPDF" />
            <bitfield mask="0x00000080" name="CNPDF" />
            <bitfield mask="0x00000100" name="CNPDF" />
            <bitfield mask="0x00000200" name="CNPDF" />
            <bitfield mask="0x00000400" name="CNPDF" />
            <bitfield mask="0x00000800" name="CNPDF" />
            <bitfield mask="0x00001000" name="CNPDF" />
            <bitfield mask="0x00002000" name="CNPDF" />
            <bitfield mask="0x00004000" name="CNPDF" />
            <bitfield mask="0x00008000" name="CNPDF" />
         </register>
         <register caption="" name="CNPDG" offset="0x660" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNPDG" />
            <bitfield mask="0x00000002" name="CNPDG" />
            <bitfield mask="0x00000004" name="CNPDG" />
            <bitfield mask="0x00000008" name="CNPDG" />
            <bitfield mask="0x00000010" name="CNPDG" />
            <bitfield mask="0x00000020" name="CNPDG" />
            <bitfield mask="0x00000040" name="CNPDG" />
            <bitfield mask="0x00000080" name="CNPDG" />
            <bitfield mask="0x00000100" name="CNPDG" />
            <bitfield mask="0x00000200" name="CNPDG" />
            <bitfield mask="0x00000400" name="CNPDG" />
            <bitfield mask="0x00000800" name="CNPDG" />
            <bitfield mask="0x00001000" name="CNPDG" />
            <bitfield mask="0x00002000" name="CNPDG" />
            <bitfield mask="0x00004000" name="CNPDG" />
            <bitfield mask="0x00008000" name="CNPDG" />
         </register>
         <register caption="Change Notice control for PORTx Register" name="CNCONA" offset="0x70" rw="RW" size="4">
            <bitfield caption="Change Notification Style bit" mask="0x00000800" name="EDGEDETECT" values="CNCONA__EDGEDETECT" />
            <bitfield mask="0x00002000" name="SIDL" />
            <bitfield caption="Change Notice Control ON bit" mask="0x00008000" name="ON" values="CNCONA__ON" />
         </register>
         <register caption="Change Notice control for PORTx Register" name="CNCONB" offset="0x170" rw="RW" size="4">
            <bitfield caption="Change Notification Style bit" mask="0x00000800" name="EDGEDETECT" values="CNCONB__EDGEDETECT" />
            <bitfield mask="0x00002000" name="SIDL" />
            <bitfield caption="Change Notice Control ON bit" mask="0x00008000" name="ON" values="CNCONB__ON" />
         </register>
         <register caption="Change Notice control for PORTx Register" name="CNCONC" offset="0x270" rw="RW" size="4">
            <bitfield caption="Change Notification Style bit" mask="0x00000800" name="EDGEDETECT" values="CNCONC__EDGEDETECT" />
            <bitfield mask="0x00002000" name="SIDL" />
            <bitfield caption="Change Notice Control ON bit" mask="0x00008000" name="ON" values="CNCONC__ON" />
         </register>
         <register caption="Change Notice control for PORTx Register" name="CNCOND" offset="0x370" rw="RW" size="4">
            <bitfield caption="Change Notification Style bit" mask="0x00000800" name="EDGEDETECT" values="CNCOND__EDGEDETECT" />
            <bitfield mask="0x00002000" name="SIDL" />
            <bitfield caption="Change Notice Control ON bit" mask="0x00008000" name="ON" values="CNCOND__ON" />
         </register>
         <register caption="Change Notice control for PORTx Register" name="CNCONE" offset="0x470" rw="RW" size="4">
            <bitfield caption="Change Notification Style bit" mask="0x00000800" name="EDGEDETECT" values="CNCONE__EDGEDETECT" />
            <bitfield mask="0x00002000" name="SIDL" />
            <bitfield caption="Change Notice Control ON bit" mask="0x00008000" name="ON" values="CNCONE__ON" />
         </register>
         <register caption="Change Notice control for PORTx Register" name="CNCONF" offset="0x570" rw="RW" size="4">
            <bitfield caption="Change Notification Style bit" mask="0x00000800" name="EDGEDETECT" values="CNCONF__EDGEDETECT" />
            <bitfield mask="0x00002000" name="SIDL" />
            <bitfield caption="Change Notice Control ON bit" mask="0x00008000" name="ON" values="CNCONF__ON" />
         </register>
         <register caption="Change Notice control for PORTx Register" name="CNCONG" offset="0x670" rw="RW" size="4">
            <bitfield caption="Change Notification Style bit" mask="0x00000800" name="EDGEDETECT" values="CNCONG__EDGEDETECT" />
            <bitfield mask="0x00002000" name="SIDL" />
            <bitfield caption="Change Notice Control ON bit" mask="0x00008000" name="ON" values="CNCONG__ON" />
         </register>
         <register caption="" name="CNENA" offset="0x80" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNENA" />
            <bitfield mask="0x00000002" name="CNENA" />
            <bitfield mask="0x00000004" name="CNENA" />
            <bitfield mask="0x00000008" name="CNENA" />
            <bitfield mask="0x00000010" name="CNENA" />
            <bitfield mask="0x00000020" name="CNENA" />
            <bitfield mask="0x00000040" name="CNENA" />
            <bitfield mask="0x00000080" name="CNENA" />
            <bitfield mask="0x00000100" name="CNENA" />
            <bitfield mask="0x00000200" name="CNENA" />
            <bitfield mask="0x00000400" name="CNENA" />
            <bitfield mask="0x00000800" name="CNENA" />
            <bitfield mask="0x00001000" name="CNENA" />
            <bitfield mask="0x00002000" name="CNENA" />
            <bitfield mask="0x00004000" name="CNENA" />
            <bitfield mask="0x00008000" name="CNENA" />
         </register>
         <register caption="" name="CNENB" offset="0x180" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNENB" />
            <bitfield mask="0x00000002" name="CNENB" />
            <bitfield mask="0x00000004" name="CNENB" />
            <bitfield mask="0x00000008" name="CNENB" />
            <bitfield mask="0x00000010" name="CNENB" />
            <bitfield mask="0x00000020" name="CNENB" />
            <bitfield mask="0x00000040" name="CNENB" />
            <bitfield mask="0x00000080" name="CNENB" />
            <bitfield mask="0x00000100" name="CNENB" />
            <bitfield mask="0x00000200" name="CNENB" />
            <bitfield mask="0x00000400" name="CNENB" />
            <bitfield mask="0x00000800" name="CNENB" />
            <bitfield mask="0x00001000" name="CNENB" />
            <bitfield mask="0x00002000" name="CNENB" />
            <bitfield mask="0x00004000" name="CNENB" />
            <bitfield mask="0x00008000" name="CNENB" />
         </register>
         <register caption="" name="CNENC" offset="0x280" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNENC" />
            <bitfield mask="0x00000002" name="CNENC" />
            <bitfield mask="0x00000004" name="CNENC" />
            <bitfield mask="0x00000008" name="CNENC" />
            <bitfield mask="0x00000010" name="CNENC" />
            <bitfield mask="0x00000020" name="CNENC" />
            <bitfield mask="0x00000040" name="CNENC" />
            <bitfield mask="0x00000080" name="CNENC" />
            <bitfield mask="0x00000100" name="CNENC" />
            <bitfield mask="0x00000200" name="CNENC" />
            <bitfield mask="0x00000400" name="CNENC" />
            <bitfield mask="0x00000800" name="CNENC" />
            <bitfield mask="0x00001000" name="CNENC" />
            <bitfield mask="0x00002000" name="CNENC" />
            <bitfield mask="0x00004000" name="CNENC" />
            <bitfield mask="0x00008000" name="CNENC" />
         </register>
         <register caption="" name="CNEND" offset="0x380" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNEND" />
            <bitfield mask="0x00000002" name="CNEND" />
            <bitfield mask="0x00000004" name="CNEND" />
            <bitfield mask="0x00000008" name="CNEND" />
            <bitfield mask="0x00000010" name="CNEND" />
            <bitfield mask="0x00000020" name="CNEND" />
            <bitfield mask="0x00000040" name="CNEND" />
            <bitfield mask="0x00000080" name="CNEND" />
            <bitfield mask="0x00000100" name="CNEND" />
            <bitfield mask="0x00000200" name="CNEND" />
            <bitfield mask="0x00000400" name="CNEND" />
            <bitfield mask="0x00000800" name="CNEND" />
            <bitfield mask="0x00001000" name="CNEND" />
            <bitfield mask="0x00002000" name="CNEND" />
            <bitfield mask="0x00004000" name="CNEND" />
            <bitfield mask="0x00008000" name="CNEND" />
         </register>
         <register caption="" name="CNENE" offset="0x480" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNENE" />
            <bitfield mask="0x00000002" name="CNENE" />
            <bitfield mask="0x00000004" name="CNENE" />
            <bitfield mask="0x00000008" name="CNENE" />
            <bitfield mask="0x00000010" name="CNENE" />
            <bitfield mask="0x00000020" name="CNENE" />
            <bitfield mask="0x00000040" name="CNENE" />
            <bitfield mask="0x00000080" name="CNENE" />
            <bitfield mask="0x00000100" name="CNENE" />
            <bitfield mask="0x00000200" name="CNENE" />
            <bitfield mask="0x00000400" name="CNENE" />
            <bitfield mask="0x00000800" name="CNENE" />
            <bitfield mask="0x00001000" name="CNENE" />
            <bitfield mask="0x00002000" name="CNENE" />
            <bitfield mask="0x00004000" name="CNENE" />
            <bitfield mask="0x00008000" name="CNENE" />
         </register>
         <register caption="" name="CNENF" offset="0x580" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNENF" />
            <bitfield mask="0x00000002" name="CNENF" />
            <bitfield mask="0x00000004" name="CNENF" />
            <bitfield mask="0x00000008" name="CNENF" />
            <bitfield mask="0x00000010" name="CNENF" />
            <bitfield mask="0x00000020" name="CNENF" />
            <bitfield mask="0x00000040" name="CNENF" />
            <bitfield mask="0x00000080" name="CNENF" />
            <bitfield mask="0x00000100" name="CNENF" />
            <bitfield mask="0x00000200" name="CNENF" />
            <bitfield mask="0x00000400" name="CNENF" />
            <bitfield mask="0x00000800" name="CNENF" />
            <bitfield mask="0x00001000" name="CNENF" />
            <bitfield mask="0x00002000" name="CNENF" />
            <bitfield mask="0x00004000" name="CNENF" />
            <bitfield mask="0x00008000" name="CNENF" />
         </register>
         <register caption="" name="CNENG" offset="0x680" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNENG" />
            <bitfield mask="0x00000002" name="CNENG" />
            <bitfield mask="0x00000004" name="CNENG" />
            <bitfield mask="0x00000008" name="CNENG" />
            <bitfield mask="0x00000010" name="CNENG" />
            <bitfield mask="0x00000020" name="CNENG" />
            <bitfield mask="0x00000040" name="CNENG" />
            <bitfield mask="0x00000080" name="CNENG" />
            <bitfield mask="0x00000100" name="CNENG" />
            <bitfield mask="0x00000200" name="CNENG" />
            <bitfield mask="0x00000400" name="CNENG" />
            <bitfield mask="0x00000800" name="CNENG" />
            <bitfield mask="0x00001000" name="CNENG" />
            <bitfield mask="0x00002000" name="CNENG" />
            <bitfield mask="0x00004000" name="CNENG" />
            <bitfield mask="0x00008000" name="CNENG" />
         </register>
         <register caption="" name="CNSTATA" offset="0x90" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNSTATA" />
            <bitfield mask="0x00000002" name="CNSTATA" />
            <bitfield mask="0x00000004" name="CNSTATA" />
            <bitfield mask="0x00000008" name="CNSTATA" />
            <bitfield mask="0x00000010" name="CNSTATA" />
            <bitfield mask="0x00000020" name="CNSTATA" />
            <bitfield mask="0x00000040" name="CNSTATA" />
            <bitfield mask="0x00000080" name="CNSTATA" />
            <bitfield mask="0x00000100" name="CNSTATA" />
            <bitfield mask="0x00000200" name="CNSTATA" />
            <bitfield mask="0x00000400" name="CNSTATA" />
            <bitfield mask="0x00000800" name="CNSTATA" />
            <bitfield mask="0x00001000" name="CNSTATA" />
            <bitfield mask="0x00002000" name="CNSTATA" />
            <bitfield mask="0x00004000" name="CNSTATA" />
            <bitfield mask="0x00008000" name="CNSTATA" />
         </register>
         <register caption="" name="CNSTATB" offset="0x190" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNSTATB" />
            <bitfield mask="0x00000002" name="CNSTATB" />
            <bitfield mask="0x00000004" name="CNSTATB" />
            <bitfield mask="0x00000008" name="CNSTATB" />
            <bitfield mask="0x00000010" name="CNSTATB" />
            <bitfield mask="0x00000020" name="CNSTATB" />
            <bitfield mask="0x00000040" name="CNSTATB" />
            <bitfield mask="0x00000080" name="CNSTATB" />
            <bitfield mask="0x00000100" name="CNSTATB" />
            <bitfield mask="0x00000200" name="CNSTATB" />
            <bitfield mask="0x00000400" name="CNSTATB" />
            <bitfield mask="0x00000800" name="CNSTATB" />
            <bitfield mask="0x00001000" name="CNSTATB" />
            <bitfield mask="0x00002000" name="CNSTATB" />
            <bitfield mask="0x00004000" name="CNSTATB" />
            <bitfield mask="0x00008000" name="CNSTATB" />
         </register>
         <register caption="" name="CNSTATC" offset="0x290" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNSTATC" />
            <bitfield mask="0x00000002" name="CNSTATC" />
            <bitfield mask="0x00000004" name="CNSTATC" />
            <bitfield mask="0x00000008" name="CNSTATC" />
            <bitfield mask="0x00000010" name="CNSTATC" />
            <bitfield mask="0x00000020" name="CNSTATC" />
            <bitfield mask="0x00000040" name="CNSTATC" />
            <bitfield mask="0x00000080" name="CNSTATC" />
            <bitfield mask="0x00000100" name="CNSTATC" />
            <bitfield mask="0x00000200" name="CNSTATC" />
            <bitfield mask="0x00000400" name="CNSTATC" />
            <bitfield mask="0x00000800" name="CNSTATC" />
            <bitfield mask="0x00001000" name="CNSTATC" />
            <bitfield mask="0x00002000" name="CNSTATC" />
            <bitfield mask="0x00004000" name="CNSTATC" />
            <bitfield mask="0x00008000" name="CNSTATC" />
         </register>
         <register caption="" name="CNSTATD" offset="0x390" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNSTATD" />
            <bitfield mask="0x00000002" name="CNSTATD" />
            <bitfield mask="0x00000004" name="CNSTATD" />
            <bitfield mask="0x00000008" name="CNSTATD" />
            <bitfield mask="0x00000010" name="CNSTATD" />
            <bitfield mask="0x00000020" name="CNSTATD" />
            <bitfield mask="0x00000040" name="CNSTATD" />
            <bitfield mask="0x00000080" name="CNSTATD" />
            <bitfield mask="0x00000100" name="CNSTATD" />
            <bitfield mask="0x00000200" name="CNSTATD" />
            <bitfield mask="0x00000400" name="CNSTATD" />
            <bitfield mask="0x00000800" name="CNSTATD" />
            <bitfield mask="0x00001000" name="CNSTATD" />
            <bitfield mask="0x00002000" name="CNSTATD" />
            <bitfield mask="0x00004000" name="CNSTATD" />
            <bitfield mask="0x00008000" name="CNSTATD" />
         </register>
         <register caption="" name="CNSTATE" offset="0x490" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNSTATE" />
            <bitfield mask="0x00000002" name="CNSTATE" />
            <bitfield mask="0x00000004" name="CNSTATE" />
            <bitfield mask="0x00000008" name="CNSTATE" />
            <bitfield mask="0x00000010" name="CNSTATE" />
            <bitfield mask="0x00000020" name="CNSTATE" />
            <bitfield mask="0x00000040" name="CNSTATE" />
            <bitfield mask="0x00000080" name="CNSTATE" />
            <bitfield mask="0x00000100" name="CNSTATE" />
            <bitfield mask="0x00000200" name="CNSTATE" />
            <bitfield mask="0x00000400" name="CNSTATE" />
            <bitfield mask="0x00000800" name="CNSTATE" />
            <bitfield mask="0x00001000" name="CNSTATE" />
            <bitfield mask="0x00002000" name="CNSTATE" />
            <bitfield mask="0x00004000" name="CNSTATE" />
            <bitfield mask="0x00008000" name="CNSTATE" />
         </register>
         <register caption="" name="CNSTATF" offset="0x590" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNSTATF" />
            <bitfield mask="0x00000002" name="CNSTATF" />
            <bitfield mask="0x00000004" name="CNSTATF" />
            <bitfield mask="0x00000008" name="CNSTATF" />
            <bitfield mask="0x00000010" name="CNSTATF" />
            <bitfield mask="0x00000020" name="CNSTATF" />
            <bitfield mask="0x00000040" name="CNSTATF" />
            <bitfield mask="0x00000080" name="CNSTATF" />
            <bitfield mask="0x00000100" name="CNSTATF" />
            <bitfield mask="0x00000200" name="CNSTATF" />
            <bitfield mask="0x00000400" name="CNSTATF" />
            <bitfield mask="0x00000800" name="CNSTATF" />
            <bitfield mask="0x00001000" name="CNSTATF" />
            <bitfield mask="0x00002000" name="CNSTATF" />
            <bitfield mask="0x00004000" name="CNSTATF" />
            <bitfield mask="0x00008000" name="CNSTATF" />
         </register>
         <register caption="" name="CNSTATG" offset="0x690" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNSTATG" />
            <bitfield mask="0x00000002" name="CNSTATG" />
            <bitfield mask="0x00000004" name="CNSTATG" />
            <bitfield mask="0x00000008" name="CNSTATG" />
            <bitfield mask="0x00000010" name="CNSTATG" />
            <bitfield mask="0x00000020" name="CNSTATG" />
            <bitfield mask="0x00000040" name="CNSTATG" />
            <bitfield mask="0x00000080" name="CNSTATG" />
            <bitfield mask="0x00000100" name="CNSTATG" />
            <bitfield mask="0x00000200" name="CNSTATG" />
            <bitfield mask="0x00000400" name="CNSTATG" />
            <bitfield mask="0x00000800" name="CNSTATG" />
            <bitfield mask="0x00001000" name="CNSTATG" />
            <bitfield mask="0x00002000" name="CNSTATG" />
            <bitfield mask="0x00004000" name="CNSTATG" />
            <bitfield mask="0x00008000" name="CNSTATG" />
         </register>
         <register caption="" name="CNNEA" offset="0xa0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNNEA" />
            <bitfield mask="0x00000002" name="CNNEA" />
            <bitfield mask="0x00000004" name="CNNEA" />
            <bitfield mask="0x00000008" name="CNNEA" />
            <bitfield mask="0x00000010" name="CNNEA" />
            <bitfield mask="0x00000020" name="CNNEA" />
            <bitfield mask="0x00000040" name="CNNEA" />
            <bitfield mask="0x00000080" name="CNNEA" />
            <bitfield mask="0x00000100" name="CNNEA" />
            <bitfield mask="0x00000200" name="CNNEA" />
            <bitfield mask="0x00000400" name="CNNEA" />
            <bitfield mask="0x00000800" name="CNNEA" />
            <bitfield mask="0x00001000" name="CNNEA" />
            <bitfield mask="0x00002000" name="CNNEA" />
            <bitfield mask="0x00004000" name="CNNEA" />
            <bitfield mask="0x00008000" name="CNNEA" />
         </register>
         <register caption="" name="CNNEB" offset="0x1a0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNNEB" />
            <bitfield mask="0x00000002" name="CNNEB" />
            <bitfield mask="0x00000004" name="CNNEB" />
            <bitfield mask="0x00000008" name="CNNEB" />
            <bitfield mask="0x00000010" name="CNNEB" />
            <bitfield mask="0x00000020" name="CNNEB" />
            <bitfield mask="0x00000040" name="CNNEB" />
            <bitfield mask="0x00000080" name="CNNEB" />
            <bitfield mask="0x00000100" name="CNNEB" />
            <bitfield mask="0x00000200" name="CNNEB" />
            <bitfield mask="0x00000400" name="CNNEB" />
            <bitfield mask="0x00000800" name="CNNEB" />
            <bitfield mask="0x00001000" name="CNNEB" />
            <bitfield mask="0x00002000" name="CNNEB" />
            <bitfield mask="0x00004000" name="CNNEB" />
            <bitfield mask="0x00008000" name="CNNEB" />
         </register>
         <register caption="" name="CNNEC" offset="0x2a0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNNEC" />
            <bitfield mask="0x00000002" name="CNNEC" />
            <bitfield mask="0x00000004" name="CNNEC" />
            <bitfield mask="0x00000008" name="CNNEC" />
            <bitfield mask="0x00000010" name="CNNEC" />
            <bitfield mask="0x00000020" name="CNNEC" />
            <bitfield mask="0x00000040" name="CNNEC" />
            <bitfield mask="0x00000080" name="CNNEC" />
            <bitfield mask="0x00000100" name="CNNEC" />
            <bitfield mask="0x00000200" name="CNNEC" />
            <bitfield mask="0x00000400" name="CNNEC" />
            <bitfield mask="0x00000800" name="CNNEC" />
            <bitfield mask="0x00001000" name="CNNEC" />
            <bitfield mask="0x00002000" name="CNNEC" />
            <bitfield mask="0x00004000" name="CNNEC" />
            <bitfield mask="0x00008000" name="CNNEC" />
         </register>
         <register caption="" name="CNNED" offset="0x3a0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNNED" />
            <bitfield mask="0x00000002" name="CNNED" />
            <bitfield mask="0x00000004" name="CNNED" />
            <bitfield mask="0x00000008" name="CNNED" />
            <bitfield mask="0x00000010" name="CNNED" />
            <bitfield mask="0x00000020" name="CNNED" />
            <bitfield mask="0x00000040" name="CNNED" />
            <bitfield mask="0x00000080" name="CNNED" />
            <bitfield mask="0x00000100" name="CNNED" />
            <bitfield mask="0x00000200" name="CNNED" />
            <bitfield mask="0x00000400" name="CNNED" />
            <bitfield mask="0x00000800" name="CNNED" />
            <bitfield mask="0x00001000" name="CNNED" />
            <bitfield mask="0x00002000" name="CNNED" />
            <bitfield mask="0x00004000" name="CNNED" />
            <bitfield mask="0x00008000" name="CNNED" />
         </register>
         <register caption="" name="CNNEE" offset="0x4a0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNNEE" />
            <bitfield mask="0x00000002" name="CNNEE" />
            <bitfield mask="0x00000004" name="CNNEE" />
            <bitfield mask="0x00000008" name="CNNEE" />
            <bitfield mask="0x00000010" name="CNNEE" />
            <bitfield mask="0x00000020" name="CNNEE" />
            <bitfield mask="0x00000040" name="CNNEE" />
            <bitfield mask="0x00000080" name="CNNEE" />
            <bitfield mask="0x00000100" name="CNNEE" />
            <bitfield mask="0x00000200" name="CNNEE" />
            <bitfield mask="0x00000400" name="CNNEE" />
            <bitfield mask="0x00000800" name="CNNEE" />
            <bitfield mask="0x00001000" name="CNNEE" />
            <bitfield mask="0x00002000" name="CNNEE" />
            <bitfield mask="0x00004000" name="CNNEE" />
            <bitfield mask="0x00008000" name="CNNEE" />
         </register>
         <register caption="" name="CNNEF" offset="0x5a0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNNEF" />
            <bitfield mask="0x00000002" name="CNNEF" />
            <bitfield mask="0x00000004" name="CNNEF" />
            <bitfield mask="0x00000008" name="CNNEF" />
            <bitfield mask="0x00000010" name="CNNEF" />
            <bitfield mask="0x00000020" name="CNNEF" />
            <bitfield mask="0x00000040" name="CNNEF" />
            <bitfield mask="0x00000080" name="CNNEF" />
            <bitfield mask="0x00000100" name="CNNEF" />
            <bitfield mask="0x00000200" name="CNNEF" />
            <bitfield mask="0x00000400" name="CNNEF" />
            <bitfield mask="0x00000800" name="CNNEF" />
            <bitfield mask="0x00001000" name="CNNEF" />
            <bitfield mask="0x00002000" name="CNNEF" />
            <bitfield mask="0x00004000" name="CNNEF" />
            <bitfield mask="0x00008000" name="CNNEF" />
         </register>
         <register caption="" name="CNNEG" offset="0x6a0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNNEG" />
            <bitfield mask="0x00000002" name="CNNEG" />
            <bitfield mask="0x00000004" name="CNNEG" />
            <bitfield mask="0x00000008" name="CNNEG" />
            <bitfield mask="0x00000010" name="CNNEG" />
            <bitfield mask="0x00000020" name="CNNEG" />
            <bitfield mask="0x00000040" name="CNNEG" />
            <bitfield mask="0x00000080" name="CNNEG" />
            <bitfield mask="0x00000100" name="CNNEG" />
            <bitfield mask="0x00000200" name="CNNEG" />
            <bitfield mask="0x00000400" name="CNNEG" />
            <bitfield mask="0x00000800" name="CNNEG" />
            <bitfield mask="0x00001000" name="CNNEG" />
            <bitfield mask="0x00002000" name="CNNEG" />
            <bitfield mask="0x00004000" name="CNNEG" />
            <bitfield mask="0x00008000" name="CNNEG" />
         </register>
         <register caption="" name="CNFA" offset="0xb0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNFA" />
            <bitfield mask="0x00000002" name="CNFA" />
            <bitfield mask="0x00000004" name="CNFA" />
            <bitfield mask="0x00000008" name="CNFA" />
            <bitfield mask="0x00000010" name="CNFA" />
            <bitfield mask="0x00000020" name="CNFA" />
            <bitfield mask="0x00000040" name="CNFA" />
            <bitfield mask="0x00000080" name="CNFA" />
            <bitfield mask="0x00000100" name="CNFA" />
            <bitfield mask="0x00000200" name="CNFA" />
            <bitfield mask="0x00000400" name="CNFA" />
            <bitfield mask="0x00000800" name="CNFA" />
            <bitfield mask="0x00001000" name="CNFA" />
            <bitfield mask="0x00002000" name="CNFA" />
            <bitfield mask="0x00004000" name="CNFA" />
            <bitfield mask="0x00008000" name="CNFA" />
         </register>
         <register caption="" name="CNFB" offset="0x1b0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNFB" />
            <bitfield mask="0x00000002" name="CNFB" />
            <bitfield mask="0x00000004" name="CNFB" />
            <bitfield mask="0x00000008" name="CNFB" />
            <bitfield mask="0x00000010" name="CNFB" />
            <bitfield mask="0x00000020" name="CNFB" />
            <bitfield mask="0x00000040" name="CNFB" />
            <bitfield mask="0x00000080" name="CNFB" />
            <bitfield mask="0x00000100" name="CNFB" />
            <bitfield mask="0x00000200" name="CNFB" />
            <bitfield mask="0x00000400" name="CNFB" />
            <bitfield mask="0x00000800" name="CNFB" />
            <bitfield mask="0x00001000" name="CNFB" />
            <bitfield mask="0x00002000" name="CNFB" />
            <bitfield mask="0x00004000" name="CNFB" />
            <bitfield mask="0x00008000" name="CNFB" />
         </register>
         <register caption="" name="CNFC" offset="0x2b0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNFC" />
            <bitfield mask="0x00000002" name="CNFC" />
            <bitfield mask="0x00000004" name="CNFC" />
            <bitfield mask="0x00000008" name="CNFC" />
            <bitfield mask="0x00000010" name="CNFC" />
            <bitfield mask="0x00000020" name="CNFC" />
            <bitfield mask="0x00000040" name="CNFC" />
            <bitfield mask="0x00000080" name="CNFC" />
            <bitfield mask="0x00000100" name="CNFC" />
            <bitfield mask="0x00000200" name="CNFC" />
            <bitfield mask="0x00000400" name="CNFC" />
            <bitfield mask="0x00000800" name="CNFC" />
            <bitfield mask="0x00001000" name="CNFC" />
            <bitfield mask="0x00002000" name="CNFC" />
            <bitfield mask="0x00004000" name="CNFC" />
            <bitfield mask="0x00008000" name="CNFC" />
         </register>
         <register caption="" name="CNFD" offset="0x3b0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNFD" />
            <bitfield mask="0x00000002" name="CNFD" />
            <bitfield mask="0x00000004" name="CNFD" />
            <bitfield mask="0x00000008" name="CNFD" />
            <bitfield mask="0x00000010" name="CNFD" />
            <bitfield mask="0x00000020" name="CNFD" />
            <bitfield mask="0x00000040" name="CNFD" />
            <bitfield mask="0x00000080" name="CNFD" />
            <bitfield mask="0x00000100" name="CNFD" />
            <bitfield mask="0x00000200" name="CNFD" />
            <bitfield mask="0x00000400" name="CNFD" />
            <bitfield mask="0x00000800" name="CNFD" />
            <bitfield mask="0x00001000" name="CNFD" />
            <bitfield mask="0x00002000" name="CNFD" />
            <bitfield mask="0x00004000" name="CNFD" />
            <bitfield mask="0x00008000" name="CNFD" />
         </register>
         <register caption="" name="CNFE" offset="0x4b0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNFE" />
            <bitfield mask="0x00000002" name="CNFE" />
            <bitfield mask="0x00000004" name="CNFE" />
            <bitfield mask="0x00000008" name="CNFE" />
            <bitfield mask="0x00000010" name="CNFE" />
            <bitfield mask="0x00000020" name="CNFE" />
            <bitfield mask="0x00000040" name="CNFE" />
            <bitfield mask="0x00000080" name="CNFE" />
            <bitfield mask="0x00000100" name="CNFE" />
            <bitfield mask="0x00000200" name="CNFE" />
            <bitfield mask="0x00000400" name="CNFE" />
            <bitfield mask="0x00000800" name="CNFE" />
            <bitfield mask="0x00001000" name="CNFE" />
            <bitfield mask="0x00002000" name="CNFE" />
            <bitfield mask="0x00004000" name="CNFE" />
            <bitfield mask="0x00008000" name="CNFE" />
         </register>
         <register caption="" name="CNFF" offset="0x5b0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNFF" />
            <bitfield mask="0x00000002" name="CNFF" />
            <bitfield mask="0x00000004" name="CNFF" />
            <bitfield mask="0x00000008" name="CNFF" />
            <bitfield mask="0x00000010" name="CNFF" />
            <bitfield mask="0x00000020" name="CNFF" />
            <bitfield mask="0x00000040" name="CNFF" />
            <bitfield mask="0x00000080" name="CNFF" />
            <bitfield mask="0x00000100" name="CNFF" />
            <bitfield mask="0x00000200" name="CNFF" />
            <bitfield mask="0x00000400" name="CNFF" />
            <bitfield mask="0x00000800" name="CNFF" />
            <bitfield mask="0x00001000" name="CNFF" />
            <bitfield mask="0x00002000" name="CNFF" />
            <bitfield mask="0x00004000" name="CNFF" />
            <bitfield mask="0x00008000" name="CNFF" />
         </register>
         <register caption="" name="CNFG" offset="0x6b0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CNFG" />
            <bitfield mask="0x00000002" name="CNFG" />
            <bitfield mask="0x00000004" name="CNFG" />
            <bitfield mask="0x00000008" name="CNFG" />
            <bitfield mask="0x00000010" name="CNFG" />
            <bitfield mask="0x00000020" name="CNFG" />
            <bitfield mask="0x00000040" name="CNFG" />
            <bitfield mask="0x00000080" name="CNFG" />
            <bitfield mask="0x00000100" name="CNFG" />
            <bitfield mask="0x00000200" name="CNFG" />
            <bitfield mask="0x00000400" name="CNFG" />
            <bitfield mask="0x00000800" name="CNFG" />
            <bitfield mask="0x00001000" name="CNFG" />
            <bitfield mask="0x00002000" name="CNFG" />
            <bitfield mask="0x00004000" name="CNFG" />
            <bitfield mask="0x00008000" name="CNFG" />
         </register>
         <register caption="" name="SRCON0A" offset="0xc0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SRCON0A" />
            <bitfield mask="0x00000002" name="SRCON0A" />
            <bitfield mask="0x00000004" name="SRCON0A" />
            <bitfield mask="0x00000008" name="SRCON0A" />
            <bitfield mask="0x00000010" name="SRCON0A" />
            <bitfield mask="0x00000020" name="SRCON0A" />
            <bitfield mask="0x00000040" name="SRCON0A" />
            <bitfield mask="0x00000080" name="SRCON0A" />
            <bitfield mask="0x00000100" name="SRCON0A" />
            <bitfield mask="0x00000200" name="SRCON0A" />
            <bitfield mask="0x00000400" name="SRCON0A" />
            <bitfield mask="0x00000800" name="SRCON0A" />
            <bitfield mask="0x00001000" name="SRCON0A" />
            <bitfield mask="0x00002000" name="SRCON0A" />
            <bitfield mask="0x00004000" name="SRCON0A" />
            <bitfield mask="0x00008000" name="SRCON0A" />
         </register>
         <register caption="" name="SRCON0B" offset="0x1c0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SRCON0B" />
            <bitfield mask="0x00000002" name="SRCON0B" />
            <bitfield mask="0x00000004" name="SRCON0B" />
            <bitfield mask="0x00000008" name="SRCON0B" />
            <bitfield mask="0x00000010" name="SRCON0B" />
            <bitfield mask="0x00000020" name="SRCON0B" />
            <bitfield mask="0x00000040" name="SRCON0B" />
            <bitfield mask="0x00000080" name="SRCON0B" />
            <bitfield mask="0x00000100" name="SRCON0B" />
            <bitfield mask="0x00000200" name="SRCON0B" />
            <bitfield mask="0x00000400" name="SRCON0B" />
            <bitfield mask="0x00000800" name="SRCON0B" />
            <bitfield mask="0x00001000" name="SRCON0B" />
            <bitfield mask="0x00002000" name="SRCON0B" />
            <bitfield mask="0x00004000" name="SRCON0B" />
            <bitfield mask="0x00008000" name="SRCON0B" />
         </register>
         <register caption="" name="SRCON0C" offset="0x2c0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SRCON0C" />
            <bitfield mask="0x00000002" name="SRCON0C" />
            <bitfield mask="0x00000004" name="SRCON0C" />
            <bitfield mask="0x00000008" name="SRCON0C" />
            <bitfield mask="0x00000010" name="SRCON0C" />
            <bitfield mask="0x00000020" name="SRCON0C" />
            <bitfield mask="0x00000040" name="SRCON0C" />
            <bitfield mask="0x00000080" name="SRCON0C" />
            <bitfield mask="0x00000100" name="SRCON0C" />
            <bitfield mask="0x00000200" name="SRCON0C" />
            <bitfield mask="0x00000400" name="SRCON0C" />
            <bitfield mask="0x00000800" name="SRCON0C" />
            <bitfield mask="0x00001000" name="SRCON0C" />
            <bitfield mask="0x00002000" name="SRCON0C" />
            <bitfield mask="0x00004000" name="SRCON0C" />
            <bitfield mask="0x00008000" name="SRCON0C" />
         </register>
         <register caption="" name="SRCON0D" offset="0x3c0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SRCON0D" />
            <bitfield mask="0x00000002" name="SRCON0D" />
            <bitfield mask="0x00000004" name="SRCON0D" />
            <bitfield mask="0x00000008" name="SRCON0D" />
            <bitfield mask="0x00000010" name="SRCON0D" />
            <bitfield mask="0x00000020" name="SRCON0D" />
            <bitfield mask="0x00000040" name="SRCON0D" />
            <bitfield mask="0x00000080" name="SRCON0D" />
            <bitfield mask="0x00000100" name="SRCON0D" />
            <bitfield mask="0x00000200" name="SRCON0D" />
            <bitfield mask="0x00000400" name="SRCON0D" />
            <bitfield mask="0x00000800" name="SRCON0D" />
            <bitfield mask="0x00001000" name="SRCON0D" />
            <bitfield mask="0x00002000" name="SRCON0D" />
            <bitfield mask="0x00004000" name="SRCON0D" />
            <bitfield mask="0x00008000" name="SRCON0D" />
         </register>
         <register caption="" name="SRCON0E" offset="0x4c0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SRCON0E" />
            <bitfield mask="0x00000002" name="SRCON0E" />
            <bitfield mask="0x00000004" name="SRCON0E" />
            <bitfield mask="0x00000008" name="SRCON0E" />
            <bitfield mask="0x00000010" name="SRCON0E" />
            <bitfield mask="0x00000020" name="SRCON0E" />
            <bitfield mask="0x00000040" name="SRCON0E" />
            <bitfield mask="0x00000080" name="SRCON0E" />
            <bitfield mask="0x00000100" name="SRCON0E" />
            <bitfield mask="0x00000200" name="SRCON0E" />
            <bitfield mask="0x00000400" name="SRCON0E" />
            <bitfield mask="0x00000800" name="SRCON0E" />
            <bitfield mask="0x00001000" name="SRCON0E" />
            <bitfield mask="0x00002000" name="SRCON0E" />
            <bitfield mask="0x00004000" name="SRCON0E" />
            <bitfield mask="0x00008000" name="SRCON0E" />
         </register>
         <register caption="" name="SRCON0F" offset="0x5c0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SRCON0F" />
            <bitfield mask="0x00000002" name="SRCON0F" />
            <bitfield mask="0x00000004" name="SRCON0F" />
            <bitfield mask="0x00000008" name="SRCON0F" />
            <bitfield mask="0x00000010" name="SRCON0F" />
            <bitfield mask="0x00000020" name="SRCON0F" />
            <bitfield mask="0x00000040" name="SRCON0F" />
            <bitfield mask="0x00000080" name="SRCON0F" />
            <bitfield mask="0x00000100" name="SRCON0F" />
            <bitfield mask="0x00000200" name="SRCON0F" />
            <bitfield mask="0x00000400" name="SRCON0F" />
            <bitfield mask="0x00000800" name="SRCON0F" />
            <bitfield mask="0x00001000" name="SRCON0F" />
            <bitfield mask="0x00002000" name="SRCON0F" />
            <bitfield mask="0x00004000" name="SRCON0F" />
            <bitfield mask="0x00008000" name="SRCON0F" />
         </register>
         <register caption="" name="SRCON1A" offset="0xd0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SRCON1A" />
            <bitfield mask="0x00000002" name="SRCON1A" />
            <bitfield mask="0x00000004" name="SRCON1A" />
            <bitfield mask="0x00000008" name="SRCON1A" />
            <bitfield mask="0x00000010" name="SRCON1A" />
            <bitfield mask="0x00000020" name="SRCON1A" />
            <bitfield mask="0x00000040" name="SRCON1A" />
            <bitfield mask="0x00000080" name="SRCON1A" />
            <bitfield mask="0x00000100" name="SRCON1A" />
            <bitfield mask="0x00000200" name="SRCON1A" />
            <bitfield mask="0x00000400" name="SRCON1A" />
            <bitfield mask="0x00000800" name="SRCON1A" />
            <bitfield mask="0x00001000" name="SRCON1A" />
            <bitfield mask="0x00002000" name="SRCON1A" />
            <bitfield mask="0x00004000" name="SRCON1A" />
            <bitfield mask="0x00008000" name="SRCON1A" />
         </register>
         <register caption="" name="SRCON1B" offset="0x1d0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SRCON1B" />
            <bitfield mask="0x00000002" name="SRCON1B" />
            <bitfield mask="0x00000004" name="SRCON1B" />
            <bitfield mask="0x00000008" name="SRCON1B" />
            <bitfield mask="0x00000010" name="SRCON1B" />
            <bitfield mask="0x00000020" name="SRCON1B" />
            <bitfield mask="0x00000040" name="SRCON1B" />
            <bitfield mask="0x00000080" name="SRCON1B" />
            <bitfield mask="0x00000100" name="SRCON1B" />
            <bitfield mask="0x00000200" name="SRCON1B" />
            <bitfield mask="0x00000400" name="SRCON1B" />
            <bitfield mask="0x00000800" name="SRCON1B" />
            <bitfield mask="0x00001000" name="SRCON1B" />
            <bitfield mask="0x00002000" name="SRCON1B" />
            <bitfield mask="0x00004000" name="SRCON1B" />
            <bitfield mask="0x00008000" name="SRCON1B" />
         </register>
         <register caption="" name="SRCON1C" offset="0x2d0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SRCON1C" />
            <bitfield mask="0x00000002" name="SRCON1C" />
            <bitfield mask="0x00000004" name="SRCON1C" />
            <bitfield mask="0x00000008" name="SRCON1C" />
            <bitfield mask="0x00000010" name="SRCON1C" />
            <bitfield mask="0x00000020" name="SRCON1C" />
            <bitfield mask="0x00000040" name="SRCON1C" />
            <bitfield mask="0x00000080" name="SRCON1C" />
            <bitfield mask="0x00000100" name="SRCON1C" />
            <bitfield mask="0x00000200" name="SRCON1C" />
            <bitfield mask="0x00000400" name="SRCON1C" />
            <bitfield mask="0x00000800" name="SRCON1C" />
            <bitfield mask="0x00001000" name="SRCON1C" />
            <bitfield mask="0x00002000" name="SRCON1C" />
            <bitfield mask="0x00004000" name="SRCON1C" />
            <bitfield mask="0x00008000" name="SRCON1C" />
         </register>
         <register caption="" name="SRCON1D" offset="0x3d0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SRCON1D" />
            <bitfield mask="0x00000002" name="SRCON1D" />
            <bitfield mask="0x00000004" name="SRCON1D" />
            <bitfield mask="0x00000008" name="SRCON1D" />
            <bitfield mask="0x00000010" name="SRCON1D" />
            <bitfield mask="0x00000020" name="SRCON1D" />
            <bitfield mask="0x00000040" name="SRCON1D" />
            <bitfield mask="0x00000080" name="SRCON1D" />
            <bitfield mask="0x00000100" name="SRCON1D" />
            <bitfield mask="0x00000200" name="SRCON1D" />
            <bitfield mask="0x00000400" name="SRCON1D" />
            <bitfield mask="0x00000800" name="SRCON1D" />
            <bitfield mask="0x00001000" name="SRCON1D" />
            <bitfield mask="0x00002000" name="SRCON1D" />
            <bitfield mask="0x00004000" name="SRCON1D" />
            <bitfield mask="0x00008000" name="SRCON1D" />
         </register>
         <register caption="" name="SRCON1E" offset="0x4d0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SRCON1E" />
            <bitfield mask="0x00000002" name="SRCON1E" />
            <bitfield mask="0x00000004" name="SRCON1E" />
            <bitfield mask="0x00000008" name="SRCON1E" />
            <bitfield mask="0x00000010" name="SRCON1E" />
            <bitfield mask="0x00000020" name="SRCON1E" />
            <bitfield mask="0x00000040" name="SRCON1E" />
            <bitfield mask="0x00000080" name="SRCON1E" />
            <bitfield mask="0x00000100" name="SRCON1E" />
            <bitfield mask="0x00000200" name="SRCON1E" />
            <bitfield mask="0x00000400" name="SRCON1E" />
            <bitfield mask="0x00000800" name="SRCON1E" />
            <bitfield mask="0x00001000" name="SRCON1E" />
            <bitfield mask="0x00002000" name="SRCON1E" />
            <bitfield mask="0x00004000" name="SRCON1E" />
            <bitfield mask="0x00008000" name="SRCON1E" />
         </register>
         <register caption="" name="SRCON1F" offset="0x5d0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="SRCON1F" />
            <bitfield mask="0x00000002" name="SRCON1F" />
            <bitfield mask="0x00000004" name="SRCON1F" />
            <bitfield mask="0x00000008" name="SRCON1F" />
            <bitfield mask="0x00000010" name="SRCON1F" />
            <bitfield mask="0x00000020" name="SRCON1F" />
            <bitfield mask="0x00000040" name="SRCON1F" />
            <bitfield mask="0x00000080" name="SRCON1F" />
            <bitfield mask="0x00000100" name="SRCON1F" />
            <bitfield mask="0x00000200" name="SRCON1F" />
            <bitfield mask="0x00000400" name="SRCON1F" />
            <bitfield mask="0x00000800" name="SRCON1F" />
            <bitfield mask="0x00001000" name="SRCON1F" />
            <bitfield mask="0x00002000" name="SRCON1F" />
            <bitfield mask="0x00004000" name="SRCON1F" />
            <bitfield mask="0x00008000" name="SRCON1F" />
         </register>
      </register-group>
      <value-group caption="Change Notification Style bit" name="CNCONA__EDGEDETECT">
         <value caption="Edge Style. Detect edge transitions (CNFx used for CN Event)." name="" value="0x1" />
         <value caption="Mismatch Style. Detect change from last PORTx read (CNSTATx used for CN Event)." name="" value="0x0" />
      </value-group>
      <value-group caption="Change Notice Control ON bit" name="CNCONA__ON">
         <value caption="CN is enabled" name="" value="0x1" />
         <value caption="CN is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Change Notification Style bit" name="CNCONB__EDGEDETECT">
         <value caption="Edge Style. Detect edge transitions (CNFx used for CN Event)." name="" value="0x1" />
         <value caption="Mismatch Style. Detect change from last PORTx read (CNSTATx used for CN Event)." name="" value="0x0" />
      </value-group>
      <value-group caption="Change Notice Control ON bit" name="CNCONB__ON">
         <value caption="CN is enabled" name="" value="0x1" />
         <value caption="CN is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Change Notification Style bit" name="CNCONC__EDGEDETECT">
         <value caption="Edge Style. Detect edge transitions (CNFx used for CN Event)." name="" value="0x1" />
         <value caption="Mismatch Style. Detect change from last PORTx read (CNSTATx used for CN Event)." name="" value="0x0" />
      </value-group>
      <value-group caption="Change Notice Control ON bit" name="CNCONC__ON">
         <value caption="CN is enabled" name="" value="0x1" />
         <value caption="CN is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Change Notification Style bit" name="CNCOND__EDGEDETECT">
         <value caption="Edge Style. Detect edge transitions (CNFx used for CN Event)." name="" value="0x1" />
         <value caption="Mismatch Style. Detect change from last PORTx read (CNSTATx used for CN Event)." name="" value="0x0" />
      </value-group>
      <value-group caption="Change Notice Control ON bit" name="CNCOND__ON">
         <value caption="CN is enabled" name="" value="0x1" />
         <value caption="CN is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Change Notification Style bit" name="CNCONE__EDGEDETECT">
         <value caption="Edge Style. Detect edge transitions (CNFx used for CN Event)." name="" value="0x1" />
         <value caption="Mismatch Style. Detect change from last PORTx read (CNSTATx used for CN Event)." name="" value="0x0" />
      </value-group>
      <value-group caption="Change Notice Control ON bit" name="CNCONE__ON">
         <value caption="CN is enabled" name="" value="0x1" />
         <value caption="CN is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Change Notification Style bit" name="CNCONF__EDGEDETECT">
         <value caption="Edge Style. Detect edge transitions (CNFx used for CN Event)." name="" value="0x1" />
         <value caption="Mismatch Style. Detect change from last PORTx read (CNSTATx used for CN Event)." name="" value="0x0" />
      </value-group>
      <value-group caption="Change Notice Control ON bit" name="CNCONF__ON">
         <value caption="CN is enabled" name="" value="0x1" />
         <value caption="CN is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Change Notification Style bit" name="CNCONG__EDGEDETECT">
         <value caption="Edge Style. Detect edge transitions (CNFx used for CN Event)." name="" value="0x1" />
         <value caption="Mismatch Style. Detect change from last PORTx read (CNSTATx used for CN Event)." name="" value="0x0" />
      </value-group>
      <value-group caption="Change Notice Control ON bit" name="CNCONG__ON">
         <value caption="CN is enabled" name="" value="0x1" />
         <value caption="CN is disabled" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="02511" name="HLVD" version="">
      <register-group name="HLVD">
         <register caption="High/Low-Voltage Detect Control Register" name="HLVDCON" offset="0x0" rw="RW" size="4">
            <bitfield caption="High/Low-Voltage Detection Limit Select bits" mask="0x0000000F" name="HLVDL" values="HLVDCON__HLVDL" />
            <bitfield caption="Disable HLVD Output bit" mask="0x00000080" name="DISOUT" values="HLVDCON__DISOUT" />
            <bitfield caption="High/Low-Voltage Detection Event Status bit" mask="0x00000100" name="HLEVT" values="HLVDCON__HLEVT" />
            <bitfield caption="Band Gap Reference Voltages Stable Status bit" mask="0x00000400" name="BGVST" values="HLVDCON__BGVST" />
            <bitfield caption="Voltage Change Direction Select bit" mask="0x00000800" name="VDIR" values="HLVDCON__VDIR" />
            <bitfield caption="HLVD Module Enable bit" mask="0x00008000" name="ON" values="HLVDCON__ON" />
         </register>
      </register-group>
      <value-group caption="High/Low-Voltage Detection Limit Select bits" name="HLVDCON__HLVDL">
         <value caption="1.2V (Selects external LVDIN pin)" name="" value="0xf" />
         <value caption="2.4V" name="" value="0xa" />
         <value caption="2.5V" name="" value="0x9" />
         <value caption="2.69V" name="" value="0x8" />
         <value caption="2.791V" name="" value="0x7" />
         <value caption="3.0V" name="" value="0x6" />
         <value caption="3.288V" name="" value="0x5" />
         <value caption="3.529V" name="" value="0x4" />
      </value-group>
      <value-group caption="Disable HLVD Output bit" name="HLVDCON__DISOUT">
         <value caption="Enable output of HLVD Comparator. Once set, can only be cleared by setting the ON bit to 0." name="" value="0x1" />
         <value caption="Disable output of HLVD Comparator (default Reset value)." name="" value="0x0" />
      </value-group>
      <value-group caption="High/Low-Voltage Detection Event Status bit" name="HLVDCON__HLEVT">
         <value caption="Indicates HLVD Event is active" name="" value="0x1" />
         <value caption="Indicates HLVD Event is not active" name="" value="0x0" />
      </value-group>
      <value-group caption="Band Gap Reference Voltages Stable Status bit" name="HLVDCON__BGVST">
         <value caption="Indicates internal band gap voltage references is stable" name="" value="0x1" />
         <value caption="Indicates internal band gap voltage reference is not stable" name="" value="0x0" />
      </value-group>
      <value-group caption="Voltage Change Direction Select bit" name="HLVDCON__VDIR">
         <value caption="Event occurs when voltage equals or exceeds the trip point (HLVDL)" name="" value="0x1" />
         <value caption="Event occurs when voltage equals or falls below the trip point (HLVDL)" name="" value="0x0" />
      </value-group>
      <value-group caption="HLVD Module Enable bit" name="HLVDCON__ON">
         <value caption="HLVD module is enabled" name="" value="0x1" />
         <value caption="HLVD module is disabled" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="01441" name="I2C" version="">
      <register-group name="I2C">
         <register caption="I2C Control Register" name="I2C1CON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Start Condition Enable bit" mask="0x00000001" name="SEN" values="I2C1CON__SEN" />
            <bitfield caption="Repeated Start Condition Enable bit" mask="0x00000002" name="RSEN" values="I2C1CON__RSEN" />
            <bitfield caption="Stop Condition Enable bit" mask="0x00000004" name="PEN" values="I2C1CON__PEN" />
            <bitfield caption="Receive Enable bit" mask="0x00000008" name="RCEN" values="I2C1CON__RCEN" />
            <bitfield caption="Acknowledge Sequence Enable bit" mask="0x00000010" name="ACKEN" values="I2C1CON__ACKEN" />
            <bitfield caption="Acknowledge Data bit" mask="0x00000020" name="ACKDT" values="I2C1CON__ACKDT" />
            <bitfield caption="SCLx Clock Stretch Enable bit" mask="0x00000040" name="STREN" values="I2C1CON__STREN" />
            <bitfield caption="General Call Enable bit" mask="0x00000080" name="GCEN" values="I2C1CON__GCEN" />
            <bitfield caption="SMBus Input Levels bit" mask="0x00000100" name="SMEN" values="I2C1CON__SMEN" />
            <bitfield caption="Disable Slew Rate Control bit" mask="0x00000200" name="DISSLW" values="I2C1CON__DISSLW" />
            <bitfield caption="Strict I 2 C Reserved Address Rule Enable bit" mask="0x00000800" name="STRICT" values="I2C1CON__STRICT" />
            <bitfield caption="SCLx Release Control bit" mask="0x00001000" name="SCLREL" values="I2C1CON__SCLREL" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="I2C1CON__SIDL" />
            <bitfield caption="I2C Enable bit" mask="0x00008000" name="ON" values="I2C1CON__ON" />
            <bitfield caption="Data Hold Enable bit" mask="0x00010000" name="DHEN" values="I2C1CON__DHEN" />
            <bitfield caption="Address Hold Enable bit" mask="0x00020000" name="AHEN" values="I2C1CON__AHEN" />
            <bitfield caption="Slave Mode Bus Collision Detect Enable bit" mask="0x00040000" name="SBCDE" values="I2C1CON__SBCDE" />
            <bitfield caption="SDA Hold Time Selection bit" mask="0x00080000" name="SDAHT" values="I2C1CON__SDAHT" />
            <bitfield caption="Buffer Overwrite Enable bit" mask="0x00100000" name="BOEN" values="I2C1CON__BOEN" />
            <bitfield caption="Start Condition Interrupt Enable bit" mask="0x00200000" name="SCIE" values="I2C1CON__SCIE" />
            <bitfield caption="Stop Condition Interrupt Enable bit" mask="0x00400000" name="PCIE" values="I2C1CON__PCIE" />
         </register>
         <register caption="I2C Control Register" name="I2C2CON" offset="0x200" rw="RW" size="4">
            <bitfield caption="Start Condition Enable bit" mask="0x00000001" name="SEN" values="I2C2CON__SEN" />
            <bitfield caption="Repeated Start Condition Enable bit" mask="0x00000002" name="RSEN" values="I2C2CON__RSEN" />
            <bitfield caption="Stop Condition Enable bit" mask="0x00000004" name="PEN" values="I2C2CON__PEN" />
            <bitfield caption="Receive Enable bit" mask="0x00000008" name="RCEN" values="I2C2CON__RCEN" />
            <bitfield caption="Acknowledge Sequence Enable bit" mask="0x00000010" name="ACKEN" values="I2C2CON__ACKEN" />
            <bitfield caption="Acknowledge Data bit" mask="0x00000020" name="ACKDT" values="I2C2CON__ACKDT" />
            <bitfield caption="SCLx Clock Stretch Enable bit" mask="0x00000040" name="STREN" values="I2C2CON__STREN" />
            <bitfield caption="General Call Enable bit" mask="0x00000080" name="GCEN" values="I2C2CON__GCEN" />
            <bitfield caption="SMBus Input Levels bit" mask="0x00000100" name="SMEN" values="I2C2CON__SMEN" />
            <bitfield caption="Disable Slew Rate Control bit" mask="0x00000200" name="DISSLW" values="I2C2CON__DISSLW" />
            <bitfield caption="Strict I 2 C Reserved Address Rule Enable bit" mask="0x00000800" name="STRICT" values="I2C2CON__STRICT" />
            <bitfield caption="SCLx Release Control bit" mask="0x00001000" name="SCLREL" values="I2C2CON__SCLREL" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="I2C2CON__SIDL" />
            <bitfield caption="I2C Enable bit" mask="0x00008000" name="ON" values="I2C2CON__ON" />
            <bitfield caption="Data Hold Enable bit" mask="0x00010000" name="DHEN" values="I2C2CON__DHEN" />
            <bitfield caption="Address Hold Enable bit" mask="0x00020000" name="AHEN" values="I2C2CON__AHEN" />
            <bitfield caption="Slave Mode Bus Collision Detect Enable bit" mask="0x00040000" name="SBCDE" values="I2C2CON__SBCDE" />
            <bitfield caption="SDA Hold Time Selection bit" mask="0x00080000" name="SDAHT" values="I2C2CON__SDAHT" />
            <bitfield caption="Buffer Overwrite Enable bit" mask="0x00100000" name="BOEN" values="I2C2CON__BOEN" />
            <bitfield caption="Start Condition Interrupt Enable bit" mask="0x00200000" name="SCIE" values="I2C2CON__SCIE" />
            <bitfield caption="Stop Condition Interrupt Enable bit" mask="0x00400000" name="PCIE" values="I2C2CON__PCIE" />
         </register>
         <register caption="I2C Status Register" name="I2C1STAT" offset="0x10" rw="R" size="4">
            <bitfield caption="Transmit Buffer Full Status bit" mask="0x00000001" name="TBF" values="I2C1STAT__TBF" />
            <bitfield caption="Receive Buffer Full Status bit" mask="0x00000002" name="RBF" values="I2C1STAT__RBF" />
            <bitfield caption="Read/Write Information bit" mask="0x00000004" name="R_W" values="I2C1STAT__R_W" />
            <bitfield caption="Start bit" mask="0x00000008" name="S" values="I2C1STAT__S" />
            <bitfield caption="Stop bit" mask="0x00000010" name="P" values="I2C1STAT__P" />
            <bitfield caption="Data/Address bit" mask="0x00000020" name="D_A" values="I2C1STAT__D_A" />
            <bitfield caption="Receive Overflow Flag bit" mask="0x00000040" name="I2COV" values="I2C1STAT__I2COV" />
            <bitfield caption="Write Collision Detect bit" mask="0x00000080" name="IWCOL" values="I2C1STAT__IWCOL" />
            <bitfield caption="10-bit Address Status bit" mask="0x00000100" name="ADD10" values="I2C1STAT__ADD10" />
            <bitfield caption="General Call Status bit" mask="0x00000200" name="GCSTAT" values="I2C1STAT__GCSTAT" />
            <bitfield caption="Master Bus Collision Detect bit" mask="0x00000400" name="BCL" values="I2C1STAT__BCL" />
            <bitfield caption="Acknowledge Time Status bit" mask="0x00002000" name="ACKTIM" values="I2C1STAT__ACKTIM" />
            <bitfield caption="Transmit Status bit" mask="0x00004000" name="TRSTAT" values="I2C1STAT__TRSTAT" />
            <bitfield caption="Acknowledge Status bit" mask="0x00008000" name="ACKSTAT" values="I2C1STAT__ACKSTAT" />
         </register>
         <register caption="I2C Status Register" name="I2C2STAT" offset="0x210" rw="R" size="4">
            <bitfield caption="Transmit Buffer Full Status bit" mask="0x00000001" name="TBF" values="I2C2STAT__TBF" />
            <bitfield caption="Receive Buffer Full Status bit" mask="0x00000002" name="RBF" values="I2C2STAT__RBF" />
            <bitfield caption="Read/Write Information bit" mask="0x00000004" name="R_W" values="I2C2STAT__R_W" />
            <bitfield caption="Start bit" mask="0x00000008" name="S" values="I2C2STAT__S" />
            <bitfield caption="Stop bit" mask="0x00000010" name="P" values="I2C2STAT__P" />
            <bitfield caption="Data/Address bit" mask="0x00000020" name="D_A" values="I2C2STAT__D_A" />
            <bitfield caption="Receive Overflow Flag bit" mask="0x00000040" name="I2COV" values="I2C2STAT__I2COV" />
            <bitfield caption="Write Collision Detect bit" mask="0x00000080" name="IWCOL" values="I2C2STAT__IWCOL" />
            <bitfield caption="10-bit Address Status bit" mask="0x00000100" name="ADD10" values="I2C2STAT__ADD10" />
            <bitfield caption="General Call Status bit" mask="0x00000200" name="GCSTAT" values="I2C2STAT__GCSTAT" />
            <bitfield caption="Master Bus Collision Detect bit" mask="0x00000400" name="BCL" values="I2C2STAT__BCL" />
            <bitfield caption="Acknowledge Time Status bit" mask="0x00002000" name="ACKTIM" values="I2C2STAT__ACKTIM" />
            <bitfield caption="Transmit Status bit" mask="0x00004000" name="TRSTAT" values="I2C2STAT__TRSTAT" />
            <bitfield caption="Acknowledge Status bit" mask="0x00008000" name="ACKSTAT" values="I2C2STAT__ACKSTAT" />
         </register>
         <register caption="" name="I2C1ADD" offset="0x20" rw="RW" size="4">
            <bitfield mask="0x000003FF" name="I2CADD" />
         </register>
         <register caption="" name="I2C2ADD" offset="0x220" rw="RW" size="4">
            <bitfield mask="0x000003FF" name="I2CADD" />
         </register>
         <register caption="" name="I2C1MSK" offset="0x30" rw="RW" size="4">
            <bitfield mask="0x000003FF" name="I2CMSK" />
         </register>
         <register caption="" name="I2C2MSK" offset="0x230" rw="RW" size="4">
            <bitfield mask="0x000003FF" name="I2CMSK" />
         </register>
         <register caption="" name="I2C1BRG" offset="0x40" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="I2CBRG" />
         </register>
         <register caption="" name="I2C2BRG" offset="0x240" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="I2CBRG" />
         </register>
         <register caption="" name="I2C1TRN" offset="0x50" rw="W" size="4">
            <bitfield mask="0x000000FF" name="I2CTRN" />
         </register>
         <register caption="" name="I2C2TRN" offset="0x250" rw="W" size="4">
            <bitfield mask="0x000000FF" name="I2CTRN" />
         </register>
         <register caption="" name="I2C1RCV" offset="0x60" rw="R" size="4">
            <bitfield mask="0x000000FF" name="I2CRCV" />
         </register>
         <register caption="" name="I2C2RCV" offset="0x260" rw="R" size="4">
            <bitfield mask="0x000000FF" name="I2CRCV" />
         </register>
      </register-group>
      <value-group caption="Start Condition Enable bit" name="I2C1CON__SEN">
         <value caption="Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence." name="" value="0x1" />
         <value caption="Start condition not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Repeated Start Condition Enable bit" name="I2C1CON__RSEN">
         <value caption="Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence." name="" value="0x1" />
         <value caption="Repeated Start condition not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop Condition Enable bit" name="I2C1CON__PEN">
         <value caption="Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence." name="" value="0x1" />
         <value caption="Stop condition not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Enable bit" name="I2C1CON__RCEN">
         <value caption="Enables Receive mode for I2C. Hardware clear at end of eighth bit of master receive data byte." name="" value="0x1" />
         <value caption="Receive sequence not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Sequence Enable bit" name="I2C1CON__ACKEN">
         <value caption="Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence." name="" value="0x1" />
         <value caption="Acknowledge sequence not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Data bit" name="I2C1CON__ACKDT">
         <value caption="Send NACK during Acknowledge" name="" value="0x1" />
         <value caption="Send ACK during Acknowledge" name="" value="0x0" />
      </value-group>
      <value-group caption="SCLx Clock Stretch Enable bit" name="I2C1CON__STREN">
         <value caption="Enable software or receive clock stretching" name="" value="0x1" />
         <value caption="Disable software or receive clock stretching" name="" value="0x0" />
      </value-group>
      <value-group caption="General Call Enable bit" name="I2C1CON__GCEN">
         <value caption="Enable interrupt when a general call address is received in the I2CxRSR(module is enabled for reception)" name="" value="0x1" />
         <value caption="General call address is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="SMBus Input Levels bit" name="I2C1CON__SMEN">
         <value caption="Enable I/O pin thresholds compliant with SMBus specification" name="" value="0x1" />
         <value caption="Disable SMBus input thresholds" name="" value="0x0" />
      </value-group>
      <value-group caption="Disable Slew Rate Control bit" name="I2C1CON__DISSLW">
         <value caption="Slew rate control is disabled" name="" value="0x1" />
         <value caption="Slew rate control is enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Strict I 2 C Reserved Address Rule Enable bit" name="I2C1CON__STRICT">
         <value caption="Strict reserved addressing is enforced. Device does not respond to reserved address space or generate addresses in reserved address space." name="" value="0x1" />
         <value caption="Strict I2C Reserved Address Rule is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="SCLx Release Control bit" name="I2C1CON__SCLREL">
         <value caption="Release SCLx clock" name="" value="0x1" />
         <value caption="Hold SCLx clock low (clock stretch)" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="I2C1CON__SIDL">
         <value caption="Discontinue module operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue module operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="I2C Enable bit" name="I2C1CON__ON">
         <value caption="Enables the I2C module and configures the SDA and SCL pins as serial port pins" name="" value="0x1" />
         <value caption="Disables the I2C module; all I2C pins are controlled by PORT functions" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Hold Enable bit" name="I2C1CON__DHEN">
         <value caption="Following the 8th falling edge of SCL for a received data byte; slave hardware clears the SCKREL bit and SCL is held low" name="" value="0x1" />
         <value caption="Data holding is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Address Hold Enable bit" name="I2C1CON__AHEN">
         <value caption="Following the 8th falling edge of SCL for a matching received address byte; SCKREL bit will be cleared and the SCL will be held low." name="" value="0x1" />
         <value caption="Address holding is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Slave Mode Bus Collision Detect Enable bit" name="I2C1CON__SBCDE">
         <value caption="Enable slave bus collision interrupts" name="" value="0x1" />
         <value caption="Slave bus collision interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="SDA Hold Time Selection bit" name="I2C1CON__SDAHT">
         <value caption="Minimum of 300 ns hold time on SDA after the falling edge of SCL" name="" value="0x1" />
         <value caption="Minimum of 100 ns hold time on SDA after the falling edge of SCL" name="" value="0x0" />
      </value-group>
      <value-group caption="Buffer Overwrite Enable bit" name="I2C1CON__BOEN">
         <value caption="I2CxRCV is updated and" name="" value="0x1" />
         <value caption="I2CxRCV is only updated when the I2COV bit (I2CxSTAT) is clear" name="" value="0x0" />
      </value-group>
      <value-group caption="Start Condition Interrupt Enable bit" name="I2C1CON__SCIE">
         <value caption="Enable interrupt on detection of Start or Restart conditions" name="" value="0x1" />
         <value caption="Start detection interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop Condition Interrupt Enable bit" name="I2C1CON__PCIE">
         <value caption="Enable interrupt on detection of Stop condition" name="" value="0x1" />
         <value caption="Stop detection interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Start Condition Enable bit" name="I2C2CON__SEN">
         <value caption="Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence." name="" value="0x1" />
         <value caption="Start condition not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Repeated Start Condition Enable bit" name="I2C2CON__RSEN">
         <value caption="Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence." name="" value="0x1" />
         <value caption="Repeated Start condition not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop Condition Enable bit" name="I2C2CON__PEN">
         <value caption="Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence." name="" value="0x1" />
         <value caption="Stop condition not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Enable bit" name="I2C2CON__RCEN">
         <value caption="Enables Receive mode for I2C. Hardware clear at end of eighth bit of master receive data byte." name="" value="0x1" />
         <value caption="Receive sequence not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Sequence Enable bit" name="I2C2CON__ACKEN">
         <value caption="Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence." name="" value="0x1" />
         <value caption="Acknowledge sequence not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Data bit" name="I2C2CON__ACKDT">
         <value caption="Send NACK during Acknowledge" name="" value="0x1" />
         <value caption="Send ACK during Acknowledge" name="" value="0x0" />
      </value-group>
      <value-group caption="SCLx Clock Stretch Enable bit" name="I2C2CON__STREN">
         <value caption="Enable software or receive clock stretching" name="" value="0x1" />
         <value caption="Disable software or receive clock stretching" name="" value="0x0" />
      </value-group>
      <value-group caption="General Call Enable bit" name="I2C2CON__GCEN">
         <value caption="Enable interrupt when a general call address is received in the I2CxRSR(module is enabled for reception)" name="" value="0x1" />
         <value caption="General call address is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="SMBus Input Levels bit" name="I2C2CON__SMEN">
         <value caption="Enable I/O pin thresholds compliant with SMBus specification" name="" value="0x1" />
         <value caption="Disable SMBus input thresholds" name="" value="0x0" />
      </value-group>
      <value-group caption="Disable Slew Rate Control bit" name="I2C2CON__DISSLW">
         <value caption="Slew rate control is disabled" name="" value="0x1" />
         <value caption="Slew rate control is enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Strict I 2 C Reserved Address Rule Enable bit" name="I2C2CON__STRICT">
         <value caption="Strict reserved addressing is enforced. Device does not respond to reserved address space or generate addresses in reserved address space." name="" value="0x1" />
         <value caption="Strict I2C Reserved Address Rule is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="SCLx Release Control bit" name="I2C2CON__SCLREL">
         <value caption="Release SCLx clock" name="" value="0x1" />
         <value caption="Hold SCLx clock low (clock stretch)" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="I2C2CON__SIDL">
         <value caption="Discontinue module operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue module operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="I2C Enable bit" name="I2C2CON__ON">
         <value caption="Enables the I2C module and configures the SDA and SCL pins as serial port pins" name="" value="0x1" />
         <value caption="Disables the I2C module; all I2C pins are controlled by PORT functions" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Hold Enable bit" name="I2C2CON__DHEN">
         <value caption="Following the 8th falling edge of SCL for a received data byte; slave hardware clears the SCKREL bit and SCL is held low" name="" value="0x1" />
         <value caption="Data holding is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Address Hold Enable bit" name="I2C2CON__AHEN">
         <value caption="Following the 8th falling edge of SCL for a matching received address byte; SCKREL bit will be cleared and the SCL will be held low." name="" value="0x1" />
         <value caption="Address holding is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Slave Mode Bus Collision Detect Enable bit" name="I2C2CON__SBCDE">
         <value caption="Enable slave bus collision interrupts" name="" value="0x1" />
         <value caption="Slave bus collision interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="SDA Hold Time Selection bit" name="I2C2CON__SDAHT">
         <value caption="Minimum of 300 ns hold time on SDA after the falling edge of SCL" name="" value="0x1" />
         <value caption="Minimum of 100 ns hold time on SDA after the falling edge of SCL" name="" value="0x0" />
      </value-group>
      <value-group caption="Buffer Overwrite Enable bit" name="I2C2CON__BOEN">
         <value caption="I2CxRCV is updated and" name="" value="0x1" />
         <value caption="I2CxRCV is only updated when the I2COV bit (I2CxSTAT) is clear" name="" value="0x0" />
      </value-group>
      <value-group caption="Start Condition Interrupt Enable bit" name="I2C2CON__SCIE">
         <value caption="Enable interrupt on detection of Start or Restart conditions" name="" value="0x1" />
         <value caption="Start detection interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop Condition Interrupt Enable bit" name="I2C2CON__PCIE">
         <value caption="Enable interrupt on detection of Stop condition" name="" value="0x1" />
         <value caption="Stop detection interrupts are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Buffer Full Status bit" name="I2C1STAT__TBF">
         <value caption="Transmit in progress" name="" value="0x1" />
         <value caption="Transmit complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Full Status bit" name="I2C1STAT__RBF">
         <value caption="Receive complete" name="" value="0x1" />
         <value caption="Receive not complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Read/Write Information bit" name="I2C1STAT__R_W">
         <value caption="Read indicates data transfer is output from slave" name="" value="0x1" />
         <value caption="Write indicates data transfer is input to slave" name="" value="0x0" />
      </value-group>
      <value-group caption="Start bit" name="I2C1STAT__S">
         <value caption="Indicates that a Start (or Repeated Start) bit has been detected last" name="" value="0x1" />
         <value caption="Start bit was not detected last" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop bit" name="I2C1STAT__P">
         <value caption="Indicates that a Stop bit has been detected last" name="" value="0x1" />
         <value caption="Stop bit was not detected last" name="" value="0x0" />
      </value-group>
      <value-group caption="Data/Address bit" name="I2C1STAT__D_A">
         <value caption="Indicates that the last byte received was data" name="" value="0x1" />
         <value caption="Indicates that the last byte received was device address" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Overflow Flag bit" name="I2C1STAT__I2COV">
         <value caption="A byte was received while the I2CxRCV register is still holding the previous byte" name="" value="0x1" />
         <value caption="No overflow" name="" value="0x0" />
      </value-group>
      <value-group caption="Write Collision Detect bit" name="I2C1STAT__IWCOL">
         <value caption="An attempt to write the I2CxTRN register failed because the I2C module is busy" name="" value="0x1" />
         <value caption="No collision" name="" value="0x0" />
      </value-group>
      <value-group caption="10-bit Address Status bit" name="I2C1STAT__ADD10">
         <value caption="10-bit address was matched" name="" value="0x1" />
         <value caption="10-bit address was not matched" name="" value="0x0" />
      </value-group>
      <value-group caption="General Call Status bit" name="I2C1STAT__GCSTAT">
         <value caption="General call address was received" name="" value="0x1" />
         <value caption="General call address was not received" name="" value="0x0" />
      </value-group>
      <value-group caption="Master Bus Collision Detect bit" name="I2C1STAT__BCL">
         <value caption="A bus collision has been detected during a master operation" name="" value="0x1" />
         <value caption="No collision" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Time Status bit" name="I2C1STAT__ACKTIM">
         <value caption="I2C bus is in an Acknowledge sequence" name="" value="0x1" />
         <value caption="Not an Acknowledge sequence" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Status bit" name="I2C1STAT__TRSTAT">
         <value caption="Master transmit is in progress (8 bits + ACK)" name="" value="0x1" />
         <value caption="Master transmit is not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Status bit" name="I2C1STAT__ACKSTAT">
         <value caption="NACK received from slave" name="" value="0x1" />
         <value caption="ACK received from slave" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Buffer Full Status bit" name="I2C2STAT__TBF">
         <value caption="Transmit in progress" name="" value="0x1" />
         <value caption="Transmit complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Full Status bit" name="I2C2STAT__RBF">
         <value caption="Receive complete" name="" value="0x1" />
         <value caption="Receive not complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Read/Write Information bit" name="I2C2STAT__R_W">
         <value caption="Read indicates data transfer is output from slave" name="" value="0x1" />
         <value caption="Write indicates data transfer is input to slave" name="" value="0x0" />
      </value-group>
      <value-group caption="Start bit" name="I2C2STAT__S">
         <value caption="Indicates that a Start (or Repeated Start) bit has been detected last" name="" value="0x1" />
         <value caption="Start bit was not detected last" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop bit" name="I2C2STAT__P">
         <value caption="Indicates that a Stop bit has been detected last" name="" value="0x1" />
         <value caption="Stop bit was not detected last" name="" value="0x0" />
      </value-group>
      <value-group caption="Data/Address bit" name="I2C2STAT__D_A">
         <value caption="Indicates that the last byte received was data" name="" value="0x1" />
         <value caption="Indicates that the last byte received was device address" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Overflow Flag bit" name="I2C2STAT__I2COV">
         <value caption="A byte was received while the I2CxRCV register is still holding the previous byte" name="" value="0x1" />
         <value caption="No overflow" name="" value="0x0" />
      </value-group>
      <value-group caption="Write Collision Detect bit" name="I2C2STAT__IWCOL">
         <value caption="An attempt to write the I2CxTRN register failed because the I2C module is busy" name="" value="0x1" />
         <value caption="No collision" name="" value="0x0" />
      </value-group>
      <value-group caption="10-bit Address Status bit" name="I2C2STAT__ADD10">
         <value caption="10-bit address was matched" name="" value="0x1" />
         <value caption="10-bit address was not matched" name="" value="0x0" />
      </value-group>
      <value-group caption="General Call Status bit" name="I2C2STAT__GCSTAT">
         <value caption="General call address was received" name="" value="0x1" />
         <value caption="General call address was not received" name="" value="0x0" />
      </value-group>
      <value-group caption="Master Bus Collision Detect bit" name="I2C2STAT__BCL">
         <value caption="A bus collision has been detected during a master operation" name="" value="0x1" />
         <value caption="No collision" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Time Status bit" name="I2C2STAT__ACKTIM">
         <value caption="I2C bus is in an Acknowledge sequence" name="" value="0x1" />
         <value caption="Not an Acknowledge sequence" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Status bit" name="I2C2STAT__TRSTAT">
         <value caption="Master transmit is in progress (8 bits + ACK)" name="" value="0x1" />
         <value caption="Master transmit is not in progress" name="" value="0x0" />
      </value-group>
      <value-group caption="Acknowledge Status bit" name="I2C2STAT__ACKSTAT">
         <value caption="NACK received from slave" name="" value="0x1" />
         <value caption="ACK received from slave" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="00740" name="ICAP" version="1">
      <register-group name="ICAP">
         <register caption="Input Capture x Control Register" name="IC1CON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Input Capture Mode Select bits" mask="0x00000007" name="ICM" values="IC1CON__ICM" />
            <bitfield caption="Input Capture Buffer Not Empty Status bit" mask="0x00000008" name="ICBNE" values="IC1CON__ICBNE" />
            <bitfield caption="Input Capture Overflow Status Flag bit" mask="0x00000010" name="ICOV" values="IC1CON__ICOV" />
            <bitfield caption="Interrupt Control bits" mask="0x00000060" name="ICI" values="IC1CON__ICI" />
            <bitfield caption="Timer Select bit" mask="0x00000080" name="ICTMR" values="IC1CON__ICTMR" />
            <bitfield caption="32-bit Capture Select bit" mask="0x00000100" name="C32" values="IC1CON__C32" />
            <bitfield caption="First Capture Edge Select bit" mask="0x00000200" name="FEDGE" values="IC1CON__FEDGE" />
            <bitfield caption="Stop in Idle Control bit" mask="0x00002000" name="SIDL" values="IC1CON__SIDL" />
            <bitfield caption="Input Capture Module Enable bit" mask="0x00008000" name="ON" values="IC1CON__ON" />
         </register>
         <register caption="Input Capture x Control Register" name="IC2CON" offset="0x200" rw="RW" size="4">
            <bitfield caption="Input Capture Mode Select bits" mask="0x00000007" name="ICM" values="IC2CON__ICM" />
            <bitfield caption="Input Capture Buffer Not Empty Status bit" mask="0x00000008" name="ICBNE" values="IC2CON__ICBNE" />
            <bitfield caption="Input Capture Overflow Status Flag bit" mask="0x00000010" name="ICOV" values="IC2CON__ICOV" />
            <bitfield caption="Interrupt Control bits" mask="0x00000060" name="ICI" values="IC2CON__ICI" />
            <bitfield caption="Timer Select bit" mask="0x00000080" name="ICTMR" values="IC2CON__ICTMR" />
            <bitfield caption="32-bit Capture Select bit" mask="0x00000100" name="C32" values="IC2CON__C32" />
            <bitfield caption="First Capture Edge Select bit" mask="0x00000200" name="FEDGE" values="IC2CON__FEDGE" />
            <bitfield caption="Stop in Idle Control bit" mask="0x00002000" name="SIDL" values="IC2CON__SIDL" />
            <bitfield caption="Input Capture Module Enable bit" mask="0x00008000" name="ON" values="IC2CON__ON" />
         </register>
         <register caption="Input Capture x Control Register" name="IC3CON" offset="0x400" rw="RW" size="4">
            <bitfield caption="Input Capture Mode Select bits" mask="0x00000007" name="ICM" values="IC3CON__ICM" />
            <bitfield caption="Input Capture Buffer Not Empty Status bit" mask="0x00000008" name="ICBNE" values="IC3CON__ICBNE" />
            <bitfield caption="Input Capture Overflow Status Flag bit" mask="0x00000010" name="ICOV" values="IC3CON__ICOV" />
            <bitfield caption="Interrupt Control bits" mask="0x00000060" name="ICI" values="IC3CON__ICI" />
            <bitfield caption="Timer Select bit" mask="0x00000080" name="ICTMR" values="IC3CON__ICTMR" />
            <bitfield caption="32-bit Capture Select bit" mask="0x00000100" name="C32" values="IC3CON__C32" />
            <bitfield caption="First Capture Edge Select bit" mask="0x00000200" name="FEDGE" values="IC3CON__FEDGE" />
            <bitfield caption="Stop in Idle Control bit" mask="0x00002000" name="SIDL" values="IC3CON__SIDL" />
            <bitfield caption="Input Capture Module Enable bit" mask="0x00008000" name="ON" values="IC3CON__ON" />
         </register>
         <register caption="Input Capture x Control Register" name="IC4CON" offset="0x600" rw="RW" size="4">
            <bitfield caption="Input Capture Mode Select bits" mask="0x00000007" name="ICM" values="IC4CON__ICM" />
            <bitfield caption="Input Capture Buffer Not Empty Status bit" mask="0x00000008" name="ICBNE" values="IC4CON__ICBNE" />
            <bitfield caption="Input Capture Overflow Status Flag bit" mask="0x00000010" name="ICOV" values="IC4CON__ICOV" />
            <bitfield caption="Interrupt Control bits" mask="0x00000060" name="ICI" values="IC4CON__ICI" />
            <bitfield caption="Timer Select bit" mask="0x00000080" name="ICTMR" values="IC4CON__ICTMR" />
            <bitfield caption="32-bit Capture Select bit" mask="0x00000100" name="C32" values="IC4CON__C32" />
            <bitfield caption="First Capture Edge Select bit" mask="0x00000200" name="FEDGE" values="IC4CON__FEDGE" />
            <bitfield caption="Stop in Idle Control bit" mask="0x00002000" name="SIDL" values="IC4CON__SIDL" />
            <bitfield caption="Input Capture Module Enable bit" mask="0x00008000" name="ON" values="IC4CON__ON" />
         </register>
         <register caption="Input Capture x Control Register" name="IC5CON" offset="0x800" rw="RW" size="4">
            <bitfield caption="Input Capture Mode Select bits" mask="0x00000007" name="ICM" values="IC5CON__ICM" />
            <bitfield caption="Input Capture Buffer Not Empty Status bit" mask="0x00000008" name="ICBNE" values="IC5CON__ICBNE" />
            <bitfield caption="Input Capture Overflow Status Flag bit" mask="0x00000010" name="ICOV" values="IC5CON__ICOV" />
            <bitfield caption="Interrupt Control bits" mask="0x00000060" name="ICI" values="IC5CON__ICI" />
            <bitfield caption="Timer Select bit" mask="0x00000080" name="ICTMR" values="IC5CON__ICTMR" />
            <bitfield caption="32-bit Capture Select bit" mask="0x00000100" name="C32" values="IC5CON__C32" />
            <bitfield caption="First Capture Edge Select bit" mask="0x00000200" name="FEDGE" values="IC5CON__FEDGE" />
            <bitfield caption="Stop in Idle Control bit" mask="0x00002000" name="SIDL" values="IC5CON__SIDL" />
            <bitfield caption="Input Capture Module Enable bit" mask="0x00008000" name="ON" values="IC5CON__ON" />
         </register>
         <register caption="Input Capture x Control Register" name="IC6CON" offset="0xa00" rw="RW" size="4">
            <bitfield caption="Input Capture Mode Select bits" mask="0x00000007" name="ICM" values="IC6CON__ICM" />
            <bitfield caption="Input Capture Buffer Not Empty Status bit" mask="0x00000008" name="ICBNE" values="IC6CON__ICBNE" />
            <bitfield caption="Input Capture Overflow Status Flag bit" mask="0x00000010" name="ICOV" values="IC6CON__ICOV" />
            <bitfield caption="Interrupt Control bits" mask="0x00000060" name="ICI" values="IC6CON__ICI" />
            <bitfield caption="Timer Select bit" mask="0x00000080" name="ICTMR" values="IC6CON__ICTMR" />
            <bitfield caption="32-bit Capture Select bit" mask="0x00000100" name="C32" values="IC6CON__C32" />
            <bitfield caption="First Capture Edge Select bit" mask="0x00000200" name="FEDGE" values="IC6CON__FEDGE" />
            <bitfield caption="Stop in Idle Control bit" mask="0x00002000" name="SIDL" values="IC6CON__SIDL" />
            <bitfield caption="Input Capture Module Enable bit" mask="0x00008000" name="ON" values="IC6CON__ON" />
         </register>
         <register caption="Input Capture x Control Register" name="IC7CON" offset="0xc00" rw="RW" size="4">
            <bitfield caption="Input Capture Mode Select bits" mask="0x00000007" name="ICM" values="IC7CON__ICM" />
            <bitfield caption="Input Capture Buffer Not Empty Status bit" mask="0x00000008" name="ICBNE" values="IC7CON__ICBNE" />
            <bitfield caption="Input Capture Overflow Status Flag bit" mask="0x00000010" name="ICOV" values="IC7CON__ICOV" />
            <bitfield caption="Interrupt Control bits" mask="0x00000060" name="ICI" values="IC7CON__ICI" />
            <bitfield caption="Timer Select bit" mask="0x00000080" name="ICTMR" values="IC7CON__ICTMR" />
            <bitfield caption="32-bit Capture Select bit" mask="0x00000100" name="C32" values="IC7CON__C32" />
            <bitfield caption="First Capture Edge Select bit" mask="0x00000200" name="FEDGE" values="IC7CON__FEDGE" />
            <bitfield caption="Stop in Idle Control bit" mask="0x00002000" name="SIDL" values="IC7CON__SIDL" />
            <bitfield caption="Input Capture Module Enable bit" mask="0x00008000" name="ON" values="IC7CON__ON" />
         </register>
         <register caption="Input Capture x Control Register" name="IC8CON" offset="0xe00" rw="RW" size="4">
            <bitfield caption="Input Capture Mode Select bits" mask="0x00000007" name="ICM" values="IC8CON__ICM" />
            <bitfield caption="Input Capture Buffer Not Empty Status bit" mask="0x00000008" name="ICBNE" values="IC8CON__ICBNE" />
            <bitfield caption="Input Capture Overflow Status Flag bit" mask="0x00000010" name="ICOV" values="IC8CON__ICOV" />
            <bitfield caption="Interrupt Control bits" mask="0x00000060" name="ICI" values="IC8CON__ICI" />
            <bitfield caption="Timer Select bit" mask="0x00000080" name="ICTMR" values="IC8CON__ICTMR" />
            <bitfield caption="32-bit Capture Select bit" mask="0x00000100" name="C32" values="IC8CON__C32" />
            <bitfield caption="First Capture Edge Select bit" mask="0x00000200" name="FEDGE" values="IC8CON__FEDGE" />
            <bitfield caption="Stop in Idle Control bit" mask="0x00002000" name="SIDL" values="IC8CON__SIDL" />
            <bitfield caption="Input Capture Module Enable bit" mask="0x00008000" name="ON" values="IC8CON__ON" />
         </register>
         <register caption="Input Capture x Control Register" name="IC9CON" offset="0x1000" rw="RW" size="4">
            <bitfield caption="Input Capture Mode Select bits" mask="0x00000007" name="ICM" values="IC9CON__ICM" />
            <bitfield caption="Input Capture Buffer Not Empty Status bit" mask="0x00000008" name="ICBNE" values="IC9CON__ICBNE" />
            <bitfield caption="Input Capture Overflow Status Flag bit" mask="0x00000010" name="ICOV" values="IC9CON__ICOV" />
            <bitfield caption="Interrupt Control bits" mask="0x00000060" name="ICI" values="IC9CON__ICI" />
            <bitfield caption="Timer Select bit" mask="0x00000080" name="ICTMR" values="IC9CON__ICTMR" />
            <bitfield caption="32-bit Capture Select bit" mask="0x00000100" name="C32" values="IC9CON__C32" />
            <bitfield caption="First Capture Edge Select bit" mask="0x00000200" name="FEDGE" values="IC9CON__FEDGE" />
            <bitfield caption="Stop in Idle Control bit" mask="0x00002000" name="SIDL" values="IC9CON__SIDL" />
            <bitfield caption="Input Capture Module Enable bit" mask="0x00008000" name="ON" values="IC9CON__ON" />
         </register>
         <register caption="" name="IC1BUF" offset="0x10" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="IC1BUF" />
         </register>
         <register caption="" name="IC2BUF" offset="0x210" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="IC2BUF" />
         </register>
         <register caption="" name="IC3BUF" offset="0x410" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="IC3BUF" />
         </register>
         <register caption="" name="IC4BUF" offset="0x610" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="IC4BUF" />
         </register>
         <register caption="" name="IC5BUF" offset="0x810" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="IC5BUF" />
         </register>
         <register caption="" name="IC6BUF" offset="0xa10" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="IC6BUF" />
         </register>
         <register caption="" name="IC7BUF" offset="0xc10" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="IC7BUF" />
         </register>
         <register caption="" name="IC8BUF" offset="0xe10" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="IC8BUF" />
         </register>
         <register caption="" name="IC9BUF" offset="0x1010" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="IC9BUF" />
         </register>
      </register-group>
      <value-group caption="Input Capture Mode Select bits" name="IC1CON__ICM">
         <value caption="Interrupt-Only mode (only supported while in Sleep mode or Idle mode)" name="" value="0x7" />
         <value caption="Simple Capture Event mode every edge" name="" value="0x6" />
         <value caption="Prescaled Capture Event mode every sixteenth rising edge" name="" value="0x5" />
         <value caption="Prescaled Capture Event mode every fourth rising edge" name="" value="0x4" />
         <value caption="Simple Capture Event mode every rising edge" name="" value="0x3" />
         <value caption="Simple Capture Event mode every falling edge" name="" value="0x2" />
         <value caption="Edge Detect mode every edge (rising and falling)" name="" value="0x1" />
         <value caption="Input Capture module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Buffer Not Empty Status bit" name="IC1CON__ICBNE">
         <value caption="Input capture buffer is not empty; at least one more capture value can be read" name="" value="0x1" />
         <value caption="Input capture buffer is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Overflow Status Flag bit" name="IC1CON__ICOV">
         <value caption="Input capture overflow is occurred" name="" value="0x1" />
         <value caption="No input capture overflow is occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt Control bits" name="IC1CON__ICI">
         <value caption="Interrupt on every fourth capture event" name="" value="0x3" />
         <value caption="Interrupt on every third capture event" name="" value="0x2" />
         <value caption="Interrupt on every second capture event" name="" value="0x1" />
         <value caption="Interrupt on every capture event" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Select bit" name="IC1CON__ICTMR">
         <value caption="Timery is the counter source for capture" name="" value="0x0" />
         <value caption="Timerx is the counter source for capture" name="" value="0x1" />
      </value-group>
      <value-group caption="32-bit Capture Select bit" name="IC1CON__C32">
         <value caption="32-bit timer resource capture" name="" value="0x1" />
         <value caption="16-bit timer resource capture" name="" value="0x0" />
      </value-group>
      <value-group caption="First Capture Edge Select bit" name="IC1CON__FEDGE">
         <value caption="Capture rising edge first" name="" value="0x1" />
         <value caption="Capture falling edge first" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Control bit" name="IC1CON__SIDL">
         <value caption="Halt in CPU Idle mode" name="" value="0x1" />
         <value caption="Continue to operate in CPU Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Module Enable bit" name="IC1CON__ON">
         <value caption="Module is enabled" name="" value="0x1" />
         <value caption="Disable and reset module" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Mode Select bits" name="IC2CON__ICM">
         <value caption="Interrupt-Only mode (only supported while in Sleep mode or Idle mode)" name="" value="0x7" />
         <value caption="Simple Capture Event mode every edge" name="" value="0x6" />
         <value caption="Prescaled Capture Event mode every sixteenth rising edge" name="" value="0x5" />
         <value caption="Prescaled Capture Event mode every fourth rising edge" name="" value="0x4" />
         <value caption="Simple Capture Event mode every rising edge" name="" value="0x3" />
         <value caption="Simple Capture Event mode every falling edge" name="" value="0x2" />
         <value caption="Edge Detect mode every edge (rising and falling)" name="" value="0x1" />
         <value caption="Input Capture module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Buffer Not Empty Status bit" name="IC2CON__ICBNE">
         <value caption="Input capture buffer is not empty; at least one more capture value can be read" name="" value="0x1" />
         <value caption="Input capture buffer is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Overflow Status Flag bit" name="IC2CON__ICOV">
         <value caption="Input capture overflow is occurred" name="" value="0x1" />
         <value caption="No input capture overflow is occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt Control bits" name="IC2CON__ICI">
         <value caption="Interrupt on every fourth capture event" name="" value="0x3" />
         <value caption="Interrupt on every third capture event" name="" value="0x2" />
         <value caption="Interrupt on every second capture event" name="" value="0x1" />
         <value caption="Interrupt on every capture event" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Select bit" name="IC2CON__ICTMR">
         <value caption="Timery is the counter source for capture" name="" value="0x0" />
         <value caption="Timerx is the counter source for capture" name="" value="0x1" />
      </value-group>
      <value-group caption="32-bit Capture Select bit" name="IC2CON__C32">
         <value caption="32-bit timer resource capture" name="" value="0x1" />
         <value caption="16-bit timer resource capture" name="" value="0x0" />
      </value-group>
      <value-group caption="First Capture Edge Select bit" name="IC2CON__FEDGE">
         <value caption="Capture rising edge first" name="" value="0x1" />
         <value caption="Capture falling edge first" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Control bit" name="IC2CON__SIDL">
         <value caption="Halt in CPU Idle mode" name="" value="0x1" />
         <value caption="Continue to operate in CPU Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Module Enable bit" name="IC2CON__ON">
         <value caption="Module is enabled" name="" value="0x1" />
         <value caption="Disable and reset module" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Mode Select bits" name="IC3CON__ICM">
         <value caption="Interrupt-Only mode (only supported while in Sleep mode or Idle mode)" name="" value="0x7" />
         <value caption="Simple Capture Event mode every edge" name="" value="0x6" />
         <value caption="Prescaled Capture Event mode every sixteenth rising edge" name="" value="0x5" />
         <value caption="Prescaled Capture Event mode every fourth rising edge" name="" value="0x4" />
         <value caption="Simple Capture Event mode every rising edge" name="" value="0x3" />
         <value caption="Simple Capture Event mode every falling edge" name="" value="0x2" />
         <value caption="Edge Detect mode every edge (rising and falling)" name="" value="0x1" />
         <value caption="Input Capture module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Buffer Not Empty Status bit" name="IC3CON__ICBNE">
         <value caption="Input capture buffer is not empty; at least one more capture value can be read" name="" value="0x1" />
         <value caption="Input capture buffer is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Overflow Status Flag bit" name="IC3CON__ICOV">
         <value caption="Input capture overflow is occurred" name="" value="0x1" />
         <value caption="No input capture overflow is occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt Control bits" name="IC3CON__ICI">
         <value caption="Interrupt on every fourth capture event" name="" value="0x3" />
         <value caption="Interrupt on every third capture event" name="" value="0x2" />
         <value caption="Interrupt on every second capture event" name="" value="0x1" />
         <value caption="Interrupt on every capture event" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Select bit" name="IC3CON__ICTMR">
         <value caption="Timery is the counter source for capture" name="" value="0x0" />
         <value caption="Timerx is the counter source for capture" name="" value="0x1" />
      </value-group>
      <value-group caption="32-bit Capture Select bit" name="IC3CON__C32">
         <value caption="32-bit timer resource capture" name="" value="0x1" />
         <value caption="16-bit timer resource capture" name="" value="0x0" />
      </value-group>
      <value-group caption="First Capture Edge Select bit" name="IC3CON__FEDGE">
         <value caption="Capture rising edge first" name="" value="0x1" />
         <value caption="Capture falling edge first" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Control bit" name="IC3CON__SIDL">
         <value caption="Halt in CPU Idle mode" name="" value="0x1" />
         <value caption="Continue to operate in CPU Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Module Enable bit" name="IC3CON__ON">
         <value caption="Module is enabled" name="" value="0x1" />
         <value caption="Disable and reset module" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Mode Select bits" name="IC4CON__ICM">
         <value caption="Interrupt-Only mode (only supported while in Sleep mode or Idle mode)" name="" value="0x7" />
         <value caption="Simple Capture Event mode every edge" name="" value="0x6" />
         <value caption="Prescaled Capture Event mode every sixteenth rising edge" name="" value="0x5" />
         <value caption="Prescaled Capture Event mode every fourth rising edge" name="" value="0x4" />
         <value caption="Simple Capture Event mode every rising edge" name="" value="0x3" />
         <value caption="Simple Capture Event mode every falling edge" name="" value="0x2" />
         <value caption="Edge Detect mode every edge (rising and falling)" name="" value="0x1" />
         <value caption="Input Capture module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Buffer Not Empty Status bit" name="IC4CON__ICBNE">
         <value caption="Input capture buffer is not empty; at least one more capture value can be read" name="" value="0x1" />
         <value caption="Input capture buffer is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Overflow Status Flag bit" name="IC4CON__ICOV">
         <value caption="Input capture overflow is occurred" name="" value="0x1" />
         <value caption="No input capture overflow is occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt Control bits" name="IC4CON__ICI">
         <value caption="Interrupt on every fourth capture event" name="" value="0x3" />
         <value caption="Interrupt on every third capture event" name="" value="0x2" />
         <value caption="Interrupt on every second capture event" name="" value="0x1" />
         <value caption="Interrupt on every capture event" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Select bit" name="IC4CON__ICTMR">
         <value caption="Timery is the counter source for capture" name="" value="0x0" />
         <value caption="Timerx is the counter source for capture" name="" value="0x1" />
      </value-group>
      <value-group caption="32-bit Capture Select bit" name="IC4CON__C32">
         <value caption="32-bit timer resource capture" name="" value="0x1" />
         <value caption="16-bit timer resource capture" name="" value="0x0" />
      </value-group>
      <value-group caption="First Capture Edge Select bit" name="IC4CON__FEDGE">
         <value caption="Capture rising edge first" name="" value="0x1" />
         <value caption="Capture falling edge first" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Control bit" name="IC4CON__SIDL">
         <value caption="Halt in CPU Idle mode" name="" value="0x1" />
         <value caption="Continue to operate in CPU Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Module Enable bit" name="IC4CON__ON">
         <value caption="Module is enabled" name="" value="0x1" />
         <value caption="Disable and reset module" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Mode Select bits" name="IC5CON__ICM">
         <value caption="Interrupt-Only mode (only supported while in Sleep mode or Idle mode)" name="" value="0x7" />
         <value caption="Simple Capture Event mode every edge" name="" value="0x6" />
         <value caption="Prescaled Capture Event mode every sixteenth rising edge" name="" value="0x5" />
         <value caption="Prescaled Capture Event mode every fourth rising edge" name="" value="0x4" />
         <value caption="Simple Capture Event mode every rising edge" name="" value="0x3" />
         <value caption="Simple Capture Event mode every falling edge" name="" value="0x2" />
         <value caption="Edge Detect mode every edge (rising and falling)" name="" value="0x1" />
         <value caption="Input Capture module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Buffer Not Empty Status bit" name="IC5CON__ICBNE">
         <value caption="Input capture buffer is not empty; at least one more capture value can be read" name="" value="0x1" />
         <value caption="Input capture buffer is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Overflow Status Flag bit" name="IC5CON__ICOV">
         <value caption="Input capture overflow is occurred" name="" value="0x1" />
         <value caption="No input capture overflow is occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt Control bits" name="IC5CON__ICI">
         <value caption="Interrupt on every fourth capture event" name="" value="0x3" />
         <value caption="Interrupt on every third capture event" name="" value="0x2" />
         <value caption="Interrupt on every second capture event" name="" value="0x1" />
         <value caption="Interrupt on every capture event" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Select bit" name="IC5CON__ICTMR">
         <value caption="Timery is the counter source for capture" name="" value="0x0" />
         <value caption="Timerx is the counter source for capture" name="" value="0x1" />
      </value-group>
      <value-group caption="32-bit Capture Select bit" name="IC5CON__C32">
         <value caption="32-bit timer resource capture" name="" value="0x1" />
         <value caption="16-bit timer resource capture" name="" value="0x0" />
      </value-group>
      <value-group caption="First Capture Edge Select bit" name="IC5CON__FEDGE">
         <value caption="Capture rising edge first" name="" value="0x1" />
         <value caption="Capture falling edge first" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Control bit" name="IC5CON__SIDL">
         <value caption="Halt in CPU Idle mode" name="" value="0x1" />
         <value caption="Continue to operate in CPU Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Module Enable bit" name="IC5CON__ON">
         <value caption="Module is enabled" name="" value="0x1" />
         <value caption="Disable and reset module" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Mode Select bits" name="IC6CON__ICM">
         <value caption="Interrupt-Only mode (only supported while in Sleep mode or Idle mode)" name="" value="0x7" />
         <value caption="Simple Capture Event mode every edge" name="" value="0x6" />
         <value caption="Prescaled Capture Event mode every sixteenth rising edge" name="" value="0x5" />
         <value caption="Prescaled Capture Event mode every fourth rising edge" name="" value="0x4" />
         <value caption="Simple Capture Event mode every rising edge" name="" value="0x3" />
         <value caption="Simple Capture Event mode every falling edge" name="" value="0x2" />
         <value caption="Edge Detect mode every edge (rising and falling)" name="" value="0x1" />
         <value caption="Input Capture module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Buffer Not Empty Status bit" name="IC6CON__ICBNE">
         <value caption="Input capture buffer is not empty; at least one more capture value can be read" name="" value="0x1" />
         <value caption="Input capture buffer is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Overflow Status Flag bit" name="IC6CON__ICOV">
         <value caption="Input capture overflow is occurred" name="" value="0x1" />
         <value caption="No input capture overflow is occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt Control bits" name="IC6CON__ICI">
         <value caption="Interrupt on every fourth capture event" name="" value="0x3" />
         <value caption="Interrupt on every third capture event" name="" value="0x2" />
         <value caption="Interrupt on every second capture event" name="" value="0x1" />
         <value caption="Interrupt on every capture event" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Select bit" name="IC6CON__ICTMR">
         <value caption="Timery is the counter source for capture" name="" value="0x0" />
         <value caption="Timerx is the counter source for capture" name="" value="0x1" />
      </value-group>
      <value-group caption="32-bit Capture Select bit" name="IC6CON__C32">
         <value caption="32-bit timer resource capture" name="" value="0x1" />
         <value caption="16-bit timer resource capture" name="" value="0x0" />
      </value-group>
      <value-group caption="First Capture Edge Select bit" name="IC6CON__FEDGE">
         <value caption="Capture rising edge first" name="" value="0x1" />
         <value caption="Capture falling edge first" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Control bit" name="IC6CON__SIDL">
         <value caption="Halt in CPU Idle mode" name="" value="0x1" />
         <value caption="Continue to operate in CPU Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Module Enable bit" name="IC6CON__ON">
         <value caption="Module is enabled" name="" value="0x1" />
         <value caption="Disable and reset module" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Mode Select bits" name="IC7CON__ICM">
         <value caption="Interrupt-Only mode (only supported while in Sleep mode or Idle mode)" name="" value="0x7" />
         <value caption="Simple Capture Event mode every edge" name="" value="0x6" />
         <value caption="Prescaled Capture Event mode every sixteenth rising edge" name="" value="0x5" />
         <value caption="Prescaled Capture Event mode every fourth rising edge" name="" value="0x4" />
         <value caption="Simple Capture Event mode every rising edge" name="" value="0x3" />
         <value caption="Simple Capture Event mode every falling edge" name="" value="0x2" />
         <value caption="Edge Detect mode every edge (rising and falling)" name="" value="0x1" />
         <value caption="Input Capture module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Buffer Not Empty Status bit" name="IC7CON__ICBNE">
         <value caption="Input capture buffer is not empty; at least one more capture value can be read" name="" value="0x1" />
         <value caption="Input capture buffer is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Overflow Status Flag bit" name="IC7CON__ICOV">
         <value caption="Input capture overflow is occurred" name="" value="0x1" />
         <value caption="No input capture overflow is occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt Control bits" name="IC7CON__ICI">
         <value caption="Interrupt on every fourth capture event" name="" value="0x3" />
         <value caption="Interrupt on every third capture event" name="" value="0x2" />
         <value caption="Interrupt on every second capture event" name="" value="0x1" />
         <value caption="Interrupt on every capture event" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Select bit" name="IC7CON__ICTMR">
         <value caption="Timery is the counter source for capture" name="" value="0x0" />
         <value caption="Timerx is the counter source for capture" name="" value="0x1" />
      </value-group>
      <value-group caption="32-bit Capture Select bit" name="IC7CON__C32">
         <value caption="32-bit timer resource capture" name="" value="0x1" />
         <value caption="16-bit timer resource capture" name="" value="0x0" />
      </value-group>
      <value-group caption="First Capture Edge Select bit" name="IC7CON__FEDGE">
         <value caption="Capture rising edge first" name="" value="0x1" />
         <value caption="Capture falling edge first" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Control bit" name="IC7CON__SIDL">
         <value caption="Halt in CPU Idle mode" name="" value="0x1" />
         <value caption="Continue to operate in CPU Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Module Enable bit" name="IC7CON__ON">
         <value caption="Module is enabled" name="" value="0x1" />
         <value caption="Disable and reset module" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Mode Select bits" name="IC8CON__ICM">
         <value caption="Interrupt-Only mode (only supported while in Sleep mode or Idle mode)" name="" value="0x7" />
         <value caption="Simple Capture Event mode every edge" name="" value="0x6" />
         <value caption="Prescaled Capture Event mode every sixteenth rising edge" name="" value="0x5" />
         <value caption="Prescaled Capture Event mode every fourth rising edge" name="" value="0x4" />
         <value caption="Simple Capture Event mode every rising edge" name="" value="0x3" />
         <value caption="Simple Capture Event mode every falling edge" name="" value="0x2" />
         <value caption="Edge Detect mode every edge (rising and falling)" name="" value="0x1" />
         <value caption="Input Capture module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Buffer Not Empty Status bit" name="IC8CON__ICBNE">
         <value caption="Input capture buffer is not empty; at least one more capture value can be read" name="" value="0x1" />
         <value caption="Input capture buffer is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Overflow Status Flag bit" name="IC8CON__ICOV">
         <value caption="Input capture overflow is occurred" name="" value="0x1" />
         <value caption="No input capture overflow is occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt Control bits" name="IC8CON__ICI">
         <value caption="Interrupt on every fourth capture event" name="" value="0x3" />
         <value caption="Interrupt on every third capture event" name="" value="0x2" />
         <value caption="Interrupt on every second capture event" name="" value="0x1" />
         <value caption="Interrupt on every capture event" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Select bit" name="IC8CON__ICTMR">
         <value caption="Timery is the counter source for capture" name="" value="0x0" />
         <value caption="Timerx is the counter source for capture" name="" value="0x1" />
      </value-group>
      <value-group caption="32-bit Capture Select bit" name="IC8CON__C32">
         <value caption="32-bit timer resource capture" name="" value="0x1" />
         <value caption="16-bit timer resource capture" name="" value="0x0" />
      </value-group>
      <value-group caption="First Capture Edge Select bit" name="IC8CON__FEDGE">
         <value caption="Capture rising edge first" name="" value="0x1" />
         <value caption="Capture falling edge first" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Control bit" name="IC8CON__SIDL">
         <value caption="Halt in CPU Idle mode" name="" value="0x1" />
         <value caption="Continue to operate in CPU Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Module Enable bit" name="IC8CON__ON">
         <value caption="Module is enabled" name="" value="0x1" />
         <value caption="Disable and reset module" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Mode Select bits" name="IC9CON__ICM">
         <value caption="Interrupt-Only mode (only supported while in Sleep mode or Idle mode)" name="" value="0x7" />
         <value caption="Simple Capture Event mode every edge" name="" value="0x6" />
         <value caption="Prescaled Capture Event mode every sixteenth rising edge" name="" value="0x5" />
         <value caption="Prescaled Capture Event mode every fourth rising edge" name="" value="0x4" />
         <value caption="Simple Capture Event mode every rising edge" name="" value="0x3" />
         <value caption="Simple Capture Event mode every falling edge" name="" value="0x2" />
         <value caption="Edge Detect mode every edge (rising and falling)" name="" value="0x1" />
         <value caption="Input Capture module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Buffer Not Empty Status bit" name="IC9CON__ICBNE">
         <value caption="Input capture buffer is not empty; at least one more capture value can be read" name="" value="0x1" />
         <value caption="Input capture buffer is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Overflow Status Flag bit" name="IC9CON__ICOV">
         <value caption="Input capture overflow is occurred" name="" value="0x1" />
         <value caption="No input capture overflow is occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt Control bits" name="IC9CON__ICI">
         <value caption="Interrupt on every fourth capture event" name="" value="0x3" />
         <value caption="Interrupt on every third capture event" name="" value="0x2" />
         <value caption="Interrupt on every second capture event" name="" value="0x1" />
         <value caption="Interrupt on every capture event" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Select bit" name="IC9CON__ICTMR">
         <value caption="Timery is the counter source for capture" name="" value="0x0" />
         <value caption="Timerx is the counter source for capture" name="" value="0x1" />
      </value-group>
      <value-group caption="32-bit Capture Select bit" name="IC9CON__C32">
         <value caption="32-bit timer resource capture" name="" value="0x1" />
         <value caption="16-bit timer resource capture" name="" value="0x0" />
      </value-group>
      <value-group caption="First Capture Edge Select bit" name="IC9CON__FEDGE">
         <value caption="Capture rising edge first" name="" value="0x1" />
         <value caption="Capture falling edge first" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Control bit" name="IC9CON__SIDL">
         <value caption="Halt in CPU Idle mode" name="" value="0x1" />
         <value caption="Continue to operate in CPU Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Input Capture Module Enable bit" name="IC9CON__ON">
         <value caption="Module is enabled" name="" value="0x1" />
         <value caption="Disable and reset module" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="02907" name="INT" version="3">
      <register-group name="INT">
         <register caption="Interrupt Control Register" name="INTCON" offset="0x0" rw="RW" size="4">
            <bitfield caption="External Interrupt 0 Edge" mask="0x00000001" name="INT0EP" values="INTCON__INT0EP" />
            <bitfield caption="External Interrupt 1 Edge" mask="0x00000002" name="INT1EP" values="INTCON__INT1EP" />
            <bitfield caption="External Interrupt 2 Edge" mask="0x00000004" name="INT2EP" values="INTCON__INT2EP" />
            <bitfield caption="External Interrupt 3 Edge" mask="0x00000008" name="INT3EP" values="INTCON__INT3EP" />
            <bitfield caption="External Interrupt 4 Edge" mask="0x00000010" name="INT4EP" values="INTCON__INT4EP" />
            <bitfield caption="Interrupt Proximity Timer Control bits" mask="0x00000700" name="TPC" values="INTCON__TPC" />
            <bitfield caption="Multi Vector Configuration bit" mask="0x00001000" name="MVEC" values="INTCON__MVEC" />
            <bitfield mask="0xFF000000" name="NMIKEY" />
         </register>
         <register caption="Priority Shadow Select Register" name="PRISS" offset="0x10" rw="RW" size="4">
            <bitfield caption="Single Vector Shadow Register Set bit" mask="0x00000001" name="SS0" values="PRISS__SS0" />
            <bitfield caption="Interrupt with Priority Level 1 Shadow Set bits" mask="0x000000F0" name="PRI1SS" values="PRISS__PRI1SS" />
            <bitfield caption="Interrupt with Priority Level 2 Shadow Set bits" mask="0x00000F00" name="PRI2SS" values="PRISS__PRI2SS" />
            <bitfield caption="Interrupt with Priority Level 3 Shadow Set bits" mask="0x0000F000" name="PRI3SS" values="PRISS__PRI3SS" />
            <bitfield caption="Interrupt with Priority Level 4 Shadow Set bits" mask="0x000F0000" name="PRI4SS" values="PRISS__PRI4SS" />
            <bitfield caption="Interrupt with Priority Level 5 Shadow Set bits" mask="0x00F00000" name="PRI5SS" values="PRISS__PRI5SS" />
            <bitfield caption="Interrupt with Priority Level 6 Shadow Set bits" mask="0x0F000000" name="PRI6SS" values="PRISS__PRI6SS" />
            <bitfield caption="Interrupt with Priority Level 7 Shadow Set bits" mask="0xF0000000" name="PRI7SS" values="PRISS__PRI7SS" />
         </register>
         <register caption="Interrupt Status Register" name="INTSTAT" offset="0x20" rw="R" size="4">
            <bitfield mask="0x000000FF" name="SIRQ" />
            <bitfield mask="0x00000700" name="SRIPL" />
         </register>
         <register caption="Interrupt Proximity Timer Register" name="IPTMR" offset="0x30" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="IPTMR" />
         </register>
         <register caption="" name="IFS0" offset="0x40" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CTIF" />
            <bitfield mask="0x00000002" name="CS0IF" />
            <bitfield mask="0x00000004" name="CS1IF" />
            <bitfield mask="0x00000008" name="INT0IF" />
            <bitfield mask="0x00000010" name="T1IF" />
            <bitfield mask="0x00000020" name="IC1EIF" />
            <bitfield mask="0x00000040" name="IC1IF" />
            <bitfield mask="0x00000080" name="OC1IF" />
            <bitfield mask="0x00000100" name="INT1IF" />
            <bitfield mask="0x00000200" name="T2IF" />
            <bitfield mask="0x00000400" name="IC2EIF" />
            <bitfield mask="0x00000800" name="IC2IF" />
            <bitfield mask="0x00001000" name="OC2IF" />
            <bitfield mask="0x00002000" name="INT2IF" />
            <bitfield mask="0x00004000" name="T3IF" />
            <bitfield mask="0x00008000" name="IC3EIF" />
            <bitfield mask="0x00010000" name="IC3IF" />
            <bitfield mask="0x00020000" name="OC3IF" />
            <bitfield mask="0x00040000" name="INT3IF" />
            <bitfield mask="0x00080000" name="T4IF" />
            <bitfield mask="0x00100000" name="IC4EIF" />
            <bitfield mask="0x00200000" name="IC4IF" />
            <bitfield mask="0x00400000" name="OC4IF" />
            <bitfield mask="0x00800000" name="INT4IF" />
            <bitfield mask="0x01000000" name="T5IF" />
            <bitfield mask="0x02000000" name="IC5EIF" />
            <bitfield mask="0x04000000" name="IC5IF" />
            <bitfield mask="0x08000000" name="OC5IF" />
            <bitfield mask="0x40000000" name="RTCCIF" />
            <bitfield mask="0x80000000" name="FCEIF" />
         </register>
         <register caption="" name="IFS1" offset="0x50" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CMP1IF" />
            <bitfield mask="0x00000002" name="CMP2IF" />
            <bitfield mask="0x00000008" name="SPI1EIF" />
            <bitfield mask="0x00000010" name="SPI1RXIF" />
            <bitfield mask="0x00000020" name="SPI1TXIF" />
            <bitfield mask="0x00000040" name="U1EIF" />
            <bitfield mask="0x00000080" name="U1RXIF" />
            <bitfield mask="0x00000100" name="U1TXIF" />
            <bitfield mask="0x00000200" name="I2C1BIF" />
            <bitfield mask="0x00000400" name="I2C1SIF" />
            <bitfield mask="0x00000800" name="I2C1MIF" />
            <bitfield mask="0x00001000" name="CNAIF" />
            <bitfield mask="0x00002000" name="CNBIF" />
            <bitfield mask="0x00004000" name="CNCIF" />
            <bitfield mask="0x00008000" name="CNDIF" />
            <bitfield mask="0x00010000" name="CNEIF" />
            <bitfield mask="0x00020000" name="CNFIF" />
            <bitfield mask="0x00040000" name="CNGIF" />
            <bitfield mask="0x00200000" name="SPI2EIF" />
            <bitfield mask="0x00400000" name="SPI2RXIF" />
            <bitfield mask="0x00800000" name="SPI2TXIF" />
            <bitfield mask="0x01000000" name="U2EIF" />
            <bitfield mask="0x02000000" name="U2RXIF" />
            <bitfield mask="0x04000000" name="U2TXIF" />
            <bitfield mask="0x08000000" name="I2C2BIF" />
            <bitfield mask="0x10000000" name="I2C2SIF" />
            <bitfield mask="0x20000000" name="I2C2MIF" />
         </register>
         <register caption="" name="IFS2" offset="0x60" rw="RW" size="4">
            <bitfield mask="0x00000080" name="CTMUIF" />
            <bitfield mask="0x00000100" name="DMA0IF" />
            <bitfield mask="0x00000200" name="DMA1IF" />
            <bitfield mask="0x00000400" name="DMA2IF" />
            <bitfield mask="0x00000800" name="DMA3IF" />
            <bitfield mask="0x00001000" name="T6IF" />
            <bitfield mask="0x00002000" name="IC6EIF" />
            <bitfield mask="0x00004000" name="IC6IF" />
            <bitfield mask="0x00008000" name="OC6IF" />
            <bitfield mask="0x00010000" name="T7IF" />
            <bitfield mask="0x00020000" name="IC7EIF" />
            <bitfield mask="0x00040000" name="IC7IF" />
            <bitfield mask="0x00080000" name="OC7IF" />
            <bitfield mask="0x00100000" name="T8IF" />
            <bitfield mask="0x00200000" name="IC8EIF" />
            <bitfield mask="0x00400000" name="IC8IF" />
            <bitfield mask="0x00800000" name="OC8IF" />
            <bitfield mask="0x01000000" name="T9IF" />
            <bitfield mask="0x02000000" name="IC9EIF" />
            <bitfield mask="0x04000000" name="IC9IF" />
            <bitfield mask="0x08000000" name="OC9IF" />
            <bitfield mask="0x10000000" name="AD1IF" />
            <bitfield mask="0x40000000" name="AD1DC1IF" />
            <bitfield mask="0x80000000" name="AD1DC2IF" />
         </register>
         <register caption="" name="IFS3" offset="0x70" rw="RW" size="4">
            <bitfield mask="0x00000001" name="AD1DF1IF" />
            <bitfield mask="0x00000002" name="AD1DF2IF" />
            <bitfield mask="0x00000004" name="AD1DF3IF" />
            <bitfield mask="0x00000008" name="AD1DF4IF" />
            <bitfield mask="0x00000010" name="AD1FIIF" />
            <bitfield mask="0x00000020" name="AD1EOSIF" />
            <bitfield mask="0x00000040" name="AD1ARIF" />
            <bitfield mask="0x00000080" name="AD1RSIF" />
            <bitfield mask="0x00000100" name="AD1FCBTIF" />
            <bitfield mask="0x00000200" name="AD1GIF" />
            <bitfield mask="0x00000400" name="AD1D0IF" />
            <bitfield mask="0x00000800" name="AD1D1IF" />
            <bitfield mask="0x00001000" name="AD1D2IF" />
            <bitfield mask="0x00002000" name="AD1D3IF" />
            <bitfield mask="0x00004000" name="AD1D4IF" />
            <bitfield mask="0x00008000" name="AD1D5IF" />
            <bitfield mask="0x00010000" name="AD1D6IF" />
            <bitfield mask="0x00020000" name="AD1D7IF" />
            <bitfield mask="0x00040000" name="AD1D8IF" />
            <bitfield mask="0x00080000" name="AD1D9IF" />
            <bitfield mask="0x00100000" name="AD1D10IF" />
            <bitfield mask="0x00200000" name="AD1D11IF" />
            <bitfield mask="0x00400000" name="AD1D12IF" />
            <bitfield mask="0x00800000" name="AD1D13IF" />
            <bitfield mask="0x01000000" name="AD1D14IF" />
            <bitfield mask="0x02000000" name="AD1D15IF" />
            <bitfield mask="0x04000000" name="AD1D16IF" />
            <bitfield mask="0x08000000" name="AD1D17IF" />
            <bitfield mask="0x10000000" name="AD1D18IF" />
            <bitfield mask="0x20000000" name="AD1D19IF" />
         </register>
         <register caption="" name="IFS4" offset="0x80" rw="RW" size="4">
            <bitfield mask="0x00000004" name="AD1D24IF" />
            <bitfield mask="0x00000008" name="AD1D25IF" />
            <bitfield mask="0x00000010" name="AD1D26IF" />
            <bitfield mask="0x00000020" name="AD1D27IF" />
            <bitfield mask="0x00040000" name="AD1D40IF" />
            <bitfield mask="0x00080000" name="AD1D41IF" />
            <bitfield mask="0x01000000" name="AD1D46IF" />
            <bitfield mask="0x02000000" name="AD1D47IF" />
            <bitfield mask="0x04000000" name="AD1D48IF" />
            <bitfield mask="0x08000000" name="AD1D49IF" />
            <bitfield mask="0x10000000" name="AD1D50IF" />
            <bitfield mask="0x20000000" name="AD1D51IF" />
            <bitfield mask="0x40000000" name="AD1D52IF" />
            <bitfield mask="0x80000000" name="AD1D53IF" />
         </register>
         <register caption="" name="IFS5" offset="0x90" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CMP3IF" />
            <bitfield mask="0x00000002" name="CMP4IF" />
            <bitfield mask="0x00000004" name="CMP5IF" />
            <bitfield mask="0x00000080" name="CAN1IF" />
            <bitfield mask="0x00000200" name="QEI1IF" />
            <bitfield mask="0x00000400" name="QEI2IF" />
            <bitfield mask="0x00000800" name="PWMPEVTIF" />
            <bitfield mask="0x00001000" name="PWMSEVTIF" />
            <bitfield mask="0x00002000" name="PWM1IF" />
            <bitfield mask="0x00004000" name="PWM2IF" />
            <bitfield mask="0x00008000" name="PWM3IF" />
            <bitfield mask="0x00010000" name="PWM4IF" />
            <bitfield mask="0x00020000" name="PWM5IF" />
            <bitfield mask="0x00040000" name="PWM6IF" />
            <bitfield mask="0x00400000" name="DMA4IF" />
            <bitfield mask="0x00800000" name="DMA5IF" />
            <bitfield mask="0x01000000" name="DMA6IF" />
            <bitfield mask="0x02000000" name="DMA7IF" />
            <bitfield mask="0x20000000" name="QEI3IF" />
         </register>
         <register caption="" name="IFS7" offset="0x0B0" rw="RW" size="4">
            <bitfield mask="0x00000040" name="SBIF" />
            <bitfield mask="0x00004000" name="PWM7IF" />
            <bitfield mask="0x00008000" name="PWM8IF" />
            <bitfield mask="0x00010000" name="PWM9IF" />
            <bitfield mask="0x00200000" name="AD1DC3IF" />
            <bitfield mask="0x00400000" name="AD1DC4IF" />
            <bitfield mask="0x00800000" name="PCACHEIF" />
            <bitfield mask="0x02000000" name="CLC1IF" />
            <bitfield mask="0x04000000" name="CLC2IF" />
            <bitfield mask="0x08000000" name="CLC3IF" />
            <bitfield mask="0x10000000" name="CLC4IF" />
            <bitfield mask="0x40000000" name="CPCIF" />
            <bitfield mask="0x80000000" name="CFDCIF" />
         </register>
         <register caption="" name="IEC0" offset="0x0C0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CTIE" />
            <bitfield mask="0x00000002" name="CS0IE" />
            <bitfield mask="0x00000004" name="CS1IE" />
            <bitfield mask="0x00000008" name="INT0IE" />
            <bitfield mask="0x00000010" name="T1IE" />
            <bitfield mask="0x00000020" name="IC1EIE" />
            <bitfield mask="0x00000040" name="IC1IE" />
            <bitfield mask="0x00000080" name="OC1IE" />
            <bitfield mask="0x00000100" name="INT1IE" />
            <bitfield mask="0x00000200" name="T2IE" />
            <bitfield mask="0x00000400" name="IC2EIE" />
            <bitfield mask="0x00000800" name="IC2IE" />
            <bitfield mask="0x00001000" name="OC2IE" />
            <bitfield mask="0x00002000" name="INT2IE" />
            <bitfield mask="0x00004000" name="T3IE" />
            <bitfield mask="0x00008000" name="IC3EIE" />
            <bitfield mask="0x00010000" name="IC3IE" />
            <bitfield mask="0x00020000" name="OC3IE" />
            <bitfield mask="0x00040000" name="INT3IE" />
            <bitfield mask="0x00080000" name="T4IE" />
            <bitfield mask="0x00100000" name="IC4EIE" />
            <bitfield mask="0x00200000" name="IC4IE" />
            <bitfield mask="0x00400000" name="OC4IE" />
            <bitfield mask="0x00800000" name="INT4IE" />
            <bitfield mask="0x01000000" name="T5IE" />
            <bitfield mask="0x02000000" name="IC5EIE" />
            <bitfield mask="0x04000000" name="IC5IE" />
            <bitfield mask="0x08000000" name="OC5IE" />
            <bitfield mask="0x40000000" name="RTCCIE" />
            <bitfield mask="0x80000000" name="FCEIE" />
         </register>
         <register caption="" name="IEC1" offset="0x0D0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CMP1IE" />
            <bitfield mask="0x00000002" name="CMP2IE" />
            <bitfield mask="0x00000008" name="SPI1EIE" />
            <bitfield mask="0x00000010" name="SPI1RXIE" />
            <bitfield mask="0x00000020" name="SPI1TXIE" />
            <bitfield mask="0x00000040" name="U1EIE" />
            <bitfield mask="0x00000080" name="U1RXIE" />
            <bitfield mask="0x00000100" name="U1TXIE" />
            <bitfield mask="0x00000200" name="I2C1BIE" />
            <bitfield mask="0x00000400" name="I2C1SIE" />
            <bitfield mask="0x00000800" name="I2C1MIE" />
            <bitfield mask="0x00001000" name="CNAIE" />
            <bitfield mask="0x00002000" name="CNBIE" />
            <bitfield mask="0x00004000" name="CNCIE" />
            <bitfield mask="0x00008000" name="CNDIE" />
            <bitfield mask="0x00010000" name="CNEIE" />
            <bitfield mask="0x00020000" name="CNFIE" />
            <bitfield mask="0x00040000" name="CNGIE" />
            <bitfield mask="0x00200000" name="SPI2EIE" />
            <bitfield mask="0x00400000" name="SPI2RXIE" />
            <bitfield mask="0x00800000" name="SPI2TXIE" />
            <bitfield mask="0x01000000" name="U2EIE" />
            <bitfield mask="0x02000000" name="U2RXIE" />
            <bitfield mask="0x04000000" name="U2TXIE" />
            <bitfield mask="0x08000000" name="I2C2BIE" />
            <bitfield mask="0x10000000" name="I2C2SIE" />
            <bitfield mask="0x20000000" name="I2C2MIE" />
         </register>
         <register caption="" name="IEC2" offset="0x0E0" rw="RW" size="4">
            <bitfield mask="0x00000080" name="CTMUIE" />
            <bitfield mask="0x00000100" name="DMA0IE" />
            <bitfield mask="0x00000200" name="DMA1IE" />
            <bitfield mask="0x00000400" name="DMA2IE" />
            <bitfield mask="0x00000800" name="DMA3IE" />
            <bitfield mask="0x00001000" name="T6IE" />
            <bitfield mask="0x00002000" name="IC6EIE" />
            <bitfield mask="0x00004000" name="IC6IE" />
            <bitfield mask="0x00008000" name="OC6IE" />
            <bitfield mask="0x00010000" name="T7IE" />
            <bitfield mask="0x00020000" name="IC7EIE" />
            <bitfield mask="0x00040000" name="IC7IE" />
            <bitfield mask="0x00080000" name="OC7IE" />
            <bitfield mask="0x00100000" name="T8IE" />
            <bitfield mask="0x00200000" name="IC8EIE" />
            <bitfield mask="0x00400000" name="IC8IE" />
            <bitfield mask="0x00800000" name="OC8IE" />
            <bitfield mask="0x01000000" name="T9IE" />
            <bitfield mask="0x02000000" name="IC9EIE" />
            <bitfield mask="0x04000000" name="IC9IE" />
            <bitfield mask="0x08000000" name="OC9IE" />
            <bitfield mask="0x10000000" name="AD1IE" />
            <bitfield mask="0x40000000" name="AD1DC1IE" />
            <bitfield mask="0x80000000" name="AD1DC2IE" />
         </register>
         <register caption="" name="IEC3" offset="0x0F0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="AD1DF1IE" />
            <bitfield mask="0x00000002" name="AD1DF2IE" />
            <bitfield mask="0x00000004" name="AD1DF3IE" />
            <bitfield mask="0x00000008" name="AD1DF4IE" />
            <bitfield mask="0x00000010" name="AD1FIIE" />
            <bitfield mask="0x00000020" name="AD1EOSIE" />
            <bitfield mask="0x00000040" name="AD1ARIE" />
            <bitfield mask="0x00000080" name="AD1RSIE" />
            <bitfield mask="0x00000100" name="AD1FCBTIE" />
            <bitfield mask="0x00000200" name="AD1GIE" />
            <bitfield mask="0x00000400" name="AD1D0IE" />
            <bitfield mask="0x00000800" name="AD1D1IE" />
            <bitfield mask="0x00001000" name="AD1D2IE" />
            <bitfield mask="0x00002000" name="AD1D3IE" />
            <bitfield mask="0x00004000" name="AD1D4IE" />
            <bitfield mask="0x00008000" name="AD1D5IE" />
            <bitfield mask="0x00010000" name="AD1D6IE" />
            <bitfield mask="0x00020000" name="AD1D7IE" />
            <bitfield mask="0x00040000" name="AD1D8IE" />
            <bitfield mask="0x00080000" name="AD1D9IE" />
            <bitfield mask="0x00100000" name="AD1D10IE" />
            <bitfield mask="0x00200000" name="AD1D11IE" />
            <bitfield mask="0x00400000" name="AD1D12IE" />
            <bitfield mask="0x00800000" name="AD1D13IE" />
            <bitfield mask="0x01000000" name="AD1D14IE" />
            <bitfield mask="0x02000000" name="AD1D15IE" />
            <bitfield mask="0x04000000" name="AD1D16IE" />
            <bitfield mask="0x08000000" name="AD1D17IE" />
            <bitfield mask="0x10000000" name="AD1D18IE" />
            <bitfield mask="0x20000000" name="AD1D19IE" />
         </register>
         <register caption="" name="IEC4" offset="0x100" rw="RW" size="4">
            <bitfield mask="0x00000004" name="AD1D24IE" />
            <bitfield mask="0x00000008" name="AD1D25IE" />
            <bitfield mask="0x00000010" name="AD1D26IE" />
            <bitfield mask="0x00000020" name="AD1D27IE" />
            <bitfield mask="0x00000800" name="AD1D33IE" />
            <bitfield mask="0x00001000" name="AD1D34IE" />
            <bitfield mask="0x00002000" name="AD1D35IE" />
            <bitfield mask="0x00004000" name="AD1D36IE" />
            <bitfield mask="0x00008000" name="AD1D37IE" />
            <bitfield mask="0x00010000" name="AD1D38IE" />
            <bitfield mask="0x00020000" name="AD1D39IE" />
            <bitfield mask="0x00040000" name="AD1D40IE" />
            <bitfield mask="0x00080000" name="AD1D41IE" />
            <bitfield mask="0x01000000" name="AD1D46IE" />
            <bitfield mask="0x02000000" name="AD1D47IE" />
            <bitfield mask="0x04000000" name="AD1D48IE" />
            <bitfield mask="0x08000000" name="AD1D49IE" />
            <bitfield mask="0x10000000" name="AD1D50IE" />
            <bitfield mask="0x20000000" name="AD1D51IE" />
            <bitfield mask="0x40000000" name="AD1D52IE" />
            <bitfield mask="0x80000000" name="AD1D53IE" />
         </register>
         <register caption="" name="IEC5" offset="0x110" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CMP3IE" />
            <bitfield mask="0x00000002" name="CMP4IE" />
            <bitfield mask="0x00000004" name="CMP5IE" />
            <bitfield mask="0x00000080" name="CAN1IE" />
            <bitfield mask="0x00000200" name="QEI1IE" />
            <bitfield mask="0x00000400" name="QEI2IE" />
            <bitfield mask="0x00000800" name="PWMPEVTIE" />
            <bitfield mask="0x00001000" name="PWMSEVTIE" />
            <bitfield mask="0x00002000" name="PWM1IE" />
            <bitfield mask="0x00004000" name="PWM2IE" />
            <bitfield mask="0x00008000" name="PWM3IE" />
            <bitfield mask="0x00010000" name="PWM4IE" />
            <bitfield mask="0x00020000" name="PWM5IE" />
            <bitfield mask="0x00040000" name="PWM6IE" />
            <bitfield mask="0x00400000" name="DMA4IE" />
            <bitfield mask="0x00800000" name="DMA5IE" />
            <bitfield mask="0x01000000" name="DMA6IE" />
            <bitfield mask="0x02000000" name="DMA7IE" />
            <bitfield mask="0x20000000" name="QEI3IE" />
         </register>
         <register caption="" name="IEC7" offset="0x130" rw="RW" size="4">
            <bitfield mask="0x00000040" name="SBIE" />
            <bitfield mask="0x00004000" name="PWM7IE" />
            <bitfield mask="0x00008000" name="PWM8IE" />
            <bitfield mask="0x00010000" name="PWM9IE" />
            <bitfield mask="0x00200000" name="AD1DC3IE" />
            <bitfield mask="0x00400000" name="AD1DC4IE" />
            <bitfield mask="0x00800000" name="PCACHEIE" />
            <bitfield mask="0x02000000" name="CLC1IE" />
            <bitfield mask="0x04000000" name="CLC2IE" />
            <bitfield mask="0x08000000" name="CLC3IE" />
            <bitfield mask="0x10000000" name="CLC4IE" />
            <bitfield mask="0x40000000" name="CPCIE" />
            <bitfield mask="0x80000000" name="CFDCIE" />
         </register>
         <register caption="" name="IPC0" offset="0x140" rw="RW" size="4">
            <bitfield mask="0x00000003" name="CTIS" />
            <bitfield mask="0x0000001C" name="CTIP" />
            <bitfield mask="0x00000300" name="CS0IS" />
            <bitfield mask="0x00001C00" name="CS0IP" />
            <bitfield mask="0x00030000" name="CS1IS" />
            <bitfield mask="0x001C0000" name="CS1IP" />
            <bitfield mask="0x03000000" name="INT0IS" />
            <bitfield mask="0x1C000000" name="INT0IP" />
         </register>
         <register caption="" name="IPC1" offset="0x150" rw="RW" size="4">
            <bitfield mask="0x00000003" name="T1IS" />
            <bitfield mask="0x0000001C" name="T1IP" />
            <bitfield mask="0x00000300" name="IC1EIS" />
            <bitfield mask="0x00001C00" name="IC1EIP" />
            <bitfield mask="0x00030000" name="IC1IS" />
            <bitfield mask="0x001C0000" name="IC1IP" />
            <bitfield mask="0x03000000" name="OC1IS" />
            <bitfield mask="0x1C000000" name="OC1IP" />
         </register>
         <register caption="" name="IPC2" offset="0x160" rw="RW" size="4">
            <bitfield mask="0x00000003" name="INT1IS" />
            <bitfield mask="0x0000001C" name="INT1IP" />
            <bitfield mask="0x00000300" name="T2IS" />
            <bitfield mask="0x00001C00" name="T2IP" />
            <bitfield mask="0x00030000" name="IC2EIS" />
            <bitfield mask="0x001C0000" name="IC2EIP" />
            <bitfield mask="0x03000000" name="IC2IS" />
            <bitfield mask="0x1C000000" name="IC2IP" />
         </register>
         <register caption="" name="IPC3" offset="0x170" rw="RW" size="4">
            <bitfield mask="0x00000003" name="OC2IS" />
            <bitfield mask="0x0000001C" name="OC2IP" />
            <bitfield mask="0x00000300" name="INT2IS" />
            <bitfield mask="0x00001C00" name="INT2IP" />
            <bitfield mask="0x00030000" name="T3IS" />
            <bitfield mask="0x001C0000" name="T3IP" />
            <bitfield mask="0x03000000" name="IC3EIS" />
            <bitfield mask="0x1C000000" name="IC3EIP" />
         </register>
         <register caption="" name="IPC4" offset="0x180" rw="RW" size="4">
            <bitfield mask="0x00000003" name="IC3IS" />
            <bitfield mask="0x0000001C" name="IC3IP" />
            <bitfield mask="0x00000300" name="OC3IS" />
            <bitfield mask="0x00001C00" name="OC3IP" />
            <bitfield mask="0x00030000" name="INT3IS" />
            <bitfield mask="0x001C0000" name="INT3IP" />
            <bitfield mask="0x03000000" name="T4IS" />
            <bitfield mask="0x1C000000" name="T4IP" />
         </register>
         <register caption="" name="IPC5" offset="0x190" rw="RW" size="4">
            <bitfield mask="0x00000003" name="IC4EIS" />
            <bitfield mask="0x0000001C" name="IC4EIP" />
            <bitfield mask="0x00000300" name="IC4IS" />
            <bitfield mask="0x00001C00" name="IC4IP" />
            <bitfield mask="0x00030000" name="OC4IS" />
            <bitfield mask="0x001C0000" name="OC4IP" />
            <bitfield mask="0x03000000" name="INT4IS" />
            <bitfield mask="0x1C000000" name="INT4IP" />
         </register>
         <register caption="" name="IPC6" offset="0x1A0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="T5IS" />
            <bitfield mask="0x0000001C" name="T5IP" />
            <bitfield mask="0x00000300" name="IC5EIS" />
            <bitfield mask="0x00001C00" name="IC5EIP" />
            <bitfield mask="0x00030000" name="IC5IS" />
            <bitfield mask="0x001C0000" name="IC5IP" />
            <bitfield mask="0x03000000" name="OC5IS" />
            <bitfield mask="0x1C000000" name="OC5IP" />
         </register>
         <register caption="" name="IPC7" offset="0x1B0" rw="RW" size="4">
            <bitfield mask="0x00030000" name="RTCCIS" />
            <bitfield mask="0x001C0000" name="RTCCIP" />
            <bitfield mask="0x03000000" name="FCEIS" />
            <bitfield mask="0x1C000000" name="FCEIP" />
         </register>
         <register caption="" name="IPC8" offset="0x1C0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="CMP1IS" />
            <bitfield mask="0x0000001C" name="CMP1IP" />
            <bitfield mask="0x00000300" name="CMP2IS" />
            <bitfield mask="0x00001C00" name="CMP2IP" />
            <bitfield mask="0x03000000" name="SPI1EIS" />
            <bitfield mask="0x1C000000" name="SPI1EIP" />
         </register>
         <register caption="" name="IPC9" offset="0x1D0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="SPI1RXIS" />
            <bitfield mask="0x0000001C" name="SPI1RXIP" />
            <bitfield mask="0x00000300" name="SPI1TXIS" />
            <bitfield mask="0x00001C00" name="SPI1TXIP" />
            <bitfield mask="0x00030000" name="U1EIS" />
            <bitfield mask="0x001C0000" name="U1EIP" />
            <bitfield mask="0x03000000" name="U1RXIS" />
            <bitfield mask="0x1C000000" name="U1RXIP" />
         </register>
         <register caption="" name="IPC10" offset="0x1E0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="U1TXIS" />
            <bitfield mask="0x0000001C" name="U1TXIP" />
            <bitfield mask="0x00000300" name="I2C1BIS" />
            <bitfield mask="0x00001C00" name="I2C1BIP" />
            <bitfield mask="0x00030000" name="I2C1SIS" />
            <bitfield mask="0x001C0000" name="I2C1SIP" />
            <bitfield mask="0x03000000" name="I2C1MIS" />
            <bitfield mask="0x1C000000" name="I2C1MIP" />
         </register>
         <register caption="" name="IPC11" offset="0x1F0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="CNAIS" />
            <bitfield mask="0x0000001C" name="CNAIP" />
            <bitfield mask="0x00000300" name="CNBIS" />
            <bitfield mask="0x00001C00" name="CNBIP" />
            <bitfield mask="0x00030000" name="CNCIS" />
            <bitfield mask="0x001C0000" name="CNCIP" />
            <bitfield mask="0x03000000" name="CNDIS" />
            <bitfield mask="0x1C000000" name="CNDIP" />
         </register>
         <register caption="" name="IPC12" offset="0x200" rw="RW" size="4">
            <bitfield mask="0x00000003" name="CNEIS" />
            <bitfield mask="0x0000001C" name="CNEIP" />
            <bitfield mask="0x00000300" name="CNFIS" />
            <bitfield mask="0x00001C00" name="CNFIP" />
            <bitfield mask="0x00030000" name="CNGIS" />
            <bitfield mask="0x001C0000" name="CNGIP" />
         </register>
         <register caption="" name="IPC13" offset="0x210" rw="RW" size="4">
            <bitfield mask="0x00000300" name="SPI2EIS" />
            <bitfield mask="0x00001C00" name="SPI2EIP" />
            <bitfield mask="0x00030000" name="SPI2RXIS" />
            <bitfield mask="0x001C0000" name="SPI2RXIP" />
            <bitfield mask="0x03000000" name="SPI2TXIS" />
            <bitfield mask="0x1C000000" name="SPI2TXIP" />
         </register>
         <register caption="" name="IPC14" offset="0x220" rw="RW" size="4">
            <bitfield mask="0x00000003" name="U2EIS" />
            <bitfield mask="0x0000001C" name="U2EIP" />
            <bitfield mask="0x00000300" name="U2RXIS" />
            <bitfield mask="0x00001C00" name="U2RXIP" />
            <bitfield mask="0x00030000" name="U2TXIS" />
            <bitfield mask="0x001C0000" name="U2TXIP" />
            <bitfield mask="0x03000000" name="I2C2BIS" />
            <bitfield mask="0x1C000000" name="I2C2BIP" />
         </register>
         <register caption="" name="IPC15" offset="0x230" rw="RW" size="4">
            <bitfield mask="0x00000003" name="I2C2SIS" />
            <bitfield mask="0x0000001C" name="I2C2SIP" />
            <bitfield mask="0x00000300" name="I2C2MIS" />
            <bitfield mask="0x00001C00" name="I2C2MIP" />
         </register>
         <register caption="" name="IPC17" offset="0x250" rw="RW" size="4">
            <bitfield mask="0x03000000" name="CTMUIS" />
            <bitfield mask="0x1C000000" name="CTMUIP" />
         </register>
         <register caption="" name="IPC18" offset="0x260" rw="RW" size="4">
            <bitfield mask="0x00000003" name="DMA0IS" />
            <bitfield mask="0x0000001C" name="DMA0IP" />
            <bitfield mask="0x00000300" name="DMA1IS" />
            <bitfield mask="0x00001C00" name="DMA1IP" />
            <bitfield mask="0x00030000" name="DMA2IS" />
            <bitfield mask="0x001C0000" name="DMA2IP" />
            <bitfield mask="0x03000000" name="DMA3IS" />
            <bitfield mask="0x1C000000" name="DMA3IP" />
         </register>
         <register caption="" name="IPC19" offset="0x270" rw="RW" size="4">
            <bitfield mask="0x00000003" name="T6IS" />
            <bitfield mask="0x0000001C" name="T6IP" />
            <bitfield mask="0x00000300" name="IC6EIS" />
            <bitfield mask="0x00001C00" name="IC6EIP" />
            <bitfield mask="0x00030000" name="IC6IS" />
            <bitfield mask="0x001C0000" name="IC6IP" />
            <bitfield mask="0x03000000" name="OC6IS" />
            <bitfield mask="0x1C000000" name="OC6IP" />
         </register>
         <register caption="" name="IPC20" offset="0x280" rw="RW" size="4">
            <bitfield mask="0x00000003" name="T7IS" />
            <bitfield mask="0x0000001C" name="T7IP" />
            <bitfield mask="0x00000300" name="IC7EIS" />
            <bitfield mask="0x00001C00" name="IC7EIP" />
            <bitfield mask="0x00030000" name="IC7IS" />
            <bitfield mask="0x001C0000" name="IC7IP" />
            <bitfield mask="0x03000000" name="OC7IS" />
            <bitfield mask="0x1C000000" name="OC7IP" />
         </register>
         <register caption="" name="IPC21" offset="0x290" rw="RW" size="4">
            <bitfield mask="0x00000003" name="T8IS" />
            <bitfield mask="0x0000001C" name="T8IP" />
            <bitfield mask="0x00000300" name="IC8EIS" />
            <bitfield mask="0x00001C00" name="IC8EIP" />
            <bitfield mask="0x00030000" name="IC8IS" />
            <bitfield mask="0x001C0000" name="IC8IP" />
            <bitfield mask="0x03000000" name="OC8IS" />
            <bitfield mask="0x1C000000" name="OC8IP" />
         </register>
         <register caption="" name="IPC22" offset="0x2A0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="T9IS" />
            <bitfield mask="0x0000001C" name="T9IP" />
            <bitfield mask="0x00000300" name="IC9EIS" />
            <bitfield mask="0x00001C00" name="IC9EIP" />
            <bitfield mask="0x00030000" name="IC9IS" />
            <bitfield mask="0x001C0000" name="IC9IP" />
            <bitfield mask="0x03000000" name="OC9IS" />
            <bitfield mask="0x1C000000" name="OC9IP" />
         </register>
         <register caption="" name="IPC23" offset="0x2B0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="AD1IS" />
            <bitfield mask="0x0000001C" name="AD1IP" />
            <bitfield mask="0x00030000" name="AD1DC1IS" />
            <bitfield mask="0x001C0000" name="AD1DC1IP" />
            <bitfield mask="0x03000000" name="AD1DC2IS" />
            <bitfield mask="0x1C000000" name="AD1DC2IP" />
         </register>
         <register caption="" name="IPC24" offset="0x2C0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="AD1DF1IS" />
            <bitfield mask="0x0000001C" name="AD1DF1IP" />
            <bitfield mask="0x00000300" name="AD1DF2IS" />
            <bitfield mask="0x00001C00" name="AD1DF2IP" />
            <bitfield mask="0x00030000" name="AD1DF3IS" />
            <bitfield mask="0x001C0000" name="AD1DF3IP" />
            <bitfield mask="0x03000000" name="AD1DF4IS" />
            <bitfield mask="0x1C000000" name="AD1DF4IP" />
         </register>
         <register caption="" name="IPC25" offset="0x2D0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="AD1F1IS" />
            <bitfield mask="0x0000001C" name="AD1F1IP" />
            <bitfield mask="0x00000300" name="AD1EOSIS" />
            <bitfield mask="0x00001C00" name="AD1EOSIP" />
            <bitfield mask="0x00030000" name="AD1ARIS" />
            <bitfield mask="0x001C0000" name="AD1ARIP" />
            <bitfield mask="0x03000000" name="AD1RSIS" />
            <bitfield mask="0x1C000000" name="AD1RSIP" />
         </register>
         <register caption="" name="IPC26" offset="0x2E0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="AD1FCBTIS" />
            <bitfield mask="0x0000001C" name="AD1FCBTIP" />
            <bitfield mask="0x00000300" name="AD1G1IS" />
            <bitfield mask="0x00001C00" name="AD1G1IP" />
            <bitfield mask="0x00030000" name="AD1D0IS" />
            <bitfield mask="0x001C0000" name="AD1D0IP" />
            <bitfield mask="0x03000000" name="AD1D1IS" />
            <bitfield mask="0x1C000000" name="AD1D1IP" />
         </register>
         <register caption="" name="IPC27" offset="0x2F0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="AD1D2IS" />
            <bitfield mask="0x0000001C" name="AD1D2IP" />
            <bitfield mask="0x00000300" name="AD1D3IS" />
            <bitfield mask="0x00001C00" name="AD1D3IP" />
            <bitfield mask="0x00030000" name="AD1D4IS" />
            <bitfield mask="0x001C0000" name="AD1D4IP" />
            <bitfield mask="0x03000000" name="AD1D5IS" />
            <bitfield mask="0x1C000000" name="AD1D5IP" />
         </register>
         <register caption="" name="IPC28" offset="0x300" rw="RW" size="4">
            <bitfield mask="0x00000003" name="AD1D6IS" />
            <bitfield mask="0x0000001C" name="AD1D6IP" />
            <bitfield mask="0x00000300" name="AD1D7IS" />
            <bitfield mask="0x00001C00" name="AD1D7IP" />
            <bitfield mask="0x00030000" name="AD1D8IS" />
            <bitfield mask="0x001C0000" name="AD1D8IP" />
            <bitfield mask="0x03000000" name="AD1D9IS" />
            <bitfield mask="0x1C000000" name="AD1D9IP" />
         </register>
         <register caption="" name="IPC29" offset="0x310" rw="RW" size="4">
            <bitfield mask="0x00000003" name="AD1D10IS" />
            <bitfield mask="0x0000001C" name="AD1D10IP" />
            <bitfield mask="0x00000300" name="AD1D11IS" />
            <bitfield mask="0x00001C00" name="AD1D11IP" />
            <bitfield mask="0x00030000" name="AD1D12IS" />
            <bitfield mask="0x001C0000" name="AD1D12IP" />
            <bitfield mask="0x03000000" name="AD1D13IS" />
            <bitfield mask="0x1C000000" name="AD1D13IP" />
         </register>
         <register caption="" name="IPC30" offset="0x320" rw="RW" size="4">
            <bitfield mask="0x00000003" name="AD1D14IS" />
            <bitfield mask="0x0000001C" name="AD1D14IP" />
            <bitfield mask="0x00000300" name="AD1D15IS" />
            <bitfield mask="0x00001C00" name="AD1D15IP" />
            <bitfield mask="0x00030000" name="AD1D16IS" />
            <bitfield mask="0x001C0000" name="AD1D16IP" />
            <bitfield mask="0x03000000" name="AD1D17IS" />
            <bitfield mask="0x1C000000" name="AD1D17IP" />
         </register>
         <register caption="" name="IPC31" offset="0x330" rw="RW" size="4">
            <bitfield mask="0x00000003" name="AD1D18IS" />
            <bitfield mask="0x0000001C" name="AD1D18IP" />
            <bitfield mask="0x00000300" name="AD1D19IS" />
            <bitfield mask="0x00001C00" name="AD1D19IP" />
         </register>
         <register caption="" name="IPC32" offset="0x340" rw="RW" size="4">
            <bitfield mask="0x00030000" name="AD1D24IS" />
            <bitfield mask="0x001C0000" name="AD1D24IP" />
            <bitfield mask="0x03000000" name="AD1D25IS" />
            <bitfield mask="0x1C000000" name="AD1D25IP" />
         </register>
         <register caption="" name="IPC33" offset="0x350" rw="RW" size="4">
            <bitfield mask="0x00000003" name="AD1D26IS" />
            <bitfield mask="0x0000001C" name="AD1D26IP" />
            <bitfield mask="0x00000300" name="AD1D27IS" />
            <bitfield mask="0x00001C00" name="AD1D27IP" />
         </register>
         <register caption="" name="IPC34" offset="0x360" rw="RW" size="4"/>
         <register caption="" name="IPC36" offset="0x380" rw="RW" size="4">
            <bitfield mask="0x00030000" name="AD1D40IS" />
            <bitfield mask="0x001C0000" name="AD1D40IP" />
            <bitfield mask="0x03000000" name="AD1D41IS" />
            <bitfield mask="0x1C000000" name="AD1D41IP" />
         </register>
         <register caption="" name="IPC38" offset="0x3A0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="AD1D46IS" />
            <bitfield mask="0x0000001C" name="AD1D46IP" />
            <bitfield mask="0x00000300" name="AD1D47IS" />
            <bitfield mask="0x00001C00" name="AD1D47IP" />
            <bitfield mask="0x00030000" name="AD1D48IS" />
            <bitfield mask="0x001C0000" name="AD1D48IP" />
            <bitfield mask="0x03000000" name="AD1D49IS" />
            <bitfield mask="0x1C000000" name="AD1D49IP" />
         </register>
         <register caption="" name="IPC39" offset="0x3B0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="AD1D50IS" />
            <bitfield mask="0x0000001C" name="AD1D50IP" />
            <bitfield mask="0x00000300" name="AD1D51IS" />
            <bitfield mask="0x00001C00" name="AD1D51IP" />
            <bitfield mask="0x00030000" name="AD1D52IS" />
            <bitfield mask="0x001C0000" name="AD1D52IP" />
            <bitfield mask="0x03000000" name="AD1D53IS" />
            <bitfield mask="0x1C000000" name="AD1D53IP" />
         </register>
         <register caption="" name="IPC40" offset="0x3C0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="CMP3IS" />
            <bitfield mask="0x0000001C" name="CMP3IP" />
            <bitfield mask="0x00000300" name="CMP4IS" />
            <bitfield mask="0x00001C00" name="CMP4IP" />
            <bitfield mask="0x00030000" name="CMP5IS" />
            <bitfield mask="0x001C0000" name="CMP5IP" />
         </register>
         <register caption="" name="IPC41" offset="0x3D0" rw="RW" size="4">
            <bitfield mask="0x03000000" name="CAN1IS" />
            <bitfield mask="0x1C000000" name="CAN1IP" />
         </register>
         <register caption="" name="IPC42" offset="0x3E0" rw="RW" size="4">
            <bitfield mask="0x00000300" name="QEI1IS" />
            <bitfield mask="0x00001C00" name="QEI1IP" />
            <bitfield mask="0x00030000" name="QEI2IS" />
            <bitfield mask="0x001C0000" name="QEI2IP" />
            <bitfield mask="0x03000000" name="PWMPEVTIS" />
            <bitfield mask="0x1C000000" name="PWMPEVTIP" />
         </register>
         <register caption="" name="IPC43" offset="0x3F0" rw="RW" size="4">
            <bitfield mask="0x00000003" name="PWMSEVTIS" />
            <bitfield mask="0x0000001C" name="PWMSEVTIP" />
            <bitfield mask="0x00000300" name="PWM1IS" />
            <bitfield mask="0x00001C00" name="PWM1IP" />
            <bitfield mask="0x00030000" name="PWM2IS" />
            <bitfield mask="0x001C0000" name="PWM2IP" />
            <bitfield mask="0x03000000" name="PWM3IS" />
            <bitfield mask="0x1C000000" name="PWM3IP" />
         </register>
         <register caption="" name="IPC44" offset="0x400" rw="RW" size="4">
            <bitfield mask="0x00000003" name="PWM4IS" />
            <bitfield mask="0x0000001C" name="PWM4IP" />
            <bitfield mask="0x00000300" name="PWM5IS" />
            <bitfield mask="0x00001C00" name="PWM5IP" />
            <bitfield mask="0x00030000" name="PWM6IS" />
            <bitfield mask="0x001C0000" name="PWM6IP" />
         </register>
         <register caption="" name="IPC45" offset="0x410" rw="RW" size="4">
            <bitfield mask="0x00030000" name="DMA4IS" />
            <bitfield mask="0x001C0000" name="DMA4IP" />
            <bitfield mask="0x03000000" name="DMA5IS" />
            <bitfield mask="0x1C000000" name="DMA5IP" />
         </register>
         <register caption="" name="IPC46" offset="0x420" rw="RW" size="4">
            <bitfield mask="0x00000003" name="DMA6IS" />
            <bitfield mask="0x0000001C" name="DMA6IP" />
            <bitfield mask="0x00000300" name="DMA7IS" />
            <bitfield mask="0x00001C00" name="DMA7IP" />
         </register>
         <register caption="" name="IPC47" offset="0x430" rw="RW" size="4">
            <bitfield mask="0x00000300" name="QEI3IS" />
            <bitfield mask="0x00001C00" name="QEI3IP" />
         </register>
         <register caption="" name="IPC57" offset="0x4D0" rw="RW" size="4">
            <bitfield mask="0x00030000" name="SBIS" />
            <bitfield mask="0x001C0000" name="SBIP" />
         </register>
         <register caption="" name="IPC59" offset="0x400" rw="RW" size="4">
            <bitfield mask="0x00030000" name="PWM7IS" />
            <bitfield mask="0x001C0000" name="PWM7IP" />
            <bitfield mask="0x03000000" name="PWM8IS" />
            <bitfield mask="0x1C000000" name="PWM8IP" />
         </register>
         <register caption="" name="IPC60" offset="0x410" rw="RW" size="4">
            <bitfield mask="0x00000003" name="PWM9IS" />
            <bitfield mask="0x0000001C" name="PWM9IP" />
         </register>
         <register caption="" name="IPC61" offset="0x510" rw="RW" size="4">
            <bitfield mask="0x00000300" name="AD1DC3IS" />
            <bitfield mask="0x00001C00" name="AD1DC3IP" />
            <bitfield mask="0x00030000" name="AD1DC4IS" />
            <bitfield mask="0x001C0000" name="AD1DC4IP" />
            <bitfield mask="0x03000000" name="PCACHEIS" />
            <bitfield mask="0x1C000000" name="PCACHEIP" />
         </register>
         <register caption="" name="IPC62" offset="0x430" rw="RW" size="4">
            <bitfield mask="0x00000300" name="CLC1IS" />
            <bitfield mask="0x00001C00" name="CLC1IP" />
            <bitfield mask="0x00030000" name="CLC2IS" />
            <bitfield mask="0x001C0000" name="CLC2IP" />
            <bitfield mask="0x03000000" name="CLC3IS" />
            <bitfield mask="0x1C000000" name="CLC3IP" />
         </register>
         <register caption="" name="IPC63" offset="0x530" rw="RW" size="4">
            <bitfield mask="0x00000003" name="CLC4IS" />
            <bitfield mask="0x0000001C" name="CLC4IP" />
            <bitfield mask="0x00030000" name="CPCIS" />
            <bitfield mask="0x001C0000" name="CPCIP" />
            <bitfield mask="0x03000000" name="CFDCIS" />
            <bitfield mask="0x1C000000" name="CFDCIP" />
         </register>
         <register caption="" name="OFF000" offset="0x540" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF001" offset="0x544" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF002" offset="0x548" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF003" offset="0x54C" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF004" offset="0x550" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF005" offset="0x554" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF006" offset="0x558" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF007" offset="0x55C" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF008" offset="0x560" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF009" offset="0x564" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF010" offset="0x568" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF011" offset="0x56C" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF012" offset="0x570" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF013" offset="0x574" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF014" offset="0x578" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF015" offset="0x57C" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF016" offset="0x580" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF017" offset="0x584" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF018" offset="0x588" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF019" offset="0x58C" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF020" offset="0x590" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF021" offset="0x594" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF022" offset="0x598" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF023" offset="0x59C" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF024" offset="0x5A0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF025" offset="0x5A4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF026" offset="0x5A8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF027" offset="0x5AC" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF030" offset="0x5B8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF031" offset="0x5BC" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF032" offset="0x5C0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF033" offset="0x5C4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF035" offset="0x5CC" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF036" offset="0x5D0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF037" offset="0x5D4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF038" offset="0x5D8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF039" offset="0x5DC" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF040" offset="0x5E0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF041" offset="0x5E4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF042" offset="0x5E8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF043" offset="0x5EC" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF044" offset="0x5F0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF045" offset="0x4f8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF046" offset="0x5F8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF047" offset="0x5FC" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF048" offset="0x600" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF049" offset="0x604" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF050" offset="0x608" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF053" offset="0x618" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF054" offset="0x61C" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF055" offset="0x620" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF056" offset="0x624" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF057" offset="0x628" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF058" offset="0x524" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF059" offset="0x62C" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF060" offset="0x630" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF061" offset="0x634" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF071" offset="0x65C" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF072" offset="0x660" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF073" offset="0x664" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF074" offset="0x668" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF075" offset="0x66C" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF076" offset="0x670" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF077" offset="0x674" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF078" offset="0x678" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF079" offset="0x67C" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF080" offset="0x680" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF081" offset="0x684" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF082" offset="0x688" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF083" offset="0x68C" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF084" offset="0x690" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF085" offset="0x694" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF086" offset="0x698" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF087" offset="0x69C" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF088" offset="0x6A0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF089" offset="0x6A4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF090" offset="0x6A8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF091" offset="0x6AC" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF092" offset="0x6B0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF094" offset="0x6B8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF095" offset="0x6BC" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF096" offset="0x6C0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF097" offset="0x6C4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF098" offset="0x6C8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF099" offset="0x6CC" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF100" offset="0x6D0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF101" offset="0x6D4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF102" offset="0x6D8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF103" offset="0x6DC" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF104" offset="0x6E0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF105" offset="0x6E4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF106" offset="0x6E8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF107" offset="0x6EC" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF108" offset="0x5c4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF109" offset="0x6F4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF110" offset="0x6F8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF111" offset="0x6FC" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF112" offset="0x700" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF113" offset="0x704" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF114" offset="0x708" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF115" offset="0x70C" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF116" offset="0x710" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF117" offset="0x714" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF118" offset="0x718" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF119" offset="0x71C" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF120" offset="0x720" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF121" offset="0x724" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF122" offset="0x728" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF123" offset="0x72C" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF124" offset="0x730" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF125" offset="0x734" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF130" offset="0x748" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF131" offset="0x74C" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF132" offset="0x750" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF133" offset="0x754" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF146" offset="0x788" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF147" offset="0x78C" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF152" offset="0x7A0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF153" offset="0x7A4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF154" offset="0x7A8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF155" offset="0x7AC" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF156" offset="0x7B0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF157" offset="0x638" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF158" offset="0x7B8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF159" offset="0x7BC" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF160" offset="0x7C0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF161" offset="0x7C4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF162" offset="0x7C8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF167" offset="0x7DC" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF169" offset="0x654" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF170" offset="0x658" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF171" offset="0x65c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF172" offset="0x660" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF173" offset="0x664" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF174" offset="0x668" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF175" offset="0x66c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF176" offset="0x670" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF177" offset="0x674" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF178" offset="0x678" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF182" offset="0x818" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF183" offset="0x81C" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF184" offset="0x820" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF185" offset="0x824" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF189" offset="0x68c" rw="R" size="4" />
         <register caption="" name="OFF230" offset="0x8D8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF238" offset="0x694" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF239" offset="0x698" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF240" offset="0x69c" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF245" offset="0x914" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF246" offset="0x918" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF247" offset="0x6a8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF249" offset="0x6ac" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF250" offset="0x6b0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF251" offset="0x6b4" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF252" offset="0x6b8" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF254" offset="0x938" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
         <register caption="" name="OFF255" offset="0x6c0" rw="RW" size="4">
            <bitfield mask="0x0003FFFE" name="VOFF" />
         </register>
      </register-group>
      <value-group caption="External Interrupt 0 Edge" name="INTCON__INT0EP">
         <value caption="Rising edge" name="" value="0x1" />
         <value caption="Falling edge" name="" value="0x0" />
      </value-group>
      <value-group caption="External Interrupt 1 Edge" name="INTCON__INT1EP">
         <value caption="Rising edge" name="" value="0x1" />
         <value caption="Falling edge" name="" value="0x0" />
      </value-group>
      <value-group caption="External Interrupt 2 Edge" name="INTCON__INT2EP">
         <value caption="Rising edge" name="" value="0x1" />
         <value caption="Falling edge" name="" value="0x0" />
      </value-group>
      <value-group caption="External Interrupt 3 Edge" name="INTCON__INT3EP">
         <value caption="Rising edge" name="" value="0x1" />
         <value caption="Falling edge" name="" value="0x0" />
      </value-group>
      <value-group caption="External Interrupt 4 Edge" name="INTCON__INT4EP">
         <value caption="Rising edge" name="" value="0x1" />
         <value caption="Falling edge" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt Proximity Timer Control bits" name="INTCON__TPC">
         <value caption="Interrupts of group priority 7 or lower start the Interrupt Proximity timer" name="" value="0x7" />
         <value caption="Interrupts of group priority 6 or lower start the Interrupt Proximity timer" name="" value="0x6" />
         <value caption="Interrupts of group priority 5 or lower start the Interrupt Proximity timer" name="" value="0x5" />
         <value caption="Interrupts of group priority 4 or lower start the Interrupt Proximity timer" name="" value="0x4" />
         <value caption="Interrupts of group priority 3 or lower start the Interrupt Proximity timer" name="" value="0x3" />
         <value caption="Interrupts of group priority 2 or lower start the Interrupt Proximity timer" name="" value="0x2" />
         <value caption="Interrupts of group priority 1 start the Interrupt Proximity timer" name="" value="0x1" />
         <value caption="Disables Interrupt Proximity timer" name="" value="0x0" />
      </value-group>
      <value-group caption="Multi Vector Configuration bit" name="INTCON__MVEC">
         <value caption="Interrupt controller configured for multi vectored mode" name="" value="0x1" />
         <value caption="Interrupt controller configured for single vectored mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Single Vector Shadow Register Set bit" name="PRISS__SS0">
         <value caption="Single vector is presented with a shadow set" name="" value="0x1" />
         <value caption="Single vector is not presented with a shadow set" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt with Priority Level 1 Shadow Set bits" name="PRISS__PRI1SS">
         <value caption="Interrupt with a priority level of 1 uses Shadow Set 7" name="" value="0x7" />
         <value caption="Interrupt with a priority level of 1 uses Shadow Set 6" name="" value="0x6" />
         <value caption="Interrupt with a priority level of 1 uses Shadow Set 5" name="" value="0x5" />
         <value caption="Interrupt with a priority level of 1 uses Shadow Set 4" name="" value="0x4" />
         <value caption="Interrupt with a priority level of 1 uses Shadow Set 3" name="" value="0x3" />
         <value caption="Interrupt with a priority level of 1 uses Shadow Set 2" name="" value="0x2" />
         <value caption="Interrupt with a priority level of 1 uses Shadow Set 1" name="" value="0x1" />
         <value caption="Interrupt with a priority level of 1 uses Shadow Set 0 (default)" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt with Priority Level 2 Shadow Set bits" name="PRISS__PRI2SS">
         <value caption="Interrupt with a priority level of 2 uses Shadow Set 7" name="" value="0x7" />
         <value caption="Interrupt with a priority level of 2 uses Shadow Set 6" name="" value="0x6" />
         <value caption="Interrupt with a priority level of 2 uses Shadow Set 5" name="" value="0x5" />
         <value caption="Interrupt with a priority level of 2 uses Shadow Set 4" name="" value="0x4" />
         <value caption="Interrupt with a priority level of 2 uses Shadow Set 3" name="" value="0x3" />
         <value caption="Interrupt with a priority level of 2 uses Shadow Set 2" name="" value="0x2" />
         <value caption="Interrupt with a priority level of 2 uses Shadow Set 1" name="" value="0x1" />
         <value caption="Interrupt with a priority level of 2 uses Shadow Set 0 (default)" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt with Priority Level 3 Shadow Set bits" name="PRISS__PRI3SS">
         <value caption="Interrupt with a priority level of 3 uses Shadow Set 7" name="" value="0x7" />
         <value caption="Interrupt with a priority level of 3 uses Shadow Set 6" name="" value="0x6" />
         <value caption="Interrupt with a priority level of 3 uses Shadow Set 5" name="" value="0x5" />
         <value caption="Interrupt with a priority level of 3 uses Shadow Set 4" name="" value="0x4" />
         <value caption="Interrupt with a priority level of 3 uses Shadow Set 3" name="" value="0x3" />
         <value caption="Interrupt with a priority level of 3 uses Shadow Set 2" name="" value="0x2" />
         <value caption="Interrupt with a priority level of 3 uses Shadow Set 1" name="" value="0x1" />
         <value caption="Interrupt with a priority level of 3 uses Shadow Set 0 (default)" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt with Priority Level 4 Shadow Set bits" name="PRISS__PRI4SS">
         <value caption="Interrupt with a priority level of 4 uses Shadow Set 7" name="" value="0x7" />
         <value caption="Interrupt with a priority level of 4 uses Shadow Set 6" name="" value="0x6" />
         <value caption="Interrupt with a priority level of 4 uses Shadow Set 5" name="" value="0x5" />
         <value caption="Interrupt with a priority level of 4 uses Shadow Set 4" name="" value="0x4" />
         <value caption="Interrupt with a priority level of 4 uses Shadow Set 3" name="" value="0x3" />
         <value caption="Interrupt with a priority level of 4 uses Shadow Set 2" name="" value="0x2" />
         <value caption="Interrupt with a priority level of 4 uses Shadow Set 1" name="" value="0x1" />
         <value caption="Interrupt with a priority level of 4 uses Shadow Set 0 (default)" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt with Priority Level 5 Shadow Set bits" name="PRISS__PRI5SS">
         <value caption="Interrupt with a priority level of 5 uses Shadow Set 7" name="" value="0x7" />
         <value caption="Interrupt with a priority level of 5 uses Shadow Set 6" name="" value="0x6" />
         <value caption="Interrupt with a priority level of 5 uses Shadow Set 5" name="" value="0x5" />
         <value caption="Interrupt with a priority level of 5 uses Shadow Set 4" name="" value="0x4" />
         <value caption="Interrupt with a priority level of 5 uses Shadow Set 3" name="" value="0x3" />
         <value caption="Interrupt with a priority level of 5 uses Shadow Set 2" name="" value="0x2" />
         <value caption="Interrupt with a priority level of 5 uses Shadow Set 1" name="" value="0x1" />
         <value caption="Interrupt with a priority level of 5 uses Shadow Set 0 (default)" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt with Priority Level 6 Shadow Set bits" name="PRISS__PRI6SS">
         <value caption="Interrupt with a priority level of 6 uses Shadow Set 7" name="" value="0x7" />
         <value caption="Interrupt with a priority level of 6 uses Shadow Set 6" name="" value="0x6" />
         <value caption="Interrupt with a priority level of 6 uses Shadow Set 5" name="" value="0x5" />
         <value caption="Interrupt with a priority level of 6 uses Shadow Set 4" name="" value="0x4" />
         <value caption="Interrupt with a priority level of 6 uses Shadow Set 3" name="" value="0x3" />
         <value caption="Interrupt with a priority level of 6 uses Shadow Set 2" name="" value="0x2" />
         <value caption="Interrupt with a priority level of 6 uses Shadow Set 1" name="" value="0x1" />
         <value caption="Interrupt with a priority level of 6 uses Shadow Set 0 (default)" name="" value="0x0" />
      </value-group>
      <value-group caption="Interrupt with Priority Level 7 Shadow Set bits" name="PRISS__PRI7SS">
         <value caption="Interrupt with a priority level of 7 uses Shadow Set 7" name="" value="0x7" />
         <value caption="Interrupt with a priority level of 7 uses Shadow Set 6" name="" value="0x6" />
         <value caption="Interrupt with a priority level of 7 uses Shadow Set 5" name="" value="0x5" />
         <value caption="Interrupt with a priority level of 7 uses Shadow Set 4" name="" value="0x4" />
         <value caption="Interrupt with a priority level of 7 uses Shadow Set 3" name="" value="0x3" />
         <value caption="Interrupt with a priority level of 7 uses Shadow Set 2" name="" value="0x2" />
         <value caption="Interrupt with a priority level of 7 uses Shadow Set 1" name="" value="0x1" />
         <value caption="Interrupt with a priority level of 7 uses Shadow Set 0 (default)" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="02869" name="JTAG" version="2">
      <register-group name="JTAG">
         <register caption="" name="_ICDCON" offset="0x0" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CKSWBKEN" />
            <bitfield mask="0x00000002" name="SLPBKEN" />
            <bitfield mask="0x00000004" name="WDTBKEN" />
            <bitfield mask="0x00000008" name="WDTEN" />
            <bitfield mask="0x00000010" name="RSTBUG" />
            <bitfield mask="0x00000020" name="DMTBKEN" />
            <bitfield mask="0x00000040" name="DMTEN" />
            <bitfield mask="0x00004000" name="FRZ" />
         </register>
         <register caption="" name="_ICDSTAT" offset="0x10" rw="RW" size="4">
            <bitfield mask="0x00000001" name="CKSWBF" />
            <bitfield mask="0x00000002" name="SLPBF" />
            <bitfield mask="0x00000004" name="WDTBF" />
            <bitfield mask="0x00000008" name="DMTBF" />
            <bitfield mask="0x00000010" name="WDTRUNBF" />
            <bitfield mask="0x00000020" name="WDTSLPBF" />
         </register>
      </register-group>
   </module>
   <module caption="" id="01477" name="MCPWM" version="1">
      <register-group name="MCPWM">
         <register caption="PWM Primary Time Base Control Register" name="PTCON" offset="0x0" rw="RW" size="4">
            <bitfield caption="PWM Special Event Trigger Output Postscaler Select bits" mask="0x0000000F" name="SEVTPS" values="PTCON__SEVTPS" />
            <bitfield caption="Primary PWM Input Clock Prescaler bits" mask="0x00000070" name="PCLKDIV" values="PTCON__PCLKDIV" />
            <bitfield caption="PWM Module Status bit" mask="0x00000400" name="PWMRDY" values="PTCON__PWMRDY" />
            <bitfield caption="Special Event Interrupt Enable bit" mask="0x00000800" name="SEIEN" values="PTCON__SEIEN" />
            <bitfield caption="Special Event Interrupt Status bit" mask="0x00001000" name="SESTAT" values="PTCON__SESTAT" />
            <bitfield caption="PWM Time Base Stop in Idle Mode bit" mask="0x00002000" name="PTSIDL" values="PTCON__PTSIDL" />
            <bitfield caption="PWM Module Enable bit" mask="0x00008000" name="PTEN" values="PTCON__PTEN" />
         </register>
         <register caption="Primary Master Time Base Period Register" name="PTPER" offset="0x10" rw="RW" size="4">
            <bitfield caption="Primary Master Time Base Period Value bits" mask="0x0000FFFF" name="PTPER" values="PTPER__PTPER" />
         </register>
         <register caption="PWM Primary Special Event Compare Register" name="SEVTCMP" offset="0x20" rw="RW" size="4">
            <bitfield caption="Special Event Compare Count Value bits" mask="0x0000FFFF" name="SEVTCMP" values="SEVTCMP__SEVTCMP" />
         </register>
         <register caption="Primary Master Time Base Timer Register" name="PMTMR" offset="0x30" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="PMTMR" />
         </register>
         <register caption="Secondary Master Time Base Control Register" name="STCON" offset="0x40" rw="RW" size="4">
            <bitfield caption="PWM Secondary Special Event Trigger Output Postscaler Select bits" mask="0x0000000F" name="SEVTPS" values="STCON__SEVTPS" />
            <bitfield caption="Secondary PWM Input Clock Prescaler" mask="0x00000070" name="SCLKDIV" values="STCON__SCLKDIV" />
            <bitfield caption="Secondary Special Event Interrupt Enable bit" mask="0x00000800" name="SSEIEN" values="STCON__SSEIEN" />
            <bitfield caption="Secondary Special Event Interrupt Status bit" mask="0x00001000" name="SSESTAT" values="STCON__SSESTAT" />
         </register>
         <register caption="Secondary Master Time Base Period Register" name="STPER" offset="0x50" rw="RW" size="4">
            <bitfield caption="Secondary Master Time Base Period Value bits" mask="0x0000FFFF" name="STPER" values="STPER__STPER" />
         </register>
         <register caption="PWM Secondary Special Event Compare Register" name="SSEVTCMP" offset="0x60" rw="RW" size="4">
            <bitfield caption="Secondary Special Event Compare Value bits" mask="0x0000FFFF" name="SSEVTCMP" values="SSEVTCMP__SSEVTCMP" />
         </register>
         <register caption="Secondary Master Time Base Timer Register" name="SMTMR" offset="0x70" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="SMTMR" />
         </register>
         <register caption="PWM Chop Clock Generator Register" name="CHOP" offset="0x80" rw="RW" size="4">
            <bitfield caption="Chop Clock Divider bits" mask="0x000003FF" name="CHOPCLK" values="CHOP__CHOPCLK" />
            <bitfield caption="Enable Chop Clock Generator bit" mask="0x00008000" name="CHPCLKEN" values="CHOP__CHPCLKEN" />
         </register>
         <register caption="PWM Unlock Register" name="PWMKEY" offset="0x90" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="PWMKEY" />
         </register>
         <register caption="PWM Control Register x (x = 1 through 12)" name="PWMCON1" offset="0xc0" rw="RW" size="4">
            <bitfield caption="External PWM Reset Control bit" mask="0x00000002" name="XPRES" values="PWMCON1__XPRES" />
            <bitfield caption="Master Time Base Select bit" mask="0x00000008" name="MTBS" values="PWMCON1__MTBS" />
            <bitfield caption="PWM Timer Direction bit" mask="0x00000010" name="PTDIR" values="PWMCON1__PTDIR" />
            <bitfield caption="Dead Time Compensation Polarity bit" mask="0x00000020" name="DTCP" values="PWMCON1__DTCP" />
            <bitfield caption="Dead Time Control bits" mask="0x000000C0" name="DTC" values="PWMCON1__DTC" />
            <bitfield caption="Independent Time Base Mode bit" mask="0x00000200" name="ITB" values="PWMCON1__ITB" />
            <bitfield caption="Edge/Center-Aligned Mode Enable bits" mask="0x00000C00" name="ECAM" values="PWMCON1__ECAM" />
            <bitfield caption="Current-Limit Interrupt Status bit (This bit is cleared by setting CLIEN to 0)" mask="0x00004000" name="CLTSTAT" values="PWMCON1__CLTSTAT" />
            <bitfield caption="Fault Interrupt Status bit (This bit is cleared by setting FLTIEN to 0)" mask="0x00008000" name="FLTSTAT" values="PWMCON1__FLTSTAT" />
            <bitfield caption="PWM High Phase Interrupt Enable bit" mask="0x00080000" name="PWMHIEN" values="PWMCON1__PWMHIEN" />
            <bitfield caption="PWM Low Phase Interrupt Enable bit" mask="0x00100000" name="PWMLIEN" values="PWMCON1__PWMLIEN" />
            <bitfield caption="Primary Trigger Interrupt Enable bit" mask="0x00200000" name="TRGIEN" values="PWMCON1__TRGIEN" />
            <bitfield caption="Current-Limit Interrupt Enable bit" mask="0x00400000" name="CLIEN" values="PWMCON1__CLIEN" />
            <bitfield caption="Fault Interrupt Enable bit" mask="0x00800000" name="FLTIEN" values="PWMCON1__FLTIEN" />
            <bitfield caption="PWMH Interrupt Status bit" mask="0x08000000" name="PWMHIF" values="PWMCON1__PWMHIF" />
            <bitfield caption="PWML Interrupt Status bit" mask="0x10000000" name="PWMLIF" values="PWMCON1__PWMLIF" />
            <bitfield caption="Trigger Interrupt Status bit" mask="0x20000000" name="TRGIF" values="PWMCON1__TRGIF" />
            <bitfield caption="Current-Limit Status bit" mask="0x40000000" name="CLIF" values="PWMCON1__CLIF" />
            <bitfield caption="Fault Interrupt Flag bit" mask="0x80000000" name="FLTIF" values="PWMCON1__FLTIF" />
         </register>
         <register caption="PWM Control Register x (x = 1 through 12)" name="PWMCON2" offset="0x1c0" rw="RW" size="4">
            <bitfield caption="External PWM Reset Control bit" mask="0x00000002" name="XPRES" values="PWMCON2__XPRES" />
            <bitfield caption="Master Time Base Select bit" mask="0x00000008" name="MTBS" values="PWMCON2__MTBS" />
            <bitfield caption="PWM Timer Direction bit" mask="0x00000010" name="PTDIR" values="PWMCON2__PTDIR" />
            <bitfield caption="Dead Time Compensation Polarity bit" mask="0x00000020" name="DTCP" values="PWMCON2__DTCP" />
            <bitfield caption="Dead Time Control bits" mask="0x000000C0" name="DTC" values="PWMCON2__DTC" />
            <bitfield caption="Independent Time Base Mode bit" mask="0x00000200" name="ITB" values="PWMCON2__ITB" />
            <bitfield caption="Edge/Center-Aligned Mode Enable bits" mask="0x00000C00" name="ECAM" values="PWMCON2__ECAM" />
            <bitfield caption="Current-Limit Interrupt Status bit (This bit is cleared by setting CLIEN to 0)" mask="0x00004000" name="CLTSTAT" values="PWMCON2__CLTSTAT" />
            <bitfield caption="Fault Interrupt Status bit (This bit is cleared by setting FLTIEN to 0)" mask="0x00008000" name="FLTSTAT" values="PWMCON2__FLTSTAT" />
            <bitfield caption="PWM High Phase Interrupt Enable bit" mask="0x00080000" name="PWMHIEN" values="PWMCON2__PWMHIEN" />
            <bitfield caption="PWM Low Phase Interrupt Enable bit" mask="0x00100000" name="PWMLIEN" values="PWMCON2__PWMLIEN" />
            <bitfield caption="Primary Trigger Interrupt Enable bit" mask="0x00200000" name="TRGIEN" values="PWMCON2__TRGIEN" />
            <bitfield caption="Current-Limit Interrupt Enable bit" mask="0x00400000" name="CLIEN" values="PWMCON2__CLIEN" />
            <bitfield caption="Fault Interrupt Enable bit" mask="0x00800000" name="FLTIEN" values="PWMCON2__FLTIEN" />
            <bitfield caption="PWMH Interrupt Status bit" mask="0x08000000" name="PWMHIF" values="PWMCON2__PWMHIF" />
            <bitfield caption="PWML Interrupt Status bit" mask="0x10000000" name="PWMLIF" values="PWMCON2__PWMLIF" />
            <bitfield caption="Trigger Interrupt Status bit" mask="0x20000000" name="TRGIF" values="PWMCON2__TRGIF" />
            <bitfield caption="Current-Limit Status bit" mask="0x40000000" name="CLIF" values="PWMCON2__CLIF" />
            <bitfield caption="Fault Interrupt Flag bit" mask="0x80000000" name="FLTIF" values="PWMCON2__FLTIF" />
         </register>
         <register caption="PWM Control Register x (x = 1 through 12)" name="PWMCON3" offset="0x2c0" rw="RW" size="4">
            <bitfield caption="External PWM Reset Control bit" mask="0x00000002" name="XPRES" values="PWMCON3__XPRES" />
            <bitfield caption="Master Time Base Select bit" mask="0x00000008" name="MTBS" values="PWMCON3__MTBS" />
            <bitfield caption="PWM Timer Direction bit" mask="0x00000010" name="PTDIR" values="PWMCON3__PTDIR" />
            <bitfield caption="Dead Time Compensation Polarity bit" mask="0x00000020" name="DTCP" values="PWMCON3__DTCP" />
            <bitfield caption="Dead Time Control bits" mask="0x000000C0" name="DTC" values="PWMCON3__DTC" />
            <bitfield caption="Independent Time Base Mode bit" mask="0x00000200" name="ITB" values="PWMCON3__ITB" />
            <bitfield caption="Edge/Center-Aligned Mode Enable bits" mask="0x00000C00" name="ECAM" values="PWMCON3__ECAM" />
            <bitfield caption="Current-Limit Interrupt Status bit (This bit is cleared by setting CLIEN to 0)" mask="0x00004000" name="CLTSTAT" values="PWMCON3__CLTSTAT" />
            <bitfield caption="Fault Interrupt Status bit (This bit is cleared by setting FLTIEN to 0)" mask="0x00008000" name="FLTSTAT" values="PWMCON3__FLTSTAT" />
            <bitfield caption="PWM High Phase Interrupt Enable bit" mask="0x00080000" name="PWMHIEN" values="PWMCON3__PWMHIEN" />
            <bitfield caption="PWM Low Phase Interrupt Enable bit" mask="0x00100000" name="PWMLIEN" values="PWMCON3__PWMLIEN" />
            <bitfield caption="Primary Trigger Interrupt Enable bit" mask="0x00200000" name="TRGIEN" values="PWMCON3__TRGIEN" />
            <bitfield caption="Current-Limit Interrupt Enable bit" mask="0x00400000" name="CLIEN" values="PWMCON3__CLIEN" />
            <bitfield caption="Fault Interrupt Enable bit" mask="0x00800000" name="FLTIEN" values="PWMCON3__FLTIEN" />
            <bitfield caption="PWMH Interrupt Status bit" mask="0x08000000" name="PWMHIF" values="PWMCON3__PWMHIF" />
            <bitfield caption="PWML Interrupt Status bit" mask="0x10000000" name="PWMLIF" values="PWMCON3__PWMLIF" />
            <bitfield caption="Trigger Interrupt Status bit" mask="0x20000000" name="TRGIF" values="PWMCON3__TRGIF" />
            <bitfield caption="Current-Limit Status bit" mask="0x40000000" name="CLIF" values="PWMCON3__CLIF" />
            <bitfield caption="Fault Interrupt Flag bit" mask="0x80000000" name="FLTIF" values="PWMCON3__FLTIF" />
         </register>
         <register caption="PWM Control Register x (x = 1 through 12)" name="PWMCON4" offset="0x3c0" rw="RW" size="4">
            <bitfield caption="External PWM Reset Control bit" mask="0x00000002" name="XPRES" values="PWMCON4__XPRES" />
            <bitfield caption="Master Time Base Select bit" mask="0x00000008" name="MTBS" values="PWMCON4__MTBS" />
            <bitfield caption="PWM Timer Direction bit" mask="0x00000010" name="PTDIR" values="PWMCON4__PTDIR" />
            <bitfield caption="Dead Time Compensation Polarity bit" mask="0x00000020" name="DTCP" values="PWMCON4__DTCP" />
            <bitfield caption="Dead Time Control bits" mask="0x000000C0" name="DTC" values="PWMCON4__DTC" />
            <bitfield caption="Independent Time Base Mode bit" mask="0x00000200" name="ITB" values="PWMCON4__ITB" />
            <bitfield caption="Edge/Center-Aligned Mode Enable bits" mask="0x00000C00" name="ECAM" values="PWMCON4__ECAM" />
            <bitfield caption="Current-Limit Interrupt Status bit (This bit is cleared by setting CLIEN to 0)" mask="0x00004000" name="CLTSTAT" values="PWMCON4__CLTSTAT" />
            <bitfield caption="Fault Interrupt Status bit (This bit is cleared by setting FLTIEN to 0)" mask="0x00008000" name="FLTSTAT" values="PWMCON4__FLTSTAT" />
            <bitfield caption="PWM High Phase Interrupt Enable bit" mask="0x00080000" name="PWMHIEN" values="PWMCON4__PWMHIEN" />
            <bitfield caption="PWM Low Phase Interrupt Enable bit" mask="0x00100000" name="PWMLIEN" values="PWMCON4__PWMLIEN" />
            <bitfield caption="Primary Trigger Interrupt Enable bit" mask="0x00200000" name="TRGIEN" values="PWMCON4__TRGIEN" />
            <bitfield caption="Current-Limit Interrupt Enable bit" mask="0x00400000" name="CLIEN" values="PWMCON4__CLIEN" />
            <bitfield caption="Fault Interrupt Enable bit" mask="0x00800000" name="FLTIEN" values="PWMCON4__FLTIEN" />
            <bitfield caption="PWMH Interrupt Status bit" mask="0x08000000" name="PWMHIF" values="PWMCON4__PWMHIF" />
            <bitfield caption="PWML Interrupt Status bit" mask="0x10000000" name="PWMLIF" values="PWMCON4__PWMLIF" />
            <bitfield caption="Trigger Interrupt Status bit" mask="0x20000000" name="TRGIF" values="PWMCON4__TRGIF" />
            <bitfield caption="Current-Limit Status bit" mask="0x40000000" name="CLIF" values="PWMCON4__CLIF" />
            <bitfield caption="Fault Interrupt Flag bit" mask="0x80000000" name="FLTIF" values="PWMCON4__FLTIF" />
         </register>
         <register caption="PWM Control Register x (x = 1 through 12)" name="PWMCON5" offset="0x4c0" rw="RW" size="4">
            <bitfield caption="External PWM Reset Control bit" mask="0x00000002" name="XPRES" values="PWMCON5__XPRES" />
            <bitfield caption="Master Time Base Select bit" mask="0x00000008" name="MTBS" values="PWMCON5__MTBS" />
            <bitfield caption="PWM Timer Direction bit" mask="0x00000010" name="PTDIR" values="PWMCON5__PTDIR" />
            <bitfield caption="Dead Time Compensation Polarity bit" mask="0x00000020" name="DTCP" values="PWMCON5__DTCP" />
            <bitfield caption="Dead Time Control bits" mask="0x000000C0" name="DTC" values="PWMCON5__DTC" />
            <bitfield caption="Independent Time Base Mode bit" mask="0x00000200" name="ITB" values="PWMCON5__ITB" />
            <bitfield caption="Edge/Center-Aligned Mode Enable bits" mask="0x00000C00" name="ECAM" values="PWMCON5__ECAM" />
            <bitfield caption="Current-Limit Interrupt Status bit (This bit is cleared by setting CLIEN to 0)" mask="0x00004000" name="CLTSTAT" values="PWMCON5__CLTSTAT" />
            <bitfield caption="Fault Interrupt Status bit (This bit is cleared by setting FLTIEN to 0)" mask="0x00008000" name="FLTSTAT" values="PWMCON5__FLTSTAT" />
            <bitfield caption="PWM High Phase Interrupt Enable bit" mask="0x00080000" name="PWMHIEN" values="PWMCON5__PWMHIEN" />
            <bitfield caption="PWM Low Phase Interrupt Enable bit" mask="0x00100000" name="PWMLIEN" values="PWMCON5__PWMLIEN" />
            <bitfield caption="Primary Trigger Interrupt Enable bit" mask="0x00200000" name="TRGIEN" values="PWMCON5__TRGIEN" />
            <bitfield caption="Current-Limit Interrupt Enable bit" mask="0x00400000" name="CLIEN" values="PWMCON5__CLIEN" />
            <bitfield caption="Fault Interrupt Enable bit" mask="0x00800000" name="FLTIEN" values="PWMCON5__FLTIEN" />
            <bitfield caption="PWMH Interrupt Status bit" mask="0x08000000" name="PWMHIF" values="PWMCON5__PWMHIF" />
            <bitfield caption="PWML Interrupt Status bit" mask="0x10000000" name="PWMLIF" values="PWMCON5__PWMLIF" />
            <bitfield caption="Trigger Interrupt Status bit" mask="0x20000000" name="TRGIF" values="PWMCON5__TRGIF" />
            <bitfield caption="Current-Limit Status bit" mask="0x40000000" name="CLIF" values="PWMCON5__CLIF" />
            <bitfield caption="Fault Interrupt Flag bit" mask="0x80000000" name="FLTIF" values="PWMCON5__FLTIF" />
         </register>
         <register caption="PWM Control Register x (x = 1 through 12)" name="PWMCON6" offset="0x5c0" rw="RW" size="4">
            <bitfield caption="External PWM Reset Control bit" mask="0x00000002" name="XPRES" values="PWMCON6__XPRES" />
            <bitfield caption="Master Time Base Select bit" mask="0x00000008" name="MTBS" values="PWMCON6__MTBS" />
            <bitfield caption="PWM Timer Direction bit" mask="0x00000010" name="PTDIR" values="PWMCON6__PTDIR" />
            <bitfield caption="Dead Time Compensation Polarity bit" mask="0x00000020" name="DTCP" values="PWMCON6__DTCP" />
            <bitfield caption="Dead Time Control bits" mask="0x000000C0" name="DTC" values="PWMCON6__DTC" />
            <bitfield caption="Independent Time Base Mode bit" mask="0x00000200" name="ITB" values="PWMCON6__ITB" />
            <bitfield caption="Edge/Center-Aligned Mode Enable bits" mask="0x00000C00" name="ECAM" values="PWMCON6__ECAM" />
            <bitfield caption="Current-Limit Interrupt Status bit (This bit is cleared by setting CLIEN to 0)" mask="0x00004000" name="CLTSTAT" values="PWMCON6__CLTSTAT" />
            <bitfield caption="Fault Interrupt Status bit (This bit is cleared by setting FLTIEN to 0)" mask="0x00008000" name="FLTSTAT" values="PWMCON6__FLTSTAT" />
            <bitfield caption="PWM High Phase Interrupt Enable bit" mask="0x00080000" name="PWMHIEN" values="PWMCON6__PWMHIEN" />
            <bitfield caption="PWM Low Phase Interrupt Enable bit" mask="0x00100000" name="PWMLIEN" values="PWMCON6__PWMLIEN" />
            <bitfield caption="Primary Trigger Interrupt Enable bit" mask="0x00200000" name="TRGIEN" values="PWMCON6__TRGIEN" />
            <bitfield caption="Current-Limit Interrupt Enable bit" mask="0x00400000" name="CLIEN" values="PWMCON6__CLIEN" />
            <bitfield caption="Fault Interrupt Enable bit" mask="0x00800000" name="FLTIEN" values="PWMCON6__FLTIEN" />
            <bitfield caption="PWMH Interrupt Status bit" mask="0x08000000" name="PWMHIF" values="PWMCON6__PWMHIF" />
            <bitfield caption="PWML Interrupt Status bit" mask="0x10000000" name="PWMLIF" values="PWMCON6__PWMLIF" />
            <bitfield caption="Trigger Interrupt Status bit" mask="0x20000000" name="TRGIF" values="PWMCON6__TRGIF" />
            <bitfield caption="Current-Limit Status bit" mask="0x40000000" name="CLIF" values="PWMCON6__CLIF" />
            <bitfield caption="Fault Interrupt Flag bit" mask="0x80000000" name="FLTIF" values="PWMCON6__FLTIF" />
         </register>
         <register caption="PWM Control Register x (x = 1 through 12)" name="PWMCON7" offset="0x6c0" rw="RW" size="4">
            <bitfield caption="External PWM Reset Control bit" mask="0x00000002" name="XPRES" values="PWMCON7__XPRES" />
            <bitfield caption="Master Time Base Select bit" mask="0x00000008" name="MTBS" values="PWMCON7__MTBS" />
            <bitfield caption="PWM Timer Direction bit" mask="0x00000010" name="PTDIR" values="PWMCON7__PTDIR" />
            <bitfield caption="Dead Time Compensation Polarity bit" mask="0x00000020" name="DTCP" values="PWMCON7__DTCP" />
            <bitfield caption="Dead Time Control bits" mask="0x000000C0" name="DTC" values="PWMCON7__DTC" />
            <bitfield caption="Independent Time Base Mode bit" mask="0x00000200" name="ITB" values="PWMCON7__ITB" />
            <bitfield caption="Edge/Center-Aligned Mode Enable bits" mask="0x00000C00" name="ECAM" values="PWMCON7__ECAM" />
            <bitfield caption="Current-Limit Interrupt Status bit (This bit is cleared by setting CLIEN to 0)" mask="0x00004000" name="CLTSTAT" values="PWMCON7__CLTSTAT" />
            <bitfield caption="Fault Interrupt Status bit (This bit is cleared by setting FLTIEN to 0)" mask="0x00008000" name="FLTSTAT" values="PWMCON7__FLTSTAT" />
            <bitfield caption="PWM High Phase Interrupt Enable bit" mask="0x00080000" name="PWMHIEN" values="PWMCON7__PWMHIEN" />
            <bitfield caption="PWM Low Phase Interrupt Enable bit" mask="0x00100000" name="PWMLIEN" values="PWMCON7__PWMLIEN" />
            <bitfield caption="Primary Trigger Interrupt Enable bit" mask="0x00200000" name="TRGIEN" values="PWMCON7__TRGIEN" />
            <bitfield caption="Current-Limit Interrupt Enable bit" mask="0x00400000" name="CLIEN" values="PWMCON7__CLIEN" />
            <bitfield caption="Fault Interrupt Enable bit" mask="0x00800000" name="FLTIEN" values="PWMCON7__FLTIEN" />
            <bitfield caption="PWMH Interrupt Status bit" mask="0x08000000" name="PWMHIF" values="PWMCON7__PWMHIF" />
            <bitfield caption="PWML Interrupt Status bit" mask="0x10000000" name="PWMLIF" values="PWMCON7__PWMLIF" />
            <bitfield caption="Trigger Interrupt Status bit" mask="0x20000000" name="TRGIF" values="PWMCON7__TRGIF" />
            <bitfield caption="Current-Limit Status bit" mask="0x40000000" name="CLIF" values="PWMCON7__CLIF" />
            <bitfield caption="Fault Interrupt Flag bit" mask="0x80000000" name="FLTIF" values="PWMCON7__FLTIF" />
         </register>
         <register caption="PWM Control Register x (x = 1 through 12)" name="PWMCON8" offset="0x7c0" rw="RW" size="4">
            <bitfield caption="External PWM Reset Control bit" mask="0x00000002" name="XPRES" values="PWMCON8__XPRES" />
            <bitfield caption="Master Time Base Select bit" mask="0x00000008" name="MTBS" values="PWMCON8__MTBS" />
            <bitfield caption="PWM Timer Direction bit" mask="0x00000010" name="PTDIR" values="PWMCON8__PTDIR" />
            <bitfield caption="Dead Time Compensation Polarity bit" mask="0x00000020" name="DTCP" values="PWMCON8__DTCP" />
            <bitfield caption="Dead Time Control bits" mask="0x000000C0" name="DTC" values="PWMCON8__DTC" />
            <bitfield caption="Independent Time Base Mode bit" mask="0x00000200" name="ITB" values="PWMCON8__ITB" />
            <bitfield caption="Edge/Center-Aligned Mode Enable bits" mask="0x00000C00" name="ECAM" values="PWMCON8__ECAM" />
            <bitfield caption="Current-Limit Interrupt Status bit (This bit is cleared by setting CLIEN to 0)" mask="0x00004000" name="CLTSTAT" values="PWMCON8__CLTSTAT" />
            <bitfield caption="Fault Interrupt Status bit (This bit is cleared by setting FLTIEN to 0)" mask="0x00008000" name="FLTSTAT" values="PWMCON8__FLTSTAT" />
            <bitfield caption="PWM High Phase Interrupt Enable bit" mask="0x00080000" name="PWMHIEN" values="PWMCON8__PWMHIEN" />
            <bitfield caption="PWM Low Phase Interrupt Enable bit" mask="0x00100000" name="PWMLIEN" values="PWMCON8__PWMLIEN" />
            <bitfield caption="Primary Trigger Interrupt Enable bit" mask="0x00200000" name="TRGIEN" values="PWMCON8__TRGIEN" />
            <bitfield caption="Current-Limit Interrupt Enable bit" mask="0x00400000" name="CLIEN" values="PWMCON8__CLIEN" />
            <bitfield caption="Fault Interrupt Enable bit" mask="0x00800000" name="FLTIEN" values="PWMCON8__FLTIEN" />
            <bitfield caption="PWMH Interrupt Status bit" mask="0x08000000" name="PWMHIF" values="PWMCON8__PWMHIF" />
            <bitfield caption="PWML Interrupt Status bit" mask="0x10000000" name="PWMLIF" values="PWMCON8__PWMLIF" />
            <bitfield caption="Trigger Interrupt Status bit" mask="0x20000000" name="TRGIF" values="PWMCON8__TRGIF" />
            <bitfield caption="Current-Limit Status bit" mask="0x40000000" name="CLIF" values="PWMCON8__CLIF" />
            <bitfield caption="Fault Interrupt Flag bit" mask="0x80000000" name="FLTIF" values="PWMCON8__FLTIF" />
         </register>
         <register caption="PWM Control Register x (x = 1 through 12)" name="PWMCON9" offset="0x8c0" rw="RW" size="4">
            <bitfield caption="External PWM Reset Control bit" mask="0x00000002" name="XPRES" values="PWMCON9__XPRES" />
            <bitfield caption="Master Time Base Select bit" mask="0x00000008" name="MTBS" values="PWMCON9__MTBS" />
            <bitfield caption="PWM Timer Direction bit" mask="0x00000010" name="PTDIR" values="PWMCON9__PTDIR" />
            <bitfield caption="Dead Time Compensation Polarity bit" mask="0x00000020" name="DTCP" values="PWMCON9__DTCP" />
            <bitfield caption="Dead Time Control bits" mask="0x000000C0" name="DTC" values="PWMCON9__DTC" />
            <bitfield caption="Independent Time Base Mode bit" mask="0x00000200" name="ITB" values="PWMCON9__ITB" />
            <bitfield caption="Edge/Center-Aligned Mode Enable bits" mask="0x00000C00" name="ECAM" values="PWMCON9__ECAM" />
            <bitfield caption="Current-Limit Interrupt Status bit (This bit is cleared by setting CLIEN to 0)" mask="0x00004000" name="CLTSTAT" values="PWMCON9__CLTSTAT" />
            <bitfield caption="Fault Interrupt Status bit (This bit is cleared by setting FLTIEN to 0)" mask="0x00008000" name="FLTSTAT" values="PWMCON9__FLTSTAT" />
            <bitfield caption="PWM High Phase Interrupt Enable bit" mask="0x00080000" name="PWMHIEN" values="PWMCON9__PWMHIEN" />
            <bitfield caption="PWM Low Phase Interrupt Enable bit" mask="0x00100000" name="PWMLIEN" values="PWMCON9__PWMLIEN" />
            <bitfield caption="Primary Trigger Interrupt Enable bit" mask="0x00200000" name="TRGIEN" values="PWMCON9__TRGIEN" />
            <bitfield caption="Current-Limit Interrupt Enable bit" mask="0x00400000" name="CLIEN" values="PWMCON9__CLIEN" />
            <bitfield caption="Fault Interrupt Enable bit" mask="0x00800000" name="FLTIEN" values="PWMCON9__FLTIEN" />
            <bitfield caption="PWMH Interrupt Status bit" mask="0x08000000" name="PWMHIF" values="PWMCON9__PWMHIF" />
            <bitfield caption="PWML Interrupt Status bit" mask="0x10000000" name="PWMLIF" values="PWMCON9__PWMLIF" />
            <bitfield caption="Trigger Interrupt Status bit" mask="0x20000000" name="TRGIF" values="PWMCON9__TRGIF" />
            <bitfield caption="Current-Limit Status bit" mask="0x40000000" name="CLIF" values="PWMCON9__CLIF" />
            <bitfield caption="Fault Interrupt Flag bit" mask="0x80000000" name="FLTIF" values="PWMCON9__FLTIF" />
         </register>
         <register caption="PWMx I/O Control Register x (x = 1 through 12)" name="IOCON1" offset="0xd0" rw="RW" size="4">
            <bitfield caption="Output Override Synchronization bit" mask="0x00000001" name="OSYNC" values="IOCON1__OSYNC" />
            <bitfield caption="SWAP PWMxH and PWMxL Pins bit" mask="0x00000002" name="SWAP" values="IOCON1__SWAP" />
            <bitfield mask="0x0000000C" name="CLDAT" />
            <bitfield mask="0x00000030" name="FLTDAT" />
            <bitfield mask="0x000000C0" name="OVRDAT" />
            <bitfield caption="Override Enable for PWMxL Pin bit" mask="0x00000100" name="OVRENL" values="IOCON1__OVRENL" />
            <bitfield caption="Override Enable for PWMxH Pin bit" mask="0x00000200" name="OVRENH" values="IOCON1__OVRENH" />
            <bitfield caption="PWM x I/O Pin Mode bits" mask="0x00000C00" name="PMOD" values="IOCON1__PMOD" />
            <bitfield caption="PWMxL Output Pin Polarity bit" mask="0x00001000" name="POLL" values="IOCON1__POLL" />
            <bitfield caption="PWMxH Output Pin Polarity bit" mask="0x00002000" name="POLH" values="IOCON1__POLH" />
            <bitfield caption="PWMxL Output Pin Ownership bit" mask="0x00004000" name="PENL" values="IOCON1__PENL" />
            <bitfield caption="PWMxH Output Pin Ownership bit" mask="0x00008000" name="PENH" values="IOCON1__PENH" />
            <bitfield caption="Fault Mode bits for PWM Generator x" mask="0x00030000" name="FLTMOD" values="IOCON1__FLTMOD" />
            <bitfield caption="Fault Polarity bits for PWM Generator x" mask="0x00040000" name="FLTPOL" values="IOCON1__FLTPOL" />
            <bitfield caption="Fault Control Signal Source Select bits for PWM Generator x" mask="0x00780000" name="FLTSRC" values="IOCON1__FLTSRC" />
            <bitfield caption="Current-Limit Mode Enable bit for PWM Generator x" mask="0x01000000" name="CLMOD" values="IOCON1__CLMOD" />
            <bitfield caption="Current-Limit Polarity bits for PWM Generator x" mask="0x02000000" name="CLPOL" values="IOCON1__CLPOL" />
            <bitfield caption="Current-Limit Control Signal Source select bit for PWM Generator x" mask="0x3C000000" name="CLSRC" values="IOCON1__CLSRC" />
         </register>
         <register caption="PWMx I/O Control Register x (x = 1 through 12)" name="IOCON2" offset="0x1d0" rw="RW" size="4">
            <bitfield caption="Output Override Synchronization bit" mask="0x00000001" name="OSYNC" values="IOCON2__OSYNC" />
            <bitfield caption="SWAP PWMxH and PWMxL Pins bit" mask="0x00000002" name="SWAP" values="IOCON2__SWAP" />
            <bitfield mask="0x0000000C" name="CLDAT" />
            <bitfield mask="0x00000030" name="FLTDAT" />
            <bitfield mask="0x000000C0" name="OVRDAT" />
            <bitfield caption="Override Enable for PWMxL Pin bit" mask="0x00000100" name="OVRENL" values="IOCON2__OVRENL" />
            <bitfield caption="Override Enable for PWMxH Pin bit" mask="0x00000200" name="OVRENH" values="IOCON2__OVRENH" />
            <bitfield caption="PWM x I/O Pin Mode bits" mask="0x00000C00" name="PMOD" values="IOCON2__PMOD" />
            <bitfield caption="PWMxL Output Pin Polarity bit" mask="0x00001000" name="POLL" values="IOCON2__POLL" />
            <bitfield caption="PWMxH Output Pin Polarity bit" mask="0x00002000" name="POLH" values="IOCON2__POLH" />
            <bitfield caption="PWMxL Output Pin Ownership bit" mask="0x00004000" name="PENL" values="IOCON2__PENL" />
            <bitfield caption="PWMxH Output Pin Ownership bit" mask="0x00008000" name="PENH" values="IOCON2__PENH" />
            <bitfield caption="Fault Mode bits for PWM Generator x" mask="0x00030000" name="FLTMOD" values="IOCON2__FLTMOD" />
            <bitfield caption="Fault Polarity bits for PWM Generator x" mask="0x00040000" name="FLTPOL" values="IOCON2__FLTPOL" />
            <bitfield caption="Fault Control Signal Source Select bits for PWM Generator x" mask="0x00780000" name="FLTSRC" values="IOCON2__FLTSRC" />
            <bitfield caption="Current-Limit Mode Enable bit for PWM Generator x" mask="0x01000000" name="CLMOD" values="IOCON2__CLMOD" />
            <bitfield caption="Current-Limit Polarity bits for PWM Generator x" mask="0x02000000" name="CLPOL" values="IOCON2__CLPOL" />
            <bitfield caption="Current-Limit Control Signal Source select bit for PWM Generator x" mask="0x3C000000" name="CLSRC" values="IOCON2__CLSRC" />
         </register>
         <register caption="PWMx I/O Control Register x (x = 1 through 12)" name="IOCON3" offset="0x2d0" rw="RW" size="4">
            <bitfield caption="Output Override Synchronization bit" mask="0x00000001" name="OSYNC" values="IOCON3__OSYNC" />
            <bitfield caption="SWAP PWMxH and PWMxL Pins bit" mask="0x00000002" name="SWAP" values="IOCON3__SWAP" />
            <bitfield mask="0x0000000C" name="CLDAT" />
            <bitfield mask="0x00000030" name="FLTDAT" />
            <bitfield mask="0x000000C0" name="OVRDAT" />
            <bitfield caption="Override Enable for PWMxL Pin bit" mask="0x00000100" name="OVRENL" values="IOCON3__OVRENL" />
            <bitfield caption="Override Enable for PWMxH Pin bit" mask="0x00000200" name="OVRENH" values="IOCON3__OVRENH" />
            <bitfield caption="PWM x I/O Pin Mode bits" mask="0x00000C00" name="PMOD" values="IOCON3__PMOD" />
            <bitfield caption="PWMxL Output Pin Polarity bit" mask="0x00001000" name="POLL" values="IOCON3__POLL" />
            <bitfield caption="PWMxH Output Pin Polarity bit" mask="0x00002000" name="POLH" values="IOCON3__POLH" />
            <bitfield caption="PWMxL Output Pin Ownership bit" mask="0x00004000" name="PENL" values="IOCON3__PENL" />
            <bitfield caption="PWMxH Output Pin Ownership bit" mask="0x00008000" name="PENH" values="IOCON3__PENH" />
            <bitfield caption="Fault Mode bits for PWM Generator x" mask="0x00030000" name="FLTMOD" values="IOCON3__FLTMOD" />
            <bitfield caption="Fault Polarity bits for PWM Generator x" mask="0x00040000" name="FLTPOL" values="IOCON3__FLTPOL" />
            <bitfield caption="Fault Control Signal Source Select bits for PWM Generator x" mask="0x00780000" name="FLTSRC" values="IOCON3__FLTSRC" />
            <bitfield caption="Current-Limit Mode Enable bit for PWM Generator x" mask="0x01000000" name="CLMOD" values="IOCON3__CLMOD" />
            <bitfield caption="Current-Limit Polarity bits for PWM Generator x" mask="0x02000000" name="CLPOL" values="IOCON3__CLPOL" />
            <bitfield caption="Current-Limit Control Signal Source select bit for PWM Generator x" mask="0x3C000000" name="CLSRC" values="IOCON3__CLSRC" />
         </register>
         <register caption="PWMx I/O Control Register x (x = 1 through 12)" name="IOCON4" offset="0x3d0" rw="RW" size="4">
            <bitfield caption="Output Override Synchronization bit" mask="0x00000001" name="OSYNC" values="IOCON4__OSYNC" />
            <bitfield caption="SWAP PWMxH and PWMxL Pins bit" mask="0x00000002" name="SWAP" values="IOCON4__SWAP" />
            <bitfield mask="0x0000000C" name="CLDAT" />
            <bitfield mask="0x00000030" name="FLTDAT" />
            <bitfield mask="0x000000C0" name="OVRDAT" />
            <bitfield caption="Override Enable for PWMxL Pin bit" mask="0x00000100" name="OVRENL" values="IOCON4__OVRENL" />
            <bitfield caption="Override Enable for PWMxH Pin bit" mask="0x00000200" name="OVRENH" values="IOCON4__OVRENH" />
            <bitfield caption="PWM x I/O Pin Mode bits" mask="0x00000C00" name="PMOD" values="IOCON4__PMOD" />
            <bitfield caption="PWMxL Output Pin Polarity bit" mask="0x00001000" name="POLL" values="IOCON4__POLL" />
            <bitfield caption="PWMxH Output Pin Polarity bit" mask="0x00002000" name="POLH" values="IOCON4__POLH" />
            <bitfield caption="PWMxL Output Pin Ownership bit" mask="0x00004000" name="PENL" values="IOCON4__PENL" />
            <bitfield caption="PWMxH Output Pin Ownership bit" mask="0x00008000" name="PENH" values="IOCON4__PENH" />
            <bitfield caption="Fault Mode bits for PWM Generator x" mask="0x00030000" name="FLTMOD" values="IOCON4__FLTMOD" />
            <bitfield caption="Fault Polarity bits for PWM Generator x" mask="0x00040000" name="FLTPOL" values="IOCON4__FLTPOL" />
            <bitfield caption="Fault Control Signal Source Select bits for PWM Generator x" mask="0x00780000" name="FLTSRC" values="IOCON4__FLTSRC" />
            <bitfield caption="Current-Limit Mode Enable bit for PWM Generator x" mask="0x01000000" name="CLMOD" values="IOCON4__CLMOD" />
            <bitfield caption="Current-Limit Polarity bits for PWM Generator x" mask="0x02000000" name="CLPOL" values="IOCON4__CLPOL" />
            <bitfield caption="Current-Limit Control Signal Source select bit for PWM Generator x" mask="0x3C000000" name="CLSRC" values="IOCON4__CLSRC" />
         </register>
         <register caption="PWMx I/O Control Register x (x = 1 through 12)" name="IOCON5" offset="0x4d0" rw="RW" size="4">
            <bitfield caption="Output Override Synchronization bit" mask="0x00000001" name="OSYNC" values="IOCON5__OSYNC" />
            <bitfield caption="SWAP PWMxH and PWMxL Pins bit" mask="0x00000002" name="SWAP" values="IOCON5__SWAP" />
            <bitfield mask="0x0000000C" name="CLDAT" />
            <bitfield mask="0x00000030" name="FLTDAT" />
            <bitfield mask="0x000000C0" name="OVRDAT" />
            <bitfield caption="Override Enable for PWMxL Pin bit" mask="0x00000100" name="OVRENL" values="IOCON5__OVRENL" />
            <bitfield caption="Override Enable for PWMxH Pin bit" mask="0x00000200" name="OVRENH" values="IOCON5__OVRENH" />
            <bitfield caption="PWM x I/O Pin Mode bits" mask="0x00000C00" name="PMOD" values="IOCON5__PMOD" />
            <bitfield caption="PWMxL Output Pin Polarity bit" mask="0x00001000" name="POLL" values="IOCON5__POLL" />
            <bitfield caption="PWMxH Output Pin Polarity bit" mask="0x00002000" name="POLH" values="IOCON5__POLH" />
            <bitfield caption="PWMxL Output Pin Ownership bit" mask="0x00004000" name="PENL" values="IOCON5__PENL" />
            <bitfield caption="PWMxH Output Pin Ownership bit" mask="0x00008000" name="PENH" values="IOCON5__PENH" />
            <bitfield caption="Fault Mode bits for PWM Generator x" mask="0x00030000" name="FLTMOD" values="IOCON5__FLTMOD" />
            <bitfield caption="Fault Polarity bits for PWM Generator x" mask="0x00040000" name="FLTPOL" values="IOCON5__FLTPOL" />
            <bitfield caption="Fault Control Signal Source Select bits for PWM Generator x" mask="0x00780000" name="FLTSRC" values="IOCON5__FLTSRC" />
            <bitfield caption="Current-Limit Mode Enable bit for PWM Generator x" mask="0x01000000" name="CLMOD" values="IOCON5__CLMOD" />
            <bitfield caption="Current-Limit Polarity bits for PWM Generator x" mask="0x02000000" name="CLPOL" values="IOCON5__CLPOL" />
            <bitfield caption="Current-Limit Control Signal Source select bit for PWM Generator x" mask="0x3C000000" name="CLSRC" values="IOCON5__CLSRC" />
         </register>
         <register caption="PWMx I/O Control Register x (x = 1 through 12)" name="IOCON6" offset="0x5d0" rw="RW" size="4">
            <bitfield caption="Output Override Synchronization bit" mask="0x00000001" name="OSYNC" values="IOCON6__OSYNC" />
            <bitfield caption="SWAP PWMxH and PWMxL Pins bit" mask="0x00000002" name="SWAP" values="IOCON6__SWAP" />
            <bitfield mask="0x0000000C" name="CLDAT" />
            <bitfield mask="0x00000030" name="FLTDAT" />
            <bitfield mask="0x000000C0" name="OVRDAT" />
            <bitfield caption="Override Enable for PWMxL Pin bit" mask="0x00000100" name="OVRENL" values="IOCON6__OVRENL" />
            <bitfield caption="Override Enable for PWMxH Pin bit" mask="0x00000200" name="OVRENH" values="IOCON6__OVRENH" />
            <bitfield caption="PWM x I/O Pin Mode bits" mask="0x00000C00" name="PMOD" values="IOCON6__PMOD" />
            <bitfield caption="PWMxL Output Pin Polarity bit" mask="0x00001000" name="POLL" values="IOCON6__POLL" />
            <bitfield caption="PWMxH Output Pin Polarity bit" mask="0x00002000" name="POLH" values="IOCON6__POLH" />
            <bitfield caption="PWMxL Output Pin Ownership bit" mask="0x00004000" name="PENL" values="IOCON6__PENL" />
            <bitfield caption="PWMxH Output Pin Ownership bit" mask="0x00008000" name="PENH" values="IOCON6__PENH" />
            <bitfield caption="Fault Mode bits for PWM Generator x" mask="0x00030000" name="FLTMOD" values="IOCON6__FLTMOD" />
            <bitfield caption="Fault Polarity bits for PWM Generator x" mask="0x00040000" name="FLTPOL" values="IOCON6__FLTPOL" />
            <bitfield caption="Fault Control Signal Source Select bits for PWM Generator x" mask="0x00780000" name="FLTSRC" values="IOCON6__FLTSRC" />
            <bitfield caption="Current-Limit Mode Enable bit for PWM Generator x" mask="0x01000000" name="CLMOD" values="IOCON6__CLMOD" />
            <bitfield caption="Current-Limit Polarity bits for PWM Generator x" mask="0x02000000" name="CLPOL" values="IOCON6__CLPOL" />
            <bitfield caption="Current-Limit Control Signal Source select bit for PWM Generator x" mask="0x3C000000" name="CLSRC" values="IOCON6__CLSRC" />
         </register>
         <register caption="PWMx I/O Control Register x (x = 1 through 12)" name="IOCON7" offset="0x6d0" rw="RW" size="4">
            <bitfield caption="Output Override Synchronization bit" mask="0x00000001" name="OSYNC" values="IOCON7__OSYNC" />
            <bitfield caption="SWAP PWMxH and PWMxL Pins bit" mask="0x00000002" name="SWAP" values="IOCON7__SWAP" />
            <bitfield mask="0x0000000C" name="CLDAT" />
            <bitfield mask="0x00000030" name="FLTDAT" />
            <bitfield mask="0x000000C0" name="OVRDAT" />
            <bitfield caption="Override Enable for PWMxL Pin bit" mask="0x00000100" name="OVRENL" values="IOCON7__OVRENL" />
            <bitfield caption="Override Enable for PWMxH Pin bit" mask="0x00000200" name="OVRENH" values="IOCON7__OVRENH" />
            <bitfield caption="PWM x I/O Pin Mode bits" mask="0x00000C00" name="PMOD" values="IOCON7__PMOD" />
            <bitfield caption="PWMxL Output Pin Polarity bit" mask="0x00001000" name="POLL" values="IOCON7__POLL" />
            <bitfield caption="PWMxH Output Pin Polarity bit" mask="0x00002000" name="POLH" values="IOCON7__POLH" />
            <bitfield caption="PWMxL Output Pin Ownership bit" mask="0x00004000" name="PENL" values="IOCON7__PENL" />
            <bitfield caption="PWMxH Output Pin Ownership bit" mask="0x00008000" name="PENH" values="IOCON7__PENH" />
            <bitfield caption="Fault Mode bits for PWM Generator x" mask="0x00030000" name="FLTMOD" values="IOCON7__FLTMOD" />
            <bitfield caption="Fault Polarity bits for PWM Generator x" mask="0x00040000" name="FLTPOL" values="IOCON7__FLTPOL" />
            <bitfield caption="Fault Control Signal Source Select bits for PWM Generator x" mask="0x00780000" name="FLTSRC" values="IOCON7__FLTSRC" />
            <bitfield caption="Current-Limit Mode Enable bit for PWM Generator x" mask="0x01000000" name="CLMOD" values="IOCON7__CLMOD" />
            <bitfield caption="Current-Limit Polarity bits for PWM Generator x" mask="0x02000000" name="CLPOL" values="IOCON7__CLPOL" />
            <bitfield caption="Current-Limit Control Signal Source select bit for PWM Generator x" mask="0x3C000000" name="CLSRC" values="IOCON7__CLSRC" />
         </register>
         <register caption="PWMx I/O Control Register x (x = 1 through 12)" name="IOCON8" offset="0x7d0" rw="RW" size="4">
            <bitfield caption="Output Override Synchronization bit" mask="0x00000001" name="OSYNC" values="IOCON8__OSYNC" />
            <bitfield caption="SWAP PWMxH and PWMxL Pins bit" mask="0x00000002" name="SWAP" values="IOCON8__SWAP" />
            <bitfield mask="0x0000000C" name="CLDAT" />
            <bitfield mask="0x00000030" name="FLTDAT" />
            <bitfield mask="0x000000C0" name="OVRDAT" />
            <bitfield caption="Override Enable for PWMxL Pin bit" mask="0x00000100" name="OVRENL" values="IOCON8__OVRENL" />
            <bitfield caption="Override Enable for PWMxH Pin bit" mask="0x00000200" name="OVRENH" values="IOCON8__OVRENH" />
            <bitfield caption="PWM x I/O Pin Mode bits" mask="0x00000C00" name="PMOD" values="IOCON8__PMOD" />
            <bitfield caption="PWMxL Output Pin Polarity bit" mask="0x00001000" name="POLL" values="IOCON8__POLL" />
            <bitfield caption="PWMxH Output Pin Polarity bit" mask="0x00002000" name="POLH" values="IOCON8__POLH" />
            <bitfield caption="PWMxL Output Pin Ownership bit" mask="0x00004000" name="PENL" values="IOCON8__PENL" />
            <bitfield caption="PWMxH Output Pin Ownership bit" mask="0x00008000" name="PENH" values="IOCON8__PENH" />
            <bitfield caption="Fault Mode bits for PWM Generator x" mask="0x00030000" name="FLTMOD" values="IOCON8__FLTMOD" />
            <bitfield caption="Fault Polarity bits for PWM Generator x" mask="0x00040000" name="FLTPOL" values="IOCON8__FLTPOL" />
            <bitfield caption="Fault Control Signal Source Select bits for PWM Generator x" mask="0x00780000" name="FLTSRC" values="IOCON8__FLTSRC" />
            <bitfield caption="Current-Limit Mode Enable bit for PWM Generator x" mask="0x01000000" name="CLMOD" values="IOCON8__CLMOD" />
            <bitfield caption="Current-Limit Polarity bits for PWM Generator x" mask="0x02000000" name="CLPOL" values="IOCON8__CLPOL" />
            <bitfield caption="Current-Limit Control Signal Source select bit for PWM Generator x" mask="0x3C000000" name="CLSRC" values="IOCON8__CLSRC" />
         </register>
         <register caption="PWMx I/O Control Register x (x = 1 through 12)" name="IOCON9" offset="0x8d0" rw="RW" size="4">
            <bitfield caption="Output Override Synchronization bit" mask="0x00000001" name="OSYNC" values="IOCON9__OSYNC" />
            <bitfield caption="SWAP PWMxH and PWMxL Pins bit" mask="0x00000002" name="SWAP" values="IOCON9__SWAP" />
            <bitfield mask="0x0000000C" name="CLDAT" />
            <bitfield mask="0x00000030" name="FLTDAT" />
            <bitfield mask="0x000000C0" name="OVRDAT" />
            <bitfield caption="Override Enable for PWMxL Pin bit" mask="0x00000100" name="OVRENL" values="IOCON9__OVRENL" />
            <bitfield caption="Override Enable for PWMxH Pin bit" mask="0x00000200" name="OVRENH" values="IOCON9__OVRENH" />
            <bitfield caption="PWM x I/O Pin Mode bits" mask="0x00000C00" name="PMOD" values="IOCON9__PMOD" />
            <bitfield caption="PWMxL Output Pin Polarity bit" mask="0x00001000" name="POLL" values="IOCON9__POLL" />
            <bitfield caption="PWMxH Output Pin Polarity bit" mask="0x00002000" name="POLH" values="IOCON9__POLH" />
            <bitfield caption="PWMxL Output Pin Ownership bit" mask="0x00004000" name="PENL" values="IOCON9__PENL" />
            <bitfield caption="PWMxH Output Pin Ownership bit" mask="0x00008000" name="PENH" values="IOCON9__PENH" />
            <bitfield caption="Fault Mode bits for PWM Generator x" mask="0x00030000" name="FLTMOD" values="IOCON9__FLTMOD" />
            <bitfield caption="Fault Polarity bits for PWM Generator x" mask="0x00040000" name="FLTPOL" values="IOCON9__FLTPOL" />
            <bitfield caption="Fault Control Signal Source Select bits for PWM Generator x" mask="0x00780000" name="FLTSRC" values="IOCON9__FLTSRC" />
            <bitfield caption="Current-Limit Mode Enable bit for PWM Generator x" mask="0x01000000" name="CLMOD" values="IOCON9__CLMOD" />
            <bitfield caption="Current-Limit Polarity bits for PWM Generator x" mask="0x02000000" name="CLPOL" values="IOCON9__CLPOL" />
            <bitfield caption="Current-Limit Control Signal Source select bit for PWM Generator x" mask="0x3C000000" name="CLSRC" values="IOCON9__CLSRC" />
         </register>
         <register caption="PWM Generator Duty Cycle Register x (x = 1 through 12)" name="PDC1" offset="0xe0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="PDC" />
         </register>
         <register caption="PWM Generator Duty Cycle Register x (x = 1 through 12)" name="PDC2" offset="0x1e0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="PDC" />
         </register>
         <register caption="PWM Generator Duty Cycle Register x (x = 1 through 12)" name="PDC3" offset="0x2e0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="PDC" />
         </register>
         <register caption="PWM Generator Duty Cycle Register x (x = 1 through 12)" name="PDC4" offset="0x3e0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="PDC" />
         </register>
         <register caption="PWM Generator Duty Cycle Register x (x = 1 through 12)" name="PDC5" offset="0x4e0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="PDC" />
         </register>
         <register caption="PWM Generator Duty Cycle Register x (x = 1 through 12)" name="PDC6" offset="0x5e0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="PDC" />
         </register>
         <register caption="PWM Generator Duty Cycle Register x (x = 1 through 12)" name="PDC7" offset="0x6e0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="PDC" />
         </register>
         <register caption="PWM Generator Duty Cycle Register x (x = 1 through 12)" name="PDC8" offset="0x7e0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="PDC" />
         </register>
         <register caption="PWM Generator Duty Cycle Register x (x = 1 through 12)" name="PDC9" offset="0x8e0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="PDC" />
         </register>
         <register caption="PWM Secondary Duty Cycle Register x (x = 1 through 12)" name="SDC1" offset="0xf0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="SDC" />
         </register>
         <register caption="PWM Secondary Duty Cycle Register x (x = 1 through 12)" name="SDC2" offset="0x1f0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="SDC" />
         </register>
         <register caption="PWM Secondary Duty Cycle Register x (x = 1 through 12)" name="SDC3" offset="0x2f0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="SDC" />
         </register>
         <register caption="PWM Secondary Duty Cycle Register x (x = 1 through 12)" name="SDC4" offset="0x3f0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="SDC" />
         </register>
         <register caption="PWM Secondary Duty Cycle Register x (x = 1 through 12)" name="SDC5" offset="0x4f0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="SDC" />
         </register>
         <register caption="PWM Secondary Duty Cycle Register x (x = 1 through 12)" name="SDC6" offset="0x5f0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="SDC" />
         </register>
         <register caption="PWM Secondary Duty Cycle Register x (x = 1 through 12)" name="SDC7" offset="0x6f0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="SDC" />
         </register>
         <register caption="PWM Secondary Duty Cycle Register x (x = 1 through 12)" name="SDC8" offset="0x7f0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="SDC" />
         </register>
         <register caption="PWM Secondary Duty Cycle Register x (x = 1 through 12)" name="SDC9" offset="0x8f0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="SDC" />
         </register>
         <register caption="PWM Primary Phase Shift Register x (x = 1 through 12)" name="PHASE1" offset="0x100" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="PHASE" />
         </register>
         <register caption="PWM Primary Phase Shift Register x (x = 1 through 12)" name="PHASE2" offset="0x200" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="PHASE" />
         </register>
         <register caption="PWM Primary Phase Shift Register x (x = 1 through 12)" name="PHASE3" offset="0x300" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="PHASE" />
         </register>
         <register caption="PWM Primary Phase Shift Register x (x = 1 through 12)" name="PHASE4" offset="0x400" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="PHASE" />
         </register>
         <register caption="PWM Primary Phase Shift Register x (x = 1 through 12)" name="PHASE5" offset="0x500" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="PHASE" />
         </register>
         <register caption="PWM Primary Phase Shift Register x (x = 1 through 12)" name="PHASE6" offset="0x600" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="PHASE" />
         </register>
         <register caption="PWM Primary Phase Shift Register x (x = 1 through 12)" name="PHASE7" offset="0x700" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="PHASE" />
         </register>
         <register caption="PWM Primary Phase Shift Register x (x = 1 through 12)" name="PHASE8" offset="0x800" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="PHASE" />
         </register>
         <register caption="PWM Primary Phase Shift Register x (x = 1 through 12)" name="PHASE9" offset="0x900" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="PHASE" />
         </register>
         <register caption="PWM Dead Time Register x (x = 1 through 12)" name="DTR1" offset="0x110" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="DTR" />
         </register>
         <register caption="PWM Dead Time Register x (x = 1 through 12)" name="DTR2" offset="0x210" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="DTR" />
         </register>
         <register caption="PWM Dead Time Register x (x = 1 through 12)" name="DTR3" offset="0x310" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="DTR" />
         </register>
         <register caption="PWM Dead Time Register x (x = 1 through 12)" name="DTR4" offset="0x410" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="DTR" />
         </register>
         <register caption="PWM Dead Time Register x (x = 1 through 12)" name="DTR5" offset="0x510" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="DTR" />
         </register>
         <register caption="PWM Dead Time Register x (x = 1 through 12)" name="DTR6" offset="0x610" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="DTR" />
         </register>
         <register caption="PWM Dead Time Register x (x = 1 through 12)" name="DTR7" offset="0x710" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="DTR" />
         </register>
         <register caption="PWM Dead Time Register x (x = 1 through 12)" name="DTR8" offset="0x810" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="DTR" />
         </register>
         <register caption="PWM Dead Time Register x (x = 1 through 12)" name="DTR9" offset="0x910" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="DTR" />
         </register>
         <register caption="PWM Alternate Dead Time Register x (x = 1 through 12)" name="ALTDTR1" offset="0x120" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="ALTDTR" />
         </register>
         <register caption="PWM Alternate Dead Time Register x (x = 1 through 12)" name="ALTDTR2" offset="0x220" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="ALTDTR" />
         </register>
         <register caption="PWM Alternate Dead Time Register x (x = 1 through 12)" name="ALTDTR3" offset="0x320" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="ALTDTR" />
         </register>
         <register caption="PWM Alternate Dead Time Register x (x = 1 through 12)" name="ALTDTR4" offset="0x420" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="ALTDTR" />
         </register>
         <register caption="PWM Alternate Dead Time Register x (x = 1 through 12)" name="ALTDTR5" offset="0x520" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="ALTDTR" />
         </register>
         <register caption="PWM Alternate Dead Time Register x (x = 1 through 12)" name="ALTDTR6" offset="0x620" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="ALTDTR" />
         </register>
         <register caption="PWM Alternate Dead Time Register x (x = 1 through 12)" name="ALTDTR7" offset="0x720" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="ALTDTR" />
         </register>
         <register caption="PWM Alternate Dead Time Register x (x = 1 through 12)" name="ALTDTR8" offset="0x820" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="ALTDTR" />
         </register>
         <register caption="PWM Alternate Dead Time Register x (x = 1 through 12)" name="ALTDTR9" offset="0x920" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="ALTDTR" />
         </register>
         <register caption="Dead Time Compensation Register x (x = 1 through 12)" name="DTCOMP1" offset="0x130" rw="RW" size="4">
            <bitfield mask="0x00003FFF" name="COMP" />
         </register>
         <register caption="Dead Time Compensation Register x (x = 1 through 12)" name="DTCOMP2" offset="0x230" rw="RW" size="4">
            <bitfield mask="0x00003FFF" name="COMP" />
         </register>
         <register caption="Dead Time Compensation Register x (x = 1 through 12)" name="DTCOMP3" offset="0x330" rw="RW" size="4">
            <bitfield mask="0x00003FFF" name="COMP" />
         </register>
         <register caption="Dead Time Compensation Register x (x = 1 through 12)" name="DTCOMP4" offset="0x430" rw="RW" size="4">
            <bitfield mask="0x00003FFF" name="COMP" />
         </register>
         <register caption="Dead Time Compensation Register x (x = 1 through 12)" name="DTCOMP5" offset="0x530" rw="RW" size="4">
            <bitfield mask="0x00003FFF" name="COMP" />
         </register>
         <register caption="Dead Time Compensation Register x (x = 1 through 12)" name="DTCOMP6" offset="0x630" rw="RW" size="4">
            <bitfield mask="0x00003FFF" name="COMP" />
         </register>
         <register caption="Dead Time Compensation Register x (x = 1 through 12)" name="DTCOMP7" offset="0x730" rw="RW" size="4">
            <bitfield mask="0x00003FFF" name="COMP" />
         </register>
         <register caption="Dead Time Compensation Register x (x = 1 through 12)" name="DTCOMP8" offset="0x830" rw="RW" size="4">
            <bitfield mask="0x00003FFF" name="COMP" />
         </register>
         <register caption="Dead Time Compensation Register x (x = 1 through 12)" name="DTCOMP9" offset="0x930" rw="RW" size="4">
            <bitfield mask="0x00003FFF" name="COMP" />
         </register>
         <register caption="PWM Primary Trigger Compare Value Register x (x = 1 through 12)" name="TRIG1" offset="0x140" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="TRGCMP" />
         </register>
         <register caption="PWM Primary Trigger Compare Value Register x (x = 1 through 12)" name="TRIG2" offset="0x240" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="TRGCMP" />
         </register>
         <register caption="PWM Primary Trigger Compare Value Register x (x = 1 through 12)" name="TRIG3" offset="0x340" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="TRGCMP" />
         </register>
         <register caption="PWM Primary Trigger Compare Value Register x (x = 1 through 12)" name="TRIG4" offset="0x440" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="TRGCMP" />
         </register>
         <register caption="PWM Primary Trigger Compare Value Register x (x = 1 through 12)" name="TRIG5" offset="0x540" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="TRGCMP" />
         </register>
         <register caption="PWM Primary Trigger Compare Value Register x (x = 1 through 12)" name="TRIG6" offset="0x640" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="TRGCMP" />
         </register>
         <register caption="PWM Primary Trigger Compare Value Register x (x = 1 through 12)" name="TRIG7" offset="0x740" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="TRGCMP" />
         </register>
         <register caption="PWM Primary Trigger Compare Value Register x (x = 1 through 12)" name="TRIG8" offset="0x840" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="TRGCMP" />
         </register>
         <register caption="PWM Primary Trigger Compare Value Register x (x = 1 through 12)" name="TRIG9" offset="0x940" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="TRGCMP" />
         </register>
         <register caption="PWM Trigger Control Register x (x = 1 through 12)" name="TRGCON1" offset="0x150" rw="RW" size="4">
            <bitfield caption="Secondary Trigger Interrupt Select" mask="0x00000040" name="STRGIS" values="TRGCON1__STRGIS" />
            <bitfield caption="Dual ADC Trigger Mode" mask="0x00000080" name="DTM" values="TRGCON1__DTM" />
            <bitfield caption="Secondary Trigger Cycle Selection bits for Dual Cycle PWM Cycles" mask="0x00000300" name="STRGSEL" values="TRGCON1__STRGSEL" />
            <bitfield caption="Trigger Cycle Selection for Dual Cycle PWM Cycles" mask="0x00000C00" name="TRGSEL" values="TRGCON1__TRGSEL" />
            <bitfield caption="Trigger x Output Divider bits" mask="0x0000F000" name="TRGDIV" values="TRGCON1__TRGDIV" />
         </register>
         <register caption="PWM Trigger Control Register x (x = 1 through 12)" name="TRGCON2" offset="0x250" rw="RW" size="4">
            <bitfield caption="Secondary Trigger Interrupt Select" mask="0x00000040" name="STRGIS" values="TRGCON2__STRGIS" />
            <bitfield caption="Dual ADC Trigger Mode" mask="0x00000080" name="DTM" values="TRGCON2__DTM" />
            <bitfield caption="Secondary Trigger Cycle Selection bits for Dual Cycle PWM Cycles" mask="0x00000300" name="STRGSEL" values="TRGCON2__STRGSEL" />
            <bitfield caption="Trigger Cycle Selection for Dual Cycle PWM Cycles" mask="0x00000C00" name="TRGSEL" values="TRGCON2__TRGSEL" />
            <bitfield caption="Trigger x Output Divider bits" mask="0x0000F000" name="TRGDIV" values="TRGCON2__TRGDIV" />
         </register>
         <register caption="PWM Trigger Control Register x (x = 1 through 12)" name="TRGCON3" offset="0x350" rw="RW" size="4">
            <bitfield caption="Secondary Trigger Interrupt Select" mask="0x00000040" name="STRGIS" values="TRGCON3__STRGIS" />
            <bitfield caption="Dual ADC Trigger Mode" mask="0x00000080" name="DTM" values="TRGCON3__DTM" />
            <bitfield caption="Secondary Trigger Cycle Selection bits for Dual Cycle PWM Cycles" mask="0x00000300" name="STRGSEL" values="TRGCON3__STRGSEL" />
            <bitfield caption="Trigger Cycle Selection for Dual Cycle PWM Cycles" mask="0x00000C00" name="TRGSEL" values="TRGCON3__TRGSEL" />
            <bitfield caption="Trigger x Output Divider bits" mask="0x0000F000" name="TRGDIV" values="TRGCON3__TRGDIV" />
         </register>
         <register caption="PWM Trigger Control Register x (x = 1 through 12)" name="TRGCON4" offset="0x450" rw="RW" size="4">
            <bitfield caption="Secondary Trigger Interrupt Select" mask="0x00000040" name="STRGIS" values="TRGCON4__STRGIS" />
            <bitfield caption="Dual ADC Trigger Mode" mask="0x00000080" name="DTM" values="TRGCON4__DTM" />
            <bitfield caption="Secondary Trigger Cycle Selection bits for Dual Cycle PWM Cycles" mask="0x00000300" name="STRGSEL" values="TRGCON4__STRGSEL" />
            <bitfield caption="Trigger Cycle Selection for Dual Cycle PWM Cycles" mask="0x00000C00" name="TRGSEL" values="TRGCON4__TRGSEL" />
            <bitfield caption="Trigger x Output Divider bits" mask="0x0000F000" name="TRGDIV" values="TRGCON4__TRGDIV" />
         </register>
         <register caption="PWM Trigger Control Register x (x = 1 through 12)" name="TRGCON5" offset="0x550" rw="RW" size="4">
            <bitfield caption="Secondary Trigger Interrupt Select" mask="0x00000040" name="STRGIS" values="TRGCON5__STRGIS" />
            <bitfield caption="Dual ADC Trigger Mode" mask="0x00000080" name="DTM" values="TRGCON5__DTM" />
            <bitfield caption="Secondary Trigger Cycle Selection bits for Dual Cycle PWM Cycles" mask="0x00000300" name="STRGSEL" values="TRGCON5__STRGSEL" />
            <bitfield caption="Trigger Cycle Selection for Dual Cycle PWM Cycles" mask="0x00000C00" name="TRGSEL" values="TRGCON5__TRGSEL" />
            <bitfield caption="Trigger x Output Divider bits" mask="0x0000F000" name="TRGDIV" values="TRGCON5__TRGDIV" />
         </register>
         <register caption="PWM Trigger Control Register x (x = 1 through 12)" name="TRGCON6" offset="0x650" rw="RW" size="4">
            <bitfield caption="Secondary Trigger Interrupt Select" mask="0x00000040" name="STRGIS" values="TRGCON6__STRGIS" />
            <bitfield caption="Dual ADC Trigger Mode" mask="0x00000080" name="DTM" values="TRGCON6__DTM" />
            <bitfield caption="Secondary Trigger Cycle Selection bits for Dual Cycle PWM Cycles" mask="0x00000300" name="STRGSEL" values="TRGCON6__STRGSEL" />
            <bitfield caption="Trigger Cycle Selection for Dual Cycle PWM Cycles" mask="0x00000C00" name="TRGSEL" values="TRGCON6__TRGSEL" />
            <bitfield caption="Trigger x Output Divider bits" mask="0x0000F000" name="TRGDIV" values="TRGCON6__TRGDIV" />
         </register>
         <register caption="PWM Trigger Control Register x (x = 1 through 12)" name="TRGCON7" offset="0x750" rw="RW" size="4">
            <bitfield caption="Secondary Trigger Interrupt Select" mask="0x00000040" name="STRGIS" values="TRGCON7__STRGIS" />
            <bitfield caption="Dual ADC Trigger Mode" mask="0x00000080" name="DTM" values="TRGCON7__DTM" />
            <bitfield caption="Secondary Trigger Cycle Selection bits for Dual Cycle PWM Cycles" mask="0x00000300" name="STRGSEL" values="TRGCON7__STRGSEL" />
            <bitfield caption="Trigger Cycle Selection for Dual Cycle PWM Cycles" mask="0x00000C00" name="TRGSEL" values="TRGCON7__TRGSEL" />
            <bitfield caption="Trigger x Output Divider bits" mask="0x0000F000" name="TRGDIV" values="TRGCON7__TRGDIV" />
         </register>
         <register caption="PWM Trigger Control Register x (x = 1 through 12)" name="TRGCON8" offset="0x850" rw="RW" size="4">
            <bitfield caption="Secondary Trigger Interrupt Select" mask="0x00000040" name="STRGIS" values="TRGCON8__STRGIS" />
            <bitfield caption="Dual ADC Trigger Mode" mask="0x00000080" name="DTM" values="TRGCON8__DTM" />
            <bitfield caption="Secondary Trigger Cycle Selection bits for Dual Cycle PWM Cycles" mask="0x00000300" name="STRGSEL" values="TRGCON8__STRGSEL" />
            <bitfield caption="Trigger Cycle Selection for Dual Cycle PWM Cycles" mask="0x00000C00" name="TRGSEL" values="TRGCON8__TRGSEL" />
            <bitfield caption="Trigger x Output Divider bits" mask="0x0000F000" name="TRGDIV" values="TRGCON8__TRGDIV" />
         </register>
         <register caption="PWM Trigger Control Register x (x = 1 through 12)" name="TRGCON9" offset="0x950" rw="RW" size="4">
            <bitfield caption="Secondary Trigger Interrupt Select" mask="0x00000040" name="STRGIS" values="TRGCON9__STRGIS" />
            <bitfield caption="Dual ADC Trigger Mode" mask="0x00000080" name="DTM" values="TRGCON9__DTM" />
            <bitfield caption="Secondary Trigger Cycle Selection bits for Dual Cycle PWM Cycles" mask="0x00000300" name="STRGSEL" values="TRGCON9__STRGSEL" />
            <bitfield caption="Trigger Cycle Selection for Dual Cycle PWM Cycles" mask="0x00000C00" name="TRGSEL" values="TRGCON9__TRGSEL" />
            <bitfield caption="Trigger x Output Divider bits" mask="0x0000F000" name="TRGDIV" values="TRGCON9__TRGDIV" />
         </register>
         <register caption="Secondary PWM Trigger Compare Register x (x = 1 through 12)" name="STRIG1" offset="0x160" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="STRGCMP" />
         </register>
         <register caption="Secondary PWM Trigger Compare Register x (x = 1 through 12)" name="STRIG2" offset="0x260" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="STRGCMP" />
         </register>
         <register caption="Secondary PWM Trigger Compare Register x (x = 1 through 12)" name="STRIG3" offset="0x360" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="STRGCMP" />
         </register>
         <register caption="Secondary PWM Trigger Compare Register x (x = 1 through 12)" name="STRIG4" offset="0x460" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="STRGCMP" />
         </register>
         <register caption="Secondary PWM Trigger Compare Register x (x = 1 through 12)" name="STRIG5" offset="0x560" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="STRGCMP" />
         </register>
         <register caption="Secondary PWM Trigger Compare Register x (x = 1 through 12)" name="STRIG6" offset="0x660" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="STRGCMP" />
         </register>
         <register caption="Secondary PWM Trigger Compare Register x (x = 1 through 12)" name="STRIG7" offset="0x760" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="STRGCMP" />
         </register>
         <register caption="Secondary PWM Trigger Compare Register x (x = 1 through 12)" name="STRIG8" offset="0x860" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="STRGCMP" />
         </register>
         <register caption="Secondary PWM Trigger Compare Register x (x = 1 through 12)" name="STRIG9" offset="0x960" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="STRGCMP" />
         </register>
         <register caption="PWM Timer Capture Register x (x = 1 through 12)" name="CAP1" offset="0x170" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="CAP" />
         </register>
         <register caption="PWM Timer Capture Register x (x = 1 through 12)" name="CAP2" offset="0x270" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="CAP" />
         </register>
         <register caption="PWM Timer Capture Register x (x = 1 through 12)" name="CAP3" offset="0x370" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="CAP" />
         </register>
         <register caption="PWM Timer Capture Register x (x = 1 through 12)" name="CAP4" offset="0x470" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="CAP" />
         </register>
         <register caption="PWM Timer Capture Register x (x = 1 through 12)" name="CAP5" offset="0x570" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="CAP" />
         </register>
         <register caption="PWM Timer Capture Register x (x = 1 through 12)" name="CAP6" offset="0x670" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="CAP" />
         </register>
         <register caption="PWM Timer Capture Register x (x = 1 through 12)" name="CAP7" offset="0x770" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="CAP" />
         </register>
         <register caption="PWM Timer Capture Register x (x = 1 through 12)" name="CAP8" offset="0x870" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="CAP" />
         </register>
         <register caption="PWM Timer Capture Register x (x = 1 through 12)" name="CAP9" offset="0x970" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="CAP" />
         </register>
         <register caption="Leading-Edge Blanking Control Register x (x = 1 through 12)" name="LEBCON1" offset="0x180" rw="RW" size="4">
            <bitfield caption="Current-Limit Leading-Edge Blanking Enable bit" mask="0x00000400" name="CLLEBEN" values="LEBCON1__CLLEBEN" />
            <bitfield caption="Fault Input Leading-Edge Blanking Enable bit" mask="0x00000800" name="FLTLEBEN" values="LEBCON1__FLTLEBEN" />
            <bitfield caption="PWMxL Falling Edge Trigger Enable bit" mask="0x00001000" name="PLF" values="LEBCON1__PLF" />
            <bitfield caption="PWMxL Rising Edge Trigger Enable bit" mask="0x00002000" name="PLR" values="LEBCON1__PLR" />
            <bitfield caption="PWMxH Falling Edge Trigger Enable bit" mask="0x00004000" name="PHF" values="LEBCON1__PHF" />
            <bitfield caption="PWMxH Rising Edge Trigger Enable bit" mask="0x00008000" name="PHR" values="LEBCON1__PHR" />
         </register>
         <register caption="Leading-Edge Blanking Control Register x (x = 1 through 12)" name="LEBCON2" offset="0x280" rw="RW" size="4">
            <bitfield caption="Current-Limit Leading-Edge Blanking Enable bit" mask="0x00000400" name="CLLEBEN" values="LEBCON2__CLLEBEN" />
            <bitfield caption="Fault Input Leading-Edge Blanking Enable bit" mask="0x00000800" name="FLTLEBEN" values="LEBCON2__FLTLEBEN" />
            <bitfield caption="PWMxL Falling Edge Trigger Enable bit" mask="0x00001000" name="PLF" values="LEBCON2__PLF" />
            <bitfield caption="PWMxL Rising Edge Trigger Enable bit" mask="0x00002000" name="PLR" values="LEBCON2__PLR" />
            <bitfield caption="PWMxH Falling Edge Trigger Enable bit" mask="0x00004000" name="PHF" values="LEBCON2__PHF" />
            <bitfield caption="PWMxH Rising Edge Trigger Enable bit" mask="0x00008000" name="PHR" values="LEBCON2__PHR" />
         </register>
         <register caption="Leading-Edge Blanking Control Register x (x = 1 through 12)" name="LEBCON3" offset="0x380" rw="RW" size="4">
            <bitfield caption="Current-Limit Leading-Edge Blanking Enable bit" mask="0x00000400" name="CLLEBEN" values="LEBCON3__CLLEBEN" />
            <bitfield caption="Fault Input Leading-Edge Blanking Enable bit" mask="0x00000800" name="FLTLEBEN" values="LEBCON3__FLTLEBEN" />
            <bitfield caption="PWMxL Falling Edge Trigger Enable bit" mask="0x00001000" name="PLF" values="LEBCON3__PLF" />
            <bitfield caption="PWMxL Rising Edge Trigger Enable bit" mask="0x00002000" name="PLR" values="LEBCON3__PLR" />
            <bitfield caption="PWMxH Falling Edge Trigger Enable bit" mask="0x00004000" name="PHF" values="LEBCON3__PHF" />
            <bitfield caption="PWMxH Rising Edge Trigger Enable bit" mask="0x00008000" name="PHR" values="LEBCON3__PHR" />
         </register>
         <register caption="Leading-Edge Blanking Control Register x (x = 1 through 12)" name="LEBCON4" offset="0x480" rw="RW" size="4">
            <bitfield caption="Current-Limit Leading-Edge Blanking Enable bit" mask="0x00000400" name="CLLEBEN" values="LEBCON4__CLLEBEN" />
            <bitfield caption="Fault Input Leading-Edge Blanking Enable bit" mask="0x00000800" name="FLTLEBEN" values="LEBCON4__FLTLEBEN" />
            <bitfield caption="PWMxL Falling Edge Trigger Enable bit" mask="0x00001000" name="PLF" values="LEBCON4__PLF" />
            <bitfield caption="PWMxL Rising Edge Trigger Enable bit" mask="0x00002000" name="PLR" values="LEBCON4__PLR" />
            <bitfield caption="PWMxH Falling Edge Trigger Enable bit" mask="0x00004000" name="PHF" values="LEBCON4__PHF" />
            <bitfield caption="PWMxH Rising Edge Trigger Enable bit" mask="0x00008000" name="PHR" values="LEBCON4__PHR" />
         </register>
         <register caption="Leading-Edge Blanking Control Register x (x = 1 through 12)" name="LEBCON5" offset="0x580" rw="RW" size="4">
            <bitfield caption="Current-Limit Leading-Edge Blanking Enable bit" mask="0x00000400" name="CLLEBEN" values="LEBCON5__CLLEBEN" />
            <bitfield caption="Fault Input Leading-Edge Blanking Enable bit" mask="0x00000800" name="FLTLEBEN" values="LEBCON5__FLTLEBEN" />
            <bitfield caption="PWMxL Falling Edge Trigger Enable bit" mask="0x00001000" name="PLF" values="LEBCON5__PLF" />
            <bitfield caption="PWMxL Rising Edge Trigger Enable bit" mask="0x00002000" name="PLR" values="LEBCON5__PLR" />
            <bitfield caption="PWMxH Falling Edge Trigger Enable bit" mask="0x00004000" name="PHF" values="LEBCON5__PHF" />
            <bitfield caption="PWMxH Rising Edge Trigger Enable bit" mask="0x00008000" name="PHR" values="LEBCON5__PHR" />
         </register>
         <register caption="Leading-Edge Blanking Control Register x (x = 1 through 12)" name="LEBCON6" offset="0x680" rw="RW" size="4">
            <bitfield caption="Current-Limit Leading-Edge Blanking Enable bit" mask="0x00000400" name="CLLEBEN" values="LEBCON6__CLLEBEN" />
            <bitfield caption="Fault Input Leading-Edge Blanking Enable bit" mask="0x00000800" name="FLTLEBEN" values="LEBCON6__FLTLEBEN" />
            <bitfield caption="PWMxL Falling Edge Trigger Enable bit" mask="0x00001000" name="PLF" values="LEBCON6__PLF" />
            <bitfield caption="PWMxL Rising Edge Trigger Enable bit" mask="0x00002000" name="PLR" values="LEBCON6__PLR" />
            <bitfield caption="PWMxH Falling Edge Trigger Enable bit" mask="0x00004000" name="PHF" values="LEBCON6__PHF" />
            <bitfield caption="PWMxH Rising Edge Trigger Enable bit" mask="0x00008000" name="PHR" values="LEBCON6__PHR" />
         </register>
         <register caption="Leading-Edge Blanking Control Register x (x = 1 through 12)" name="LEBCON7" offset="0x780" rw="RW" size="4">
            <bitfield caption="Current-Limit Leading-Edge Blanking Enable bit" mask="0x00000400" name="CLLEBEN" values="LEBCON7__CLLEBEN" />
            <bitfield caption="Fault Input Leading-Edge Blanking Enable bit" mask="0x00000800" name="FLTLEBEN" values="LEBCON7__FLTLEBEN" />
            <bitfield caption="PWMxL Falling Edge Trigger Enable bit" mask="0x00001000" name="PLF" values="LEBCON7__PLF" />
            <bitfield caption="PWMxL Rising Edge Trigger Enable bit" mask="0x00002000" name="PLR" values="LEBCON7__PLR" />
            <bitfield caption="PWMxH Falling Edge Trigger Enable bit" mask="0x00004000" name="PHF" values="LEBCON7__PHF" />
            <bitfield caption="PWMxH Rising Edge Trigger Enable bit" mask="0x00008000" name="PHR" values="LEBCON7__PHR" />
         </register>
         <register caption="Leading-Edge Blanking Control Register x (x = 1 through 12)" name="LEBCON8" offset="0x880" rw="RW" size="4">
            <bitfield caption="Current-Limit Leading-Edge Blanking Enable bit" mask="0x00000400" name="CLLEBEN" values="LEBCON8__CLLEBEN" />
            <bitfield caption="Fault Input Leading-Edge Blanking Enable bit" mask="0x00000800" name="FLTLEBEN" values="LEBCON8__FLTLEBEN" />
            <bitfield caption="PWMxL Falling Edge Trigger Enable bit" mask="0x00001000" name="PLF" values="LEBCON8__PLF" />
            <bitfield caption="PWMxL Rising Edge Trigger Enable bit" mask="0x00002000" name="PLR" values="LEBCON8__PLR" />
            <bitfield caption="PWMxH Falling Edge Trigger Enable bit" mask="0x00004000" name="PHF" values="LEBCON8__PHF" />
            <bitfield caption="PWMxH Rising Edge Trigger Enable bit" mask="0x00008000" name="PHR" values="LEBCON8__PHR" />
         </register>
         <register caption="Leading-Edge Blanking Control Register x (x = 1 through 12)" name="LEBCON9" offset="0x980" rw="RW" size="4">
            <bitfield caption="Current-Limit Leading-Edge Blanking Enable bit" mask="0x00000400" name="CLLEBEN" values="LEBCON9__CLLEBEN" />
            <bitfield caption="Fault Input Leading-Edge Blanking Enable bit" mask="0x00000800" name="FLTLEBEN" values="LEBCON9__FLTLEBEN" />
            <bitfield caption="PWMxL Falling Edge Trigger Enable bit" mask="0x00001000" name="PLF" values="LEBCON9__PLF" />
            <bitfield caption="PWMxL Rising Edge Trigger Enable bit" mask="0x00002000" name="PLR" values="LEBCON9__PLR" />
            <bitfield caption="PWMxH Falling Edge Trigger Enable bit" mask="0x00004000" name="PHF" values="LEBCON9__PHF" />
            <bitfield caption="PWMxH Rising Edge Trigger Enable bit" mask="0x00008000" name="PHR" values="LEBCON9__PHR" />
         </register>
         <register caption="Leading-Edge Blanking Delay Register x (x = 1 through 12)" name="LEBDLY1" offset="0x190" rw="RW" size="4">
            <bitfield mask="0x00000FFF" name="LEB" />
         </register>
         <register caption="Leading-Edge Blanking Delay Register x (x = 1 through 12)" name="LEBDLY2" offset="0x290" rw="RW" size="4">
            <bitfield mask="0x00000FFF" name="LEB" />
         </register>
         <register caption="Leading-Edge Blanking Delay Register x (x = 1 through 12)" name="LEBDLY3" offset="0x390" rw="RW" size="4">
            <bitfield mask="0x00000FFF" name="LEB" />
         </register>
         <register caption="Leading-Edge Blanking Delay Register x (x = 1 through 12)" name="LEBDLY4" offset="0x490" rw="RW" size="4">
            <bitfield mask="0x00000FFF" name="LEB" />
         </register>
         <register caption="Leading-Edge Blanking Delay Register x (x = 1 through 12)" name="LEBDLY5" offset="0x590" rw="RW" size="4">
            <bitfield mask="0x00000FFF" name="LEB" />
         </register>
         <register caption="Leading-Edge Blanking Delay Register x (x = 1 through 12)" name="LEBDLY6" offset="0x690" rw="RW" size="4">
            <bitfield mask="0x00000FFF" name="LEB" />
         </register>
         <register caption="Leading-Edge Blanking Delay Register x (x = 1 through 12)" name="LEBDLY7" offset="0x790" rw="RW" size="4">
            <bitfield mask="0x00000FFF" name="LEB" />
         </register>
         <register caption="Leading-Edge Blanking Delay Register x (x = 1 through 12)" name="LEBDLY8" offset="0x890" rw="RW" size="4">
            <bitfield mask="0x00000FFF" name="LEB" />
         </register>
         <register caption="Leading-Edge Blanking Delay Register x (x = 1 through 12)" name="LEBDLY9" offset="0x990" rw="RW" size="4">
            <bitfield mask="0x00000FFF" name="LEB" />
         </register>
         <register caption="PWM Auxiliary Control Register x (x = 1 through 12)" name="AUXCON1" offset="0x1a0" rw="RW" size="4">
            <bitfield caption="PWMxL Output Chopping Enable bit" mask="0x00000001" name="CHOPLEN" values="AUXCON1__CHOPLEN" />
            <bitfield caption="PWMxH Output Chopping Enable bit" mask="0x00000002" name="CHOPHEN" values="AUXCON1__CHOPHEN" />
            <bitfield caption="PWM Chop Clock Source Select bits" mask="0x0000003C" name="CHOPSEL" values="AUXCON1__CHOPSEL" />
         </register>
         <register caption="PWM Auxiliary Control Register x (x = 1 through 12)" name="AUXCON2" offset="0x2a0" rw="RW" size="4">
            <bitfield caption="PWMxL Output Chopping Enable bit" mask="0x00000001" name="CHOPLEN" values="AUXCON2__CHOPLEN" />
            <bitfield caption="PWMxH Output Chopping Enable bit" mask="0x00000002" name="CHOPHEN" values="AUXCON2__CHOPHEN" />
            <bitfield caption="PWM Chop Clock Source Select bits" mask="0x0000003C" name="CHOPSEL" values="AUXCON2__CHOPSEL" />
         </register>
         <register caption="PWM Auxiliary Control Register x (x = 1 through 12)" name="AUXCON3" offset="0x3a0" rw="RW" size="4">
            <bitfield caption="PWMxL Output Chopping Enable bit" mask="0x00000001" name="CHOPLEN" values="AUXCON3__CHOPLEN" />
            <bitfield caption="PWMxH Output Chopping Enable bit" mask="0x00000002" name="CHOPHEN" values="AUXCON3__CHOPHEN" />
            <bitfield caption="PWM Chop Clock Source Select bits" mask="0x0000003C" name="CHOPSEL" values="AUXCON3__CHOPSEL" />
         </register>
         <register caption="PWM Auxiliary Control Register x (x = 1 through 12)" name="AUXCON4" offset="0x4a0" rw="RW" size="4">
            <bitfield caption="PWMxL Output Chopping Enable bit" mask="0x00000001" name="CHOPLEN" values="AUXCON4__CHOPLEN" />
            <bitfield caption="PWMxH Output Chopping Enable bit" mask="0x00000002" name="CHOPHEN" values="AUXCON4__CHOPHEN" />
            <bitfield caption="PWM Chop Clock Source Select bits" mask="0x0000003C" name="CHOPSEL" values="AUXCON4__CHOPSEL" />
         </register>
         <register caption="PWM Auxiliary Control Register x (x = 1 through 12)" name="AUXCON5" offset="0x5a0" rw="RW" size="4">
            <bitfield caption="PWMxL Output Chopping Enable bit" mask="0x00000001" name="CHOPLEN" values="AUXCON5__CHOPLEN" />
            <bitfield caption="PWMxH Output Chopping Enable bit" mask="0x00000002" name="CHOPHEN" values="AUXCON5__CHOPHEN" />
            <bitfield caption="PWM Chop Clock Source Select bits" mask="0x0000003C" name="CHOPSEL" values="AUXCON5__CHOPSEL" />
         </register>
         <register caption="PWM Auxiliary Control Register x (x = 1 through 12)" name="AUXCON6" offset="0x6a0" rw="RW" size="4">
            <bitfield caption="PWMxL Output Chopping Enable bit" mask="0x00000001" name="CHOPLEN" values="AUXCON6__CHOPLEN" />
            <bitfield caption="PWMxH Output Chopping Enable bit" mask="0x00000002" name="CHOPHEN" values="AUXCON6__CHOPHEN" />
            <bitfield caption="PWM Chop Clock Source Select bits" mask="0x0000003C" name="CHOPSEL" values="AUXCON6__CHOPSEL" />
         </register>
         <register caption="PWM Auxiliary Control Register x (x = 1 through 12)" name="AUXCON7" offset="0x7a0" rw="RW" size="4">
            <bitfield caption="PWMxL Output Chopping Enable bit" mask="0x00000001" name="CHOPLEN" values="AUXCON7__CHOPLEN" />
            <bitfield caption="PWMxH Output Chopping Enable bit" mask="0x00000002" name="CHOPHEN" values="AUXCON7__CHOPHEN" />
            <bitfield caption="PWM Chop Clock Source Select bits" mask="0x0000003C" name="CHOPSEL" values="AUXCON7__CHOPSEL" />
         </register>
         <register caption="PWM Auxiliary Control Register x (x = 1 through 12)" name="AUXCON8" offset="0x8a0" rw="RW" size="4">
            <bitfield caption="PWMxL Output Chopping Enable bit" mask="0x00000001" name="CHOPLEN" values="AUXCON8__CHOPLEN" />
            <bitfield caption="PWMxH Output Chopping Enable bit" mask="0x00000002" name="CHOPHEN" values="AUXCON8__CHOPHEN" />
            <bitfield caption="PWM Chop Clock Source Select bits" mask="0x0000003C" name="CHOPSEL" values="AUXCON8__CHOPSEL" />
         </register>
         <register caption="PWM Auxiliary Control Register x (x = 1 through 12)" name="AUXCON9" offset="0x9a0" rw="RW" size="4">
            <bitfield caption="PWMxL Output Chopping Enable bit" mask="0x00000001" name="CHOPLEN" values="AUXCON9__CHOPLEN" />
            <bitfield caption="PWMxH Output Chopping Enable bit" mask="0x00000002" name="CHOPHEN" values="AUXCON9__CHOPHEN" />
            <bitfield caption="PWM Chop Clock Source Select bits" mask="0x0000003C" name="CHOPSEL" values="AUXCON9__CHOPSEL" />
         </register>
         <register caption="PWM Timer Register x (x = 1 through 12)" name="PTMR1" offset="0x1b0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="TMR" />
         </register>
         <register caption="PWM Timer Register x (x = 1 through 12)" name="PTMR2" offset="0x2b0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="TMR" />
         </register>
         <register caption="PWM Timer Register x (x = 1 through 12)" name="PTMR3" offset="0x3b0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="TMR" />
         </register>
         <register caption="PWM Timer Register x (x = 1 through 12)" name="PTMR4" offset="0x4b0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="TMR" />
         </register>
         <register caption="PWM Timer Register x (x = 1 through 12)" name="PTMR5" offset="0x5b0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="TMR" />
         </register>
         <register caption="PWM Timer Register x (x = 1 through 12)" name="PTMR6" offset="0x6b0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="TMR" />
         </register>
         <register caption="PWM Timer Register x (x = 1 through 12)" name="PTMR7" offset="0x7b0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="TMR" />
         </register>
         <register caption="PWM Timer Register x (x = 1 through 12)" name="PTMR8" offset="0x8b0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="TMR" />
         </register>
         <register caption="PWM Timer Register x (x = 1 through 12)" name="PTMR9" offset="0x9b0" rw="RW" size="4">
            <bitfield mask="0x0000FFFF" name="TMR" />
         </register>
      </register-group>
      <value-group caption="Primary Master Time Base Period Value bits" name="PTPER__PTPER">
         <value caption="Minimum value" name="" value="0x8" />
      </value-group>
      <value-group caption="Special Event Compare Count Value bits" name="SEVTCMP__SEVTCMP">
         <value caption="trigger at period boundary" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Special Event Trigger Output Postscaler Select bits" name="PTCON__SEVTPS">
         <value caption="1:16 postscaler generates Special Event trigger at every 16th compare match event" name="" value="0xf" />
         <value caption="1:15 postscaler generates Special Event trigger at every 15th compare match event" name="" value="0xe" />
         <value caption="1:14 postscaler generates Special Event trigger at every 14th compare match event" name="" value="0xd" />
         <value caption="1:13 postscaler generates Special Event trigger at every 13th compare match event" name="" value="0xc" />
         <value caption="1:12 postscaler generates Special Event trigger at every 12th compare match event" name="" value="0xb" />
         <value caption="1:11 postscaler generates Special Event trigger at every 11th compare match event" name="" value="0xa" />
         <value caption="1:10 postscaler generates Special Event trigger at every 10th compare match event" name="" value="0x9" />
         <value caption="1:9 postscaler generates Special Event trigger at every 9th compare match event" name="" value="0x8" />
         <value caption="1:8 postscaler generates Special Event trigger at every 8th compare match event" name="" value="0x7" />
         <value caption="1:7 postscaler generates Special Event trigger at every 7th compare match event" name="" value="0x6" />
         <value caption="1:6 postscaler generates Special Event trigger at every 6th compare match event" name="" value="0x5" />
         <value caption="1:5 postscaler generates Special Event trigger at every 5th compare match event" name="" value="0x4" />
         <value caption="1:4 postscaler generates Special Event trigger at every 4th compare match event" name="" value="0x3" />
         <value caption="1:3 postscaler generates Special Event trigger at every 3rd compare match event" name="" value="0x2" />
         <value caption="1:2 postscaler generates Special Event trigger at every second compare match event" name="" value="0x1" />
         <value caption="1:1 postscaler generates Special Event trigger at every compare match event" name="" value="0x0" />
      </value-group>
      <value-group caption="Primary PWM Input Clock Prescaler bits" name="PTCON__PCLKDIV">
         <value caption="Divide by 128" name="" value="0x7" />
         <value caption="Divide by 64" name="" value="0x6" />
         <value caption="Divide by 32" name="" value="0x5" />
         <value caption="Divide by 16" name="" value="0x4" />
         <value caption="Divide by 8" name="" value="0x3" />
         <value caption="Divide by 4" name="" value="0x2" />
         <value caption="Divide by 2" name="DIV_2" value="0x1" />
         <value caption="Divide by 1" name="DIV_1" value="0x0" />
      </value-group>
      <value-group caption="PWM Module Status bit" name="PTCON__PWMRDY">
         <value caption="PWM module is ready and operation has begun" name="" value="0x1" />
         <value caption="PWM module is not ready" name="" value="0x0" />
      </value-group>
      <value-group caption="Special Event Interrupt Enable bit" name="PTCON__SEIEN">
         <value caption="Special Event Interrupt is enabled" name="" value="0x1" />
         <value caption="Special Event Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Special Event Interrupt Status bit" name="PTCON__SESTAT">
         <value caption="Special Event Interrupt is pending" name="" value="0x1" />
         <value caption="Special Event Interrupt is not pending" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Time Base Stop in Idle Mode bit" name="PTCON__PTSIDL">
         <value caption="PWM time base halts in CPU Idle mode" name="" value="0x1" />
         <value caption="PWM time base runs in CPU Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Module Enable bit" name="PTCON__PTEN">
         <value caption="PWM module is enabled" name="" value="0x1" />
         <value caption="PWM module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Secondary Master Time Base Period Value bits" name="STPER__STPER">
         <value caption="Minimum value" name="" value="0x8" />
      </value-group>
      <value-group caption="Secondary Special Event Compare Value bits" name="SSEVTCMP__SSEVTCMP">
         <value caption="Trigger at period boundary" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Secondary Special Event Trigger Output Postscaler Select bits" name="STCON__SEVTPS">
         <value caption="1:16 Postscale" name="" value="0xf" />
         <value caption="1:15 Postscale" name="" value="0xe" />
         <value caption="1:14 Postscale" name="" value="0xd" />
         <value caption="1:13 Postscale" name="" value="0xc" />
         <value caption="1:12 Postscale" name="" value="0xb" />
         <value caption="1:11 Postscale" name="" value="0xa" />
         <value caption="1:10 Postscale" name="" value="0x9" />
         <value caption="1:9 Postscale" name="" value="0x8" />
         <value caption="1:8 Postscale" name="" value="0x7" />
         <value caption="1:7 Postscale" name="" value="0x6" />
         <value caption="1:6 Postscale" name="" value="0x5" />
         <value caption="1:5 Postscale" name="" value="0x4" />
         <value caption="1:4 Postscale" name="" value="0x3" />
         <value caption="1:3 Postscale" name="" value="0x2" />
         <value caption="1:2 Postscale" name="" value="0x1" />
         <value caption="1:1 Postscale" name="" value="0x0" />
      </value-group>
      <value-group caption="Secondary PWM Input Clock Prescaler" name="STCON__SCLKDIV">
         <value caption="Divide by 128" name="" value="0x7" />
         <value caption="Divide by 64" name="" value="0x6" />
         <value caption="Divide by 32" name="" value="0x5" />
         <value caption="Divide by 16" name="" value="0x4" />
         <value caption="Divide by 8" name="" value="0x3" />
         <value caption="Divide by 4" name="" value="0x2" />
         <value caption="Divide by 2" name="DIV_2" value="0x1" />
         <value caption="Divide by 1" name="DIV_1" value="0x0" />
      </value-group>
      <value-group caption="Secondary Special Event Interrupt Enable bit" name="STCON__SSEIEN">
         <value caption="Secondary Special Event Interrupt is enabled" name="" value="0x1" />
         <value caption="Secondary Special Event Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Secondary Special Event Interrupt Status bit" name="STCON__SSESTAT">
         <value caption="Secondary Special Event Interrupt is pending" name="" value="0x1" />
         <value caption="Secondary Special Event Interrupt is not pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Chop Clock Divider bits" name="CHOP__CHOPCLK">
         <value caption="Minimum value" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Chop Clock Generator bit" name="CHOP__CHPCLKEN">
         <value caption="Chop clock generator is enabled" name="" value="0x1" />
         <value caption="Chop clock generator is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="External PWM Reset Control bit" name="PWMCON1__XPRES">
         <value caption="Current-limit source resets primary local time base for this PWM generator if it is in Independent Time Base mode and the PWM module enters the deassertion portion of the duty cycle" name="" value="0x1" />
         <value caption="External pins do not affect PWM time base" name="" value="0x0" />
      </value-group>
      <value-group caption="Master Time Base Select bit" name="PWMCON1__MTBS">
         <value caption="Secondary master time base is the clock source for the MCPWM module" name="" value="0x1" />
         <value caption="Primary master time base is the clock source for the MCPWM module" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Timer Direction bit" name="PWMCON1__PTDIR">
         <value caption="PWM timer is decrementing" name="" value="0x1" />
         <value caption="PWM timer is incrementing" name="" value="0x0" />
      </value-group>
      <value-group caption="Dead Time Compensation Polarity bit" name="PWMCON1__DTCP">
         <value caption="(If DTCMPx pin is 0)PWMxL is shortened, and PWMxH is lengthened / (If DTCMPx pin is 1)PWMxH is shortened, and PWMxL is lengthened" name="" value="0x1" />
         <value caption="(If DTCMPx pin is 0)PWMxH is shortened, and PWMxL is lengthened / (If DTCMPx pin is 1)PWMxL is shortened, and PWMxH is lengthened" name="" value="0x0" />
      </value-group>
      <value-group caption="Dead Time Control bits" name="PWMCON1__DTC">
         <value caption="Dead Time Compensation mode enabled" name="" value="0x3" />
         <value caption="Dead time function is disabled" name="" value="0x2" />
         <value caption="Negative dead time actively applied for Complementary Output mode(5)" name="" value="0x1" />
         <value caption="Positive dead time actively applied for all output modes" name="" value="0x0" />
      </value-group>
      <value-group caption="Independent Time Base Mode bit" name="PWMCON1__ITB">
         <value caption="PHASEx registers provide time base period for this PWM generator" name="" value="0x1" />
         <value caption="PTPER/STPER register provides timing for this PWM generator based on the MTBS bit" name="" value="0x0" />
      </value-group>
      <value-group caption="Edge/Center-Aligned Mode Enable bits" name="PWMCON1__ECAM">
         <value caption="Asymmetric Center-Aligned mode with simultaneous update (PWM(min) Duty Cycle Resolution = (1/FSYSCLK))" name="" value="0x3" />
         <value caption="Asymmetric Center-Aligned mode double update (PWM(min) Duty Cycle Resolution = (1/FSYSCLK))" name="" value="0x2" />
         <value caption="Symmetric Center-Aligned mode (PWM(min) Duty Cycle Resolution = (2/FSYSCLK))" name="" value="0x1" />
         <value caption="Edge-Aligned mode (PWM(min) Duty Cycle Resolution = (1/FSYSCLK))" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Interrupt Status bit (This bit is cleared by setting CLIEN to 0)" name="PWMCON1__CLTSTAT">
         <value caption="Current-limit interrupt is pending" name="" value="0x1" />
         <value caption="No current-limit interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Interrupt Status bit (This bit is cleared by setting FLTIEN to 0)" name="PWMCON1__FLTSTAT">
         <value caption="Fault interrupt is pending" name="" value="0x1" />
         <value caption="No fault interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM High Phase Interrupt Enable bit" name="PWMCON1__PWMHIEN">
         <value caption="When the PWM Period matches the value in the PWM timer" name="" value="0x1" />
         <value caption="PWM Period event interrupt request is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Low Phase Interrupt Enable bit" name="PWMCON1__PWMLIEN">
         <value caption="When the PWM Timer is equal to 0x4, the PWMLIF flag is 1 and generates an interrupt request" name="" value="0x1" />
         <value caption="PWM Period event interrupt request is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="PWMCON1__TRGIEN">
         <value caption="A primary trigger event generates an interrupt request" name="" value="0x1" />
         <value caption="A primary trigger event interrupts request is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Interrupt Enable bit" name="PWMCON1__CLIEN">
         <value caption="Current-limit interrupt is enabled. If CLIF is 1 an interrupt event will be generated" name="" value="0x1" />
         <value caption="Current-limit interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Interrupt Enable bit" name="PWMCON1__FLTIEN">
         <value caption="Fault interrupt is enabled. If FLTIF is 1 an interrupt event will be generated" name="" value="0x1" />
         <value caption="Fault interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMH Interrupt Status bit" name="PWMCON1__PWMHIF">
         <value caption="PWM period match interrupt has occurred" name="" value="0x1" />
         <value caption="PWM period match interrupt has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="PWML Interrupt Status bit" name="PWMCON1__PWMLIF">
         <value caption="PWM Timer equal to 0x4 interrupt has occurred" name="" value="0x1" />
         <value caption="PWM Interrupt has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Interrupt Status bit" name="PWMCON1__TRGIF">
         <value caption="Trigger interrupt is pending" name="" value="0x1" />
         <value caption="Trigger interrupt is not pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Status bit" name="PWMCON1__CLIF">
         <value caption="Current limit has occurred" name="" value="0x1" />
         <value caption="Current limit has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Interrupt Flag bit" name="PWMCON1__FLTIF">
         <value caption="Fault interrupt has occurred" name="" value="0x1" />
         <value caption="Fault interrupt has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="External PWM Reset Control bit" name="PWMCON2__XPRES">
         <value caption="Current-limit source resets primary local time base for this PWM generator if it is in Independent Time Base mode and the PWM module enters the deassertion portion of the duty cycle" name="" value="0x1" />
         <value caption="External pins do not affect PWM time base" name="" value="0x0" />
      </value-group>
      <value-group caption="Master Time Base Select bit" name="PWMCON2__MTBS">
         <value caption="Secondary master time base is the clock source for the MCPWM module" name="" value="0x1" />
         <value caption="Primary master time base is the clock source for the MCPWM module" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Timer Direction bit" name="PWMCON2__PTDIR">
         <value caption="PWM timer is decrementing" name="" value="0x1" />
         <value caption="PWM timer is incrementing" name="" value="0x0" />
      </value-group>
      <value-group caption="Dead Time Compensation Polarity bit" name="PWMCON2__DTCP">
         <value caption="(If DTCMPx pin is 0)PWMxL is shortened, and PWMxH is lengthened / (If DTCMPx pin is 1)PWMxH is shortened, and PWMxL is lengthened" name="" value="0x1" />
         <value caption="(If DTCMPx pin is 0)PWMxH is shortened, and PWMxL is lengthened / (If DTCMPx pin is 1)PWMxL is shortened, and PWMxH is lengthened" name="" value="0x0" />
      </value-group>
      <value-group caption="Dead Time Control bits" name="PWMCON2__DTC">
         <value caption="Dead Time Compensation mode enabled" name="" value="0x3" />
         <value caption="Dead time function is disabled" name="" value="0x2" />
         <value caption="Negative dead time actively applied for Complementary Output mode(5)" name="" value="0x1" />
         <value caption="Positive dead time actively applied for all output modes" name="" value="0x0" />
      </value-group>
      <value-group caption="Independent Time Base Mode bit" name="PWMCON2__ITB">
         <value caption="PHASEx registers provide time base period for this PWM generator" name="" value="0x1" />
         <value caption="PTPER/STPER register provides timing for this PWM generator based on the MTBS bit" name="" value="0x0" />
      </value-group>
      <value-group caption="Edge/Center-Aligned Mode Enable bits" name="PWMCON2__ECAM">
         <value caption="Asymmetric Center-Aligned mode with simultaneous update (PWM(min) Duty Cycle Resolution = (1/FSYSCLK))" name="" value="0x3" />
         <value caption="Asymmetric Center-Aligned mode double update (PWM(min) Duty Cycle Resolution = (1/FSYSCLK))" name="" value="0x2" />
         <value caption="Symmetric Center-Aligned mode (PWM(min) Duty Cycle Resolution = (2/FSYSCLK))" name="" value="0x1" />
         <value caption="Edge-Aligned mode (PWM(min) Duty Cycle Resolution = (1/FSYSCLK))" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Interrupt Status bit (This bit is cleared by setting CLIEN to 0)" name="PWMCON2__CLTSTAT">
         <value caption="Current-limit interrupt is pending" name="" value="0x1" />
         <value caption="No current-limit interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Interrupt Status bit (This bit is cleared by setting FLTIEN to 0)" name="PWMCON2__FLTSTAT">
         <value caption="Fault interrupt is pending" name="" value="0x1" />
         <value caption="No fault interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM High Phase Interrupt Enable bit" name="PWMCON2__PWMHIEN">
         <value caption="When the PWM Period matches the value in the PWM timer" name="" value="0x1" />
         <value caption="PWM Period event interrupt request is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Low Phase Interrupt Enable bit" name="PWMCON2__PWMLIEN">
         <value caption="When the PWM Timer is equal to 0x4, the PWMLIF flag is 1 and generates an interrupt request" name="" value="0x1" />
         <value caption="PWM Period event interrupt request is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="PWMCON2__TRGIEN">
         <value caption="A primary trigger event generates an interrupt request" name="" value="0x1" />
         <value caption="A primary trigger event interrupts request is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Interrupt Enable bit" name="PWMCON2__CLIEN">
         <value caption="Current-limit interrupt is enabled. If CLIF is 1 an interrupt event will be generated" name="" value="0x1" />
         <value caption="Current-limit interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Interrupt Enable bit" name="PWMCON2__FLTIEN">
         <value caption="Fault interrupt is enabled. If FLTIF is 1 an interrupt event will be generated" name="" value="0x1" />
         <value caption="Fault interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMH Interrupt Status bit" name="PWMCON2__PWMHIF">
         <value caption="PWM period match interrupt has occurred" name="" value="0x1" />
         <value caption="PWM period match interrupt has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="PWML Interrupt Status bit" name="PWMCON2__PWMLIF">
         <value caption="PWM Timer equal to 0x4 interrupt has occurred" name="" value="0x1" />
         <value caption="PWM Interrupt has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Interrupt Status bit" name="PWMCON2__TRGIF">
         <value caption="Trigger interrupt is pending" name="" value="0x1" />
         <value caption="Trigger interrupt is not pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Status bit" name="PWMCON2__CLIF">
         <value caption="Current limit has occurred" name="" value="0x1" />
         <value caption="Current limit has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Interrupt Flag bit" name="PWMCON2__FLTIF">
         <value caption="Fault interrupt has occurred" name="" value="0x1" />
         <value caption="Fault interrupt has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="External PWM Reset Control bit" name="PWMCON3__XPRES">
         <value caption="Current-limit source resets primary local time base for this PWM generator if it is in Independent Time Base mode and the PWM module enters the deassertion portion of the duty cycle" name="" value="0x1" />
         <value caption="External pins do not affect PWM time base" name="" value="0x0" />
      </value-group>
      <value-group caption="Master Time Base Select bit" name="PWMCON3__MTBS">
         <value caption="Secondary master time base is the clock source for the MCPWM module" name="" value="0x1" />
         <value caption="Primary master time base is the clock source for the MCPWM module" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Timer Direction bit" name="PWMCON3__PTDIR">
         <value caption="PWM timer is decrementing" name="" value="0x1" />
         <value caption="PWM timer is incrementing" name="" value="0x0" />
      </value-group>
      <value-group caption="Dead Time Compensation Polarity bit" name="PWMCON3__DTCP">
         <value caption="(If DTCMPx pin is 0)PWMxL is shortened, and PWMxH is lengthened / (If DTCMPx pin is 1)PWMxH is shortened, and PWMxL is lengthened" name="" value="0x1" />
         <value caption="(If DTCMPx pin is 0)PWMxH is shortened, and PWMxL is lengthened / (If DTCMPx pin is 1)PWMxL is shortened, and PWMxH is lengthened" name="" value="0x0" />
      </value-group>
      <value-group caption="Dead Time Control bits" name="PWMCON3__DTC">
         <value caption="Dead Time Compensation mode enabled" name="" value="0x3" />
         <value caption="Dead time function is disabled" name="" value="0x2" />
         <value caption="Negative dead time actively applied for Complementary Output mode(5)" name="" value="0x1" />
         <value caption="Positive dead time actively applied for all output modes" name="" value="0x0" />
      </value-group>
      <value-group caption="Independent Time Base Mode bit" name="PWMCON3__ITB">
         <value caption="PHASEx registers provide time base period for this PWM generator" name="" value="0x1" />
         <value caption="PTPER/STPER register provides timing for this PWM generator based on the MTBS bit" name="" value="0x0" />
      </value-group>
      <value-group caption="Edge/Center-Aligned Mode Enable bits" name="PWMCON3__ECAM">
         <value caption="Asymmetric Center-Aligned mode with simultaneous update (PWM(min) Duty Cycle Resolution = (1/FSYSCLK))" name="" value="0x3" />
         <value caption="Asymmetric Center-Aligned mode double update (PWM(min) Duty Cycle Resolution = (1/FSYSCLK))" name="" value="0x2" />
         <value caption="Symmetric Center-Aligned mode (PWM(min) Duty Cycle Resolution = (2/FSYSCLK))" name="" value="0x1" />
         <value caption="Edge-Aligned mode (PWM(min) Duty Cycle Resolution = (1/FSYSCLK))" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Interrupt Status bit (This bit is cleared by setting CLIEN to 0)" name="PWMCON3__CLTSTAT">
         <value caption="Current-limit interrupt is pending" name="" value="0x1" />
         <value caption="No current-limit interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Interrupt Status bit (This bit is cleared by setting FLTIEN to 0)" name="PWMCON3__FLTSTAT">
         <value caption="Fault interrupt is pending" name="" value="0x1" />
         <value caption="No fault interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM High Phase Interrupt Enable bit" name="PWMCON3__PWMHIEN">
         <value caption="When the PWM Period matches the value in the PWM timer" name="" value="0x1" />
         <value caption="PWM Period event interrupt request is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Low Phase Interrupt Enable bit" name="PWMCON3__PWMLIEN">
         <value caption="When the PWM Timer is equal to 0x4, the PWMLIF flag is 1 and generates an interrupt request" name="" value="0x1" />
         <value caption="PWM Period event interrupt request is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="PWMCON3__TRGIEN">
         <value caption="A primary trigger event generates an interrupt request" name="" value="0x1" />
         <value caption="A primary trigger event interrupts request is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Interrupt Enable bit" name="PWMCON3__CLIEN">
         <value caption="Current-limit interrupt is enabled. If CLIF is 1 an interrupt event will be generated" name="" value="0x1" />
         <value caption="Current-limit interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Interrupt Enable bit" name="PWMCON3__FLTIEN">
         <value caption="Fault interrupt is enabled. If FLTIF is 1 an interrupt event will be generated" name="" value="0x1" />
         <value caption="Fault interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMH Interrupt Status bit" name="PWMCON3__PWMHIF">
         <value caption="PWM period match interrupt has occurred" name="" value="0x1" />
         <value caption="PWM period match interrupt has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="PWML Interrupt Status bit" name="PWMCON3__PWMLIF">
         <value caption="PWM Timer equal to 0x4 interrupt has occurred" name="" value="0x1" />
         <value caption="PWM Interrupt has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Interrupt Status bit" name="PWMCON3__TRGIF">
         <value caption="Trigger interrupt is pending" name="" value="0x1" />
         <value caption="Trigger interrupt is not pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Status bit" name="PWMCON3__CLIF">
         <value caption="Current limit has occurred" name="" value="0x1" />
         <value caption="Current limit has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Interrupt Flag bit" name="PWMCON3__FLTIF">
         <value caption="Fault interrupt has occurred" name="" value="0x1" />
         <value caption="Fault interrupt has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="External PWM Reset Control bit" name="PWMCON4__XPRES">
         <value caption="Current-limit source resets primary local time base for this PWM generator if it is in Independent Time Base mode and the PWM module enters the deassertion portion of the duty cycle" name="" value="0x1" />
         <value caption="External pins do not affect PWM time base" name="" value="0x0" />
      </value-group>
      <value-group caption="Master Time Base Select bit" name="PWMCON4__MTBS">
         <value caption="Secondary master time base is the clock source for the MCPWM module" name="" value="0x1" />
         <value caption="Primary master time base is the clock source for the MCPWM module" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Timer Direction bit" name="PWMCON4__PTDIR">
         <value caption="PWM timer is decrementing" name="" value="0x1" />
         <value caption="PWM timer is incrementing" name="" value="0x0" />
      </value-group>
      <value-group caption="Dead Time Compensation Polarity bit" name="PWMCON4__DTCP">
         <value caption="(If DTCMPx pin is 0)PWMxL is shortened, and PWMxH is lengthened / (If DTCMPx pin is 1)PWMxH is shortened, and PWMxL is lengthened" name="" value="0x1" />
         <value caption="(If DTCMPx pin is 0)PWMxH is shortened, and PWMxL is lengthened / (If DTCMPx pin is 1)PWMxL is shortened, and PWMxH is lengthened" name="" value="0x0" />
      </value-group>
      <value-group caption="Dead Time Control bits" name="PWMCON4__DTC">
         <value caption="Dead Time Compensation mode enabled" name="" value="0x3" />
         <value caption="Dead time function is disabled" name="" value="0x2" />
         <value caption="Negative dead time actively applied for Complementary Output mode(5)" name="" value="0x1" />
         <value caption="Positive dead time actively applied for all output modes" name="" value="0x0" />
      </value-group>
      <value-group caption="Independent Time Base Mode bit" name="PWMCON4__ITB">
         <value caption="PHASEx registers provide time base period for this PWM generator" name="" value="0x1" />
         <value caption="PTPER/STPER register provides timing for this PWM generator based on the MTBS bit" name="" value="0x0" />
      </value-group>
      <value-group caption="Edge/Center-Aligned Mode Enable bits" name="PWMCON4__ECAM">
         <value caption="Asymmetric Center-Aligned mode with simultaneous update (PWM(min) Duty Cycle Resolution = (1/FSYSCLK))" name="" value="0x3" />
         <value caption="Asymmetric Center-Aligned mode double update (PWM(min) Duty Cycle Resolution = (1/FSYSCLK))" name="" value="0x2" />
         <value caption="Symmetric Center-Aligned mode (PWM(min) Duty Cycle Resolution = (2/FSYSCLK))" name="" value="0x1" />
         <value caption="Edge-Aligned mode (PWM(min) Duty Cycle Resolution = (1/FSYSCLK))" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Interrupt Status bit (This bit is cleared by setting CLIEN to 0)" name="PWMCON4__CLTSTAT">
         <value caption="Current-limit interrupt is pending" name="" value="0x1" />
         <value caption="No current-limit interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Interrupt Status bit (This bit is cleared by setting FLTIEN to 0)" name="PWMCON4__FLTSTAT">
         <value caption="Fault interrupt is pending" name="" value="0x1" />
         <value caption="No fault interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM High Phase Interrupt Enable bit" name="PWMCON4__PWMHIEN">
         <value caption="When the PWM Period matches the value in the PWM timer" name="" value="0x1" />
         <value caption="PWM Period event interrupt request is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Low Phase Interrupt Enable bit" name="PWMCON4__PWMLIEN">
         <value caption="When the PWM Timer is equal to 0x4, the PWMLIF flag is 1 and generates an interrupt request" name="" value="0x1" />
         <value caption="PWM Period event interrupt request is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="PWMCON4__TRGIEN">
         <value caption="A primary trigger event generates an interrupt request" name="" value="0x1" />
         <value caption="A primary trigger event interrupts request is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Interrupt Enable bit" name="PWMCON4__CLIEN">
         <value caption="Current-limit interrupt is enabled. If CLIF is 1 an interrupt event will be generated" name="" value="0x1" />
         <value caption="Current-limit interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Interrupt Enable bit" name="PWMCON4__FLTIEN">
         <value caption="Fault interrupt is enabled. If FLTIF is 1 an interrupt event will be generated" name="" value="0x1" />
         <value caption="Fault interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMH Interrupt Status bit" name="PWMCON4__PWMHIF">
         <value caption="PWM period match interrupt has occurred" name="" value="0x1" />
         <value caption="PWM period match interrupt has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="PWML Interrupt Status bit" name="PWMCON4__PWMLIF">
         <value caption="PWM Timer equal to 0x4 interrupt has occurred" name="" value="0x1" />
         <value caption="PWM Interrupt has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Interrupt Status bit" name="PWMCON4__TRGIF">
         <value caption="Trigger interrupt is pending" name="" value="0x1" />
         <value caption="Trigger interrupt is not pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Status bit" name="PWMCON4__CLIF">
         <value caption="Current limit has occurred" name="" value="0x1" />
         <value caption="Current limit has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Interrupt Flag bit" name="PWMCON4__FLTIF">
         <value caption="Fault interrupt has occurred" name="" value="0x1" />
         <value caption="Fault interrupt has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="External PWM Reset Control bit" name="PWMCON5__XPRES">
         <value caption="Current-limit source resets primary local time base for this PWM generator if it is in Independent Time Base mode and the PWM module enters the deassertion portion of the duty cycle" name="" value="0x1" />
         <value caption="External pins do not affect PWM time base" name="" value="0x0" />
      </value-group>
      <value-group caption="Master Time Base Select bit" name="PWMCON5__MTBS">
         <value caption="Secondary master time base is the clock source for the MCPWM module" name="" value="0x1" />
         <value caption="Primary master time base is the clock source for the MCPWM module" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Timer Direction bit" name="PWMCON5__PTDIR">
         <value caption="PWM timer is decrementing" name="" value="0x1" />
         <value caption="PWM timer is incrementing" name="" value="0x0" />
      </value-group>
      <value-group caption="Dead Time Compensation Polarity bit" name="PWMCON5__DTCP">
         <value caption="(If DTCMPx pin is 0)PWMxL is shortened, and PWMxH is lengthened / (If DTCMPx pin is 1)PWMxH is shortened, and PWMxL is lengthened" name="" value="0x1" />
         <value caption="(If DTCMPx pin is 0)PWMxH is shortened, and PWMxL is lengthened / (If DTCMPx pin is 1)PWMxL is shortened, and PWMxH is lengthened" name="" value="0x0" />
      </value-group>
      <value-group caption="Dead Time Control bits" name="PWMCON5__DTC">
         <value caption="Dead Time Compensation mode enabled" name="" value="0x3" />
         <value caption="Dead time function is disabled" name="" value="0x2" />
         <value caption="Negative dead time actively applied for Complementary Output mode(5)" name="" value="0x1" />
         <value caption="Positive dead time actively applied for all output modes" name="" value="0x0" />
      </value-group>
      <value-group caption="Independent Time Base Mode bit" name="PWMCON5__ITB">
         <value caption="PHASEx registers provide time base period for this PWM generator" name="" value="0x1" />
         <value caption="PTPER/STPER register provides timing for this PWM generator based on the MTBS bit" name="" value="0x0" />
      </value-group>
      <value-group caption="Edge/Center-Aligned Mode Enable bits" name="PWMCON5__ECAM">
         <value caption="Asymmetric Center-Aligned mode with simultaneous update (PWM(min) Duty Cycle Resolution = (1/FSYSCLK))" name="" value="0x3" />
         <value caption="Asymmetric Center-Aligned mode double update (PWM(min) Duty Cycle Resolution = (1/FSYSCLK))" name="" value="0x2" />
         <value caption="Symmetric Center-Aligned mode (PWM(min) Duty Cycle Resolution = (2/FSYSCLK))" name="" value="0x1" />
         <value caption="Edge-Aligned mode (PWM(min) Duty Cycle Resolution = (1/FSYSCLK))" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Interrupt Status bit (This bit is cleared by setting CLIEN to 0)" name="PWMCON5__CLTSTAT">
         <value caption="Current-limit interrupt is pending" name="" value="0x1" />
         <value caption="No current-limit interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Interrupt Status bit (This bit is cleared by setting FLTIEN to 0)" name="PWMCON5__FLTSTAT">
         <value caption="Fault interrupt is pending" name="" value="0x1" />
         <value caption="No fault interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM High Phase Interrupt Enable bit" name="PWMCON5__PWMHIEN">
         <value caption="When the PWM Period matches the value in the PWM timer" name="" value="0x1" />
         <value caption="PWM Period event interrupt request is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Low Phase Interrupt Enable bit" name="PWMCON5__PWMLIEN">
         <value caption="When the PWM Timer is equal to 0x4, the PWMLIF flag is 1 and generates an interrupt request" name="" value="0x1" />
         <value caption="PWM Period event interrupt request is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="PWMCON5__TRGIEN">
         <value caption="A primary trigger event generates an interrupt request" name="" value="0x1" />
         <value caption="A primary trigger event interrupts request is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Interrupt Enable bit" name="PWMCON5__CLIEN">
         <value caption="Current-limit interrupt is enabled. If CLIF is 1 an interrupt event will be generated" name="" value="0x1" />
         <value caption="Current-limit interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Interrupt Enable bit" name="PWMCON5__FLTIEN">
         <value caption="Fault interrupt is enabled. If FLTIF is 1 an interrupt event will be generated" name="" value="0x1" />
         <value caption="Fault interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMH Interrupt Status bit" name="PWMCON5__PWMHIF">
         <value caption="PWM period match interrupt has occurred" name="" value="0x1" />
         <value caption="PWM period match interrupt has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="PWML Interrupt Status bit" name="PWMCON5__PWMLIF">
         <value caption="PWM Timer equal to 0x4 interrupt has occurred" name="" value="0x1" />
         <value caption="PWM Interrupt has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Interrupt Status bit" name="PWMCON5__TRGIF">
         <value caption="Trigger interrupt is pending" name="" value="0x1" />
         <value caption="Trigger interrupt is not pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Status bit" name="PWMCON5__CLIF">
         <value caption="Current limit has occurred" name="" value="0x1" />
         <value caption="Current limit has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Interrupt Flag bit" name="PWMCON5__FLTIF">
         <value caption="Fault interrupt has occurred" name="" value="0x1" />
         <value caption="Fault interrupt has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="External PWM Reset Control bit" name="PWMCON6__XPRES">
         <value caption="Current-limit source resets primary local time base for this PWM generator if it is in Independent Time Base mode and the PWM module enters the deassertion portion of the duty cycle" name="" value="0x1" />
         <value caption="External pins do not affect PWM time base" name="" value="0x0" />
      </value-group>
      <value-group caption="Master Time Base Select bit" name="PWMCON6__MTBS">
         <value caption="Secondary master time base is the clock source for the MCPWM module" name="" value="0x1" />
         <value caption="Primary master time base is the clock source for the MCPWM module" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Timer Direction bit" name="PWMCON6__PTDIR">
         <value caption="PWM timer is decrementing" name="" value="0x1" />
         <value caption="PWM timer is incrementing" name="" value="0x0" />
      </value-group>
      <value-group caption="Dead Time Compensation Polarity bit" name="PWMCON6__DTCP">
         <value caption="(If DTCMPx pin is 0)PWMxL is shortened, and PWMxH is lengthened / (If DTCMPx pin is 1)PWMxH is shortened, and PWMxL is lengthened" name="" value="0x1" />
         <value caption="(If DTCMPx pin is 0)PWMxH is shortened, and PWMxL is lengthened / (If DTCMPx pin is 1)PWMxL is shortened, and PWMxH is lengthened" name="" value="0x0" />
      </value-group>
      <value-group caption="Dead Time Control bits" name="PWMCON6__DTC">
         <value caption="Dead Time Compensation mode enabled" name="" value="0x3" />
         <value caption="Dead time function is disabled" name="" value="0x2" />
         <value caption="Negative dead time actively applied for Complementary Output mode(5)" name="" value="0x1" />
         <value caption="Positive dead time actively applied for all output modes" name="" value="0x0" />
      </value-group>
      <value-group caption="Independent Time Base Mode bit" name="PWMCON6__ITB">
         <value caption="PHASEx registers provide time base period for this PWM generator" name="" value="0x1" />
         <value caption="PTPER/STPER register provides timing for this PWM generator based on the MTBS bit" name="" value="0x0" />
      </value-group>
      <value-group caption="Edge/Center-Aligned Mode Enable bits" name="PWMCON6__ECAM">
         <value caption="Asymmetric Center-Aligned mode with simultaneous update (PWM(min) Duty Cycle Resolution = (1/FSYSCLK))" name="" value="0x3" />
         <value caption="Asymmetric Center-Aligned mode double update (PWM(min) Duty Cycle Resolution = (1/FSYSCLK))" name="" value="0x2" />
         <value caption="Symmetric Center-Aligned mode (PWM(min) Duty Cycle Resolution = (2/FSYSCLK))" name="" value="0x1" />
         <value caption="Edge-Aligned mode (PWM(min) Duty Cycle Resolution = (1/FSYSCLK))" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Interrupt Status bit (This bit is cleared by setting CLIEN to 0)" name="PWMCON6__CLTSTAT">
         <value caption="Current-limit interrupt is pending" name="" value="0x1" />
         <value caption="No current-limit interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Interrupt Status bit (This bit is cleared by setting FLTIEN to 0)" name="PWMCON6__FLTSTAT">
         <value caption="Fault interrupt is pending" name="" value="0x1" />
         <value caption="No fault interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM High Phase Interrupt Enable bit" name="PWMCON6__PWMHIEN">
         <value caption="When the PWM Period matches the value in the PWM timer" name="" value="0x1" />
         <value caption="PWM Period event interrupt request is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Low Phase Interrupt Enable bit" name="PWMCON6__PWMLIEN">
         <value caption="When the PWM Timer is equal to 0x4, the PWMLIF flag is 1 and generates an interrupt request" name="" value="0x1" />
         <value caption="PWM Period event interrupt request is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="PWMCON6__TRGIEN">
         <value caption="A primary trigger event generates an interrupt request" name="" value="0x1" />
         <value caption="A primary trigger event interrupts request is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Interrupt Enable bit" name="PWMCON6__CLIEN">
         <value caption="Current-limit interrupt is enabled. If CLIF is 1 an interrupt event will be generated" name="" value="0x1" />
         <value caption="Current-limit interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Interrupt Enable bit" name="PWMCON6__FLTIEN">
         <value caption="Fault interrupt is enabled. If FLTIF is 1 an interrupt event will be generated" name="" value="0x1" />
         <value caption="Fault interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMH Interrupt Status bit" name="PWMCON6__PWMHIF">
         <value caption="PWM period match interrupt has occurred" name="" value="0x1" />
         <value caption="PWM period match interrupt has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="PWML Interrupt Status bit" name="PWMCON6__PWMLIF">
         <value caption="PWM Timer equal to 0x4 interrupt has occurred" name="" value="0x1" />
         <value caption="PWM Interrupt has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Interrupt Status bit" name="PWMCON6__TRGIF">
         <value caption="Trigger interrupt is pending" name="" value="0x1" />
         <value caption="Trigger interrupt is not pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Status bit" name="PWMCON6__CLIF">
         <value caption="Current limit has occurred" name="" value="0x1" />
         <value caption="Current limit has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Interrupt Flag bit" name="PWMCON6__FLTIF">
         <value caption="Fault interrupt has occurred" name="" value="0x1" />
         <value caption="Fault interrupt has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="External PWM Reset Control bit" name="PWMCON7__XPRES">
         <value caption="Current-limit source resets primary local time base for this PWM generator if it is in Independent Time Base mode and the PWM module enters the deassertion portion of the duty cycle" name="" value="0x1" />
         <value caption="External pins do not affect PWM time base" name="" value="0x0" />
      </value-group>
      <value-group caption="Master Time Base Select bit" name="PWMCON7__MTBS">
         <value caption="Secondary master time base is the clock source for the MCPWM module" name="" value="0x1" />
         <value caption="Primary master time base is the clock source for the MCPWM module" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Timer Direction bit" name="PWMCON7__PTDIR">
         <value caption="PWM timer is decrementing" name="" value="0x1" />
         <value caption="PWM timer is incrementing" name="" value="0x0" />
      </value-group>
      <value-group caption="Dead Time Compensation Polarity bit" name="PWMCON7__DTCP">
         <value caption="(If DTCMPx pin is 0)PWMxL is shortened, and PWMxH is lengthened / (If DTCMPx pin is 1)PWMxH is shortened, and PWMxL is lengthened" name="" value="0x1" />
         <value caption="(If DTCMPx pin is 0)PWMxH is shortened, and PWMxL is lengthened / (If DTCMPx pin is 1)PWMxL is shortened, and PWMxH is lengthened" name="" value="0x0" />
      </value-group>
      <value-group caption="Dead Time Control bits" name="PWMCON7__DTC">
         <value caption="Dead Time Compensation mode enabled" name="" value="0x3" />
         <value caption="Dead time function is disabled" name="" value="0x2" />
         <value caption="Negative dead time actively applied for Complementary Output mode(5)" name="" value="0x1" />
         <value caption="Positive dead time actively applied for all output modes" name="" value="0x0" />
      </value-group>
      <value-group caption="Independent Time Base Mode bit" name="PWMCON7__ITB">
         <value caption="PHASEx registers provide time base period for this PWM generator" name="" value="0x1" />
         <value caption="PTPER/STPER register provides timing for this PWM generator based on the MTBS bit" name="" value="0x0" />
      </value-group>
      <value-group caption="Edge/Center-Aligned Mode Enable bits" name="PWMCON7__ECAM">
         <value caption="Asymmetric Center-Aligned mode with simultaneous update (PWM(min) Duty Cycle Resolution = (1/FSYSCLK))" name="" value="0x3" />
         <value caption="Asymmetric Center-Aligned mode double update (PWM(min) Duty Cycle Resolution = (1/FSYSCLK))" name="" value="0x2" />
         <value caption="Symmetric Center-Aligned mode (PWM(min) Duty Cycle Resolution = (2/FSYSCLK))" name="" value="0x1" />
         <value caption="Edge-Aligned mode (PWM(min) Duty Cycle Resolution = (1/FSYSCLK))" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Interrupt Status bit (This bit is cleared by setting CLIEN to 0)" name="PWMCON7__CLTSTAT">
         <value caption="Current-limit interrupt is pending" name="" value="0x1" />
         <value caption="No current-limit interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Interrupt Status bit (This bit is cleared by setting FLTIEN to 0)" name="PWMCON7__FLTSTAT">
         <value caption="Fault interrupt is pending" name="" value="0x1" />
         <value caption="No fault interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM High Phase Interrupt Enable bit" name="PWMCON7__PWMHIEN">
         <value caption="When the PWM Period matches the value in the PWM timer" name="" value="0x1" />
         <value caption="PWM Period event interrupt request is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Low Phase Interrupt Enable bit" name="PWMCON7__PWMLIEN">
         <value caption="When the PWM Timer is equal to 0x4, the PWMLIF flag is 1 and generates an interrupt request" name="" value="0x1" />
         <value caption="PWM Period event interrupt request is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="PWMCON7__TRGIEN">
         <value caption="A primary trigger event generates an interrupt request" name="" value="0x1" />
         <value caption="A primary trigger event interrupts request is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Interrupt Enable bit" name="PWMCON7__CLIEN">
         <value caption="Current-limit interrupt is enabled. If CLIF is 1 an interrupt event will be generated" name="" value="0x1" />
         <value caption="Current-limit interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Interrupt Enable bit" name="PWMCON7__FLTIEN">
         <value caption="Fault interrupt is enabled. If FLTIF is 1 an interrupt event will be generated" name="" value="0x1" />
         <value caption="Fault interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMH Interrupt Status bit" name="PWMCON7__PWMHIF">
         <value caption="PWM period match interrupt has occurred" name="" value="0x1" />
         <value caption="PWM period match interrupt has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="PWML Interrupt Status bit" name="PWMCON7__PWMLIF">
         <value caption="PWM Timer equal to 0x4 interrupt has occurred" name="" value="0x1" />
         <value caption="PWM Interrupt has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Interrupt Status bit" name="PWMCON7__TRGIF">
         <value caption="Trigger interrupt is pending" name="" value="0x1" />
         <value caption="Trigger interrupt is not pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Status bit" name="PWMCON7__CLIF">
         <value caption="Current limit has occurred" name="" value="0x1" />
         <value caption="Current limit has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Interrupt Flag bit" name="PWMCON7__FLTIF">
         <value caption="Fault interrupt has occurred" name="" value="0x1" />
         <value caption="Fault interrupt has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="External PWM Reset Control bit" name="PWMCON8__XPRES">
         <value caption="Current-limit source resets primary local time base for this PWM generator if it is in Independent Time Base mode and the PWM module enters the deassertion portion of the duty cycle" name="" value="0x1" />
         <value caption="External pins do not affect PWM time base" name="" value="0x0" />
      </value-group>
      <value-group caption="Master Time Base Select bit" name="PWMCON8__MTBS">
         <value caption="Secondary master time base is the clock source for the MCPWM module" name="" value="0x1" />
         <value caption="Primary master time base is the clock source for the MCPWM module" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Timer Direction bit" name="PWMCON8__PTDIR">
         <value caption="PWM timer is decrementing" name="" value="0x1" />
         <value caption="PWM timer is incrementing" name="" value="0x0" />
      </value-group>
      <value-group caption="Dead Time Compensation Polarity bit" name="PWMCON8__DTCP">
         <value caption="(If DTCMPx pin is 0)PWMxL is shortened, and PWMxH is lengthened / (If DTCMPx pin is 1)PWMxH is shortened, and PWMxL is lengthened" name="" value="0x1" />
         <value caption="(If DTCMPx pin is 0)PWMxH is shortened, and PWMxL is lengthened / (If DTCMPx pin is 1)PWMxL is shortened, and PWMxH is lengthened" name="" value="0x0" />
      </value-group>
      <value-group caption="Dead Time Control bits" name="PWMCON8__DTC">
         <value caption="Dead Time Compensation mode enabled" name="" value="0x3" />
         <value caption="Dead time function is disabled" name="" value="0x2" />
         <value caption="Negative dead time actively applied for Complementary Output mode(5)" name="" value="0x1" />
         <value caption="Positive dead time actively applied for all output modes" name="" value="0x0" />
      </value-group>
      <value-group caption="Independent Time Base Mode bit" name="PWMCON8__ITB">
         <value caption="PHASEx registers provide time base period for this PWM generator" name="" value="0x1" />
         <value caption="PTPER/STPER register provides timing for this PWM generator based on the MTBS bit" name="" value="0x0" />
      </value-group>
      <value-group caption="Edge/Center-Aligned Mode Enable bits" name="PWMCON8__ECAM">
         <value caption="Asymmetric Center-Aligned mode with simultaneous update (PWM(min) Duty Cycle Resolution = (1/FSYSCLK))" name="" value="0x3" />
         <value caption="Asymmetric Center-Aligned mode double update (PWM(min) Duty Cycle Resolution = (1/FSYSCLK))" name="" value="0x2" />
         <value caption="Symmetric Center-Aligned mode (PWM(min) Duty Cycle Resolution = (2/FSYSCLK))" name="" value="0x1" />
         <value caption="Edge-Aligned mode (PWM(min) Duty Cycle Resolution = (1/FSYSCLK))" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Interrupt Status bit (This bit is cleared by setting CLIEN to 0)" name="PWMCON8__CLTSTAT">
         <value caption="Current-limit interrupt is pending" name="" value="0x1" />
         <value caption="No current-limit interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Interrupt Status bit (This bit is cleared by setting FLTIEN to 0)" name="PWMCON8__FLTSTAT">
         <value caption="Fault interrupt is pending" name="" value="0x1" />
         <value caption="No fault interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM High Phase Interrupt Enable bit" name="PWMCON8__PWMHIEN">
         <value caption="When the PWM Period matches the value in the PWM timer" name="" value="0x1" />
         <value caption="PWM Period event interrupt request is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Low Phase Interrupt Enable bit" name="PWMCON8__PWMLIEN">
         <value caption="When the PWM Timer is equal to 0x4, the PWMLIF flag is 1 and generates an interrupt request" name="" value="0x1" />
         <value caption="PWM Period event interrupt request is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="PWMCON8__TRGIEN">
         <value caption="A primary trigger event generates an interrupt request" name="" value="0x1" />
         <value caption="A primary trigger event interrupts request is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Interrupt Enable bit" name="PWMCON8__CLIEN">
         <value caption="Current-limit interrupt is enabled. If CLIF is 1 an interrupt event will be generated" name="" value="0x1" />
         <value caption="Current-limit interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Interrupt Enable bit" name="PWMCON8__FLTIEN">
         <value caption="Fault interrupt is enabled. If FLTIF is 1 an interrupt event will be generated" name="" value="0x1" />
         <value caption="Fault interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMH Interrupt Status bit" name="PWMCON8__PWMHIF">
         <value caption="PWM period match interrupt has occurred" name="" value="0x1" />
         <value caption="PWM period match interrupt has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="PWML Interrupt Status bit" name="PWMCON8__PWMLIF">
         <value caption="PWM Timer equal to 0x4 interrupt has occurred" name="" value="0x1" />
         <value caption="PWM Interrupt has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Interrupt Status bit" name="PWMCON8__TRGIF">
         <value caption="Trigger interrupt is pending" name="" value="0x1" />
         <value caption="Trigger interrupt is not pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Status bit" name="PWMCON8__CLIF">
         <value caption="Current limit has occurred" name="" value="0x1" />
         <value caption="Current limit has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Interrupt Flag bit" name="PWMCON8__FLTIF">
         <value caption="Fault interrupt has occurred" name="" value="0x1" />
         <value caption="Fault interrupt has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="External PWM Reset Control bit" name="PWMCON9__XPRES">
         <value caption="Current-limit source resets primary local time base for this PWM generator if it is in Independent Time Base mode and the PWM module enters the deassertion portion of the duty cycle" name="" value="0x1" />
         <value caption="External pins do not affect PWM time base" name="" value="0x0" />
      </value-group>
      <value-group caption="Master Time Base Select bit" name="PWMCON9__MTBS">
         <value caption="Secondary master time base is the clock source for the MCPWM module" name="" value="0x1" />
         <value caption="Primary master time base is the clock source for the MCPWM module" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Timer Direction bit" name="PWMCON9__PTDIR">
         <value caption="PWM timer is decrementing" name="" value="0x1" />
         <value caption="PWM timer is incrementing" name="" value="0x0" />
      </value-group>
      <value-group caption="Dead Time Compensation Polarity bit" name="PWMCON9__DTCP">
         <value caption="(If DTCMPx pin is 0)PWMxL is shortened, and PWMxH is lengthened / (If DTCMPx pin is 1)PWMxH is shortened, and PWMxL is lengthened" name="" value="0x1" />
         <value caption="(If DTCMPx pin is 0)PWMxH is shortened, and PWMxL is lengthened / (If DTCMPx pin is 1)PWMxL is shortened, and PWMxH is lengthened" name="" value="0x0" />
      </value-group>
      <value-group caption="Dead Time Control bits" name="PWMCON9__DTC">
         <value caption="Dead Time Compensation mode enabled" name="" value="0x3" />
         <value caption="Dead time function is disabled" name="" value="0x2" />
         <value caption="Negative dead time actively applied for Complementary Output mode(5)" name="" value="0x1" />
         <value caption="Positive dead time actively applied for all output modes" name="" value="0x0" />
      </value-group>
      <value-group caption="Independent Time Base Mode bit" name="PWMCON9__ITB">
         <value caption="PHASEx registers provide time base period for this PWM generator" name="" value="0x1" />
         <value caption="PTPER/STPER register provides timing for this PWM generator based on the MTBS bit" name="" value="0x0" />
      </value-group>
      <value-group caption="Edge/Center-Aligned Mode Enable bits" name="PWMCON9__ECAM">
         <value caption="Asymmetric Center-Aligned mode with simultaneous update (PWM(min) Duty Cycle Resolution = (1/FSYSCLK))" name="" value="0x3" />
         <value caption="Asymmetric Center-Aligned mode double update (PWM(min) Duty Cycle Resolution = (1/FSYSCLK))" name="" value="0x2" />
         <value caption="Symmetric Center-Aligned mode (PWM(min) Duty Cycle Resolution = (2/FSYSCLK))" name="" value="0x1" />
         <value caption="Edge-Aligned mode (PWM(min) Duty Cycle Resolution = (1/FSYSCLK))" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Interrupt Status bit (This bit is cleared by setting CLIEN to 0)" name="PWMCON9__CLTSTAT">
         <value caption="Current-limit interrupt is pending" name="" value="0x1" />
         <value caption="No current-limit interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Interrupt Status bit (This bit is cleared by setting FLTIEN to 0)" name="PWMCON9__FLTSTAT">
         <value caption="Fault interrupt is pending" name="" value="0x1" />
         <value caption="No fault interrupt is pending" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM High Phase Interrupt Enable bit" name="PWMCON9__PWMHIEN">
         <value caption="When the PWM Period matches the value in the PWM timer" name="" value="0x1" />
         <value caption="PWM Period event interrupt request is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Low Phase Interrupt Enable bit" name="PWMCON9__PWMLIEN">
         <value caption="When the PWM Timer is equal to 0x4, the PWMLIF flag is 1 and generates an interrupt request" name="" value="0x1" />
         <value caption="PWM Period event interrupt request is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="PWMCON9__TRGIEN">
         <value caption="A primary trigger event generates an interrupt request" name="" value="0x1" />
         <value caption="A primary trigger event interrupts request is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Interrupt Enable bit" name="PWMCON9__CLIEN">
         <value caption="Current-limit interrupt is enabled. If CLIF is 1 an interrupt event will be generated" name="" value="0x1" />
         <value caption="Current-limit interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Interrupt Enable bit" name="PWMCON9__FLTIEN">
         <value caption="Fault interrupt is enabled. If FLTIF is 1 an interrupt event will be generated" name="" value="0x1" />
         <value caption="Fault interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMH Interrupt Status bit" name="PWMCON9__PWMHIF">
         <value caption="PWM period match interrupt has occurred" name="" value="0x1" />
         <value caption="PWM period match interrupt has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="PWML Interrupt Status bit" name="PWMCON9__PWMLIF">
         <value caption="PWM Timer equal to 0x4 interrupt has occurred" name="" value="0x1" />
         <value caption="PWM Interrupt has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Interrupt Status bit" name="PWMCON9__TRGIF">
         <value caption="Trigger interrupt is pending" name="" value="0x1" />
         <value caption="Trigger interrupt is not pending" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Status bit" name="PWMCON9__CLIF">
         <value caption="Current limit has occurred" name="" value="0x1" />
         <value caption="Current limit has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Interrupt Flag bit" name="PWMCON9__FLTIF">
         <value caption="Fault interrupt has occurred" name="" value="0x1" />
         <value caption="Fault interrupt has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Override Synchronization bit" name="IOCON1__OSYNC">
         <value caption="Output overrides through the OVRDAT bits are synchronized to the PWM time base" name="" value="0x1" />
         <value caption="Output overrides through the OVRDAT bits occur on next CPU clock boundary" name="" value="0x0" />
      </value-group>
      <value-group caption="SWAP PWMxH and PWMxL Pins bit" name="IOCON1__SWAP">
         <value caption="PWMxH output signal is connected to PWMxL pin; PWMxL output signal is connected to PWMxH pin" name="" value="0x1" />
         <value caption="PWMxH and PWMxL output signals pins are mapped to their respective pins" name="" value="0x0" />
      </value-group>
      <value-group caption="Override Enable for PWMxL Pin bit" name="IOCON1__OVRENL">
         <value caption="OVRDAT provides data for output on PWMxL pin" name="" value="0x1" />
         <value caption="PWM generator provides data for PWMxL pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Override Enable for PWMxH Pin bit" name="IOCON1__OVRENH">
         <value caption="OVRDAT provides data for output on PWMxH pin" name="" value="0x1" />
         <value caption="PWM generator provides data for PWMxH pin" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM x I/O Pin Mode bits" name="IOCON1__PMOD">
         <value caption="PWMxL output is held at logic 0 (adjusted by the POLL bit)" name="" value="0x3" />
         <value caption="PWM I/O pin pair is in Push-Pull Output mode" name="" value="0x2" />
         <value caption="PWM I/O pin pair is in Redundant Output mode" name="" value="0x1" />
         <value caption="PWM I/O pin pair is in Complementary Output mode" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Output Pin Polarity bit" name="IOCON1__POLL">
         <value caption="PWMxL pin is active-low" name="" value="0x1" />
         <value caption="PWMxL pin is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Output Pin Polarity bit" name="IOCON1__POLH">
         <value caption="PWMxH pin is active-low" name="" value="0x1" />
         <value caption="PWMxH pin is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Output Pin Ownership bit" name="IOCON1__PENL">
         <value caption="PWM module controls PWMxL pin" name="" value="0x1" />
         <value caption="GPIO module controls PWMxL pin" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Output Pin Ownership bit" name="IOCON1__PENH">
         <value caption="PWM module controls PWMxH pin" name="" value="0x1" />
         <value caption="GPIO module controls PWMxH pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Mode bits for PWM Generator x" name="IOCON1__FLTMOD">
         <value caption="Fault input is disabled" name="" value="0x3" />
         <value caption="Selected fault source forces PWMxH, PWMxL pins to FLTDAT values (cycle by cycle)" name="" value="0x1" />
         <value caption="Selected fault source forces PWMxH, PWMxL pins to FLTDAT values (Latched condition)" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Polarity bits for PWM Generator x" name="IOCON1__FLTPOL">
         <value caption="The selected fault source is active-low" name="" value="0x1" />
         <value caption="The selected fault source is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Control Signal Source Select bits for PWM Generator x" name="IOCON1__FLTSRC">
         <value caption="FLT15" name="" value="0xf" />
         <value caption="Comparator 5" name="" value="0xc" />
         <value caption="Comparator 4" name="" value="0xb" />
         <value caption="Comparator 3" name="" value="0xa" />
         <value caption="Comparator 2" name="" value="0x9" />
         <value caption="Comparator 1" name="" value="0x8" />
         <value caption="FLT8" name="" value="0x7" />
         <value caption="FLT7" name="" value="0x6" />
         <value caption="FLT6" name="" value="0x5" />
         <value caption="FLT5" name="" value="0x4" />
         <value caption="FLT4" name="" value="0x3" />
         <value caption="FLT3" name="" value="0x2" />
         <value caption="FLT2" name="" value="0x1" />
         <value caption="FLT1" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Mode Enable bit for PWM Generator x" name="IOCON1__CLMOD">
         <value caption="Current-limit function is enabled" name="" value="0x1" />
         <value caption="Current-limit function is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Polarity bits for PWM Generator x" name="IOCON1__CLPOL">
         <value caption="The selected current-limit source is active-low" name="" value="0x1" />
         <value caption="The selected current-limit source is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Control Signal Source select bit for PWM Generator x" name="IOCON1__CLSRC">
         <value caption="FLT15" name="" value="0xf" />
         <value caption="Comparator 5" name="" value="0xc" />
         <value caption="Comparator 4" name="" value="0xb" />
         <value caption="Comparator 3" name="" value="0xa" />
         <value caption="Comparator 2" name="" value="0x9" />
         <value caption="Comparator 1" name="" value="0x8" />
         <value caption="FLT8" name="" value="0x7" />
         <value caption="FLT7" name="" value="0x6" />
         <value caption="FLT6" name="" value="0x5" />
         <value caption="FLT5" name="" value="0x4" />
         <value caption="FLT4" name="" value="0x3" />
         <value caption="FLT3" name="" value="0x2" />
         <value caption="FLT2" name="" value="0x1" />
         <value caption="FLT1" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Override Synchronization bit" name="IOCON2__OSYNC">
         <value caption="Output overrides through the OVRDAT bits are synchronized to the PWM time base" name="" value="0x1" />
         <value caption="Output overrides through the OVRDAT bits occur on next CPU clock boundary" name="" value="0x0" />
      </value-group>
      <value-group caption="SWAP PWMxH and PWMxL Pins bit" name="IOCON2__SWAP">
         <value caption="PWMxH output signal is connected to PWMxL pin; PWMxL output signal is connected to PWMxH pin" name="" value="0x1" />
         <value caption="PWMxH and PWMxL output signals pins are mapped to their respective pins" name="" value="0x0" />
      </value-group>
      <value-group caption="Override Enable for PWMxL Pin bit" name="IOCON2__OVRENL">
         <value caption="OVRDAT provides data for output on PWMxL pin" name="" value="0x1" />
         <value caption="PWM generator provides data for PWMxL pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Override Enable for PWMxH Pin bit" name="IOCON2__OVRENH">
         <value caption="OVRDAT provides data for output on PWMxH pin" name="" value="0x1" />
         <value caption="PWM generator provides data for PWMxH pin" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM x I/O Pin Mode bits" name="IOCON2__PMOD">
         <value caption="PWMxL output is held at logic 0 (adjusted by the POLL bit)" name="" value="0x3" />
         <value caption="PWM I/O pin pair is in Push-Pull Output mode" name="" value="0x2" />
         <value caption="PWM I/O pin pair is in Redundant Output mode" name="" value="0x1" />
         <value caption="PWM I/O pin pair is in Complementary Output mode" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Output Pin Polarity bit" name="IOCON2__POLL">
         <value caption="PWMxL pin is active-low" name="" value="0x1" />
         <value caption="PWMxL pin is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Output Pin Polarity bit" name="IOCON2__POLH">
         <value caption="PWMxH pin is active-low" name="" value="0x1" />
         <value caption="PWMxH pin is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Output Pin Ownership bit" name="IOCON2__PENL">
         <value caption="PWM module controls PWMxL pin" name="" value="0x1" />
         <value caption="GPIO module controls PWMxL pin" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Output Pin Ownership bit" name="IOCON2__PENH">
         <value caption="PWM module controls PWMxH pin" name="" value="0x1" />
         <value caption="GPIO module controls PWMxH pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Mode bits for PWM Generator x" name="IOCON2__FLTMOD">
         <value caption="Fault input is disabled" name="" value="0x3" />
         <value caption="Selected fault source forces PWMxH, PWMxL pins to FLTDAT values (cycle by cycle)" name="" value="0x1" />
         <value caption="Selected fault source forces PWMxH, PWMxL pins to FLTDAT values (Latched condition)" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Polarity bits for PWM Generator x" name="IOCON2__FLTPOL">
         <value caption="The selected fault source is active-low" name="" value="0x1" />
         <value caption="The selected fault source is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Control Signal Source Select bits for PWM Generator x" name="IOCON2__FLTSRC">
         <value caption="FLT15" name="" value="0xf" />
         <value caption="Comparator 5" name="" value="0xc" />
         <value caption="Comparator 4" name="" value="0xb" />
         <value caption="Comparator 3" name="" value="0xa" />
         <value caption="Comparator 2" name="" value="0x9" />
         <value caption="Comparator 1" name="" value="0x8" />
         <value caption="FLT8" name="" value="0x7" />
         <value caption="FLT7" name="" value="0x6" />
         <value caption="FLT6" name="" value="0x5" />
         <value caption="FLT5" name="" value="0x4" />
         <value caption="FLT4" name="" value="0x3" />
         <value caption="FLT3" name="" value="0x2" />
         <value caption="FLT2" name="" value="0x1" />
         <value caption="FLT1" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Mode Enable bit for PWM Generator x" name="IOCON2__CLMOD">
         <value caption="Current-limit function is enabled" name="" value="0x1" />
         <value caption="Current-limit function is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Polarity bits for PWM Generator x" name="IOCON2__CLPOL">
         <value caption="The selected current-limit source is active-low" name="" value="0x1" />
         <value caption="The selected current-limit source is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Control Signal Source select bit for PWM Generator x" name="IOCON2__CLSRC">
         <value caption="FLT15" name="" value="0xf" />
         <value caption="Comparator 5" name="" value="0xc" />
         <value caption="Comparator 4" name="" value="0xb" />
         <value caption="Comparator 3" name="" value="0xa" />
         <value caption="Comparator 2" name="" value="0x9" />
         <value caption="Comparator 1" name="" value="0x8" />
         <value caption="FLT8" name="" value="0x7" />
         <value caption="FLT7" name="" value="0x6" />
         <value caption="FLT6" name="" value="0x5" />
         <value caption="FLT5" name="" value="0x4" />
         <value caption="FLT4" name="" value="0x3" />
         <value caption="FLT3" name="" value="0x2" />
         <value caption="FLT2" name="" value="0x1" />
         <value caption="FLT1" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Override Synchronization bit" name="IOCON3__OSYNC">
         <value caption="Output overrides through the OVRDAT bits are synchronized to the PWM time base" name="" value="0x1" />
         <value caption="Output overrides through the OVRDAT bits occur on next CPU clock boundary" name="" value="0x0" />
      </value-group>
      <value-group caption="SWAP PWMxH and PWMxL Pins bit" name="IOCON3__SWAP">
         <value caption="PWMxH output signal is connected to PWMxL pin; PWMxL output signal is connected to PWMxH pin" name="" value="0x1" />
         <value caption="PWMxH and PWMxL output signals pins are mapped to their respective pins" name="" value="0x0" />
      </value-group>
      <value-group caption="Override Enable for PWMxL Pin bit" name="IOCON3__OVRENL">
         <value caption="OVRDAT provides data for output on PWMxL pin" name="" value="0x1" />
         <value caption="PWM generator provides data for PWMxL pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Override Enable for PWMxH Pin bit" name="IOCON3__OVRENH">
         <value caption="OVRDAT provides data for output on PWMxH pin" name="" value="0x1" />
         <value caption="PWM generator provides data for PWMxH pin" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM x I/O Pin Mode bits" name="IOCON3__PMOD">
         <value caption="PWMxL output is held at logic 0 (adjusted by the POLL bit)" name="" value="0x3" />
         <value caption="PWM I/O pin pair is in Push-Pull Output mode" name="" value="0x2" />
         <value caption="PWM I/O pin pair is in Redundant Output mode" name="" value="0x1" />
         <value caption="PWM I/O pin pair is in Complementary Output mode" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Output Pin Polarity bit" name="IOCON3__POLL">
         <value caption="PWMxL pin is active-low" name="" value="0x1" />
         <value caption="PWMxL pin is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Output Pin Polarity bit" name="IOCON3__POLH">
         <value caption="PWMxH pin is active-low" name="" value="0x1" />
         <value caption="PWMxH pin is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Output Pin Ownership bit" name="IOCON3__PENL">
         <value caption="PWM module controls PWMxL pin" name="" value="0x1" />
         <value caption="GPIO module controls PWMxL pin" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Output Pin Ownership bit" name="IOCON3__PENH">
         <value caption="PWM module controls PWMxH pin" name="" value="0x1" />
         <value caption="GPIO module controls PWMxH pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Mode bits for PWM Generator x" name="IOCON3__FLTMOD">
         <value caption="Fault input is disabled" name="" value="0x3" />
         <value caption="Selected fault source forces PWMxH, PWMxL pins to FLTDAT values (cycle by cycle)" name="" value="0x1" />
         <value caption="Selected fault source forces PWMxH, PWMxL pins to FLTDAT values (Latched condition)" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Polarity bits for PWM Generator x" name="IOCON3__FLTPOL">
         <value caption="The selected fault source is active-low" name="" value="0x1" />
         <value caption="The selected fault source is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Control Signal Source Select bits for PWM Generator x" name="IOCON3__FLTSRC">
         <value caption="FLT15" name="" value="0xf" />
         <value caption="Comparator 5" name="" value="0xc" />
         <value caption="Comparator 4" name="" value="0xb" />
         <value caption="Comparator 3" name="" value="0xa" />
         <value caption="Comparator 2" name="" value="0x9" />
         <value caption="Comparator 1" name="" value="0x8" />
         <value caption="FLT8" name="" value="0x7" />
         <value caption="FLT7" name="" value="0x6" />
         <value caption="FLT6" name="" value="0x5" />
         <value caption="FLT5" name="" value="0x4" />
         <value caption="FLT4" name="" value="0x3" />
         <value caption="FLT3" name="" value="0x2" />
         <value caption="FLT2" name="" value="0x1" />
         <value caption="FLT1" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Mode Enable bit for PWM Generator x" name="IOCON3__CLMOD">
         <value caption="Current-limit function is enabled" name="" value="0x1" />
         <value caption="Current-limit function is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Polarity bits for PWM Generator x" name="IOCON3__CLPOL">
         <value caption="The selected current-limit source is active-low" name="" value="0x1" />
         <value caption="The selected current-limit source is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Control Signal Source select bit for PWM Generator x" name="IOCON3__CLSRC">
         <value caption="FLT15" name="" value="0xf" />
         <value caption="Comparator 5" name="" value="0xc" />
         <value caption="Comparator 4" name="" value="0xb" />
         <value caption="Comparator 3" name="" value="0xa" />
         <value caption="Comparator 2" name="" value="0x9" />
         <value caption="Comparator 1" name="" value="0x8" />
         <value caption="FLT8" name="" value="0x7" />
         <value caption="FLT7" name="" value="0x6" />
         <value caption="FLT6" name="" value="0x5" />
         <value caption="FLT5" name="" value="0x4" />
         <value caption="FLT4" name="" value="0x3" />
         <value caption="FLT3" name="" value="0x2" />
         <value caption="FLT2" name="" value="0x1" />
         <value caption="FLT1" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Override Synchronization bit" name="IOCON4__OSYNC">
         <value caption="Output overrides through the OVRDAT bits are synchronized to the PWM time base" name="" value="0x1" />
         <value caption="Output overrides through the OVRDAT bits occur on next CPU clock boundary" name="" value="0x0" />
      </value-group>
      <value-group caption="SWAP PWMxH and PWMxL Pins bit" name="IOCON4__SWAP">
         <value caption="PWMxH output signal is connected to PWMxL pin; PWMxL output signal is connected to PWMxH pin" name="" value="0x1" />
         <value caption="PWMxH and PWMxL output signals pins are mapped to their respective pins" name="" value="0x0" />
      </value-group>
      <value-group caption="Override Enable for PWMxL Pin bit" name="IOCON4__OVRENL">
         <value caption="OVRDAT provides data for output on PWMxL pin" name="" value="0x1" />
         <value caption="PWM generator provides data for PWMxL pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Override Enable for PWMxH Pin bit" name="IOCON4__OVRENH">
         <value caption="OVRDAT provides data for output on PWMxH pin" name="" value="0x1" />
         <value caption="PWM generator provides data for PWMxH pin" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM x I/O Pin Mode bits" name="IOCON4__PMOD">
         <value caption="PWMxL output is held at logic 0 (adjusted by the POLL bit)" name="" value="0x3" />
         <value caption="PWM I/O pin pair is in Push-Pull Output mode" name="" value="0x2" />
         <value caption="PWM I/O pin pair is in Redundant Output mode" name="" value="0x1" />
         <value caption="PWM I/O pin pair is in Complementary Output mode" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Output Pin Polarity bit" name="IOCON4__POLL">
         <value caption="PWMxL pin is active-low" name="" value="0x1" />
         <value caption="PWMxL pin is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Output Pin Polarity bit" name="IOCON4__POLH">
         <value caption="PWMxH pin is active-low" name="" value="0x1" />
         <value caption="PWMxH pin is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Output Pin Ownership bit" name="IOCON4__PENL">
         <value caption="PWM module controls PWMxL pin" name="" value="0x1" />
         <value caption="GPIO module controls PWMxL pin" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Output Pin Ownership bit" name="IOCON4__PENH">
         <value caption="PWM module controls PWMxH pin" name="" value="0x1" />
         <value caption="GPIO module controls PWMxH pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Mode bits for PWM Generator x" name="IOCON4__FLTMOD">
         <value caption="Fault input is disabled" name="" value="0x3" />
         <value caption="Selected fault source forces PWMxH, PWMxL pins to FLTDAT values (cycle by cycle)" name="" value="0x1" />
         <value caption="Selected fault source forces PWMxH, PWMxL pins to FLTDAT values (Latched condition)" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Polarity bits for PWM Generator x" name="IOCON4__FLTPOL">
         <value caption="The selected fault source is active-low" name="" value="0x1" />
         <value caption="The selected fault source is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Control Signal Source Select bits for PWM Generator x" name="IOCON4__FLTSRC">
         <value caption="FLT15" name="" value="0xf" />
         <value caption="Comparator 5" name="" value="0xc" />
         <value caption="Comparator 4" name="" value="0xb" />
         <value caption="Comparator 3" name="" value="0xa" />
         <value caption="Comparator 2" name="" value="0x9" />
         <value caption="Comparator 1" name="" value="0x8" />
         <value caption="FLT8" name="" value="0x7" />
         <value caption="FLT7" name="" value="0x6" />
         <value caption="FLT6" name="" value="0x5" />
         <value caption="FLT5" name="" value="0x4" />
         <value caption="FLT4" name="" value="0x3" />
         <value caption="FLT3" name="" value="0x2" />
         <value caption="FLT2" name="" value="0x1" />
         <value caption="FLT1" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Mode Enable bit for PWM Generator x" name="IOCON4__CLMOD">
         <value caption="Current-limit function is enabled" name="" value="0x1" />
         <value caption="Current-limit function is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Polarity bits for PWM Generator x" name="IOCON4__CLPOL">
         <value caption="The selected current-limit source is active-low" name="" value="0x1" />
         <value caption="The selected current-limit source is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Control Signal Source select bit for PWM Generator x" name="IOCON4__CLSRC">
         <value caption="FLT15" name="" value="0xf" />
         <value caption="Comparator 5" name="" value="0xc" />
         <value caption="Comparator 4" name="" value="0xb" />
         <value caption="Comparator 3" name="" value="0xa" />
         <value caption="Comparator 2" name="" value="0x9" />
         <value caption="Comparator 1" name="" value="0x8" />
         <value caption="FLT8" name="" value="0x7" />
         <value caption="FLT7" name="" value="0x6" />
         <value caption="FLT6" name="" value="0x5" />
         <value caption="FLT5" name="" value="0x4" />
         <value caption="FLT4" name="" value="0x3" />
         <value caption="FLT3" name="" value="0x2" />
         <value caption="FLT2" name="" value="0x1" />
         <value caption="FLT1" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Override Synchronization bit" name="IOCON5__OSYNC">
         <value caption="Output overrides through the OVRDAT bits are synchronized to the PWM time base" name="" value="0x1" />
         <value caption="Output overrides through the OVRDAT bits occur on next CPU clock boundary" name="" value="0x0" />
      </value-group>
      <value-group caption="SWAP PWMxH and PWMxL Pins bit" name="IOCON5__SWAP">
         <value caption="PWMxH output signal is connected to PWMxL pin; PWMxL output signal is connected to PWMxH pin" name="" value="0x1" />
         <value caption="PWMxH and PWMxL output signals pins are mapped to their respective pins" name="" value="0x0" />
      </value-group>
      <value-group caption="Override Enable for PWMxL Pin bit" name="IOCON5__OVRENL">
         <value caption="OVRDAT provides data for output on PWMxL pin" name="" value="0x1" />
         <value caption="PWM generator provides data for PWMxL pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Override Enable for PWMxH Pin bit" name="IOCON5__OVRENH">
         <value caption="OVRDAT provides data for output on PWMxH pin" name="" value="0x1" />
         <value caption="PWM generator provides data for PWMxH pin" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM x I/O Pin Mode bits" name="IOCON5__PMOD">
         <value caption="PWMxL output is held at logic 0 (adjusted by the POLL bit)" name="" value="0x3" />
         <value caption="PWM I/O pin pair is in Push-Pull Output mode" name="" value="0x2" />
         <value caption="PWM I/O pin pair is in Redundant Output mode" name="" value="0x1" />
         <value caption="PWM I/O pin pair is in Complementary Output mode" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Output Pin Polarity bit" name="IOCON5__POLL">
         <value caption="PWMxL pin is active-low" name="" value="0x1" />
         <value caption="PWMxL pin is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Output Pin Polarity bit" name="IOCON5__POLH">
         <value caption="PWMxH pin is active-low" name="" value="0x1" />
         <value caption="PWMxH pin is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Output Pin Ownership bit" name="IOCON5__PENL">
         <value caption="PWM module controls PWMxL pin" name="" value="0x1" />
         <value caption="GPIO module controls PWMxL pin" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Output Pin Ownership bit" name="IOCON5__PENH">
         <value caption="PWM module controls PWMxH pin" name="" value="0x1" />
         <value caption="GPIO module controls PWMxH pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Mode bits for PWM Generator x" name="IOCON5__FLTMOD">
         <value caption="Fault input is disabled" name="" value="0x3" />
         <value caption="Selected fault source forces PWMxH, PWMxL pins to FLTDAT values (cycle by cycle)" name="" value="0x1" />
         <value caption="Selected fault source forces PWMxH, PWMxL pins to FLTDAT values (Latched condition)" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Polarity bits for PWM Generator x" name="IOCON5__FLTPOL">
         <value caption="The selected fault source is active-low" name="" value="0x1" />
         <value caption="The selected fault source is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Control Signal Source Select bits for PWM Generator x" name="IOCON5__FLTSRC">
         <value caption="FLT15" name="" value="0xf" />
         <value caption="Comparator 5" name="" value="0xc" />
         <value caption="Comparator 4" name="" value="0xb" />
         <value caption="Comparator 3" name="" value="0xa" />
         <value caption="Comparator 2" name="" value="0x9" />
         <value caption="Comparator 1" name="" value="0x8" />
         <value caption="FLT8" name="" value="0x7" />
         <value caption="FLT7" name="" value="0x6" />
         <value caption="FLT6" name="" value="0x5" />
         <value caption="FLT5" name="" value="0x4" />
         <value caption="FLT4" name="" value="0x3" />
         <value caption="FLT3" name="" value="0x2" />
         <value caption="FLT2" name="" value="0x1" />
         <value caption="FLT1" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Mode Enable bit for PWM Generator x" name="IOCON5__CLMOD">
         <value caption="Current-limit function is enabled" name="" value="0x1" />
         <value caption="Current-limit function is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Polarity bits for PWM Generator x" name="IOCON5__CLPOL">
         <value caption="The selected current-limit source is active-low" name="" value="0x1" />
         <value caption="The selected current-limit source is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Control Signal Source select bit for PWM Generator x" name="IOCON5__CLSRC">
         <value caption="FLT15" name="" value="0xf" />
         <value caption="Comparator 5" name="" value="0xc" />
         <value caption="Comparator 4" name="" value="0xb" />
         <value caption="Comparator 3" name="" value="0xa" />
         <value caption="Comparator 2" name="" value="0x9" />
         <value caption="Comparator 1" name="" value="0x8" />
         <value caption="FLT8" name="" value="0x7" />
         <value caption="FLT7" name="" value="0x6" />
         <value caption="FLT6" name="" value="0x5" />
         <value caption="FLT5" name="" value="0x4" />
         <value caption="FLT4" name="" value="0x3" />
         <value caption="FLT3" name="" value="0x2" />
         <value caption="FLT2" name="" value="0x1" />
         <value caption="FLT1" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Override Synchronization bit" name="IOCON6__OSYNC">
         <value caption="Output overrides through the OVRDAT bits are synchronized to the PWM time base" name="" value="0x1" />
         <value caption="Output overrides through the OVRDAT bits occur on next CPU clock boundary" name="" value="0x0" />
      </value-group>
      <value-group caption="SWAP PWMxH and PWMxL Pins bit" name="IOCON6__SWAP">
         <value caption="PWMxH output signal is connected to PWMxL pin; PWMxL output signal is connected to PWMxH pin" name="" value="0x1" />
         <value caption="PWMxH and PWMxL output signals pins are mapped to their respective pins" name="" value="0x0" />
      </value-group>
      <value-group caption="Override Enable for PWMxL Pin bit" name="IOCON6__OVRENL">
         <value caption="OVRDAT provides data for output on PWMxL pin" name="" value="0x1" />
         <value caption="PWM generator provides data for PWMxL pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Override Enable for PWMxH Pin bit" name="IOCON6__OVRENH">
         <value caption="OVRDAT provides data for output on PWMxH pin" name="" value="0x1" />
         <value caption="PWM generator provides data for PWMxH pin" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM x I/O Pin Mode bits" name="IOCON6__PMOD">
         <value caption="PWMxL output is held at logic 0 (adjusted by the POLL bit)" name="" value="0x3" />
         <value caption="PWM I/O pin pair is in Push-Pull Output mode" name="" value="0x2" />
         <value caption="PWM I/O pin pair is in Redundant Output mode" name="" value="0x1" />
         <value caption="PWM I/O pin pair is in Complementary Output mode" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Output Pin Polarity bit" name="IOCON6__POLL">
         <value caption="PWMxL pin is active-low" name="" value="0x1" />
         <value caption="PWMxL pin is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Output Pin Polarity bit" name="IOCON6__POLH">
         <value caption="PWMxH pin is active-low" name="" value="0x1" />
         <value caption="PWMxH pin is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Output Pin Ownership bit" name="IOCON6__PENL">
         <value caption="PWM module controls PWMxL pin" name="" value="0x1" />
         <value caption="GPIO module controls PWMxL pin" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Output Pin Ownership bit" name="IOCON6__PENH">
         <value caption="PWM module controls PWMxH pin" name="" value="0x1" />
         <value caption="GPIO module controls PWMxH pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Mode bits for PWM Generator x" name="IOCON6__FLTMOD">
         <value caption="Fault input is disabled" name="" value="0x3" />
         <value caption="Selected fault source forces PWMxH, PWMxL pins to FLTDAT values (cycle by cycle)" name="" value="0x1" />
         <value caption="Selected fault source forces PWMxH, PWMxL pins to FLTDAT values (Latched condition)" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Polarity bits for PWM Generator x" name="IOCON6__FLTPOL">
         <value caption="The selected fault source is active-low" name="" value="0x1" />
         <value caption="The selected fault source is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Control Signal Source Select bits for PWM Generator x" name="IOCON6__FLTSRC">
         <value caption="FLT15" name="" value="0xf" />
         <value caption="Comparator 5" name="" value="0xc" />
         <value caption="Comparator 4" name="" value="0xb" />
         <value caption="Comparator 3" name="" value="0xa" />
         <value caption="Comparator 2" name="" value="0x9" />
         <value caption="Comparator 1" name="" value="0x8" />
         <value caption="FLT8" name="" value="0x7" />
         <value caption="FLT7" name="" value="0x6" />
         <value caption="FLT6" name="" value="0x5" />
         <value caption="FLT5" name="" value="0x4" />
         <value caption="FLT4" name="" value="0x3" />
         <value caption="FLT3" name="" value="0x2" />
         <value caption="FLT2" name="" value="0x1" />
         <value caption="FLT1" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Mode Enable bit for PWM Generator x" name="IOCON6__CLMOD">
         <value caption="Current-limit function is enabled" name="" value="0x1" />
         <value caption="Current-limit function is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Polarity bits for PWM Generator x" name="IOCON6__CLPOL">
         <value caption="The selected current-limit source is active-low" name="" value="0x1" />
         <value caption="The selected current-limit source is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Control Signal Source select bit for PWM Generator x" name="IOCON6__CLSRC">
         <value caption="FLT15" name="" value="0xf" />
         <value caption="Comparator 5" name="" value="0xc" />
         <value caption="Comparator 4" name="" value="0xb" />
         <value caption="Comparator 3" name="" value="0xa" />
         <value caption="Comparator 2" name="" value="0x9" />
         <value caption="Comparator 1" name="" value="0x8" />
         <value caption="FLT8" name="" value="0x7" />
         <value caption="FLT7" name="" value="0x6" />
         <value caption="FLT6" name="" value="0x5" />
         <value caption="FLT5" name="" value="0x4" />
         <value caption="FLT4" name="" value="0x3" />
         <value caption="FLT3" name="" value="0x2" />
         <value caption="FLT2" name="" value="0x1" />
         <value caption="FLT1" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Override Synchronization bit" name="IOCON7__OSYNC">
         <value caption="Output overrides through the OVRDAT bits are synchronized to the PWM time base" name="" value="0x1" />
         <value caption="Output overrides through the OVRDAT bits occur on next CPU clock boundary" name="" value="0x0" />
      </value-group>
      <value-group caption="SWAP PWMxH and PWMxL Pins bit" name="IOCON7__SWAP">
         <value caption="PWMxH output signal is connected to PWMxL pin; PWMxL output signal is connected to PWMxH pin" name="" value="0x1" />
         <value caption="PWMxH and PWMxL output signals pins are mapped to their respective pins" name="" value="0x0" />
      </value-group>
      <value-group caption="Override Enable for PWMxL Pin bit" name="IOCON7__OVRENL">
         <value caption="OVRDAT provides data for output on PWMxL pin" name="" value="0x1" />
         <value caption="PWM generator provides data for PWMxL pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Override Enable for PWMxH Pin bit" name="IOCON7__OVRENH">
         <value caption="OVRDAT provides data for output on PWMxH pin" name="" value="0x1" />
         <value caption="PWM generator provides data for PWMxH pin" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM x I/O Pin Mode bits" name="IOCON7__PMOD">
         <value caption="PWMxL output is held at logic 0 (adjusted by the POLL bit)" name="" value="0x3" />
         <value caption="PWM I/O pin pair is in Push-Pull Output mode" name="" value="0x2" />
         <value caption="PWM I/O pin pair is in Redundant Output mode" name="" value="0x1" />
         <value caption="PWM I/O pin pair is in Complementary Output mode" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Output Pin Polarity bit" name="IOCON7__POLL">
         <value caption="PWMxL pin is active-low" name="" value="0x1" />
         <value caption="PWMxL pin is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Output Pin Polarity bit" name="IOCON7__POLH">
         <value caption="PWMxH pin is active-low" name="" value="0x1" />
         <value caption="PWMxH pin is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Output Pin Ownership bit" name="IOCON7__PENL">
         <value caption="PWM module controls PWMxL pin" name="" value="0x1" />
         <value caption="GPIO module controls PWMxL pin" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Output Pin Ownership bit" name="IOCON7__PENH">
         <value caption="PWM module controls PWMxH pin" name="" value="0x1" />
         <value caption="GPIO module controls PWMxH pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Mode bits for PWM Generator x" name="IOCON7__FLTMOD">
         <value caption="Fault input is disabled" name="" value="0x3" />
         <value caption="Selected fault source forces PWMxH, PWMxL pins to FLTDAT values (cycle by cycle)" name="" value="0x1" />
         <value caption="Selected fault source forces PWMxH, PWMxL pins to FLTDAT values (Latched condition)" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Polarity bits for PWM Generator x" name="IOCON7__FLTPOL">
         <value caption="The selected fault source is active-low" name="" value="0x1" />
         <value caption="The selected fault source is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Control Signal Source Select bits for PWM Generator x" name="IOCON7__FLTSRC">
         <value caption="FLT15" name="" value="0xf" />
         <value caption="Comparator 5" name="" value="0xc" />
         <value caption="Comparator 4" name="" value="0xb" />
         <value caption="Comparator 3" name="" value="0xa" />
         <value caption="Comparator 2" name="" value="0x9" />
         <value caption="Comparator 1" name="" value="0x8" />
         <value caption="FLT8" name="" value="0x7" />
         <value caption="FLT7" name="" value="0x6" />
         <value caption="FLT6" name="" value="0x5" />
         <value caption="FLT5" name="" value="0x4" />
         <value caption="FLT4" name="" value="0x3" />
         <value caption="FLT3" name="" value="0x2" />
         <value caption="FLT2" name="" value="0x1" />
         <value caption="FLT1" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Mode Enable bit for PWM Generator x" name="IOCON7__CLMOD">
         <value caption="Current-limit function is enabled" name="" value="0x1" />
         <value caption="Current-limit function is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Polarity bits for PWM Generator x" name="IOCON7__CLPOL">
         <value caption="The selected current-limit source is active-low" name="" value="0x1" />
         <value caption="The selected current-limit source is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Control Signal Source select bit for PWM Generator x" name="IOCON7__CLSRC">
         <value caption="FLT15" name="" value="0xf" />
         <value caption="Comparator 5" name="" value="0xc" />
         <value caption="Comparator 4" name="" value="0xb" />
         <value caption="Comparator 3" name="" value="0xa" />
         <value caption="Comparator 2" name="" value="0x9" />
         <value caption="Comparator 1" name="" value="0x8" />
         <value caption="FLT8" name="" value="0x7" />
         <value caption="FLT7" name="" value="0x6" />
         <value caption="FLT6" name="" value="0x5" />
         <value caption="FLT5" name="" value="0x4" />
         <value caption="FLT4" name="" value="0x3" />
         <value caption="FLT3" name="" value="0x2" />
         <value caption="FLT2" name="" value="0x1" />
         <value caption="FLT1" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Override Synchronization bit" name="IOCON8__OSYNC">
         <value caption="Output overrides through the OVRDAT bits are synchronized to the PWM time base" name="" value="0x1" />
         <value caption="Output overrides through the OVRDAT bits occur on next CPU clock boundary" name="" value="0x0" />
      </value-group>
      <value-group caption="SWAP PWMxH and PWMxL Pins bit" name="IOCON8__SWAP">
         <value caption="PWMxH output signal is connected to PWMxL pin; PWMxL output signal is connected to PWMxH pin" name="" value="0x1" />
         <value caption="PWMxH and PWMxL output signals pins are mapped to their respective pins" name="" value="0x0" />
      </value-group>
      <value-group caption="Override Enable for PWMxL Pin bit" name="IOCON8__OVRENL">
         <value caption="OVRDAT provides data for output on PWMxL pin" name="" value="0x1" />
         <value caption="PWM generator provides data for PWMxL pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Override Enable for PWMxH Pin bit" name="IOCON8__OVRENH">
         <value caption="OVRDAT provides data for output on PWMxH pin" name="" value="0x1" />
         <value caption="PWM generator provides data for PWMxH pin" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM x I/O Pin Mode bits" name="IOCON8__PMOD">
         <value caption="PWMxL output is held at logic 0 (adjusted by the POLL bit)" name="" value="0x3" />
         <value caption="PWM I/O pin pair is in Push-Pull Output mode" name="" value="0x2" />
         <value caption="PWM I/O pin pair is in Redundant Output mode" name="" value="0x1" />
         <value caption="PWM I/O pin pair is in Complementary Output mode" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Output Pin Polarity bit" name="IOCON8__POLL">
         <value caption="PWMxL pin is active-low" name="" value="0x1" />
         <value caption="PWMxL pin is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Output Pin Polarity bit" name="IOCON8__POLH">
         <value caption="PWMxH pin is active-low" name="" value="0x1" />
         <value caption="PWMxH pin is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Output Pin Ownership bit" name="IOCON8__PENL">
         <value caption="PWM module controls PWMxL pin" name="" value="0x1" />
         <value caption="GPIO module controls PWMxL pin" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Output Pin Ownership bit" name="IOCON8__PENH">
         <value caption="PWM module controls PWMxH pin" name="" value="0x1" />
         <value caption="GPIO module controls PWMxH pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Mode bits for PWM Generator x" name="IOCON8__FLTMOD">
         <value caption="Fault input is disabled" name="" value="0x3" />
         <value caption="Selected fault source forces PWMxH, PWMxL pins to FLTDAT values (cycle by cycle)" name="" value="0x1" />
         <value caption="Selected fault source forces PWMxH, PWMxL pins to FLTDAT values (Latched condition)" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Polarity bits for PWM Generator x" name="IOCON8__FLTPOL">
         <value caption="The selected fault source is active-low" name="" value="0x1" />
         <value caption="The selected fault source is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Control Signal Source Select bits for PWM Generator x" name="IOCON8__FLTSRC">
         <value caption="FLT15" name="" value="0xf" />
         <value caption="Comparator 5" name="" value="0xc" />
         <value caption="Comparator 4" name="" value="0xb" />
         <value caption="Comparator 3" name="" value="0xa" />
         <value caption="Comparator 2" name="" value="0x9" />
         <value caption="Comparator 1" name="" value="0x8" />
         <value caption="FLT8" name="" value="0x7" />
         <value caption="FLT7" name="" value="0x6" />
         <value caption="FLT6" name="" value="0x5" />
         <value caption="FLT5" name="" value="0x4" />
         <value caption="FLT4" name="" value="0x3" />
         <value caption="FLT3" name="" value="0x2" />
         <value caption="FLT2" name="" value="0x1" />
         <value caption="FLT1" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Mode Enable bit for PWM Generator x" name="IOCON8__CLMOD">
         <value caption="Current-limit function is enabled" name="" value="0x1" />
         <value caption="Current-limit function is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Polarity bits for PWM Generator x" name="IOCON8__CLPOL">
         <value caption="The selected current-limit source is active-low" name="" value="0x1" />
         <value caption="The selected current-limit source is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Control Signal Source select bit for PWM Generator x" name="IOCON8__CLSRC">
         <value caption="FLT15" name="" value="0xf" />
         <value caption="Comparator 5" name="" value="0xc" />
         <value caption="Comparator 4" name="" value="0xb" />
         <value caption="Comparator 3" name="" value="0xa" />
         <value caption="Comparator 2" name="" value="0x9" />
         <value caption="Comparator 1" name="" value="0x8" />
         <value caption="FLT8" name="" value="0x7" />
         <value caption="FLT7" name="" value="0x6" />
         <value caption="FLT6" name="" value="0x5" />
         <value caption="FLT5" name="" value="0x4" />
         <value caption="FLT4" name="" value="0x3" />
         <value caption="FLT3" name="" value="0x2" />
         <value caption="FLT2" name="" value="0x1" />
         <value caption="FLT1" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Override Synchronization bit" name="IOCON9__OSYNC">
         <value caption="Output overrides through the OVRDAT bits are synchronized to the PWM time base" name="" value="0x1" />
         <value caption="Output overrides through the OVRDAT bits occur on next CPU clock boundary" name="" value="0x0" />
      </value-group>
      <value-group caption="SWAP PWMxH and PWMxL Pins bit" name="IOCON9__SWAP">
         <value caption="PWMxH output signal is connected to PWMxL pin; PWMxL output signal is connected to PWMxH pin" name="" value="0x1" />
         <value caption="PWMxH and PWMxL output signals pins are mapped to their respective pins" name="" value="0x0" />
      </value-group>
      <value-group caption="Override Enable for PWMxL Pin bit" name="IOCON9__OVRENL">
         <value caption="OVRDAT provides data for output on PWMxL pin" name="" value="0x1" />
         <value caption="PWM generator provides data for PWMxL pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Override Enable for PWMxH Pin bit" name="IOCON9__OVRENH">
         <value caption="OVRDAT provides data for output on PWMxH pin" name="" value="0x1" />
         <value caption="PWM generator provides data for PWMxH pin" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM x I/O Pin Mode bits" name="IOCON9__PMOD">
         <value caption="PWMxL output is held at logic 0 (adjusted by the POLL bit)" name="" value="0x3" />
         <value caption="PWM I/O pin pair is in Push-Pull Output mode" name="" value="0x2" />
         <value caption="PWM I/O pin pair is in Redundant Output mode" name="" value="0x1" />
         <value caption="PWM I/O pin pair is in Complementary Output mode" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Output Pin Polarity bit" name="IOCON9__POLL">
         <value caption="PWMxL pin is active-low" name="" value="0x1" />
         <value caption="PWMxL pin is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Output Pin Polarity bit" name="IOCON9__POLH">
         <value caption="PWMxH pin is active-low" name="" value="0x1" />
         <value caption="PWMxH pin is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Output Pin Ownership bit" name="IOCON9__PENL">
         <value caption="PWM module controls PWMxL pin" name="" value="0x1" />
         <value caption="GPIO module controls PWMxL pin" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Output Pin Ownership bit" name="IOCON9__PENH">
         <value caption="PWM module controls PWMxH pin" name="" value="0x1" />
         <value caption="GPIO module controls PWMxH pin" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Mode bits for PWM Generator x" name="IOCON9__FLTMOD">
         <value caption="Fault input is disabled" name="" value="0x3" />
         <value caption="Selected fault source forces PWMxH, PWMxL pins to FLTDAT values (cycle by cycle)" name="" value="0x1" />
         <value caption="Selected fault source forces PWMxH, PWMxL pins to FLTDAT values (Latched condition)" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Polarity bits for PWM Generator x" name="IOCON9__FLTPOL">
         <value caption="The selected fault source is active-low" name="" value="0x1" />
         <value caption="The selected fault source is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Control Signal Source Select bits for PWM Generator x" name="IOCON9__FLTSRC">
         <value caption="FLT15" name="" value="0xf" />
         <value caption="Comparator 5" name="" value="0xc" />
         <value caption="Comparator 4" name="" value="0xb" />
         <value caption="Comparator 3" name="" value="0xa" />
         <value caption="Comparator 2" name="" value="0x9" />
         <value caption="Comparator 1" name="" value="0x8" />
         <value caption="FLT8" name="" value="0x7" />
         <value caption="FLT7" name="" value="0x6" />
         <value caption="FLT6" name="" value="0x5" />
         <value caption="FLT5" name="" value="0x4" />
         <value caption="FLT4" name="" value="0x3" />
         <value caption="FLT3" name="" value="0x2" />
         <value caption="FLT2" name="" value="0x1" />
         <value caption="FLT1" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Mode Enable bit for PWM Generator x" name="IOCON9__CLMOD">
         <value caption="Current-limit function is enabled" name="" value="0x1" />
         <value caption="Current-limit function is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Polarity bits for PWM Generator x" name="IOCON9__CLPOL">
         <value caption="The selected current-limit source is active-low" name="" value="0x1" />
         <value caption="The selected current-limit source is active-high" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Control Signal Source select bit for PWM Generator x" name="IOCON9__CLSRC">
         <value caption="FLT15" name="" value="0xf" />
         <value caption="Comparator 5" name="" value="0xc" />
         <value caption="Comparator 4" name="" value="0xb" />
         <value caption="Comparator 3" name="" value="0xa" />
         <value caption="Comparator 2" name="" value="0x9" />
         <value caption="Comparator 1" name="" value="0x8" />
         <value caption="FLT8" name="" value="0x7" />
         <value caption="FLT7" name="" value="0x6" />
         <value caption="FLT6" name="" value="0x5" />
         <value caption="FLT5" name="" value="0x4" />
         <value caption="FLT4" name="" value="0x3" />
         <value caption="FLT3" name="" value="0x2" />
         <value caption="FLT2" name="" value="0x1" />
         <value caption="FLT1" name="" value="0x0" />
      </value-group>
      <value-group caption="Secondary Trigger Interrupt Select" name="TRGCON1__STRGIS">
         <value caption="Selects the Secondary Trigger Register (STRIGx) based events for interrupts" name="" value="0x1" />
         <value caption="(When the DTM bit (TRGCONx) is clear (is 0)) TRIGx-based events for interrupts are selected / (When the DTM bit is set (is 1))the logical OR of both STRIGx and TRIGx based triggers for interrupts are selected." name="" value="0x0" />
      </value-group>
      <value-group caption="Dual ADC Trigger Mode" name="TRGCON1__DTM">
         <value caption="Secondary trigger event is combined with the primary trigger event for purposes of creating a combined ADC trigger" name="" value="0x1" />
         <value caption="Secondary trigger event is not combined with the primary trigger event for purposes of creating a combined ADC trigger" name="" value="0x0" />
      </value-group>
      <value-group caption="Secondary Trigger Cycle Selection bits for Dual Cycle PWM Cycles" name="TRGCON1__STRGSEL">
         <value caption="When a secondary PWM trigger comparison match event occurs in the second half of a dual cycle PWM mode (PTDIR is 0)" name="" value="0x2" />
         <value caption="When a secondary PWM trigger comparison match event occurs in the first half of a dual cycle PWM mode (PTDIR is 1)" name="" value="0x1" />
         <value caption="When a secondary PWM trigger comparison match event occurs, generate a secondary PWM trigger event output if the trigger divider has counted the appropriate number of raw secondary PWM trigger events." name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Cycle Selection for Dual Cycle PWM Cycles" name="TRGCON1__TRGSEL">
         <value caption="When a trigger comparison match event occurs in the incrementing phase in the dual cycle PWM mode (PTDIR is 0)" name="" value="0x2" />
         <value caption="When a trigger comparison match event occurs in the decrementing phase in the dual cycle PWM mode (PTDIR is 1)" name="" value="0x1" />
         <value caption="When a trigger comparison match event occurs, generate a trigger event output if the trigger divider has counted the appropriate number of raw trigger events." name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger x Output Divider bits" name="TRGCON1__TRGDIV">
         <value caption="Trigger output for every sixteenth trigger event" name="" value="0xf" />
         <value caption="Trigger output for every 15th trigger event" name="" value="0xe" />
         <value caption="Trigger output for every 14th trigger event" name="" value="0xd" />
         <value caption="Trigger output for every 13th trigger event" name="" value="0xc" />
         <value caption="Trigger output for every 12th trigger event" name="" value="0xb" />
         <value caption="Trigger output for every 11th trigger event" name="" value="0xa" />
         <value caption="Trigger output for every 10th trigger event" name="" value="0x9" />
         <value caption="Trigger output for every 9th trigger event" name="" value="0x8" />
         <value caption="Trigger output for every 8th trigger event" name="" value="0x7" />
         <value caption="Trigger output for every 7th trigger event" name="" value="0x6" />
         <value caption="Trigger output for every 6th trigger event" name="" value="0x5" />
         <value caption="Trigger output for every 5th trigger event" name="" value="0x4" />
         <value caption="Trigger output for every 4th trigger event" name="" value="0x3" />
         <value caption="Trigger output for every 3rd trigger event" name="" value="0x2" />
         <value caption="Trigger output for every second trigger event" name="" value="0x1" />
         <value caption="Trigger output for every trigger event" name="" value="0x0" />
      </value-group>
      <value-group caption="Secondary Trigger Interrupt Select" name="TRGCON2__STRGIS">
         <value caption="Selects the Secondary Trigger Register (STRIGx) based events for interrupts" name="" value="0x1" />
         <value caption="(When the DTM bit (TRGCONx) is clear (is 0)) TRIGx-based events for interrupts are selected / (When the DTM bit is set (is 1))the logical OR of both STRIGx and TRIGx based triggers for interrupts are selected." name="" value="0x0" />
      </value-group>
      <value-group caption="Dual ADC Trigger Mode" name="TRGCON2__DTM">
         <value caption="Secondary trigger event is combined with the primary trigger event for purposes of creating a combined ADC trigger" name="" value="0x1" />
         <value caption="Secondary trigger event is not combined with the primary trigger event for purposes of creating a combined ADC trigger" name="" value="0x0" />
      </value-group>
      <value-group caption="Secondary Trigger Cycle Selection bits for Dual Cycle PWM Cycles" name="TRGCON2__STRGSEL">
         <value caption="When a secondary PWM trigger comparison match event occurs in the second half of a dual cycle PWM mode (PTDIR is 0)" name="" value="0x2" />
         <value caption="When a secondary PWM trigger comparison match event occurs in the first half of a dual cycle PWM mode (PTDIR is 1)" name="" value="0x1" />
         <value caption="When a secondary PWM trigger comparison match event occurs, generate a secondary PWM trigger event output if the trigger divider has counted the appropriate number of raw secondary PWM trigger events." name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Cycle Selection for Dual Cycle PWM Cycles" name="TRGCON2__TRGSEL">
         <value caption="When a trigger comparison match event occurs in the incrementing phase in the dual cycle PWM mode (PTDIR is 0)" name="" value="0x2" />
         <value caption="When a trigger comparison match event occurs in the decrementing phase in the dual cycle PWM mode (PTDIR is 1)" name="" value="0x1" />
         <value caption="When a trigger comparison match event occurs, generate a trigger event output if the trigger divider has counted the appropriate number of raw trigger events." name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger x Output Divider bits" name="TRGCON2__TRGDIV">
         <value caption="Trigger output for every sixteenth trigger event" name="" value="0xf" />
         <value caption="Trigger output for every 15th trigger event" name="" value="0xe" />
         <value caption="Trigger output for every 14th trigger event" name="" value="0xd" />
         <value caption="Trigger output for every 13th trigger event" name="" value="0xc" />
         <value caption="Trigger output for every 12th trigger event" name="" value="0xb" />
         <value caption="Trigger output for every 11th trigger event" name="" value="0xa" />
         <value caption="Trigger output for every 10th trigger event" name="" value="0x9" />
         <value caption="Trigger output for every 9th trigger event" name="" value="0x8" />
         <value caption="Trigger output for every 8th trigger event" name="" value="0x7" />
         <value caption="Trigger output for every 7th trigger event" name="" value="0x6" />
         <value caption="Trigger output for every 6th trigger event" name="" value="0x5" />
         <value caption="Trigger output for every 5th trigger event" name="" value="0x4" />
         <value caption="Trigger output for every 4th trigger event" name="" value="0x3" />
         <value caption="Trigger output for every 3rd trigger event" name="" value="0x2" />
         <value caption="Trigger output for every second trigger event" name="" value="0x1" />
         <value caption="Trigger output for every trigger event" name="" value="0x0" />
      </value-group>
      <value-group caption="Secondary Trigger Interrupt Select" name="TRGCON3__STRGIS">
         <value caption="Selects the Secondary Trigger Register (STRIGx) based events for interrupts" name="" value="0x1" />
         <value caption="(When the DTM bit (TRGCONx) is clear (is 0)) TRIGx-based events for interrupts are selected / (When the DTM bit is set (is 1))the logical OR of both STRIGx and TRIGx based triggers for interrupts are selected." name="" value="0x0" />
      </value-group>
      <value-group caption="Dual ADC Trigger Mode" name="TRGCON3__DTM">
         <value caption="Secondary trigger event is combined with the primary trigger event for purposes of creating a combined ADC trigger" name="" value="0x1" />
         <value caption="Secondary trigger event is not combined with the primary trigger event for purposes of creating a combined ADC trigger" name="" value="0x0" />
      </value-group>
      <value-group caption="Secondary Trigger Cycle Selection bits for Dual Cycle PWM Cycles" name="TRGCON3__STRGSEL">
         <value caption="When a secondary PWM trigger comparison match event occurs in the second half of a dual cycle PWM mode (PTDIR is 0)" name="" value="0x2" />
         <value caption="When a secondary PWM trigger comparison match event occurs in the first half of a dual cycle PWM mode (PTDIR is 1)" name="" value="0x1" />
         <value caption="When a secondary PWM trigger comparison match event occurs, generate a secondary PWM trigger event output if the trigger divider has counted the appropriate number of raw secondary PWM trigger events." name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Cycle Selection for Dual Cycle PWM Cycles" name="TRGCON3__TRGSEL">
         <value caption="When a trigger comparison match event occurs in the incrementing phase in the dual cycle PWM mode (PTDIR is 0)" name="" value="0x2" />
         <value caption="When a trigger comparison match event occurs in the decrementing phase in the dual cycle PWM mode (PTDIR is 1)" name="" value="0x1" />
         <value caption="When a trigger comparison match event occurs, generate a trigger event output if the trigger divider has counted the appropriate number of raw trigger events." name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger x Output Divider bits" name="TRGCON3__TRGDIV">
         <value caption="Trigger output for every sixteenth trigger event" name="" value="0xf" />
         <value caption="Trigger output for every 15th trigger event" name="" value="0xe" />
         <value caption="Trigger output for every 14th trigger event" name="" value="0xd" />
         <value caption="Trigger output for every 13th trigger event" name="" value="0xc" />
         <value caption="Trigger output for every 12th trigger event" name="" value="0xb" />
         <value caption="Trigger output for every 11th trigger event" name="" value="0xa" />
         <value caption="Trigger output for every 10th trigger event" name="" value="0x9" />
         <value caption="Trigger output for every 9th trigger event" name="" value="0x8" />
         <value caption="Trigger output for every 8th trigger event" name="" value="0x7" />
         <value caption="Trigger output for every 7th trigger event" name="" value="0x6" />
         <value caption="Trigger output for every 6th trigger event" name="" value="0x5" />
         <value caption="Trigger output for every 5th trigger event" name="" value="0x4" />
         <value caption="Trigger output for every 4th trigger event" name="" value="0x3" />
         <value caption="Trigger output for every 3rd trigger event" name="" value="0x2" />
         <value caption="Trigger output for every second trigger event" name="" value="0x1" />
         <value caption="Trigger output for every trigger event" name="" value="0x0" />
      </value-group>
      <value-group caption="Secondary Trigger Interrupt Select" name="TRGCON4__STRGIS">
         <value caption="Selects the Secondary Trigger Register (STRIGx) based events for interrupts" name="" value="0x1" />
         <value caption="(When the DTM bit (TRGCONx) is clear (is 0)) TRIGx-based events for interrupts are selected / (When the DTM bit is set (is 1))the logical OR of both STRIGx and TRIGx based triggers for interrupts are selected." name="" value="0x0" />
      </value-group>
      <value-group caption="Dual ADC Trigger Mode" name="TRGCON4__DTM">
         <value caption="Secondary trigger event is combined with the primary trigger event for purposes of creating a combined ADC trigger" name="" value="0x1" />
         <value caption="Secondary trigger event is not combined with the primary trigger event for purposes of creating a combined ADC trigger" name="" value="0x0" />
      </value-group>
      <value-group caption="Secondary Trigger Cycle Selection bits for Dual Cycle PWM Cycles" name="TRGCON4__STRGSEL">
         <value caption="When a secondary PWM trigger comparison match event occurs in the second half of a dual cycle PWM mode (PTDIR is 0)" name="" value="0x2" />
         <value caption="When a secondary PWM trigger comparison match event occurs in the first half of a dual cycle PWM mode (PTDIR is 1)" name="" value="0x1" />
         <value caption="When a secondary PWM trigger comparison match event occurs, generate a secondary PWM trigger event output if the trigger divider has counted the appropriate number of raw secondary PWM trigger events." name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Cycle Selection for Dual Cycle PWM Cycles" name="TRGCON4__TRGSEL">
         <value caption="When a trigger comparison match event occurs in the incrementing phase in the dual cycle PWM mode (PTDIR is 0)" name="" value="0x2" />
         <value caption="When a trigger comparison match event occurs in the decrementing phase in the dual cycle PWM mode (PTDIR is 1)" name="" value="0x1" />
         <value caption="When a trigger comparison match event occurs, generate a trigger event output if the trigger divider has counted the appropriate number of raw trigger events." name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger x Output Divider bits" name="TRGCON4__TRGDIV">
         <value caption="Trigger output for every sixteenth trigger event" name="" value="0xf" />
         <value caption="Trigger output for every 15th trigger event" name="" value="0xe" />
         <value caption="Trigger output for every 14th trigger event" name="" value="0xd" />
         <value caption="Trigger output for every 13th trigger event" name="" value="0xc" />
         <value caption="Trigger output for every 12th trigger event" name="" value="0xb" />
         <value caption="Trigger output for every 11th trigger event" name="" value="0xa" />
         <value caption="Trigger output for every 10th trigger event" name="" value="0x9" />
         <value caption="Trigger output for every 9th trigger event" name="" value="0x8" />
         <value caption="Trigger output for every 8th trigger event" name="" value="0x7" />
         <value caption="Trigger output for every 7th trigger event" name="" value="0x6" />
         <value caption="Trigger output for every 6th trigger event" name="" value="0x5" />
         <value caption="Trigger output for every 5th trigger event" name="" value="0x4" />
         <value caption="Trigger output for every 4th trigger event" name="" value="0x3" />
         <value caption="Trigger output for every 3rd trigger event" name="" value="0x2" />
         <value caption="Trigger output for every second trigger event" name="" value="0x1" />
         <value caption="Trigger output for every trigger event" name="" value="0x0" />
      </value-group>
      <value-group caption="Secondary Trigger Interrupt Select" name="TRGCON5__STRGIS">
         <value caption="Selects the Secondary Trigger Register (STRIGx) based events for interrupts" name="" value="0x1" />
         <value caption="(When the DTM bit (TRGCONx) is clear (is 0)) TRIGx-based events for interrupts are selected / (When the DTM bit is set (is 1))the logical OR of both STRIGx and TRIGx based triggers for interrupts are selected." name="" value="0x0" />
      </value-group>
      <value-group caption="Dual ADC Trigger Mode" name="TRGCON5__DTM">
         <value caption="Secondary trigger event is combined with the primary trigger event for purposes of creating a combined ADC trigger" name="" value="0x1" />
         <value caption="Secondary trigger event is not combined with the primary trigger event for purposes of creating a combined ADC trigger" name="" value="0x0" />
      </value-group>
      <value-group caption="Secondary Trigger Cycle Selection bits for Dual Cycle PWM Cycles" name="TRGCON5__STRGSEL">
         <value caption="When a secondary PWM trigger comparison match event occurs in the second half of a dual cycle PWM mode (PTDIR is 0)" name="" value="0x2" />
         <value caption="When a secondary PWM trigger comparison match event occurs in the first half of a dual cycle PWM mode (PTDIR is 1)" name="" value="0x1" />
         <value caption="When a secondary PWM trigger comparison match event occurs, generate a secondary PWM trigger event output if the trigger divider has counted the appropriate number of raw secondary PWM trigger events." name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Cycle Selection for Dual Cycle PWM Cycles" name="TRGCON5__TRGSEL">
         <value caption="When a trigger comparison match event occurs in the incrementing phase in the dual cycle PWM mode (PTDIR is 0)" name="" value="0x2" />
         <value caption="When a trigger comparison match event occurs in the decrementing phase in the dual cycle PWM mode (PTDIR is 1)" name="" value="0x1" />
         <value caption="When a trigger comparison match event occurs, generate a trigger event output if the trigger divider has counted the appropriate number of raw trigger events." name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger x Output Divider bits" name="TRGCON5__TRGDIV">
         <value caption="Trigger output for every sixteenth trigger event" name="" value="0xf" />
         <value caption="Trigger output for every 15th trigger event" name="" value="0xe" />
         <value caption="Trigger output for every 14th trigger event" name="" value="0xd" />
         <value caption="Trigger output for every 13th trigger event" name="" value="0xc" />
         <value caption="Trigger output for every 12th trigger event" name="" value="0xb" />
         <value caption="Trigger output for every 11th trigger event" name="" value="0xa" />
         <value caption="Trigger output for every 10th trigger event" name="" value="0x9" />
         <value caption="Trigger output for every 9th trigger event" name="" value="0x8" />
         <value caption="Trigger output for every 8th trigger event" name="" value="0x7" />
         <value caption="Trigger output for every 7th trigger event" name="" value="0x6" />
         <value caption="Trigger output for every 6th trigger event" name="" value="0x5" />
         <value caption="Trigger output for every 5th trigger event" name="" value="0x4" />
         <value caption="Trigger output for every 4th trigger event" name="" value="0x3" />
         <value caption="Trigger output for every 3rd trigger event" name="" value="0x2" />
         <value caption="Trigger output for every second trigger event" name="" value="0x1" />
         <value caption="Trigger output for every trigger event" name="" value="0x0" />
      </value-group>
      <value-group caption="Secondary Trigger Interrupt Select" name="TRGCON6__STRGIS">
         <value caption="Selects the Secondary Trigger Register (STRIGx) based events for interrupts" name="" value="0x1" />
         <value caption="(When the DTM bit (TRGCONx) is clear (is 0)) TRIGx-based events for interrupts are selected / (When the DTM bit is set (is 1))the logical OR of both STRIGx and TRIGx based triggers for interrupts are selected." name="" value="0x0" />
      </value-group>
      <value-group caption="Dual ADC Trigger Mode" name="TRGCON6__DTM">
         <value caption="Secondary trigger event is combined with the primary trigger event for purposes of creating a combined ADC trigger" name="" value="0x1" />
         <value caption="Secondary trigger event is not combined with the primary trigger event for purposes of creating a combined ADC trigger" name="" value="0x0" />
      </value-group>
      <value-group caption="Secondary Trigger Cycle Selection bits for Dual Cycle PWM Cycles" name="TRGCON6__STRGSEL">
         <value caption="When a secondary PWM trigger comparison match event occurs in the second half of a dual cycle PWM mode (PTDIR is 0)" name="" value="0x2" />
         <value caption="When a secondary PWM trigger comparison match event occurs in the first half of a dual cycle PWM mode (PTDIR is 1)" name="" value="0x1" />
         <value caption="When a secondary PWM trigger comparison match event occurs, generate a secondary PWM trigger event output if the trigger divider has counted the appropriate number of raw secondary PWM trigger events." name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Cycle Selection for Dual Cycle PWM Cycles" name="TRGCON6__TRGSEL">
         <value caption="When a trigger comparison match event occurs in the incrementing phase in the dual cycle PWM mode (PTDIR is 0)" name="" value="0x2" />
         <value caption="When a trigger comparison match event occurs in the decrementing phase in the dual cycle PWM mode (PTDIR is 1)" name="" value="0x1" />
         <value caption="When a trigger comparison match event occurs, generate a trigger event output if the trigger divider has counted the appropriate number of raw trigger events." name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger x Output Divider bits" name="TRGCON6__TRGDIV">
         <value caption="Trigger output for every sixteenth trigger event" name="" value="0xf" />
         <value caption="Trigger output for every 15th trigger event" name="" value="0xe" />
         <value caption="Trigger output for every 14th trigger event" name="" value="0xd" />
         <value caption="Trigger output for every 13th trigger event" name="" value="0xc" />
         <value caption="Trigger output for every 12th trigger event" name="" value="0xb" />
         <value caption="Trigger output for every 11th trigger event" name="" value="0xa" />
         <value caption="Trigger output for every 10th trigger event" name="" value="0x9" />
         <value caption="Trigger output for every 9th trigger event" name="" value="0x8" />
         <value caption="Trigger output for every 8th trigger event" name="" value="0x7" />
         <value caption="Trigger output for every 7th trigger event" name="" value="0x6" />
         <value caption="Trigger output for every 6th trigger event" name="" value="0x5" />
         <value caption="Trigger output for every 5th trigger event" name="" value="0x4" />
         <value caption="Trigger output for every 4th trigger event" name="" value="0x3" />
         <value caption="Trigger output for every 3rd trigger event" name="" value="0x2" />
         <value caption="Trigger output for every second trigger event" name="" value="0x1" />
         <value caption="Trigger output for every trigger event" name="" value="0x0" />
      </value-group>
      <value-group caption="Secondary Trigger Interrupt Select" name="TRGCON7__STRGIS">
         <value caption="Selects the Secondary Trigger Register (STRIGx) based events for interrupts" name="" value="0x1" />
         <value caption="(When the DTM bit (TRGCONx) is clear (is 0)) TRIGx-based events for interrupts are selected / (When the DTM bit is set (is 1))the logical OR of both STRIGx and TRIGx based triggers for interrupts are selected." name="" value="0x0" />
      </value-group>
      <value-group caption="Dual ADC Trigger Mode" name="TRGCON7__DTM">
         <value caption="Secondary trigger event is combined with the primary trigger event for purposes of creating a combined ADC trigger" name="" value="0x1" />
         <value caption="Secondary trigger event is not combined with the primary trigger event for purposes of creating a combined ADC trigger" name="" value="0x0" />
      </value-group>
      <value-group caption="Secondary Trigger Cycle Selection bits for Dual Cycle PWM Cycles" name="TRGCON7__STRGSEL">
         <value caption="When a secondary PWM trigger comparison match event occurs in the second half of a dual cycle PWM mode (PTDIR is 0)" name="" value="0x2" />
         <value caption="When a secondary PWM trigger comparison match event occurs in the first half of a dual cycle PWM mode (PTDIR is 1)" name="" value="0x1" />
         <value caption="When a secondary PWM trigger comparison match event occurs, generate a secondary PWM trigger event output if the trigger divider has counted the appropriate number of raw secondary PWM trigger events." name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Cycle Selection for Dual Cycle PWM Cycles" name="TRGCON7__TRGSEL">
         <value caption="When a trigger comparison match event occurs in the incrementing phase in the dual cycle PWM mode (PTDIR is 0)" name="" value="0x2" />
         <value caption="When a trigger comparison match event occurs in the decrementing phase in the dual cycle PWM mode (PTDIR is 1)" name="" value="0x1" />
         <value caption="When a trigger comparison match event occurs, generate a trigger event output if the trigger divider has counted the appropriate number of raw trigger events." name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger x Output Divider bits" name="TRGCON7__TRGDIV">
         <value caption="Trigger output for every sixteenth trigger event" name="" value="0xf" />
         <value caption="Trigger output for every 15th trigger event" name="" value="0xe" />
         <value caption="Trigger output for every 14th trigger event" name="" value="0xd" />
         <value caption="Trigger output for every 13th trigger event" name="" value="0xc" />
         <value caption="Trigger output for every 12th trigger event" name="" value="0xb" />
         <value caption="Trigger output for every 11th trigger event" name="" value="0xa" />
         <value caption="Trigger output for every 10th trigger event" name="" value="0x9" />
         <value caption="Trigger output for every 9th trigger event" name="" value="0x8" />
         <value caption="Trigger output for every 8th trigger event" name="" value="0x7" />
         <value caption="Trigger output for every 7th trigger event" name="" value="0x6" />
         <value caption="Trigger output for every 6th trigger event" name="" value="0x5" />
         <value caption="Trigger output for every 5th trigger event" name="" value="0x4" />
         <value caption="Trigger output for every 4th trigger event" name="" value="0x3" />
         <value caption="Trigger output for every 3rd trigger event" name="" value="0x2" />
         <value caption="Trigger output for every second trigger event" name="" value="0x1" />
         <value caption="Trigger output for every trigger event" name="" value="0x0" />
      </value-group>
      <value-group caption="Secondary Trigger Interrupt Select" name="TRGCON8__STRGIS">
         <value caption="Selects the Secondary Trigger Register (STRIGx) based events for interrupts" name="" value="0x1" />
         <value caption="(When the DTM bit (TRGCONx) is clear (is 0)) TRIGx-based events for interrupts are selected / (When the DTM bit is set (is 1))the logical OR of both STRIGx and TRIGx based triggers for interrupts are selected." name="" value="0x0" />
      </value-group>
      <value-group caption="Dual ADC Trigger Mode" name="TRGCON8__DTM">
         <value caption="Secondary trigger event is combined with the primary trigger event for purposes of creating a combined ADC trigger" name="" value="0x1" />
         <value caption="Secondary trigger event is not combined with the primary trigger event for purposes of creating a combined ADC trigger" name="" value="0x0" />
      </value-group>
      <value-group caption="Secondary Trigger Cycle Selection bits for Dual Cycle PWM Cycles" name="TRGCON8__STRGSEL">
         <value caption="When a secondary PWM trigger comparison match event occurs in the second half of a dual cycle PWM mode (PTDIR is 0)" name="" value="0x2" />
         <value caption="When a secondary PWM trigger comparison match event occurs in the first half of a dual cycle PWM mode (PTDIR is 1)" name="" value="0x1" />
         <value caption="When a secondary PWM trigger comparison match event occurs, generate a secondary PWM trigger event output if the trigger divider has counted the appropriate number of raw secondary PWM trigger events." name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Cycle Selection for Dual Cycle PWM Cycles" name="TRGCON8__TRGSEL">
         <value caption="When a trigger comparison match event occurs in the incrementing phase in the dual cycle PWM mode (PTDIR is 0)" name="" value="0x2" />
         <value caption="When a trigger comparison match event occurs in the decrementing phase in the dual cycle PWM mode (PTDIR is 1)" name="" value="0x1" />
         <value caption="When a trigger comparison match event occurs, generate a trigger event output if the trigger divider has counted the appropriate number of raw trigger events." name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger x Output Divider bits" name="TRGCON8__TRGDIV">
         <value caption="Trigger output for every sixteenth trigger event" name="" value="0xf" />
         <value caption="Trigger output for every 15th trigger event" name="" value="0xe" />
         <value caption="Trigger output for every 14th trigger event" name="" value="0xd" />
         <value caption="Trigger output for every 13th trigger event" name="" value="0xc" />
         <value caption="Trigger output for every 12th trigger event" name="" value="0xb" />
         <value caption="Trigger output for every 11th trigger event" name="" value="0xa" />
         <value caption="Trigger output for every 10th trigger event" name="" value="0x9" />
         <value caption="Trigger output for every 9th trigger event" name="" value="0x8" />
         <value caption="Trigger output for every 8th trigger event" name="" value="0x7" />
         <value caption="Trigger output for every 7th trigger event" name="" value="0x6" />
         <value caption="Trigger output for every 6th trigger event" name="" value="0x5" />
         <value caption="Trigger output for every 5th trigger event" name="" value="0x4" />
         <value caption="Trigger output for every 4th trigger event" name="" value="0x3" />
         <value caption="Trigger output for every 3rd trigger event" name="" value="0x2" />
         <value caption="Trigger output for every second trigger event" name="" value="0x1" />
         <value caption="Trigger output for every trigger event" name="" value="0x0" />
      </value-group>
      <value-group caption="Secondary Trigger Interrupt Select" name="TRGCON9__STRGIS">
         <value caption="Selects the Secondary Trigger Register (STRIGx) based events for interrupts" name="" value="0x1" />
         <value caption="(When the DTM bit (TRGCONx) is clear (is 0)) TRIGx-based events for interrupts are selected / (When the DTM bit is set (is 1))the logical OR of both STRIGx and TRIGx based triggers for interrupts are selected." name="" value="0x0" />
      </value-group>
      <value-group caption="Dual ADC Trigger Mode" name="TRGCON9__DTM">
         <value caption="Secondary trigger event is combined with the primary trigger event for purposes of creating a combined ADC trigger" name="" value="0x1" />
         <value caption="Secondary trigger event is not combined with the primary trigger event for purposes of creating a combined ADC trigger" name="" value="0x0" />
      </value-group>
      <value-group caption="Secondary Trigger Cycle Selection bits for Dual Cycle PWM Cycles" name="TRGCON9__STRGSEL">
         <value caption="When a secondary PWM trigger comparison match event occurs in the second half of a dual cycle PWM mode (PTDIR is 0)" name="" value="0x2" />
         <value caption="When a secondary PWM trigger comparison match event occurs in the first half of a dual cycle PWM mode (PTDIR is 1)" name="" value="0x1" />
         <value caption="When a secondary PWM trigger comparison match event occurs, generate a secondary PWM trigger event output if the trigger divider has counted the appropriate number of raw secondary PWM trigger events." name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger Cycle Selection for Dual Cycle PWM Cycles" name="TRGCON9__TRGSEL">
         <value caption="When a trigger comparison match event occurs in the incrementing phase in the dual cycle PWM mode (PTDIR is 0)" name="" value="0x2" />
         <value caption="When a trigger comparison match event occurs in the decrementing phase in the dual cycle PWM mode (PTDIR is 1)" name="" value="0x1" />
         <value caption="When a trigger comparison match event occurs, generate a trigger event output if the trigger divider has counted the appropriate number of raw trigger events." name="" value="0x0" />
      </value-group>
      <value-group caption="Trigger x Output Divider bits" name="TRGCON9__TRGDIV">
         <value caption="Trigger output for every sixteenth trigger event" name="" value="0xf" />
         <value caption="Trigger output for every 15th trigger event" name="" value="0xe" />
         <value caption="Trigger output for every 14th trigger event" name="" value="0xd" />
         <value caption="Trigger output for every 13th trigger event" name="" value="0xc" />
         <value caption="Trigger output for every 12th trigger event" name="" value="0xb" />
         <value caption="Trigger output for every 11th trigger event" name="" value="0xa" />
         <value caption="Trigger output for every 10th trigger event" name="" value="0x9" />
         <value caption="Trigger output for every 9th trigger event" name="" value="0x8" />
         <value caption="Trigger output for every 8th trigger event" name="" value="0x7" />
         <value caption="Trigger output for every 7th trigger event" name="" value="0x6" />
         <value caption="Trigger output for every 6th trigger event" name="" value="0x5" />
         <value caption="Trigger output for every 5th trigger event" name="" value="0x4" />
         <value caption="Trigger output for every 4th trigger event" name="" value="0x3" />
         <value caption="Trigger output for every 3rd trigger event" name="" value="0x2" />
         <value caption="Trigger output for every second trigger event" name="" value="0x1" />
         <value caption="Trigger output for every trigger event" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Leading-Edge Blanking Enable bit" name="LEBCON1__CLLEBEN">
         <value caption="Leading-Edge Blanking is applied to selected current-limit input" name="" value="0x1" />
         <value caption="Leading-Edge Blanking is not applied to selected current-limit input" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Input Leading-Edge Blanking Enable bit" name="LEBCON1__FLTLEBEN">
         <value caption="Leading-Edge Blanking is applied to selected fault input" name="" value="0x1" />
         <value caption="Leading-Edge Blanking is not applied to selected fault input" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Falling Edge Trigger Enable bit" name="LEBCON1__PLF">
         <value caption="Falling edge of PWMxL will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Falling edge of PWMxL will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Rising Edge Trigger Enable bit" name="LEBCON1__PLR">
         <value caption="Rising edge of PWMxL will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Rising edge of PWMxL will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Falling Edge Trigger Enable bit" name="LEBCON1__PHF">
         <value caption="Falling edge of PWMxH will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Falling edge of PWMxH will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Rising Edge Trigger Enable bit" name="LEBCON1__PHR">
         <value caption="Rising edge of PWMxH will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Rising edge of PWMxH will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Leading-Edge Blanking Enable bit" name="LEBCON2__CLLEBEN">
         <value caption="Leading-Edge Blanking is applied to selected current-limit input" name="" value="0x1" />
         <value caption="Leading-Edge Blanking is not applied to selected current-limit input" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Input Leading-Edge Blanking Enable bit" name="LEBCON2__FLTLEBEN">
         <value caption="Leading-Edge Blanking is applied to selected fault input" name="" value="0x1" />
         <value caption="Leading-Edge Blanking is not applied to selected fault input" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Falling Edge Trigger Enable bit" name="LEBCON2__PLF">
         <value caption="Falling edge of PWMxL will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Falling edge of PWMxL will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Rising Edge Trigger Enable bit" name="LEBCON2__PLR">
         <value caption="Rising edge of PWMxL will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Rising edge of PWMxL will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Falling Edge Trigger Enable bit" name="LEBCON2__PHF">
         <value caption="Falling edge of PWMxH will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Falling edge of PWMxH will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Rising Edge Trigger Enable bit" name="LEBCON2__PHR">
         <value caption="Rising edge of PWMxH will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Rising edge of PWMxH will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Leading-Edge Blanking Enable bit" name="LEBCON3__CLLEBEN">
         <value caption="Leading-Edge Blanking is applied to selected current-limit input" name="" value="0x1" />
         <value caption="Leading-Edge Blanking is not applied to selected current-limit input" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Input Leading-Edge Blanking Enable bit" name="LEBCON3__FLTLEBEN">
         <value caption="Leading-Edge Blanking is applied to selected fault input" name="" value="0x1" />
         <value caption="Leading-Edge Blanking is not applied to selected fault input" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Falling Edge Trigger Enable bit" name="LEBCON3__PLF">
         <value caption="Falling edge of PWMxL will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Falling edge of PWMxL will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Rising Edge Trigger Enable bit" name="LEBCON3__PLR">
         <value caption="Rising edge of PWMxL will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Rising edge of PWMxL will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Falling Edge Trigger Enable bit" name="LEBCON3__PHF">
         <value caption="Falling edge of PWMxH will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Falling edge of PWMxH will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Rising Edge Trigger Enable bit" name="LEBCON3__PHR">
         <value caption="Rising edge of PWMxH will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Rising edge of PWMxH will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Leading-Edge Blanking Enable bit" name="LEBCON4__CLLEBEN">
         <value caption="Leading-Edge Blanking is applied to selected current-limit input" name="" value="0x1" />
         <value caption="Leading-Edge Blanking is not applied to selected current-limit input" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Input Leading-Edge Blanking Enable bit" name="LEBCON4__FLTLEBEN">
         <value caption="Leading-Edge Blanking is applied to selected fault input" name="" value="0x1" />
         <value caption="Leading-Edge Blanking is not applied to selected fault input" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Falling Edge Trigger Enable bit" name="LEBCON4__PLF">
         <value caption="Falling edge of PWMxL will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Falling edge of PWMxL will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Rising Edge Trigger Enable bit" name="LEBCON4__PLR">
         <value caption="Rising edge of PWMxL will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Rising edge of PWMxL will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Falling Edge Trigger Enable bit" name="LEBCON4__PHF">
         <value caption="Falling edge of PWMxH will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Falling edge of PWMxH will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Rising Edge Trigger Enable bit" name="LEBCON4__PHR">
         <value caption="Rising edge of PWMxH will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Rising edge of PWMxH will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Leading-Edge Blanking Enable bit" name="LEBCON5__CLLEBEN">
         <value caption="Leading-Edge Blanking is applied to selected current-limit input" name="" value="0x1" />
         <value caption="Leading-Edge Blanking is not applied to selected current-limit input" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Input Leading-Edge Blanking Enable bit" name="LEBCON5__FLTLEBEN">
         <value caption="Leading-Edge Blanking is applied to selected fault input" name="" value="0x1" />
         <value caption="Leading-Edge Blanking is not applied to selected fault input" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Falling Edge Trigger Enable bit" name="LEBCON5__PLF">
         <value caption="Falling edge of PWMxL will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Falling edge of PWMxL will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Rising Edge Trigger Enable bit" name="LEBCON5__PLR">
         <value caption="Rising edge of PWMxL will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Rising edge of PWMxL will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Falling Edge Trigger Enable bit" name="LEBCON5__PHF">
         <value caption="Falling edge of PWMxH will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Falling edge of PWMxH will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Rising Edge Trigger Enable bit" name="LEBCON5__PHR">
         <value caption="Rising edge of PWMxH will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Rising edge of PWMxH will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Leading-Edge Blanking Enable bit" name="LEBCON6__CLLEBEN">
         <value caption="Leading-Edge Blanking is applied to selected current-limit input" name="" value="0x1" />
         <value caption="Leading-Edge Blanking is not applied to selected current-limit input" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Input Leading-Edge Blanking Enable bit" name="LEBCON6__FLTLEBEN">
         <value caption="Leading-Edge Blanking is applied to selected fault input" name="" value="0x1" />
         <value caption="Leading-Edge Blanking is not applied to selected fault input" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Falling Edge Trigger Enable bit" name="LEBCON6__PLF">
         <value caption="Falling edge of PWMxL will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Falling edge of PWMxL will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Rising Edge Trigger Enable bit" name="LEBCON6__PLR">
         <value caption="Rising edge of PWMxL will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Rising edge of PWMxL will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Falling Edge Trigger Enable bit" name="LEBCON6__PHF">
         <value caption="Falling edge of PWMxH will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Falling edge of PWMxH will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Rising Edge Trigger Enable bit" name="LEBCON6__PHR">
         <value caption="Rising edge of PWMxH will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Rising edge of PWMxH will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Leading-Edge Blanking Enable bit" name="LEBCON7__CLLEBEN">
         <value caption="Leading-Edge Blanking is applied to selected current-limit input" name="" value="0x1" />
         <value caption="Leading-Edge Blanking is not applied to selected current-limit input" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Input Leading-Edge Blanking Enable bit" name="LEBCON7__FLTLEBEN">
         <value caption="Leading-Edge Blanking is applied to selected fault input" name="" value="0x1" />
         <value caption="Leading-Edge Blanking is not applied to selected fault input" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Falling Edge Trigger Enable bit" name="LEBCON7__PLF">
         <value caption="Falling edge of PWMxL will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Falling edge of PWMxL will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Rising Edge Trigger Enable bit" name="LEBCON7__PLR">
         <value caption="Rising edge of PWMxL will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Rising edge of PWMxL will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Falling Edge Trigger Enable bit" name="LEBCON7__PHF">
         <value caption="Falling edge of PWMxH will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Falling edge of PWMxH will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Rising Edge Trigger Enable bit" name="LEBCON7__PHR">
         <value caption="Rising edge of PWMxH will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Rising edge of PWMxH will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Leading-Edge Blanking Enable bit" name="LEBCON8__CLLEBEN">
         <value caption="Leading-Edge Blanking is applied to selected current-limit input" name="" value="0x1" />
         <value caption="Leading-Edge Blanking is not applied to selected current-limit input" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Input Leading-Edge Blanking Enable bit" name="LEBCON8__FLTLEBEN">
         <value caption="Leading-Edge Blanking is applied to selected fault input" name="" value="0x1" />
         <value caption="Leading-Edge Blanking is not applied to selected fault input" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Falling Edge Trigger Enable bit" name="LEBCON8__PLF">
         <value caption="Falling edge of PWMxL will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Falling edge of PWMxL will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Rising Edge Trigger Enable bit" name="LEBCON8__PLR">
         <value caption="Rising edge of PWMxL will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Rising edge of PWMxL will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Falling Edge Trigger Enable bit" name="LEBCON8__PHF">
         <value caption="Falling edge of PWMxH will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Falling edge of PWMxH will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Rising Edge Trigger Enable bit" name="LEBCON8__PHR">
         <value caption="Rising edge of PWMxH will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Rising edge of PWMxH will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="Current-Limit Leading-Edge Blanking Enable bit" name="LEBCON9__CLLEBEN">
         <value caption="Leading-Edge Blanking is applied to selected current-limit input" name="" value="0x1" />
         <value caption="Leading-Edge Blanking is not applied to selected current-limit input" name="" value="0x0" />
      </value-group>
      <value-group caption="Fault Input Leading-Edge Blanking Enable bit" name="LEBCON9__FLTLEBEN">
         <value caption="Leading-Edge Blanking is applied to selected fault input" name="" value="0x1" />
         <value caption="Leading-Edge Blanking is not applied to selected fault input" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Falling Edge Trigger Enable bit" name="LEBCON9__PLF">
         <value caption="Falling edge of PWMxL will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Falling edge of PWMxL will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Rising Edge Trigger Enable bit" name="LEBCON9__PLR">
         <value caption="Rising edge of PWMxL will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Rising edge of PWMxL will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Falling Edge Trigger Enable bit" name="LEBCON9__PHF">
         <value caption="Falling edge of PWMxH will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Falling edge of PWMxH will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Rising Edge Trigger Enable bit" name="LEBCON9__PHR">
         <value caption="Rising edge of PWMxH will trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x1" />
         <value caption="Rising edge of PWMxH will not trigger/retrigger the Leading-Edge Blanking counter" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Output Chopping Enable bit" name="AUXCON1__CHOPLEN">
         <value caption="PWMxL chopping function is enabled" name="" value="0x1" />
         <value caption="PWMxL chopping function is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Output Chopping Enable bit" name="AUXCON1__CHOPHEN">
         <value caption="PWMxH chopping function is enabled" name="" value="0x1" />
         <value caption="PWMxH chopping function is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Chop Clock Source Select bits" name="AUXCON1__CHOPSEL">
         <value caption="PWM12H selected as CHOP clock source" name="" value="0xc" />
         <value caption="PWM11H selected as CHOP clock source" name="" value="0xb" />
         <value caption="PWM10H selected as CHOP clock source" name="" value="0xa" />
         <value caption="PWM9H selected as CHOP clock source" name="" value="0x9" />
         <value caption="PWM8H selected as CHOP clock source" name="" value="0x8" />
         <value caption="PWM7H selected as CHOP clock source" name="" value="0x7" />
         <value caption="PWM6H selected as CHOP clock source" name="" value="0x6" />
         <value caption="PWM5H selected as CHOP clock source" name="" value="0x5" />
         <value caption="PWM4H selected as CHOP clock source" name="" value="0x4" />
         <value caption="PWM3H selected as CHOP clock source" name="" value="0x3" />
         <value caption="PWM2H selected as CHOP clock source" name="" value="0x2" />
         <value caption="PWM1H selected as CHOP clock source" name="" value="0x1" />
         <value caption="Chop clock generator selected as CHOP clock source" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Output Chopping Enable bit" name="AUXCON2__CHOPLEN">
         <value caption="PWMxL chopping function is enabled" name="" value="0x1" />
         <value caption="PWMxL chopping function is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Output Chopping Enable bit" name="AUXCON2__CHOPHEN">
         <value caption="PWMxH chopping function is enabled" name="" value="0x1" />
         <value caption="PWMxH chopping function is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Chop Clock Source Select bits" name="AUXCON2__CHOPSEL">
         <value caption="PWM12H selected as CHOP clock source" name="" value="0xc" />
         <value caption="PWM11H selected as CHOP clock source" name="" value="0xb" />
         <value caption="PWM10H selected as CHOP clock source" name="" value="0xa" />
         <value caption="PWM9H selected as CHOP clock source" name="" value="0x9" />
         <value caption="PWM8H selected as CHOP clock source" name="" value="0x8" />
         <value caption="PWM7H selected as CHOP clock source" name="" value="0x7" />
         <value caption="PWM6H selected as CHOP clock source" name="" value="0x6" />
         <value caption="PWM5H selected as CHOP clock source" name="" value="0x5" />
         <value caption="PWM4H selected as CHOP clock source" name="" value="0x4" />
         <value caption="PWM3H selected as CHOP clock source" name="" value="0x3" />
         <value caption="PWM2H selected as CHOP clock source" name="" value="0x2" />
         <value caption="PWM1H selected as CHOP clock source" name="" value="0x1" />
         <value caption="Chop clock generator selected as CHOP clock source" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Output Chopping Enable bit" name="AUXCON3__CHOPLEN">
         <value caption="PWMxL chopping function is enabled" name="" value="0x1" />
         <value caption="PWMxL chopping function is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Output Chopping Enable bit" name="AUXCON3__CHOPHEN">
         <value caption="PWMxH chopping function is enabled" name="" value="0x1" />
         <value caption="PWMxH chopping function is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Chop Clock Source Select bits" name="AUXCON3__CHOPSEL">
         <value caption="PWM12H selected as CHOP clock source" name="" value="0xc" />
         <value caption="PWM11H selected as CHOP clock source" name="" value="0xb" />
         <value caption="PWM10H selected as CHOP clock source" name="" value="0xa" />
         <value caption="PWM9H selected as CHOP clock source" name="" value="0x9" />
         <value caption="PWM8H selected as CHOP clock source" name="" value="0x8" />
         <value caption="PWM7H selected as CHOP clock source" name="" value="0x7" />
         <value caption="PWM6H selected as CHOP clock source" name="" value="0x6" />
         <value caption="PWM5H selected as CHOP clock source" name="" value="0x5" />
         <value caption="PWM4H selected as CHOP clock source" name="" value="0x4" />
         <value caption="PWM3H selected as CHOP clock source" name="" value="0x3" />
         <value caption="PWM2H selected as CHOP clock source" name="" value="0x2" />
         <value caption="PWM1H selected as CHOP clock source" name="" value="0x1" />
         <value caption="Chop clock generator selected as CHOP clock source" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Output Chopping Enable bit" name="AUXCON4__CHOPLEN">
         <value caption="PWMxL chopping function is enabled" name="" value="0x1" />
         <value caption="PWMxL chopping function is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Output Chopping Enable bit" name="AUXCON4__CHOPHEN">
         <value caption="PWMxH chopping function is enabled" name="" value="0x1" />
         <value caption="PWMxH chopping function is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Chop Clock Source Select bits" name="AUXCON4__CHOPSEL">
         <value caption="PWM12H selected as CHOP clock source" name="" value="0xc" />
         <value caption="PWM11H selected as CHOP clock source" name="" value="0xb" />
         <value caption="PWM10H selected as CHOP clock source" name="" value="0xa" />
         <value caption="PWM9H selected as CHOP clock source" name="" value="0x9" />
         <value caption="PWM8H selected as CHOP clock source" name="" value="0x8" />
         <value caption="PWM7H selected as CHOP clock source" name="" value="0x7" />
         <value caption="PWM6H selected as CHOP clock source" name="" value="0x6" />
         <value caption="PWM5H selected as CHOP clock source" name="" value="0x5" />
         <value caption="PWM4H selected as CHOP clock source" name="" value="0x4" />
         <value caption="PWM3H selected as CHOP clock source" name="" value="0x3" />
         <value caption="PWM2H selected as CHOP clock source" name="" value="0x2" />
         <value caption="PWM1H selected as CHOP clock source" name="" value="0x1" />
         <value caption="Chop clock generator selected as CHOP clock source" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Output Chopping Enable bit" name="AUXCON5__CHOPLEN">
         <value caption="PWMxL chopping function is enabled" name="" value="0x1" />
         <value caption="PWMxL chopping function is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Output Chopping Enable bit" name="AUXCON5__CHOPHEN">
         <value caption="PWMxH chopping function is enabled" name="" value="0x1" />
         <value caption="PWMxH chopping function is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Chop Clock Source Select bits" name="AUXCON5__CHOPSEL">
         <value caption="PWM12H selected as CHOP clock source" name="" value="0xc" />
         <value caption="PWM11H selected as CHOP clock source" name="" value="0xb" />
         <value caption="PWM10H selected as CHOP clock source" name="" value="0xa" />
         <value caption="PWM9H selected as CHOP clock source" name="" value="0x9" />
         <value caption="PWM8H selected as CHOP clock source" name="" value="0x8" />
         <value caption="PWM7H selected as CHOP clock source" name="" value="0x7" />
         <value caption="PWM6H selected as CHOP clock source" name="" value="0x6" />
         <value caption="PWM5H selected as CHOP clock source" name="" value="0x5" />
         <value caption="PWM4H selected as CHOP clock source" name="" value="0x4" />
         <value caption="PWM3H selected as CHOP clock source" name="" value="0x3" />
         <value caption="PWM2H selected as CHOP clock source" name="" value="0x2" />
         <value caption="PWM1H selected as CHOP clock source" name="" value="0x1" />
         <value caption="Chop clock generator selected as CHOP clock source" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Output Chopping Enable bit" name="AUXCON6__CHOPLEN">
         <value caption="PWMxL chopping function is enabled" name="" value="0x1" />
         <value caption="PWMxL chopping function is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Output Chopping Enable bit" name="AUXCON6__CHOPHEN">
         <value caption="PWMxH chopping function is enabled" name="" value="0x1" />
         <value caption="PWMxH chopping function is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Chop Clock Source Select bits" name="AUXCON6__CHOPSEL">
         <value caption="PWM12H selected as CHOP clock source" name="" value="0xc" />
         <value caption="PWM11H selected as CHOP clock source" name="" value="0xb" />
         <value caption="PWM10H selected as CHOP clock source" name="" value="0xa" />
         <value caption="PWM9H selected as CHOP clock source" name="" value="0x9" />
         <value caption="PWM8H selected as CHOP clock source" name="" value="0x8" />
         <value caption="PWM7H selected as CHOP clock source" name="" value="0x7" />
         <value caption="PWM6H selected as CHOP clock source" name="" value="0x6" />
         <value caption="PWM5H selected as CHOP clock source" name="" value="0x5" />
         <value caption="PWM4H selected as CHOP clock source" name="" value="0x4" />
         <value caption="PWM3H selected as CHOP clock source" name="" value="0x3" />
         <value caption="PWM2H selected as CHOP clock source" name="" value="0x2" />
         <value caption="PWM1H selected as CHOP clock source" name="" value="0x1" />
         <value caption="Chop clock generator selected as CHOP clock source" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Output Chopping Enable bit" name="AUXCON7__CHOPLEN">
         <value caption="PWMxL chopping function is enabled" name="" value="0x1" />
         <value caption="PWMxL chopping function is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Output Chopping Enable bit" name="AUXCON7__CHOPHEN">
         <value caption="PWMxH chopping function is enabled" name="" value="0x1" />
         <value caption="PWMxH chopping function is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Chop Clock Source Select bits" name="AUXCON7__CHOPSEL">
         <value caption="PWM12H selected as CHOP clock source" name="" value="0xc" />
         <value caption="PWM11H selected as CHOP clock source" name="" value="0xb" />
         <value caption="PWM10H selected as CHOP clock source" name="" value="0xa" />
         <value caption="PWM9H selected as CHOP clock source" name="" value="0x9" />
         <value caption="PWM8H selected as CHOP clock source" name="" value="0x8" />
         <value caption="PWM7H selected as CHOP clock source" name="" value="0x7" />
         <value caption="PWM6H selected as CHOP clock source" name="" value="0x6" />
         <value caption="PWM5H selected as CHOP clock source" name="" value="0x5" />
         <value caption="PWM4H selected as CHOP clock source" name="" value="0x4" />
         <value caption="PWM3H selected as CHOP clock source" name="" value="0x3" />
         <value caption="PWM2H selected as CHOP clock source" name="" value="0x2" />
         <value caption="PWM1H selected as CHOP clock source" name="" value="0x1" />
         <value caption="Chop clock generator selected as CHOP clock source" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Output Chopping Enable bit" name="AUXCON8__CHOPLEN">
         <value caption="PWMxL chopping function is enabled" name="" value="0x1" />
         <value caption="PWMxL chopping function is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Output Chopping Enable bit" name="AUXCON8__CHOPHEN">
         <value caption="PWMxH chopping function is enabled" name="" value="0x1" />
         <value caption="PWMxH chopping function is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Chop Clock Source Select bits" name="AUXCON8__CHOPSEL">
         <value caption="PWM12H selected as CHOP clock source" name="" value="0xc" />
         <value caption="PWM11H selected as CHOP clock source" name="" value="0xb" />
         <value caption="PWM10H selected as CHOP clock source" name="" value="0xa" />
         <value caption="PWM9H selected as CHOP clock source" name="" value="0x9" />
         <value caption="PWM8H selected as CHOP clock source" name="" value="0x8" />
         <value caption="PWM7H selected as CHOP clock source" name="" value="0x7" />
         <value caption="PWM6H selected as CHOP clock source" name="" value="0x6" />
         <value caption="PWM5H selected as CHOP clock source" name="" value="0x5" />
         <value caption="PWM4H selected as CHOP clock source" name="" value="0x4" />
         <value caption="PWM3H selected as CHOP clock source" name="" value="0x3" />
         <value caption="PWM2H selected as CHOP clock source" name="" value="0x2" />
         <value caption="PWM1H selected as CHOP clock source" name="" value="0x1" />
         <value caption="Chop clock generator selected as CHOP clock source" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxL Output Chopping Enable bit" name="AUXCON9__CHOPLEN">
         <value caption="PWMxL chopping function is enabled" name="" value="0x1" />
         <value caption="PWMxL chopping function is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWMxH Output Chopping Enable bit" name="AUXCON9__CHOPHEN">
         <value caption="PWMxH chopping function is enabled" name="" value="0x1" />
         <value caption="PWMxH chopping function is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Chop Clock Source Select bits" name="AUXCON9__CHOPSEL">
         <value caption="PWM12H selected as CHOP clock source" name="" value="0xc" />
         <value caption="PWM11H selected as CHOP clock source" name="" value="0xb" />
         <value caption="PWM10H selected as CHOP clock source" name="" value="0xa" />
         <value caption="PWM9H selected as CHOP clock source" name="" value="0x9" />
         <value caption="PWM8H selected as CHOP clock source" name="" value="0x8" />
         <value caption="PWM7H selected as CHOP clock source" name="" value="0x7" />
         <value caption="PWM6H selected as CHOP clock source" name="" value="0x6" />
         <value caption="PWM5H selected as CHOP clock source" name="" value="0x5" />
         <value caption="PWM4H selected as CHOP clock source" name="" value="0x4" />
         <value caption="PWM3H selected as CHOP clock source" name="" value="0x3" />
         <value caption="PWM2H selected as CHOP clock source" name="" value="0x2" />
         <value caption="PWM1H selected as CHOP clock source" name="" value="0x1" />
         <value caption="Chop clock generator selected as CHOP clock source" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="02819" name="NVM" version="2">
      <register-group name="NVM">
         <register caption="Flash Programming Control Register" name="NVMCON" offset="0x0" rw="RW" size="4">
            <bitfield caption="NVM Operation bits" mask="0x0000000F" name="NVMOP" values="NVMCON__NVMOP" />
            <bitfield caption="Low-Voltage Detect Error bit" mask="0x00001000" name="LVDERR" values="NVMCON__LVDERR" />
            <bitfield caption="Write Error bit" mask="0x00002000" name="WRERR" values="NVMCON__WRERR" />
            <bitfield caption="Write Enable bit" mask="0x00004000" name="WREN" values="NVMCON__WREN" />
            <bitfield caption="Write Control bit" mask="0x00008000" name="WR" values="NVMCON__WR" />
         </register>
         <register caption="Programming Unlock Register" name="NVMKEY" offset="0x10" rw="W" size="4">
            <bitfield mask="0xFFFFFFFF" name="NVMKEY" />
         </register>
         <register caption="Flash Address Register" name="NVMADDR" offset="0x20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="NVMADDR" />
         </register>
         <register caption="Flash Data Register (x = 0-3" name="NVMDATA0" offset="0x30" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="NVMDATA0" />
         </register>
         <register caption="Flash Data Register (x = 0-3" name="NVMDATA1" offset="0x40" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="NVMDATA1" />
         </register>
         <register caption="Flash Data Register (x = 0-3" name="NVMDATA2" offset="0x50" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="NVMDATA2" />
         </register>
         <register caption="Flash Data Register (x = 0-3" name="NVMDATA3" offset="0x60" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="NVMDATA3" />
         </register>
         <register caption="Source Data Address Register" name="NVMSRCADDR" offset="0x70" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="NVMSRCADDR" />
         </register>
         <register caption="Program Flash Write-Protect Register" name="NVMPWP" offset="0x80" rw="RW" size="4">
            <bitfield mask="0x00FFFFFF" name="PWP" />
            <bitfield caption="Program Flash Memory Page Write-protect Unlock bit" mask="0x80000000" name="PWPULOCK" values="NVMPWP__PWPULOCK" />
         </register>
         <register caption="Flash Boot (Page) Write-Protect Register" name="NVMBWP" offset="0x90" rw="RW" size="4">

            <bitfield caption="Boot Alias Page 0 Write-protect bit" mask="0x00000100" name="BWP0" values="NVMBWP__BWP0" />
            <bitfield caption="Boot Alias Page 1 Write-protect bit" mask="0x00000200" name="BWP1" values="NVMBWP__BWP1" />
            <bitfield caption="Boot Alias Page 2 Write-protect bit" mask="0x00000400" name="BWP2" values="NVMBWP__BWP2" />
            <bitfield caption="Boot Alias Page 3 Write-protect bit" mask="0x00000800" name="BWP3" values="NVMBWP__BWP3" />
            <bitfield caption="Boot Alias Page 4 Write-protect bit" mask="0x00001000" name="BWP4" values="NVMBWP__BWP4" />
            <bitfield caption="Lower Boot Alias Write-protect Unlock bit" mask="0x00008000" name="BWPULOCK" values="NVMBWP__BWPULOCK" />
         </register>
         <register caption="Flash Programming Control Register 2" name="NVMCON2" offset="0xa0" rw="RW" size="4">
            <bitfield caption="Erase Retry Control bits" mask="0x00000300" name="ERETRY" values="NVMCON2__ERETRY" />
            <bitfield caption="Verify Read of Logic 1 Control bit" mask="0x00001000" name="VREAD1" values="NVMCON2__VREAD1" />
            <bitfield caption="Compare Read of Logic 1 bit" mask="0x00002000" name="CREAD1" values="NVMCON2__CREAD1" />
            <bitfield caption="Low-Power Read Control bit" mask="0x00008000" name="LPRD" values="NVMCON2__LPRD" />
            <bitfield caption="Wait State bits" mask="0x001F0000" name="LPRDWS" values="NVMCON2__LPRDWS" />
            <bitfield mask="0xF0000000" name="ERSCNT" />
         </register>
      </register-group>
      <value-group caption="NVM Operation bits" name="NVMCON__NVMOP">
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Reserved" name="" value="0xe" />
         <value caption="Reserved" name="" value="0xd" />
         <value caption="Reserved" name="" value="0xc" />
         <value caption="Reserved" name="" value="0xb" />
         <value caption="Reserved" name="" value="0xa" />
         <value caption="Reserved" name="" value="0x9" />
         <value caption="Reserved" name="" value="0x8" />
         <value caption="Program erase operation: erase all of program Flash memory (all pages must be unprotected)" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="Program Flash memory erase operation: erases all of Program Flash" name="" value="0x5" />
         <value caption="Page erase operation: erases page selected by NVMADDR" name="" value="0x4" />
         <value caption="Row program operation: programs row selected by NVMADDR" name="" value="0x3" />
         <value caption="Quad Word (128-bit) program operation: programs the 128-bit Flash word selected by NVMADDR" name="" value="0x2" />
         <value caption="Word program operation: programs word selected by NVMADDR" name="" value="0x1" />
         <value caption="No operation" name="" value="0x0" />
      </value-group>
      <value-group caption="Low-Voltage Detect Error bit" name="NVMCON__LVDERR">
         <value caption="Low-voltage detected (possible data corruption if WRERR is set)" name="" value="0x1" />
         <value caption="Voltage level is acceptable for programming" name="" value="0x0" />
      </value-group>
      <value-group caption="Write Error bit" name="NVMCON__WRERR">
         <value caption="Program or erase sequence did not complete successfully" name="" value="0x1" />
         <value caption="Program or erase sequence completed normally" name="" value="0x0" />
      </value-group>
      <value-group caption="Write Enable bit" name="NVMCON__WREN">
         <value caption="Enable writes to the WR bit and disables writes to the NVMOP bits" name="" value="0x1" />
         <value caption="Disable writes to WR bit and enables writes to the NVMOP bits" name="" value="0x0" />
      </value-group>
      <value-group caption="Write Control bit" name="NVMCON__WR">
         <value caption="Initiate a Flash operation" name="" value="0x1" />
         <value caption="Flash operation is complete or inactive" name="" value="0x0" />
      </value-group>
      <value-group caption="Program Flash Memory Page Write-protect Unlock bit" name="NVMPWP__PWPULOCK">
         <value caption="Register is not locked and can be modified" name="" value="0x1" />
         <value caption="Register is locked and cannot be modified" name="" value="0x0" />
      </value-group>

      <value-group caption="Boot Alias Page 0 Write-protect bit" name="NVMBWP__BWP0">
         <value caption="Write protection for physical address 0x01FC00000 through 0x1FC03FFF enabled" name="" value="0x1" />
         <value caption="Write protection for physical address 0x01FC00000 through 0x1FC03FFF disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Boot Alias Page 1 Write-protect bit" name="NVMBWP__BWP1">
         <value caption="Write protection for physical address 0x01FC04000 through 0x1FC07FFF enabled" name="" value="0x1" />
         <value caption="Write protection for physical address 0x01FC04000 through 0x1FC07FFF disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Boot Alias Page 2 Write-protect bit" name="NVMBWP__BWP2">
         <value caption="Write protection for physical address 0x01FC08000 through 0x1FC0BFFF enabled" name="" value="0x1" />
         <value caption="Write protection for physical address 0x01FC08000 through 0x1FC0BFFF disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Boot Alias Page 3 Write-protect bit" name="NVMBWP__BWP3">
         <value caption="Write protection for physical address 0x01FC0C000 through 0x1FC0FFFF enabled" name="" value="0x1" />
         <value caption="Write protection for physical address 0x01FC0C000 through 0x1FC0FFFF disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Boot Alias Page 4 Write-protect bit" name="NVMBWP__BWP4">
         <value caption="Write protection for physical address 0x01FC10000 through 0x1FC13FFF enabled" name="" value="0x1" />
         <value caption="Write protection for physical address 0x01FC10000 through 0x1FC13FFF disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Lower Boot Alias Write-protect Unlock bit" name="NVMBWP__BWPULOCK">
         <value caption="LBWPx bits are not locked and can be modified" name="" value="0x1" />
         <value caption="LBWPx bits are locked and cannot be modified" name="" value="0x0" />
      </value-group>
      <value-group caption="Erase Retry Control bits" name="NVMCON2__ERETRY">
         <value caption="Erase strength for last retry cycle" name="" value="0x3" />
         <value caption="Erase strength for third retry cycle" name="" value="0x2" />
         <value caption="Erase strength for second retry cycle" name="" value="0x1" />
         <value caption="Erase strength for first retry cycle" name="" value="0x0" />
      </value-group>
      <value-group caption="Verify Read of Logic 1 Control bit" name="NVMCON2__VREAD1">
         <value caption="Selects Erase Retry Procedure with Verify Read" name="" value="0x1" />
         <value caption="Selects Single Erase w/o Verify Read" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="NVMCON2__CREAD1">
         <value caption="Selects Erase Retry Procedure with Verify Read" name="" value="0x1" />
         <value caption="Selects Single Erase w/o Verify Read" name="" value="0x0" />
      </value-group>
      <value-group caption="Low-Power Read Control bit" name="NVMCON2__LPRD">
         <value caption="Configures Flash for Low Power reads, but with slower higher latency access times" name="" value="0x1" />
         <value caption="Configures Flash for faster Low Latency reads, but at higher power consumption" name="" value="0x0" />
      </value-group>
      <value-group caption="" name="NVMCON2__LPRDWS">
         <value caption="31 Wait States" name="" value="0x1f" />
         <value caption="30 Wait States" name="" value="0x1e" />
         <value caption="29 Wait States" name="" value="0x1d" />
         <value caption="28 Wait States" name="" value="0x1c" />
         <value caption="27 Wait States" name="" value="0x1b" />
         <value caption="26 Wait States" name="" value="0x1a" />
         <value caption="25 Wait States" name="" value="0x19" />
         <value caption="24 Wait States" name="" value="0x18" />
         <value caption="23 Wait States" name="" value="0x17" />
         <value caption="22 Wait States" name="" value="0x16" />
         <value caption="21 Wait States" name="" value="0x15" />
         <value caption="20 Wait States" name="" value="0x14" />
         <value caption="19 Wait States" name="" value="0x13" />
         <value caption="18 Wait States" name="" value="0x12" />
         <value caption="17 Wait States" name="" value="0x11" />
         <value caption="16 Wait States" name="" value="0x10" />
         <value caption="15 Wait States" name="" value="0xf" />
         <value caption="14 Wait States" name="" value="0xe" />
         <value caption="13 Wait States" name="" value="0xd" />
         <value caption="12 Wait States" name="" value="0xc" />
         <value caption="11 Wait States" name="" value="0xb" />
         <value caption="10 Wait States" name="" value="0xa" />
         <value caption="9 Wait States" name="" value="0x9" />
         <value caption="8 Wait States" name="" value="0x8" />
         <value caption="7 Wait States" name="" value="0x7" />
         <value caption="6 Wait States" name="" value="0x6" />
         <value caption="5 Wait States" name="" value="0x5" />
         <value caption="4 Wait States" name="" value="0x4" />
         <value caption="3 Wait States" name="" value="0x3" />
         <value caption="2 Wait States" name="" value="0x2" />
         <value caption="1 Wait States" name="" value="0x1" />
         <value caption="0 Wait States" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="00749" name="OCMP" version="1">
      <register-group name="OCMP">
         <register caption="Output Compare 'x' Control Register" name="OC1CON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Output Compare Mode Select bits" mask="0x00000007" name="OCM" values="OC1CON__OCM" />
            <bitfield caption="Output Compare Timer Select bit" mask="0x00000008" name="OCTSEL" values="OC1CON__OCTSEL" />
            <bitfield caption="PWM Fault Condition Status bit" mask="0x00000010" name="OCFLT" values="OC1CON__OCFLT" />
            <bitfield caption="32-bit Compare Mode bit" mask="0x00000020" name="OC32" values="OC1CON__OC32" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="OC1CON__SIDL" />
            <bitfield caption="Output Compare Peripheral On bit" mask="0x00008000" name="ON" values="OC1CON__ON" />
         </register>
         <register caption="Output Compare 'x' Control Register" name="OC2CON" offset="0x200" rw="RW" size="4">
            <bitfield caption="Output Compare Mode Select bits" mask="0x00000007" name="OCM" values="OC2CON__OCM" />
            <bitfield caption="Output Compare Timer Select bit" mask="0x00000008" name="OCTSEL" values="OC2CON__OCTSEL" />
            <bitfield caption="PWM Fault Condition Status bit" mask="0x00000010" name="OCFLT" values="OC2CON__OCFLT" />
            <bitfield caption="32-bit Compare Mode bit" mask="0x00000020" name="OC32" values="OC2CON__OC32" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="OC2CON__SIDL" />
            <bitfield caption="Output Compare Peripheral On bit" mask="0x00008000" name="ON" values="OC2CON__ON" />
         </register>
         <register caption="Output Compare 'x' Control Register" name="OC3CON" offset="0x400" rw="RW" size="4">
            <bitfield caption="Output Compare Mode Select bits" mask="0x00000007" name="OCM" values="OC3CON__OCM" />
            <bitfield caption="Output Compare Timer Select bit" mask="0x00000008" name="OCTSEL" values="OC3CON__OCTSEL" />
            <bitfield caption="PWM Fault Condition Status bit" mask="0x00000010" name="OCFLT" values="OC3CON__OCFLT" />
            <bitfield caption="32-bit Compare Mode bit" mask="0x00000020" name="OC32" values="OC3CON__OC32" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="OC3CON__SIDL" />
            <bitfield caption="Output Compare Peripheral On bit" mask="0x00008000" name="ON" values="OC3CON__ON" />
         </register>
         <register caption="Output Compare 'x' Control Register" name="OC4CON" offset="0x600" rw="RW" size="4">
            <bitfield caption="Output Compare Mode Select bits" mask="0x00000007" name="OCM" values="OC4CON__OCM" />
            <bitfield caption="Output Compare Timer Select bit" mask="0x00000008" name="OCTSEL" values="OC4CON__OCTSEL" />
            <bitfield caption="PWM Fault Condition Status bit" mask="0x00000010" name="OCFLT" values="OC4CON__OCFLT" />
            <bitfield caption="32-bit Compare Mode bit" mask="0x00000020" name="OC32" values="OC4CON__OC32" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="OC4CON__SIDL" />
            <bitfield caption="Output Compare Peripheral On bit" mask="0x00008000" name="ON" values="OC4CON__ON" />
         </register>
         <register caption="Output Compare 'x' Control Register" name="OC5CON" offset="0x800" rw="RW" size="4">
            <bitfield caption="Output Compare Mode Select bits" mask="0x00000007" name="OCM" values="OC5CON__OCM" />
            <bitfield caption="Output Compare Timer Select bit" mask="0x00000008" name="OCTSEL" values="OC5CON__OCTSEL" />
            <bitfield caption="PWM Fault Condition Status bit" mask="0x00000010" name="OCFLT" values="OC5CON__OCFLT" />
            <bitfield caption="32-bit Compare Mode bit" mask="0x00000020" name="OC32" values="OC5CON__OC32" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="OC5CON__SIDL" />
            <bitfield caption="Output Compare Peripheral On bit" mask="0x00008000" name="ON" values="OC5CON__ON" />
         </register>
         <register caption="Output Compare 'x' Control Register" name="OC6CON" offset="0xa00" rw="RW" size="4">
            <bitfield caption="Output Compare Mode Select bits" mask="0x00000007" name="OCM" values="OC6CON__OCM" />
            <bitfield caption="Output Compare Timer Select bit" mask="0x00000008" name="OCTSEL" values="OC6CON__OCTSEL" />
            <bitfield caption="PWM Fault Condition Status bit" mask="0x00000010" name="OCFLT" values="OC6CON__OCFLT" />
            <bitfield caption="32-bit Compare Mode bit" mask="0x00000020" name="OC32" values="OC6CON__OC32" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="OC6CON__SIDL" />
            <bitfield caption="Output Compare Peripheral On bit" mask="0x00008000" name="ON" values="OC6CON__ON" />
         </register>
         <register caption="Output Compare 'x' Control Register" name="OC7CON" offset="0xc00" rw="RW" size="4">
            <bitfield caption="Output Compare Mode Select bits" mask="0x00000007" name="OCM" values="OC7CON__OCM" />
            <bitfield caption="Output Compare Timer Select bit" mask="0x00000008" name="OCTSEL" values="OC7CON__OCTSEL" />
            <bitfield caption="PWM Fault Condition Status bit" mask="0x00000010" name="OCFLT" values="OC7CON__OCFLT" />
            <bitfield caption="32-bit Compare Mode bit" mask="0x00000020" name="OC32" values="OC7CON__OC32" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="OC7CON__SIDL" />
            <bitfield caption="Output Compare Peripheral On bit" mask="0x00008000" name="ON" values="OC7CON__ON" />
         </register>
         <register caption="Output Compare 'x' Control Register" name="OC8CON" offset="0xe00" rw="RW" size="4">
            <bitfield caption="Output Compare Mode Select bits" mask="0x00000007" name="OCM" values="OC8CON__OCM" />
            <bitfield caption="Output Compare Timer Select bit" mask="0x00000008" name="OCTSEL" values="OC8CON__OCTSEL" />
            <bitfield caption="PWM Fault Condition Status bit" mask="0x00000010" name="OCFLT" values="OC8CON__OCFLT" />
            <bitfield caption="32-bit Compare Mode bit" mask="0x00000020" name="OC32" values="OC8CON__OC32" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="OC8CON__SIDL" />
            <bitfield caption="Output Compare Peripheral On bit" mask="0x00008000" name="ON" values="OC8CON__ON" />
         </register>
         <register caption="Output Compare 'x' Control Register" name="OC9CON" offset="0x1000" rw="RW" size="4">
            <bitfield caption="Output Compare Mode Select bits" mask="0x00000007" name="OCM" values="OC9CON__OCM" />
            <bitfield caption="Output Compare Timer Select bit" mask="0x00000008" name="OCTSEL" values="OC9CON__OCTSEL" />
            <bitfield caption="PWM Fault Condition Status bit" mask="0x00000010" name="OCFLT" values="OC9CON__OCFLT" />
            <bitfield caption="32-bit Compare Mode bit" mask="0x00000020" name="OC32" values="OC9CON__OC32" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="OC9CON__SIDL" />
            <bitfield caption="Output Compare Peripheral On bit" mask="0x00008000" name="ON" values="OC9CON__ON" />
         </register>
         <register caption="" name="OC1R" offset="0x10" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC1R" />
         </register>
         <register caption="" name="OC2R" offset="0x210" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC2R" />
         </register>
         <register caption="" name="OC3R" offset="0x410" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC3R" />
         </register>
         <register caption="" name="OC4R" offset="0x610" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC4R" />
         </register>
         <register caption="" name="OC5R" offset="0x810" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC5R" />
         </register>
         <register caption="" name="OC6R" offset="0xa10" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC6R" />
         </register>
         <register caption="" name="OC7R" offset="0xc10" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC7R" />
         </register>
         <register caption="" name="OC8R" offset="0xe10" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC8R" />
         </register>
         <register caption="" name="OC9R" offset="0x1010" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC9R" />
         </register>
         <register caption="" name="OC1RS" offset="0x20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC1RS" />
         </register>
         <register caption="" name="OC2RS" offset="0x220" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC2RS" />
         </register>
         <register caption="" name="OC3RS" offset="0x420" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC3RS" />
         </register>
         <register caption="" name="OC4RS" offset="0x620" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC4RS" />
         </register>
         <register caption="" name="OC5RS" offset="0x820" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC5RS" />
         </register>
         <register caption="" name="OC6RS" offset="0xa20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC6RS" />
         </register>
         <register caption="" name="OC7RS" offset="0xc20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC7RS" />
         </register>
         <register caption="" name="OC8RS" offset="0xe20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC8RS" />
         </register>
         <register caption="" name="OC9RS" offset="0x1020" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="OC9RS" />
         </register>
      </register-group>
      <value-group caption="Output Compare Mode Select bits" name="OC1CON__OCM">
         <value caption="PWM mode on OCx; Fault pin enabled" name="" value="0x7" />
         <value caption="PWM mode on OCx; Fault pin diabled" name="" value="0x6" />
         <value caption="Initialize OCx pin low; generate continious output pulses on OCx pin" name="" value="0x5" />
         <value caption="Initialize OCx pin low: generate single output pulse on OCx pin" name="" value="0x4" />
         <value caption="Compare event toggles OCx pin" name="" value="0x3" />
         <value caption="Initialize OCx pin high ; compare event forces OCx pin low" name="" value="0x2" />
         <value caption="Initialize OCx pin low; compare event forces OCx pin high" name="" value="0x1" />
         <value caption="Output compare peripheral is disabled but continues to draw current" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Timer Select bit" name="OC1CON__OCTSEL">
         <value caption="Timery is the clock source for this Output Compare module" name="" value="0x1" />
         <value caption="Timerx is the clock source for this Output Compare module" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Fault Condition Status bit" name="OC1CON__OCFLT">
         <value caption="PWM Fault condition has occurred (cleared in HW only)" name="" value="0x1" />
         <value caption="No PWM Fault condition has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="32-bit Compare Mode bit" name="OC1CON__OC32">
         <value caption="OCxR and/or OCxRS are used for comparisions to the 32-bit timer source" name="" value="0x1" />
         <value caption="OCxR and OCxRS are used for comparisons to the 16-bit timer source" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="OC1CON__SIDL">
         <value caption="Discontinue operation when CPU enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Peripheral On bit" name="OC1CON__ON">
         <value caption="Output Compare peripheral is enabled" name="" value="0x1" />
         <value caption="Output Compare peripheral is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Mode Select bits" name="OC2CON__OCM">
         <value caption="PWM mode on OCx; Fault pin enabled" name="" value="0x7" />
         <value caption="PWM mode on OCx; Fault pin diabled" name="" value="0x6" />
         <value caption="Initialize OCx pin low; generate continious output pulses on OCx pin" name="" value="0x5" />
         <value caption="Initialize OCx pin low: generate single output pulse on OCx pin" name="" value="0x4" />
         <value caption="Compare event toggles OCx pin" name="" value="0x3" />
         <value caption="Initialize OCx pin high ; compare event forces OCx pin low" name="" value="0x2" />
         <value caption="Initialize OCx pin low; compare event forces OCx pin high" name="" value="0x1" />
         <value caption="Output compare peripheral is disabled but continues to draw current" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Timer Select bit" name="OC2CON__OCTSEL">
         <value caption="Timery is the clock source for this Output Compare module" name="" value="0x1" />
         <value caption="Timerx is the clock source for this Output Compare module" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Fault Condition Status bit" name="OC2CON__OCFLT">
         <value caption="PWM Fault condition has occurred (cleared in HW only)" name="" value="0x1" />
         <value caption="No PWM Fault condition has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="32-bit Compare Mode bit" name="OC2CON__OC32">
         <value caption="OCxR and/or OCxRS are used for comparisions to the 32-bit timer source" name="" value="0x1" />
         <value caption="OCxR and OCxRS are used for comparisons to the 16-bit timer source" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="OC2CON__SIDL">
         <value caption="Discontinue operation when CPU enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Peripheral On bit" name="OC2CON__ON">
         <value caption="Output Compare peripheral is enabled" name="" value="0x1" />
         <value caption="Output Compare peripheral is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Mode Select bits" name="OC3CON__OCM">
         <value caption="PWM mode on OCx; Fault pin enabled" name="" value="0x7" />
         <value caption="PWM mode on OCx; Fault pin diabled" name="" value="0x6" />
         <value caption="Initialize OCx pin low; generate continious output pulses on OCx pin" name="" value="0x5" />
         <value caption="Initialize OCx pin low: generate single output pulse on OCx pin" name="" value="0x4" />
         <value caption="Compare event toggles OCx pin" name="" value="0x3" />
         <value caption="Initialize OCx pin high ; compare event forces OCx pin low" name="" value="0x2" />
         <value caption="Initialize OCx pin low; compare event forces OCx pin high" name="" value="0x1" />
         <value caption="Output compare peripheral is disabled but continues to draw current" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Timer Select bit" name="OC3CON__OCTSEL">
         <value caption="Timery is the clock source for this Output Compare module" name="" value="0x1" />
         <value caption="Timerx is the clock source for this Output Compare module" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Fault Condition Status bit" name="OC3CON__OCFLT">
         <value caption="PWM Fault condition has occurred (cleared in HW only)" name="" value="0x1" />
         <value caption="No PWM Fault condition has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="32-bit Compare Mode bit" name="OC3CON__OC32">
         <value caption="OCxR and/or OCxRS are used for comparisions to the 32-bit timer source" name="" value="0x1" />
         <value caption="OCxR and OCxRS are used for comparisons to the 16-bit timer source" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="OC3CON__SIDL">
         <value caption="Discontinue operation when CPU enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Peripheral On bit" name="OC3CON__ON">
         <value caption="Output Compare peripheral is enabled" name="" value="0x1" />
         <value caption="Output Compare peripheral is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Mode Select bits" name="OC4CON__OCM">
         <value caption="PWM mode on OCx; Fault pin enabled" name="" value="0x7" />
         <value caption="PWM mode on OCx; Fault pin diabled" name="" value="0x6" />
         <value caption="Initialize OCx pin low; generate continious output pulses on OCx pin" name="" value="0x5" />
         <value caption="Initialize OCx pin low: generate single output pulse on OCx pin" name="" value="0x4" />
         <value caption="Compare event toggles OCx pin" name="" value="0x3" />
         <value caption="Initialize OCx pin high ; compare event forces OCx pin low" name="" value="0x2" />
         <value caption="Initialize OCx pin low; compare event forces OCx pin high" name="" value="0x1" />
         <value caption="Output compare peripheral is disabled but continues to draw current" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Timer Select bit" name="OC4CON__OCTSEL">
         <value caption="Timery is the clock source for this Output Compare module" name="" value="0x1" />
         <value caption="Timerx is the clock source for this Output Compare module" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Fault Condition Status bit" name="OC4CON__OCFLT">
         <value caption="PWM Fault condition has occurred (cleared in HW only)" name="" value="0x1" />
         <value caption="No PWM Fault condition has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="32-bit Compare Mode bit" name="OC4CON__OC32">
         <value caption="OCxR and/or OCxRS are used for comparisions to the 32-bit timer source" name="" value="0x1" />
         <value caption="OCxR and OCxRS are used for comparisons to the 16-bit timer source" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="OC4CON__SIDL">
         <value caption="Discontinue operation when CPU enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Peripheral On bit" name="OC4CON__ON">
         <value caption="Output Compare peripheral is enabled" name="" value="0x1" />
         <value caption="Output Compare peripheral is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Mode Select bits" name="OC5CON__OCM">
         <value caption="PWM mode on OCx; Fault pin enabled" name="" value="0x7" />
         <value caption="PWM mode on OCx; Fault pin diabled" name="" value="0x6" />
         <value caption="Initialize OCx pin low; generate continious output pulses on OCx pin" name="" value="0x5" />
         <value caption="Initialize OCx pin low: generate single output pulse on OCx pin" name="" value="0x4" />
         <value caption="Compare event toggles OCx pin" name="" value="0x3" />
         <value caption="Initialize OCx pin high ; compare event forces OCx pin low" name="" value="0x2" />
         <value caption="Initialize OCx pin low; compare event forces OCx pin high" name="" value="0x1" />
         <value caption="Output compare peripheral is disabled but continues to draw current" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Timer Select bit" name="OC5CON__OCTSEL">
         <value caption="Timery is the clock source for this Output Compare module" name="" value="0x1" />
         <value caption="Timerx is the clock source for this Output Compare module" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Fault Condition Status bit" name="OC5CON__OCFLT">
         <value caption="PWM Fault condition has occurred (cleared in HW only)" name="" value="0x1" />
         <value caption="No PWM Fault condition has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="32-bit Compare Mode bit" name="OC5CON__OC32">
         <value caption="OCxR and/or OCxRS are used for comparisions to the 32-bit timer source" name="" value="0x1" />
         <value caption="OCxR and OCxRS are used for comparisons to the 16-bit timer source" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="OC5CON__SIDL">
         <value caption="Discontinue operation when CPU enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Peripheral On bit" name="OC5CON__ON">
         <value caption="Output Compare peripheral is enabled" name="" value="0x1" />
         <value caption="Output Compare peripheral is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Mode Select bits" name="OC6CON__OCM">
         <value caption="PWM mode on OCx; Fault pin enabled" name="" value="0x7" />
         <value caption="PWM mode on OCx; Fault pin diabled" name="" value="0x6" />
         <value caption="Initialize OCx pin low; generate continious output pulses on OCx pin" name="" value="0x5" />
         <value caption="Initialize OCx pin low: generate single output pulse on OCx pin" name="" value="0x4" />
         <value caption="Compare event toggles OCx pin" name="" value="0x3" />
         <value caption="Initialize OCx pin high ; compare event forces OCx pin low" name="" value="0x2" />
         <value caption="Initialize OCx pin low; compare event forces OCx pin high" name="" value="0x1" />
         <value caption="Output compare peripheral is disabled but continues to draw current" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Timer Select bit" name="OC6CON__OCTSEL">
         <value caption="Timery is the clock source for this Output Compare module" name="" value="0x1" />
         <value caption="Timerx is the clock source for this Output Compare module" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Fault Condition Status bit" name="OC6CON__OCFLT">
         <value caption="PWM Fault condition has occurred (cleared in HW only)" name="" value="0x1" />
         <value caption="No PWM Fault condition has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="32-bit Compare Mode bit" name="OC6CON__OC32">
         <value caption="OCxR and/or OCxRS are used for comparisions to the 32-bit timer source" name="" value="0x1" />
         <value caption="OCxR and OCxRS are used for comparisons to the 16-bit timer source" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="OC6CON__SIDL">
         <value caption="Discontinue operation when CPU enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Peripheral On bit" name="OC6CON__ON">
         <value caption="Output Compare peripheral is enabled" name="" value="0x1" />
         <value caption="Output Compare peripheral is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Mode Select bits" name="OC7CON__OCM">
         <value caption="PWM mode on OCx; Fault pin enabled" name="" value="0x7" />
         <value caption="PWM mode on OCx; Fault pin diabled" name="" value="0x6" />
         <value caption="Initialize OCx pin low; generate continious output pulses on OCx pin" name="" value="0x5" />
         <value caption="Initialize OCx pin low: generate single output pulse on OCx pin" name="" value="0x4" />
         <value caption="Compare event toggles OCx pin" name="" value="0x3" />
         <value caption="Initialize OCx pin high ; compare event forces OCx pin low" name="" value="0x2" />
         <value caption="Initialize OCx pin low; compare event forces OCx pin high" name="" value="0x1" />
         <value caption="Output compare peripheral is disabled but continues to draw current" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Timer Select bit" name="OC7CON__OCTSEL">
         <value caption="Timery is the clock source for this Output Compare module" name="" value="0x1" />
         <value caption="Timerx is the clock source for this Output Compare module" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Fault Condition Status bit" name="OC7CON__OCFLT">
         <value caption="PWM Fault condition has occurred (cleared in HW only)" name="" value="0x1" />
         <value caption="No PWM Fault condition has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="32-bit Compare Mode bit" name="OC7CON__OC32">
         <value caption="OCxR and/or OCxRS are used for comparisions to the 32-bit timer source" name="" value="0x1" />
         <value caption="OCxR and OCxRS are used for comparisons to the 16-bit timer source" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="OC7CON__SIDL">
         <value caption="Discontinue operation when CPU enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Peripheral On bit" name="OC7CON__ON">
         <value caption="Output Compare peripheral is enabled" name="" value="0x1" />
         <value caption="Output Compare peripheral is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Mode Select bits" name="OC8CON__OCM">
         <value caption="PWM mode on OCx; Fault pin enabled" name="" value="0x7" />
         <value caption="PWM mode on OCx; Fault pin diabled" name="" value="0x6" />
         <value caption="Initialize OCx pin low; generate continious output pulses on OCx pin" name="" value="0x5" />
         <value caption="Initialize OCx pin low: generate single output pulse on OCx pin" name="" value="0x4" />
         <value caption="Compare event toggles OCx pin" name="" value="0x3" />
         <value caption="Initialize OCx pin high ; compare event forces OCx pin low" name="" value="0x2" />
         <value caption="Initialize OCx pin low; compare event forces OCx pin high" name="" value="0x1" />
         <value caption="Output compare peripheral is disabled but continues to draw current" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Timer Select bit" name="OC8CON__OCTSEL">
         <value caption="Timery is the clock source for this Output Compare module" name="" value="0x1" />
         <value caption="Timerx is the clock source for this Output Compare module" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Fault Condition Status bit" name="OC8CON__OCFLT">
         <value caption="PWM Fault condition has occurred (cleared in HW only)" name="" value="0x1" />
         <value caption="No PWM Fault condition has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="32-bit Compare Mode bit" name="OC8CON__OC32">
         <value caption="OCxR and/or OCxRS are used for comparisions to the 32-bit timer source" name="" value="0x1" />
         <value caption="OCxR and OCxRS are used for comparisons to the 16-bit timer source" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="OC8CON__SIDL">
         <value caption="Discontinue operation when CPU enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Peripheral On bit" name="OC8CON__ON">
         <value caption="Output Compare peripheral is enabled" name="" value="0x1" />
         <value caption="Output Compare peripheral is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Mode Select bits" name="OC9CON__OCM">
         <value caption="PWM mode on OCx; Fault pin enabled" name="" value="0x7" />
         <value caption="PWM mode on OCx; Fault pin diabled" name="" value="0x6" />
         <value caption="Initialize OCx pin low; generate continious output pulses on OCx pin" name="" value="0x5" />
         <value caption="Initialize OCx pin low: generate single output pulse on OCx pin" name="" value="0x4" />
         <value caption="Compare event toggles OCx pin" name="" value="0x3" />
         <value caption="Initialize OCx pin high ; compare event forces OCx pin low" name="" value="0x2" />
         <value caption="Initialize OCx pin low; compare event forces OCx pin high" name="" value="0x1" />
         <value caption="Output compare peripheral is disabled but continues to draw current" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Timer Select bit" name="OC9CON__OCTSEL">
         <value caption="Timery is the clock source for this Output Compare module" name="" value="0x1" />
         <value caption="Timerx is the clock source for this Output Compare module" name="" value="0x0" />
      </value-group>
      <value-group caption="PWM Fault Condition Status bit" name="OC9CON__OCFLT">
         <value caption="PWM Fault condition has occurred (cleared in HW only)" name="" value="0x1" />
         <value caption="No PWM Fault condition has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="32-bit Compare Mode bit" name="OC9CON__OC32">
         <value caption="OCxR and/or OCxRS are used for comparisions to the 32-bit timer source" name="" value="0x1" />
         <value caption="OCxR and OCxRS are used for comparisons to the 16-bit timer source" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="OC9CON__SIDL">
         <value caption="Discontinue operation when CPU enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Output Compare Peripheral On bit" name="OC9CON__ON">
         <value caption="Output Compare peripheral is enabled" name="" value="0x1" />
         <value caption="Output Compare peripheral is disabled" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="03088" name="PCACHE" version="">
      <register-group name="PCACHE">
         <register caption="Cache Module Control Register" name="CHECON" offset="0x0" rw="RW" size="4">
            <bitfield caption="PFM Access Time Defined in Terms of SYSCLK Wait States bits" mask="0x0000000F" name="PFMWS" values="CHECON__PFMWS" />
            <bitfield caption="Predictive Prefetch Enable bits" mask="0x00000030" name="PREFEN" values="CHECON__PREFEN" />
            <bitfield caption="PFM Address Wait State Enable bit" mask="0x00000100" name="PFMAWSEN" values="CHECON__PFMAWSEN" />
            <bitfield caption="Cache Performance Counters Enable bit" mask="0x00001000" name="CHEPERFEN" values="CHECON__CHEPERFEN" />
            <bitfield caption="Instruction Auto-cache Coherency Control bit" mask="0x00010000" name="ICHECOH" values="CHECON__ICHECOH" />
            <bitfield caption="Data Auto-cache Coherency Control bit" mask="0x00020000" name="DCHECOH" values="CHECON__DCHECOH" />
            <bitfield caption="Peripheral Auto-cache Coherency Control bit" mask="0x00040000" name="PERCHECOH" values="CHECON__PERCHECOH" />
            <bitfield caption="Instruction Cache Invalidate bit" mask="0x00100000" name="ICHEINV" values="CHECON__ICHEINV" />
            <bitfield caption="Data Cache Invalidate bit" mask="0x00200000" name="DCHEINV" values="CHECON__DCHEINV" />
            <bitfield caption="Peripheral Cache Invalidate bit" mask="0x00400000" name="PERCHEINV" values="CHECON__PERCHEINV" />
            <bitfield caption="Instruction Cache Enable bit" mask="0x01000000" name="ICHEEN" values="CHECON__ICHEEN" />
            <bitfield caption="Data Cache Enable bit" mask="0x02000000" name="DCHEEN" values="CHECON__DCHEEN" />
            <bitfield caption="Peripheral Cache Enable bit" mask="0x04000000" name="PERCHEEN" values="CHECON__PERCHEEN" />
         </register>
         <register caption="" name="CHESTAT" offset="0x10" rw="RW" size="4">
            <bitfield mask="0x000000FF" name="PFMSECCNT" />
            <bitfield mask="0x04000000" name="PFMSEC" />
            <bitfield mask="0x08000000" name="PFMDED" />
         </register>
         <register caption="CACHE Hit Status Register" name="CHEHIT" offset="0x20" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHEHIT" />
         </register>
         <register caption="CACHE Miss Status Register" name="CHEMIS" offset="0x30" rw="R" size="4">
            <bitfield mask="0xFFFFFFFF" name="CHEMIS" />
         </register>
      </register-group>
      <value-group caption="PFM Access Time Defined in Terms of SYSCLK Wait States bits" name="CHECON__PFMWS">
         <value caption="Seven Wait states" name="" value="0x7" />
         <value caption="Six Wait states" name="" value="0x6" />
         <value caption="Five Wait states" name="" value="0x5" />
         <value caption="Four Wait states" name="" value="0x4" />
         <value caption="Three Wait states" name="" value="0x3" />
         <value caption="Two Wait states" name="" value="0x2" />
         <value caption="One Wait state" name="" value="0x1" />
         <value caption="Zero Wait states" name="" value="0x0" />
      </value-group>
      <value-group caption="Predictive Prefetch Enable bits" name="CHECON__PREFEN">
         <value caption="Enable predictive prefetch for CPU instructions only" name="" value="0x1" />
         <value caption="Disable predictive prefetch" name="" value="0x0" />
      </value-group>
      <value-group caption="PFM Address Wait State Enable bit" name="CHECON__PFMAWSEN">
         <value caption="Add one more Wait State to flash address setup (suggested for higher system clock frequencies)" name="" value="0x1" />
         <value caption="Add no Wait States to the flash address setup (suggested for lower system clock frequencies to achieve higher performance)" name="" value="0x0" />
      </value-group>
      <value-group caption="Cache Performance Counters Enable bit" name="CHECON__CHEPERFEN">
         <value caption="Performance counters are enabled" name="" value="0x1" />
         <value caption="Performance counters are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Instruction Auto-cache Coherency Control bit" name="CHECON__ICHECOH">
         <value caption="Automatically invalidate cache on a programming event" name="" value="0x1" />
         <value caption="Do not automatically invalidate cache on a programming event" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Auto-cache Coherency Control bit" name="CHECON__DCHECOH">
         <value caption="Automatically invalidate cache on a programming event" name="" value="0x1" />
         <value caption="Do not automatically invalidate cache on a programming event" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Auto-cache Coherency Control bit" name="CHECON__PERCHECOH">
         <value caption="Automatically invalidate cache on a programming event" name="" value="0x1" />
         <value caption="Do not automatically invalidate cache on a programming event" name="" value="0x0" />
      </value-group>
      <value-group caption="Instruction Cache Invalidate bit" name="CHECON__ICHEINV">
         <value caption="Force invalidate cache/invalidate busy" name="" value="0x1" />
         <value caption="Cache Invalidation follows CHECOH/invalid complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Cache Invalidate bit" name="CHECON__DCHEINV">
         <value caption="Force invalidate cache/invalidate busy" name="" value="0x1" />
         <value caption="Cache Invalidation follows CHECOH/invalid complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Cache Invalidate bit" name="CHECON__PERCHEINV">
         <value caption="Force invalidate cache/invalidate busy" name="" value="0x1" />
         <value caption="Cache Invalidation follows CHECOH/invalid complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Instruction Cache Enable bit" name="CHECON__ICHEEN">
         <value caption="Instruction cache is enabled" name="" value="0x1" />
         <value caption="Instruction cache is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Data Cache Enable bit" name="CHECON__DCHEEN">
         <value caption="Data cache is enabled" name="" value="0x1" />
         <value caption="Data cache is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Peripheral Cache Enable bit" name="CHECON__PERCHEEN">
         <value caption="Peripheral cache is enabled" name="" value="0x1" />
         <value caption="Peripheral cache is disabled" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="01494" name="QEI" version="1">
      <register-group name="QEI">
         <register caption="QEIx Control Register" name="QEI1CON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Counter Control Mode Selection bits" mask="0x00000003" name="CCM" values="QEI1CON__CCM" />
            <bitfield caption="External Count Gate Enable bit" mask="0x00000004" name="GATEN" values="QEI1CON__GATEN" />
            <bitfield caption="Position and Index Counter/Timer Direction Select bit" mask="0x00000008" name="CNTPOL" values="QEI1CON__CNTPOL" />
            <bitfield caption="Timer Input Clock Prescale Select bits " mask="0x00000070" name="INTDIV" values="QEI1CON__INTDIV" />
            <bitfield caption="Index Match Value bits" mask="0x00000300" name="IMV" values="QEI1CON__IMV" />
            <bitfield caption="Position Counter Initialization Mode Select bits" mask="0x00001C00" name="PIMOD" values="QEI1CON__PIMOD" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="QEISIDL" values="QEI1CON__QEISIDL" />
            <bitfield caption="Quadrature Encoder Interface Module Counter Enable bit" mask="0x00008000" name="QEIEN" values="QEI1CON__QEIEN" />
         </register>
         <register caption="QEIx Control Register" name="QEI2CON" offset="0x200" rw="RW" size="4">
            <bitfield caption="Counter Control Mode Selection bits" mask="0x00000003" name="CCM" values="QEI2CON__CCM" />
            <bitfield caption="External Count Gate Enable bit" mask="0x00000004" name="GATEN" values="QEI2CON__GATEN" />
            <bitfield caption="Position and Index Counter/Timer Direction Select bit" mask="0x00000008" name="CNTPOL" values="QEI2CON__CNTPOL" />
            <bitfield caption="Timer Input Clock Prescale Select bits " mask="0x00000070" name="INTDIV" values="QEI2CON__INTDIV" />
            <bitfield caption="Index Match Value bits" mask="0x00000300" name="IMV" values="QEI2CON__IMV" />
            <bitfield caption="Position Counter Initialization Mode Select bits" mask="0x00001C00" name="PIMOD" values="QEI2CON__PIMOD" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="QEISIDL" values="QEI2CON__QEISIDL" />
            <bitfield caption="Quadrature Encoder Interface Module Counter Enable bit" mask="0x00008000" name="QEIEN" values="QEI2CON__QEIEN" />
         </register>
         <register caption="QEIx Control Register" name="QEI3CON" offset="0x400" rw="RW" size="4">
            <bitfield caption="Counter Control Mode Selection bits" mask="0x00000003" name="CCM" values="QEI3CON__CCM" />
            <bitfield caption="External Count Gate Enable bit" mask="0x00000004" name="GATEN" values="QEI3CON__GATEN" />
            <bitfield caption="Position and Index Counter/Timer Direction Select bit" mask="0x00000008" name="CNTPOL" values="QEI3CON__CNTPOL" />
            <bitfield caption="Timer Input Clock Prescale Select bits " mask="0x00000070" name="INTDIV" values="QEI3CON__INTDIV" />
            <bitfield caption="Index Match Value bits" mask="0x00000300" name="IMV" values="QEI3CON__IMV" />
            <bitfield caption="Position Counter Initialization Mode Select bits" mask="0x00001C00" name="PIMOD" values="QEI3CON__PIMOD" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="QEISIDL" values="QEI3CON__QEISIDL" />
            <bitfield caption="Quadrature Encoder Interface Module Counter Enable bit" mask="0x00008000" name="QEIEN" values="QEI3CON__QEIEN" />
         </register>
         <register caption="QEIx I/O Control Register" name="QEI1IOC" offset="0x10" rw="RW" size="4">
            <bitfield caption="Status of QEAx Input Pin after Polarity Control and SWPAB Pin Swapping bit" mask="0x00000001" name="QEA" values="QEI1IOC__QEA" />
            <bitfield caption="Status of QEBx Input Pin after Polarity Control and SWPAB Pin Swapping bit" mask="0x00000002" name="QEB" values="QEI1IOC__QEB" />
            <bitfield caption="Status of INDXx Input Pin after Polarity Control bit" mask="0x00000004" name="INDEX" values="QEI1IOC__INDEX" />
            <bitfield caption="Status of HOMEx Input Pin after Polarity Control bit" mask="0x00000008" name="HOME" values="QEI1IOC__HOME" />
            <bitfield caption="QEAx Input Polarity Select bit" mask="0x00000010" name="QEAPOL" values="QEI1IOC__QEAPOL" />
            <bitfield caption="QEBx Input Polarity Select bit" mask="0x00000020" name="QEBPOL" values="QEI1IOC__QEBPOL" />
            <bitfield caption="INDXx Input Polarity Select bit" mask="0x00000040" name="IDXPOL" values="QEI1IOC__IDXPOL" />
            <bitfield caption="HOMEx Input Polarity Select bit" mask="0x00000080" name="HOMPOL" values="QEI1IOC__HOMPOL" />
            <bitfield caption="Swap QEA and QEB Inputs bit" mask="0x00000100" name="SWPAB" values="QEI1IOC__SWPAB" />
            <bitfield caption="QEI Module Output Function Mode Select bits" mask="0x00000600" name="OUTFNC" values="QEI1IOC__OUTFNC" />
            <bitfield caption="QEA/QEB/INDX/HOMEx Digital Input Filter Clock Divide Select bits" mask="0x00003800" name="QFDIV" values="QEI1IOC__QFDIV" />
            <bitfield caption="QEA/QEB/INDX/HOMEx Digital Filter Enable bit" mask="0x00004000" name="FLTREN" values="QEI1IOC__FLTREN" />
            <bitfield caption="Position Counter Input Capture Enable bit" mask="0x00008000" name="QCAPEN" values="QEI1IOC__QCAPEN" />
            <bitfield caption="Position Counter Input Capture by Home Event Enable bit" mask="0x00010000" name="HCAPEN" values="QEI1IOC__HCAPEN" />
         </register>
         <register caption="QEIx I/O Control Register" name="QEI2IOC" offset="0x210" rw="RW" size="4">
            <bitfield caption="Status of QEAx Input Pin after Polarity Control and SWPAB Pin Swapping bit" mask="0x00000001" name="QEA" values="QEI2IOC__QEA" />
            <bitfield caption="Status of QEBx Input Pin after Polarity Control and SWPAB Pin Swapping bit" mask="0x00000002" name="QEB" values="QEI2IOC__QEB" />
            <bitfield caption="Status of INDXx Input Pin after Polarity Control bit" mask="0x00000004" name="INDEX" values="QEI2IOC__INDEX" />
            <bitfield caption="Status of HOMEx Input Pin after Polarity Control bit" mask="0x00000008" name="HOME" values="QEI2IOC__HOME" />
            <bitfield caption="QEAx Input Polarity Select bit" mask="0x00000010" name="QEAPOL" values="QEI2IOC__QEAPOL" />
            <bitfield caption="QEBx Input Polarity Select bit" mask="0x00000020" name="QEBPOL" values="QEI2IOC__QEBPOL" />
            <bitfield caption="INDXx Input Polarity Select bit" mask="0x00000040" name="IDXPOL" values="QEI2IOC__IDXPOL" />
            <bitfield caption="HOMEx Input Polarity Select bit" mask="0x00000080" name="HOMPOL" values="QEI2IOC__HOMPOL" />
            <bitfield caption="Swap QEA and QEB Inputs bit" mask="0x00000100" name="SWPAB" values="QEI2IOC__SWPAB" />
            <bitfield caption="QEI Module Output Function Mode Select bits" mask="0x00000600" name="OUTFNC" values="QEI2IOC__OUTFNC" />
            <bitfield caption="QEA/QEB/INDX/HOMEx Digital Input Filter Clock Divide Select bits" mask="0x00003800" name="QFDIV" values="QEI2IOC__QFDIV" />
            <bitfield caption="QEA/QEB/INDX/HOMEx Digital Filter Enable bit" mask="0x00004000" name="FLTREN" values="QEI2IOC__FLTREN" />
            <bitfield caption="Position Counter Input Capture Enable bit" mask="0x00008000" name="QCAPEN" values="QEI2IOC__QCAPEN" />
            <bitfield caption="Position Counter Input Capture by Home Event Enable bit" mask="0x00010000" name="HCAPEN" values="QEI2IOC__HCAPEN" />
         </register>
         <register caption="QEIx I/O Control Register" name="QEI3IOC" offset="0x410" rw="RW" size="4">
            <bitfield caption="Status of QEAx Input Pin after Polarity Control and SWPAB Pin Swapping bit" mask="0x00000001" name="QEA" values="QEI3IOC__QEA" />
            <bitfield caption="Status of QEBx Input Pin after Polarity Control and SWPAB Pin Swapping bit" mask="0x00000002" name="QEB" values="QEI3IOC__QEB" />
            <bitfield caption="Status of INDXx Input Pin after Polarity Control bit" mask="0x00000004" name="INDEX" values="QEI3IOC__INDEX" />
            <bitfield caption="Status of HOMEx Input Pin after Polarity Control bit" mask="0x00000008" name="HOME" values="QEI3IOC__HOME" />
            <bitfield caption="QEAx Input Polarity Select bit" mask="0x00000010" name="QEAPOL" values="QEI3IOC__QEAPOL" />
            <bitfield caption="QEBx Input Polarity Select bit" mask="0x00000020" name="QEBPOL" values="QEI3IOC__QEBPOL" />
            <bitfield caption="INDXx Input Polarity Select bit" mask="0x00000040" name="IDXPOL" values="QEI3IOC__IDXPOL" />
            <bitfield caption="HOMEx Input Polarity Select bit" mask="0x00000080" name="HOMPOL" values="QEI3IOC__HOMPOL" />
            <bitfield caption="Swap QEA and QEB Inputs bit" mask="0x00000100" name="SWPAB" values="QEI3IOC__SWPAB" />
            <bitfield caption="QEI Module Output Function Mode Select bits" mask="0x00000600" name="OUTFNC" values="QEI3IOC__OUTFNC" />
            <bitfield caption="QEA/QEB/INDX/HOMEx Digital Input Filter Clock Divide Select bits" mask="0x00003800" name="QFDIV" values="QEI3IOC__QFDIV" />
            <bitfield caption="QEA/QEB/INDX/HOMEx Digital Filter Enable bit" mask="0x00004000" name="FLTREN" values="QEI3IOC__FLTREN" />
            <bitfield caption="Position Counter Input Capture Enable bit" mask="0x00008000" name="QCAPEN" values="QEI3IOC__QCAPEN" />
            <bitfield caption="Position Counter Input Capture by Home Event Enable bit" mask="0x00010000" name="HCAPEN" values="QEI3IOC__HCAPEN" />
         </register>
         <register caption="QEIx Status Register" name="QEI1STAT" offset="0x20" rw="RW" size="4">
            <bitfield caption="Index Input Event Interrupt Enable bit" mask="0x00000001" name="IDXIEN" values="QEI1STAT__IDXIEN" />
            <bitfield caption="Status Flag for Index Event Status bit" mask="0x00000002" name="IDXIRQ" values="QEI1STAT__IDXIRQ" />
            <bitfield caption="Home Input Event Interrupt Enable bit" mask="0x00000004" name="HOMIEN" values="QEI1STAT__HOMIEN" />
            <bitfield caption="Status Flag for Home Event Status bit" mask="0x00000008" name="HOMIRQ" values="QEI1STAT__HOMIRQ" />
            <bitfield caption="Velocity Counter Overflow Interrupt Enable bit" mask="0x00000010" name="VELOVIEN" values="QEI1STAT__VELOVIEN" />
            <bitfield caption="Velocity Counter Overflow Status bit" mask="0x00000020" name="VELOVIRQ" values="QEI1STAT__VELOVIRQ" />
            <bitfield caption="Position Counter Initialization Process Complete Interrupt Enable bit" mask="0x00000040" name="PCIIEN" values="QEI1STAT__PCIIEN" />
            <bitfield caption="Position Counter Initialization Process Complete Status bit" mask="0x00000080" name="PCIIRQ" values="QEI1STAT__PCIIRQ" />
            <bitfield caption="Position Counter Overflow Interrupt Enable bit" mask="0x00000100" name="POSOVIEN" values="QEI1STAT__POSOVIEN" />
            <bitfield caption="Position Counter Overflow Status bit" mask="0x00000200" name="POSOVIRQ" values="QEI1STAT__POSOVIRQ" />
            <bitfield caption="Position Counter Less Than or Equal Compare Interrupt Enable bit" mask="0x00000400" name="PCLEQIEN" values="QEI1STAT__PCLEQIEN" />
            <bitfield caption="Position Counter Less Than or Equal Compare Status bit" mask="0x00000800" name="PCLEQIRQ" values="QEI1STAT__PCLEQIRQ" />
            <bitfield caption="Position Counter Greater Than or Equal Compare Interrupt Enable bit" mask="0x00001000" name="PCHEQIEN" values="QEI1STAT__PCHEQIEN" />
            <bitfield caption="Position Counter Greater Than or Equal Compare Status bit" mask="0x00002000" name="PCHEQIRQ" values="QEI1STAT__PCHEQIRQ" />
         </register>
         <register caption="QEIx Status Register" name="QEI2STAT" offset="0x220" rw="RW" size="4">
            <bitfield caption="Index Input Event Interrupt Enable bit" mask="0x00000001" name="IDXIEN" values="QEI2STAT__IDXIEN" />
            <bitfield caption="Status Flag for Index Event Status bit" mask="0x00000002" name="IDXIRQ" values="QEI2STAT__IDXIRQ" />
            <bitfield caption="Home Input Event Interrupt Enable bit" mask="0x00000004" name="HOMIEN" values="QEI2STAT__HOMIEN" />
            <bitfield caption="Status Flag for Home Event Status bit" mask="0x00000008" name="HOMIRQ" values="QEI2STAT__HOMIRQ" />
            <bitfield caption="Velocity Counter Overflow Interrupt Enable bit" mask="0x00000010" name="VELOVIEN" values="QEI2STAT__VELOVIEN" />
            <bitfield caption="Velocity Counter Overflow Status bit" mask="0x00000020" name="VELOVIRQ" values="QEI2STAT__VELOVIRQ" />
            <bitfield caption="Position Counter Initialization Process Complete Interrupt Enable bit" mask="0x00000040" name="PCIIEN" values="QEI2STAT__PCIIEN" />
            <bitfield caption="Position Counter Initialization Process Complete Status bit" mask="0x00000080" name="PCIIRQ" values="QEI2STAT__PCIIRQ" />
            <bitfield caption="Position Counter Overflow Interrupt Enable bit" mask="0x00000100" name="POSOVIEN" values="QEI2STAT__POSOVIEN" />
            <bitfield caption="Position Counter Overflow Status bit" mask="0x00000200" name="POSOVIRQ" values="QEI2STAT__POSOVIRQ" />
            <bitfield caption="Position Counter Less Than or Equal Compare Interrupt Enable bit" mask="0x00000400" name="PCLEQIEN" values="QEI2STAT__PCLEQIEN" />
            <bitfield caption="Position Counter Less Than or Equal Compare Status bit" mask="0x00000800" name="PCLEQIRQ" values="QEI2STAT__PCLEQIRQ" />
            <bitfield caption="Position Counter Greater Than or Equal Compare Interrupt Enable bit" mask="0x00001000" name="PCHEQIEN" values="QEI2STAT__PCHEQIEN" />
            <bitfield caption="Position Counter Greater Than or Equal Compare Status bit" mask="0x00002000" name="PCHEQIRQ" values="QEI2STAT__PCHEQIRQ" />
         </register>
         <register caption="QEIx Status Register" name="QEI3STAT" offset="0x420" rw="RW" size="4">
            <bitfield caption="Index Input Event Interrupt Enable bit" mask="0x00000001" name="IDXIEN" values="QEI3STAT__IDXIEN" />
            <bitfield caption="Status Flag for Index Event Status bit" mask="0x00000002" name="IDXIRQ" values="QEI3STAT__IDXIRQ" />
            <bitfield caption="Home Input Event Interrupt Enable bit" mask="0x00000004" name="HOMIEN" values="QEI3STAT__HOMIEN" />
            <bitfield caption="Status Flag for Home Event Status bit" mask="0x00000008" name="HOMIRQ" values="QEI3STAT__HOMIRQ" />
            <bitfield caption="Velocity Counter Overflow Interrupt Enable bit" mask="0x00000010" name="VELOVIEN" values="QEI3STAT__VELOVIEN" />
            <bitfield caption="Velocity Counter Overflow Status bit" mask="0x00000020" name="VELOVIRQ" values="QEI3STAT__VELOVIRQ" />
            <bitfield caption="Position Counter Initialization Process Complete Interrupt Enable bit" mask="0x00000040" name="PCIIEN" values="QEI3STAT__PCIIEN" />
            <bitfield caption="Position Counter Initialization Process Complete Status bit" mask="0x00000080" name="PCIIRQ" values="QEI3STAT__PCIIRQ" />
            <bitfield caption="Position Counter Overflow Interrupt Enable bit" mask="0x00000100" name="POSOVIEN" values="QEI3STAT__POSOVIEN" />
            <bitfield caption="Position Counter Overflow Status bit" mask="0x00000200" name="POSOVIRQ" values="QEI3STAT__POSOVIRQ" />
            <bitfield caption="Position Counter Less Than or Equal Compare Interrupt Enable bit" mask="0x00000400" name="PCLEQIEN" values="QEI3STAT__PCLEQIEN" />
            <bitfield caption="Position Counter Less Than or Equal Compare Status bit" mask="0x00000800" name="PCLEQIRQ" values="QEI3STAT__PCLEQIRQ" />
            <bitfield caption="Position Counter Greater Than or Equal Compare Interrupt Enable bit" mask="0x00001000" name="PCHEQIEN" values="QEI3STAT__PCHEQIEN" />
            <bitfield caption="Position Counter Greater Than or Equal Compare Status bit" mask="0x00002000" name="PCHEQIRQ" values="QEI3STAT__PCHEQIRQ" />
         </register>
         <register caption="Position Counter Register" name="POS1CNT" offset="0x30" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="POSCNT" />
         </register>
         <register caption="Position Counter Register" name="POS2CNT" offset="0x230" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="POSCNT" />
         </register>
         <register caption="Position Counter Register" name="POS3CNT" offset="0x430" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="POSCNT" />
         </register>
         <register caption="" name="POS1HLD" offset="0x40" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="POSHLD" />
         </register>
         <register caption="" name="POS2HLD" offset="0x240" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="POSHLD" />
         </register>
         <register caption="" name="POS3HLD" offset="0x440" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="POSHLD" />
         </register>
         <register caption="Velocity Counter Register" name="VEL1CNT" offset="0x50" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="VELCNT" />
         </register>
         <register caption="Velocity Counter Register" name="VEL2CNT" offset="0x250" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="VELCNT" />
         </register>
         <register caption="Velocity Counter Register" name="VEL3CNT" offset="0x450" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="VELCNT" />
         </register>
         <register caption="Velocity Hold Register" name="VEL1HLD" offset="0x60" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="VELHLD" />
         </register>
         <register caption="Velocity Hold Register" name="VEL2HLD" offset="0x260" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="VELHLD" />
         </register>
         <register caption="Velocity Hold Register" name="VEL3HLD" offset="0x460" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="VELHLD" />
         </register>
         <register caption="Interval Timer Register" name="INT1TMR" offset="0x70" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="INTTMR" />
         </register>
         <register caption="Interval Timer Register" name="INT2TMR" offset="0x270" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="INTTMR" />
         </register>
         <register caption="Interval Timer Register" name="INT3TMR" offset="0x470" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="INTTMR" />
         </register>
         <register caption="Interval Timer Hold Register" name="INT1HLD" offset="0x80" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="INTHLD" />
         </register>
         <register caption="Interval Timer Hold Register" name="INT2HLD" offset="0x280" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="INTHLD" />
         </register>
         <register caption="Interval Timer Hold Register" name="INT3HLD" offset="0x480" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="INTHLD" />
         </register>
         <register caption="" name="INDX1CNT" offset="0x90" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="INDXCNT" />
         </register>
         <register caption="" name="INDX2CNT" offset="0x290" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="INDXCNT" />
         </register>
         <register caption="" name="INDX3CNT" offset="0x490" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="INDXCNT" />
         </register>
         <register caption="" name="INDX1HLD" offset="0xa0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="INDXHLD" />
         </register>
         <register caption="" name="INDX2HLD" offset="0x2a0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="INDXHLD" />
         </register>
         <register caption="" name="INDX3HLD" offset="0x4a0" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="INDXHLD" />
         </register>
         <register caption="QEIx Initialize/Capture/Compare Register" name="QEI1ICC" offset="0xb0" rw="RW" size="4">
            <bitfield caption="32-bit Initialize/Capture/Compare High bits" mask="0xFFFFFFFF" name="QEIICC" value="QEI1ICC__QEIICC" />
         </register>
         <register caption="QEIx Initialize/Capture/Compare Register" name="QEI2ICC" offset="0x2b0" rw="RW" size="4">
            <bitfield caption="32-bit Initialize/Capture/Compare High bits" mask="0xFFFFFFFF" name="QEIICC" value="QEI2ICC__QEIICC" />
         </register>
         <register caption="QEIx Initialize/Capture/Compare Register" name="QEI3ICC" offset="0x4b0" rw="RW" size="4">
            <bitfield caption="32-bit Initialize/Capture/Compare High bits" mask="0xFFFFFFFF" name="QEIICC" value="QEI3ICC__QEIICC" />
         </register>
         <register caption="Capture Low Register" name="QEI1CMPL" offset="0xc0" rw="RW" size="4">
            <bitfield caption="32-bit Compare Low Value bits" mask="0xFFFFFFFF" name="QEICMPL" value="QEI1CMPL__QEICMPL" />
         </register>
         <register caption="Capture Low Register" name="QEI2CMPL" offset="0x2c0" rw="RW" size="4">
            <bitfield caption="32-bit Compare Low Value bits" mask="0xFFFFFFFF" name="QEICMPL" value="QEI2CMPL__QEICMPL" />
         </register>
         <register caption="Capture Low Register" name="QEI3CMPL" offset="0x4c0" rw="RW" size="4">
            <bitfield caption="32-bit Compare Low Value bits" mask="0xFFFFFFFF" name="QEICMPL" value="QEI3CMPL__QEICMPL" />
         </register>
      </register-group>
      <value-group caption="Counter Control Mode Selection bits" name="QEI1CON__CCM">
         <value caption="Internal Timer mode with optional QEB external clock gating input control based on GATEN. QEB High is Timer Run" name="" value="0x3" />
         <value caption="QEA is the external clock input QEB is optional clock gating input control based on GATEN. QEB High is Clock Run, QEB Low is Clock Stop." name="" value="0x2" />
         <value caption="QEA is the external clock input QEB is external UP/DN direction input. (QEB High is Count Up, QEB Low is Count Down)" name="" value="0x1" />
         <value caption="Quadrature Encoder Interface Count mode (x4 mode)" name="" value="0x0" />
      </value-group>
      <value-group caption="External Count Gate Enable bit" name="QEI1CON__GATEN">
         <value caption="External gate signal controls position counter operation" name="" value="0x1" />
         <value caption="External gate signal does not affect position counter/timer operation" name="" value="0x0" />
      </value-group>
      <value-group caption="Position and Index Counter/Timer Direction Select bit" name="QEI1CON__CNTPOL">
         <value caption="Counter direction is negative unless modified by external Up/Down signal" name="" value="0x1" />
         <value caption="Counter direction is positive unless modified by external Up/Down signal" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Input Clock Prescale Select bits " name="QEI1CON__INTDIV">
         <value caption="1:128 prescale value" name="" value="0x7" />
         <value caption="1:64 prescale value" name="" value="0x6" />
         <value caption="1:32 prescale value" name="" value="0x5" />
         <value caption="1:16 prescale value" name="" value="0x4" />
         <value caption="1:8 prescale value" name="" value="0x3" />
         <value caption="1:4 prescale value" name="" value="0x2" />
         <value caption="1:2 prescale value" name="" value="0x1" />
         <value caption="1:1 prescale value" name="" value="0x0" />
      </value-group>
      <value-group caption="Index Match Value bits" name="QEI1CON__IMV">
         <value caption="Index match occurs when QEB is 1 and QEA is 1" name="" value="0x3" />
         <value caption="Index match occurs when QEB is 1 and QEA is 0" name="" value="0x2" />
         <value caption="Index match occurs when QEB is 0 and QEA is 1" name="" value="0x1" />
         <value caption="Index match occurs when QEB is 0 and QEA is 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Position Counter Initialization Mode Select bits" name="QEI1CON__PIMOD">
         <value caption="Modulo Count mode for position counter and every index event resets the position counter" name="" value="0x7" />
         <value caption="Modulo Count mode for position counter" name="" value="0x6" />
         <value caption="Resets the position counter when the position counter equals QEIxICCH register" name="" value="0x5" />
         <value caption="Second index event after home event initializes position counter with contents of QEIxICCHregister" name="" value="0x4" />
         <value caption="First index event after home event initializes position counter with contents of QEIxICCH register" name="" value="0x3" />
         <value caption="Next index input event initializes the position counter with contents of QEIxICCH register" name="" value="0x2" />
         <value caption="Every Index input event resets the position counter" name="" value="0x1" />
         <value caption="Index input event does not affect position counter" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="QEI1CON__QEISIDL">
         <value caption="Discontinue module operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue module operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Quadrature Encoder Interface Module Counter Enable bit" name="QEI1CON__QEIEN">
         <value caption="Module counters are enabled" name="" value="0x1" />
         <value caption="Module counters are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Counter Control Mode Selection bits" name="QEI2CON__CCM">
         <value caption="Internal Timer mode with optional QEB external clock gating input control based on GATEN. QEB High is Timer Run" name="" value="0x3" />
         <value caption="QEA is the external clock input QEB is optional clock gating input control based on GATEN. QEB High is Clock Run, QEB Low is Clock Stop." name="" value="0x2" />
         <value caption="QEA is the external clock input QEB is external UP/DN direction input. (QEB High is Count Up, QEB Low is Count Down)" name="" value="0x1" />
         <value caption="Quadrature Encoder Interface Count mode (x4 mode)" name="" value="0x0" />
      </value-group>
      <value-group caption="External Count Gate Enable bit" name="QEI2CON__GATEN">
         <value caption="External gate signal controls position counter operation" name="" value="0x1" />
         <value caption="External gate signal does not affect position counter/timer operation" name="" value="0x0" />
      </value-group>
      <value-group caption="Position and Index Counter/Timer Direction Select bit" name="QEI2CON__CNTPOL">
         <value caption="Counter direction is negative unless modified by external Up/Down signal" name="" value="0x1" />
         <value caption="Counter direction is positive unless modified by external Up/Down signal" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Input Clock Prescale Select bits " name="QEI2CON__INTDIV">
         <value caption="1:128 prescale value" name="" value="0x7" />
         <value caption="1:64 prescale value" name="" value="0x6" />
         <value caption="1:32 prescale value" name="" value="0x5" />
         <value caption="1:16 prescale value" name="" value="0x4" />
         <value caption="1:8 prescale value" name="" value="0x3" />
         <value caption="1:4 prescale value" name="" value="0x2" />
         <value caption="1:2 prescale value" name="" value="0x1" />
         <value caption="1:1 prescale value" name="" value="0x0" />
      </value-group>
      <value-group caption="Index Match Value bits" name="QEI2CON__IMV">
         <value caption="Index match occurs when QEB is 1 and QEA is 1" name="" value="0x3" />
         <value caption="Index match occurs when QEB is 1 and QEA is 0" name="" value="0x2" />
         <value caption="Index match occurs when QEB is 0 and QEA is 1" name="" value="0x1" />
         <value caption="Index match occurs when QEB is 0 and QEA is 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Position Counter Initialization Mode Select bits" name="QEI2CON__PIMOD">
         <value caption="Modulo Count mode for position counter and every index event resets the position counter" name="" value="0x7" />
         <value caption="Modulo Count mode for position counter" name="" value="0x6" />
         <value caption="Resets the position counter when the position counter equals QEIxICCH register" name="" value="0x5" />
         <value caption="Second index event after home event initializes position counter with contents of QEIxICCHregister" name="" value="0x4" />
         <value caption="First index event after home event initializes position counter with contents of QEIxICCH register" name="" value="0x3" />
         <value caption="Next index input event initializes the position counter with contents of QEIxICCH register" name="" value="0x2" />
         <value caption="Every Index input event resets the position counter" name="" value="0x1" />
         <value caption="Index input event does not affect position counter" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="QEI2CON__QEISIDL">
         <value caption="Discontinue module operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue module operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Quadrature Encoder Interface Module Counter Enable bit" name="QEI2CON__QEIEN">
         <value caption="Module counters are enabled" name="" value="0x1" />
         <value caption="Module counters are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Counter Control Mode Selection bits" name="QEI3CON__CCM">
         <value caption="Internal Timer mode with optional QEB external clock gating input control based on GATEN. QEB High is Timer Run" name="" value="0x3" />
         <value caption="QEA is the external clock input QEB is optional clock gating input control based on GATEN. QEB High is Clock Run, QEB Low is Clock Stop." name="" value="0x2" />
         <value caption="QEA is the external clock input QEB is external UP/DN direction input. (QEB High is Count Up, QEB Low is Count Down)" name="" value="0x1" />
         <value caption="Quadrature Encoder Interface Count mode (x4 mode)" name="" value="0x0" />
      </value-group>
      <value-group caption="External Count Gate Enable bit" name="QEI3CON__GATEN">
         <value caption="External gate signal controls position counter operation" name="" value="0x1" />
         <value caption="External gate signal does not affect position counter/timer operation" name="" value="0x0" />
      </value-group>
      <value-group caption="Position and Index Counter/Timer Direction Select bit" name="QEI3CON__CNTPOL">
         <value caption="Counter direction is negative unless modified by external Up/Down signal" name="" value="0x1" />
         <value caption="Counter direction is positive unless modified by external Up/Down signal" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Input Clock Prescale Select bits " name="QEI3CON__INTDIV">
         <value caption="1:128 prescale value" name="" value="0x7" />
         <value caption="1:64 prescale value" name="" value="0x6" />
         <value caption="1:32 prescale value" name="" value="0x5" />
         <value caption="1:16 prescale value" name="" value="0x4" />
         <value caption="1:8 prescale value" name="" value="0x3" />
         <value caption="1:4 prescale value" name="" value="0x2" />
         <value caption="1:2 prescale value" name="" value="0x1" />
         <value caption="1:1 prescale value" name="" value="0x0" />
      </value-group>
      <value-group caption="Index Match Value bits" name="QEI3CON__IMV">
         <value caption="Index match occurs when QEB is 1 and QEA is 1" name="" value="0x3" />
         <value caption="Index match occurs when QEB is 1 and QEA is 0" name="" value="0x2" />
         <value caption="Index match occurs when QEB is 0 and QEA is 1" name="" value="0x1" />
         <value caption="Index match occurs when QEB is 0 and QEA is 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Position Counter Initialization Mode Select bits" name="QEI3CON__PIMOD">
         <value caption="Modulo Count mode for position counter and every index event resets the position counter" name="" value="0x7" />
         <value caption="Modulo Count mode for position counter" name="" value="0x6" />
         <value caption="Resets the position counter when the position counter equals QEIxICCH register" name="" value="0x5" />
         <value caption="Second index event after home event initializes position counter with contents of QEIxICCHregister" name="" value="0x4" />
         <value caption="First index event after home event initializes position counter with contents of QEIxICCH register" name="" value="0x3" />
         <value caption="Next index input event initializes the position counter with contents of QEIxICCH register" name="" value="0x2" />
         <value caption="Every Index input event resets the position counter" name="" value="0x1" />
         <value caption="Index input event does not affect position counter" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="QEI3CON__QEISIDL">
         <value caption="Discontinue module operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue module operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Quadrature Encoder Interface Module Counter Enable bit" name="QEI3CON__QEIEN">
         <value caption="Module counters are enabled" name="" value="0x1" />
         <value caption="Module counters are disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Status of QEAx Input Pin after Polarity Control and SWPAB Pin Swapping bit" name="QEI1IOC__QEA">
         <value caption="see datasheet" name="" value="0x1" />
         <value caption="see datasheet" name="" value="0x0" />
      </value-group>
      <value-group caption="Status of QEBx Input Pin after Polarity Control and SWPAB Pin Swapping bit" name="QEI1IOC__QEB">
         <value caption="see datasheet" name="" value="0x1" />
         <value caption="see datasheet" name="" value="0x0" />
      </value-group>
      <value-group caption="Status of INDXx Input Pin after Polarity Control bit" name="QEI1IOC__INDEX">
         <value caption="(if IDXPOL bit is set to 0) Pin is at logic 1 / (if IDXPOL bit is set to 1) Pin is at logic 0" name="" value="0x1" />
         <value caption="(if IDXPOL bit is set to 0) Pin is at logic 0 / (if IDXPOL bit is set to 1) Pin is at logic 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Status of HOMEx Input Pin after Polarity Control bit" name="QEI1IOC__HOME">
         <value caption="(if HOMPOL bit is set to 0) Pin is at logic 1 / (if HOMPOL bit is set to 1) Pin is at logic 0" name="" value="0x1" />
         <value caption="(if HOMPOL bit is set to 0) Pin is at logic 0 / (if HOMPOL bit is set to 1) Pin is at logic 1" name="" value="0x0" />
      </value-group>
      <value-group caption="QEAx Input Polarity Select bit" name="QEI1IOC__QEAPOL">
         <value caption="Input is inverted" name="" value="0x1" />
         <value caption="Input is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="QEBx Input Polarity Select bit" name="QEI1IOC__QEBPOL">
         <value caption="Input is inverted" name="" value="0x1" />
         <value caption="Input is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="INDXx Input Polarity Select bit" name="QEI1IOC__IDXPOL">
         <value caption="Input is inverted" name="" value="0x1" />
         <value caption="Input is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="HOMEx Input Polarity Select bit" name="QEI1IOC__HOMPOL">
         <value caption="Input is inverted" name="" value="0x1" />
         <value caption="Input is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Swap QEA and QEB Inputs bit" name="QEI1IOC__SWPAB">
         <value caption="QEAx and QEBx are swapped prior to quadrature decoder logic" name="" value="0x1" />
         <value caption="QEAx and QEBx are not swapped" name="" value="0x0" />
      </value-group>
      <value-group caption="QEI Module Output Function Mode Select bits" name="QEI1IOC__OUTFNC">
         <value caption="The CNTCMPx pin goes high when POSxCNT QEIxCMPL or POSxCNT  QEIxICCH" name="" value="0x3" />
         <value caption="The CNTCMPx pin goes high when POSxCNT  QEIxCMPL" name="" value="0x2" />
         <value caption="The CNTCMPx pin goes high when POSxCNT QEIxICCH" name="" value="0x1" />
         <value caption="Output is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="QEA/QEB/INDX/HOMEx Digital Input Filter Clock Divide Select bits" name="QEI1IOC__QFDIV">
         <value caption="1:128 clock divide" name="" value="0x7" />
         <value caption="1:64 clock divide" name="" value="0x6" />
         <value caption="1:32 clock divide" name="" value="0x5" />
         <value caption="1:16 clock divide" name="" value="0x4" />
         <value caption="1:8 clock divide" name="" value="0x3" />
         <value caption="1:4 clock divide" name="" value="0x2" />
         <value caption="1:2 clock divide" name="" value="0x1" />
         <value caption="1:1 clock divide" name="" value="0x0" />
      </value-group>
      <value-group caption="QEA/QEB/INDX/HOMEx Digital Filter Enable bit" name="QEI1IOC__FLTREN">
         <value caption="Input Pin Digital filter is enabled" name="" value="0x1" />
         <value caption="Input Pin Digital filter is disabled (bypassed)" name="" value="0x0" />
      </value-group>
      <value-group caption="Position Counter Input Capture Enable bit" name="QEI1IOC__QCAPEN">
         <value caption="Positive edge detect of Home input triggers position capture function" name="" value="0x1" />
         <value caption="Home input event (positive edge) does not trigger a capture even" name="" value="0x0" />
      </value-group>
      <value-group caption="Position Counter Input Capture by Home Event Enable bit" name="QEI1IOC__HCAPEN">
         <value caption="HOMEx input event (positive edge) triggers a position capture event" name="" value="0x1" />
         <value caption="HOMEx input event (positive edge) does not trigger a position capture event" name="" value="0x0" />
      </value-group>
      <value-group caption="Status of QEAx Input Pin after Polarity Control and SWPAB Pin Swapping bit" name="QEI2IOC__QEA">
         <value caption="see datasheet" name="" value="0x1" />
         <value caption="see datasheet" name="" value="0x0" />
      </value-group>
      <value-group caption="Status of QEBx Input Pin after Polarity Control and SWPAB Pin Swapping bit" name="QEI2IOC__QEB">
         <value caption="see datasheet" name="" value="0x1" />
         <value caption="see datasheet" name="" value="0x0" />
      </value-group>
      <value-group caption="Status of INDXx Input Pin after Polarity Control bit" name="QEI2IOC__INDEX">
         <value caption="(if IDXPOL bit is set to 0) Pin is at logic 1 / (if IDXPOL bit is set to 1) Pin is at logic 0" name="" value="0x1" />
         <value caption="(if IDXPOL bit is set to 0) Pin is at logic 0 / (if IDXPOL bit is set to 1) Pin is at logic 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Status of HOMEx Input Pin after Polarity Control bit" name="QEI2IOC__HOME">
         <value caption="(if HOMPOL bit is set to 0) Pin is at logic 1 / (if HOMPOL bit is set to 1) Pin is at logic 0" name="" value="0x1" />
         <value caption="(if HOMPOL bit is set to 0) Pin is at logic 0 / (if HOMPOL bit is set to 1) Pin is at logic 1" name="" value="0x0" />
      </value-group>
      <value-group caption="QEAx Input Polarity Select bit" name="QEI2IOC__QEAPOL">
         <value caption="Input is inverted" name="" value="0x1" />
         <value caption="Input is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="QEBx Input Polarity Select bit" name="QEI2IOC__QEBPOL">
         <value caption="Input is inverted" name="" value="0x1" />
         <value caption="Input is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="INDXx Input Polarity Select bit" name="QEI2IOC__IDXPOL">
         <value caption="Input is inverted" name="" value="0x1" />
         <value caption="Input is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="HOMEx Input Polarity Select bit" name="QEI2IOC__HOMPOL">
         <value caption="Input is inverted" name="" value="0x1" />
         <value caption="Input is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Swap QEA and QEB Inputs bit" name="QEI2IOC__SWPAB">
         <value caption="QEAx and QEBx are swapped prior to quadrature decoder logic" name="" value="0x1" />
         <value caption="QEAx and QEBx are not swapped" name="" value="0x0" />
      </value-group>
      <value-group caption="QEI Module Output Function Mode Select bits" name="QEI2IOC__OUTFNC">
         <value caption="The CNTCMPx pin goes high when POSxCNT QEIxCMPL or POSxCNT  QEIxICCH" name="" value="0x3" />
         <value caption="The CNTCMPx pin goes high when POSxCNT  QEIxCMPL" name="" value="0x2" />
         <value caption="The CNTCMPx pin goes high when POSxCNT QEIxICCH" name="" value="0x1" />
         <value caption="Output is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="QEA/QEB/INDX/HOMEx Digital Input Filter Clock Divide Select bits" name="QEI2IOC__QFDIV">
         <value caption="1:128 clock divide" name="" value="0x7" />
         <value caption="1:64 clock divide" name="" value="0x6" />
         <value caption="1:32 clock divide" name="" value="0x5" />
         <value caption="1:16 clock divide" name="" value="0x4" />
         <value caption="1:8 clock divide" name="" value="0x3" />
         <value caption="1:4 clock divide" name="" value="0x2" />
         <value caption="1:2 clock divide" name="" value="0x1" />
         <value caption="1:1 clock divide" name="" value="0x0" />
      </value-group>
      <value-group caption="QEA/QEB/INDX/HOMEx Digital Filter Enable bit" name="QEI2IOC__FLTREN">
         <value caption="Input Pin Digital filter is enabled" name="" value="0x1" />
         <value caption="Input Pin Digital filter is disabled (bypassed)" name="" value="0x0" />
      </value-group>
      <value-group caption="Position Counter Input Capture Enable bit" name="QEI2IOC__QCAPEN">
         <value caption="Positive edge detect of Home input triggers position capture function" name="" value="0x1" />
         <value caption="Home input event (positive edge) does not trigger a capture even" name="" value="0x0" />
      </value-group>
      <value-group caption="Position Counter Input Capture by Home Event Enable bit" name="QEI2IOC__HCAPEN">
         <value caption="HOMEx input event (positive edge) triggers a position capture event" name="" value="0x1" />
         <value caption="HOMEx input event (positive edge) does not trigger a position capture event" name="" value="0x0" />
      </value-group>
      <value-group caption="Status of QEAx Input Pin after Polarity Control and SWPAB Pin Swapping bit" name="QEI3IOC__QEA">
         <value caption="see datasheet" name="" value="0x1" />
         <value caption="see datasheet" name="" value="0x0" />
      </value-group>
      <value-group caption="Status of QEBx Input Pin after Polarity Control and SWPAB Pin Swapping bit" name="QEI3IOC__QEB">
         <value caption="see datasheet" name="" value="0x1" />
         <value caption="see datasheet" name="" value="0x0" />
      </value-group>
      <value-group caption="Status of INDXx Input Pin after Polarity Control bit" name="QEI3IOC__INDEX">
         <value caption="(if IDXPOL bit is set to 0) Pin is at logic 1 / (if IDXPOL bit is set to 1) Pin is at logic 0" name="" value="0x1" />
         <value caption="(if IDXPOL bit is set to 0) Pin is at logic 0 / (if IDXPOL bit is set to 1) Pin is at logic 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Status of HOMEx Input Pin after Polarity Control bit" name="QEI3IOC__HOME">
         <value caption="(if HOMPOL bit is set to 0) Pin is at logic 1 / (if HOMPOL bit is set to 1) Pin is at logic 0" name="" value="0x1" />
         <value caption="(if HOMPOL bit is set to 0) Pin is at logic 0 / (if HOMPOL bit is set to 1) Pin is at logic 1" name="" value="0x0" />
      </value-group>
      <value-group caption="QEAx Input Polarity Select bit" name="QEI3IOC__QEAPOL">
         <value caption="Input is inverted" name="" value="0x1" />
         <value caption="Input is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="QEBx Input Polarity Select bit" name="QEI3IOC__QEBPOL">
         <value caption="Input is inverted" name="" value="0x1" />
         <value caption="Input is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="INDXx Input Polarity Select bit" name="QEI3IOC__IDXPOL">
         <value caption="Input is inverted" name="" value="0x1" />
         <value caption="Input is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="HOMEx Input Polarity Select bit" name="QEI3IOC__HOMPOL">
         <value caption="Input is inverted" name="" value="0x1" />
         <value caption="Input is not inverted" name="" value="0x0" />
      </value-group>
      <value-group caption="Swap QEA and QEB Inputs bit" name="QEI3IOC__SWPAB">
         <value caption="QEAx and QEBx are swapped prior to quadrature decoder logic" name="" value="0x1" />
         <value caption="QEAx and QEBx are not swapped" name="" value="0x0" />
      </value-group>
      <value-group caption="QEI Module Output Function Mode Select bits" name="QEI3IOC__OUTFNC">
         <value caption="The CNTCMPx pin goes high when POSxCNT QEIxCMPL or POSxCNT  QEIxICCH" name="" value="0x3" />
         <value caption="The CNTCMPx pin goes high when POSxCNT  QEIxCMPL" name="" value="0x2" />
         <value caption="The CNTCMPx pin goes high when POSxCNT QEIxICCH" name="" value="0x1" />
         <value caption="Output is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="QEA/QEB/INDX/HOMEx Digital Input Filter Clock Divide Select bits" name="QEI3IOC__QFDIV">
         <value caption="1:128 clock divide" name="" value="0x7" />
         <value caption="1:64 clock divide" name="" value="0x6" />
         <value caption="1:32 clock divide" name="" value="0x5" />
         <value caption="1:16 clock divide" name="" value="0x4" />
         <value caption="1:8 clock divide" name="" value="0x3" />
         <value caption="1:4 clock divide" name="" value="0x2" />
         <value caption="1:2 clock divide" name="" value="0x1" />
         <value caption="1:1 clock divide" name="" value="0x0" />
      </value-group>
      <value-group caption="QEA/QEB/INDX/HOMEx Digital Filter Enable bit" name="QEI3IOC__FLTREN">
         <value caption="Input Pin Digital filter is enabled" name="" value="0x1" />
         <value caption="Input Pin Digital filter is disabled (bypassed)" name="" value="0x0" />
      </value-group>
      <value-group caption="Position Counter Input Capture Enable bit" name="QEI3IOC__QCAPEN">
         <value caption="Positive edge detect of Home input triggers position capture function" name="" value="0x1" />
         <value caption="Home input event (positive edge) does not trigger a capture even" name="" value="0x0" />
      </value-group>
      <value-group caption="Position Counter Input Capture by Home Event Enable bit" name="QEI3IOC__HCAPEN">
         <value caption="HOMEx input event (positive edge) triggers a position capture event" name="" value="0x1" />
         <value caption="HOMEx input event (positive edge) does not trigger a position capture event" name="" value="0x0" />
      </value-group>
      <value-group caption="Index Input Event Interrupt Enable bit" name="QEI1STAT__IDXIEN">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Status Flag for Index Event Status bit" name="QEI1STAT__IDXIRQ">
         <value caption="Index event has occurred" name="" value="0x1" />
         <value caption="No Index event has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Home Input Event Interrupt Enable bit" name="QEI1STAT__HOMIEN">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Status Flag for Home Event Status bit" name="QEI1STAT__HOMIRQ">
         <value caption="Home event has occurred" name="" value="0x1" />
         <value caption="No Home event has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Velocity Counter Overflow Interrupt Enable bit" name="QEI1STAT__VELOVIEN">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Velocity Counter Overflow Status bit" name="QEI1STAT__VELOVIRQ">
         <value caption="Overflow has occurred" name="" value="0x1" />
         <value caption="No overflow has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Position Counter Initialization Process Complete Interrupt Enable bit" name="QEI1STAT__PCIIEN">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Position Counter Initialization Process Complete Status bit" name="QEI1STAT__PCIIRQ">
         <value caption="POSxCNT was reinitialized" name="" value="0x1" />
         <value caption="POSxCNT was not reinitialized" name="" value="0x0" />
      </value-group>
      <value-group caption="Position Counter Overflow Interrupt Enable bit" name="QEI1STAT__POSOVIEN">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Position Counter Overflow Status bit" name="QEI1STAT__POSOVIRQ">
         <value caption="Overflow has occurred" name="" value="0x1" />
         <value caption="No overflow has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Position Counter Less Than or Equal Compare Interrupt Enable bit" name="QEI1STAT__PCLEQIEN">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Position Counter Less Than or Equal Compare Status bit" name="QEI1STAT__PCLEQIRQ">
         <value caption="POSxCNT less than or equal to QEIxCMPL" name="" value="0x1" />
         <value caption="POSxCNT greater than QEIxCMPL" name="" value="0x0" />
      </value-group>
      <value-group caption="Position Counter Greater Than or Equal Compare Interrupt Enable bit" name="QEI1STAT__PCHEQIEN">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Position Counter Greater Than or Equal Compare Status bit" name="QEI1STAT__PCHEQIRQ">
         <value caption="POSxCNT greater than or equal to QEIxICCH" name="" value="0x1" />
         <value caption="POSxCNT less than QEIxICCH" name="" value="0x0" />
      </value-group>
      <value-group caption="Index Input Event Interrupt Enable bit" name="QEI2STAT__IDXIEN">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Status Flag for Index Event Status bit" name="QEI2STAT__IDXIRQ">
         <value caption="Index event has occurred" name="" value="0x1" />
         <value caption="No Index event has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Home Input Event Interrupt Enable bit" name="QEI2STAT__HOMIEN">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Status Flag for Home Event Status bit" name="QEI2STAT__HOMIRQ">
         <value caption="Home event has occurred" name="" value="0x1" />
         <value caption="No Home event has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Velocity Counter Overflow Interrupt Enable bit" name="QEI2STAT__VELOVIEN">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Velocity Counter Overflow Status bit" name="QEI2STAT__VELOVIRQ">
         <value caption="Overflow has occurred" name="" value="0x1" />
         <value caption="No overflow has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Position Counter Initialization Process Complete Interrupt Enable bit" name="QEI2STAT__PCIIEN">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Position Counter Initialization Process Complete Status bit" name="QEI2STAT__PCIIRQ">
         <value caption="POSxCNT was reinitialized" name="" value="0x1" />
         <value caption="POSxCNT was not reinitialized" name="" value="0x0" />
      </value-group>
      <value-group caption="Position Counter Overflow Interrupt Enable bit" name="QEI2STAT__POSOVIEN">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Position Counter Overflow Status bit" name="QEI2STAT__POSOVIRQ">
         <value caption="Overflow has occurred" name="" value="0x1" />
         <value caption="No overflow has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Position Counter Less Than or Equal Compare Interrupt Enable bit" name="QEI2STAT__PCLEQIEN">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Position Counter Less Than or Equal Compare Status bit" name="QEI2STAT__PCLEQIRQ">
         <value caption="POSxCNT less than or equal to QEIxCMPL" name="" value="0x1" />
         <value caption="POSxCNT greater than QEIxCMPL" name="" value="0x0" />
      </value-group>
      <value-group caption="Position Counter Greater Than or Equal Compare Interrupt Enable bit" name="QEI2STAT__PCHEQIEN">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Position Counter Greater Than or Equal Compare Status bit" name="QEI2STAT__PCHEQIRQ">
         <value caption="POSxCNT greater than or equal to QEIxICCH" name="" value="0x1" />
         <value caption="POSxCNT less than QEIxICCH" name="" value="0x0" />
      </value-group>
      <value-group caption="Index Input Event Interrupt Enable bit" name="QEI3STAT__IDXIEN">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Status Flag for Index Event Status bit" name="QEI3STAT__IDXIRQ">
         <value caption="Index event has occurred" name="" value="0x1" />
         <value caption="No Index event has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Home Input Event Interrupt Enable bit" name="QEI3STAT__HOMIEN">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Status Flag for Home Event Status bit" name="QEI3STAT__HOMIRQ">
         <value caption="Home event has occurred" name="" value="0x1" />
         <value caption="No Home event has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Velocity Counter Overflow Interrupt Enable bit" name="QEI3STAT__VELOVIEN">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Velocity Counter Overflow Status bit" name="QEI3STAT__VELOVIRQ">
         <value caption="Overflow has occurred" name="" value="0x1" />
         <value caption="No overflow has not occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Position Counter Initialization Process Complete Interrupt Enable bit" name="QEI3STAT__PCIIEN">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Position Counter Initialization Process Complete Status bit" name="QEI3STAT__PCIIRQ">
         <value caption="POSxCNT was reinitialized" name="" value="0x1" />
         <value caption="POSxCNT was not reinitialized" name="" value="0x0" />
      </value-group>
      <value-group caption="Position Counter Overflow Interrupt Enable bit" name="QEI3STAT__POSOVIEN">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Position Counter Overflow Status bit" name="QEI3STAT__POSOVIRQ">
         <value caption="Overflow has occurred" name="" value="0x1" />
         <value caption="No overflow has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Position Counter Less Than or Equal Compare Interrupt Enable bit" name="QEI3STAT__PCLEQIEN">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Position Counter Less Than or Equal Compare Status bit" name="QEI3STAT__PCLEQIRQ">
         <value caption="POSxCNT less than or equal to QEIxCMPL" name="" value="0x1" />
         <value caption="POSxCNT greater than QEIxCMPL" name="" value="0x0" />
      </value-group>
      <value-group caption="Position Counter Greater Than or Equal Compare Interrupt Enable bit" name="QEI3STAT__PCHEQIEN">
         <value caption="Interrupt is enabled" name="" value="0x1" />
         <value caption="Interrupt is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Position Counter Greater Than or Equal Compare Status bit" name="QEI3STAT__PCHEQIRQ">
         <value caption="POSxCNT greater than or equal to QEIxICCH" name="" value="0x1" />
         <value caption="POSxCNT less than QEIxICCH" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="01423" name="RPIN" version="">
      <register-group name="RPIN">
         <register caption="" name="INT1R" offset="0x0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="INT1R" />
         </register>
         <register caption="" name="INT2R" offset="0x4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="INT2R" />
         </register>
         <register caption="" name="INT3R" offset="0x8" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="INT3R" />
         </register>
         <register caption="" name="INT4R" offset="0xc" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="INT4R" />
         </register>
         <register caption="" name="T2CKR" offset="0x14" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="T2CKR" />
         </register>
         <register caption="" name="T3CKR" offset="0x18" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="T3CKR" />
         </register>
         <register caption="" name="T4CKR" offset="0x1c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="T4CKR" />
         </register>
         <register caption="" name="T5CKR" offset="0x20" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="T5CKR" />
         </register>
         <register caption="" name="T6CKR" offset="0x24" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="T6CKR" />
         </register>
         <register caption="" name="T7CKR" offset="0x28" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="T7CKR" />
         </register>
         <register caption="" name="T8CKR" offset="0x2c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="T8CKR" />
         </register>
         <register caption="" name="T9CKR" offset="0x30" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="T9CKR" />
         </register>
         <register caption="" name="IC1R" offset="0x34" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="IC1R" />
         </register>
         <register caption="" name="IC2R" offset="0x38" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="IC2R" />
         </register>
         <register caption="" name="IC3R" offset="0x3c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="IC3R" />
         </register>
         <register caption="" name="IC4R" offset="0x40" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="IC4R" />
         </register>
         <register caption="" name="IC5R" offset="0x44" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="IC5R" />
         </register>
         <register caption="" name="IC6R" offset="0x48" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="IC6R" />
         </register>
         <register caption="" name="IC7R" offset="0x4c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="IC7R" />
         </register>
         <register caption="" name="IC8R" offset="0x50" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="IC8R" />
         </register>
         <register caption="" name="IC9R" offset="0x54" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="IC9R" />
         </register>
         <register caption="" name="OCFAR" offset="0x58" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="OCFAR" />
         </register>
         <register caption="" name="OCFBR" offset="0x5c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="OCFBR" />
         </register>
         <register caption="" name="U1RXR" offset="0x60" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U1RXR" />
         </register>
         <register caption="" name="U1CTSR" offset="0x64" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U1CTSR" />
         </register>
         <register caption="" name="U2RXR" offset="0x68" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U2RXR" />
         </register>
         <register caption="" name="U2CTSR" offset="0x6c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U2CTSR" />
         </register>
         <register caption="" name="U3RXR" offset="0x70" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U3RXR" />
         </register>
         <register caption="" name="U3CTSR" offset="0x74" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U3CTSR" />
         </register>
         <register caption="" name="U4RXR" offset="0x78" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U4RXR" />
         </register>
         <register caption="" name="U4CTSR" offset="0x7c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U4CTSR" />
         </register>
         <register caption="" name="U5RXR" offset="0x80" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U5RXR" />
         </register>
         <register caption="" name="U5CTSR" offset="0x84" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U5CTSR" />
         </register>
         <register caption="" name="U6RXR" offset="0x88" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U6RXR" />
         </register>
         <register caption="" name="U6CTSR" offset="0x8c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="U6CTSR" />
         </register>
         <register caption="" name="SDI1R" offset="0x94" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SDI1R" />
         </register>
         <register caption="" name="SS1R" offset="0x98" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SS1R" />
         </register>
         <register caption="" name="SDI2R" offset="0xa0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SDI2R" />
         </register>
         <register caption="" name="SS2R" offset="0xa4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SS2R" />
         </register>
         <register caption="" name="SCK3R" offset="0xa8" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SCK3R" />
         </register>
         <register caption="" name="SDI3R" offset="0xac" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SDI3R" />
         </register>
         <register caption="" name="SS3R" offset="0xb0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SS3R" />
         </register>
         <register caption="" name="SCK4R" offset="0xb4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SCK4R" />
         </register>
         <register caption="" name="SDI4R" offset="0xb8" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SDI4R" />
         </register>
         <register caption="" name="SS4R" offset="0xbc" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SS4R" />
         </register>
         <register caption="" name="C1RXR" offset="0xc0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="C1RXR" />
         </register>
         <register caption="" name="C2RXR" offset="0xc4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="C2RXR" />
         </register>
         <register caption="" name="REFIR" offset="0xc8" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="REFIR" />
         </register>
         <register caption="" name="QEA1R" offset="0xcc" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="QEA1R" />
         </register>
         <register caption="" name="QEB1R" offset="0xd0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="QEB1R" />
         </register>
         <register caption="" name="INDX1R" offset="0xd4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="INDX1R" />
         </register>
         <register caption="" name="HOME1R" offset="0xd8" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="HOME1R" />
         </register>
         <register caption="" name="QEA2R" offset="0xdc" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="QEA2R" />
         </register>
         <register caption="" name="QEB2R" offset="0xe0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="QEB2R" />
         </register>
         <register caption="" name="INDX2R" offset="0xe4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="INDX2R" />
         </register>
         <register caption="" name="HOME2R" offset="0xe8" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="HOME2R" />
         </register>
         <register caption="" name="FLT1R" offset="0xec" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="FLT1R" />
         </register>
         <register caption="" name="FLT2R" offset="0xf0" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="FLT2R" />
         </register>
         <register caption="" name="IC10R" offset="0xf4" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="IC10R" />
         </register>
         <register caption="" name="IC11R" offset="0xf8" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="IC11R" />
         </register>
         <register caption="" name="IC12R" offset="0xfc" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="IC12R" />
         </register>
         <register caption="" name="IC13R" offset="0x100" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="IC13R" />
         </register>
         <register caption="" name="IC14R" offset="0x104" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="IC14R" />
         </register>
         <register caption="" name="IC15R" offset="0x108" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="IC15R" />
         </register>
         <register caption="" name="IC16R" offset="0x10c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="IC16R" />
         </register>
         <register caption="" name="SCK5R" offset="0x110" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SCK5R" />
         </register>
         <register caption="" name="SDI5R" offset="0x114" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SDI5R" />
         </register>
         <register caption="" name="SS5R" offset="0x118" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SS5R" />
         </register>
         <register caption="" name="SCK6R" offset="0x11c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SCK6R" />
         </register>
         <register caption="" name="SDI6R" offset="0x120" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SDI6R" />
         </register>
         <register caption="" name="SS6R" offset="0x124" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="SS6R" />
         </register>
         <register caption="" name="C3RXR" offset="0x128" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="C3RXR" />
         </register>
         <register caption="" name="C4RXR" offset="0x12c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="C4RXR" />
         </register>
         <register caption="" name="QEA3R" offset="0x130" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="QEA3R" />
         </register>
         <register caption="" name="QEB3R" offset="0x134" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="QEB3R" />
         </register>
         <register caption="" name="INDX3R" offset="0x138" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="INDX3R" />
         </register>
         <register caption="" name="HOME3R" offset="0x13c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="HOME3R" />
         </register>
         <register caption="" name="QEA4R" offset="0x140" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="QEA4R" />
         </register>
         <register caption="" name="QEB4R" offset="0x144" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="QEB4R" />
         </register>
         <register caption="" name="INDX4R" offset="0x148" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="INDX4R" />
         </register>
         <register caption="" name="HOME4R" offset="0x14c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="HOME4R" />
         </register>
         <register caption="" name="QEA5R" offset="0x150" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="QEA5R" />
         </register>
         <register caption="" name="QEB5R" offset="0x154" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="QEB5R" />
         </register>
         <register caption="" name="INDX5R" offset="0x158" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="INDX5R" />
         </register>
         <register caption="" name="HOME5R" offset="0x15c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="HOME5R" />
         </register>
         <register caption="" name="QEA6R" offset="0x160" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="QEA6R" />
         </register>
         <register caption="" name="QEB6R" offset="0x164" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="QEB6R" />
         </register>
         <register caption="" name="INDX6R" offset="0x168" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="INDX6R" />
         </register>
         <register caption="" name="HOME6R" offset="0x16c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="HOME6R" />
         </register>
         <register caption="" name="CLCIN1R" offset="0x170" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="CLCIN1R" />
         </register>
         <register caption="" name="CLCIN2R" offset="0x174" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="CLCIN2R" />
         </register>
         <register caption="" name="CLCIN3R" offset="0x178" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="CLCIN3R" />
         </register>
         <register caption="" name="CLCIN4R" offset="0x17c" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="CLCIN4R" />
         </register>
      </register-group>
   </module>
   <module caption="" id="02481" name="RPOR" version="">
      <register-group name="RPOR">
         <register caption="" name="RPA0R" offset="0x0" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPA0R" />
         </register>
         <register caption="" name="RPA1R" offset="0x4" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPA1R" />
         </register>
         <register caption="" name="RPA2R" offset="0x8" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPA2R" />
         </register>
         <register caption="" name="RPA3R" offset="0xc" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPA3R" />
         </register>
         <register caption="" name="RPA4R" offset="0x10" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPA4R" />
         </register>
         <register caption="" name="RPA7R" offset="0x1c" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPA7R" />
         </register>
         <register caption="" name="RPA8R" offset="0x20" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPA8R" />
         </register>
         <register caption="" name="RPA11R" offset="0x2c" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPA11R" />
         </register>
         <register caption="" name="RPA12R" offset="0x30" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPA12R" />
         </register>
         <register caption="" name="RPA14R" offset="0x38" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPA14R" />
         </register>
         <register caption="" name="RPA15R" offset="0x3c" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPA15R" />
         </register>
         <register caption="" name="RPB0R" offset="0x40" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPB0R" />
         </register>
         <register caption="" name="RPB1R" offset="0x44" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPB1R" />
         </register>
         <register caption="" name="RPB2R" offset="0x48" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPB2R" />
         </register>
         <register caption="" name="RPB3R" offset="0x4c" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPB3R" />
         </register>
         <register caption="" name="RPB4R" offset="0x50" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPB4R" />
         </register>
         <register caption="" name="RPB5R" offset="0x54" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPB5R" />
         </register>
         <register caption="" name="RPB6R" offset="0x58" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPB6R" />
         </register>
         <register caption="" name="RPB7R" offset="0x5c" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPB7R" />
         </register>
         <register caption="" name="RPB9R" offset="0x64" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPB9R" />
         </register>
         <register caption="" name="RPB10R" offset="0x68" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPB10R" />
         </register>
         <register caption="" name="RPB11R" offset="0x6c" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPB11R" />
         </register>
         <register caption="" name="RPB12R" offset="0x70" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPB12R" />
         </register>
         <register caption="" name="RPB13R" offset="0x74" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPB13R" />
         </register>
         <register caption="" name="RPB14R" offset="0x78" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPB14R" />
         </register>
         <register caption="" name="RPB15R" offset="0x7c" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPB15R" />
         </register>
         <register caption="" name="RPC0R" offset="0x80" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPC0R" />
         </register>
         <register caption="" name="RPC1R" offset="0x84" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPC1R" />
         </register>
         <register caption="" name="RPC2R" offset="0x88" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPC2R" />
         </register>
         <register caption="" name="RPC4R" offset="0x90" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPC4R" />
         </register>
         <register caption="" name="RPC5R" offset="0x94" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPC5R" />
         </register>
         <register caption="" name="RPC6R" offset="0x98" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPC6R" />
         </register>
         <register caption="" name="RPC7R" offset="0x9c" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPC7R" />
         </register>
         <register caption="" name="RPC8R" offset="0xa0" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPC8R" />
         </register>
         <register caption="" name="RPC9R" offset="0xa4" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPC9R" />
         </register>
         <register caption="" name="RPC10R" offset="0xa8" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPC10R" />
         </register>
         <register caption="" name="RPC12R" offset="0xb0" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPC12R" />
         </register>
         <register caption="" name="RPC15R" offset="0xbc" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPC15R" />
         </register>
         <register caption="" name="RPD3R" offset="0xcc" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPD3R" />
         </register>
         <register caption="" name="RPD4R" offset="0xd0" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPD4R" />
         </register>
         <register caption="" name="RPD5R" offset="0xd4" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPD5R" />
         </register>
         <register caption="" name="RPD6R" offset="0xd8" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPD6R" />
         </register>
         <register caption="" name="RPE0R" offset="0x100" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPE0R" />
         </register>
         <register caption="" name="RPE1R" offset="0x104" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPE1R" />
         </register>
         <register caption="" name="RPE14R" offset="0x138" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPE14R" />
         </register>
         <register caption="" name="RPE15R" offset="0x13c" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPE15R" />
         </register>
         <register caption="" name="RPF0R" offset="0x140" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPF0R" />
         </register>
         <register caption="" name="RPF1R" offset="0x144" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPF1R" />
         </register>
         <register caption="" name="RPG0R" offset="0x180" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPG0R" />
         </register>
         <register caption="" name="RPG1R" offset="0x184" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPG1R" />
         </register>
         <register caption="" name="RPG6R" offset="0x198" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPG6R" />
         </register>
         <register caption="" name="RPG7R" offset="0x19c" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPG7R" />
         </register>
         <register caption="" name="RPG8R" offset="0x1a0" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPG8R" />
         </register>
         <register caption="" name="RPG9R" offset="0x1a4" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPG9R" />
         </register>
         <register caption="" name="RPG12R" offset="0x1b0" rw="RW" size="4">
            <bitfield mask="0x0000001F" name="RPG12R" />
         </register>
      </register-group>
   </module>
   <module caption="" id="01261" name="RTCC" version="2">
      <register-group name="RTCC">
         <register caption="Real-Time Clock and Calendar Control Register" name="RTCCON" offset="0x0" rw="RW" size="4">
            <bitfield caption="RTCC Output Enable bit" mask="0x00000001" name="RTCOE" values="RTCCON__RTCOE" />
            <bitfield caption="Half-Second Status bit" mask="0x00000002" name="HALFSEC" values="RTCCON__HALFSEC" />
            <bitfield caption="Real-Time Clock Value Registers Read Synchronization bit" mask="0x00000004" name="RTCSYNC" values="RTCCON__RTCSYNC" />
            <bitfield caption="Real-Time Clock Value Registers Write Enable bit" mask="0x00000008" name="RTCWREN" values="RTCCON__RTCWREN" />
            <bitfield caption="RTCC Clock Enable Status bit" mask="0x00000040" name="RTCCLKON" values="RTCCON__RTCCLKON" />
            <bitfield caption="RTCC Output Data Select bits" mask="0x00000180" name="RTCOUTSEL" values="RTCCON__RTCOUTSEL" />
            <bitfield caption="RTCC Clock Select bits" mask="0x00000600" name="RTCCLKSEL" values="RTCCON__RTCCLKSEL" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="RTCCON__SIDL" />
            <bitfield caption="RTCC On bit" mask="0x00008000" name="ON" values="RTCCON__ON" />
            <bitfield caption="Real-Time Clock Drift Calibration bits" mask="0x03FF0000" name="CAL" values="RTCCON__CAL" />
         </register>
         <register caption="Real-Time Clock ALARM Control Register" name="RTCALRM" offset="0x10" rw="RW" size="4">
            <bitfield caption="Alarm Repeat Counter Value bits" mask="0x000000FF" name="ARPT" values="RTCALRM__ARPT" />
            <bitfield caption="Alarm Mask Configuration bits" mask="0x00000F00" name="AMASK" values="RTCALRM__AMASK" />
            <bitfield caption="Alarm Sync bit" mask="0x00001000" name="ALRMSYNC" values="RTCALRM__ALRMSYNC" />
            <bitfield caption="Alarm Pulse Initial Value bit" mask="0x00002000" name="PIV" values="RTCALRM__PIV" />
            <bitfield caption="Chime Enable bit" mask="0x00004000" name="CHIME" values="RTCALRM__CHIME" />
            <bitfield caption="Alarm Enable bit" mask="0x00008000" name="ALRMEN" values="RTCALRM__ALRMEN" />
         </register>
         <register caption="Real-Time Clock Time Value Register" name="RTCTIME" offset="0x20" rw="RW" size="4">
            <bitfield mask="0x00000F00" name="SEC01" />
            <bitfield mask="0x0000F000" name="SEC10" />
            <bitfield mask="0x000F0000" name="MIN01" />
            <bitfield mask="0x00F00000" name="MIN10" />
            <bitfield mask="0x0F000000" name="HR01" />
            <bitfield mask="0xF0000000" name="HR10" />
         </register>
         <register caption="Real-Time Clock Date Value Register" name="RTCDATE" offset="0x30" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="WDAY01" />
            <bitfield mask="0x00000F00" name="DAY01" />
            <bitfield mask="0x0000F000" name="DAY10" />
            <bitfield mask="0x000F0000" name="MONTH01" />
            <bitfield mask="0x00F00000" name="MONTH10" />
            <bitfield mask="0x0F000000" name="YEAR01" />
            <bitfield mask="0xF0000000" name="YEAR10" />
         </register>
         <register caption="Alarm Time Value Register" name="ALRMTIME" offset="0x40" rw="RW" size="4">
            <bitfield mask="0x00000F00" name="SEC01" />
            <bitfield mask="0x0000F000" name="SEC10" />
            <bitfield mask="0x000F0000" name="MIN01" />
            <bitfield mask="0x00F00000" name="MIN10" />
            <bitfield mask="0x0F000000" name="HR01" />
            <bitfield mask="0xF0000000" name="HR10" />
         </register>
         <register caption="Alarm Date Value Register" name="ALRMDATE" offset="0x50" rw="RW" size="4">
            <bitfield mask="0x0000000F" name="WDAY01" />
            <bitfield mask="0x00000F00" name="DAY01" />
            <bitfield mask="0x0000F000" name="DAY10" />
            <bitfield mask="0x000F0000" name="MONTH01" />
            <bitfield mask="0x00F00000" name="MONTH10" />
         </register>
      </register-group>
      <value-group caption="RTCC Output Enable bit" name="RTCCON__RTCOE">
         <value caption="RTCC output is enabled" name="" value="0x1" />
         <value caption="RTCC output is not enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Half-Second Status bit" name="RTCCON__HALFSEC">
         <value caption="Second half period of a second" name="" value="0x1" />
         <value caption="First half period of a second" name="" value="0x0" />
      </value-group>
      <value-group caption="Real-Time Clock Value Registers Read Synchronization bit" name="RTCCON__RTCSYNC">
         <value caption="Real-time clock value registers can change while reading (due to a rollover ripple that results in an invalid data read). If the register is read twice and results in the same data" name="" value="0x1" />
         <value caption="Real-time clock value registers can be read without concern about a rollover ripple" name="" value="0x0" />
      </value-group>
      <value-group caption="Real-Time Clock Value Registers Write Enable bit" name="RTCCON__RTCWREN">
         <value caption="Real-Time Clock Value registers can be written to by the user" name="" value="0x1" />
         <value caption="Real-Time Clock Value registers are locked out from being written to by the user" name="" value="0x0" />
      </value-group>
      <value-group caption="RTCC Clock Enable Status bit" name="RTCCON__RTCCLKON">
         <value caption="RTCC Clock is actively running" name="" value="0x1" />
         <value caption="RTCC Clock is not running" name="" value="0x0" />
      </value-group>
      <value-group caption="RTCC Output Data Select bits" name="RTCCON__RTCOUTSEL">
         <value caption="RTCC Clock is presented on the RTCC pin" name="" value="0x2" />
         <value caption="Seconds Clock is presented on the RTCC pin" name="" value="0x1" />
         <value caption="Alarm Pulse is presented on the RTCC pin when the alarm interrupt is triggered" name="" value="0x0" />
      </value-group>
      <value-group caption="RTCC Clock Select bits" name="RTCCON__RTCCLKSEL">
         <value caption="RTCC uses the external 32.768 kHz Secondary Oscillator (SOSC)" name="" value="0x1" />
         <value caption="RTCC uses the internal 32 kHz oscillator (LPRC)" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="RTCCON__SIDL">
         <value caption="Disables RTCC operation when CPU enters Idle mode" name="" value="0x1" />
         <value caption="Continue normal operation when CPU enters Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="RTCC On bit" name="RTCCON__ON">
         <value caption="RTCC module is enabled" name="" value="0x1" />
         <value caption="RTCC module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Real-Time Clock Drift Calibration bits" name="RTCCON__CAL">
         <value caption="Maximum positive adjustment" name="" value="0x1ff" />
         <value caption="Minimum positive adjustment" name="" value="0x1" />
         <value caption="No adjustment" name="" value="0x0" />
         <value caption="Minimum negative adjustment" name="" value="0x3ff" />
         <value caption="Minimum negative adjustment" name="" value="0x200" />
      </value-group>
      <value-group caption="Alarm Repeat Counter Value bits" name="RTCALRM__ARPT">
         <value caption="Alarm will trigger 256 times" name="" value="0xff" />
         <value caption="Alarm will trigger 255 times" name="" value="0xfe" />
         <value caption="Alarm will trigger two times" name="" value="0x1" />
         <value caption="Alarm will trigger one time" name="" value="0x0" />
      </value-group>
      <value-group caption="Alarm Mask Configuration bits" name="RTCALRM__AMASK">
         <value caption="Every half-second" name="" value="0x0" />
         <value caption="Every second" name="" value="0x1" />
         <value caption="Every 10 seconds" name="" value="0x2" />
         <value caption="Every minute" name="" value="0x3" />
         <value caption="Every 10 minutes" name="" value="0x4" />
         <value caption="Every hour" name="" value="0x5" />
         <value caption="Once a day" name="" value="0x6" />
         <value caption="Once a week" name="" value="0x7" />
         <value caption="Once a month" name="" value="0x8" />
         <value caption="Once a year (except when configured for February 29" name="" value="0x9" />
      </value-group>
      <value-group caption="Alarm Sync bit" name="RTCALRM__ALRMSYNC">
         <value caption="ARPT and ALRMEN may change as a result of a half second rollover during a read. The ARPT must be read repeatedly until the same value is read twice. This must be done since multiple bits may be changing." name="" value="0x1" />
         <value caption="ARPT and ALRMEN can be read without concerns of rollover because the prescaler is more than 32 real-time clocks away from a half-second rollover" name="" value="0x0" />
      </value-group>
      <value-group caption="Alarm Pulse Initial Value bit" name="RTCALRM__PIV">
         <value caption="low initial value of the Alarm Pulse (When ALRMEN = 0)" name="" value="0x0" />
         <value caption="high initial value of the Alarm Pulse (When ALRMEN = 0)" name="" value="0x1" />
      </value-group>
      <value-group caption="Chime Enable bit" name="RTCALRM__CHIME">
         <value caption="Chime is enabled ARPT is allowed to rollover from 0x00 to 0xFF" name="" value="0x1" />
         <value caption="Chime is disabled ARPT stops once it reaches 0x00" name="" value="0x0" />
      </value-group>
      <value-group caption="Alarm Enable bit" name="RTCALRM__ALRMEN">
         <value caption="Alarm is enabled" name="" value="0x1" />
         <value caption="Alarm is disabled" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="00136" name="SB" version="1">
      <register-group name="SB">
         <register caption="System Bus Status Flag Register" name="SBFLAG" offset="0x0" rw="R" size="4">
            <bitfield caption="Target 0 Permission Group Violation Status bits" mask="0x00000001" name="T0PGV" values="SBFLAG__T0PGV" />
            <bitfield caption="Target 1Permission Group Violation Status bits" mask="0x00000002" name="T1PGV" values="SBFLAG__T1PGV" />
            <bitfield caption="Target 2 Permission Group Violation Status bits" mask="0x00000004" name="T2PGV" values="SBFLAG__T2PGV" />
            <bitfield caption="Target 3 Permission Group Violation Status bits" mask="0x00000008" name="T3PGV" values="SBFLAG__T3PGV" />
            <bitfield caption="Target 4 Permission Group Violation Status bits" mask="0x00000010" name="T4PGV" values="SBFLAG__T4PGV" />
            <bitfield caption="Target 5 Permission Group Violation Status bits" mask="0x00000020" name="T5PGV" values="SBFLAG__T5PGV" />
            <bitfield caption="Target 6 Permission Group Violation Status bits" mask="0x00000040" name="T6PGV" values="SBFLAG__T6PGV" />
            <bitfield caption="Target 7 Permission Group Violation Status bits" mask="0x00000080" name="T7PGV" values="SBFLAG__T7PGV" />
            <bitfield caption="Target 8 Permission Group Violation Status bits" mask="0x00000100" name="T8PGV" values="SBFLAG__T8PGV" />
            <bitfield caption="Target 9 Permission Group Violation Status bits" mask="0x00000200" name="T9PGV" values="SBFLAG__T9PGV" />
            <bitfield caption="Target 10 Permission Group Violation Status bits" mask="0x00000400" name="T10PGV" values="SBFLAG__T10PGV" />
            <bitfield caption="Target 11 Permission Group Violation Status bits" mask="0x00000800" name="T11PGV" values="SBFLAG__T11PGV" />
            <bitfield caption="Target 12 Permission Group Violation Status bits" mask="0x00001000" name="T12PGV" values="SBFLAG__T12PGV" />
            <bitfield caption="Target 13 Permission Group Violation Status bits" mask="0x00002000" name="T13PGV" values="SBFLAG__T13PGV" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 1" name="SBT0ELOG1" offset="0x7b10" rw="R" size="4">
            <bitfield caption="Transaction Command of the Requester bits" mask="0x00000007" name="CMD" values="SBT0ELOG1__CMD" />
            <bitfield caption="Requested Region Number bits" mask="0x000000F0" name="REGION" values="SBT0ELOG1__REGION" />
            <bitfield caption="Initiator ID of Requester bits" mask="0x0000FF00" name="INITID" values="SBT0ELOG1__INITID" />
            <bitfield caption="Error Code bits" mask="0x0F000000" name="CODE" values="SBT0ELOG1__CODE" />
            <bitfield caption="Multiple Permission Violations Status bit" mask="0x80000000" name="MULTI" values="SBT0ELOG1__MULTI" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 1" name="SBT1ELOG1" offset="0x7f10" rw="R" size="4">
            <bitfield caption="Transaction Command of the Requester bits" mask="0x00000007" name="CMD" values="SBT1ELOG1__CMD" />
            <bitfield caption="Requested Region Number bits" mask="0x000000F0" name="REGION" values="SBT1ELOG1__REGION" />
            <bitfield caption="Initiator ID of Requester bits" mask="0x0000FF00" name="INITID" values="SBT1ELOG1__INITID" />
            <bitfield caption="Error Code bits" mask="0x0F000000" name="CODE" values="SBT1ELOG1__CODE" />
            <bitfield caption="Multiple Permission Violations Status bit" mask="0x80000000" name="MULTI" values="SBT1ELOG1__MULTI" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 1" name="SBT2ELOG1" offset="0x8310" rw="R" size="4">
            <bitfield caption="Transaction Command of the Requester bits" mask="0x00000007" name="CMD" values="SBT2ELOG1__CMD" />
            <bitfield caption="Requested Region Number bits" mask="0x000000F0" name="REGION" values="SBT2ELOG1__REGION" />
            <bitfield caption="Initiator ID of Requester bits" mask="0x0000FF00" name="INITID" values="SBT2ELOG1__INITID" />
            <bitfield caption="Error Code bits" mask="0x0F000000" name="CODE" values="SBT2ELOG1__CODE" />
            <bitfield caption="Multiple Permission Violations Status bit" mask="0x80000000" name="MULTI" values="SBT2ELOG1__MULTI" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 1" name="SBT3ELOG1" offset="0x8710" rw="R" size="4">
            <bitfield caption="Transaction Command of the Requester bits" mask="0x00000007" name="CMD" values="SBT3ELOG1__CMD" />
            <bitfield caption="Requested Region Number bits" mask="0x000000F0" name="REGION" values="SBT3ELOG1__REGION" />
            <bitfield caption="Initiator ID of Requester bits" mask="0x0000FF00" name="INITID" values="SBT3ELOG1__INITID" />
            <bitfield caption="Error Code bits" mask="0x0F000000" name="CODE" values="SBT3ELOG1__CODE" />
            <bitfield caption="Multiple Permission Violations Status bit" mask="0x80000000" name="MULTI" values="SBT3ELOG1__MULTI" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 2" name="SBT0ELOG2" offset="0x7b14" rw="R" size="4">
            <bitfield caption="Requested Permissions Group bits" mask="0x00000003" name="GROUP" values="SBT0ELOG2__GROUP" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 2" name="SBT1ELOG2" offset="0x7f14" rw="R" size="4">
            <bitfield caption="Requested Permissions Group bits" mask="0x00000003" name="GROUP" values="SBT1ELOG2__GROUP" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 2" name="SBT2ELOG2" offset="0x8314" rw="R" size="4">
            <bitfield caption="Requested Permissions Group bits" mask="0x00000003" name="GROUP" values="SBT2ELOG2__GROUP" />
         </register>
         <register caption="System Bus Target 'x' Error Log Register 2" name="SBT3ELOG2" offset="0x8714" rw="R" size="4">
            <bitfield caption="Requested Permissions Group bits" mask="0x00000003" name="GROUP" values="SBT3ELOG2__GROUP" />
         </register>
         <register caption="System Bus Target 'x' Error Control Register" name="SBT0ECON" offset="0x7b18" rw="RW" size="4">
            <bitfield caption="Error Control bit" mask="0x01000000" name="ERRP" values="SBT0ECON__ERRP" />
         </register>
         <register caption="System Bus Target 'x' Error Control Register" name="SBT1ECON" offset="0x7f18" rw="RW" size="4">
            <bitfield caption="Error Control bit" mask="0x01000000" name="ERRP" values="SBT1ECON__ERRP" />
         </register>
         <register caption="System Bus Target 'x' Error Control Register" name="SBT2ECON" offset="0x8318" rw="RW" size="4">
            <bitfield caption="Error Control bit" mask="0x01000000" name="ERRP" values="SBT2ECON__ERRP" />
         </register>
         <register caption="System Bus Target 'x' Error Control Register" name="SBT3ECON" offset="0x8718" rw="RW" size="4">
            <bitfield caption="Error Control bit" mask="0x01000000" name="ERRP" values="SBT3ECON__ERRP" />
         </register>
         <register caption="System Bus Target 'x' Single Error Clear Register" name="SBT0ECLRS" offset="0x7b20" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Single Error Clear Register" name="SBT1ECLRS" offset="0x7f20" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Single Error Clear Register" name="SBT2ECLRS" offset="0x8320" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Single Error Clear Register" name="SBT3ECLRS" offset="0x8720" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Multiple Error Clear Register" name="SBT0ECLRM" offset="0x7b28" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Multiple Error Clear Register" name="SBT1ECLRM" offset="0x7f28" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Multiple Error Clear Register" name="SBT2ECLRM" offset="0x8328" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="System Bus Target 'x' Multiple Error Clear Register" name="SBT3ECLRM" offset="0x8728" rw="R" size="4">
            <bitfield mask="0x00000001" name="CLEAR" />
         </register>
         <register caption="" name="SBT0REG0" offset="0x7b30" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT0REG0__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT0REG0__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT0REG1" offset="0x7b50" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT0REG1__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT0REG1__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT1REG0" offset="0x7f30" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT1REG0__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT1REG0__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT1REG2" offset="0x7f70" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT1REG2__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT1REG2__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT1REG3" offset="0x7f90" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT1REG3__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT1REG3__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT1REG4" offset="0x7fb0" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT1REG4__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT1REG4__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT1REG5" offset="0x7fd0" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT1REG5__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT1REG5__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT1REG6" offset="0x7ff0" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT1REG6__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT1REG6__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT1REG7" offset="0x8010" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT1REG7__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT1REG7__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT1REG8" offset="0x8030" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT1REG8__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT1REG8__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT2REG0" offset="0x8330" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT2REG0__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT2REG0__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT2REG1" offset="0x8350" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT2REG1__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT2REG1__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT2REG2" offset="0x8370" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT2REG2__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT2REG2__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT3REG0" offset="0x8730" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT3REG0__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT3REG0__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT3REG1" offset="0x8750" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT3REG1__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT3REG1__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT3REG2" offset="0x8770" rw="RW" size="4">
            <bitfield caption="Region Size bits" mask="0x000000F8" name="SIZE" values="SBT3REG2__SIZE" />
            <bitfield caption="Region Priority Level bit" mask="0x00000200" name="PRI" values="SBT3REG2__PRI" />
            <bitfield mask="0xFFFFFC00" name="BASE" />
         </register>
         <register caption="" name="SBT0RD0" offset="0x7b40" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT0RD0__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT0RD0__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT0RD0__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT0RD0__GROUP3" />
         </register>
         <register caption="" name="SBT0RD1" offset="0x7b60" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT0RD1__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT0RD1__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT0RD1__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT0RD1__GROUP3" />
         </register>
         <register caption="" name="SBT1RD0" offset="0x7f40" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1RD0__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1RD0__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1RD0__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1RD0__GROUP3" />
         </register>
         <register caption="" name="SBT1RD2" offset="0x7f80" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1RD2__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1RD2__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1RD2__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1RD2__GROUP3" />
         </register>
         <register caption="" name="SBT1RD3" offset="0x7fa0" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1RD3__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1RD3__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1RD3__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1RD3__GROUP3" />
         </register>
         <register caption="" name="SBT1RD4" offset="0x7fc0" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1RD4__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1RD4__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1RD4__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1RD4__GROUP3" />
         </register>
         <register caption="" name="SBT1RD5" offset="0x7fe0" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1RD5__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1RD5__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1RD5__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1RD5__GROUP3" />
         </register>
         <register caption="" name="SBT1RD6" offset="0x8000" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1RD6__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1RD6__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1RD6__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1RD6__GROUP3" />
         </register>
         <register caption="" name="SBT1RD7" offset="0x8020" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1RD7__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1RD7__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1RD7__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1RD7__GROUP3" />
         </register>
         <register caption="" name="SBT1RD8" offset="0x8040" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1RD8__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1RD8__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1RD8__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1RD8__GROUP3" />
         </register>
         <register caption="" name="SBT2RD0" offset="0x8340" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT2RD0__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT2RD0__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT2RD0__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT2RD0__GROUP3" />
         </register>
         <register caption="" name="SBT2RD1" offset="0x8360" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT2RD1__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT2RD1__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT2RD1__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT2RD1__GROUP3" />
         </register>
         <register caption="" name="SBT2RD2" offset="0x8380" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT2RD2__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT2RD2__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT2RD2__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT2RD2__GROUP3" />
         </register>
         <register caption="" name="SBT3RD0" offset="0x8740" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT3RD0__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT3RD0__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT3RD0__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT3RD0__GROUP3" />
         </register>
         <register caption="" name="SBT3RD1" offset="0x8760" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT3RD1__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT3RD1__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT3RD1__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT3RD1__GROUP3" />
         </register>
         <register caption="" name="SBT3RD2" offset="0x8780" rw="RW" size="4">
            <bitfield caption="Group0 Read Permissions bits" mask="0x00000001" name="GROUP0" values="SBT3RD2__GROUP0" />
            <bitfield caption="Group1 Read Permissions bits" mask="0x00000002" name="GROUP1" values="SBT3RD2__GROUP1" />
            <bitfield caption="Group2 Read Permissions bits" mask="0x00000004" name="GROUP2" values="SBT3RD2__GROUP2" />
            <bitfield caption="Group3 Read Permissions bits" mask="0x00000008" name="GROUP3" values="SBT3RD2__GROUP3" />
         </register>
         <register caption="" name="SBT0WR0" offset="0x7b48" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT0WR0__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT0WR0__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT0WR0__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT0WR0__GROUP3" />
         </register>
         <register caption="" name="SBT0WR1" offset="0x7b68" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT0WR1__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT0WR1__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT0WR1__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT0WR1__GROUP3" />
         </register>
         <register caption="" name="SBT1WR0" offset="0x7f48" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1WR0__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1WR0__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1WR0__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1WR0__GROUP3" />
         </register>
         <register caption="" name="SBT1WR2" offset="0x7f88" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1WR2__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1WR2__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1WR2__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1WR2__GROUP3" />
         </register>
         <register caption="" name="SBT1WR3" offset="0x7fa8" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1WR3__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1WR3__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1WR3__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1WR3__GROUP3" />
         </register>
         <register caption="" name="SBT1WR4" offset="0x7fc8" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1WR4__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1WR4__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1WR4__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1WR4__GROUP3" />
         </register>
         <register caption="" name="SBT1WR5" offset="0x7fe8" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1WR5__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1WR5__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1WR5__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1WR5__GROUP3" />
         </register>
         <register caption="" name="SBT1WR6" offset="0x8008" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1WR6__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1WR6__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1WR6__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1WR6__GROUP3" />
         </register>
         <register caption="" name="SBT1WR7" offset="0x8028" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1WR7__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1WR7__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1WR7__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1WR7__GROUP3" />
         </register>
         <register caption="" name="SBT1WR8" offset="0x8048" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT1WR8__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT1WR8__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT1WR8__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT1WR8__GROUP3" />
         </register>
         <register caption="" name="SBT2WR0" offset="0x8348" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT2WR0__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT2WR0__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT2WR0__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT2WR0__GROUP3" />
         </register>
         <register caption="" name="SBT2WR1" offset="0x8368" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT2WR1__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT2WR1__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT2WR1__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT2WR1__GROUP3" />
         </register>
         <register caption="" name="SBT2WR2" offset="0x8388" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT2WR2__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT2WR2__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT2WR2__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT2WR2__GROUP3" />
         </register>
         <register caption="" name="SBT3WR0" offset="0x8748" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT3WR0__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT3WR0__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT3WR0__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT3WR0__GROUP3" />
         </register>
         <register caption="" name="SBT3WR1" offset="0x8768" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT3WR1__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT3WR1__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT3WR1__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT3WR1__GROUP3" />
         </register>
         <register caption="" name="SBT3WR2" offset="0x8788" rw="RW" size="4">
            <bitfield caption="Group 0 Write Permissions bits" mask="0x00000001" name="GROUP0" values="SBT3WR2__GROUP0" />
            <bitfield caption="Group 1 Write Permissions bits" mask="0x00000002" name="GROUP1" values="SBT3WR2__GROUP1" />
            <bitfield caption="Group 2 Write Permissions bits" mask="0x00000004" name="GROUP2" values="SBT3WR2__GROUP2" />
            <bitfield caption="Group 3 Write Permissions bits" mask="0x00000008" name="GROUP3" values="SBT3WR2__GROUP3" />
         </register>
      </register-group>
      <value-group caption="Target 0 Permission Group Violation Status bits" name="SBFLAG__T0PGV">
         <value caption="Target is reporting a Permission Group (PG) violation" name="" value="0x1" />
         <value caption="Target is not reporting a PG violation" name="" value="0x0" />
      </value-group>
      <value-group caption="Target 1Permission Group Violation Status bits" name="SBFLAG__T1PGV">
         <value caption="Target is reporting a Permission Group (PG) violation" name="" value="0x1" />
         <value caption="Target is not reporting a PG violation" name="" value="0x0" />
      </value-group>
      <value-group caption="Target 2 Permission Group Violation Status bits" name="SBFLAG__T2PGV">
         <value caption="Target is reporting a Permission Group (PG) violation" name="" value="0x1" />
         <value caption="Target is not reporting a PG violation" name="" value="0x0" />
      </value-group>
      <value-group caption="Target 3 Permission Group Violation Status bits" name="SBFLAG__T3PGV">
         <value caption="Target is reporting a Permission Group (PG) violation" name="" value="0x1" />
         <value caption="Target is not reporting a PG violation" name="" value="0x0" />
      </value-group>
      <value-group caption="Target 4 Permission Group Violation Status bits" name="SBFLAG__T4PGV">
         <value caption="Target is reporting a Permission Group (PG) violation" name="" value="0x1" />
         <value caption="Target is not reporting a PG violation" name="" value="0x0" />
      </value-group>
      <value-group caption="Target 5 Permission Group Violation Status bits" name="SBFLAG__T5PGV">
         <value caption="Target is reporting a Permission Group (PG) violation" name="" value="0x1" />
         <value caption="Target is not reporting a PG violation" name="" value="0x0" />
      </value-group>
      <value-group caption="Target 6 Permission Group Violation Status bits" name="SBFLAG__T6PGV">
         <value caption="Target is reporting a Permission Group (PG) violation" name="" value="0x1" />
         <value caption="Target is not reporting a PG violation" name="" value="0x0" />
      </value-group>
      <value-group caption="Target 7 Permission Group Violation Status bits" name="SBFLAG__T7PGV">
         <value caption="Target is reporting a Permission Group (PG) violation" name="" value="0x1" />
         <value caption="Target is not reporting a PG violation" name="" value="0x0" />
      </value-group>
      <value-group caption="Target 8 Permission Group Violation Status bits" name="SBFLAG__T8PGV">
         <value caption="Target is reporting a Permission Group (PG) violation" name="" value="0x1" />
         <value caption="Target is not reporting a PG violation" name="" value="0x0" />
      </value-group>
      <value-group caption="Target 9 Permission Group Violation Status bits" name="SBFLAG__T9PGV">
         <value caption="Target is reporting a Permission Group (PG) violation" name="" value="0x1" />
         <value caption="Target is not reporting a PG violation" name="" value="0x0" />
      </value-group>
      <value-group caption="Target 10 Permission Group Violation Status bits" name="SBFLAG__T10PGV">
         <value caption="Target is reporting a Permission Group (PG) violation" name="" value="0x1" />
         <value caption="Target is not reporting a PG violation" name="" value="0x0" />
      </value-group>
      <value-group caption="Target 11 Permission Group Violation Status bits" name="SBFLAG__T11PGV">
         <value caption="Target is reporting a Permission Group (PG) violation" name="" value="0x1" />
         <value caption="Target is not reporting a PG violation" name="" value="0x0" />
      </value-group>
      <value-group caption="Target 12 Permission Group Violation Status bits" name="SBFLAG__T12PGV">
         <value caption="Target is reporting a Permission Group (PG) violation" name="" value="0x1" />
         <value caption="Target is not reporting a PG violation" name="" value="0x0" />
      </value-group>
      <value-group caption="Target 13 Permission Group Violation Status bits" name="SBFLAG__T13PGV">
         <value caption="Target is reporting a Permission Group (PG) violation" name="" value="0x1" />
         <value caption="Target is not reporting a PG violation" name="" value="0x0" />
      </value-group>
      <value-group caption="Transaction Command of the Requester bits" name="SBT0ELOG1__CMD">
         <value caption="Reserved" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="Write (a non-posted write)" name="" value="0x5" />
         <value caption="Reserved" name="" value="0x4" />
         <value caption="Read (a locked read caused by a Read-Modify-Write transaction)" name="" value="0x3" />
         <value caption="Read" name="" value="0x2" />
         <value caption="Write" name="" value="0x1" />
         <value caption="Idle" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Region Number bits" name="SBT0ELOG1__REGION">
         <value caption="Targets region that reported a permission group violation" name="" value="1111 - 0000" />
      </value-group>
      <value-group caption="Initiator ID of Requester bits" name="SBT0ELOG1__INITID">
         <value caption="Reserved" name="" value="0xff" />
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Reserved" name="" value="0xe" />
         <value caption="Reserved" name="" value="0xd" />
         <value caption="Reserved" name="" value="0xc" />
         <value caption="Reserved" name="" value="0xb" />
         <value caption="CAN1" name="" value="0xa" />
         <value caption="Reserved" name="" value="0x9" />
         <value caption="Reserved" name="" value="0x8" />
         <value caption="ADC0-ADC5, ADC7" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="Flash Controller" name="" value="0x5" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 1)" name="" value="0x4" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 0)" name="" value="0x3" />
         <value caption="CPU (CPUPRI (CFGCON) = 1)" name="" value="0x2" />
         <value caption="CPU (CPUPRI (CFGCON) = 0)" name="" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Code bits" name="SBT0ELOG1__CODE">
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Reserved" name="" value="0xd" />
         <value caption="Permission violation" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x2" />
         <value caption="Reserved" name="" value="0x1" />
         <value caption="No error" name="" value="0x0" />
      </value-group>
      <value-group caption="Multiple Permission Violations Status bit" name="SBT0ELOG1__MULTI">
         <value caption="Multiple errors have been detected" name="" value="0x1" />
         <value caption="No multiple errors have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Transaction Command of the Requester bits" name="SBT1ELOG1__CMD">
         <value caption="Reserved" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="Write (a non-posted write)" name="" value="0x5" />
         <value caption="Reserved" name="" value="0x4" />
         <value caption="Read (a locked read caused by a Read-Modify-Write transaction)" name="" value="0x3" />
         <value caption="Read" name="" value="0x2" />
         <value caption="Write" name="" value="0x1" />
         <value caption="Idle" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Region Number bits" name="SBT1ELOG1__REGION">
         <value caption="Targets region that reported a permission group violation" name="" value="1111 - 0000" />
      </value-group>
      <value-group caption="Initiator ID of Requester bits" name="SBT1ELOG1__INITID">
         <value caption="Reserved" name="" value="0xff" />
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Reserved" name="" value="0xe" />
         <value caption="Reserved" name="" value="0xd" />
         <value caption="Reserved" name="" value="0xc" />
         <value caption="Reserved" name="" value="0xb" />
         <value caption="CAN1" name="" value="0xa" />
         <value caption="Reserved" name="" value="0x9" />
         <value caption="Reserved" name="" value="0x8" />
         <value caption="ADC0-ADC5, ADC7" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="Flash Controller" name="" value="0x5" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 1)" name="" value="0x4" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 0)" name="" value="0x3" />
         <value caption="CPU (CPUPRI (CFGCON) = 1)" name="" value="0x2" />
         <value caption="CPU (CPUPRI (CFGCON) = 0)" name="" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Code bits" name="SBT1ELOG1__CODE">
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Reserved" name="" value="0xd" />
         <value caption="Permission violation" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x2" />
         <value caption="Reserved" name="" value="0x1" />
         <value caption="No error" name="" value="0x0" />
      </value-group>
      <value-group caption="Multiple Permission Violations Status bit" name="SBT1ELOG1__MULTI">
         <value caption="Multiple errors have been detected" name="" value="0x1" />
         <value caption="No multiple errors have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Transaction Command of the Requester bits" name="SBT2ELOG1__CMD">
         <value caption="Reserved" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="Write (a non-posted write)" name="" value="0x5" />
         <value caption="Reserved" name="" value="0x4" />
         <value caption="Read (a locked read caused by a Read-Modify-Write transaction)" name="" value="0x3" />
         <value caption="Read" name="" value="0x2" />
         <value caption="Write" name="" value="0x1" />
         <value caption="Idle" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Region Number bits" name="SBT2ELOG1__REGION">
         <value caption="Targets region that reported a permission group violation" name="" value="1111 - 0000" />
      </value-group>
      <value-group caption="Initiator ID of Requester bits" name="SBT2ELOG1__INITID">
         <value caption="Reserved" name="" value="0xff" />
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Reserved" name="" value="0xe" />
         <value caption="Reserved" name="" value="0xd" />
         <value caption="Reserved" name="" value="0xc" />
         <value caption="Reserved" name="" value="0xb" />
         <value caption="CAN1" name="" value="0xa" />
         <value caption="Reserved" name="" value="0x9" />
         <value caption="Reserved" name="" value="0x8" />
         <value caption="ADC0-ADC5, ADC7" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="Flash Controller" name="" value="0x5" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 1)" name="" value="0x4" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 0)" name="" value="0x3" />
         <value caption="CPU (CPUPRI (CFGCON) = 1)" name="" value="0x2" />
         <value caption="CPU (CPUPRI (CFGCON) = 0)" name="" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Code bits" name="SBT2ELOG1__CODE">
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Reserved" name="" value="0xd" />
         <value caption="Permission violation" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x2" />
         <value caption="Reserved" name="" value="0x1" />
         <value caption="No error" name="" value="0x0" />
      </value-group>
      <value-group caption="Multiple Permission Violations Status bit" name="SBT2ELOG1__MULTI">
         <value caption="Multiple errors have been detected" name="" value="0x1" />
         <value caption="No multiple errors have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Transaction Command of the Requester bits" name="SBT3ELOG1__CMD">
         <value caption="Reserved" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="Write (a non-posted write)" name="" value="0x5" />
         <value caption="Reserved" name="" value="0x4" />
         <value caption="Read (a locked read caused by a Read-Modify-Write transaction)" name="" value="0x3" />
         <value caption="Read" name="" value="0x2" />
         <value caption="Write" name="" value="0x1" />
         <value caption="Idle" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Region Number bits" name="SBT3ELOG1__REGION">
         <value caption="Targets region that reported a permission group violation" name="" value="1111 - 0000" />
      </value-group>
      <value-group caption="Initiator ID of Requester bits" name="SBT3ELOG1__INITID">
         <value caption="Reserved" name="" value="0xff" />
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Reserved" name="" value="0xe" />
         <value caption="Reserved" name="" value="0xd" />
         <value caption="Reserved" name="" value="0xc" />
         <value caption="Reserved" name="" value="0xb" />
         <value caption="CAN1" name="" value="0xa" />
         <value caption="Reserved" name="" value="0x9" />
         <value caption="Reserved" name="" value="0x8" />
         <value caption="ADC0-ADC5, ADC7" name="" value="0x7" />
         <value caption="Reserved" name="" value="0x6" />
         <value caption="Flash Controller" name="" value="0x5" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 1)" name="" value="0x4" />
         <value caption="DMA Read (DMAPRI (CFGCON) = 0)" name="" value="0x3" />
         <value caption="CPU (CPUPRI (CFGCON) = 1)" name="" value="0x2" />
         <value caption="CPU (CPUPRI (CFGCON) = 0)" name="" value="0x1" />
         <value caption="Reserved" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Code bits" name="SBT3ELOG1__CODE">
         <value caption="Reserved" name="" value="0xf" />
         <value caption="Reserved" name="" value="0xd" />
         <value caption="Permission violation" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x2" />
         <value caption="Reserved" name="" value="0x1" />
         <value caption="No error" name="" value="0x0" />
      </value-group>
      <value-group caption="Multiple Permission Violations Status bit" name="SBT3ELOG1__MULTI">
         <value caption="Multiple errors have been detected" name="" value="0x1" />
         <value caption="No multiple errors have been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Permissions Group bits" name="SBT0ELOG2__GROUP">
         <value caption="Reserved" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x2" />
         <value caption="Group 1" name="" value="0x1" />
         <value caption="Group 0 (default group of CPU at Reset)" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Permissions Group bits" name="SBT1ELOG2__GROUP">
         <value caption="Reserved" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x2" />
         <value caption="Group 1" name="" value="0x1" />
         <value caption="Group 0 (default group of CPU at Reset)" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Permissions Group bits" name="SBT2ELOG2__GROUP">
         <value caption="Reserved" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x2" />
         <value caption="Group 1" name="" value="0x1" />
         <value caption="Group 0 (default group of CPU at Reset)" name="" value="0x0" />
      </value-group>
      <value-group caption="Requested Permissions Group bits" name="SBT3ELOG2__GROUP">
         <value caption="Reserved" name="" value="0x3" />
         <value caption="Reserved" name="" value="0x2" />
         <value caption="Group 1" name="" value="0x1" />
         <value caption="Group 0 (default group of CPU at Reset)" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Control bit" name="SBT0ECON__ERRP">
         <value caption="Report protection group violation errors" name="" value="0x1" />
         <value caption="Do not report protection group violation errors" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Control bit" name="SBT1ECON__ERRP">
         <value caption="Report protection group violation errors" name="" value="0x1" />
         <value caption="Do not report protection group violation errors" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Control bit" name="SBT2ECON__ERRP">
         <value caption="Report protection group violation errors" name="" value="0x1" />
         <value caption="Do not report protection group violation errors" name="" value="0x0" />
      </value-group>
      <value-group caption="Error Control bit" name="SBT3ECON__ERRP">
         <value caption="Report protection group violation errors" name="" value="0x1" />
         <value caption="Do not report protection group violation errors" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT0REG0__SIZE">
         <value caption="Region size is 549755813888 bytes" name="" value="0x1e" />
         <value caption="Region size is 274877906944 bytes" name="" value="0x1d" />
         <value caption="Region size is 137438953472 bytes" name="" value="0x1c" />
         <value caption="Region size is 68719476736 bytes" name="" value="0x1b" />
         <value caption="Region size is 34359738368 bytes" name="" value="0x1a" />
         <value caption="Region size is 17179869184 bytes" name="" value="0x19" />
         <value caption="Region size is 8589934592 bytes" name="" value="0x18" />
         <value caption="Region size is 4294967296 bytes" name="" value="0x17" />
         <value caption="Region size is 2147483648 bytes" name="" value="0x16" />
         <value caption="Region size is 1073741824 bytes" name="" value="0x15" />
         <value caption="Region size is 536870912 bytes" name="" value="0x14" />
         <value caption="Region size is 268435456 bytes" name="" value="0x13" />
         <value caption="Region size is 134217728 bytes" name="" value="0x12" />
         <value caption="Region size is 67108864 bytes" name="" value="0x11" />
         <value caption="Region size is 33554432 bytes" name="" value="0x10" />
         <value caption="Region size is 16777216 bytes" name="" value="0xf" />
         <value caption="Region size is 8388608 bytes" name="" value="0xe" />
         <value caption="Region size is 4194304 bytes" name="" value="0xd" />
         <value caption="Region size is 2097152 bytes" name="" value="0xc" />
         <value caption="Region size is 1048576 bytes" name="" value="0xb" />
         <value caption="Region size is 524288 bytes" name="" value="0xa" />
         <value caption="Region size is 262144 bytes" name="" value="0x9" />
         <value caption="Region size is 131072 bytes" name="" value="0x8" />
         <value caption="Region size is 65536 bytes" name="" value="0x7" />
         <value caption="Region size is 32768 bytes" name="" value="0x6" />
         <value caption="Region size is 16384 bytes" name="" value="0x5" />
         <value caption="Region size is 8192 bytes" name="" value="0x4" />
         <value caption="Region size is 4096 bytes" name="" value="0x3" />
         <value caption="Region size is 2048 bytes" name="" value="0x2" />
         <value caption="Region size is 1024 bytes" name="" value="0x1" />
         <value caption="Region is not present" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT0REG0__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT0REG1__SIZE">
         <value caption="Region size is 549755813888 bytes" name="" value="0x1e" />
         <value caption="Region size is 274877906944 bytes" name="" value="0x1d" />
         <value caption="Region size is 137438953472 bytes" name="" value="0x1c" />
         <value caption="Region size is 68719476736 bytes" name="" value="0x1b" />
         <value caption="Region size is 34359738368 bytes" name="" value="0x1a" />
         <value caption="Region size is 17179869184 bytes" name="" value="0x19" />
         <value caption="Region size is 8589934592 bytes" name="" value="0x18" />
         <value caption="Region size is 4294967296 bytes" name="" value="0x17" />
         <value caption="Region size is 2147483648 bytes" name="" value="0x16" />
         <value caption="Region size is 1073741824 bytes" name="" value="0x15" />
         <value caption="Region size is 536870912 bytes" name="" value="0x14" />
         <value caption="Region size is 268435456 bytes" name="" value="0x13" />
         <value caption="Region size is 134217728 bytes" name="" value="0x12" />
         <value caption="Region size is 67108864 bytes" name="" value="0x11" />
         <value caption="Region size is 33554432 bytes" name="" value="0x10" />
         <value caption="Region size is 16777216 bytes" name="" value="0xf" />
         <value caption="Region size is 8388608 bytes" name="" value="0xe" />
         <value caption="Region size is 4194304 bytes" name="" value="0xd" />
         <value caption="Region size is 2097152 bytes" name="" value="0xc" />
         <value caption="Region size is 1048576 bytes" name="" value="0xb" />
         <value caption="Region size is 524288 bytes" name="" value="0xa" />
         <value caption="Region size is 262144 bytes" name="" value="0x9" />
         <value caption="Region size is 131072 bytes" name="" value="0x8" />
         <value caption="Region size is 65536 bytes" name="" value="0x7" />
         <value caption="Region size is 32768 bytes" name="" value="0x6" />
         <value caption="Region size is 16384 bytes" name="" value="0x5" />
         <value caption="Region size is 8192 bytes" name="" value="0x4" />
         <value caption="Region size is 4096 bytes" name="" value="0x3" />
         <value caption="Region size is 2048 bytes" name="" value="0x2" />
         <value caption="Region size is 1024 bytes" name="" value="0x1" />
         <value caption="Region is not present" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT0REG1__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT1REG0__SIZE">
         <value caption="Region size is 549755813888 bytes" name="" value="0x1e" />
         <value caption="Region size is 274877906944 bytes" name="" value="0x1d" />
         <value caption="Region size is 137438953472 bytes" name="" value="0x1c" />
         <value caption="Region size is 68719476736 bytes" name="" value="0x1b" />
         <value caption="Region size is 34359738368 bytes" name="" value="0x1a" />
         <value caption="Region size is 17179869184 bytes" name="" value="0x19" />
         <value caption="Region size is 8589934592 bytes" name="" value="0x18" />
         <value caption="Region size is 4294967296 bytes" name="" value="0x17" />
         <value caption="Region size is 2147483648 bytes" name="" value="0x16" />
         <value caption="Region size is 1073741824 bytes" name="" value="0x15" />
         <value caption="Region size is 536870912 bytes" name="" value="0x14" />
         <value caption="Region size is 268435456 bytes" name="" value="0x13" />
         <value caption="Region size is 134217728 bytes" name="" value="0x12" />
         <value caption="Region size is 67108864 bytes" name="" value="0x11" />
         <value caption="Region size is 33554432 bytes" name="" value="0x10" />
         <value caption="Region size is 16777216 bytes" name="" value="0xf" />
         <value caption="Region size is 8388608 bytes" name="" value="0xe" />
         <value caption="Region size is 4194304 bytes" name="" value="0xd" />
         <value caption="Region size is 2097152 bytes" name="" value="0xc" />
         <value caption="Region size is 1048576 bytes" name="" value="0xb" />
         <value caption="Region size is 524288 bytes" name="" value="0xa" />
         <value caption="Region size is 262144 bytes" name="" value="0x9" />
         <value caption="Region size is 131072 bytes" name="" value="0x8" />
         <value caption="Region size is 65536 bytes" name="" value="0x7" />
         <value caption="Region size is 32768 bytes" name="" value="0x6" />
         <value caption="Region size is 16384 bytes" name="" value="0x5" />
         <value caption="Region size is 8192 bytes" name="" value="0x4" />
         <value caption="Region size is 4096 bytes" name="" value="0x3" />
         <value caption="Region size is 2048 bytes" name="" value="0x2" />
         <value caption="Region size is 1024 bytes" name="" value="0x1" />
         <value caption="Region is not present" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT1REG0__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT1REG2__SIZE">
         <value caption="Region size is 549755813888 bytes" name="" value="0x1e" />
         <value caption="Region size is 274877906944 bytes" name="" value="0x1d" />
         <value caption="Region size is 137438953472 bytes" name="" value="0x1c" />
         <value caption="Region size is 68719476736 bytes" name="" value="0x1b" />
         <value caption="Region size is 34359738368 bytes" name="" value="0x1a" />
         <value caption="Region size is 17179869184 bytes" name="" value="0x19" />
         <value caption="Region size is 8589934592 bytes" name="" value="0x18" />
         <value caption="Region size is 4294967296 bytes" name="" value="0x17" />
         <value caption="Region size is 2147483648 bytes" name="" value="0x16" />
         <value caption="Region size is 1073741824 bytes" name="" value="0x15" />
         <value caption="Region size is 536870912 bytes" name="" value="0x14" />
         <value caption="Region size is 268435456 bytes" name="" value="0x13" />
         <value caption="Region size is 134217728 bytes" name="" value="0x12" />
         <value caption="Region size is 67108864 bytes" name="" value="0x11" />
         <value caption="Region size is 33554432 bytes" name="" value="0x10" />
         <value caption="Region size is 16777216 bytes" name="" value="0xf" />
         <value caption="Region size is 8388608 bytes" name="" value="0xe" />
         <value caption="Region size is 4194304 bytes" name="" value="0xd" />
         <value caption="Region size is 2097152 bytes" name="" value="0xc" />
         <value caption="Region size is 1048576 bytes" name="" value="0xb" />
         <value caption="Region size is 524288 bytes" name="" value="0xa" />
         <value caption="Region size is 262144 bytes" name="" value="0x9" />
         <value caption="Region size is 131072 bytes" name="" value="0x8" />
         <value caption="Region size is 65536 bytes" name="" value="0x7" />
         <value caption="Region size is 32768 bytes" name="" value="0x6" />
         <value caption="Region size is 16384 bytes" name="" value="0x5" />
         <value caption="Region size is 8192 bytes" name="" value="0x4" />
         <value caption="Region size is 4096 bytes" name="" value="0x3" />
         <value caption="Region size is 2048 bytes" name="" value="0x2" />
         <value caption="Region size is 1024 bytes" name="" value="0x1" />
         <value caption="Region is not present" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT1REG2__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT1REG3__SIZE">
         <value caption="Region size is 549755813888 bytes" name="" value="0x1e" />
         <value caption="Region size is 274877906944 bytes" name="" value="0x1d" />
         <value caption="Region size is 137438953472 bytes" name="" value="0x1c" />
         <value caption="Region size is 68719476736 bytes" name="" value="0x1b" />
         <value caption="Region size is 34359738368 bytes" name="" value="0x1a" />
         <value caption="Region size is 17179869184 bytes" name="" value="0x19" />
         <value caption="Region size is 8589934592 bytes" name="" value="0x18" />
         <value caption="Region size is 4294967296 bytes" name="" value="0x17" />
         <value caption="Region size is 2147483648 bytes" name="" value="0x16" />
         <value caption="Region size is 1073741824 bytes" name="" value="0x15" />
         <value caption="Region size is 536870912 bytes" name="" value="0x14" />
         <value caption="Region size is 268435456 bytes" name="" value="0x13" />
         <value caption="Region size is 134217728 bytes" name="" value="0x12" />
         <value caption="Region size is 67108864 bytes" name="" value="0x11" />
         <value caption="Region size is 33554432 bytes" name="" value="0x10" />
         <value caption="Region size is 16777216 bytes" name="" value="0xf" />
         <value caption="Region size is 8388608 bytes" name="" value="0xe" />
         <value caption="Region size is 4194304 bytes" name="" value="0xd" />
         <value caption="Region size is 2097152 bytes" name="" value="0xc" />
         <value caption="Region size is 1048576 bytes" name="" value="0xb" />
         <value caption="Region size is 524288 bytes" name="" value="0xa" />
         <value caption="Region size is 262144 bytes" name="" value="0x9" />
         <value caption="Region size is 131072 bytes" name="" value="0x8" />
         <value caption="Region size is 65536 bytes" name="" value="0x7" />
         <value caption="Region size is 32768 bytes" name="" value="0x6" />
         <value caption="Region size is 16384 bytes" name="" value="0x5" />
         <value caption="Region size is 8192 bytes" name="" value="0x4" />
         <value caption="Region size is 4096 bytes" name="" value="0x3" />
         <value caption="Region size is 2048 bytes" name="" value="0x2" />
         <value caption="Region size is 1024 bytes" name="" value="0x1" />
         <value caption="Region is not present" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT1REG3__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT1REG4__SIZE">
         <value caption="Region size is 549755813888 bytes" name="" value="0x1e" />
         <value caption="Region size is 274877906944 bytes" name="" value="0x1d" />
         <value caption="Region size is 137438953472 bytes" name="" value="0x1c" />
         <value caption="Region size is 68719476736 bytes" name="" value="0x1b" />
         <value caption="Region size is 34359738368 bytes" name="" value="0x1a" />
         <value caption="Region size is 17179869184 bytes" name="" value="0x19" />
         <value caption="Region size is 8589934592 bytes" name="" value="0x18" />
         <value caption="Region size is 4294967296 bytes" name="" value="0x17" />
         <value caption="Region size is 2147483648 bytes" name="" value="0x16" />
         <value caption="Region size is 1073741824 bytes" name="" value="0x15" />
         <value caption="Region size is 536870912 bytes" name="" value="0x14" />
         <value caption="Region size is 268435456 bytes" name="" value="0x13" />
         <value caption="Region size is 134217728 bytes" name="" value="0x12" />
         <value caption="Region size is 67108864 bytes" name="" value="0x11" />
         <value caption="Region size is 33554432 bytes" name="" value="0x10" />
         <value caption="Region size is 16777216 bytes" name="" value="0xf" />
         <value caption="Region size is 8388608 bytes" name="" value="0xe" />
         <value caption="Region size is 4194304 bytes" name="" value="0xd" />
         <value caption="Region size is 2097152 bytes" name="" value="0xc" />
         <value caption="Region size is 1048576 bytes" name="" value="0xb" />
         <value caption="Region size is 524288 bytes" name="" value="0xa" />
         <value caption="Region size is 262144 bytes" name="" value="0x9" />
         <value caption="Region size is 131072 bytes" name="" value="0x8" />
         <value caption="Region size is 65536 bytes" name="" value="0x7" />
         <value caption="Region size is 32768 bytes" name="" value="0x6" />
         <value caption="Region size is 16384 bytes" name="" value="0x5" />
         <value caption="Region size is 8192 bytes" name="" value="0x4" />
         <value caption="Region size is 4096 bytes" name="" value="0x3" />
         <value caption="Region size is 2048 bytes" name="" value="0x2" />
         <value caption="Region size is 1024 bytes" name="" value="0x1" />
         <value caption="Region is not present" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT1REG4__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT1REG5__SIZE">
         <value caption="Region size is 549755813888 bytes" name="" value="0x1e" />
         <value caption="Region size is 274877906944 bytes" name="" value="0x1d" />
         <value caption="Region size is 137438953472 bytes" name="" value="0x1c" />
         <value caption="Region size is 68719476736 bytes" name="" value="0x1b" />
         <value caption="Region size is 34359738368 bytes" name="" value="0x1a" />
         <value caption="Region size is 17179869184 bytes" name="" value="0x19" />
         <value caption="Region size is 8589934592 bytes" name="" value="0x18" />
         <value caption="Region size is 4294967296 bytes" name="" value="0x17" />
         <value caption="Region size is 2147483648 bytes" name="" value="0x16" />
         <value caption="Region size is 1073741824 bytes" name="" value="0x15" />
         <value caption="Region size is 536870912 bytes" name="" value="0x14" />
         <value caption="Region size is 268435456 bytes" name="" value="0x13" />
         <value caption="Region size is 134217728 bytes" name="" value="0x12" />
         <value caption="Region size is 67108864 bytes" name="" value="0x11" />
         <value caption="Region size is 33554432 bytes" name="" value="0x10" />
         <value caption="Region size is 16777216 bytes" name="" value="0xf" />
         <value caption="Region size is 8388608 bytes" name="" value="0xe" />
         <value caption="Region size is 4194304 bytes" name="" value="0xd" />
         <value caption="Region size is 2097152 bytes" name="" value="0xc" />
         <value caption="Region size is 1048576 bytes" name="" value="0xb" />
         <value caption="Region size is 524288 bytes" name="" value="0xa" />
         <value caption="Region size is 262144 bytes" name="" value="0x9" />
         <value caption="Region size is 131072 bytes" name="" value="0x8" />
         <value caption="Region size is 65536 bytes" name="" value="0x7" />
         <value caption="Region size is 32768 bytes" name="" value="0x6" />
         <value caption="Region size is 16384 bytes" name="" value="0x5" />
         <value caption="Region size is 8192 bytes" name="" value="0x4" />
         <value caption="Region size is 4096 bytes" name="" value="0x3" />
         <value caption="Region size is 2048 bytes" name="" value="0x2" />
         <value caption="Region size is 1024 bytes" name="" value="0x1" />
         <value caption="Region is not present" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT1REG5__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT1REG6__SIZE">
         <value caption="Region size is 549755813888 bytes" name="" value="0x1e" />
         <value caption="Region size is 274877906944 bytes" name="" value="0x1d" />
         <value caption="Region size is 137438953472 bytes" name="" value="0x1c" />
         <value caption="Region size is 68719476736 bytes" name="" value="0x1b" />
         <value caption="Region size is 34359738368 bytes" name="" value="0x1a" />
         <value caption="Region size is 17179869184 bytes" name="" value="0x19" />
         <value caption="Region size is 8589934592 bytes" name="" value="0x18" />
         <value caption="Region size is 4294967296 bytes" name="" value="0x17" />
         <value caption="Region size is 2147483648 bytes" name="" value="0x16" />
         <value caption="Region size is 1073741824 bytes" name="" value="0x15" />
         <value caption="Region size is 536870912 bytes" name="" value="0x14" />
         <value caption="Region size is 268435456 bytes" name="" value="0x13" />
         <value caption="Region size is 134217728 bytes" name="" value="0x12" />
         <value caption="Region size is 67108864 bytes" name="" value="0x11" />
         <value caption="Region size is 33554432 bytes" name="" value="0x10" />
         <value caption="Region size is 16777216 bytes" name="" value="0xf" />
         <value caption="Region size is 8388608 bytes" name="" value="0xe" />
         <value caption="Region size is 4194304 bytes" name="" value="0xd" />
         <value caption="Region size is 2097152 bytes" name="" value="0xc" />
         <value caption="Region size is 1048576 bytes" name="" value="0xb" />
         <value caption="Region size is 524288 bytes" name="" value="0xa" />
         <value caption="Region size is 262144 bytes" name="" value="0x9" />
         <value caption="Region size is 131072 bytes" name="" value="0x8" />
         <value caption="Region size is 65536 bytes" name="" value="0x7" />
         <value caption="Region size is 32768 bytes" name="" value="0x6" />
         <value caption="Region size is 16384 bytes" name="" value="0x5" />
         <value caption="Region size is 8192 bytes" name="" value="0x4" />
         <value caption="Region size is 4096 bytes" name="" value="0x3" />
         <value caption="Region size is 2048 bytes" name="" value="0x2" />
         <value caption="Region size is 1024 bytes" name="" value="0x1" />
         <value caption="Region is not present" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT1REG6__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT1REG7__SIZE">
         <value caption="Region size is 549755813888 bytes" name="" value="0x1e" />
         <value caption="Region size is 274877906944 bytes" name="" value="0x1d" />
         <value caption="Region size is 137438953472 bytes" name="" value="0x1c" />
         <value caption="Region size is 68719476736 bytes" name="" value="0x1b" />
         <value caption="Region size is 34359738368 bytes" name="" value="0x1a" />
         <value caption="Region size is 17179869184 bytes" name="" value="0x19" />
         <value caption="Region size is 8589934592 bytes" name="" value="0x18" />
         <value caption="Region size is 4294967296 bytes" name="" value="0x17" />
         <value caption="Region size is 2147483648 bytes" name="" value="0x16" />
         <value caption="Region size is 1073741824 bytes" name="" value="0x15" />
         <value caption="Region size is 536870912 bytes" name="" value="0x14" />
         <value caption="Region size is 268435456 bytes" name="" value="0x13" />
         <value caption="Region size is 134217728 bytes" name="" value="0x12" />
         <value caption="Region size is 67108864 bytes" name="" value="0x11" />
         <value caption="Region size is 33554432 bytes" name="" value="0x10" />
         <value caption="Region size is 16777216 bytes" name="" value="0xf" />
         <value caption="Region size is 8388608 bytes" name="" value="0xe" />
         <value caption="Region size is 4194304 bytes" name="" value="0xd" />
         <value caption="Region size is 2097152 bytes" name="" value="0xc" />
         <value caption="Region size is 1048576 bytes" name="" value="0xb" />
         <value caption="Region size is 524288 bytes" name="" value="0xa" />
         <value caption="Region size is 262144 bytes" name="" value="0x9" />
         <value caption="Region size is 131072 bytes" name="" value="0x8" />
         <value caption="Region size is 65536 bytes" name="" value="0x7" />
         <value caption="Region size is 32768 bytes" name="" value="0x6" />
         <value caption="Region size is 16384 bytes" name="" value="0x5" />
         <value caption="Region size is 8192 bytes" name="" value="0x4" />
         <value caption="Region size is 4096 bytes" name="" value="0x3" />
         <value caption="Region size is 2048 bytes" name="" value="0x2" />
         <value caption="Region size is 1024 bytes" name="" value="0x1" />
         <value caption="Region is not present" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT1REG7__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT1REG8__SIZE">
         <value caption="Region size is 549755813888 bytes" name="" value="0x1e" />
         <value caption="Region size is 274877906944 bytes" name="" value="0x1d" />
         <value caption="Region size is 137438953472 bytes" name="" value="0x1c" />
         <value caption="Region size is 68719476736 bytes" name="" value="0x1b" />
         <value caption="Region size is 34359738368 bytes" name="" value="0x1a" />
         <value caption="Region size is 17179869184 bytes" name="" value="0x19" />
         <value caption="Region size is 8589934592 bytes" name="" value="0x18" />
         <value caption="Region size is 4294967296 bytes" name="" value="0x17" />
         <value caption="Region size is 2147483648 bytes" name="" value="0x16" />
         <value caption="Region size is 1073741824 bytes" name="" value="0x15" />
         <value caption="Region size is 536870912 bytes" name="" value="0x14" />
         <value caption="Region size is 268435456 bytes" name="" value="0x13" />
         <value caption="Region size is 134217728 bytes" name="" value="0x12" />
         <value caption="Region size is 67108864 bytes" name="" value="0x11" />
         <value caption="Region size is 33554432 bytes" name="" value="0x10" />
         <value caption="Region size is 16777216 bytes" name="" value="0xf" />
         <value caption="Region size is 8388608 bytes" name="" value="0xe" />
         <value caption="Region size is 4194304 bytes" name="" value="0xd" />
         <value caption="Region size is 2097152 bytes" name="" value="0xc" />
         <value caption="Region size is 1048576 bytes" name="" value="0xb" />
         <value caption="Region size is 524288 bytes" name="" value="0xa" />
         <value caption="Region size is 262144 bytes" name="" value="0x9" />
         <value caption="Region size is 131072 bytes" name="" value="0x8" />
         <value caption="Region size is 65536 bytes" name="" value="0x7" />
         <value caption="Region size is 32768 bytes" name="" value="0x6" />
         <value caption="Region size is 16384 bytes" name="" value="0x5" />
         <value caption="Region size is 8192 bytes" name="" value="0x4" />
         <value caption="Region size is 4096 bytes" name="" value="0x3" />
         <value caption="Region size is 2048 bytes" name="" value="0x2" />
         <value caption="Region size is 1024 bytes" name="" value="0x1" />
         <value caption="Region is not present" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT1REG8__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT2REG0__SIZE">
         <value caption="Region size is 549755813888 bytes" name="" value="0x1e" />
         <value caption="Region size is 274877906944 bytes" name="" value="0x1d" />
         <value caption="Region size is 137438953472 bytes" name="" value="0x1c" />
         <value caption="Region size is 68719476736 bytes" name="" value="0x1b" />
         <value caption="Region size is 34359738368 bytes" name="" value="0x1a" />
         <value caption="Region size is 17179869184 bytes" name="" value="0x19" />
         <value caption="Region size is 8589934592 bytes" name="" value="0x18" />
         <value caption="Region size is 4294967296 bytes" name="" value="0x17" />
         <value caption="Region size is 2147483648 bytes" name="" value="0x16" />
         <value caption="Region size is 1073741824 bytes" name="" value="0x15" />
         <value caption="Region size is 536870912 bytes" name="" value="0x14" />
         <value caption="Region size is 268435456 bytes" name="" value="0x13" />
         <value caption="Region size is 134217728 bytes" name="" value="0x12" />
         <value caption="Region size is 67108864 bytes" name="" value="0x11" />
         <value caption="Region size is 33554432 bytes" name="" value="0x10" />
         <value caption="Region size is 16777216 bytes" name="" value="0xf" />
         <value caption="Region size is 8388608 bytes" name="" value="0xe" />
         <value caption="Region size is 4194304 bytes" name="" value="0xd" />
         <value caption="Region size is 2097152 bytes" name="" value="0xc" />
         <value caption="Region size is 1048576 bytes" name="" value="0xb" />
         <value caption="Region size is 524288 bytes" name="" value="0xa" />
         <value caption="Region size is 262144 bytes" name="" value="0x9" />
         <value caption="Region size is 131072 bytes" name="" value="0x8" />
         <value caption="Region size is 65536 bytes" name="" value="0x7" />
         <value caption="Region size is 32768 bytes" name="" value="0x6" />
         <value caption="Region size is 16384 bytes" name="" value="0x5" />
         <value caption="Region size is 8192 bytes" name="" value="0x4" />
         <value caption="Region size is 4096 bytes" name="" value="0x3" />
         <value caption="Region size is 2048 bytes" name="" value="0x2" />
         <value caption="Region size is 1024 bytes" name="" value="0x1" />
         <value caption="Region is not present" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT2REG0__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT2REG1__SIZE">
         <value caption="Region size is 549755813888 bytes" name="" value="0x1e" />
         <value caption="Region size is 274877906944 bytes" name="" value="0x1d" />
         <value caption="Region size is 137438953472 bytes" name="" value="0x1c" />
         <value caption="Region size is 68719476736 bytes" name="" value="0x1b" />
         <value caption="Region size is 34359738368 bytes" name="" value="0x1a" />
         <value caption="Region size is 17179869184 bytes" name="" value="0x19" />
         <value caption="Region size is 8589934592 bytes" name="" value="0x18" />
         <value caption="Region size is 4294967296 bytes" name="" value="0x17" />
         <value caption="Region size is 2147483648 bytes" name="" value="0x16" />
         <value caption="Region size is 1073741824 bytes" name="" value="0x15" />
         <value caption="Region size is 536870912 bytes" name="" value="0x14" />
         <value caption="Region size is 268435456 bytes" name="" value="0x13" />
         <value caption="Region size is 134217728 bytes" name="" value="0x12" />
         <value caption="Region size is 67108864 bytes" name="" value="0x11" />
         <value caption="Region size is 33554432 bytes" name="" value="0x10" />
         <value caption="Region size is 16777216 bytes" name="" value="0xf" />
         <value caption="Region size is 8388608 bytes" name="" value="0xe" />
         <value caption="Region size is 4194304 bytes" name="" value="0xd" />
         <value caption="Region size is 2097152 bytes" name="" value="0xc" />
         <value caption="Region size is 1048576 bytes" name="" value="0xb" />
         <value caption="Region size is 524288 bytes" name="" value="0xa" />
         <value caption="Region size is 262144 bytes" name="" value="0x9" />
         <value caption="Region size is 131072 bytes" name="" value="0x8" />
         <value caption="Region size is 65536 bytes" name="" value="0x7" />
         <value caption="Region size is 32768 bytes" name="" value="0x6" />
         <value caption="Region size is 16384 bytes" name="" value="0x5" />
         <value caption="Region size is 8192 bytes" name="" value="0x4" />
         <value caption="Region size is 4096 bytes" name="" value="0x3" />
         <value caption="Region size is 2048 bytes" name="" value="0x2" />
         <value caption="Region size is 1024 bytes" name="" value="0x1" />
         <value caption="Region is not present" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT2REG1__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT2REG2__SIZE">
         <value caption="Region size is 549755813888 bytes" name="" value="0x1e" />
         <value caption="Region size is 274877906944 bytes" name="" value="0x1d" />
         <value caption="Region size is 137438953472 bytes" name="" value="0x1c" />
         <value caption="Region size is 68719476736 bytes" name="" value="0x1b" />
         <value caption="Region size is 34359738368 bytes" name="" value="0x1a" />
         <value caption="Region size is 17179869184 bytes" name="" value="0x19" />
         <value caption="Region size is 8589934592 bytes" name="" value="0x18" />
         <value caption="Region size is 4294967296 bytes" name="" value="0x17" />
         <value caption="Region size is 2147483648 bytes" name="" value="0x16" />
         <value caption="Region size is 1073741824 bytes" name="" value="0x15" />
         <value caption="Region size is 536870912 bytes" name="" value="0x14" />
         <value caption="Region size is 268435456 bytes" name="" value="0x13" />
         <value caption="Region size is 134217728 bytes" name="" value="0x12" />
         <value caption="Region size is 67108864 bytes" name="" value="0x11" />
         <value caption="Region size is 33554432 bytes" name="" value="0x10" />
         <value caption="Region size is 16777216 bytes" name="" value="0xf" />
         <value caption="Region size is 8388608 bytes" name="" value="0xe" />
         <value caption="Region size is 4194304 bytes" name="" value="0xd" />
         <value caption="Region size is 2097152 bytes" name="" value="0xc" />
         <value caption="Region size is 1048576 bytes" name="" value="0xb" />
         <value caption="Region size is 524288 bytes" name="" value="0xa" />
         <value caption="Region size is 262144 bytes" name="" value="0x9" />
         <value caption="Region size is 131072 bytes" name="" value="0x8" />
         <value caption="Region size is 65536 bytes" name="" value="0x7" />
         <value caption="Region size is 32768 bytes" name="" value="0x6" />
         <value caption="Region size is 16384 bytes" name="" value="0x5" />
         <value caption="Region size is 8192 bytes" name="" value="0x4" />
         <value caption="Region size is 4096 bytes" name="" value="0x3" />
         <value caption="Region size is 2048 bytes" name="" value="0x2" />
         <value caption="Region size is 1024 bytes" name="" value="0x1" />
         <value caption="Region is not present" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT2REG2__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT3REG0__SIZE">
         <value caption="Region size is 549755813888 bytes" name="" value="0x1e" />
         <value caption="Region size is 274877906944 bytes" name="" value="0x1d" />
         <value caption="Region size is 137438953472 bytes" name="" value="0x1c" />
         <value caption="Region size is 68719476736 bytes" name="" value="0x1b" />
         <value caption="Region size is 34359738368 bytes" name="" value="0x1a" />
         <value caption="Region size is 17179869184 bytes" name="" value="0x19" />
         <value caption="Region size is 8589934592 bytes" name="" value="0x18" />
         <value caption="Region size is 4294967296 bytes" name="" value="0x17" />
         <value caption="Region size is 2147483648 bytes" name="" value="0x16" />
         <value caption="Region size is 1073741824 bytes" name="" value="0x15" />
         <value caption="Region size is 536870912 bytes" name="" value="0x14" />
         <value caption="Region size is 268435456 bytes" name="" value="0x13" />
         <value caption="Region size is 134217728 bytes" name="" value="0x12" />
         <value caption="Region size is 67108864 bytes" name="" value="0x11" />
         <value caption="Region size is 33554432 bytes" name="" value="0x10" />
         <value caption="Region size is 16777216 bytes" name="" value="0xf" />
         <value caption="Region size is 8388608 bytes" name="" value="0xe" />
         <value caption="Region size is 4194304 bytes" name="" value="0xd" />
         <value caption="Region size is 2097152 bytes" name="" value="0xc" />
         <value caption="Region size is 1048576 bytes" name="" value="0xb" />
         <value caption="Region size is 524288 bytes" name="" value="0xa" />
         <value caption="Region size is 262144 bytes" name="" value="0x9" />
         <value caption="Region size is 131072 bytes" name="" value="0x8" />
         <value caption="Region size is 65536 bytes" name="" value="0x7" />
         <value caption="Region size is 32768 bytes" name="" value="0x6" />
         <value caption="Region size is 16384 bytes" name="" value="0x5" />
         <value caption="Region size is 8192 bytes" name="" value="0x4" />
         <value caption="Region size is 4096 bytes" name="" value="0x3" />
         <value caption="Region size is 2048 bytes" name="" value="0x2" />
         <value caption="Region size is 1024 bytes" name="" value="0x1" />
         <value caption="Region is not present" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT3REG0__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT3REG1__SIZE">
         <value caption="Region size is 549755813888 bytes" name="" value="0x1e" />
         <value caption="Region size is 274877906944 bytes" name="" value="0x1d" />
         <value caption="Region size is 137438953472 bytes" name="" value="0x1c" />
         <value caption="Region size is 68719476736 bytes" name="" value="0x1b" />
         <value caption="Region size is 34359738368 bytes" name="" value="0x1a" />
         <value caption="Region size is 17179869184 bytes" name="" value="0x19" />
         <value caption="Region size is 8589934592 bytes" name="" value="0x18" />
         <value caption="Region size is 4294967296 bytes" name="" value="0x17" />
         <value caption="Region size is 2147483648 bytes" name="" value="0x16" />
         <value caption="Region size is 1073741824 bytes" name="" value="0x15" />
         <value caption="Region size is 536870912 bytes" name="" value="0x14" />
         <value caption="Region size is 268435456 bytes" name="" value="0x13" />
         <value caption="Region size is 134217728 bytes" name="" value="0x12" />
         <value caption="Region size is 67108864 bytes" name="" value="0x11" />
         <value caption="Region size is 33554432 bytes" name="" value="0x10" />
         <value caption="Region size is 16777216 bytes" name="" value="0xf" />
         <value caption="Region size is 8388608 bytes" name="" value="0xe" />
         <value caption="Region size is 4194304 bytes" name="" value="0xd" />
         <value caption="Region size is 2097152 bytes" name="" value="0xc" />
         <value caption="Region size is 1048576 bytes" name="" value="0xb" />
         <value caption="Region size is 524288 bytes" name="" value="0xa" />
         <value caption="Region size is 262144 bytes" name="" value="0x9" />
         <value caption="Region size is 131072 bytes" name="" value="0x8" />
         <value caption="Region size is 65536 bytes" name="" value="0x7" />
         <value caption="Region size is 32768 bytes" name="" value="0x6" />
         <value caption="Region size is 16384 bytes" name="" value="0x5" />
         <value caption="Region size is 8192 bytes" name="" value="0x4" />
         <value caption="Region size is 4096 bytes" name="" value="0x3" />
         <value caption="Region size is 2048 bytes" name="" value="0x2" />
         <value caption="Region size is 1024 bytes" name="" value="0x1" />
         <value caption="Region is not present" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT3REG1__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Size bits" name="SBT3REG2__SIZE">
         <value caption="Region size is 549755813888 bytes" name="" value="0x1e" />
         <value caption="Region size is 274877906944 bytes" name="" value="0x1d" />
         <value caption="Region size is 137438953472 bytes" name="" value="0x1c" />
         <value caption="Region size is 68719476736 bytes" name="" value="0x1b" />
         <value caption="Region size is 34359738368 bytes" name="" value="0x1a" />
         <value caption="Region size is 17179869184 bytes" name="" value="0x19" />
         <value caption="Region size is 8589934592 bytes" name="" value="0x18" />
         <value caption="Region size is 4294967296 bytes" name="" value="0x17" />
         <value caption="Region size is 2147483648 bytes" name="" value="0x16" />
         <value caption="Region size is 1073741824 bytes" name="" value="0x15" />
         <value caption="Region size is 536870912 bytes" name="" value="0x14" />
         <value caption="Region size is 268435456 bytes" name="" value="0x13" />
         <value caption="Region size is 134217728 bytes" name="" value="0x12" />
         <value caption="Region size is 67108864 bytes" name="" value="0x11" />
         <value caption="Region size is 33554432 bytes" name="" value="0x10" />
         <value caption="Region size is 16777216 bytes" name="" value="0xf" />
         <value caption="Region size is 8388608 bytes" name="" value="0xe" />
         <value caption="Region size is 4194304 bytes" name="" value="0xd" />
         <value caption="Region size is 2097152 bytes" name="" value="0xc" />
         <value caption="Region size is 1048576 bytes" name="" value="0xb" />
         <value caption="Region size is 524288 bytes" name="" value="0xa" />
         <value caption="Region size is 262144 bytes" name="" value="0x9" />
         <value caption="Region size is 131072 bytes" name="" value="0x8" />
         <value caption="Region size is 65536 bytes" name="" value="0x7" />
         <value caption="Region size is 32768 bytes" name="" value="0x6" />
         <value caption="Region size is 16384 bytes" name="" value="0x5" />
         <value caption="Region size is 8192 bytes" name="" value="0x4" />
         <value caption="Region size is 4096 bytes" name="" value="0x3" />
         <value caption="Region size is 2048 bytes" name="" value="0x2" />
         <value caption="Region size is 1024 bytes" name="" value="0x1" />
         <value caption="Region is not present" name="" value="0x0" />
      </value-group>
      <value-group caption="Region Priority Level bit" name="SBT3REG2__PRI">
         <value caption="Level 2" name="" value="0x1" />
         <value caption="Level 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT0RD0__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT0RD0__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT0RD0__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT0RD0__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT0RD1__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT0RD1__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT0RD1__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT0RD1__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT1RD0__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT1RD0__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT1RD0__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT1RD0__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT1RD2__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT1RD2__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT1RD2__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT1RD2__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT1RD3__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT1RD3__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT1RD3__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT1RD3__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT1RD4__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT1RD4__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT1RD4__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT1RD4__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT1RD5__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT1RD5__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT1RD5__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT1RD5__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT1RD6__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT1RD6__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT1RD6__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT1RD6__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT1RD7__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT1RD7__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT1RD7__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT1RD7__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT1RD8__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT1RD8__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT1RD8__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT1RD8__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT2RD0__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT2RD0__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT2RD0__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT2RD0__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT2RD1__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT2RD1__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT2RD1__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT2RD1__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT2RD2__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT2RD2__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT2RD2__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT2RD2__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT3RD0__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT3RD0__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT3RD0__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT3RD0__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT3RD1__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT3RD1__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT3RD1__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT3RD1__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group0 Read Permissions bits" name="SBT3RD2__GROUP0">
         <value caption="Privilege Group 0 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group1 Read Permissions bits" name="SBT3RD2__GROUP1">
         <value caption="Privilege Group 1 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group2 Read Permissions bits" name="SBT3RD2__GROUP2">
         <value caption="Privilege Group 2 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group3 Read Permissions bits" name="SBT3RD2__GROUP3">
         <value caption="Privilege Group 3 has read permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have read permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT0WR0__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT0WR0__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT0WR0__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT0WR0__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT0WR1__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT0WR1__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT0WR1__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT0WR1__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT1WR0__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT1WR0__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT1WR0__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT1WR0__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT1WR2__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT1WR2__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT1WR2__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT1WR2__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT1WR3__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT1WR3__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT1WR3__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT1WR3__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT1WR4__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT1WR4__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT1WR4__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT1WR4__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT1WR5__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT1WR5__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT1WR5__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT1WR5__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT1WR6__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT1WR6__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT1WR6__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT1WR6__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT1WR7__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT1WR7__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT1WR7__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT1WR7__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT1WR8__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT1WR8__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT1WR8__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT1WR8__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT2WR0__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT2WR0__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT2WR0__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT2WR0__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT2WR1__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT2WR1__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT2WR1__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT2WR1__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT2WR2__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT2WR2__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT2WR2__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT2WR2__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT3WR0__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT3WR0__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT3WR0__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT3WR0__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT3WR1__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT3WR1__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT3WR1__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT3WR1__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 0 Write Permissions bits" name="SBT3WR2__GROUP0">
         <value caption="Privilege Group 0 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 0 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 1 Write Permissions bits" name="SBT3WR2__GROUP1">
         <value caption="Privilege Group 1 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 1 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 2 Write Permissions bits" name="SBT3WR2__GROUP2">
         <value caption="Privilege Group 2 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 2 does not have write permission" name="" value="0x0" />
      </value-group>
      <value-group caption="Group 3 Write Permissions bits" name="SBT3WR2__GROUP3">
         <value caption="Privilege Group 3 has write permission" name="" value="0x1" />
         <value caption="Privilege Group 3 does not have write permission" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="01329" name="SPI" version="2">
      <register-group name="SPI">
         <register caption="SPI Control Register" name="SPI1CON" offset="0x0" rw="RW" size="4">
            <bitfield caption="SPI Receive Buffer Full Interrupt Mode bits" mask="0x00000003" name="SRXISEL" values="SPI1CON__SRXISEL" />
            <bitfield caption="SPI Transmit Buffer Empty Interrupt Mode bits" mask="0x0000000C" name="STXISEL" values="SPI1CON__STXISEL" />
            <bitfield caption="Disable SDI bit" mask="0x00000010" name="DISSDI" values="SPI1CON__DISSDI" />
            <bitfield caption="Master Mode Enable bit" mask="0x00000020" name="MSTEN" values="SPI1CON__MSTEN" />
            <bitfield caption="Clock Polarity Select bit" mask="0x00000040" name="CKP" values="SPI1CON__CKP" />
            <bitfield caption="Slave Select Enable bit" mask="0x00000080" name="SSEN" values="SPI1CON__SSEN" />
            <bitfield caption="SPI Clock Edge Select bit" mask="0x00000100" name="CKE" values="SPI1CON__CKE" />
            <bitfield caption="SPI Data Input Sample Phase bit (master mode only)" mask="0x00000200" name="SMP" values="SPI1CON__SMP" />
            <bitfield caption="32-Bit Communication Select bits" mask="0x00000C00" name="MODE32" values="SPI1CON__MODE32" />
            <bitfield caption="Disable SDOx pin bit" mask="0x00001000" name="DISSDO" values="SPI1CON__DISSDO" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="SPI1CON__SIDL" />
            <bitfield caption="SPI/I 2 S Module On bit" mask="0x00008000" name="ON" values="SPI1CON__ON" />
            <bitfield caption="Enhanced Buffer Enable bit" mask="0x00010000" name="ENHBUF" values="SPI1CON__ENHBUF" />
            <bitfield caption="Frame Sync Pulse Edge Select bit" mask="0x00020000" name="SPIFE" values="SPI1CON__SPIFE" />
            <bitfield caption="Master Clock Enable bit" mask="0x00800000" name="MCLKSEL" values="SPI1CON__MCLKSEL" />
            <bitfield caption="Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode." mask="0x07000000" name="FRMCNT" values="SPI1CON__FRMCNT" />
            <bitfield caption="Frame Sync Pulse Width bit" mask="0x08000000" name="FRMSYPW" values="SPI1CON__FRMSYPW" />
            <bitfield caption="Master Mode Slave Select Enable bit" mask="0x10000000" name="MSSEN" values="SPI1CON__MSSEN" />
            <bitfield caption="Frame Sync Polarity bit" mask="0x20000000" name="FRMPOL" values="SPI1CON__FRMPOL" />
            <bitfield caption="Frame Sync Pulse Direction Control on SSx pin bit" mask="0x40000000" name="FRMSYNC" values="SPI1CON__FRMSYNC" />
            <bitfield caption="Framed SPI Support bit" mask="0x80000000" name="FRMEN" values="SPI1CON__FRMEN" />
         </register>
         <register caption="SPI Control Register" name="SPI2CON" offset="0x200" rw="RW" size="4">
            <bitfield caption="SPI Receive Buffer Full Interrupt Mode bits" mask="0x00000003" name="SRXISEL" values="SPI2CON__SRXISEL" />
            <bitfield caption="SPI Transmit Buffer Empty Interrupt Mode bits" mask="0x0000000C" name="STXISEL" values="SPI2CON__STXISEL" />
            <bitfield caption="Disable SDI bit" mask="0x00000010" name="DISSDI" values="SPI2CON__DISSDI" />
            <bitfield caption="Master Mode Enable bit" mask="0x00000020" name="MSTEN" values="SPI2CON__MSTEN" />
            <bitfield caption="Clock Polarity Select bit" mask="0x00000040" name="CKP" values="SPI2CON__CKP" />
            <bitfield caption="Slave Select Enable bit" mask="0x00000080" name="SSEN" values="SPI2CON__SSEN" />
            <bitfield caption="SPI Clock Edge Select bit" mask="0x00000100" name="CKE" values="SPI2CON__CKE" />
            <bitfield caption="SPI Data Input Sample Phase bit (master mode only)" mask="0x00000200" name="SMP" values="SPI2CON__SMP" />
            <bitfield caption="32-Bit Communication Select bits" mask="0x00000C00" name="MODE32" values="SPI2CON__MODE32" />
            <bitfield caption="Disable SDOx pin bit" mask="0x00001000" name="DISSDO" values="SPI2CON__DISSDO" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="SPI2CON__SIDL" />
            <bitfield caption="SPI/I 2 S Module On bit" mask="0x00008000" name="ON" values="SPI2CON__ON" />
            <bitfield caption="Enhanced Buffer Enable bit" mask="0x00010000" name="ENHBUF" values="SPI2CON__ENHBUF" />
            <bitfield caption="Frame Sync Pulse Edge Select bit" mask="0x00020000" name="SPIFE" values="SPI2CON__SPIFE" />
            <bitfield caption="Master Clock Enable bit" mask="0x00800000" name="MCLKSEL" values="SPI2CON__MCLKSEL" />
            <bitfield caption="Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode." mask="0x07000000" name="FRMCNT" values="SPI2CON__FRMCNT" />
            <bitfield caption="Frame Sync Pulse Width bit" mask="0x08000000" name="FRMSYPW" values="SPI2CON__FRMSYPW" />
            <bitfield caption="Master Mode Slave Select Enable bit" mask="0x10000000" name="MSSEN" values="SPI2CON__MSSEN" />
            <bitfield caption="Frame Sync Polarity bit" mask="0x20000000" name="FRMPOL" values="SPI2CON__FRMPOL" />
            <bitfield caption="Frame Sync Pulse Direction Control on SSx pin bit" mask="0x40000000" name="FRMSYNC" values="SPI2CON__FRMSYNC" />
            <bitfield caption="Framed SPI Support bit" mask="0x80000000" name="FRMEN" values="SPI2CON__FRMEN" />
         </register>
         <register caption="SPI Status Register" name="SPI1STAT" offset="0x10" rw="RW" size="4">
            <bitfield caption="SPI Receive Buffer Full Status bit" mask="0x00000001" name="SPIRBF" values="SPI1STAT__SPIRBF" />
            <bitfield caption="SPI Transmit Buffer Full Status bit" mask="0x00000002" name="SPITBF" values="SPI1STAT__SPITBF" />
            <bitfield caption="SPI Transmit Buffer Empty Status bit" mask="0x00000008" name="SPITBE" values="SPI1STAT__SPITBE" />
            <bitfield caption="RX FIFO Empty bit (valid only when ENHBUF = 1)" mask="0x00000020" name="SPIRBE" values="SPI1STAT__SPIRBE" />
            <bitfield caption="Receive Overflow Flag bit" mask="0x00000040" name="SPIROV" values="SPI1STAT__SPIROV" />
            <bitfield caption="Shift Register Empty bit" mask="0x00000080" name="SRMT" values="SPI1STAT__SRMT" />
            <bitfield caption="Transmit Under Run bit" mask="0x00000100" name="SPITUR" values="SPI1STAT__SPITUR" />
            <bitfield caption="SPI Activity Status bit" mask="0x00000800" name="SPIBUSY" values="SPI1STAT__SPIBUSY" />
            <bitfield caption="SPI Frame Error status bit" mask="0x00001000" name="FRMERR" values="SPI1STAT__FRMERR" />
            <bitfield mask="0x001F0000" name="TXBUFELM" />
            <bitfield mask="0x1F000000" name="RXBUFELM" />
         </register>
         <register caption="SPI Status Register" name="SPI2STAT" offset="0x210" rw="RW" size="4">
            <bitfield caption="SPI Receive Buffer Full Status bit" mask="0x00000001" name="SPIRBF" values="SPI2STAT__SPIRBF" />
            <bitfield caption="SPI Transmit Buffer Full Status bit" mask="0x00000002" name="SPITBF" values="SPI2STAT__SPITBF" />
            <bitfield caption="SPI Transmit Buffer Empty Status bit" mask="0x00000008" name="SPITBE" values="SPI2STAT__SPITBE" />
            <bitfield caption="RX FIFO Empty bit (valid only when ENHBUF = 1)" mask="0x00000020" name="SPIRBE" values="SPI2STAT__SPIRBE" />
            <bitfield caption="Receive Overflow Flag bit" mask="0x00000040" name="SPIROV" values="SPI2STAT__SPIROV" />
            <bitfield caption="Shift Register Empty bit" mask="0x00000080" name="SRMT" values="SPI2STAT__SRMT" />
            <bitfield caption="Transmit Under Run bit" mask="0x00000100" name="SPITUR" values="SPI2STAT__SPITUR" />
            <bitfield caption="SPI Activity Status bit" mask="0x00000800" name="SPIBUSY" values="SPI2STAT__SPIBUSY" />
            <bitfield caption="SPI Frame Error status bit" mask="0x00001000" name="FRMERR" values="SPI2STAT__FRMERR" />
            <bitfield mask="0x001F0000" name="TXBUFELM" />
            <bitfield mask="0x1F000000" name="RXBUFELM" />
         </register>
         <register caption="" name="SPI1BUF" offset="0x20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="SPI1BUF" />
         </register>
         <register caption="" name="SPI2BUF" offset="0x220" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="SPI2BUF" />
         </register>
         <register caption="" name="SPI1BRG" offset="0x30" rw="RW" size="4">
            <bitfield mask="0x00001FFF" name="SPI1BRG" />
         </register>
         <register caption="" name="SPI2BRG" offset="0x230" rw="RW" size="4">
            <bitfield mask="0x00001FFF" name="SPI2BRG" />
         </register>
         <register caption="SPI Control Register 2" name="SPI1CON2" offset="0x40" rw="RW" size="4">
            <bitfield caption="Audio Protocol Mode bit" mask="0x00000003" name="AUDMOD" values="SPI1CON2__AUDMOD" />
            <bitfield caption="Transmit Audio Data Format bit" mask="0x00000008" name="AUDMONO" values="SPI1CON2__AUDMONO" />
            <bitfield caption="Enable Audio CODEC Support bit" mask="0x00000080" name="AUDEN" values="SPI1CON2__AUDEN" />
            <bitfield caption="Ignore Transmit Underrun bit" mask="0x00000100" name="IGNTUR" values="SPI1CON2__IGNTUR" />
            <bitfield caption="Ignore Receive Overflow bit" mask="0x00000200" name="IGNROV" values="SPI1CON2__IGNROV" />
            <bitfield caption="Enable Interrupt Events via SPITUR bit" mask="0x00000400" name="SPITUREN" values="SPI1CON2__SPITUREN" />
            <bitfield caption="Enable Interrupt Events via SPIROV bit" mask="0x00000800" name="SPIROVEN" values="SPI1CON2__SPIROVEN" />
            <bitfield caption="Enable Interrupt Events via FRMERR bit" mask="0x00001000" name="FRMERREN" values="SPI1CON2__FRMERREN" />
            <bitfield caption="Sign Extend Read Data from the RX FIFO bit" mask="0x00008000" name="SPISGNEXT" values="SPI1CON2__SPISGNEXT" />
         </register>
         <register caption="SPI Control Register 2" name="SPI2CON2" offset="0x240" rw="RW" size="4">
            <bitfield caption="Audio Protocol Mode bit" mask="0x00000003" name="AUDMOD" values="SPI2CON2__AUDMOD" />
            <bitfield caption="Transmit Audio Data Format bit" mask="0x00000008" name="AUDMONO" values="SPI2CON2__AUDMONO" />
            <bitfield caption="Enable Audio CODEC Support bit" mask="0x00000080" name="AUDEN" values="SPI2CON2__AUDEN" />
            <bitfield caption="Ignore Transmit Underrun bit" mask="0x00000100" name="IGNTUR" values="SPI2CON2__IGNTUR" />
            <bitfield caption="Ignore Receive Overflow bit" mask="0x00000200" name="IGNROV" values="SPI2CON2__IGNROV" />
            <bitfield caption="Enable Interrupt Events via SPITUR bit" mask="0x00000400" name="SPITUREN" values="SPI2CON2__SPITUREN" />
            <bitfield caption="Enable Interrupt Events via SPIROV bit" mask="0x00000800" name="SPIROVEN" values="SPI2CON2__SPIROVEN" />
            <bitfield caption="Enable Interrupt Events via FRMERR bit" mask="0x00001000" name="FRMERREN" values="SPI2CON2__FRMERREN" />
            <bitfield caption="Sign Extend Read Data from the RX FIFO bit" mask="0x00008000" name="SPISGNEXT" values="SPI2CON2__SPISGNEXT" />
         </register>
      </register-group>
      <value-group caption="SPI Receive Buffer Full Interrupt Mode bits" name="SPI1CON__SRXISEL">
         <value caption="Interrupt is generated when the buffer is full" name="" value="0x3" />
         <value caption="Interrupt is generated when the buffer is full by one-half or more" name="" value="0x2" />
         <value caption="Interrupt is generated when the buffer is not empty" name="" value="0x1" />
         <value caption="Interrupt is generated when the last word in the receive buffer is read (i.e. buffer is empty)" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Transmit Buffer Empty Interrupt Mode bits" name="SPI1CON__STXISEL">
         <value caption="Interrupt is generated when the buffer is not full (has one or more empty elements)" name="" value="0x3" />
         <value caption="Interrupt is generated when the buffer is empty by one-half or more" name="" value="0x2" />
         <value caption="Interrupt is generated when the buffer is completely empty" name="" value="0x1" />
         <value caption="Interrupt is generated when the last transfer is shifted out of SPISR and transmit operations are complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Disable SDI bit" name="SPI1CON__DISSDI">
         <value caption="SDI pin is not used by the SPI module (pin is controlled by PORT function)" name="" value="0x1" />
         <value caption="SDI pin is controlled by the SPI module" name="" value="0x0" />
      </value-group>
      <value-group caption="Master Mode Enable bit" name="SPI1CON__MSTEN">
         <value caption="Master mode" name="" value="0x1" />
         <value caption="Slave mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Clock Polarity Select bit" name="SPI1CON__CKP">
         <value caption="Idle state for clock is a high level; active state is a low level" name="" value="0x1" />
         <value caption="Idle state for clock is a low level; active state is a high level" name="" value="0x0" />
      </value-group>
      <value-group caption="Slave Select Enable bit" name="SPI1CON__SSEN">
         <value caption="SSx pin used for Slave mode" name="" value="0x1" />
         <value caption="SSx pin not used for Slave mode" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Clock Edge Select bit" name="SPI1CON__CKE">
         <value caption="Serial output data changes on transition from active clock state to Idle clock state (see CKP bit)" name="" value="0x1" />
         <value caption="Serial output data changes on transition from Idle clock state to active clock state (see CKP bit)" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Data Input Sample Phase bit (master mode only)" name="SPI1CON__SMP">
         <value caption="(Master mode) Input data sampled at end of data output time / (Slave mode) value is ignored" name="" value="0x1" />
         <value caption="(Master mode) Input data sampled at middle of data output time / (Slave mode) value is ignored" name="" value="0x0" />
      </value-group>
      <value-group caption="32/16-Bit Communication Select bits" name="SPI1CON__MODE32">
         <value caption="(AUDEN = 1) 24-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame / (AUDEN = 0)32-bit" name="SETTING1" value="0x3" />
         <value caption="(AUDEN = 1) 32-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame / (AUDEN = 0)32-bit" name="SETTING2" value="0x2" />
         <value caption="(AUDEN = 1) 16-bit Data, 16-bit FIFO, 32-bit Channel/64-bit Frame / (AUDEN = 0)16-bit" name="SETTING3" value="0x1" />
         <value caption="(AUDEN = 1) 16-bit Data, 16-bit FIFO, 16-bit Channel/32-bit Frame / (AUDEN = 0)8-bit" name="SETTING4" value="0x0" />
      </value-group>
      <value-group caption="Disable SDOx pin bit" name="SPI1CON__DISSDO">
         <value caption="SDOx pin is not used by the module. Pin is controlled by associated PORT register" name="" value="0x1" />
         <value caption="SDOx pin is controlled by the module" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="SPI1CON__SIDL">
         <value caption="Discontinue operation when CPU enters in Idle mode" name="" value="0x1" />
         <value caption="Continue operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI/I 2 S Module On bit" name="SPI1CON__ON">
         <value caption="SPI/I2S module is enabled" name="" value="0x1" />
         <value caption="SPI/I2S module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Enhanced Buffer Enable bit" name="SPI1CON__ENHBUF">
         <value caption="Enhanced Buffer mode is enabled" name="" value="0x1" />
         <value caption="Enhanced Buffer mode is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Frame Sync Pulse Edge Select bit" name="SPI1CON__SPIFE">
         <value caption="Frame synchronization pulse coincides with the first bit clock" name="" value="0x1" />
         <value caption="Frame synchronization pulse precedes the first bit clock" name="" value="0x0" />
      </value-group>
      <value-group caption="Master Clock Enable bit" name="SPI1CON__MCLKSEL">
         <value caption="REFCLKO1 is used by the Baud Rate Generator" name="" value="0x1" />
         <value caption="PBCLK2 is used by the Baud Rate Generator" name="" value="0x0" />
      </value-group>
      <value-group caption="Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode." name="SPI1CON__FRMCNT">
         <value caption="Generate a frame sync pulse on every 32 data characters" name="" value="0x5" />
         <value caption="Generate a frame sync pulse on every 16 data characters" name="" value="0x4" />
         <value caption="Generate a frame sync pulse on every 8 data characters" name="" value="0x3" />
         <value caption="Generate a frame sync pulse on every 4 data characters" name="" value="0x2" />
         <value caption="Generate a frame sync pulse on every 2 data characters" name="" value="0x1" />
         <value caption="Generate a frame sync pulse on every data character" name="" value="0x0" />
      </value-group>
      <value-group caption="Frame Sync Pulse Width bit" name="SPI1CON__FRMSYPW">
         <value caption="Frame sync pulse is one character wide" name="" value="0x1" />
         <value caption="Frame sync pulse is one clock wide" name="" value="0x0" />
      </value-group>
      <value-group caption="Master Mode Slave Select Enable bit" name="SPI1CON__MSSEN">
         <value caption="Slave select SPI support enabled. The SS pin is automatically driven during transmission in Master mode. Polarity is determined by the FRMPOL bit." name="" value="0x1" />
         <value caption="Slave select SPI support is disabled." name="" value="0x0" />
      </value-group>
      <value-group caption="Frame Sync Polarity bit" name="SPI1CON__FRMPOL">
         <value caption="Frame pulse is active-high" name="" value="0x1" />
         <value caption="Frame pulse is active-low" name="" value="0x0" />
      </value-group>
      <value-group caption="Frame Sync Pulse Direction Control on SSx pin bit" name="SPI1CON__FRMSYNC">
         <value caption="Frame sync pulse input (Slave mode)" name="" value="0x1" />
         <value caption="Frame sync pulse output (Master mode)" name="" value="0x0" />
      </value-group>
      <value-group caption="Framed SPI Support bit" name="SPI1CON__FRMEN">
         <value caption="Framed SPI support is enabled (SSx pin used as FSYNC input/output)" name="" value="0x1" />
         <value caption="Framed SPI support is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Receive Buffer Full Interrupt Mode bits" name="SPI2CON__SRXISEL">
         <value caption="Interrupt is generated when the buffer is full" name="" value="0x3" />
         <value caption="Interrupt is generated when the buffer is full by one-half or more" name="" value="0x2" />
         <value caption="Interrupt is generated when the buffer is not empty" name="" value="0x1" />
         <value caption="Interrupt is generated when the last word in the receive buffer is read (i.e. buffer is empty)" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Transmit Buffer Empty Interrupt Mode bits" name="SPI2CON__STXISEL">
         <value caption="Interrupt is generated when the buffer is not full (has one or more empty elements)" name="" value="0x3" />
         <value caption="Interrupt is generated when the buffer is empty by one-half or more" name="" value="0x2" />
         <value caption="Interrupt is generated when the buffer is completely empty" name="" value="0x1" />
         <value caption="Interrupt is generated when the last transfer is shifted out of SPISR and transmit operations are complete" name="" value="0x0" />
      </value-group>
      <value-group caption="Disable SDI bit" name="SPI2CON__DISSDI">
         <value caption="SDI pin is not used by the SPI module (pin is controlled by PORT function)" name="" value="0x1" />
         <value caption="SDI pin is controlled by the SPI module" name="" value="0x0" />
      </value-group>
      <value-group caption="Master Mode Enable bit" name="SPI2CON__MSTEN">
         <value caption="Master mode" name="" value="0x1" />
         <value caption="Slave mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Clock Polarity Select bit" name="SPI2CON__CKP">
         <value caption="Idle state for clock is a high level; active state is a low level" name="" value="0x1" />
         <value caption="Idle state for clock is a low level; active state is a high level" name="" value="0x0" />
      </value-group>
      <value-group caption="Slave Select Enable bit" name="SPI2CON__SSEN">
         <value caption="SSx pin used for Slave mode" name="" value="0x1" />
         <value caption="SSx pin not used for Slave mode" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Clock Edge Select bit" name="SPI2CON__CKE">
         <value caption="Serial output data changes on transition from active clock state to Idle clock state (see CKP bit)" name="" value="0x1" />
         <value caption="Serial output data changes on transition from Idle clock state to active clock state (see CKP bit)" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Data Input Sample Phase bit (master mode only)" name="SPI2CON__SMP">
         <value caption="(Master mode) Input data sampled at end of data output time / (Slave mode) value is ignored" name="" value="0x1" />
         <value caption="(Master mode) Input data sampled at middle of data output time / (Slave mode) value is ignored" name="" value="0x0" />
      </value-group>
      <value-group caption="32/16-Bit Communication Select bits" name="SPI2CON__MODE32">
         <value caption="(AUDEN = 1) 24-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame / (AUDEN = 0)32-bit" name="SETTING1" value="0x3" />
         <value caption="(AUDEN = 1) 32-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame / (AUDEN = 0)32-bit" name="SETTING2" value="0x2" />
         <value caption="(AUDEN = 1) 16-bit Data, 16-bit FIFO, 32-bit Channel/64-bit Frame / (AUDEN = 0)16-bit" name="SETTING3" value="0x1" />
         <value caption="(AUDEN = 1) 16-bit Data, 16-bit FIFO, 16-bit Channel/32-bit Frame / (AUDEN = 0)8-bit" name="SETTING4" value="0x0" />
      </value-group>
      <value-group caption="Disable SDOx pin bit" name="SPI2CON__DISSDO">
         <value caption="SDOx pin is not used by the module. Pin is controlled by associated PORT register" name="" value="0x1" />
         <value caption="SDOx pin is controlled by the module" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="SPI2CON__SIDL">
         <value caption="Discontinue operation when CPU enters in Idle mode" name="" value="0x1" />
         <value caption="Continue operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI/I 2 S Module On bit" name="SPI2CON__ON">
         <value caption="SPI/I2S module is enabled" name="" value="0x1" />
         <value caption="SPI/I2S module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Enhanced Buffer Enable bit" name="SPI2CON__ENHBUF">
         <value caption="Enhanced Buffer mode is enabled" name="" value="0x1" />
         <value caption="Enhanced Buffer mode is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Frame Sync Pulse Edge Select bit" name="SPI2CON__SPIFE">
         <value caption="Frame synchronization pulse coincides with the first bit clock" name="" value="0x1" />
         <value caption="Frame synchronization pulse precedes the first bit clock" name="" value="0x0" />
      </value-group>
      <value-group caption="Master Clock Enable bit" name="SPI2CON__MCLKSEL">
         <value caption="REFCLKO1 is used by the Baud Rate Generator" name="" value="0x1" />
         <value caption="PBCLK2 is used by the Baud Rate Generator" name="" value="0x0" />
      </value-group>
      <value-group caption="Frame Sync Pulse Counter bits. Controls the number of data characters transmitted per pulse. This bit is only valid in Framed mode." name="SPI2CON__FRMCNT">
         <value caption="Generate a frame sync pulse on every 32 data characters" name="" value="0x5" />
         <value caption="Generate a frame sync pulse on every 16 data characters" name="" value="0x4" />
         <value caption="Generate a frame sync pulse on every 8 data characters" name="" value="0x3" />
         <value caption="Generate a frame sync pulse on every 4 data characters" name="" value="0x2" />
         <value caption="Generate a frame sync pulse on every 2 data characters" name="" value="0x1" />
         <value caption="Generate a frame sync pulse on every data character" name="" value="0x0" />
      </value-group>
      <value-group caption="Frame Sync Pulse Width bit" name="SPI2CON__FRMSYPW">
         <value caption="Frame sync pulse is one character wide" name="" value="0x1" />
         <value caption="Frame sync pulse is one clock wide" name="" value="0x0" />
      </value-group>
      <value-group caption="Master Mode Slave Select Enable bit" name="SPI2CON__MSSEN">
         <value caption="Slave select SPI support enabled. The SS pin is automatically driven during transmission in Master mode. Polarity is determined by the FRMPOL bit." name="" value="0x1" />
         <value caption="Slave select SPI support is disabled." name="" value="0x0" />
      </value-group>
      <value-group caption="Frame Sync Polarity bit" name="SPI2CON__FRMPOL">
         <value caption="Frame pulse is active-high" name="" value="0x1" />
         <value caption="Frame pulse is active-low" name="" value="0x0" />
      </value-group>
      <value-group caption="Frame Sync Pulse Direction Control on SSx pin bit" name="SPI2CON__FRMSYNC">
         <value caption="Frame sync pulse input (Slave mode)" name="" value="0x1" />
         <value caption="Frame sync pulse output (Master mode)" name="" value="0x0" />
      </value-group>
      <value-group caption="Framed SPI Support bit" name="SPI2CON__FRMEN">
         <value caption="Framed SPI support is enabled (SSx pin used as FSYNC input/output)" name="" value="0x1" />
         <value caption="Framed SPI support is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Receive Buffer Full Status bit" name="SPI1STAT__SPIRBF">
         <value caption="Receive buffer is full" name="" value="0x1" />
         <value caption="Receive buffer is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Transmit Buffer Full Status bit" name="SPI1STAT__SPITBF">
         <value caption="Transmit not yet started, SPITXB is full" name="" value="0x1" />
         <value caption="Transmit buffer is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Transmit Buffer Empty Status bit" name="SPI1STAT__SPITBE">
         <value caption="Transmit buffer, SPIxTXB is empty" name="" value="0x1" />
         <value caption="Transmit buffer, SPIxTXB is not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="RX FIFO Empty bit (valid only when ENHBUF = 1)" name="SPI1STAT__SPIRBE">
         <value caption="RX FIFO is empty (CRPTR = SWPTR)" name="" value="0x1" />
         <value caption="RX FIFO is not empty (CRPTR is not same as SWPTR)" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Overflow Flag bit" name="SPI1STAT__SPIROV">
         <value caption="A new data is completely received and discarded. The user software has not read the previous data in the SPIxBUF register." name="" value="0x1" />
         <value caption="No overflow has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Shift Register Empty bit" name="SPI1STAT__SRMT">
         <value caption="When SPI module shift register is empty" name="" value="0x1" />
         <value caption="When SPI module shift register is not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Under Run bit" name="SPI1STAT__SPITUR">
         <value caption="Transmit buffer has encountered an underrun condition" name="" value="0x1" />
         <value caption="Transmit buffer has no underrun condition" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Activity Status bit" name="SPI1STAT__SPIBUSY">
         <value caption="SPI peripheral is currently busy with some transactions" name="" value="0x1" />
         <value caption="SPI peripheral is currently idle" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Frame Error status bit" name="SPI1STAT__FRMERR">
         <value caption="Frame error detected" name="" value="0x1" />
         <value caption="No Frame error detected" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Receive Buffer Full Status bit" name="SPI2STAT__SPIRBF">
         <value caption="Receive buffer is full" name="" value="0x1" />
         <value caption="Receive buffer is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Transmit Buffer Full Status bit" name="SPI2STAT__SPITBF">
         <value caption="Transmit not yet started, SPITXB is full" name="" value="0x1" />
         <value caption="Transmit buffer is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Transmit Buffer Empty Status bit" name="SPI2STAT__SPITBE">
         <value caption="Transmit buffer, SPIxTXB is empty" name="" value="0x1" />
         <value caption="Transmit buffer, SPIxTXB is not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="RX FIFO Empty bit (valid only when ENHBUF = 1)" name="SPI2STAT__SPIRBE">
         <value caption="RX FIFO is empty (CRPTR = SWPTR)" name="" value="0x1" />
         <value caption="RX FIFO is not empty (CRPTR is not same as SWPTR)" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Overflow Flag bit" name="SPI2STAT__SPIROV">
         <value caption="A new data is completely received and discarded. The user software has not read the previous data in the SPIxBUF register." name="" value="0x1" />
         <value caption="No overflow has occurred" name="" value="0x0" />
      </value-group>
      <value-group caption="Shift Register Empty bit" name="SPI2STAT__SRMT">
         <value caption="When SPI module shift register is empty" name="" value="0x1" />
         <value caption="When SPI module shift register is not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Under Run bit" name="SPI2STAT__SPITUR">
         <value caption="Transmit buffer has encountered an underrun condition" name="" value="0x1" />
         <value caption="Transmit buffer has no underrun condition" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Activity Status bit" name="SPI2STAT__SPIBUSY">
         <value caption="SPI peripheral is currently busy with some transactions" name="" value="0x1" />
         <value caption="SPI peripheral is currently idle" name="" value="0x0" />
      </value-group>
      <value-group caption="SPI Frame Error status bit" name="SPI2STAT__FRMERR">
         <value caption="Frame error detected" name="" value="0x1" />
         <value caption="No Frame error detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Audio Protocol Mode bit" name="SPI1CON2__AUDMOD">
         <value caption="PCM/DSP mode" name="" value="0x3" />
         <value caption="Right Justified mode" name="" value="0x2" />
         <value caption="Left Justified mode" name="" value="0x1" />
         <value caption="I2S mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Audio Data Format bit" name="SPI1CON2__AUDMONO">
         <value caption="Audio data is mono (Each data word is transmitted on both left and right channels)" name="" value="0x1" />
         <value caption="Audio data is stereo" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Audio CODEC Support bit" name="SPI1CON2__AUDEN">
         <value caption="Audio protocol enabled" name="" value="0x1" />
         <value caption="Audio protocol disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Ignore Transmit Underrun bit" name="SPI1CON2__IGNTUR">
         <value caption="A TUR is not a critical error and zeros are transmitted until the SPIxTXB is not empty" name="" value="0x1" />
         <value caption="A TUR is a critical error which stop SPI operation" name="" value="0x0" />
      </value-group>
      <value-group caption="Ignore Receive Overflow bit" name="SPI1CON2__IGNROV">
         <value caption="A ROV is not a critical error; during ROV data in the fifo is not overwritten by receive data" name="" value="0x1" />
         <value caption="A ROV is a critical error which stop SPI operation" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Interrupt Events via SPITUR bit" name="SPI1CON2__SPITUREN">
         <value caption="Transmit Underrun Generates Error Events" name="" value="0x1" />
         <value caption="Transmit Underrun Does Not Generates Error Events" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Interrupt Events via SPIROV bit" name="SPI1CON2__SPIROVEN">
         <value caption="Receive overflow generates error events" name="" value="0x1" />
         <value caption="Receive overflow does not generate error events" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Interrupt Events via FRMERR bit" name="SPI1CON2__FRMERREN">
         <value caption="Frame Error overflow generates error events" name="" value="0x1" />
         <value caption="Frame Error does not generate error events" name="" value="0x0" />
      </value-group>
      <value-group caption="Sign Extend Read Data from the RX FIFO bit" name="SPI1CON2__SPISGNEXT">
         <value caption="Data from RX FIFO is sign extended" name="" value="0x1" />
         <value caption="Data from RX FIFO is not sign extened" name="" value="0x0" />
      </value-group>
      <value-group caption="Audio Protocol Mode bit" name="SPI2CON2__AUDMOD">
         <value caption="PCM/DSP mode" name="" value="0x3" />
         <value caption="Right Justified mode" name="" value="0x2" />
         <value caption="Left Justified mode" name="" value="0x1" />
         <value caption="I2S mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Audio Data Format bit" name="SPI2CON2__AUDMONO">
         <value caption="Audio data is mono (Each data word is transmitted on both left and right channels)" name="" value="0x1" />
         <value caption="Audio data is stereo" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Audio CODEC Support bit" name="SPI2CON2__AUDEN">
         <value caption="Audio protocol enabled" name="" value="0x1" />
         <value caption="Audio protocol disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Ignore Transmit Underrun bit" name="SPI2CON2__IGNTUR">
         <value caption="A TUR is not a critical error and zeros are transmitted until the SPIxTXB is not empty" name="" value="0x1" />
         <value caption="A TUR is a critical error which stop SPI operation" name="" value="0x0" />
      </value-group>
      <value-group caption="Ignore Receive Overflow bit" name="SPI2CON2__IGNROV">
         <value caption="A ROV is not a critical error; during ROV data in the fifo is not overwritten by receive data" name="" value="0x1" />
         <value caption="A ROV is a critical error which stop SPI operation" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Interrupt Events via SPITUR bit" name="SPI2CON2__SPITUREN">
         <value caption="Transmit Underrun Generates Error Events" name="" value="0x1" />
         <value caption="Transmit Underrun Does Not Generates Error Events" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Interrupt Events via SPIROV bit" name="SPI2CON2__SPIROVEN">
         <value caption="Receive overflow generates error events" name="" value="0x1" />
         <value caption="Receive overflow does not generate error events" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Interrupt Events via FRMERR bit" name="SPI2CON2__FRMERREN">
         <value caption="Frame Error overflow generates error events" name="" value="0x1" />
         <value caption="Frame Error does not generate error events" name="" value="0x0" />
      </value-group>
      <value-group caption="Sign Extend Read Data from the RX FIFO bit" name="SPI2CON2__SPISGNEXT">
         <value caption="Data from RX FIFO is sign extended" name="" value="0x1" />
         <value caption="Data from RX FIFO is not sign extened" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="02141" name="TMR1" version="2">
      <register-group name="TMR1">
         <register caption="TYPE A TIMER CONTROL REGISTER" name="T1CON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Timer Clock Source Select bit" mask="0x00000002" name="TCS" values="T1CON__TCS" />
            <bitfield caption="Timer External Clock Input Synchronization Selection bit" mask="0x00000004" name="TSYNC" values="T1CON__TSYNC" />
            <bitfield caption="Timer Input Clock Prescale Select bits" mask="0x00000030" name="TCKPS" values="T1CON__TCKPS" />
            <bitfield caption="Timer Gated Time Accumulation Enable bit" mask="0x00000080" name="TGATE" values="T1CON__TGATE" />
            <bitfield caption="Timer1 External Clock Selection bits" mask="0x00000300" name="TECS" values="T1CON__TECS" />
            <bitfield caption="Asynchronous Timer Write in Progress bit" mask="0x00000800" name="TWIP" values="T1CON__TWIP" />
            <bitfield caption="Asynchronous Timer Write Disable bit" mask="0x00001000" name="TWDIS" values="T1CON__TWDIS" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="T1CON__SIDL" />
            <bitfield caption="Timer On bit" mask="0x00008000" name="ON" values="T1CON__ON" />
         </register>
         <register caption="" name="TMR1" offset="0x10" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="TMR1" />
         </register>
         <register caption="" name="PR1" offset="0x20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="PR1" />
         </register>
      </register-group>
      <value-group caption="Timer Clock Source Select bit" name="T1CON__TCS">
         <value caption="External clock is defined by the TECS bits" name="" value="0x1" />
         <value caption="Internal peripheral clock" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer External Clock Input Synchronization Selection bit" name="T1CON__TSYNC">
         <value caption="(When TCS is 1) External clock input is synchronized / (When TCS is 0) This bit is ignored" name="" value="0x1" />
         <value caption="(When TCS is 1) External clock input is not synchronized / (When TCS is 0) This bit is ignored" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Input Clock Prescale Select bits" name="T1CON__TCKPS">
         <value caption="1:256 prescale value" name="" value="0x3" />
         <value caption="1:64 prescale value" name="" value="0x2" />
         <value caption="1:8 prescale value" name="" value="0x1" />
         <value caption="1:1 prescale value" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Gated Time Accumulation Enable bit" name="T1CON__TGATE">
         <value caption="(When TCS is 0) Gated time accumulation is enabled / (When TCS is 1) bit is ignored" name="" value="0x1" />
         <value caption="(When TCS is 0) Gated time accumulation is disabled / (When TCS is 1) bit is ignored" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer1 External Clock Selection bits" name="T1CON__TECS">
         <value caption="External clock comes from the LPRC" name="" value="0x2" />
         <value caption="External clock comes from the T1CK pin" name="" value="0x1" />
         <value caption="External clock comes from the SOSC" name="" value="0x0" />
      </value-group>
      <value-group caption="Asynchronous Timer Write in Progress bit" name="T1CON__TWIP">
         <value caption="(In Asynchronous Timer mode) Asynchronous write to TMR1 register in progress / (In Synchronous Timer mode)bit is read as 0" name="" value="0x1" />
         <value caption="In Asynchronous Timer mode Asynchronous write to TMR1 register complete / (In Synchronous Timer mode)bit is read as 0" name="" value="0x0" />
      </value-group>
      <value-group caption="Asynchronous Timer Write Disable bit" name="T1CON__TWDIS">
         <value caption="Writes to TMR1 are ignored until pending write operation completes" name="" value="0x1" />
         <value caption="Back-to-back writes are enabled (Legacy Asynchronous Timer functionality)" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="T1CON__SIDL">
         <value caption="Discontinue operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation even in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer On bit" name="T1CON__ON">
         <value caption="Timer is enabled" name="" value="0x1" />
         <value caption="Timer is disabled" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="02815" name="TMR" version="1">
      <register-group name="TMR">
         <register caption="Timer Configuration" name="T2CON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Timer Clock Source Select bit" mask="0x00000002" name="TCS" values="T2CON__TCS" />
            <bitfield caption="32-Bit Timer Mode Select bit" mask="0x00000008" name="T32" values="T2CON__T32" />
            <bitfield caption="Timer Input Clock Prescale Select bits" mask="0x00000070" name="TCKPS" values="T2CON__TCKPS" />
            <bitfield caption="Timer Gated Time Accumulation Enable bit" mask="0x00000080" name="TGATE" values="T2CON__TGATE" />
            <bitfield caption="Synchronized Timer Start/Stop Enable bit" mask="0x00000100" name="SYNC" values="T2CON__SYNC" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="T2CON__SIDL" />
            <bitfield caption="Timer On bit" mask="0x00008000" name="ON" values="T2CON__ON" />
         </register>
         <register caption="Timer Configuration" name="T3CON" offset="0x200" rw="RW" size="4">
            <bitfield caption="Timer Clock Source Select bit" mask="0x00000002" name="TCS" values="T3CON__TCS" />
            <bitfield caption="32-Bit Timer Mode Select bit" mask="0x00000008" name="T32" values="T3CON__T32" />
            <bitfield caption="Timer Input Clock Prescale Select bits" mask="0x00000070" name="TCKPS" values="T3CON__TCKPS" />
            <bitfield caption="Timer Gated Time Accumulation Enable bit" mask="0x00000080" name="TGATE" values="T3CON__TGATE" />
            <bitfield caption="Synchronized Timer Start/Stop Enable bit" mask="0x00000100" name="SYNC" values="T3CON__SYNC" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="T3CON__SIDL" />
            <bitfield caption="Timer On bit" mask="0x00008000" name="ON" values="T3CON__ON" />
         </register>
         <register caption="Timer Configuration" name="T4CON" offset="0x400" rw="RW" size="4">
            <bitfield caption="Timer Clock Source Select bit" mask="0x00000002" name="TCS" values="T4CON__TCS" />
            <bitfield caption="32-Bit Timer Mode Select bit" mask="0x00000008" name="T32" values="T4CON__T32" />
            <bitfield caption="Timer Input Clock Prescale Select bits" mask="0x00000070" name="TCKPS" values="T4CON__TCKPS" />
            <bitfield caption="Timer Gated Time Accumulation Enable bit" mask="0x00000080" name="TGATE" values="T4CON__TGATE" />
            <bitfield caption="Synchronized Timer Start/Stop Enable bit" mask="0x00000100" name="SYNC" values="T4CON__SYNC" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="T4CON__SIDL" />
            <bitfield caption="Timer On bit" mask="0x00008000" name="ON" values="T4CON__ON" />
         </register>
         <register caption="Timer Configuration" name="T5CON" offset="0x600" rw="RW" size="4">
            <bitfield caption="Timer Clock Source Select bit" mask="0x00000002" name="TCS" values="T5CON__TCS" />
            <bitfield caption="32-Bit Timer Mode Select bit" mask="0x00000008" name="T32" values="T5CON__T32" />
            <bitfield caption="Timer Input Clock Prescale Select bits" mask="0x00000070" name="TCKPS" values="T5CON__TCKPS" />
            <bitfield caption="Timer Gated Time Accumulation Enable bit" mask="0x00000080" name="TGATE" values="T5CON__TGATE" />
            <bitfield caption="Synchronized Timer Start/Stop Enable bit" mask="0x00000100" name="SYNC" values="T5CON__SYNC" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="T5CON__SIDL" />
            <bitfield caption="Timer On bit" mask="0x00008000" name="ON" values="T5CON__ON" />
         </register>
         <register caption="Timer Configuration" name="T6CON" offset="0x800" rw="RW" size="4">
            <bitfield caption="Timer Clock Source Select bit" mask="0x00000002" name="TCS" values="T6CON__TCS" />
            <bitfield caption="32-Bit Timer Mode Select bit" mask="0x00000008" name="T32" values="T6CON__T32" />
            <bitfield caption="Timer Input Clock Prescale Select bits" mask="0x00000070" name="TCKPS" values="T6CON__TCKPS" />
            <bitfield caption="Timer Gated Time Accumulation Enable bit" mask="0x00000080" name="TGATE" values="T6CON__TGATE" />
            <bitfield caption="Synchronized Timer Start/Stop Enable bit" mask="0x00000100" name="SYNC" values="T6CON__SYNC" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="T6CON__SIDL" />
            <bitfield caption="Timer On bit" mask="0x00008000" name="ON" values="T6CON__ON" />
         </register>
         <register caption="Timer Configuration" name="T7CON" offset="0xa00" rw="RW" size="4">
            <bitfield caption="Timer Clock Source Select bit" mask="0x00000002" name="TCS" values="T7CON__TCS" />
            <bitfield caption="32-Bit Timer Mode Select bit" mask="0x00000008" name="T32" values="T7CON__T32" />
            <bitfield caption="Timer Input Clock Prescale Select bits" mask="0x00000070" name="TCKPS" values="T7CON__TCKPS" />
            <bitfield caption="Timer Gated Time Accumulation Enable bit" mask="0x00000080" name="TGATE" values="T7CON__TGATE" />
            <bitfield caption="Synchronized Timer Start/Stop Enable bit" mask="0x00000100" name="SYNC" values="T7CON__SYNC" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="T7CON__SIDL" />
            <bitfield caption="Timer On bit" mask="0x00008000" name="ON" values="T7CON__ON" />
         </register>
         <register caption="Timer Configuration" name="T8CON" offset="0xc00" rw="RW" size="4">
            <bitfield caption="Timer Clock Source Select bit" mask="0x00000002" name="TCS" values="T8CON__TCS" />
            <bitfield caption="32-Bit Timer Mode Select bit" mask="0x00000008" name="T32" values="T8CON__T32" />
            <bitfield caption="Timer Input Clock Prescale Select bits" mask="0x00000070" name="TCKPS" values="T8CON__TCKPS" />
            <bitfield caption="Timer Gated Time Accumulation Enable bit" mask="0x00000080" name="TGATE" values="T8CON__TGATE" />
            <bitfield caption="Synchronized Timer Start/Stop Enable bit" mask="0x00000100" name="SYNC" values="T8CON__SYNC" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="T8CON__SIDL" />
            <bitfield caption="Timer On bit" mask="0x00008000" name="ON" values="T8CON__ON" />
         </register>
         <register caption="Timer Configuration" name="T9CON" offset="0xe00" rw="RW" size="4">
            <bitfield caption="Timer Clock Source Select bit" mask="0x00000002" name="TCS" values="T9CON__TCS" />
            <bitfield caption="32-Bit Timer Mode Select bit" mask="0x00000008" name="T32" values="T9CON__T32" />
            <bitfield caption="Timer Input Clock Prescale Select bits" mask="0x00000070" name="TCKPS" values="T9CON__TCKPS" />
            <bitfield caption="Timer Gated Time Accumulation Enable bit" mask="0x00000080" name="TGATE" values="T9CON__TGATE" />
            <bitfield caption="Synchronized Timer Start/Stop Enable bit" mask="0x00000100" name="SYNC" values="T9CON__SYNC" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="T9CON__SIDL" />
            <bitfield caption="Timer On bit" mask="0x00008000" name="ON" values="T9CON__ON" />
         </register>
         <register caption="Timer" name="TMR2" offset="0x10" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="TMR2" />
         </register>
         <register caption="Timer" name="TMR3" offset="0x210" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="TMR3" />
         </register>
         <register caption="Timer" name="TMR4" offset="0x410" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="TMR4" />
         </register>
         <register caption="Timer" name="TMR5" offset="0x610" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="TMR5" />
         </register>
         <register caption="Timer" name="TMR6" offset="0x810" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="TMR6" />
         </register>
         <register caption="Timer" name="TMR7" offset="0xa10" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="TMR7" />
         </register>
         <register caption="Timer" name="TMR8" offset="0xc10" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="TMR8" />
         </register>
         <register caption="Timer" name="TMR9" offset="0xe10" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="TMR9" />
         </register>
         <register caption="Timer Period" name="PR2" offset="0x20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="PR2" />
         </register>
         <register caption="Timer Period" name="PR3" offset="0x220" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="PR3" />
         </register>
         <register caption="Timer Period" name="PR4" offset="0x420" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="PR4" />
         </register>
         <register caption="Timer Period" name="PR5" offset="0x620" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="PR5" />
         </register>
         <register caption="Timer Period" name="PR6" offset="0x820" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="PR6" />
         </register>
         <register caption="Timer Period" name="PR7" offset="0xa20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="PR7" />
         </register>
         <register caption="Timer Period" name="PR8" offset="0xc20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="PR8" />
         </register>
         <register caption="Timer Period" name="PR9" offset="0xe20" rw="RW" size="4">
            <bitfield mask="0xFFFFFFFF" name="PR9" />
         </register>
      </register-group>
      <value-group caption="Timer Clock Source Select bit" name="T2CON__TCS">
         <value caption="External clock from TxCK pin" name="" value="0x1" />
         <value caption="Internal peripheral clock" name="" value="0x0" />
      </value-group>
      <value-group caption="32-Bit Timer Mode Select bit" name="T2CON__T32">
         <value caption="32-bit Timer mode" name="" value="0x1" />
         <value caption="16-bit Timer mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Input Clock Prescale Select bits" name="T2CON__TCKPS">
         <value caption="1:256 prescale value" name="" value="0x7" />
         <value caption="1:64 prescale value" name="" value="0x6" />
         <value caption="1:32 prescale value" name="" value="0x5" />
         <value caption="1:16 prescale value" name="" value="0x4" />
         <value caption="1:8 prescale value" name="" value="0x3" />
         <value caption="1:4 prescale value" name="" value="0x2" />
         <value caption="1:2 prescale value" name="" value="0x1" />
         <value caption="1:1 prescale value" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Gated Time Accumulation Enable bit" name="T2CON__TGATE">
         <value caption="Gated time accumulation is enabled" name="" value="0x1" />
         <value caption="Gated time accumulation is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Synchronized Timer Start/Stop Enable bit" name="T2CON__SYNC">
         <value caption="Synchronized timer Start/Stop is enabled" name="" value="0x1" />
         <value caption="Synchronized timer Start/Stop is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="T2CON__SIDL">
         <value caption="Discontinue operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation even in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer On bit" name="T2CON__ON">
         <value caption="Module is enabled" name="" value="0x1" />
         <value caption="Module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Clock Source Select bit" name="T3CON__TCS">
         <value caption="External clock from TxCK pin" name="" value="0x1" />
         <value caption="Internal peripheral clock" name="" value="0x0" />
      </value-group>
      <value-group caption="32-Bit Timer Mode Select bit" name="T3CON__T32">
         <value caption="32-bit Timer mode" name="" value="0x1" />
         <value caption="16-bit Timer mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Input Clock Prescale Select bits" name="T3CON__TCKPS">
         <value caption="1:256 prescale value" name="" value="0x7" />
         <value caption="1:64 prescale value" name="" value="0x6" />
         <value caption="1:32 prescale value" name="" value="0x5" />
         <value caption="1:16 prescale value" name="" value="0x4" />
         <value caption="1:8 prescale value" name="" value="0x3" />
         <value caption="1:4 prescale value" name="" value="0x2" />
         <value caption="1:2 prescale value" name="" value="0x1" />
         <value caption="1:1 prescale value" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Gated Time Accumulation Enable bit" name="T3CON__TGATE">
         <value caption="Gated time accumulation is enabled" name="" value="0x1" />
         <value caption="Gated time accumulation is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Synchronized Timer Start/Stop Enable bit" name="T3CON__SYNC">
         <value caption="Synchronized timer Start/Stop is enabled" name="" value="0x1" />
         <value caption="Synchronized timer Start/Stop is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="T3CON__SIDL">
         <value caption="Discontinue operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation even in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer On bit" name="T3CON__ON">
         <value caption="Module is enabled" name="" value="0x1" />
         <value caption="Module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Clock Source Select bit" name="T4CON__TCS">
         <value caption="External clock from TxCK pin" name="" value="0x1" />
         <value caption="Internal peripheral clock" name="" value="0x0" />
      </value-group>
      <value-group caption="32-Bit Timer Mode Select bit" name="T4CON__T32">
         <value caption="32-bit Timer mode" name="" value="0x1" />
         <value caption="16-bit Timer mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Input Clock Prescale Select bits" name="T4CON__TCKPS">
         <value caption="1:256 prescale value" name="" value="0x7" />
         <value caption="1:64 prescale value" name="" value="0x6" />
         <value caption="1:32 prescale value" name="" value="0x5" />
         <value caption="1:16 prescale value" name="" value="0x4" />
         <value caption="1:8 prescale value" name="" value="0x3" />
         <value caption="1:4 prescale value" name="" value="0x2" />
         <value caption="1:2 prescale value" name="" value="0x1" />
         <value caption="1:1 prescale value" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Gated Time Accumulation Enable bit" name="T4CON__TGATE">
         <value caption="Gated time accumulation is enabled" name="" value="0x1" />
         <value caption="Gated time accumulation is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Synchronized Timer Start/Stop Enable bit" name="T4CON__SYNC">
         <value caption="Synchronized timer Start/Stop is enabled" name="" value="0x1" />
         <value caption="Synchronized timer Start/Stop is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="T4CON__SIDL">
         <value caption="Discontinue operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation even in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer On bit" name="T4CON__ON">
         <value caption="Module is enabled" name="" value="0x1" />
         <value caption="Module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Clock Source Select bit" name="T5CON__TCS">
         <value caption="External clock from TxCK pin" name="" value="0x1" />
         <value caption="Internal peripheral clock" name="" value="0x0" />
      </value-group>
      <value-group caption="32-Bit Timer Mode Select bit" name="T5CON__T32">
         <value caption="32-bit Timer mode" name="" value="0x1" />
         <value caption="16-bit Timer mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Input Clock Prescale Select bits" name="T5CON__TCKPS">
         <value caption="1:256 prescale value" name="" value="0x7" />
         <value caption="1:64 prescale value" name="" value="0x6" />
         <value caption="1:32 prescale value" name="" value="0x5" />
         <value caption="1:16 prescale value" name="" value="0x4" />
         <value caption="1:8 prescale value" name="" value="0x3" />
         <value caption="1:4 prescale value" name="" value="0x2" />
         <value caption="1:2 prescale value" name="" value="0x1" />
         <value caption="1:1 prescale value" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Gated Time Accumulation Enable bit" name="T5CON__TGATE">
         <value caption="Gated time accumulation is enabled" name="" value="0x1" />
         <value caption="Gated time accumulation is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Synchronized Timer Start/Stop Enable bit" name="T5CON__SYNC">
         <value caption="Synchronized timer Start/Stop is enabled" name="" value="0x1" />
         <value caption="Synchronized timer Start/Stop is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="T5CON__SIDL">
         <value caption="Discontinue operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation even in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer On bit" name="T5CON__ON">
         <value caption="Module is enabled" name="" value="0x1" />
         <value caption="Module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Clock Source Select bit" name="T6CON__TCS">
         <value caption="External clock from TxCK pin" name="" value="0x1" />
         <value caption="Internal peripheral clock" name="" value="0x0" />
      </value-group>
      <value-group caption="32-Bit Timer Mode Select bit" name="T6CON__T32">
         <value caption="32-bit Timer mode" name="" value="0x1" />
         <value caption="16-bit Timer mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Input Clock Prescale Select bits" name="T6CON__TCKPS">
         <value caption="1:256 prescale value" name="" value="0x7" />
         <value caption="1:64 prescale value" name="" value="0x6" />
         <value caption="1:32 prescale value" name="" value="0x5" />
         <value caption="1:16 prescale value" name="" value="0x4" />
         <value caption="1:8 prescale value" name="" value="0x3" />
         <value caption="1:4 prescale value" name="" value="0x2" />
         <value caption="1:2 prescale value" name="" value="0x1" />
         <value caption="1:1 prescale value" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Gated Time Accumulation Enable bit" name="T6CON__TGATE">
         <value caption="Gated time accumulation is enabled" name="" value="0x1" />
         <value caption="Gated time accumulation is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Synchronized Timer Start/Stop Enable bit" name="T6CON__SYNC">
         <value caption="Synchronized timer Start/Stop is enabled" name="" value="0x1" />
         <value caption="Synchronized timer Start/Stop is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="T6CON__SIDL">
         <value caption="Discontinue operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation even in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer On bit" name="T6CON__ON">
         <value caption="Module is enabled" name="" value="0x1" />
         <value caption="Module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Clock Source Select bit" name="T7CON__TCS">
         <value caption="External clock from TxCK pin" name="" value="0x1" />
         <value caption="Internal peripheral clock" name="" value="0x0" />
      </value-group>
      <value-group caption="32-Bit Timer Mode Select bit" name="T7CON__T32">
         <value caption="32-bit Timer mode" name="" value="0x1" />
         <value caption="16-bit Timer mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Input Clock Prescale Select bits" name="T7CON__TCKPS">
         <value caption="1:256 prescale value" name="" value="0x7" />
         <value caption="1:64 prescale value" name="" value="0x6" />
         <value caption="1:32 prescale value" name="" value="0x5" />
         <value caption="1:16 prescale value" name="" value="0x4" />
         <value caption="1:8 prescale value" name="" value="0x3" />
         <value caption="1:4 prescale value" name="" value="0x2" />
         <value caption="1:2 prescale value" name="" value="0x1" />
         <value caption="1:1 prescale value" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Gated Time Accumulation Enable bit" name="T7CON__TGATE">
         <value caption="Gated time accumulation is enabled" name="" value="0x1" />
         <value caption="Gated time accumulation is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Synchronized Timer Start/Stop Enable bit" name="T7CON__SYNC">
         <value caption="Synchronized timer Start/Stop is enabled" name="" value="0x1" />
         <value caption="Synchronized timer Start/Stop is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="T7CON__SIDL">
         <value caption="Discontinue operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation even in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer On bit" name="T7CON__ON">
         <value caption="Module is enabled" name="" value="0x1" />
         <value caption="Module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Clock Source Select bit" name="T8CON__TCS">
         <value caption="External clock from TxCK pin" name="" value="0x1" />
         <value caption="Internal peripheral clock" name="" value="0x0" />
      </value-group>
      <value-group caption="32-Bit Timer Mode Select bit" name="T8CON__T32">
         <value caption="32-bit Timer mode" name="" value="0x1" />
         <value caption="16-bit Timer mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Input Clock Prescale Select bits" name="T8CON__TCKPS">
         <value caption="1:256 prescale value" name="" value="0x7" />
         <value caption="1:64 prescale value" name="" value="0x6" />
         <value caption="1:32 prescale value" name="" value="0x5" />
         <value caption="1:16 prescale value" name="" value="0x4" />
         <value caption="1:8 prescale value" name="" value="0x3" />
         <value caption="1:4 prescale value" name="" value="0x2" />
         <value caption="1:2 prescale value" name="" value="0x1" />
         <value caption="1:1 prescale value" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Gated Time Accumulation Enable bit" name="T8CON__TGATE">
         <value caption="Gated time accumulation is enabled" name="" value="0x1" />
         <value caption="Gated time accumulation is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Synchronized Timer Start/Stop Enable bit" name="T8CON__SYNC">
         <value caption="Synchronized timer Start/Stop is enabled" name="" value="0x1" />
         <value caption="Synchronized timer Start/Stop is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="T8CON__SIDL">
         <value caption="Discontinue operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation even in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer On bit" name="T8CON__ON">
         <value caption="Module is enabled" name="" value="0x1" />
         <value caption="Module is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Clock Source Select bit" name="T9CON__TCS">
         <value caption="External clock from TxCK pin" name="" value="0x1" />
         <value caption="Internal peripheral clock" name="" value="0x0" />
      </value-group>
      <value-group caption="32-Bit Timer Mode Select bit" name="T9CON__T32">
         <value caption="32-bit Timer mode" name="" value="0x1" />
         <value caption="16-bit Timer mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Input Clock Prescale Select bits" name="T9CON__TCKPS">
         <value caption="1:256 prescale value" name="" value="0x7" />
         <value caption="1:64 prescale value" name="" value="0x6" />
         <value caption="1:32 prescale value" name="" value="0x5" />
         <value caption="1:16 prescale value" name="" value="0x4" />
         <value caption="1:8 prescale value" name="" value="0x3" />
         <value caption="1:4 prescale value" name="" value="0x2" />
         <value caption="1:2 prescale value" name="" value="0x1" />
         <value caption="1:1 prescale value" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer Gated Time Accumulation Enable bit" name="T9CON__TGATE">
         <value caption="Gated time accumulation is enabled" name="" value="0x1" />
         <value caption="Gated time accumulation is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Synchronized Timer Start/Stop Enable bit" name="T9CON__SYNC">
         <value caption="Synchronized timer Start/Stop is enabled" name="" value="0x1" />
         <value caption="Synchronized timer Start/Stop is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="T9CON__SIDL">
         <value caption="Discontinue operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation even in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Timer On bit" name="T9CON__ON">
         <value caption="Module is enabled" name="" value="0x1" />
         <value caption="Module is disabled" name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="02478" name="UART" version="">
      <register-group name="UART">
         <register caption="UARTx Mode Register" name="U1MODE" offset="0x0" rw="RW" size="4">
            <bitfield caption="Stop Selection bit" mask="0x00000001" name="STSEL" values="U1MODE__STSEL" />
            <bitfield caption="Parity and Data Selection bits" mask="0x00000006" name="PDSEL" values="U1MODE__PDSEL" />
            <bitfield caption="High Baud Rate Enable bit" mask="0x00000008" name="BRGH" values="U1MODE__BRGH" />
            <bitfield caption="Receive Polarity Inversion bit" mask="0x00000010" name="RXINV" values="U1MODE__RXINV" />
            <bitfield caption="Auto-Baud Enable bit" mask="0x00000020" name="ABAUD" values="U1MODE__ABAUD" />
            <bitfield caption="UARTx Loopback Mode Select bit" mask="0x00000040" name="LPBACK" values="U1MODE__LPBACK" />
            <bitfield caption="Enable Wake-up on Start bit Detect During Sleep Mode bit" mask="0x00000080" name="WAKE" values="U1MODE__WAKE" />
            <bitfield caption="UARTx Module Enable bits" mask="0x00000300" name="UEN" values="U1MODE__UEN" />
            <bitfield caption="Mode Selection for UxRTS Pin bit" mask="0x00000800" name="RTSMD" values="U1MODE__RTSMD" />
            <bitfield caption="IrDA  Encoder and Decoder Enable bit" mask="0x00001000" name="IREN" values="U1MODE__IREN" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="U1MODE__SIDL" />
            <bitfield caption="UARTx Enable bit" mask="0x00008000" name="ON" values="U1MODE__ON" />
            <bitfield caption="Run During Overflow Mode bit" mask="0x00010000" name="RUNOVF" values="U1MODE__RUNOVF" />
            <bitfield caption="UARTx Module Clock Selection bits" mask="0x00060000" name="CLKSEL" values="U1MODE__CLKSEL" />
            <bitfield caption="USART Clock Status bit" mask="0x00400000" name="ACTIVE" values="U1MODE__ACTIVE" />
            <bitfield caption="Run During Sleep Enable bit" mask="0x00800000" name="SLPEN" values="U1MODE__SLPEN" />
         </register>
         <register caption="UARTx Mode Register" name="U2MODE" offset="0x200" rw="RW" size="4">
            <bitfield caption="Stop Selection bit" mask="0x00000001" name="STSEL" values="U2MODE__STSEL" />
            <bitfield caption="Parity and Data Selection bits" mask="0x00000006" name="PDSEL" values="U2MODE__PDSEL" />
            <bitfield caption="High Baud Rate Enable bit" mask="0x00000008" name="BRGH" values="U2MODE__BRGH" />
            <bitfield caption="Receive Polarity Inversion bit" mask="0x00000010" name="RXINV" values="U2MODE__RXINV" />
            <bitfield caption="Auto-Baud Enable bit" mask="0x00000020" name="ABAUD" values="U2MODE__ABAUD" />
            <bitfield caption="UARTx Loopback Mode Select bit" mask="0x00000040" name="LPBACK" values="U2MODE__LPBACK" />
            <bitfield caption="Enable Wake-up on Start bit Detect During Sleep Mode bit" mask="0x00000080" name="WAKE" values="U2MODE__WAKE" />
            <bitfield caption="UARTx Module Enable bits" mask="0x00000300" name="UEN" values="U2MODE__UEN" />
            <bitfield caption="Mode Selection for UxRTS Pin bit" mask="0x00000800" name="RTSMD" values="U2MODE__RTSMD" />
            <bitfield caption="IrDA  Encoder and Decoder Enable bit" mask="0x00001000" name="IREN" values="U2MODE__IREN" />
            <bitfield caption="Stop in Idle Mode bit" mask="0x00002000" name="SIDL" values="U2MODE__SIDL" />
            <bitfield caption="UARTx Enable bit" mask="0x00008000" name="ON" values="U2MODE__ON" />
            <bitfield caption="Run During Overflow Mode bit" mask="0x00010000" name="RUNOVF" values="U2MODE__RUNOVF" />
            <bitfield caption="UARTx Module Clock Selection bits" mask="0x00060000" name="CLKSEL" values="U2MODE__CLKSEL" />
            <bitfield caption="USART Clock Status bit" mask="0x00400000" name="ACTIVE" values="U2MODE__ACTIVE" />
            <bitfield caption="Run During Sleep Enable bit" mask="0x00800000" name="SLPEN" values="U2MODE__SLPEN" />
         </register>
         <register caption="UARTx Status and Control Register" name="U1STA" offset="0x10" rw="RW" size="4">
            <bitfield caption="Receive Buffer Data Available bit (read-only)" mask="0x00000001" name="URXDA" values="U1STA__URXDA" />
            <bitfield caption="Receive Buffer Overrun Error Status bit." mask="0x00000002" name="OERR" values="U1STA__OERR" />
            <bitfield caption="Framing Error Status bit (read-only)" mask="0x00000004" name="FERR" values="U1STA__FERR" />
            <bitfield caption="Parity Error Status bit (read-only)" mask="0x00000008" name="PERR" values="U1STA__PERR" />
            <bitfield caption="Receiver Idle bit (read-only)" mask="0x00000010" name="RIDLE" values="U1STA__RIDLE" />
            <bitfield caption="Address Character Detect bit (bit 8 of received data = 1)" mask="0x00000020" name="ADDEN" values="U1STA__ADDEN" />
            <bitfield caption="Receive Interrupt Mode Selection bit" mask="0x000000C0" name="URXISEL" values="U1STA__URXISEL" />
            <bitfield caption="Transmit Shift Register is Empty bit (read-only)" mask="0x00000100" name="TRMT" values="U1STA__TRMT" />
            <bitfield caption="Transmit Buffer Full Status bit (read-only)" mask="0x00000200" name="UTXBF" values="U1STA__UTXBF" />
            <bitfield caption="Transmit Enable bit" mask="0x00000400" name="UTXEN" values="U1STA__UTXEN" />
            <bitfield caption="Transmit Break bit" mask="0x00000800" name="UTXBRK" values="U1STA__UTXBRK" />
            <bitfield caption="Receiver Enable bit" mask="0x00001000" name="URXEN" values="U1STA__URXEN" />
            <bitfield caption="Transmit Polarity Inversion bit" mask="0x00002000" name="UTXINV" values="U1STA__UTXINV" />
            <bitfield caption="TX Interrupt Mode Selection bits" mask="0x0000C000" name="UTXISEL" values="U1STA__UTXISEL" />
            <bitfield mask="0x00FF0000" name="ADDR" />
            <bitfield caption="UARTx Address Match Mask bits" mask="0xFF000000" name="MASK" values="U1STA__MASK" />
         </register>
         <register caption="UARTx Status and Control Register" name="U2STA" offset="0x210" rw="RW" size="4">
            <bitfield caption="Receive Buffer Data Available bit (read-only)" mask="0x00000001" name="URXDA" values="U2STA__URXDA" />
            <bitfield caption="Receive Buffer Overrun Error Status bit." mask="0x00000002" name="OERR" values="U2STA__OERR" />
            <bitfield caption="Framing Error Status bit (read-only)" mask="0x00000004" name="FERR" values="U2STA__FERR" />
            <bitfield caption="Parity Error Status bit (read-only)" mask="0x00000008" name="PERR" values="U2STA__PERR" />
            <bitfield caption="Receiver Idle bit (read-only)" mask="0x00000010" name="RIDLE" values="U2STA__RIDLE" />
            <bitfield caption="Address Character Detect bit (bit 8 of received data = 1)" mask="0x00000020" name="ADDEN" values="U2STA__ADDEN" />
            <bitfield caption="Receive Interrupt Mode Selection bit" mask="0x000000C0" name="URXISEL" values="U2STA__URXISEL" />
            <bitfield caption="Transmit Shift Register is Empty bit (read-only)" mask="0x00000100" name="TRMT" values="U2STA__TRMT" />
            <bitfield caption="Transmit Buffer Full Status bit (read-only)" mask="0x00000200" name="UTXBF" values="U2STA__UTXBF" />
            <bitfield caption="Transmit Enable bit" mask="0x00000400" name="UTXEN" values="U2STA__UTXEN" />
            <bitfield caption="Transmit Break bit" mask="0x00000800" name="UTXBRK" values="U2STA__UTXBRK" />
            <bitfield caption="Receiver Enable bit" mask="0x00001000" name="URXEN" values="U2STA__URXEN" />
            <bitfield caption="Transmit Polarity Inversion bit" mask="0x00002000" name="UTXINV" values="U2STA__UTXINV" />
            <bitfield caption="TX Interrupt Mode Selection bits" mask="0x0000C000" name="UTXISEL" values="U2STA__UTXISEL" />
            <bitfield mask="0x00FF0000" name="ADDR" />
            <bitfield caption="UARTx Address Match Mask bits" mask="0xFF000000" name="MASK" values="U2STA__MASK" />
         </register>
         <register caption="" name="U1TXREG" offset="0x20" rw="RW" size="4">
            <bitfield mask="0x000001FF" name="U1TXREG" />
         </register>
         <register caption="" name="U2TXREG" offset="0x220" rw="RW" size="4">
            <bitfield mask="0x000001FF" name="U2TXREG" />
         </register>
         <register caption="" name="U1RXREG" offset="0x30" rw="R" size="4">
            <bitfield mask="0x000001FF" name="U1RXREG" />
         </register>
         <register caption="" name="U2RXREG" offset="0x230" rw="R" size="4">
            <bitfield mask="0x000001FF" name="U2RXREG" />
         </register>
         <register caption="" name="U1BRG" offset="0x40" rw="RW" size="4">
            <bitfield mask="0x000FFFFF" name="BRG" />
         </register>
         <register caption="" name="U2BRG" offset="0x240" rw="RW" size="4">
            <bitfield mask="0x000FFFFF" name="BRG" />
         </register>
      </register-group>
      <value-group caption="Stop Selection bit" name="U1MODE__STSEL">
         <value caption="2 Stop bits" name="" value="0x1" />
         <value caption="1 Stop bit" name="" value="0x0" />
      </value-group>
      <value-group caption="Parity and Data Selection bits" name="U1MODE__PDSEL">
         <value caption="9-bit data, no parity" name="" value="0x3" />
         <value caption="8-bit data, odd parity" name="" value="0x2" />
         <value caption="8-bit data, even parity" name="" value="0x1" />
         <value caption="8-bit data, no parity" name="" value="0x0" />
      </value-group>
      <value-group caption="High Baud Rate Enable bit" name="U1MODE__BRGH">
         <value caption="High-Speed mode 4x baud clock enabled" name="" value="0x1" />
         <value caption="Standard Speed mode 16x baud clock enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Polarity Inversion bit" name="U1MODE__RXINV">
         <value caption="UxRX Idle state is 0" name="" value="0x1" />
         <value caption="UxRX Idle state is 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto-Baud Enable bit" name="U1MODE__ABAUD">
         <value caption="Enable baud rate measurement on the next character requires reception of Sync character (0x55); cleared by hardware upon completion" name="" value="0x1" />
         <value caption="Baud rate measurement disabled or completed" name="" value="0x0" />
      </value-group>
      <value-group caption="UARTx Loopback Mode Select bit" name="U1MODE__LPBACK">
         <value caption="Loopback mode is enabled" name="" value="0x1" />
         <value caption="Loopback mode is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Wake-up on Start bit Detect During Sleep Mode bit" name="U1MODE__WAKE">
         <value caption="Wake-up enabled" name="" value="0x1" />
         <value caption="Wake-up disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="UARTx Module Enable bits" name="U1MODE__UEN">
         <value caption="UxTX, UxRX and UxBCLK pins are enabled and used; UxCTS pin is controlled by corresponding bits in the PORTx register" name="" value="0x3" />
         <value caption="UxTX, UxRX, UxCTS and UxRTS pins are enabled and used" name="" value="0x2" />
         <value caption="UxTX, UxRX and UxRTS pins are enabled and used; UxCTS pin is controlled by corresponding bits in the PORTx register" name="" value="0x1" />
         <value caption="UxTX and UxRX pins are enabled and used; UxCTS and UxRTS/UxBCLK pins are controlled by corresponding bits in the PORTx register" name="" value="0x0" />
      </value-group>
      <value-group caption="Mode Selection for UxRTS Pin bit" name="U1MODE__RTSMD">
         <value caption="UxRTS pin is in Simplex mode" name="" value="0x1" />
         <value caption="UxRTS pin is in Flow Control mode" name="" value="0x0" />
      </value-group>
      <value-group caption="IrDA  Encoder and Decoder Enable bit" name="U1MODE__IREN">
         <value caption="IrDA is enabled" name="" value="0x1" />
         <value caption="IrDA is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="U1MODE__SIDL">
         <value caption="Discontinue operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="UARTx Enable bit" name="U1MODE__ON">
         <value caption="UARTx module is enabled. UARTx pins are controlled by UARTx as defined by UEN and UTXEN control bits" name="" value="0x1" />
         <value caption="UARTx module is disabled. All UARTx pins are controlled by corresponding bits in the PORTx" name="" value="0x0" />
      </value-group>
      <value-group caption="Run During Overflow Mode bit" name="U1MODE__RUNOVF">
         <value caption="Shift register continues to run when Overflow (OERR) condition is detected" name="" value="0x1" />
         <value caption="Shift register stops accepting new data when Overflow (OERR) condition is detected" name="" value="0x0" />
      </value-group>
      <value-group caption="UARTx Module Clock Selection bits" name="U1MODE__CLKSEL">
         <value caption="BRG clock is REFCLK1" name="" value="0x3" />
         <value caption="BRG clock is FRC" name="" value="0x2" />
         <value caption="BRG clock is SYSCLK (turned off in Sleep mode)" name="" value="0x1" />
         <value caption="BRG clock is PBCLKx (turned off in Sleep mode)" name="" value="0x0" />
      </value-group>
      <value-group caption="USART Clock Status bit" name="U1MODE__ACTIVE">
         <value caption="UART clock is ready" name="" value="0x1" />
         <value caption="UART clock is not ready" name="" value="0x0" />
      </value-group>
      <value-group caption="Run During Sleep Enable bit" name="U1MODE__SLPEN">
         <value caption="BRG clock runs during Sleep mode" name="" value="0x1" />
         <value caption="BRG clock is turned off during Sleep mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop Selection bit" name="U2MODE__STSEL">
         <value caption="2 Stop bits" name="" value="0x1" />
         <value caption="1 Stop bit" name="" value="0x0" />
      </value-group>
      <value-group caption="Parity and Data Selection bits" name="U2MODE__PDSEL">
         <value caption="9-bit data, no parity" name="" value="0x3" />
         <value caption="8-bit data, odd parity" name="" value="0x2" />
         <value caption="8-bit data, even parity" name="" value="0x1" />
         <value caption="8-bit data, no parity" name="" value="0x0" />
      </value-group>
      <value-group caption="High Baud Rate Enable bit" name="U2MODE__BRGH">
         <value caption="High-Speed mode 4x baud clock enabled" name="" value="0x1" />
         <value caption="Standard Speed mode 16x baud clock enabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Polarity Inversion bit" name="U2MODE__RXINV">
         <value caption="UxRX Idle state is 0" name="" value="0x1" />
         <value caption="UxRX Idle state is 1" name="" value="0x0" />
      </value-group>
      <value-group caption="Auto-Baud Enable bit" name="U2MODE__ABAUD">
         <value caption="Enable baud rate measurement on the next character requires reception of Sync character (0x55); cleared by hardware upon completion" name="" value="0x1" />
         <value caption="Baud rate measurement disabled or completed" name="" value="0x0" />
      </value-group>
      <value-group caption="UARTx Loopback Mode Select bit" name="U2MODE__LPBACK">
         <value caption="Loopback mode is enabled" name="" value="0x1" />
         <value caption="Loopback mode is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Enable Wake-up on Start bit Detect During Sleep Mode bit" name="U2MODE__WAKE">
         <value caption="Wake-up enabled" name="" value="0x1" />
         <value caption="Wake-up disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="UARTx Module Enable bits" name="U2MODE__UEN">
         <value caption="UxTX, UxRX and UxBCLK pins are enabled and used; UxCTS pin is controlled by corresponding bits in the PORTx register" name="" value="0x3" />
         <value caption="UxTX, UxRX, UxCTS and UxRTS pins are enabled and used" name="" value="0x2" />
         <value caption="UxTX, UxRX and UxRTS pins are enabled and used; UxCTS pin is controlled by corresponding bits in the PORTx register" name="" value="0x1" />
         <value caption="UxTX and UxRX pins are enabled and used; UxCTS and UxRTS/UxBCLK pins are controlled by corresponding bits in the PORTx register" name="" value="0x0" />
      </value-group>
      <value-group caption="Mode Selection for UxRTS Pin bit" name="U2MODE__RTSMD">
         <value caption="UxRTS pin is in Simplex mode" name="" value="0x1" />
         <value caption="UxRTS pin is in Flow Control mode" name="" value="0x0" />
      </value-group>
      <value-group caption="IrDA  Encoder and Decoder Enable bit" name="U2MODE__IREN">
         <value caption="IrDA is enabled" name="" value="0x1" />
         <value caption="IrDA is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Stop in Idle Mode bit" name="U2MODE__SIDL">
         <value caption="Discontinue operation when device enters Idle mode" name="" value="0x1" />
         <value caption="Continue operation in Idle mode" name="" value="0x0" />
      </value-group>
      <value-group caption="UARTx Enable bit" name="U2MODE__ON">
         <value caption="UARTx module is enabled. UARTx pins are controlled by UARTx as defined by UEN and UTXEN control bits" name="" value="0x1" />
         <value caption="UARTx module is disabled. All UARTx pins are controlled by corresponding bits in the PORTx" name="" value="0x0" />
      </value-group>
      <value-group caption="Run During Overflow Mode bit" name="U2MODE__RUNOVF">
         <value caption="Shift register continues to run when Overflow (OERR) condition is detected" name="" value="0x1" />
         <value caption="Shift register stops accepting new data when Overflow (OERR) condition is detected" name="" value="0x0" />
      </value-group>
      <value-group caption="UARTx Module Clock Selection bits" name="U2MODE__CLKSEL">
         <value caption="BRG clock is REFCLK1" name="" value="0x3" />
         <value caption="BRG clock is FRC" name="" value="0x2" />
         <value caption="BRG clock is SYSCLK (turned off in Sleep mode)" name="" value="0x1" />
         <value caption="BRG clock is PBCLKx (turned off in Sleep mode)" name="" value="0x0" />
      </value-group>
      <value-group caption="USART Clock Status bit" name="U2MODE__ACTIVE">
         <value caption="UART clock is ready" name="" value="0x1" />
         <value caption="UART clock is not ready" name="" value="0x0" />
      </value-group>
      <value-group caption="Run During Sleep Enable bit" name="U2MODE__SLPEN">
         <value caption="BRG clock runs during Sleep mode" name="" value="0x1" />
         <value caption="BRG clock is turned off during Sleep mode" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Data Available bit (read-only)" name="U1STA__URXDA">
         <value caption="Receive buffer has data" name="" value="0x1" />
         <value caption="Receive buffer is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Overrun Error Status bit." name="U1STA__OERR">
         <value caption="Receive buffer has overflowed" name="" value="0x1" />
         <value caption="Receive buffer has not overflowed" name="" value="0x0" />
      </value-group>
      <value-group caption="Framing Error Status bit (read-only)" name="U1STA__FERR">
         <value caption="Framing error has been detected for the current character" name="" value="0x1" />
         <value caption="Framing error has not been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Parity Error Status bit (read-only)" name="U1STA__PERR">
         <value caption="Parity error has been detected for the current character" name="" value="0x1" />
         <value caption="Parity error has not been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Receiver Idle bit (read-only)" name="U1STA__RIDLE">
         <value caption="Receiver is Idle" name="" value="0x1" />
         <value caption="Data is being received" name="" value="0x0" />
      </value-group>
      <value-group caption="Address Character Detect bit (bit 8 of received data = 1)" name="U1STA__ADDEN">
         <value caption="Address Detect mode is enabled. If 9-bit mode is not selected" name="" value="0x1" />
         <value caption="Address Detect mode is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Interrupt Mode Selection bit" name="U1STA__URXISEL">
         <value caption="Interrupt flag bit is asserted while receive buffer is 3/4 or more full" name="" value="0x2" />
         <value caption="Interrupt flag bit is asserted while receive buffer is 1/2 or more full" name="" value="0x1" />
         <value caption="Interrupt flag bit is asserted while receive buffer is not empty (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Shift Register is Empty bit (read-only)" name="U1STA__TRMT">
         <value caption="Transmit shift register is empty and transmit buffer is empty (the last transmission has completed)" name="" value="0x1" />
         <value caption="Transmit shift register is not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Buffer Full Status bit (read-only)" name="U1STA__UTXBF">
         <value caption="Transmit buffer is full" name="" value="0x1" />
         <value caption="Transmit buffer is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Enable bit" name="U1STA__UTXEN">
         <value caption="UARTx transmitter is enabled. UxTX pin is controlled by UARTx (if ON = 1)" name="" value="0x1" />
         <value caption="UARTx transmitter is disabled. Any pending transmission is aborted and buffer is reset" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Break bit" name="U1STA__UTXBRK">
         <value caption="Send Break on next transmission. Start bit followed by twelve 0 bits" name="" value="0x1" />
         <value caption="Break transmission is disabled or completed" name="" value="0x0" />
      </value-group>
      <value-group caption="Receiver Enable bit" name="U1STA__URXEN">
         <value caption="UARTx receiver is enabled. UxRX pin is controlled by UARTx (if ON = 1)" name="" value="0x1" />
         <value caption="UARTx receiver is disabled. UxRX pin is ignored by the UARTx module" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Polarity Inversion bit" name="U1STA__UTXINV">
         <value caption="(If IrDA mode is disabled) UxTX Idle state is 0 / (If IrDA mode is enabled) IrDA encoded UxTX Idle state is 1" name="" value="0x1" />
         <value caption="(If IrDA mode is disabled) UxTX Idle state is 1 / (If IrDA mode is enabled) IrDA encoded UxTX Idle state is 0" name="" value="0x0" />
      </value-group>
      <value-group caption="TX Interrupt Mode Selection bits" name="U1STA__UTXISEL">
         <value caption="Interrupt is generated and asserted while the transmit buffer is empty" name="" value="0x2" />
         <value caption="Interrupt is generated and asserted when all characters have been transmitted" name="" value="0x1" />
         <value caption="Interrupt is generated and asserted while the transmit buffer contains at least one empty space" name="" value="0x0" />
      </value-group>
      <value-group caption="UARTx Address Match Mask bits" name="U1STA__MASK">
         <value caption="Corresponding ADDRx bits are used to detect the address match" name="" value="0x1fe" />
         <value caption="Corresponding ADDRx bits are not used to detect the address match." name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Data Available bit (read-only)" name="U2STA__URXDA">
         <value caption="Receive buffer has data" name="" value="0x1" />
         <value caption="Receive buffer is empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Buffer Overrun Error Status bit." name="U2STA__OERR">
         <value caption="Receive buffer has overflowed" name="" value="0x1" />
         <value caption="Receive buffer has not overflowed" name="" value="0x0" />
      </value-group>
      <value-group caption="Framing Error Status bit (read-only)" name="U2STA__FERR">
         <value caption="Framing error has been detected for the current character" name="" value="0x1" />
         <value caption="Framing error has not been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Parity Error Status bit (read-only)" name="U2STA__PERR">
         <value caption="Parity error has been detected for the current character" name="" value="0x1" />
         <value caption="Parity error has not been detected" name="" value="0x0" />
      </value-group>
      <value-group caption="Receiver Idle bit (read-only)" name="U2STA__RIDLE">
         <value caption="Receiver is Idle" name="" value="0x1" />
         <value caption="Data is being received" name="" value="0x0" />
      </value-group>
      <value-group caption="Address Character Detect bit (bit 8 of received data = 1)" name="U2STA__ADDEN">
         <value caption="Address Detect mode is enabled. If 9-bit mode is not selected" name="" value="0x1" />
         <value caption="Address Detect mode is disabled" name="" value="0x0" />
      </value-group>
      <value-group caption="Receive Interrupt Mode Selection bit" name="U2STA__URXISEL">
         <value caption="Interrupt flag bit is asserted while receive buffer is 3/4 or more full" name="" value="0x2" />
         <value caption="Interrupt flag bit is asserted while receive buffer is 1/2 or more full" name="" value="0x1" />
         <value caption="Interrupt flag bit is asserted while receive buffer is not empty (i.e." name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Shift Register is Empty bit (read-only)" name="U2STA__TRMT">
         <value caption="Transmit shift register is empty and transmit buffer is empty (the last transmission has completed)" name="" value="0x1" />
         <value caption="Transmit shift register is not empty" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Buffer Full Status bit (read-only)" name="U2STA__UTXBF">
         <value caption="Transmit buffer is full" name="" value="0x1" />
         <value caption="Transmit buffer is not full" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Enable bit" name="U2STA__UTXEN">
         <value caption="UARTx transmitter is enabled. UxTX pin is controlled by UARTx (if ON = 1)" name="" value="0x1" />
         <value caption="UARTx transmitter is disabled. Any pending transmission is aborted and buffer is reset" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Break bit" name="U2STA__UTXBRK">
         <value caption="Send Break on next transmission. Start bit followed by twelve 0 bits" name="" value="0x1" />
         <value caption="Break transmission is disabled or completed" name="" value="0x0" />
      </value-group>
      <value-group caption="Receiver Enable bit" name="U2STA__URXEN">
         <value caption="UARTx receiver is enabled. UxRX pin is controlled by UARTx (if ON = 1)" name="" value="0x1" />
         <value caption="UARTx receiver is disabled. UxRX pin is ignored by the UARTx module" name="" value="0x0" />
      </value-group>
      <value-group caption="Transmit Polarity Inversion bit" name="U2STA__UTXINV">
         <value caption="(If IrDA mode is disabled) UxTX Idle state is 0 / (If IrDA mode is enabled) IrDA encoded UxTX Idle state is 1" name="" value="0x1" />
         <value caption="(If IrDA mode is disabled) UxTX Idle state is 1 / (If IrDA mode is enabled) IrDA encoded UxTX Idle state is 0" name="" value="0x0" />
      </value-group>
      <value-group caption="TX Interrupt Mode Selection bits" name="U2STA__UTXISEL">
         <value caption="Interrupt is generated and asserted while the transmit buffer is empty" name="" value="0x2" />
         <value caption="Interrupt is generated and asserted when all characters have been transmitted" name="" value="0x1" />
         <value caption="Interrupt is generated and asserted while the transmit buffer contains at least one empty space" name="" value="0x0" />
      </value-group>
      <value-group caption="UARTx Address Match Mask bits" name="U2STA__MASK">
         <value caption="Corresponding ADDRx bits are used to detect the address match" name="" value="0x1fe" />
         <value caption="Corresponding ADDRx bits are not used to detect the address match." name="" value="0x0" />
      </value-group>
   </module>
   <module caption="" id="02674" name="WDT" version="">
      <register-group name="WDT">
         <register caption="Watchdog Timer Control Register" name="WDTCON" offset="0x0" rw="RW" size="4">
            <bitfield caption="Watchdog Timer Window Enable bit" mask="0x00000001" name="WDTWINEN" values="WDTCON__WDTWINEN" />
            <bitfield mask="0x0000003E" name="SLPDIV" />
            <bitfield mask="0x00001F00" name="RUNDIV" />
            <bitfield caption="Watchdog Timer Enable bit" mask="0x00008000" name="ON" values="WDTCON__ON" />
            <bitfield mask="0xFFFF0000" name="WDTCLRKEY" />
         </register>
      </register-group>
      <value-group caption="Watchdog Timer Window Enable bit" name="WDTCON__WDTWINEN">
         <value caption="Enable windowed Watchdog Timer" name="" value="0x1" />
         <value caption="Disable windowed Watchdog Timer" name="" value="0x0" />
      </value-group>
      <value-group caption="Watchdog Timer Enable bit" name="WDTCON__ON">
         <value caption="The WDT is enabled" name="" value="0x1" />
         <value caption="The WDT is disabled" name="" value="0x0" />
      </value-group>
   </module>
</modules>
<pinouts/>
</avr-tools-device-file>
