v 20131027 1
P 100 1000 400 1000 1 0 0
{
T 300 1050 5 8 1 1 0 6 1
pinnumber=1
T 300 950 5 8 0 1 0 8 1
pinseq=1
T 450 1000 9 8 1 1 0 0 1
pinlabel=SDA
T 450 1000 5 8 0 1 0 2 1
pintype=io
}
P 100 700 400 700 1 0 0
{
T 300 750 5 8 1 1 0 6 1
pinnumber=2
T 300 650 5 8 0 1 0 8 1
pinseq=2
T 450 700 9 8 1 1 0 0 1
pinlabel=VSS
T 450 700 5 8 0 1 0 2 1
pintype=io
}
P 100 400 400 400 1 0 0
{
T 300 450 5 8 1 1 0 6 1
pinnumber=3
T 300 350 5 8 0 1 0 8 1
pinseq=3
T 450 400 9 8 1 1 0 0 1
pinlabel=NC
T 450 400 5 8 0 1 0 2 1
pintype=io
}
P 1700 1000 1400 1000 1 0 0
{
T 1500 1050 5 8 1 1 0 0 1
pinnumber=4
T 1500 950 5 8 0 1 0 2 1
pinseq=4
T 1350 1000 9 8 1 1 0 6 1
pinlabel=NC
T 1350 1000 5 8 0 1 0 8 1
pintype=io
}
P 1700 700 1400 700 1 0 0
{
T 1500 750 5 8 1 1 0 0 1
pinnumber=5
T 1500 650 5 8 0 1 0 2 1
pinseq=5
T 1350 700 9 8 1 1 0 6 1
pinlabel=VDD
T 1350 700 5 8 0 1 0 8 1
pintype=io
}
P 1700 400 1400 400 1 0 0
{
T 1500 450 5 8 1 1 0 0 1
pinnumber=6
T 1500 350 5 8 0 1 0 2 1
pinseq=6
T 1350 400 9 8 1 1 0 6 1
pinlabel=SCL
T 1350 400 5 8 0 1 0 8 1
pintype=io
}
B 400 100 1000 1200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1400 1400 8 10 1 1 0 6 1
refdes=U?
T 400 1400 9 10 1 0 0 0 1
SHT21
T 400 1600 5 10 0 0 0 0 1
device=SHT21
T 400 1800 5 10 0 0 0 0 1
author=Marten Wikman
T 400 2000 5 10 0 0 0 0 1
numslots=0
