Immediates are given on 1 byte
Addresses are given on 2 bytes
All immediate numbers and addresses are given in hexadecimal

  Opcode  Instruction  Operands  Description

v 00      NOP

v 01      LDAI num     num       Loads an immediate to register A
v 02      LDBI num     num       Loads an immediate to register B

v 03      LDA add      add       Loads value from memory to register A
v 04      LDB add      add       Loads value from memory to register B
v 05      LDAR                   Loads value from memory to register A
v 06      LDBR                   Loads value from memory to register B

v 07      STA add      add       Stores value from register A to memory
v 08      STB add      add       Stores value from register B to memory
v 09      STAR                   Stores value from register A to memory
v 0a      STBR                   Stores value from register B to memory

v 0b      LDAB                   Copies value from register B to register A
v 0c      LDBA                   Copies value from register A to register B

v 0d      LDCA                   Copies value from register A to register C
v 0e      LDCB                   Copies value from register B to register C
v 0f      LDAC                   Copies value from register C to register A
v 10      LDBC                   Copies value from register C to register B
v 11      LDCI num     num       Loads an immediate to register C
v 12      LDC add      add       Loads value from memory to register C
v 13      LDCR                   Loads value from memory to register C
v 14      STC add      add       Stores value from register C to memory
v 15      STCR                   Stores value from register C to memory

v 16      OUTI num     num       Outputs an immediate
v 17      OUTA                   Outputs value of register A
v 18      OUTB                   Outputs value of register B
v 19      OUTR                   Outputs value from memory
v 1a      OUT add      add       Outputs value from memory
v 1b      OUTS                   Set output mode to Signed
v 1c      OUTU                   Set output mode to Unsigned

v 1d      ADDR                   Adds values of A and B and stores result in A
v 1e      ADDI num     num       Adds values of A and an immediate (in B) and stores result in A
v 1f      ADD add      add       Adds values of A and a memory location (in B) and stores result in A

v 20      SUBR                   Subtracts values of A and B and stores result in A
v 21      SUBI num     num       Subtracts values of A and an immediate (in B) and stores result in A
v 22      SUB add      add       Subtracts values of A and a memory location (in B) and stores result in A

v 23      ROR1                   Rotates right value of A 1 position
v 24      ROR2                   Rotates right value of A 2 positions
v 25      ROR3                   Rotates right value of A 3 positions
v 26      ROR4                   Rotates right value of A 4 positions
v 27      ROR5                   Rotates right value of A 5 positions
v 28      ROR6                   Rotates right value of A 6 positions
v 29      ROR7                   Rotates right value of A 7 positions

v 2a      NANDR                  Nands values of A and B and stores result in A
v 2b      NANDI num    num       Nands values of A and an immediate (in B) and stores result in A
v 2c      NAND add     add       Nands values of A and a memory location (in B) and stores result in A

v 2d      JMP lbl      lbl       Jumps to specified label (uses C register)
v 2e      JZ lbl       lbl       Jumps to specified label if A == 0 (uses C register)

v 2f      STPC                   Copies value from PC to A and B
v 30      LDPC                   Copies value from A and B to PC

v ff      HLT                    Halts the execution of the program

-----------------------------------
Possible Micro Instructions:

00000000 nop
00000001 hlt
00000002 reset counter
00000004 mem out
00000008 ir in
00000010 pcl write
00000020 pch write
00000040 pcl in
00000080 pch in
00000100 marl in
00000200 marh in
00000400 ram in
00000800 ram out
00001000 a in
00002000 a out
00004000 b in
00008000 b out
00010000 alu out
00020000 alu op0
00040000 alu op1
00080000 signed data
00100000 signed in
00200000 out in
00400000 jzl
00800000 jzh
01000000 c in
02000000 c out
04000000 pcl out
08000000 pch out

00  NOP:
	mem out, ir in
	pch in, pcl in
	reset counter

01  LDAI num:
	mem out, ir in
	pch in, pcl in
	mem out, a in
	pch in, pcl in
	reset counter

02  LDBI num:
	mem out, ir in
	pch in, pcl in
	mem out, b in
	pch in, pcl in
	reset counter

03  LDA add:
	mem out, ir in
	pch in, pcl in
	mem out, marh in
	pch in, pcl in
	mem out, marl in
	ram out, a in, pch in, pcl in
	reset counter

04  LDB add:
	mem out, ir in
	pch in, pcl in
	mem out, marh in
	pch in, pcl in
	mem out, marl in
	ram out, b in, pch in, pcl in
	reset counter

05  LDAR:
	mem out, ir in
	pch in, pcl in
	a out, marh in
	b out, marl in
	ram out, a in
	reset counter

06  LDBR:
	mem out, ir in
	pch in, pcl in
	a out, marh in
	b out, marl in
	ram out, b in
	reset counter

07  STA add:
	mem out, ir in
	pch in, pcl in
	mem out, marh in
	pch in, pcl in
	mem out, marl in
	a out, ram in, pch in, pcl in
	reset counter

08  STB add:
	mem out, ir in
	pch in, pcl in
	mem out, marh in
	pch in, pcl in
	mem out, marl in
	b out, ram in, pch in, pcl in
	reset counter

09  STAR:
	mem out, ir in
	pch in, pcl in
	a out, marh in
	b out, marl in
	a out, ram in
	reset counter

0a  STBR:
	mem out, ir in
	pch in, pcl in
	a out, marh in
	b out, marl in
	b out, ram in
	reset counter

0b  LDAB:
	mem out, ir in
	pch in, pcl in
	b out, a in
	reset counter

0c  LDBA:
	mem out, ir in
	pch in, pcl in
	a out, b in
	reset counter

0d  LDCA:
	mem out, ir in
	pch in, pcl in
	a out, c in
	reset counter

0e  LDCB:
	mem out, ir in
	pch in, pcl in
	b out, c in
	reset counter

0f  LDAC:
	mem out, ir in
	pch in, pcl in
	c out, a in
	reset counter

10  LDBC:
	mem out, ir in
	pch in, pcl in
	c out, b in
	reset counter

11  LDCI num:
	mem out, ir in
	pch in, pcl in
	mem out, c in
	pch in, pcl in
	reset counter

12  LDC add:
	mem out, ir in
	pch in, pcl in
	mem out, marh in
	pch in, pcl in
	mem out, marl in
	ram out, c in, pch in, pcl in
	reset counter

13  LDCR:
	mem out, ir in
	pch in, pcl in
	a out, marh in
	b out, marl in
	ram out, c in
	reset counter

14  STC add:
	mem out, ir in
	pch in, pcl in
	mem out, marh in
	pch in, pcl in
	mem out, marl in
	c out, ram in, pch in, pcl in
	reset counter

15  STCR:
	mem out, ir in
	pch in, pcl in
	a out, marh in
	b out, marl in
	c out, ram in
	reset counter

16  OUTI num:
	mem out, ir in
	pch in, pcl in
	mem out, out in
	pch in, pcl in
	reset counter

17  OUTA:
	mem out, ir in
	pch in, pcl in
	a out, out in
	reset counter

18  OUTB:
	mem out, ir in
	pch in, pcl in
	b out, out in
	reset counter

19  OUTR:
	mem out, ir in
	pch in, pcl in
	a out, marh in
	b out, marl in
	ram out, out in
	reset counter

1a  OUT add:
	mem out, ir in
	pch in, pcl in
	mem out, marh in
	pch in, pcl in
	mem out, marl in
	ram out, out in, pch in, pcl in
	reset counter

1b  OUTS:
	mem out, ir in
	pch in, pcl in
	signed data, signed in
	reset counter

1c  OUTU:
	mem out, ir in
	pch in, pcl in
	signed in
	reset counter

1d  ADDR:
	mem out, ir in
	pch in, pcl in
	alu out, a in
	reset counter

1e  ADDI num:
	mem out, ir in
	pch in, pcl in
	mem out, b in
	alu out, a in, pch in, pcl in
	reset counter

1f  ADD add:
	mem out, ir in
	pch in, pcl in
	mem out, marh in
	pch in, pcl in
	mem out, marl in
	ram out, b in, pch in, pcl in
	alu out, a in
	reset counter

20  SUBR:
	mem out, ir in
	pch in, pcl in
	alu op0, alu out, a in
	reset counter

21  SUBI num:
	mem out, ir in
	pch in, pcl in
	mem out, b in
	alu op0, alu out, a in, pch in, pcl in
	reset counter

22  SUB add:
	mem out, ir in
	pch in, pcl in
	mem out, marh in
	pch in, pcl in
	mem out, marl in
	ram out, b in, pch in, pcl in
	alu op0, alu out, a in
	reset counter

23  ROR1:
	mem out, ir in
	pch in, pcl in
	alu op1, alu out, a in
	reset counter

24  ROR2:
	mem out, ir in
	pch in, pcl in
	alu op1, alu out, a in
	alu op1, alu out, a in
	reset counter

25  ROR3:
	mem out, ir in
	pch in, pcl in
	alu op1, alu out, a in
	alu op1, alu out, a in
	alu op1, alu out, a in
	reset counter

26  ROR4:
	mem out, ir in
	pch in, pcl in
	alu op1, alu out, a in
	alu op1, alu out, a in
	alu op1, alu out, a in
	alu op1, alu out, a in
	reset counter

27  ROR5:
	mem out, ir in
	pch in, pcl in
	alu op1, alu out, a in
	alu op1, alu out, a in
	alu op1, alu out, a in
	alu op1, alu out, a in
	alu op1, alu out, a in
	reset counter

28  ROR6:
	mem out, ir in
	pch in, pcl in
	alu op1, alu out, a in
	alu op1, alu out, a in
	alu op1, alu out, a in
	alu op1, alu out, a in
	alu op1, alu out, a in
	alu op1, alu out, a in
	reset counter

29  ROR7:
	mem out, ir in
	pch in, pcl in
	alu op1, alu out, a in
	alu op1, alu out, a in
	alu op1, alu out, a in
	alu op1, alu out, a in
	alu op1, alu out, a in
	alu op1, alu out, a in
	alu op1, alu out, a in
	reset counter

2a  NANDR:
	mem out, ir in
	pch in, pcl in
	alu op1, alu op0, alu out, a in
	reset counter

2b  NANDI num:
	mem out, ir in
	pch in, pcl in
	mem out, b in
	alu op1, alu op0, alu out, a in, pch in, pcl in
	reset counter

2c  NAND add:
	mem out, ir in
	pch in, pcl in
	mem out, marh in
	pch in, pcl in
	mem out, marl in
	ram out, b in, pch in, pcl in
	alu op1, alu op0, alu out, a in
	reset counter

2d  JMP lbl:
	mem out, ir in
	pch in, pcl in
	mem out, c in
	pch in, pcl in
	mem out, pcl write, pcl in
	c out, pch write, pch in
	reset counter

2e  JZ lbl:
	mem out, ir in
	pch in, pcl in
	mem out, c in
	pch in, pcl in
	mem out, pcl write, jzl
	c out, pch write, jzh
	reset counter

2f  STPC:
	mem out, ir in
	pch in, pcl in
	pch out, a in
	pcl out, b in
	reset counter

30  LDPC:
	mem out, ir in
	pch in, pcl in
	a out, pch write, pch in
	b out, pcl write, pcl in
	reset counter

ff  HLT:
	mem out, ir in
	pch in, pcl in
	hlt
	reset counter

-----------------------------------------
Macros

Memory Map:
 <-  fffa  fffb  fffc  fffd  fffe  ffff
    Stack   SPL   SPH  oldA  oldB  oldC

Jump Macros (Use C register for the actual jumps)

JNZ lbl:
	JZ lbl1
	JMP lbl
	lbl1:

JGZ lbl:  (Also Changes A and B registers)
	JZ lbl1
	NANDI 80
	LDBA
	NANDR
	JZ lbl
	lbl1:

JLZ lbl:  (Also Changes A and B registers)
	NANDI 80
	LDBA
	NANDR
	JZ lbl1
	JMP lbl
	lbl1:



Shift and rotation Macros

ROL1:
	ROR7

ROL2:
	ROR6

ROL3:
	ROR5

ROL4:
	ROR4

ROL5:
	ROR3

ROL6:
	ROR2

ROL7:
	ROR1

SHR1:
	ROR1
	STB #B
	NANDI 7f
	LDBA
	NANDR
	LDB #B

SHR2:
	ROR2
	STB #B
	NANDI 3f
	LDBA
	NANDR
	LDB #B

SHR3:
	ROR3
	STB #B
	NANDI 1f
	LDBA
	NANDR
	LDB #B

SHR4:
	ROR4
	STB #B
	NANDI f
	LDBA
	NANDR
	LDB #B

SHR5:
	ROR5
	STB #B
	NANDI 7
	LDBA
	NANDR
	LDB #B

SHR6:
	ROR6
	STB #B
	NANDI 3
	LDBA
	NANDR
	LDB #B

SHR7:
	ROR7
	STB #B
	NANDI 1
	LDBA
	NANDR
	LDB #B

SHL1:
	ROR7
	STB #B
	NANDI fe
	LDBA
	NANDR
	LDB #B

SHL2:
	ROR6
	STB #B
	NANDI fc
	LDBA
	NANDR
	LDB #B

SHL3:
	ROR5
	STB #B
	NANDI f8
	LDBA
	NANDR
	LDB #B

SHL4:
	ROR4
	STB #B
	NANDI f0
	LDBA
	NANDR
	LDB #B

SHL5:
	ROR3
	STB #B
	NANDI e0
	LDBA
	NANDR
	LDB #B

SHL6:
	ROR2
	STB #B
	NANDI c0
	LDBA
	NANDR
	LDB #B

SHL7:
	ROR1
	STB #B
	NANDI 80
	LDBA
	NANDR
	LDB #B



Stack Macros (Stack instructions are slow and heavy, use with moderation)

INITSTACK (must be called before being able to use the stack safely):
	STA #A
	LDAI ff
	STA #SPH
	LDAI fa
	STA #SPL
	LDA #A

PUSHA:
	STA #A
	STB #B
	STC #C
	LDCA
	LDA #SPL
	LDBI 1
	JZ lbl1
	JMP lbl2
	lbl1:
	LDA #SPH
	SUBR
	STA #SPH
	LDA #SPL
	lbl2:
	SUBR
	STA #SPL
	LDBA
	LDA #SPH
	STCR
	LDA #A
	LDB #B
	LDC #C

PUSHB:
	STA #A
	STB #B
	STC #C
	LDCB
	LDA #SPL
	LDBI 1
	JZ lbl1
	JMP lbl2
	lbl1:
	LDA #SPH
	SUBR
	STA #SPH
	LDA #SPL
	lbl2:
	SUBR
	STA #SPL
	LDBA
	LDA #SPH
	STCR
	LDA #A
	LDB #B
	LDC #C

PUSHC:
	STA #A
	STB #B
	LDA #SPL
	LDBI 1
	JZ lbl1
	JMP lbl2
	lbl1:
	LDA #SPH
	SUBR
	STA #SPH
	LDA #SPL
	lbl2:
	SUBR
	STA #SPL
	LDBA
	LDA #SPH
	STCR
	LDA #A
	LDB #B

POPA:
	STB #B
	STC #C
	LDA #SPH
	LDB #SPL
	LDCR
	LDAB
	ADDI 1
	STA #SPL
	JZ lbl1
	JMP lbl2
	lbl1:
	LDA #SPH
	ADDR
	STA #SPH
	lbl2:
	LDAC
	LDB #B
	LDC #C

POPB:
	STA #A
	STC #C
	LDA #SPH
	LDB #SPL
	LDCR
	LDAB
	ADDI 1
	STA #SPL
	JZ lbl1
	JMP lbl2
	lbl1:
	LDA #SPH
	ADDR
	STA #SPH
	lbl2:
	LDBC
	LDA #A
	LDC #C

POPC:
	STA #A
	STB #B
	LDA #SPH
	LDB #SPL
	LDCR
	LDAB
	ADDI 1
	STA #SPL
	JZ lbl1
	JMP lbl2
	lbl1:
	LDA #SPH
	ADDR
	STA #SPH
	lbl2:
	LDA #A
	LDB #B

CALL lbl:  (Uses all three registers)
	STPC
	STB #C
	LDAI 1
	STA #A
	LDAB
	LDCA
	ADDI 69
	LDBC
	SUBR
	JZ lbl1
	NANDI 80
	LDBA
	NANDR
	JZ lbl2
	lbl1:
	LDAI 0
	STA #A
	lbl2:
	LDA #SPL
	LDBI 1
	JZ lbl3
	JMP lbl4
	lbl3:
	LDA #SPH
	SUBR
	STA #SPH
	LDA #SPL
	lbl4:
	SUBR
	STA #SPL
	LDBA
	LDA #SPH
	LDC #C
	STCR
	STPC
	LDCA
	LDBI 1
	LDA #A
	JZ lbl5
	LDAC
	ADDR
	LDCA
	lbl5:
	LDA #SPL
	JZ lbl6
	JMP lbl7
	lbl6:
	LDA #SPH
	SUBR
	STA #SPH
	LDA #SPL
	lbl7:
	SUBR
	STA #SPL
	LDBA
	LDA #SPH
	STCR
	JMP lbl

RET:  (Uses registers A and B, register C is used for return value)
	STC #C
	LDA #SPH
	LDB #SPL
	LDCR
	LDAB
	ADDI 1
	STA #SPL
	JZ lbl1
	JMP lbl2
	lbl1:
	LDA #SPH
	ADDR
	STA #SPH
	lbl2:
	STC #B
	LDA #SPH
	LDB #SPL
	LDCR
	LDAB
	ADDI 1
	STA #SPL
	JZ lbl3
	JMP lbl4
	lbl3:
	LDA #SPH
	ADDR
	STA #SPH
	lbl4:
	LDAC
	LDB #B
	LDC #C
	LDPC
