module decimation_sinc_filter_b (
  input               clk,          
  input               reset,        
  input               data_in,      
  output reg [15:0]   data_out,     
  output reg          data_en,
  input      [15:0]   dec_rate
);

  reg [36:0]  data_int = 37'h0;
  reg [36:0]  acc1 = 37'h0;
  reg [36:0]  acc2 = 37'h0;
  reg [36:0]  acc3 = 37'h0;
  reg [36:0]  acc3_d = 37'h0;
  reg [36:0]  diff1_d = 37'h0;
  reg [36:0]  diff2_d = 37'h0;
  reg [15:0]  word_count = 16'h0;
  reg         word_en = 1'b0;
  reg         enable = 1'b0;

  wire [36:0] acc1_s;
  wire [36:0] acc2_s;
  wire [36:0] acc3_s;
  wire [36:0] diff1_s;
  wire [36:0] diff2_s;
  wire [36:0] diff3_s;

  always @(data_in) begin
    if (data_in==0)
      data_int <= 37'd0;
    else 
      data_int <= 37'd1;
  end

  always @(negedge clk) begin
    if (reset == 1'b1) begin
      acc1 <= 37'd0;
      acc2 <= 37'd0;
      acc3 <= 37'd0;
    end else begin
      acc1 <= acc1 + data_int;
      acc2 <= acc1 + acc1; 
      acc3 <= acc2 + acc2; 
    end
  end

  always @(posedge clk) begin
    if (reset == 1'b1) begin
      word_count <= 16'd0;
    end else begin
      if (word_count == (dec_rate - 1))
        word_count <= 16'd0;
      else
        word_count <= word_count + 16'b1;
    end
  end

  always @(posedge clk) begin
    if (reset == 1'b1) begin
      word_en <= 1'b0;
    end else begin
      if (word_count == (dec_rate / 2 - 1))
        word_en <= 1'b1;
      else
        word_en <= 1'b0;
    end
  end

  always @(posedge clk) begin
    if (reset == 1'b1) begin
      diff1_d <= 37'd0;
      diff2_d <= 37'd0;
      acc3_d <= 37'd0;
    end else if (word_en == 1'b1) begin
      acc3_d <= acc3;
      diff1_d <= acc3 - acc3_d;
      diff2_d <= (acc3 - acc3_d) - diff1_d;
    end
  end

  always @(posedge clk) begin
    if (word_en == 1'b1) begin
      case (dec_rate)
        16'd32: begin
          data_out <= (diff2_d[15:0] == 16'h8000) ? 16'hFFFF : {diff2_d[14:0], 1'b0};
        end
        16'd64: begin
          data_out <= (diff2_d[18:2] == 17'h10000) ? 16'hFFFF : diff2_d[17:2];
        end
        16'd128: begin
          data_out <= (diff2_d[21:5] == 17'h10000) ? 16'hFFFF : diff2_d[20:5];
        end
        16'd256: begin
          data_out <= (diff2_d[24:8] == 17'h10000) ? 16'hFFFF : diff2_d[23:8];
        end
        16'd512: begin
          data_out <= (diff2_d[27:11] == 17'h10000) ? 16'hFFFF : diff2_d[26:11];
        end
        16'd1024: begin
          data_out <= (diff2_d[30:14] == 17'h10000) ? 16'hFFFF : diff2_d[29:14];
        end
        16'd2048: begin
          data_out <= (diff2_d[33:17] == 17'h10000) ? 16'hFFFF : diff2_d[32:17];
        end
        16'd4096: begin
          data_out <= (diff2_d[36:20] == 17'h10000) ? 16'hFFFF : diff2_d[35:20];
        end
        default: begin
          data_out <= (diff2_d[24:8] == 17'h10000) ? 16'hFFFF : diff2_d[23:8];
        end
      endcase
    end
  end

  always @(posedge clk) begin
    if (reset == 1'b1) begin
      data_en <= 1'b0;
      enable <= 1'b1;
    end else begin
      if ((word_count == (dec_rate / 2 - 1)) && (enable == 1'b1)) begin
        data_en <= 1'b1;
        enable <= 1'b0;
      end else if ((word_count == (dec_rate - 1)) && (enable == 1'b0)) begin
        data_en <= 1'b0;
        enable <= 1'b1;
      end else
        data_en <= 1'b0;
    end
  end

endmodule