Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.46 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.46 secs
 
--> Reading design: i2c_master.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "i2c_master.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "i2c_master"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : i2c_master
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\i2c_master.vhd" into library work
Parsing entity <i2c_master>.
INFO:HDLCompiler:1676 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\i2c_master.vhd" Line 47. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <logic> of entity <i2c_master>.
WARNING:HDLCompiler:957 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\i2c_master.vhd" Line 84: Case choice must be a locally static expression
WARNING:HDLCompiler:957 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\i2c_master.vhd" Line 87: Case choice must be a locally static expression
WARNING:HDLCompiler:957 - "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\i2c_master.vhd" Line 90: Case choice must be a locally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <i2c_master> (architecture <logic>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <i2c_master>.
    Related source file is "C:\Users\Johan\Documents\TEC\Taller\I2cVhdlSabado\i2c_master.vhd".
        input_clk = 50000000
        bus_clk = 400000
    Found 1-bit register for signal <sda_int>.
    Found 1-bit register for signal <busy>.
    Found 3-bit register for signal <bit_cnt>.
    Found 7-bit register for signal <count>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <data_rd>.
    Found 1-bit register for signal <scl_ena>.
    Found 1-bit register for signal <ack_error>.
    Found 1-bit register for signal <stretch>.
    Found 1-bit register for signal <data_clk_prev>.
    Found 1-bit register for signal <scl_clk>.
    Found 1-bit register for signal <data_clk>.
    Found 8-bit register for signal <addr_rw>.
    Found 8-bit register for signal <data_tx>.
    Found 8-bit register for signal <data_rx>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 36                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_n (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | ready                                          |
    | Power Up State     | ready                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <count[6]_GND_5_o_add_1_OUT> created at line 81.
    Found 3-bit subtractor for signal <GND_5_o_GND_5_o_sub_27_OUT<2:0>> created at line 159.
    Found 1-bit 8-to-1 multiplexer for signal <bit_cnt[2]_addr_rw[7]_Mux_15_o> created at line 131.
    Found 1-bit 8-to-1 multiplexer for signal <GND_5_o_addr_rw[7]_Mux_19_o> created at line 140.
    Found 1-bit 8-to-1 multiplexer for signal <bit_cnt[2]_data_tx[7]_Mux_22_o> created at line 145.
    Found 1-bit 8-to-1 multiplexer for signal <GND_5_o_data_tx[7]_Mux_27_o> created at line 159.
    Found 1-bit 8-to-1 multiplexer for signal <bit_cnt[2]_data_wr[7]_Mux_37_o> created at line 183.
    Found 1-bit tristate buffer for signal <scl> created at line 242
    Found 1-bit tristate buffer for signal <sda> created at line 243
    Found 7-bit comparator lessequal for signal <GND_5_o_count[6]_LessThan_5_o> created at line 84
    Found 7-bit comparator greater for signal <count[6]_GND_5_o_LessThan_6_o> created at line 87
    Found 7-bit comparator greater for signal <GND_5_o_count[6]_LessThan_7_o> created at line 87
    Found 7-bit comparator greater for signal <count[6]_GND_5_o_LessThan_8_o> created at line 90
    Found 7-bit comparator greater for signal <PWR_5_o_count[6]_LessThan_9_o> created at line 90
    Found 8-bit comparator equal for signal <addr_rw[7]_addr[6]_equal_43_o> created at line 196
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  30 Multiplexer(s).
	inferred   2 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_master> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 3-bit subtractor                                      : 1
 7-bit adder                                           : 1
# Registers                                            : 14
 1-bit register                                        : 8
 3-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 4
# Comparators                                          : 6
 7-bit comparator greater                              : 4
 7-bit comparator lessequal                            : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 30
 1-bit 2-to-1 multiplexer                              : 22
 1-bit 8-to-1 multiplexer                              : 5
 3-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 3-bit subtractor                                      : 1
 7-bit adder                                           : 1
# Registers                                            : 50
 Flip-Flops                                            : 50
# Comparators                                          : 6
 7-bit comparator greater                              : 4
 7-bit comparator lessequal                            : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 30
 1-bit 2-to-1 multiplexer                              : 22
 1-bit 8-to-1 multiplexer                              : 5
 3-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:4]> with user encoding.
----------------------
 State    | Encoding
----------------------
 ready    | 0000
 start    | 0001
 command  | 0010
 slv_ack1 | 0011
 wr       | 0100
 rd       | 0101
 slv_ack2 | 0110
 mstr_ack | 0111
 stop     | 1000
----------------------

Optimizing unit <i2c_master> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block i2c_master, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 54
 Flip-Flops                                            : 54

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : i2c_master.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 93
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 8
#      LUT3                        : 8
#      LUT4                        : 3
#      LUT5                        : 18
#      LUT6                        : 43
#      MUXF7                       : 10
# FlipFlops/Latches                : 54
#      FDC                         : 14
#      FDCE                        : 8
#      FDE                         : 27
#      FDP                         : 2
#      FDPE                        : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 18
#      IOBUF                       : 2
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              54  out of  18224     0%  
 Number of Slice LUTs:                   82  out of   9112     0%  
    Number used as Logic:                82  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    100
   Number with an unused Flip Flop:      46  out of    100    46%  
   Number with an unused LUT:            18  out of    100    18%  
   Number of fully used LUT-FF pairs:    36  out of    100    36%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          31
 Number of bonded IOBs:                  31  out of    232    13%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 54    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.008ns (Maximum Frequency: 199.665MHz)
   Minimum input arrival time before clock: 5.328ns
   Maximum output required time after clock: 5.298ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.008ns (frequency: 199.665MHz)
  Total number of paths / destination ports: 853 / 73
-------------------------------------------------------------------------
Delay:               5.008ns (Levels of Logic = 5)
  Source:            count_3 (FF)
  Destination:       data_clk (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count_3 to data_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.912  count_3 (count_3)
     LUT3:I0->O            9   0.205   0.830  PWR_5_o_count[6]_equal_1_o<6>11 (PWR_5_o_count[6]_equal_1_o<6>1)
     LUT6:I5->O            2   0.205   0.845  Mmux_count[6]_GND_5_o_mux_3_OUT51 (count[6]_GND_5_o_mux_3_OUT<4>)
     LUT6:I3->O            1   0.205   0.924  GND_5_o_INV_5_o211 (GND_5_o_INV_5_o21)
     LUT5:I0->O            1   0.203   0.000  GND_5_o_INV_8_o41_F (N49)
     MUXF7:I0->O           1   0.131   0.000  GND_5_o_INV_8_o41 (GND_5_o_INV_8_o)
     FDE:D                     0.102          data_clk
    ----------------------------------------
    Total                      5.008ns (1.498ns logic, 3.510ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 154 / 85
-------------------------------------------------------------------------
Offset:              5.328ns (Levels of Logic = 5)
  Source:            addr<5> (PAD)
  Destination:       sda_int (FF)
  Destination Clock: clk rising

  Data Path: addr<5> to sda_int
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.981  addr_5_IBUF (addr_5_IBUF)
     LUT6:I0->O            1   0.203   0.684  addr_rw[7]_addr[6]_equal_43_o81 (addr_rw[7]_addr[6]_equal_43_o8)
     LUT6:I4->O            5   0.203   0.715  addr_rw[7]_addr[6]_equal_43_o83 (addr_rw[7]_addr[6]_equal_43_o)
     LUT6:I5->O            1   0.205   0.808  _n0226_inv1 (_n0226_inv)
     LUT6:I3->O            1   0.205   0.000  sda_int_rstpot (sda_int_rstpot)
     FDP:D                     0.102          sda_int
    ----------------------------------------
    Total                      5.328ns (2.140ns logic, 3.188ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 18 / 12
-------------------------------------------------------------------------
Offset:              5.298ns (Levels of Logic = 2)
  Source:            state_FSM_FFd2 (FF)
  Destination:       sda (PAD)
  Source Clock:      clk rising

  Data Path: state_FSM_FFd2 to sda
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             23   0.447   1.498  state_FSM_FFd2 (state_FSM_FFd2)
     LUT6:I1->O            1   0.203   0.579  Mmux_sda_ena_n11 (sda_ena_n)
     IOBUF:T->IO               2.571          sda_IOBUF (sda)
    ----------------------------------------
    Total                      5.298ns (3.221ns logic, 2.077ns route)
                                       (60.8% logic, 39.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.008|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.69 secs
 
--> 

Total memory usage is 265860 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

