$date
	Sat Oct 22 19:59:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#772148
b110 !
1"
#772150
b110 &
b110 %
1$
#772151
0"
#772154
b11 &
b11 %
#772158
b1010 &
b1010 %
#772162
b101 &
b101 %
#772166
b10000 &
b10000 %
#772170
b1000 &
b1000 %
#772174
b100 &
b100 %
#772178
b10 &
b10 %
#772182
b1 &
1#
b1 %
#772186
b0 &
b0 %
0#
0$
#1769191
b1101 !
1"
#1769194
b1101 &
b1101 %
1$
#1769195
0"
#1769198
b101000 &
b101000 %
#1769202
b10100 &
b10100 %
#1769206
b1010 &
b1010 %
#1769210
b101 &
b101 %
#1769214
b10000 &
b10000 %
#1769218
b1000 &
b1000 %
#1769222
b100 &
b100 %
#1769226
b10 &
b10 %
#1769230
b1 &
1#
b1 %
#1769234
b0 &
b0 %
0#
0$
#2750372
b1011 !
1"
#2750374
b1011 &
b1011 %
1$
#2750375
0"
#2750378
b100010 &
b100010 %
#2750382
b10001 &
b10001 %
#2750386
b110100 &
b110100 %
#2750390
b11010 &
b11010 %
#2750394
b1101 &
b1101 %
#2750398
b101000 &
b101000 %
#2750402
b10100 &
b10100 %
#2750406
b1010 &
b1010 %
#2750410
b101 &
b101 %
#2750414
b10000 &
b10000 %
#2750418
b1000 &
b1000 %
#2750422
b100 &
b100 %
#2750426
b10 &
b10 %
#2750430
b1 &
1#
b1 %
#2750434
b0 &
b0 %
0#
0$
#4500012
