
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/bzip2_281B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000004 cycles: 3227394 heartbeat IPC: 3.09848 cumulative IPC: 3.09848 (Simulation time: 0 hr 0 min 34 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 3227394 (Simulation time: 0 hr 0 min 34 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 13746351 heartbeat IPC: 0.950664 cumulative IPC: 0.950664 (Simulation time: 0 hr 1 min 17 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 25385812 heartbeat IPC: 0.859146 cumulative IPC: 0.902591 (Simulation time: 0 hr 2 min 19 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 29964120 heartbeat IPC: 2.18421 cumulative IPC: 1.12205 (Simulation time: 0 hr 2 min 48 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 34901960 heartbeat IPC: 2.02518 cumulative IPC: 1.26284 (Simulation time: 0 hr 3 min 16 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 40115519 heartbeat IPC: 1.91808 cumulative IPC: 1.35545 (Simulation time: 0 hr 3 min 51 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 47641481 heartbeat IPC: 1.32873 cumulative IPC: 1.35092 (Simulation time: 0 hr 4 min 44 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 55276345 heartbeat IPC: 1.30978 cumulative IPC: 1.34489 (Simulation time: 0 hr 5 min 29 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 61666353 heartbeat IPC: 1.56494 cumulative IPC: 1.36895 (Simulation time: 0 hr 6 min 1 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 68317644 heartbeat IPC: 1.50347 cumulative IPC: 1.3827 (Simulation time: 0 hr 6 min 34 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 75053844 heartbeat IPC: 1.48452 cumulative IPC: 1.39224 (Simulation time: 0 hr 7 min 8 sec) 
Finished CPU 0 instructions: 100000000 cycles: 71826452 cumulative IPC: 1.39224 (Simulation time: 0 hr 7 min 8 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.39224 instructions: 100000000 cycles: 71826452
cpu0_DTLB TOTAL     ACCESS:   19652548  HIT:   18893960  MISS:     758588
cpu0_DTLB LOAD      ACCESS:   13796374  HIT:   13150728  MISS:     645646
cpu0_DTLB RFO       ACCESS:    5856174  HIT:    5743232  MISS:     112942
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.33295 cycles
cpu0_ITLB TOTAL     ACCESS:    6403388  HIT:    6403374  MISS:         14
cpu0_ITLB LOAD      ACCESS:    6403388  HIT:    6403374  MISS:         14
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 222.429 cycles
cpu0_L1I TOTAL     ACCESS:    2685699  HIT:    2685345  MISS:        354
cpu0_L1I LOAD      ACCESS:    2685699  HIT:    2685345  MISS:        354
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 183.263 cycles
cpu0_STLB TOTAL     ACCESS:     758602  HIT:     757520  MISS:       1082
cpu0_STLB LOAD      ACCESS:     645660  HIT:     644753  MISS:        907
cpu0_STLB RFO       ACCESS:     112942  HIT:     112767  MISS:        175
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 203.757 cycles
cpu0_L1D TOTAL     ACCESS:   23570314  HIT:   21971220  MISS:    1599094
cpu0_L1D LOAD      ACCESS:   13806057  HIT:   12413072  MISS:    1392985
cpu0_L1D RFO       ACCESS:    9763188  HIT:    9557584  MISS:     205604
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       1069  HIT:        564  MISS:        505
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 81.9813 cycles
cpu0_L2C TOTAL     ACCESS:    1813769  HIT:     911829  MISS:     901940
cpu0_L2C LOAD      ACCESS:    1393335  HIT:     649140  MISS:     744195
cpu0_L2C RFO       ACCESS:     205588  HIT:      48069  MISS:     157519
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     214341  HIT:     214145  MISS:        196
cpu0_L2C TRANSLATION ACCESS:        505  HIT:        475  MISS:         30
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 125.777 cycles
LLC TOTAL     ACCESS:    1060200  HIT:     826728  MISS:     233472
LLC LOAD      ACCESS:     744194  HIT:     613490  MISS:     130704
LLC RFO       ACCESS:     157504  HIT:      84371  MISS:      73133
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     158472  HIT:     128843  MISS:      29629
LLC TRANSLATION ACCESS:         30  HIT:         24  MISS:          6
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 404.776 cycles
Insertion Distribution: 
	LOAD 30070 0 32524 89420 
	RFO 15250 0 42869 32741 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 31284 
	 0 0 17 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      58306  ROW_BUFFER_MISS:     145171
 DBUS AVG_CONGESTED_CYCLE:    3.98282
 WQ ROW_BUFFER_HIT:       5233  ROW_BUFFER_MISS:      79222  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.2056% MPKI: 12.1715 Average ROB Occupancy at Mispredict: 70.0744
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00059
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.1706
BRANCH_DIRECT_CALL: 0.00014
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00019

