// Seed: 849283015
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    module_0,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32
);
  output wire id_33;
  inout wire id_32;
  input wire id_31;
  inout wire id_30;
  inout wire id_29;
  inout wire id_28;
  inout wire id_27;
  input wire id_26;
  output wire id_25;
  inout wire id_24;
  input wire id_23;
  output wire id_22;
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_34, id_35, id_36, id_37, id_38, id_39, id_40;
  wire id_41;
  always @(1 == 1 or 1) id_36 = id_28;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8;
  xnor primCall (id_6, id_11, id_7, id_8, id_9, id_10);
  wor  id_9;
  wire id_10;
  reg  id_11;
  always @((1)) begin : LABEL_0
    begin : LABEL_0
      id_11 <= id_9 == 1;
    end
  end
  assign id_1 = 1'b0;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_10,
      id_9,
      id_7,
      id_10,
      id_8,
      id_8,
      id_9,
      id_8,
      id_10,
      id_8,
      id_9,
      id_9,
      id_8,
      id_9,
      id_7,
      id_7,
      id_8,
      id_10,
      id_8,
      id_9,
      id_9,
      id_8,
      id_6,
      id_10,
      id_10,
      id_9,
      id_7,
      id_10,
      id_9,
      id_9,
      id_6
  );
endmodule
