# riscv-cpu

A fully functional RISC-V compatible multicycle CPU built in Verilog.  
Implements a five-stage FSM controller, datapath, ALU, register file, and memory interface, with complete testbenches for simulation and verification.

## ğŸš€ Overview

This project was developed as part of the **Digital Hardware Systems I** (Î¨Î·Ï†Î¹Î±ÎºÎ¬ HW 1) course at the **Aristotle University of Thessaloniki** (AUTH), School of Electrical & Computer Engineering.

The goal was to implement a simplified but realistic **RISC-V processor**, built incrementally from core components like the ALU and register file, up to a complete multicycle CPU architecture with instruction and data memory.

## ğŸ› ï¸ Technologies Used

- **Verilog HDL** â€“ Hardware description and module design
- **FSM Design** â€“ Finite State Machine for multicycle control
- **Modular Architecture** â€“ ALU, register file, datapath, controller
- **Simulation & Debugging** â€“ Custom testbenches for functional verification
- **RISC-V ISA** â€“ Instruction decoding and execution

---

## ğŸ“¦ Features

### âœ… Instruction Support
Implements core RISC-V instructions:
- **Register-Register:** `ADD`, `SUB`, `AND`, `OR`, `XOR`, `SLT`, `SLL`, `SRL`, `SRA`
- **Immediate:** `ADDI`, `ANDI`, `ORI`, `XORI`, `SLTI`, `SLLI`, `SRLI`, `SRAI`
- **Memory:** `LW`, `SW`
- **Branch:** `BEQ`

### âœ… Components

| Module         | Description |
|----------------|-------------|
| `alu.v`        | 32-bit ALU with support for arithmetic, logical, and shift operations |
| `calc.v`       | Calculator with a 16-bit accumulator using the ALU |
| `calc_enc.v`   | Logic encoder to generate `alu_op` control signals from buttons |
| `regfile.v`    | 32x32-bit Register File with 2 read ports, 1 write port |
| `datapath.v`   | Full RISC-V datapath including PC, ALU, immediate generator, memory interface |
| `top_proc.v`   | Top-level processor module with FSM controller (5 stages: IF, ID, EX, MEM, WB) |
| `*_tb.v`       | Testbenches for simulation and validation of all modules |

---

## ğŸ§ª Simulation & Results

- **ALU and Calculator** are tested using a variety of input combinations.
- **FSM CPU Execution** is verified using an instruction ROM and RAM, observing program counter, memory addresses, and write-back data.
- Waveforms and output logs confirm correct instruction decoding, branching, and memory access.
- Results included in [`report/Î‘Î½Î±Ï†Î¿ÏÎ¬.pdf`](./report/Î‘Î½Î±Ï†Î¿ÏÎ¬.pdf).

---

## ğŸ—‚ï¸ Repository Structure

```
riscv-cpu/
â”œâ”€â”€ alu.v
â”œâ”€â”€ calc.v
â”œâ”€â”€ calc_enc.v
â”œâ”€â”€ calc_tb.v
â”œâ”€â”€ regfile.v
â”œâ”€â”€ datapath.v
â”œâ”€â”€ top_proc.v
â”œâ”€â”€ top_proc_tb.v
â”œâ”€â”€ report.pdf                
â””â”€â”€ README.md

```

---

## ğŸ“ˆ What I Learned

- Designing **modular digital systems** using Verilog
- Applying **FSMs** for multicycle CPU control
- Understanding **instruction decoding** and datapath flow
- Creating thorough **testbenches** and debugging using simulation waveforms
- Mapping **theoretical ISA concepts** to real hardware implementations

---

## ğŸ‘¤ Author

**Î Î±Î½Î±Î³Î¹ÏÏ„Î·Ï‚ ÎšÎ¿ÏÏ„ÏÎ·Ï‚**   
Email: *[your.email@example.com]* (optional)  
School of Electrical & Computer Engineering, AUTH

---

## ğŸ“ License
This project is provided for academic and educational purposes only.


