INFO-FLOW: Workspace C:/vitis_example/Utilities/clock_generator-vhls/solution1 opened at Sun Sep 10 13:09:40 +0300 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7s100fgga676-2 
Execute       create_platform xc7s100fgga676-2 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7s100-fgga676-2'
Command       create_platform done; 0.617 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.128 sec.
Execute       ap_part_info -name xc7s100-fgga676-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.764 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -reset=all 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset=all
Execute     config_rtl -reset=all 
Command   open_solution done; 0.895 sec.
Execute   set_part xc7s100fgga676-2 
INFO: [HLS 200-1510] Running: set_part xc7s100fgga676-2 
Execute     create_platform xc7s100fgga676-2 -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7s100-fgga676-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_cosim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -trace_level all -wave_debug 
Execute   config_rtl -reset all 
INFO: [HLS 200-1510] Running: config_rtl -reset all 
Execute   source ./clock_generator-vhls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./clock_generator-vhls/solution1/directives.tcl
Execute     set_directive_interface -mode ap_ctrl_none clock_generator 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_ctrl_none clock_generator 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 93.020 MB.
Execute       set_directive_top clock_generator -name=clock_generator 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'clock_generator.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling clock_generator.cpp as C++
Execute       ap_part_info -name xc7s100-fgga676-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang clock_generator.cpp -foptimization-record-file=C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=spartan7_medium -device-resource-info=BRAM_240.000000_DSP_160.000000_FF_128000.000000_LUT_64000.000000_SLICE_16000.000000_URAM_0.000000 -device-name-info=xc7s100fgga676-2 > C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.cpp.clang.out.log 2> C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=spartan7_medium -device-resource-info=BRAM_240.000000_DSP_160.000000_FF_128000.000000_LUT_64000.000000_SLICE_16000.000000_URAM_0.000000 -device-name-info=xc7s100fgga676-2 > C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clang.out.log 2> C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.458 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/all.directive.json -fix-errors C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.739 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.857 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7s100-fgga676-2 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=spartan7_medium -device-resource-info=BRAM_240.000000_DSP_160.000000_FF_128000.000000_LUT_64000.000000_SLICE_16000.000000_URAM_0.000000 -device-name-info=xc7s100fgga676-2 > C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.pp.0.cpp.clang.out.log 2> C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.078 seconds; current allocated memory: 95.035 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.g.bc -o C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.0.bc > C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.584 sec.
Execute       run_link_or_opt -opt -out C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=clock_generator -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=clock_generator -reflow-float-conversion -o C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.752 sec.
Execute       run_link_or_opt -out C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=clock_generator 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=clock_generator -o C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=clock_generator -mllvm -hls-db-dir -mllvm C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=spartan7_medium -device-resource-info=BRAM_240.000000_DSP_160.000000_FF_128000.000000_LUT_64000.000000_SLICE_16000.000000_URAM_0.000000 -device-name-info=xc7s100fgga676-2 > C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.843 seconds; current allocated memory: 95.750 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 95.750 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top clock_generator -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.0.bc -o C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 100.496 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.1.bc -o C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 101.727 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.g.1.bc to C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.o.1.bc -o C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (clock_generator.cpp:9:16) to (clock_generator.cpp:52:1) in function 'clock_generator'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 122.418 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.o.2.bc -o C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 122.422 MB.
INFO-FLOW: Finish building internal data model.
Command     elaborate done; 7.043 sec.
Execute     ap_eval exec zip -j C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'clock_generator' ...
Execute       ap_set_top_model clock_generator 
Execute       get_model_list clock_generator -filter all-wo-channel -topdown 
Execute       preproc_iomode -model clock_generator 
Execute       get_model_list clock_generator -filter all-wo-channel 
INFO-FLOW: Model list for configure: clock_generator
INFO-FLOW: Configuring Module : clock_generator ...
Execute       set_default_model clock_generator 
Execute       apply_spec_resource_limit clock_generator 
INFO-FLOW: Model list for preprocess: clock_generator
INFO-FLOW: Preprocessing Module: clock_generator ...
Execute       set_default_model clock_generator 
Execute       cdfg_preprocess -model clock_generator 
Execute       rtl_gen_preprocess clock_generator 
INFO-FLOW: Model list for synthesis: clock_generator
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clock_generator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model clock_generator 
Execute       schedule -model clock_generator 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 122.422 MB.
Execute       syn_report -verbosereport -o C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.verbose.sched.rpt 
Execute         list_part -family xc7s100-fgga676-2 
Execute           ap_family_info -name xc7s100-fgga676-2 -data names 
Execute           ap_part_info -quiet -name xc7s100-fgga676-2 -data family 
Execute       db_write -o C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.sched.adb -f 
INFO-FLOW: Finish scheduling clock_generator.
Execute       set_default_model clock_generator 
Execute       bind -model clock_generator 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 122.422 MB.
Execute       syn_report -verbosereport -o C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.verbose.bind.rpt 
Execute         list_part -family xc7s100-fgga676-2 
Execute           ap_family_info -name xc7s100-fgga676-2 -data names 
Execute           ap_part_info -quiet -name xc7s100-fgga676-2 -data family 
Execute       db_write -o C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.bind.adb -f 
INFO-FLOW: Finish binding clock_generator.
Execute       get_model_list clock_generator -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess clock_generator 
INFO-FLOW: Model list for RTL generation: clock_generator
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clock_generator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model clock_generator -top_prefix  -sub_prefix clock_generator_ -mg_file C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'clock_generator/slow_clock_signal' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'slow_clock_signal' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'clock_generator' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clock_generator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 122.422 MB.
Execute       source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.rtl_wrap.cfg.tcl 
Execute       gen_rtl clock_generator -istop -style xilinx -f -lang vhdl -o C:/vitis_example/Utilities/clock_generator-vhls/solution1/syn/vhdl/clock_generator 
Execute       gen_rtl clock_generator -istop -style xilinx -f -lang vlog -o C:/vitis_example/Utilities/clock_generator-vhls/solution1/syn/verilog/clock_generator 
Execute       syn_report -csynth -model clock_generator -o C:/vitis_example/Utilities/clock_generator-vhls/solution1/syn/report/clock_generator_csynth.rpt 
Execute         list_part -family xc7s100-fgga676-2 
Execute           ap_family_info -name xc7s100-fgga676-2 -data names 
Execute           ap_part_info -quiet -name xc7s100-fgga676-2 -data family 
Execute       syn_report -rtlxml -model clock_generator -o C:/vitis_example/Utilities/clock_generator-vhls/solution1/syn/report/clock_generator_csynth.xml 
Execute         list_part -family xc7s100-fgga676-2 
Execute           ap_family_info -name xc7s100-fgga676-2 -data names 
Execute           ap_part_info -quiet -name xc7s100-fgga676-2 -data family 
Execute       syn_report -verbosereport -model clock_generator -o C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.verbose.rpt 
Execute         list_part -family xc7s100-fgga676-2 
Execute           ap_family_info -name xc7s100-fgga676-2 -data names 
Execute           ap_part_info -quiet -name xc7s100-fgga676-2 -data family 
Execute       db_write -model clock_generator -f -o C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.adb 
Execute       db_write -model clock_generator -bindview -o C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info clock_generator -p C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db -o C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator 
Execute       export_constraint_db -f -tool general -o C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.constraint.tcl 
Execute       syn_report -designview -model clock_generator -o C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.design.xml 
Execute       syn_report -csynthDesign -model clock_generator -o C:/vitis_example/Utilities/clock_generator-vhls/solution1/syn/report/csynth.rpt -MHOut C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7s100-fgga676-2 
Execute           ap_family_info -name xc7s100-fgga676-2 -data names 
Execute           ap_part_info -quiet -name xc7s100-fgga676-2 -data family 
Execute       syn_report -wcfg -model clock_generator -o C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model clock_generator -o C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.protoinst 
Execute       sc_get_clocks clock_generator 
Execute       sc_get_portdomain clock_generator 
INFO-FLOW: Model list for RTL component generation: clock_generator
INFO-FLOW: Handling components in module [clock_generator] ... 
Execute       source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.compgen.tcl 
INFO-FLOW: Append model clock_generator
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: clock_generator
INFO-FLOW: Generating C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model clock_generator
INFO-FLOW: Generating C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.103 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/vhdl' dstVlogDir='C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/vlog' tclDir='C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db' modelList='clock_generator
' expOnly='0'
Execute       source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7s100-fgga676-2 -data names -quiet 
Execute       ap_part_info -name xc7s100-fgga676-2 -data info -quiet 
Execute       source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 125.941 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='clock_generator_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/vitis_example/Utilities/clock_generator-vhls/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='clock_generator
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.tbgen.tcl 
Execute       source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.rtl_wrap.cfg.tcl 
Execute       source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.compgen.dataonly.tcl 
Execute       source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.tbgen.tcl 
Execute       source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7s100-fgga676-2 -data names -quiet 
Execute       ap_part_info -name xc7s100-fgga676-2 -data info -quiet 
Execute       source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.constraint.tcl 
Execute       sc_get_clocks clock_generator 
Execute       source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST clock_generator MODULE2INSTS {clock_generator clock_generator} INST2MODULE {clock_generator clock_generator} INSTDATA {clock_generator {DEPTH 1 CHILDREN {}}} MODULEDATA {clock_generator {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_counter_fu_52_p2 SOURCE clock_generator.cpp:37 VARIABLE next_counter LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 130.363 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for clock_generator.
INFO: [VLOG 209-307] Generating Verilog RTL for clock_generator.
Execute       syn_report -model clock_generator -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 338.07 MHz
Command     autosyn done; 0.878 sec.
Command   csynth_design done; 8.111 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.111 seconds; current allocated memory: 37.359 MB.
Command ap_source done; 9.189 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/vitis_example/Utilities/clock_generator-vhls/solution1 opened at Sun Sep 10 13:10:09 +0300 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7s100fgga676-2 
Execute       create_platform xc7s100fgga676-2 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7s100-fgga676-2'
Command       create_platform done; 0.63 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.108 sec.
Execute       ap_part_info -name xc7s100-fgga676-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.754 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -reset=all 
INFO: [HLS 200-1464] Running solution command: config_rtl -reset=all
Execute     config_rtl -reset=all 
Command   open_solution done; 0.886 sec.
Execute   set_part xc7s100fgga676-2 
INFO: [HLS 200-1510] Running: set_part xc7s100fgga676-2 
Execute     create_platform xc7s100fgga676-2 -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7s100-fgga676-2 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.127 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_cosim -tool xsim -trace_level all -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all -wave_debug 
Execute   config_rtl -reset all 
INFO: [HLS 200-1510] Running: config_rtl -reset all 
Execute   source ./clock_generator-vhls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./clock_generator-vhls/solution1/directives.tcl
Execute     set_directive_interface -mode ap_ctrl_none clock_generator 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_ctrl_none clock_generator 
Execute   cosim_design -wave_debug -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -wave_debug -trace_level all 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7s100-fgga676-2 -data names -quiet 
Execute     ap_part_info -name xc7s100-fgga676-2 -data info -quiet 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.rtl_wrap.cfg.tcl 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.tbgen.tcl 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.tbgen.tcl 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.tbgen.tcl 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.tbgen.tcl 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.tbgen.tcl 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.tbgen.tcl 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.tbgen.tcl 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.tbgen.tcl 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7s100-fgga676-2 -data info 
INFO-FLOW: TB processing: C:/vitis_example/Utilities/clock_generator-tb.cpp C:/vitis_example/Utilities/clock_generator-vhls/solution1/./sim/autowrap/testbench/clock_generator-tb.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/vitis_example/Utilities/clock_generator-vhls/solution1/./sim/autowrap/testbench/clock_generator-tb.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/vitis_example/Utilities/clock_generator-vhls/solution1/./sim/autowrap/testbench/clock_generator-tb.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.253 sec.
Execute     ap_part_info -name xc7s100-fgga676-2 -data info 
INFO-FLOW: TB processing: C:/vitis_example/Utilities/clock_generator.cpp C:/vitis_example/Utilities/clock_generator-vhls/solution1/./sim/autowrap/testbench/clock_generator.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/vitis_example/Utilities/clock_generator-vhls/solution1/./sim/autowrap/testbench/clock_generator.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/vitis_example/Utilities/clock_generator-vhls/solution1/./sim/autowrap/testbench/clock_generator.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.199 sec.
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.rtl_wrap.cfg.tcl 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.rtl_wrap.cfg.tcl 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.rtl_wrap.cfg.tcl 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.tbgen.tcl 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.tbgen.tcl 
Execute     ap_part_info -name xc7s100-fgga676-2 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.146 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.tbgen.tcl 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.tbgen.tcl 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.tbgen.tcl 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.tbgen.tcl 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.tbgen.tcl 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.tbgen.tcl 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.tbgen.tcl 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.tbgen.tcl 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.tbgen.tcl 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.tbgen.tcl 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.tbgen.tcl 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.tbgen.tcl 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.tbgen.tcl 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.tbgen.tcl 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.DependenceCheck.tcl 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.tbgen.tcl 
Execute     source C:/vitis_example/Utilities/clock_generator-vhls/solution1/.autopilot/db/clock_generator.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 41.5 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 52.111 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 52.111 seconds; current allocated memory: 10.836 MB.
Command ap_source done; 53.173 sec.
Execute cleanup_all 
