# aclk {FREQ_HZ 38461540 CLK_DOMAIN design_2_processing_system7_0_1_FCLK_CLK0 PHASE 0.0}
# Clock Domain: design_2_processing_system7_0_1_FCLK_CLK0
create_clock -name aclk -period 26.000 [get_ports aclk]
# Generated clocks
