// Seed: 973826277
module module_0 (
    input  tri0  id_0,
    input  uwire id_1
    , id_4,
    output wand  id_2
);
  wire id_5;
  logic [7:0] id_6;
  assign id_6[1] = 1;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    input tri id_2,
    input supply0 id_3,
    input uwire id_4,
    input wand id_5,
    input supply0 id_6
    , id_8
);
  id_9(
      .find(id_6), .id_0(1), .id_1(id_4 & id_6)
  ); module_0(
      id_3, id_3, id_1
  );
endmodule
