// Seed: 1099374705
module module_0;
  assign {id_1} = id_1;
  wire id_2;
  assign module_1.id_5 = 0;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    output tri1 id_0,
    output supply0 id_1,
    inout wor id_2,
    output tri id_3,
    input tri1 id_4,
    input wand id_5
);
  assign id_3 = (id_5 && -1);
  wire id_7;
  wire id_8, id_9;
  id_10(
      -1, id_1 - 1
  );
  module_0 modCall_1 ();
endmodule
module module_2;
  wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_2;
endmodule
program module_3 (
    input tri1 id_0
);
  always id_2 = -1;
  module_0 modCall_1 ();
  wire id_3, id_4, id_5;
endmodule
