$date
	Wed Oct 25 12:57:12 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testConditioner $end
$var wire 1 ! conditioned $end
$var wire 1 " falling $end
$var wire 1 # rising $end
$var reg 1 $ clk $end
$var reg 1 % pin $end
$scope module dut $end
$var wire 1 & clk $end
$var wire 1 ! conditioned $end
$var wire 1 ' noisysignal $end
$var reg 1 ( negativeedge $end
$var reg 1 ) positiveedge $end
$var reg 1 * prevconditioned $end
$scope module deb $end
$var wire 1 & clk $end
$var wire 1 ' sig $end
$var reg 1 + out $end
$var reg 3 , prev_vals [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
x+
0*
x)
x(
0'
0&
0%
0$
x#
x"
x!
$end
#5
bx0 ,
x*
0(
0"
0)
0#
1$
1&
#10
0$
0&
#15
bx00 ,
1$
1&
#20
0$
0&
#25
b0 ,
1$
1&
#30
0$
0&
#35
0+
0!
1$
1&
#40
0$
0&
1%
1'
#45
b1 ,
0*
1$
1&
#50
0$
0&
0%
0'
#55
b10 ,
1$
1&
#60
0$
0&
1%
1'
#65
b101 ,
1$
1&
#70
0$
0&
#75
b11 ,
1$
1&
#80
0$
0&
#85
b111 ,
1$
1&
#90
0$
0&
#95
1+
1!
1$
1&
#100
0$
0&
#105
1*
1)
1#
1$
1&
#110
0$
0&
#115
0)
0#
1$
1&
#120
0$
0&
#125
1$
1&
#130
0$
0&
#135
1$
1&
#140
0$
0&
0%
0'
#145
b110 ,
1$
1&
#150
0$
0&
#155
b100 ,
1$
1&
#160
0$
0&
#165
b0 ,
1$
1&
#170
0$
0&
#175
0+
0!
1$
1&
#180
0$
0&
#185
0*
1(
1"
1$
1&
#190
0$
0&
#195
0(
0"
1$
1&
#200
0$
0&
#205
1$
1&
#210
0$
0&
#215
1$
1&
#220
0$
0&
#225
1$
1&
#230
0$
0&
#235
1$
1&
#240
0$
0&
1%
1'
#245
b1 ,
1$
1&
#250
0$
0&
0%
0'
#255
b10 ,
1$
1&
#260
0$
0&
1%
1'
#265
b101 ,
1$
1&
#270
0$
0&
0%
0'
#275
b10 ,
1$
1&
#280
0$
0&
1%
1'
#285
b101 ,
1$
1&
#290
0$
0&
#295
b11 ,
1$
1&
#300
0$
0&
#305
b111 ,
1$
1&
#310
0$
0&
#315
1+
1!
1$
1&
#320
0$
0&
#325
1*
1)
1#
1$
1&
#330
0$
0&
#335
0)
0#
1$
1&
#340
0$
0&
#345
1$
1&
#350
0$
0&
#355
1$
1&
#360
0$
0&
0%
0'
#365
b110 ,
1$
1&
#370
0$
0&
#375
b100 ,
1$
1&
#380
0$
0&
#385
b0 ,
1$
1&
#390
0$
0&
#395
0+
0!
1$
1&
#400
0$
0&
#405
0*
1(
1"
1$
1&
#410
0$
0&
#415
0(
0"
1$
1&
#420
0$
0&
#425
1$
1&
#430
0$
0&
#435
1$
1&
#440
0$
0&
#445
1$
1&
#450
0$
0&
#455
1$
1&
#460
0$
0&
