============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Lenovo
   Run Date =   Tue Aug 27 15:27:31 2024

   Run on =     LAPTOP-QRG7LJL6
============================================================
RUN-1002 : start command "open_project rx_top.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../rx_top.v
HDL-1007 : analyze verilog file ../../detect_module.v
HDL-1007 : analyze verilog file ../../rx_bps_module.v
HDL-1007 : analyze verilog file ../../rx_control_module.v
HDL-1007 : analyze verilog file ../../LED_display_module.v
HDL-5007 WARNING: empty port in module declaration in ../../LED_display_module.v(3)
HDL-1007 : analyze verilog file ../../Digitron_NumDisplay.v
HDL-1007 : analyze verilog file ../../tx_control_module.v
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/rx_top_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../tx_test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 14 view nodes, 41 trigger nets, 41 data nets.
KIT-1004 : Chipwatcher code = 0011110011111010
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.2/cw/ -file rx_top_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file rx_top_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in rx_top_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=14,BUS_DIN_NUM=41,BUS_CTRL_NUM=138,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb011001,32'sb011010,32'sb011011,32'sb011100,32'sb011101,32'sb011110,32'sb011111,32'sb0100111,32'sb0101000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb01000110,32'sb01001100,32'sb01010010,32'sb01011000,32'sb01011110,32'sb01100100,32'sb01101010,32'sb01111110,32'sb010000100}) in C:/Anlogic/TD5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=160) in C:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=160) in C:/Anlogic/TD5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=14,BUS_DIN_NUM=41,BUS_CTRL_NUM=138,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb011001,32'sb011010,32'sb011011,32'sb011100,32'sb011101,32'sb011110,32'sb011111,32'sb0100111,32'sb0101000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb01000110,32'sb01001100,32'sb01010010,32'sb01011000,32'sb01011110,32'sb01100100,32'sb01101010,32'sb01111110,32'sb010000100}) in C:/Anlogic/TD5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=14,BUS_DIN_NUM=41,BUS_CTRL_NUM=138,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb011001,32'sb011010,32'sb011011,32'sb011100,32'sb011101,32'sb011110,32'sb011111,32'sb0100111,32'sb0101000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb01000110,32'sb01001100,32'sb01010010,32'sb01011000,32'sb01011110,32'sb01100100,32'sb01101010,32'sb01111110,32'sb010000100}) in C:/Anlogic/TD5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0110) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01101) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "rx_top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=14,BUS_DIN_NUM=41,BUS_CTRL_NUM=138,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb011001,32'sb011010,32'sb011011,32'sb011100,32'sb011101,32'sb011110,32'sb011111,32'sb0100111,32'sb0101000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb01000110,32'sb01001100,32'sb01010010,32'sb01011000,32'sb01011110,32'sb01100100,32'sb01101010,32'sb01111110,32'sb010000100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=160)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=160)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=14,BUS_DIN_NUM=41,BUS_CTRL_NUM=138,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb011001,32'sb011010,32'sb011011,32'sb011100,32'sb011101,32'sb011110,32'sb011111,32'sb0100111,32'sb0101000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb01000110,32'sb01001100,32'sb01010010,32'sb01011000,32'sb01011110,32'sb01100100,32'sb01101010,32'sb01111110,32'sb010000100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=14,BUS_DIN_NUM=41,BUS_CTRL_NUM=138,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01100,32'sb011001,32'sb011010,32'sb011011,32'sb011100,32'sb011101,32'sb011110,32'sb011111,32'sb0100111,32'sb0101000},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0101000,32'sb01000110,32'sb01001100,32'sb01010010,32'sb01011000,32'sb01011110,32'sb01100100,32'sb01101010,32'sb01111110,32'sb010000100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01101)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model rx_top
SYN-1032 : 2228/52 useful/useless nets, 1163/38 useful/useless insts
SYN-1016 : Merged 64 instances.
SYN-1032 : 1809/20 useful/useless nets, 1633/20 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1793/16 useful/useless nets, 1621/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 504 better
SYN-1014 : Optimize round 2
SYN-1032 : 1396/60 useful/useless nets, 1224/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 25 IOs to PADs
RUN-1002 : start command "update_pll_param -module rx_top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 31 instances.
SYN-2501 : Optimize round 1, 64 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 1904/2 useful/useless nets, 1736/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 259 (3.59), #lev = 6 (1.97)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 273 (3.71), #lev = 5 (1.89)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 706 instances into 273 LUTs, name keeping = 71%.
SYN-1001 : Packing model "rx_top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 468 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 114 adder to BLE ...
SYN-4008 : Packed 114 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.289394s wall, 1.171875s user + 0.109375s system = 1.281250s CPU (99.4%)

RUN-1004 : used memory is 117 MB, reserved memory is 80 MB, peak memory is 121 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
SYN-5055 WARNING: The kept net U2/BPS_CLK_n will be merged to another kept net BPS_CLK
SYN-5055 WARNING: The kept net U6/BPS_CLK will be merged to another kept net BPS_CLK
SYN-5055 WARNING: The kept net U1/CLK will be merged to another kept net CLK_500K
SYN-5055 WARNING: The kept net U3/isCount will be merged to another kept net Count_Sig
SYN-5055 WARNING: The kept net U2/Count_Sig will be merged to another kept net Count_Sig
SYN-5055 WARNING: The kept net U3/isDone will be merged to another kept net RX_Done_Sig
SYN-5055 WARNING: The kept net U4/RX_Done_Sig will be merged to another kept net RX_Done_Sig
SYN-5055 WARNING: The kept net U5/TX_Data_Valid will be merged to another kept net TX_Data_Valid
SYN-5055 WARNING: The kept net U6/TX_Data_Valid will be merged to another kept net TX_Data_Valid
SYN-5055 WARNING: The kept net U1/neg_sig_n will be merged to another kept net neg_sig
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (331 clock/control pins, 0 other pins).
SYN-4024 : Net "CLK_500K" drives clk pins.
SYN-4024 : Net "CLK_dup_1" drives clk pins.
SYN-4024 : Net "U5/SingleNum_n" drives clk pins.
SYN-4024 : Net "U6/State_n" drives clk pins.
SYN-4024 : Net "U6/rTX_n1" drives clk pins.
SYN-4025 : Tag rtl::Net CLK_500K as clock net
SYN-4025 : Tag rtl::Net CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net U5/SingleNum_n as clock net
SYN-4025 : Tag rtl::Net U6/State_n as clock net
SYN-4025 : Tag rtl::Net U6/rTX_n1 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net CLK_500K to drive 178 clock pins.
SYN-4015 : Create BUFG instance for clk Net U5/SingleNum_n to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net U6/State_n to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net U6/rTX_n1 to drive 2 clock pins.
PHY-1001 : Populate physical database on model rx_top.
RUN-1001 : There are total 1143 instances
RUN-0007 : 431 luts, 543 seqs, 80 mslices, 51 lslices, 25 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1311 nets
RUN-1001 : 652 nets have 2 pins
RUN-1001 : 563 nets have [3 - 5] pins
RUN-1001 : 43 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     39      
RUN-1001 :   No   |  No   |  Yes  |     177     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     327     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 13
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1141 instances, 431 luts, 543 seqs, 131 slices, 26 macros(131 instances: 80 mslices 51 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 330367
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1141.
PHY-3001 : End clustering;  0.000034s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 207617, overlap = 9
PHY-3002 : Step(2): len = 148826, overlap = 4.5
PHY-3002 : Step(3): len = 109604, overlap = 9
PHY-3002 : Step(4): len = 92947.9, overlap = 6.75
PHY-3002 : Step(5): len = 75953.4, overlap = 11.25
PHY-3002 : Step(6): len = 68038.6, overlap = 9
PHY-3002 : Step(7): len = 61197.3, overlap = 6.75
PHY-3002 : Step(8): len = 54270.6, overlap = 9
PHY-3002 : Step(9): len = 45367.1, overlap = 11.25
PHY-3002 : Step(10): len = 41935.4, overlap = 11.25
PHY-3002 : Step(11): len = 37709.8, overlap = 11.25
PHY-3002 : Step(12): len = 35485.1, overlap = 11.25
PHY-3002 : Step(13): len = 33396.8, overlap = 11.25
PHY-3002 : Step(14): len = 29903.1, overlap = 11.25
PHY-3002 : Step(15): len = 29958.9, overlap = 11.25
PHY-3002 : Step(16): len = 27249.8, overlap = 11.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.68932e-05
PHY-3002 : Step(17): len = 28005.5, overlap = 9
PHY-3002 : Step(18): len = 28119.7, overlap = 4.5
PHY-3002 : Step(19): len = 27551.6, overlap = 6.75
PHY-3002 : Step(20): len = 27443.2, overlap = 6.75
PHY-3002 : Step(21): len = 26604.6, overlap = 9
PHY-3002 : Step(22): len = 26491.8, overlap = 9
PHY-3002 : Step(23): len = 26330.9, overlap = 11.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.37865e-05
PHY-3002 : Step(24): len = 26632.8, overlap = 6.75
PHY-3002 : Step(25): len = 26637.3, overlap = 4.5
PHY-3002 : Step(26): len = 26590.1, overlap = 4.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.7573e-05
PHY-3002 : Step(27): len = 26302.1, overlap = 6.75
PHY-3002 : Step(28): len = 26302.1, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009063s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (172.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(29): len = 25523.8, overlap = 17.125
PHY-3002 : Step(30): len = 25661.7, overlap = 17.25
PHY-3002 : Step(31): len = 24249.1, overlap = 20.8438
PHY-3002 : Step(32): len = 24601.2, overlap = 20.5
PHY-3002 : Step(33): len = 24084.7, overlap = 19.75
PHY-3002 : Step(34): len = 24248.2, overlap = 18.2188
PHY-3002 : Step(35): len = 23820.4, overlap = 19.4375
PHY-3002 : Step(36): len = 22987.8, overlap = 19.1875
PHY-3002 : Step(37): len = 22116.2, overlap = 18.6562
PHY-3002 : Step(38): len = 21832.6, overlap = 20.5938
PHY-3002 : Step(39): len = 21591.4, overlap = 21.6562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.12888e-05
PHY-3002 : Step(40): len = 21171.6, overlap = 22.2188
PHY-3002 : Step(41): len = 21422.8, overlap = 20.6562
PHY-3002 : Step(42): len = 21589.5, overlap = 19.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000102578
PHY-3002 : Step(43): len = 21187.5, overlap = 19.8125
PHY-3002 : Step(44): len = 21364.6, overlap = 19.6875
PHY-3002 : Step(45): len = 21747.9, overlap = 17.125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.86516e-05
PHY-3002 : Step(46): len = 21548.1, overlap = 57.25
PHY-3002 : Step(47): len = 21695.2, overlap = 56.5312
PHY-3002 : Step(48): len = 22299, overlap = 44.625
PHY-3002 : Step(49): len = 22626, overlap = 39.9375
PHY-3002 : Step(50): len = 22758.8, overlap = 36.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.73032e-05
PHY-3002 : Step(51): len = 22416.4, overlap = 33.5
PHY-3002 : Step(52): len = 22618.2, overlap = 31.5938
PHY-3002 : Step(53): len = 23058.2, overlap = 30.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.46065e-05
PHY-3002 : Step(54): len = 23405.5, overlap = 26.7812
PHY-3002 : Step(55): len = 23613.4, overlap = 27.0938
PHY-3002 : Step(56): len = 23808.8, overlap = 26.6875
PHY-3002 : Step(57): len = 23974.2, overlap = 26.2812
PHY-3002 : Step(58): len = 23422.2, overlap = 25.625
PHY-3002 : Step(59): len = 23289.7, overlap = 23.7812
PHY-3002 : Step(60): len = 23327.1, overlap = 23.4688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000149213
PHY-3002 : Step(61): len = 23293.7, overlap = 22.5938
PHY-3002 : Step(62): len = 23318.3, overlap = 22.1875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 65.41 peak overflow 4.25
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1311.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 26424, over cnt = 123(0%), over = 459, worst = 17
PHY-1001 : End global iterations;  0.067569s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (115.6%)

PHY-1001 : Congestion index: top1 = 29.98, top5 = 15.67, top10 = 9.24, top15 = 6.33.
PHY-1001 : End incremental global routing;  0.129209s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (120.9%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 5522, tnet num: 1309, tinst num: 1141, tnode num: 7515, tedge num: 9026.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.140745s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.287551s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (108.7%)

OPT-1001 : Current memory(MB): used = 172, reserve = 136, peak = 172.
OPT-1001 : End physical optimization;  0.299458s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (104.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 431 LUT to BLE ...
SYN-4008 : Packed 431 LUT and 128 SEQ to BLE.
SYN-4003 : Packing 415 remaining SEQ's ...
SYN-4005 : Packed 237 SEQ with LUT/SLICE
SYN-4006 : 99 single LUT's are left
SYN-4006 : 178 single SEQ's are left
SYN-4011 : Packing model "rx_top" (AL_USER_NORMAL) with 609/790 primitive instances ...
PHY-3001 : End packing;  0.045089s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (104.0%)

PHY-1001 : Populate physical database on model rx_top.
RUN-1001 : There are total 514 instances
RUN-1001 : 238 mslices, 238 lslices, 25 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1187 nets
RUN-1001 : 478 nets have 2 pins
RUN-1001 : 604 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 33 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 512 instances, 476 slices, 26 macros(131 instances: 80 mslices 51 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 24698.8, Over = 35.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.37982e-05
PHY-3002 : Step(63): len = 24027, overlap = 38.25
PHY-3002 : Step(64): len = 24075.2, overlap = 37.25
PHY-3002 : Step(65): len = 24087, overlap = 38.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.75964e-05
PHY-3002 : Step(66): len = 24113, overlap = 38.75
PHY-3002 : Step(67): len = 24329.7, overlap = 39.25
PHY-3002 : Step(68): len = 24618.3, overlap = 38
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.51927e-05
PHY-3002 : Step(69): len = 25561.3, overlap = 34
PHY-3002 : Step(70): len = 26048.8, overlap = 33.25
PHY-3002 : Step(71): len = 26791.2, overlap = 30.5
PHY-3002 : Step(72): len = 26593.8, overlap = 28
PHY-3002 : Step(73): len = 26591.8, overlap = 28.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.150121s wall, 0.109375s user + 0.328125s system = 0.437500s CPU (291.4%)

PHY-3001 : Trial Legalized: Len = 36879.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000336671
PHY-3002 : Step(74): len = 32502, overlap = 7
PHY-3002 : Step(75): len = 31270.9, overlap = 10.5
PHY-3002 : Step(76): len = 30187.3, overlap = 13.5
PHY-3002 : Step(77): len = 29569.8, overlap = 15
PHY-3002 : Step(78): len = 29455.6, overlap = 15.5
PHY-3002 : Step(79): len = 29238.2, overlap = 16.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000673341
PHY-3002 : Step(80): len = 29368.7, overlap = 16
PHY-3002 : Step(81): len = 29446.5, overlap = 16.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00124738
PHY-3002 : Step(82): len = 29554.3, overlap = 15.75
PHY-3002 : Step(83): len = 29666.2, overlap = 15
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004704s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 34003.7, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004914s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (318.0%)

PHY-3001 : 12 instances has been re-located, deltaX = 2, deltaY = 10, maxDist = 1.
PHY-3001 : Final: Len = 34091.7, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 26/1187.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 40528, over cnt = 148(0%), over = 223, worst = 7
PHY-1002 : len = 41224, over cnt = 86(0%), over = 118, worst = 4
PHY-1002 : len = 42808, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 42824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.132587s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (141.4%)

PHY-1001 : Congestion index: top1 = 28.32, top5 = 20.43, top10 = 14.01, top15 = 9.91.
PHY-1001 : End incremental global routing;  0.198085s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (126.2%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4846, tnet num: 1185, tinst num: 512, tnode num: 6247, tedge num: 8160.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.178151s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (96.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.395931s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (110.5%)

OPT-1001 : Current memory(MB): used = 176, reserve = 140, peak = 176.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001649s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (947.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1030/1187.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 42824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004201s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 28.32, top5 = 20.43, top10 = 14.01, top15 = 9.91.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.002102s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 27.862069
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.478366s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (111.1%)

RUN-1003 : finish command "place" in  3.322876s wall, 5.203125s user + 3.984375s system = 9.187500s CPU (276.5%)

RUN-1004 : used memory is 155 MB, reserved memory is 120 MB, peak memory is 177 MB
RUN-1002 : start command "export_db rx_top_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 514 instances
RUN-1001 : 238 mslices, 238 lslices, 25 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1187 nets
RUN-1001 : 478 nets have 2 pins
RUN-1001 : 604 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 33 nets have [11 - 20] pins
RUN-1001 : 16 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4846, tnet num: 1185, tinst num: 512, tnode num: 6247, tedge num: 8160.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 238 mslices, 238 lslices, 25 pads, 5 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1185 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 670 clock pins, and constraint 1401 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 40320, over cnt = 137(0%), over = 209, worst = 7
PHY-1002 : len = 40944, over cnt = 73(0%), over = 103, worst = 4
PHY-1002 : len = 42280, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 42296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.136512s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (103.0%)

PHY-1001 : Congestion index: top1 = 27.89, top5 = 20.10, top10 = 13.81, top15 = 9.78.
PHY-1001 : End global routing;  0.193848s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (96.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 207, reserve = 171, peak = 218.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance TX_Pin_Out_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net CLK_500K_syn_8 will be merged with clock CLK_500K
PHY-1001 : clock net U5/SingleNum_n_syn_3 will be merged with clock U5/SingleNum_n
PHY-1001 : clock net U6/State_n_syn_5 will be merged with clock U6/State_n
PHY-1001 : clock net U6/rTX_n1_syn_5 will be merged with clock U6/rTX_n1
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 472, reserve = 440, peak = 472.
PHY-1001 : End build detailed router design. 3.257808s wall, 3.203125s user + 0.062500s system = 3.265625s CPU (100.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 30864, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.571867s wall, 2.515625s user + 0.031250s system = 2.546875s CPU (99.0%)

PHY-1001 : Current memory(MB): used = 504, reserve = 473, peak = 504.
PHY-1001 : End phase 1; 2.579871s wall, 2.531250s user + 0.031250s system = 2.562500s CPU (99.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 88% nets.
PHY-1022 : len = 182008, over cnt = 23(0%), over = 23, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 505, reserve = 474, peak = 505.
PHY-1001 : End initial routed; 1.518710s wall, 1.687500s user + 0.046875s system = 1.734375s CPU (114.2%)

PHY-1001 : Current memory(MB): used = 505, reserve = 474, peak = 505.
PHY-1001 : End phase 2; 1.518833s wall, 1.687500s user + 0.046875s system = 1.734375s CPU (114.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 181848, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.046440s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (67.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 181888, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.015653s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (299.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 5 feed throughs used by 5 nets
PHY-1001 : End commit to database; 0.129016s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (96.9%)

PHY-1001 : Current memory(MB): used = 518, reserve = 487, peak = 518.
PHY-1001 : End phase 3; 0.365206s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (102.7%)

PHY-1003 : Routed, final wirelength = 181888
PHY-1001 : Current memory(MB): used = 519, reserve = 488, peak = 519.
PHY-1001 : End export database. 0.008819s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  7.937690s wall, 7.953125s user + 0.203125s system = 8.156250s CPU (102.8%)

RUN-1003 : finish command "route" in  8.417968s wall, 8.406250s user + 0.218750s system = 8.625000s CPU (102.5%)

RUN-1004 : used memory is 452 MB, reserved memory is 423 MB, peak memory is 519 MB
RUN-1002 : start command "report_area -io_info -file rx_top_phy.area"
RUN-1001 : standard
***Report Model: rx_top Device: EG4S20BG256***

IO Statistics
#IO                        25
  #input                    4
  #output                  21
  #inout                    0

Utilization Statistics
#lut                      735   out of  19600    3.75%
#reg                      551   out of  19600    2.81%
#le                       912
  #lut only               361   out of    912   39.58%
  #reg only               177   out of    912   19.41%
  #lut&reg                374   out of    912   41.01%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   5
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       25   out of    188   13.30%
  #ireg                     1
  #oreg                    13
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       5   out of     16   31.25%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                                                          Fanout
#1        config_inst_syn_9    GCLK               config             config_inst.jtck                                                180
#2        CLK_500K             GCLK               mslice             CLK_500K_reg_syn_5.q1                                           121
#3        CLK_dup_1            GCLK               io                 CLK_syn_2.di                                                    26
#4        U5/SingleNum_n       GCLK               mslice             U5/SingleNum_n_syn_7.f0                                         8
#5        U6/State_n           GCLK               lslice             U6/State_n_syn_11.f1                                            3
#6        U6/rTX_n1            GCLK               lslice             cw_top/wrapper_cwc_top/cfg_int_inst/reg_inst/reg0_syn_540.f0    2


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
         CLK             INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
        RSTn             INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RX_En_Sig          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      RX_Pin_In          INPUT        F12        LVCMOS33          N/A          PULLUP      IREG    
  DigitronCS_Out[3]     OUTPUT         A3        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[2]     OUTPUT         A5        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[1]     OUTPUT         B6        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[0]     OUTPUT         C9        LVCMOS33           8            NONE       OREG    
   Digitron_Out[7]      OUTPUT         C8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[6]      OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[5]      OUTPUT         B5        LVCMOS33           8            NONE       NONE    
   Digitron_Out[4]      OUTPUT         A7        LVCMOS33           8            NONE       NONE    
   Digitron_Out[3]      OUTPUT         E8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[2]      OUTPUT         B8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[1]      OUTPUT         A6        LVCMOS33           8            NONE       NONE    
   Digitron_Out[0]      OUTPUT         A4        LVCMOS33           8            NONE       NONE    
     LED_Out[7]         OUTPUT        F16        LVCMOS33           8            NONE       OREG    
     LED_Out[6]         OUTPUT        E16        LVCMOS33           8            NONE       OREG    
     LED_Out[5]         OUTPUT        E13        LVCMOS33           8            NONE       OREG    
     LED_Out[4]         OUTPUT        C16        LVCMOS33           8            NONE       OREG    
     LED_Out[3]         OUTPUT        C15        LVCMOS33           8            NONE       OREG    
     LED_Out[2]         OUTPUT        B16        LVCMOS33           8            NONE       OREG    
     LED_Out[1]         OUTPUT        B15        LVCMOS33           8            NONE       OREG    
     LED_Out[0]         OUTPUT        B14        LVCMOS33           8            NONE       OREG    
     TX_Pin_Out         OUTPUT        D12        LVCMOS33           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------+
|Instance                             |Module              |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------+
|top                                  |rx_top              |912    |604     |131     |565     |5       |0       |
|  U1                                 |detect_module       |1      |0       |0       |1       |0       |0       |
|  U2                                 |rx_bps_module       |20     |16      |4       |14      |0       |0       |
|  U3                                 |rx_control_module   |31     |31      |0       |14      |0       |0       |
|  U5                                 |Digitron_NumDisplay |146    |121     |23      |41      |0       |0       |
|  U6                                 |tx_control_module   |12     |12      |0       |7       |0       |0       |
|  cw_top                             |CW_TOP_WRAPPER      |677    |407     |97      |462     |0       |0       |
|    wrapper_cwc_top                  |cwc_top             |677    |407     |97      |462     |0       |0       |
|      cfg_int_inst                   |cwc_cfg_int         |312    |163     |0       |306     |0       |0       |
|        reg_inst                     |register            |309    |160     |0       |303     |0       |0       |
|        tap_inst                     |tap                 |3      |3       |0       |3       |0       |0       |
|      trigger_inst                   |trigger             |365    |244     |97      |156     |0       |0       |
|        bus_inst                     |bus_top             |129    |77      |40      |62      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes  |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[10]$bus_nodes |bus_det             |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[11]$bus_nodes |bus_det             |24     |14      |10      |6       |0       |0       |
|          BUS_DETECTOR[12]$bus_nodes |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[13]$bus_nodes |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes  |bus_det             |3      |3       |0       |3       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes  |bus_det             |22     |14      |8       |10      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes  |bus_det             |14     |6       |6       |6       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes  |bus_det             |47     |22      |16      |18      |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes  |bus_det             |2      |1       |0       |2       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes  |bus_det             |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes  |bus_det             |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes  |bus_det             |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst                |emb_ctrl            |140    |111     |29      |57      |0       |0       |
+---------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       453   
    #2          2       459   
    #3          3        85   
    #4          4        58   
    #5        5-10       60   
    #6        11-50      35   
    #7       51-100      3    
    #8       101-500     1    
  Average     2.86            

RUN-1002 : start command "export_db rx_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid rx_top_inst.bid"
PRG-1000 : <!-- HMAC is: 51b5eca406b212f45475cce57da7fb8fe5f6257ed612563eb552770be5274a5e -->
RUN-1002 : start command "bitgen -bit rx_top.bit -unused_io_status pulldown"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 163 unused pads, reserve input tri_state with pulldown
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 675
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1187, pip num: 11671
BIT-1002 : Init feedthrough completely, num: 5
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1371 valid insts, and 31486 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111011100011110011111010
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file rx_top.bit.
RUN-1003 : finish command "bitgen -bit rx_top.bit -unused_io_status pulldown" in  1.756648s wall, 14.031250s user + 0.187500s system = 14.218750s CPU (809.4%)

RUN-1004 : used memory is 453 MB, reserved memory is 429 MB, peak memory is 651 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240827_152731.log"
