FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"ASYNC_PULSE_OUT\I";
2"GND\G";
3"VCC\G";
4"DATA\I";
5"UN$1$DS102350$I15$LE";
6"ASYNC_PULSE_IN\I";
7"VCC\G";
8"CLK\I";
9"LE_ASYNC_PULSE\I";
10"VCC5\G";
11"GND\G";
%"F06"
"1","(2400,3475)","0","ttl","I14";
MAX_DELAY"10000";
PACK_TYPE"SOIC"
CDS_LIB"ttl"
$LOCATION"U57"
CDS_LOCATION"U57"
$SEC"2"
CDS_SEC"2";
"A <SIZE-1..0>"
$PN"11"9;
"Y <SIZE-1..0>* \B"
$PN"10"5;
%"DS102350"
"1","(3800,3250)","0","ttl","I15";
;
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-175,350,175,-250"
$LOCATION"U53"
CDS_LOCATION"U53"
$SEC"1"
CDS_SEC"1";
"D/P2"
$PN"5"4;
"CLK/P1"
$PN"4"8;
"Q/P0"
$PN"3"0;
"P7"
$PN"13"0;
"P6"
$PN"12"0;
"P5"
$PN"10"0;
"P4"
$PN"7"0;
"P3"
$PN"6"0;
"IN"
$PN"1"6;
"PS"
$PN"14"10;
"MS"
$PN"11"11;
"OUT"
$PN"15"1;
"PWM"
$PN"9"0;
"LE* \B"
$PN"2"5;
%"LED_PULSE"
"1","(5075,3700)","0","tubii_lib","I16";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"PULSE_IN"1;
%"RSMD0805"
"1","(2675,3600)","1","resistors","I18";
;
VALUE"499"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
$LOCATION"R97"
CDS_LOCATION"R97"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"7;
%"CSMD0603"
"1","(3400,2425)","1","capacitors","I20";
;
VALUE"0.1UF"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VOLTAGE"50V"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"5%"
$LOCATION"C57"
CDS_LOCATION"C57"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"3;
"A<0>"
$PN"1"2;
END.
