HelpInfo,C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:MSS_C0
Implementation;Synthesis||CG1337||@W:Net resetn_rx_s is not declared.||MSS_C0.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/51||spi_chanctrl.v(805);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/805
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||MSS_C0.srr(83);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/83||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||MSS_C0.srr(163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/163||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||MSS_C0.srr(207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/207||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||MSS_C0.srr(208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/208||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||MSS_C0.srr(209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/209||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||MSS_C0.srr(210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/210||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||MSS_C0.srr(211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/211||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||MSS_C0.srr(212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/212||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||MSS_C0.srr(213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/213||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||MSS_C0.srr(214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/214||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||MSS_C0.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/215||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||MSS_C0.srr(216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/216||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||MSS_C0.srr(217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/217||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||MSS_C0.srr(218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/218||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||MSS_C0.srr(219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/219||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||MSS_C0.srr(220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/220||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||MSS_C0.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/221||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||MSS_C0.srr(222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/222||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||MSS_C0.srr(223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/223||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||MSS_C0.srr(224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/224||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||MSS_C0.srr(225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/225||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||MSS_C0.srr(226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/226||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||MSS_C0.srr(227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/227||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||MSS_C0.srr(228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/228||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||MSS_C0.srr(229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/229||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||MSS_C0.srr(230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/230||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||MSS_C0.srr(231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/231||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||MSS_C0.srr(232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/232||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CG775||@N: Component CORESPI not found in library "work" or "__hyper__lib__", but found in library CORESPI_LIB||MSS_C0.srr(235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/235||corespi.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v'/linenumber/27
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 3 of control2[7:0] assign 0, register removed by optimization.||MSS_C0.srr(243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/243||spi_rf.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/134
Implementation;Synthesis||CG1340||@W:Index into variable txfifo_dhold could be out of range ; a simulation mismatch is possible.||MSS_C0.srr(286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/286||spi_chanctrl.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/132
Implementation;Synthesis||CG133||@W:Object resetn_rx_d is declared but not assigned. Either assign a value or remove the declaration.||MSS_C0.srr(287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/287||spi_chanctrl.v(195);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/195
Implementation;Synthesis||CG360||@W:Removing wire resetn_rx_p, as there is no assignment to it.||MSS_C0.srr(288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/288||spi_chanctrl.v(196);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/196
Implementation;Synthesis||CG360||@W:Removing wire resetn_rx_r, as there is no assignment to it.||MSS_C0.srr(289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/289||spi_chanctrl.v(200);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/200
Implementation;Synthesis||CG133||@W:Object stxs_txready_at_ssel_temp is declared but not assigned. Either assign a value or remove the declaration.||MSS_C0.srr(290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/290||spi_chanctrl.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/222
Implementation;Synthesis||CL169||@W:Pruning unused register msrxs_ssel. Make sure that there are no unused intermediate registers.||MSS_C0.srr(292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/292||spi_chanctrl.v(1130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/1130
Implementation;Synthesis||CL169||@W:Pruning unused register stxs_oen. Make sure that there are no unused intermediate registers.||MSS_C0.srr(293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/293||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis||CL169||@W:Pruning unused register spi_ssel_neg. Make sure that there are no unused intermediate registers.||MSS_C0.srr(294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/294||spi_chanctrl.v(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/719
Implementation;Synthesis||CL169||@W:Pruning unused register mtx_bitcnt[4:0]. Make sure that there are no unused intermediate registers.||MSS_C0.srr(295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/295||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis||CL169||@W:Pruning unused register mtx_ssel. Make sure that there are no unused intermediate registers.||MSS_C0.srr(296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/296||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis||CL177||@W:Sharing sequential element cfg_enable_P1. Add a syn_preserve attribute to the element to prevent sharing.||MSS_C0.srr(297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/297||spi_chanctrl.v(343);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/343
Implementation;Synthesis||CL318||@W:*Output CAN_RXBUS_MGPIO3A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/346||MSS_C0_MSS_syn.v(910);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/910
Implementation;Synthesis||CL318||@W:*Output CAN_RXBUS_MGPIO3A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/347||MSS_C0_MSS_syn.v(911);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/911
Implementation;Synthesis||CL318||@W:*Output CAN_TX_EBL_MGPIO4A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/348||MSS_C0_MSS_syn.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/912
Implementation;Synthesis||CL318||@W:*Output CAN_TX_EBL_MGPIO4A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/349||MSS_C0_MSS_syn.v(913);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/913
Implementation;Synthesis||CL318||@W:*Output CAN_TXBUS_MGPIO2A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/350||MSS_C0_MSS_syn.v(914);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/914
Implementation;Synthesis||CL318||@W:*Output CAN_TXBUS_MGPIO2A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/351||MSS_C0_MSS_syn.v(915);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/915
Implementation;Synthesis||CL318||@W:*Output CLK_CONFIG_APB has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/352||MSS_C0_MSS_syn.v(916);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/916
Implementation;Synthesis||CL318||@W:*Output COMMS_INT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/353||MSS_C0_MSS_syn.v(917);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/917
Implementation;Synthesis||CL318||@W:*Output CONFIG_PRESET_N has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/354||MSS_C0_MSS_syn.v(918);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/918
Implementation;Synthesis||CL318||@W:*Output EDAC_ERROR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/355||MSS_C0_MSS_syn.v(919);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/919
Implementation;Synthesis||CL318||@W:*Output F_FM0_RDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/356||MSS_C0_MSS_syn.v(920);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/920
Implementation;Synthesis||CL318||@W:*Output F_FM0_READYOUT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/357||MSS_C0_MSS_syn.v(921);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/921
Implementation;Synthesis||CL318||@W:*Output F_FM0_RESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/358||MSS_C0_MSS_syn.v(922);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/922
Implementation;Synthesis||CL318||@W:*Output F_HM0_ADDR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/359||MSS_C0_MSS_syn.v(923);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/923
Implementation;Synthesis||CL318||@W:*Output F_HM0_ENABLE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/360||MSS_C0_MSS_syn.v(924);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/924
Implementation;Synthesis||CL318||@W:*Output F_HM0_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/361||MSS_C0_MSS_syn.v(925);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/925
Implementation;Synthesis||CL318||@W:*Output F_HM0_SIZE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/362||MSS_C0_MSS_syn.v(926);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/926
Implementation;Synthesis||CL318||@W:*Output F_HM0_TRANS1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/363||MSS_C0_MSS_syn.v(927);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/927
Implementation;Synthesis||CL318||@W:*Output F_HM0_WDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/364||MSS_C0_MSS_syn.v(928);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/928
Implementation;Synthesis||CL318||@W:*Output F_HM0_WRITE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/365||MSS_C0_MSS_syn.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/929
Implementation;Synthesis||CL318||@W:*Output FAB_CHRGVBUS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/366||MSS_C0_MSS_syn.v(930);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/930
Implementation;Synthesis||CL318||@W:*Output FAB_DISCHRGVBUS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/367||MSS_C0_MSS_syn.v(931);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/931
Implementation;Synthesis||CL318||@W:*Output FAB_DMPULLDOWN has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/368||MSS_C0_MSS_syn.v(932);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/932
Implementation;Synthesis||CL318||@W:*Output FAB_DPPULLDOWN has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/369||MSS_C0_MSS_syn.v(933);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/933
Implementation;Synthesis||CL318||@W:*Output FAB_DRVVBUS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/370||MSS_C0_MSS_syn.v(934);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/934
Implementation;Synthesis||CL318||@W:*Output FAB_IDPULLUP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/371||MSS_C0_MSS_syn.v(935);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/935
Implementation;Synthesis||CL318||@W:*Output FAB_OPMODE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/372||MSS_C0_MSS_syn.v(936);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/936
Implementation;Synthesis||CL318||@W:*Output FAB_SUSPENDM has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/373||MSS_C0_MSS_syn.v(937);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/937
Implementation;Synthesis||CL318||@W:*Output FAB_TERMSEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/374||MSS_C0_MSS_syn.v(938);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/938
Implementation;Synthesis||CL318||@W:*Output FAB_TXVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/375||MSS_C0_MSS_syn.v(939);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/939
Implementation;Synthesis||CL318||@W:*Output FAB_VCONTROL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/376||MSS_C0_MSS_syn.v(940);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/940
Implementation;Synthesis||CL318||@W:*Output FAB_VCONTROLLOADM has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/377||MSS_C0_MSS_syn.v(941);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/941
Implementation;Synthesis||CL318||@W:*Output FAB_XCVRSEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/378||MSS_C0_MSS_syn.v(942);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/942
Implementation;Synthesis||CL318||@W:*Output FAB_XDATAOUT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/379||MSS_C0_MSS_syn.v(943);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/943
Implementation;Synthesis||CL318||@W:*Output FACC_GLMUX_SEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/380||MSS_C0_MSS_syn.v(944);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/944
Implementation;Synthesis||CL318||@W:*Output FIC32_0_MASTER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/381||MSS_C0_MSS_syn.v(945);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/945
Implementation;Synthesis||CL318||@W:*Output FIC32_1_MASTER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/382||MSS_C0_MSS_syn.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/946
Implementation;Synthesis||CL318||@W:*Output FPGA_RESET_N has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/383||MSS_C0_MSS_syn.v(947);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/947
Implementation;Synthesis||CL318||@W:*Output GTX_CLK has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/384||MSS_C0_MSS_syn.v(948);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/948
Implementation;Synthesis||CL318||@W:*Output H2F_INTERRUPT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/385||MSS_C0_MSS_syn.v(949);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/949
Implementation;Synthesis||CL318||@W:*Output H2F_NMI has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/386||MSS_C0_MSS_syn.v(950);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/950
Implementation;Synthesis||CL318||@W:*Output H2FCALIB has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/387||MSS_C0_MSS_syn.v(951);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/951
Implementation;Synthesis||CL318||@W:*Output I2C0_SCL_MGPIO31B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/388||MSS_C0_MSS_syn.v(952);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/952
Implementation;Synthesis||CL318||@W:*Output I2C0_SCL_MGPIO31B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/389||MSS_C0_MSS_syn.v(953);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/953
Implementation;Synthesis||CL318||@W:*Output I2C0_SDA_MGPIO30B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/390||MSS_C0_MSS_syn.v(954);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/954
Implementation;Synthesis||CL318||@W:*Output I2C0_SDA_MGPIO30B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/391||MSS_C0_MSS_syn.v(955);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/955
Implementation;Synthesis||CL318||@W:*Output I2C1_SCL_MGPIO1A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/392||MSS_C0_MSS_syn.v(956);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/956
Implementation;Synthesis||CL318||@W:*Output I2C1_SCL_MGPIO1A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/393||MSS_C0_MSS_syn.v(957);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/957
Implementation;Synthesis||CL318||@W:*Output I2C1_SDA_MGPIO0A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/394||MSS_C0_MSS_syn.v(958);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/958
Implementation;Synthesis||CL318||@W:*Output I2C1_SDA_MGPIO0A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/395||MSS_C0_MSS_syn.v(959);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/959
Implementation;Synthesis||CL318||@W:*Output MDCF has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/396||MSS_C0_MSS_syn.v(960);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/960
Implementation;Synthesis||CL318||@W:*Output MDOENF has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/397||MSS_C0_MSS_syn.v(961);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/961
Implementation;Synthesis||CL318||@W:*Output MDOF has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/398||MSS_C0_MSS_syn.v(962);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/962
Implementation;Synthesis||CL318||@W:*Output MMUART0_CTS_MGPIO19B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/399||MSS_C0_MSS_syn.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/963
Implementation;Synthesis||CL318||@W:*Output MMUART0_CTS_MGPIO19B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/400||MSS_C0_MSS_syn.v(964);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/964
Implementation;Synthesis||CL318||@W:*Output MMUART0_DCD_MGPIO22B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/401||MSS_C0_MSS_syn.v(965);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/965
Implementation;Synthesis||CL318||@W:*Output MMUART0_DCD_MGPIO22B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/402||MSS_C0_MSS_syn.v(966);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/966
Implementation;Synthesis||CL318||@W:*Output MMUART0_DSR_MGPIO20B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/403||MSS_C0_MSS_syn.v(967);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/967
Implementation;Synthesis||CL318||@W:*Output MMUART0_DSR_MGPIO20B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/404||MSS_C0_MSS_syn.v(968);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/968
Implementation;Synthesis||CL318||@W:*Output MMUART0_DTR_MGPIO18B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/405||MSS_C0_MSS_syn.v(969);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/969
Implementation;Synthesis||CL318||@W:*Output MMUART0_DTR_MGPIO18B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/406||MSS_C0_MSS_syn.v(970);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/970
Implementation;Synthesis||CL318||@W:*Output MMUART0_RI_MGPIO21B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/407||MSS_C0_MSS_syn.v(971);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/971
Implementation;Synthesis||CL318||@W:*Output MMUART0_RI_MGPIO21B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/408||MSS_C0_MSS_syn.v(972);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/972
Implementation;Synthesis||CL318||@W:*Output MMUART0_RTS_MGPIO17B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/409||MSS_C0_MSS_syn.v(973);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/973
Implementation;Synthesis||CL318||@W:*Output MMUART0_RTS_MGPIO17B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/410||MSS_C0_MSS_syn.v(974);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/974
Implementation;Synthesis||CL318||@W:*Output MMUART0_RXD_MGPIO28B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/411||MSS_C0_MSS_syn.v(975);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/975
Implementation;Synthesis||CL318||@W:*Output MMUART0_RXD_MGPIO28B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/412||MSS_C0_MSS_syn.v(976);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/976
Implementation;Synthesis||CL318||@W:*Output MMUART0_SCK_MGPIO29B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/413||MSS_C0_MSS_syn.v(977);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/977
Implementation;Synthesis||CL318||@W:*Output MMUART0_SCK_MGPIO29B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/414||MSS_C0_MSS_syn.v(978);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/978
Implementation;Synthesis||CL318||@W:*Output MMUART0_TXD_MGPIO27B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/415||MSS_C0_MSS_syn.v(979);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/979
Implementation;Synthesis||CL318||@W:*Output MMUART0_TXD_MGPIO27B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/416||MSS_C0_MSS_syn.v(980);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/980
Implementation;Synthesis||CL318||@W:*Output MMUART1_DTR_MGPIO12B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/417||MSS_C0_MSS_syn.v(981);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/981
Implementation;Synthesis||CL318||@W:*Output MMUART1_RTS_MGPIO11B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/418||MSS_C0_MSS_syn.v(982);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/982
Implementation;Synthesis||CL318||@W:*Output MMUART1_RTS_MGPIO11B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/419||MSS_C0_MSS_syn.v(983);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/983
Implementation;Synthesis||CL318||@W:*Output MMUART1_RXD_MGPIO26B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/420||MSS_C0_MSS_syn.v(984);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/984
Implementation;Synthesis||CL318||@W:*Output MMUART1_RXD_MGPIO26B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/421||MSS_C0_MSS_syn.v(985);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/985
Implementation;Synthesis||CL318||@W:*Output MMUART1_SCK_MGPIO25B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/422||MSS_C0_MSS_syn.v(986);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/986
Implementation;Synthesis||CL318||@W:*Output MMUART1_SCK_MGPIO25B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/423||MSS_C0_MSS_syn.v(987);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/987
Implementation;Synthesis||CL318||@W:*Output MMUART1_TXD_MGPIO24B_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/424||MSS_C0_MSS_syn.v(988);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/988
Implementation;Synthesis||CL318||@W:*Output MMUART1_TXD_MGPIO24B_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/425||MSS_C0_MSS_syn.v(989);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/989
Implementation;Synthesis||CL318||@W:*Output MPLL_LOCK has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/426||MSS_C0_MSS_syn.v(990);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/990
Implementation;Synthesis||CL318||@W:*Output PER2_FABRIC_PADDR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/427||MSS_C0_MSS_syn.v(991);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/991
Implementation;Synthesis||CL318||@W:*Output PER2_FABRIC_PENABLE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/428||MSS_C0_MSS_syn.v(992);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/992
Implementation;Synthesis||CL318||@W:*Output PER2_FABRIC_PSEL has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/429||MSS_C0_MSS_syn.v(993);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/993
Implementation;Synthesis||CL318||@W:*Output PER2_FABRIC_PWDATA has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/430||MSS_C0_MSS_syn.v(994);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/994
Implementation;Synthesis||CL318||@W:*Output PER2_FABRIC_PWRITE has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/431||MSS_C0_MSS_syn.v(995);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/995
Implementation;Synthesis||CL318||@W:*Output RTC_MATCH has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/432||MSS_C0_MSS_syn.v(996);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/996
Implementation;Synthesis||CL318||@W:*Output SLEEPDEEP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/433||MSS_C0_MSS_syn.v(997);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/997
Implementation;Synthesis||CL318||@W:*Output SLEEPHOLDACK has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/434||MSS_C0_MSS_syn.v(998);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/998
Implementation;Synthesis||CL318||@W:*Output SLEEPING has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/435||MSS_C0_MSS_syn.v(999);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/999
Implementation;Synthesis||CL318||@W:*Output SMBALERT_NO0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/436||MSS_C0_MSS_syn.v(1000);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/1000
Implementation;Synthesis||CL318||@W:*Output SMBALERT_NO1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/437||MSS_C0_MSS_syn.v(1001);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/1001
Implementation;Synthesis||CL318||@W:*Output SMBSUS_NO0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/438||MSS_C0_MSS_syn.v(1002);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/1002
Implementation;Synthesis||CL318||@W:*Output SMBSUS_NO1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/439||MSS_C0_MSS_syn.v(1003);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/1003
Implementation;Synthesis||CL318||@W:*Output SPI0_CLK_OUT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/440||MSS_C0_MSS_syn.v(1004);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/1004
Implementation;Synthesis||CL318||@W:*Output SPI0_SDI_MGPIO5A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/441||MSS_C0_MSS_syn.v(1005);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/1005
Implementation;Synthesis||CL318||@W:*Output SPI0_SDI_MGPIO5A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/442||MSS_C0_MSS_syn.v(1006);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/1006
Implementation;Synthesis||CL318||@W:*Output SPI0_SDO_MGPIO6A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/443||MSS_C0_MSS_syn.v(1007);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/1007
Implementation;Synthesis||CL318||@W:*Output SPI0_SDO_MGPIO6A_H2F_B has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/444||MSS_C0_MSS_syn.v(1008);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/1008
Implementation;Synthesis||CL318||@W:*Output SPI0_SS0_MGPIO7A_H2F_A has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||MSS_C0.srr(445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/445||MSS_C0_MSS_syn.v(1009);liberoaction://cross_probe/hdl/file/'<project>\component\work\MSS_C0_MSS\MSS_C0_MSS_syn.v'/linenumber/1009
Implementation;Synthesis||CL159||@N: Input XTL is unused.||MSS_C0.srr(474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/474||OSC_C0_OSC_C0_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of PADDR[6:0] are unused. Assign logic for all port bits or change the input port size.||MSS_C0.srr(493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/493||spi.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v'/linenumber/70
Implementation;Synthesis||CL190||@W:Optimizing register bit stxs_bitsel[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||MSS_C0.srr(495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/495||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of stxs_bitsel[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||MSS_C0.srr(496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/496||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis||CL190||@W:Optimizing register bit stxs_bitsel[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||MSS_C0.srr(497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/497||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of stxs_bitsel[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||MSS_C0.srr(498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/498||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register mtx_state.||MSS_C0.srr(499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/499||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis||CL159||@N: Input txfifo_count is unused.||MSS_C0.srr(508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/508||spi_chanctrl.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/54
Implementation;Synthesis||CL159||@N: Input rxfifo_count is unused.||MSS_C0.srr(509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/509||spi_chanctrl.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/59
Implementation;Synthesis||CL134||@N: Found RAM fifo_mem_q, depth=8, width=1||MSS_C0.srr(512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/512||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis||CL134||@N: Found RAM fifo_mem_q, depth=8, width=8||MSS_C0.srr(513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/513||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input aresetn is unused.||MSS_C0.srr(515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/515||spi_control.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v'/linenumber/27
Implementation;Synthesis||CL159||@N: Input sresetn is unused.||MSS_C0.srr(516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/516||spi_control.v(28);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v'/linenumber/28
Implementation;Synthesis||CL159||@N: Input cfg_master is unused.||MSS_C0.srr(517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/517||spi_control.v(34);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v'/linenumber/34
Implementation;Synthesis||CL159||@N: Input rx_fifo_empty is unused.||MSS_C0.srr(518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/518||spi_control.v(35);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v'/linenumber/35
Implementation;Synthesis||CL159||@N: Input tx_fifo_empty is unused.||MSS_C0.srr(519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/519||spi_control.v(36);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v'/linenumber/36
Implementation;Synthesis||CL159||@N: Input tx_fifo_read is unused.||MSS_C0.srr(521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/521||spi_rf.v(52);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/52
Implementation;Synthesis||CL159||@N: Input rx_fifo_full is unused.||MSS_C0.srr(522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/522||spi_rf.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/55
Implementation;Synthesis||CL159||@N: Input rx_fifo_full_next is unused.||MSS_C0.srr(523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/523||spi_rf.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input rx_fifo_empty_next is unused.||MSS_C0.srr(524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/524||spi_rf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/58
Implementation;Synthesis||CL159||@N: Input tx_fifo_full_next is unused.||MSS_C0.srr(525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/525||spi_rf.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/61
Implementation;Synthesis||CL159||@N: Input tx_fifo_empty is unused.||MSS_C0.srr(526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/526||spi_rf.v(62);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/62
Implementation;Synthesis||CL159||@N: Input tx_fifo_empty_next is unused.||MSS_C0.srr(527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/527||spi_rf.v(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/63
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||MSS_C0.srr(530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/530||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||MSS_C0.srr(531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/531||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||MSS_C0.srr(532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/532||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||MSS_C0.srr(533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/533||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||MSS_C0.srr(540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/540||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||MSS_C0.srr(547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/547||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||MSS_C0.srr(554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/554||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||MSS_C0.srr(561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/561||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||MSS_C0.srr(571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/571||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||MSS_C0.srr(572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/572||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||MSS_C0.srr(573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/573||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||MSS_C0.srr(574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/574||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||MSS_C0.srr(575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/575||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||MSS_C0.srr(576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/576||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||MSS_C0.srr(577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/577||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||MSS_C0.srr(578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/578||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||MSS_C0.srr(579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/579||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||MSS_C0.srr(580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/580||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||MSS_C0.srr(581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/581||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||MSS_C0.srr(582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/582||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||MSS_C0.srr(583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/583||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||MSS_C0.srr(584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/584||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||MSS_C0.srr(585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/585||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||MSS_C0.srr(586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/586||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||MSS_C0.srr(587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/587||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||MSS_C0.srr(588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/588||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||MSS_C0.srr(589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/589||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||MSS_C0.srr(590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/590||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||MSS_C0.srr(591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/591||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||MSS_C0.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/592||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||MSS_C0.srr(593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/593||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||MSS_C0.srr(594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/594||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||MSS_C0.srr(595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/595||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||MSS_C0.srr(596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/596||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||MSS_C0.srr(597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/597||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||MSS_C0.srr(598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/598||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||MSS_C0.srr(599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/599||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||MSS_C0.srr(600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/600||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||MSS_C0.srr(601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/601||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||MSS_C0.srr(602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/602||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||MSS_C0.srr(605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/605||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||MSS_C0.srr(606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/606||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||MSS_C0.srr(607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/607||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input PRDATAS2 is unused.||MSS_C0.srr(608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/608||coreapb3.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||MSS_C0.srr(609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/609||coreapb3.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||MSS_C0.srr(610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/610||coreapb3.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||MSS_C0.srr(611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/611||coreapb3.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||MSS_C0.srr(612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/612||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||MSS_C0.srr(613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/613||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||MSS_C0.srr(614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/614||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||MSS_C0.srr(615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/615||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||MSS_C0.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/616||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||MSS_C0.srr(617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/617||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||MSS_C0.srr(618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/618||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||MSS_C0.srr(619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/619||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||MSS_C0.srr(620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/620||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||MSS_C0.srr(621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/621||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PREADYS2 is unused.||MSS_C0.srr(622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/622||coreapb3.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input PREADYS3 is unused.||MSS_C0.srr(623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/623||coreapb3.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input PREADYS4 is unused.||MSS_C0.srr(624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/624||coreapb3.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/125
Implementation;Synthesis||CL159||@N: Input PREADYS5 is unused.||MSS_C0.srr(625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/625||coreapb3.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/126
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||MSS_C0.srr(626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/626||coreapb3.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||MSS_C0.srr(627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/627||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||MSS_C0.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/628||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||MSS_C0.srr(629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/629||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||MSS_C0.srr(630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/630||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||MSS_C0.srr(631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/631||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||MSS_C0.srr(632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/632||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||MSS_C0.srr(633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/633||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||MSS_C0.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/634||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||MSS_C0.srr(635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/635||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PSLVERRS2 is unused.||MSS_C0.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/636||coreapb3.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input PSLVERRS3 is unused.||MSS_C0.srr(637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/637||coreapb3.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input PSLVERRS4 is unused.||MSS_C0.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/638||coreapb3.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input PSLVERRS5 is unused.||MSS_C0.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/639||coreapb3.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/143
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||MSS_C0.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/640||coreapb3.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||MSS_C0.srr(641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/641||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||MSS_C0.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/642||coreapb3.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||MSS_C0.srr(643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/643||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||MSS_C0.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/644||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||MSS_C0.srr(645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/645||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||MSS_C0.srr(646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/646||coreapb3.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||MSS_C0.srr(647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/647||coreapb3.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||MSS_C0.srr(648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/648||coreapb3.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||MSS_C0.srr(649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/649||coreapb3.v(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/153
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||MSS_C0.srr(753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/753||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||MSS_C0.srr(771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/771||null;null
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||MSS_C0.srr(772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/772||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||MSS_C0.srr(775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/775||osc_c0_osc_c0_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||MSS_C0.srr(776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/776||osc_c0_osc_c0_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||MSS_C0.srr(777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/777||osc_c0_osc_c0_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||MSS_C0.srr(778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/778||osc_c0_osc_c0_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance CoreResetP_C0_0.CoreResetP_C0_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||MSS_C0.srr(779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/779||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance CoreResetP_C0_0.CoreResetP_C0_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||MSS_C0.srr(780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/780||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance CoreResetP_C0_0.CoreResetP_C0_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||MSS_C0.srr(781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/781||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance CoreResetP_C0_0.CoreResetP_C0_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||MSS_C0.srr(782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/782||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance CoreResetP_C0_0.CoreResetP_C0_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||MSS_C0.srr(783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/783||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance CoreResetP_C0_0.CoreResetP_C0_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||MSS_C0.srr(784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/784||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance CoreResetP_C0_0.CoreResetP_C0_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||MSS_C0.srr(785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/785||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance CoreResetP_C0_0.CoreResetP_C0_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||MSS_C0.srr(786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/786||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance CoreResetP_C0_0.CoreResetP_C0_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||MSS_C0.srr(787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/787||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance CoreResetP_C0_0.CoreResetP_C0_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||MSS_C0.srr(788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/788||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance CoreResetP_C0_0.CoreResetP_C0_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||MSS_C0.srr(789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/789||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance CoreResetP_C0_0.CoreResetP_C0_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||MSS_C0.srr(790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/790||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance CoreResetP_C0_0.CoreResetP_C0_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||MSS_C0.srr(791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/791||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance CoreResetP_C0_0.CoreResetP_C0_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||MSS_C0.srr(792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/792||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance CoreResetP_C0_0.CoreResetP_C0_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||MSS_C0.srr(793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/793||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||BN362||@N: Removing sequential instance stx_async_reset_ok (in view: CORESPI_LIB.spi_chanctrl_Z3_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_C0.srr(794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/794||spi_chanctrl.v(1053);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/1053
Implementation;Synthesis||BN362||@N: Removing sequential instance stx_async_reset_ok (in view: CORESPI_LIB.spi_chanctrl_Z3_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_C0.srr(795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/795||spi_chanctrl.v(1053);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/1053
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||MSS_C0.srr(796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/796||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||MSS_C0.srr(797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/797||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||MSS_C0.srr(798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/798||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||MSS_C0.srr(799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/799||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||MSS_C0.srr(800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/800||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||MSS_C0.srr(801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/801||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||MSS_C0.srr(802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/802||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||MSS_C0.srr(803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/803||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||MSS_C0.srr(804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/804||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||MSS_C0.srr(805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/805||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_8s_8s_3_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_C0.srr(806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/806||spi_fifo.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/111
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_8s_8s_3_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_C0.srr(807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/807||spi_fifo.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/111
Implementation;Synthesis||BN362||@N: Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_8s_8s_3_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_C0.srr(808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/808||spi_fifo.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/111
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_8s_8s_3_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_C0.srr(809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/809||spi_fifo.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/111
Implementation;Synthesis||BN362||@N: Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_8s_8s_3_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_C0.srr(810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/810||spi_fifo.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/111
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_8s_8s_3_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_C0.srr(811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/811||spi_fifo.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/111
Implementation;Synthesis||BN362||@N: Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_8s_8s_3_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_C0.srr(812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/812||spi_fifo.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/111
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_8s_8s_3_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_C0.srr(813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/813||spi_fifo.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/111
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||MSS_C0.srr(814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/814||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance INIT_DONE_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||MSS_C0.srr(815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/815||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||MSS_C0.srr(816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/816||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||MSS_C0.srr(817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/817||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||MSS_C0.srr(818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/818||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||MSS_C0.srr(819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/819||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||MSS_C0.srr(820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/820||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_C0.srr(821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/821||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_C0.srr(822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/822||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_C0.srr(823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/823||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_C0.srr(824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/824||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_C0.srr(825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/825||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_C0.srr(826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/826||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_C0.srr(827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/827||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_C0.srr(828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/828||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance mtx_spi_data_oen (in view: CORESPI_LIB.spi_chanctrl_Z3_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_C0.srr(829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/829||spi_chanctrl.v(630);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/630
Implementation;Synthesis||BN362||@N: Removing sequential instance mtx_spi_data_oen (in view: CORESPI_LIB.spi_chanctrl_Z3_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_C0.srr(830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/830||spi_chanctrl.v(630);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/630
Implementation;Synthesis||BN362||@N: Removing sequential instance mtx_oen (in view: CORESPI_LIB.spi_chanctrl_Z3_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||MSS_C0.srr(831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/831||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis||BN362||@N: Removing sequential instance mtx_oen (in view: CORESPI_LIB.spi_chanctrl_Z3_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||MSS_C0.srr(832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/832||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis||MT530||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock which controls 482 sequential elements including CoreResetP_C0_0.CoreResetP_C0_0.count_ddr_enable. This clock has no specified timing constraint which may adversely impact design performance. ||MSS_C0.srr(863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/863||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||MT530||@W:Found inferred clock OSC_C0_OSC_C0_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock which controls 31 sequential elements including CoreResetP_C0_0.CoreResetP_C0_0.count_ddr[13:0]. This clock has no specified timing constraint which may adversely impact design performance. ||MSS_C0.srr(864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/864||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||MSS_C0.srr(866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/866||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||MSS_C0.srr(936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/936||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||MSS_C0.srr(952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/952||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||MSS_C0.srr(957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/957||osc_c0_osc_c0_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||MSS_C0.srr(958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/958||osc_c0_osc_c0_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||MSS_C0.srr(959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/959||osc_c0_osc_c0_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||MSS_C0.srr(960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/960||osc_c0_osc_c0_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.sdif3_spll_lock_q1 because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.fpll_lock_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||MSS_C0.srr(961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/961||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.CONFIG2_DONE_q1 because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.fpll_lock_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||MSS_C0.srr(962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/962||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.CONFIG1_DONE_q1 because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.fpll_lock_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||MSS_C0.srr(963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/963||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.CONFIG2_DONE_clk_base because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.CONFIG1_DONE_clk_base. To keep the instance, apply constraint syn_preserve=1 on the instance.||MSS_C0.srr(964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/964||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.sdif3_spll_lock_q2 because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.CONFIG1_DONE_clk_base. To keep the instance, apply constraint syn_preserve=1 on the instance.||MSS_C0.srr(965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/965||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.fpll_lock_q2 because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.CONFIG1_DONE_clk_base. To keep the instance, apply constraint syn_preserve=1 on the instance.||MSS_C0.srr(966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/966||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||MSS_C0.srr(967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/967||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||MSS_C0.srr(968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/968||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||MSS_C0.srr(969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/969||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||MSS_C0.srr(970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/970||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.sdif2_areset_n_rcosc because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||MSS_C0.srr(971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/971||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.sdif3_areset_n_rcosc because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||MSS_C0.srr(972);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/972||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.sdif1_areset_n_rcosc because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||MSS_C0.srr(973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/973||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.sdif0_areset_n_rcosc because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||MSS_C0.srr(974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/974||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif3_core because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||MSS_C0.srr(975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/975||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif2_core because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||MSS_C0.srr(976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/976||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif1_core because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif0_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||MSS_C0.srr(977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/977||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif3_core_q1 because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif2_core_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||MSS_C0.srr(978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/978||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif2_core_q1 because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif1_core_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||MSS_C0.srr(979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/979||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif1_core_q1 because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif0_core_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||MSS_C0.srr(980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/980||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif3_core_clk_base because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif2_core_clk_base. To keep the instance, apply constraint syn_preserve=1 on the instance.||MSS_C0.srr(981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/981||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif2_core_clk_base because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif1_core_clk_base. To keep the instance, apply constraint syn_preserve=1 on the instance.||MSS_C0.srr(982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/982||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN132||@W:Removing sequential instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif1_core_clk_base because it is equivalent to instance CoreResetP_C0_0.CoreResetP_C0_0.release_sdif0_core_clk_base. To keep the instance, apply constraint syn_preserve=1 on the instance.||MSS_C0.srr(983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/983||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance count_ddr[13:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_C0.srr(988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/988||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance ddr_settled (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||MSS_C0.srr(989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/989||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance count_ddr_enable (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||MSS_C0.srr(991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/991||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_rcosc_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_C0.srr(993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/993||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_state[6:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||MSS_C0.srr(994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/994||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_areset_n_rcosc (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_C0.srr(995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/995||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_C0.srr(996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/996||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_C0.srr(997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/997||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif0_core_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_C0.srr(998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/998||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance ddr_settled_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_C0.srr(999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/999||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance count_ddr_enable_rcosc (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_C0.srr(1000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/1000||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif0_core (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_C0.srr(1001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/1001||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif0_core_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_C0.srr(1003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/1003||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance ddr_settled_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_C0.srr(1005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/1005||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance count_ddr_enable_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_C0.srr(1007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/1007||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||BN362||@N: Removing sequential instance fpll_lock_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_C0.srr(1009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/1009||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN362||@N: Removing sequential instance CONFIG1_DONE_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||MSS_C0.srr(1010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/1010||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||FX107||@W:RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_8s_3(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||MSS_C0.srr(1014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/1014||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis||FX107||@W:RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_8s_3_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||MSS_C0.srr(1015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/1015||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis||MO231||@N: Found counter in view:CORESPI_LIB.spi_chanctrl_Z3(verilog) instance stxs_bitcnt[4:0] ||MSS_C0.srr(1024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/1024||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:CORESPI_LIB.spi_chanctrl_Z3(verilog) instance spi_clk_count[7:0] ||MSS_C0.srr(1025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/1025||spi_chanctrl.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance CORESPI_C1_0.CORESPI_C1_0.USPI.UCC.spi_clk_next (in view: work.MSS_C0(verilog)) because it does not drive other instances.||MSS_C0.srr(1050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/1050||spi_chanctrl.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance CORESPI_C0_0.CORESPI_C0_0.USPI.UCC.spi_clk_next (in view: work.MSS_C0(verilog)) because it does not drive other instances.||MSS_C0.srr(1051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/1051||spi_chanctrl.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/286
Implementation;Synthesis||FP130||@N: Promoting Net CoreResetP_C0_0_MSS_HPMS_READY on CLKINT  I_152 ||MSS_C0.srr(1069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/1069||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL0_net.||MSS_C0.srr(1119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/1119||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock OSC_C0_OSC_C0_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock with period 10.00ns. Please declare a user-defined clock on net OSC_C0_0.OSC_C0_0.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC.||MSS_C0.srr(1120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\MSS_C0.srr'/linenumber/1120||null;null
Implementation;Compile;RootName:MSS_C0
Implementation;Place and Route;RootName:MSS_C0
Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Info(s)||MSS_C0_layout_log.log;liberoaction://open_report/file/MSS_C0_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||MSS_C0_generateBitstream.log;liberoaction://open_report/file/MSS_C0_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:MSS_C0
