# [One Student One Chip](https://ysyx.oscc.cc/)

"One Student One Chip" is started by University of Chinese Academy of Sciences (UCAS) and Institution of Computing Technology (ICT) of Chinese Academy of Sciences (CAS) with other research agencies and companies. The purpose of this project is to let every student get their own RISC-V chip back on silicon.

“一生一芯”计划是由中国科学院大学（UCAS）和中国科学院计算技术研究所（ICT-CAS）以及其他的研究机构和企业共同发起的项目。其目的是让学生设计出自己的RISC-V芯片并进行流片。

I am Jiang Xiaotian, a student now majoring in Computer Science in NWPU. This repo is for storing my codes about the. I have completed all contents of A-Line and begun a TA for this project in July, 2023, but I will keep working on this repo from time to time to update it and aim for higher goals. 

我是蒋晓天，来自西北工业大学计算机学院。这个仓库用于存放我参与一生一芯过程中所编写的代码。目前我已经完成了所有第五期A线的内容并在2023年7月成为了项目的助教，不过我还会时不时改进现在的设计，争取达到更高的性能和设计指标。

Now I'm refactoring my chisel code in a more object-oriented way. Currently my goal is to implement a dual-issue in-order processor using scoreboard algorithm.

现在我正在用更加面向对象的方式重构我的chisel代码。目前我的目标是实现一个采用记分牌算法的双发射顺序处理器。

[Here](https://docs.qq.com/sheet/DQ3BLTG9UYVVYSEJS?tab=BB08J2) is my study record(in Chinese).

[这里](https://docs.qq.com/sheet/DQ3BLTG9UYVVYSEJS?tab=BB08J2)是我的学习记录。

