

================================================================
== Vitis HLS Report for 'Loop_l_S_buf0_buf0_l_0_proc'
================================================================
* Date:           Fri Sep 20 17:24:00 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        3mm.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.487 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    36006|    36006|  0.120 ms|  0.120 ms|  36006|  36006|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- l_S_buf0_buf0_l_0_l_buf0_l_1  |    36004|    36004|         6|          1|          1|  36000|       yes|
        +--------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      113|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      125|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      125|      185|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_8ns_8ns_8ns_16_4_1_U1  |mac_muladd_8ns_8ns_8ns_16_4_1  |  i0 * i1 + i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln158_1_fu_104_p2      |         +|   0|  0|  23|          16|           1|
    |add_ln158_fu_116_p2        |         +|   0|  0|  15|           8|           1|
    |add_ln159_fu_148_p2        |         +|   0|  0|  15|           8|           1|
    |ap_condition_121           |       and|   0|  0|   2|           1|           1|
    |icmp_ln158_fu_98_p2        |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln159_fu_122_p2       |      icmp|   0|  0|  15|           8|           7|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |select_ln158_1_fu_136_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln158_fu_128_p3     |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 113|          61|          39|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_buf0_l_0_load        |   9|          2|    8|         16|
    |ap_sig_allocacmp_buf0_l_1_load        |   9|          2|    8|         16|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   16|         32|
    |buf0_l_0_fu_46                        |   9|          2|    8|         16|
    |buf0_l_1_fu_42                        |   9|          2|    8|         16|
    |indvar_flatten_fu_50                  |   9|          2|   16|         32|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   66|        132|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |buf0_l_0_fu_46                                    |   8|   0|    8|          0|
    |buf0_l_1_fu_42                                    |   8|   0|    8|          0|
    |indvar_flatten_fu_50                              |  16|   0|   16|          0|
    |select_ln158_reg_214                              |   8|   0|    8|          0|
    |select_ln158_reg_214_pp0_iter1_reg                |   8|   0|    8|          0|
    |v45_load_reg_239                                  |  32|   0|   32|          0|
    |zext_ln162_reg_229                                |  16|   0|   64|         48|
    |zext_ln162_reg_229_pp0_iter4_reg                  |  16|   0|   64|         48|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 125|   0|  221|         96|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-----------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+---------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  Loop_l_S_buf0_buf0_l_0_proc|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  Loop_l_S_buf0_buf0_l_0_proc|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  Loop_l_S_buf0_buf0_l_0_proc|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  Loop_l_S_buf0_buf0_l_0_proc|  return value|
|ap_continue    |   in|    1|  ap_ctrl_hs|  Loop_l_S_buf0_buf0_l_0_proc|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  Loop_l_S_buf0_buf0_l_0_proc|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  Loop_l_S_buf0_buf0_l_0_proc|  return value|
|v45_address0   |  out|   16|   ap_memory|                          v45|         array|
|v45_ce0        |  out|    1|   ap_memory|                          v45|         array|
|v45_q0         |   in|   32|   ap_memory|                          v45|         array|
|buf0_address0  |  out|   16|   ap_memory|                         buf0|         array|
|buf0_ce0       |  out|    1|   ap_memory|                         buf0|         array|
|buf0_we0       |  out|    1|   ap_memory|                         buf0|         array|
|buf0_d0        |  out|   32|   ap_memory|                         buf0|         array|
+---------------+-----+-----+------------+-----------------------------+--------------+

