// Seed: 2169427407
module module_0 (
    output supply0 id_0,
    input supply0 id_1,
    output wor id_2,
    output wand id_3,
    input supply1 id_4#(.id_7(1)),
    input supply1 id_5
);
  parameter id_8 = -1'b0;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input  tri1  id_0,
    output tri0  id_1,
    output wor   id_2,
    output logic id_3,
    input  tri   id_4,
    input  wand  id_5,
    input  tri   id_6,
    input  tri   id_7,
    output tri0  id_8
);
  always_latch id_3 = #id_10 -1'b0;
  wire id_11;
  ;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_1,
      id_8,
      id_6,
      id_5
  );
  final $clog2(81);
  ;
  logic [-1 : -1] id_12 = -1;
endmodule
