{
  "module_name": "tegra210_admaif.h",
  "hash_id": "28cc1d45e29b366d17fb28ff2222ea5f147a7e315cf714908c7713d985f37f6e",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/tegra/tegra210_admaif.h",
  "human_readable_source": " \n \n\n#ifndef __TEGRA_ADMAIF_H__\n#define __TEGRA_ADMAIF_H__\n\n#define TEGRA_ADMAIF_CHANNEL_REG_STRIDE\t\t\t0x40\n \n#define TEGRA210_ADMAIF_LAST_REG\t\t\t0x75f\n#define TEGRA210_ADMAIF_CHANNEL_COUNT\t\t\t10\n#define TEGRA210_ADMAIF_RX_BASE\t\t\t\t0x0\n#define TEGRA210_ADMAIF_TX_BASE\t\t\t\t0x300\n#define TEGRA210_ADMAIF_GLOBAL_BASE\t\t\t0x700\n \n#define TEGRA186_ADMAIF_LAST_REG\t\t\t0xd5f\n#define TEGRA186_ADMAIF_CHANNEL_COUNT\t\t\t20\n#define TEGRA186_ADMAIF_RX_BASE\t\t\t\t0x0\n#define TEGRA186_ADMAIF_TX_BASE\t\t\t\t0x500\n#define TEGRA186_ADMAIF_GLOBAL_BASE\t\t\t0xd00\n \n#define TEGRA_ADMAIF_GLOBAL_ENABLE\t\t\t0x0\n#define TEGRA_ADMAIF_GLOBAL_CG_0\t\t\t0x8\n#define TEGRA_ADMAIF_GLOBAL_STATUS\t\t\t0x10\n#define TEGRA_ADMAIF_GLOBAL_RX_ENABLE_STATUS\t\t0x20\n#define TEGRA_ADMAIF_GLOBAL_TX_ENABLE_STATUS\t\t0x24\n \n#define TEGRA_ADMAIF_RX_ENABLE\t\t\t\t0x0\n#define TEGRA_ADMAIF_RX_SOFT_RESET\t\t\t0x4\n#define TEGRA_ADMAIF_RX_STATUS\t\t\t\t0xc\n#define TEGRA_ADMAIF_RX_INT_STATUS\t\t\t0x10\n#define TEGRA_ADMAIF_RX_INT_MASK\t\t\t0x14\n#define TEGRA_ADMAIF_RX_INT_SET\t\t\t\t0x18\n#define TEGRA_ADMAIF_RX_INT_CLEAR\t\t\t0x1c\n#define TEGRA_ADMAIF_CH_ACIF_RX_CTRL\t\t\t0x20\n#define TEGRA_ADMAIF_RX_FIFO_CTRL\t\t\t0x28\n#define TEGRA_ADMAIF_RX_FIFO_READ\t\t\t0x2c\n \n#define TEGRA_ADMAIF_TX_ENABLE\t\t\t\t0x0\n#define TEGRA_ADMAIF_TX_SOFT_RESET\t\t\t0x4\n#define TEGRA_ADMAIF_TX_STATUS\t\t\t\t0xc\n#define TEGRA_ADMAIF_TX_INT_STATUS\t\t\t0x10\n#define TEGRA_ADMAIF_TX_INT_MASK\t\t\t0x14\n#define TEGRA_ADMAIF_TX_INT_SET\t\t\t\t0x18\n#define TEGRA_ADMAIF_TX_INT_CLEAR\t\t\t0x1c\n#define TEGRA_ADMAIF_CH_ACIF_TX_CTRL\t\t\t0x20\n#define TEGRA_ADMAIF_TX_FIFO_CTRL\t\t\t0x28\n#define TEGRA_ADMAIF_TX_FIFO_WRITE\t\t\t0x2c\n \n#define PACK8_EN_SHIFT\t\t\t\t\t31\n#define PACK8_EN_MASK\t\t\t\t\tBIT(PACK8_EN_SHIFT)\n#define PACK8_EN\t\t\t\t\tBIT(PACK8_EN_SHIFT)\n#define PACK16_EN_SHIFT\t\t\t\t\t30\n#define PACK16_EN_MASK\t\t\t\t\tBIT(PACK16_EN_SHIFT)\n#define PACK16_EN\t\t\t\t\tBIT(PACK16_EN_SHIFT)\n#define TX_ENABLE_SHIFT\t\t\t\t\t0\n#define TX_ENABLE_MASK\t\t\t\t\tBIT(TX_ENABLE_SHIFT)\n#define TX_ENABLE\t\t\t\t\tBIT(TX_ENABLE_SHIFT)\n#define RX_ENABLE_SHIFT\t\t\t\t\t0\n#define RX_ENABLE_MASK\t\t\t\t\tBIT(RX_ENABLE_SHIFT)\n#define RX_ENABLE\t\t\t\t\tBIT(RX_ENABLE_SHIFT)\n#define SW_RESET_MASK\t\t\t\t\t1\n#define SW_RESET\t\t\t\t\t1\n \n#define TEGRA210_ADMAIF_RX1_FIFO_CTRL_REG_DEFAULT\t0x00000300\n#define TEGRA210_ADMAIF_RX2_FIFO_CTRL_REG_DEFAULT\t0x00000304\n#define TEGRA210_ADMAIF_RX3_FIFO_CTRL_REG_DEFAULT\t0x00000208\n#define TEGRA210_ADMAIF_RX4_FIFO_CTRL_REG_DEFAULT\t0x0000020b\n#define TEGRA210_ADMAIF_RX5_FIFO_CTRL_REG_DEFAULT\t0x0000020e\n#define TEGRA210_ADMAIF_RX6_FIFO_CTRL_REG_DEFAULT\t0x00000211\n#define TEGRA210_ADMAIF_RX7_FIFO_CTRL_REG_DEFAULT\t0x00000214\n#define TEGRA210_ADMAIF_RX8_FIFO_CTRL_REG_DEFAULT\t0x00000217\n#define TEGRA210_ADMAIF_RX9_FIFO_CTRL_REG_DEFAULT\t0x0000021a\n#define TEGRA210_ADMAIF_RX10_FIFO_CTRL_REG_DEFAULT\t0x0000021d\n#define TEGRA210_ADMAIF_TX1_FIFO_CTRL_REG_DEFAULT\t0x02000300\n#define TEGRA210_ADMAIF_TX2_FIFO_CTRL_REG_DEFAULT\t0x02000304\n#define TEGRA210_ADMAIF_TX3_FIFO_CTRL_REG_DEFAULT\t0x01800208\n#define TEGRA210_ADMAIF_TX4_FIFO_CTRL_REG_DEFAULT\t0x0180020b\n#define TEGRA210_ADMAIF_TX5_FIFO_CTRL_REG_DEFAULT\t0x0180020e\n#define TEGRA210_ADMAIF_TX6_FIFO_CTRL_REG_DEFAULT\t0x01800211\n#define TEGRA210_ADMAIF_TX7_FIFO_CTRL_REG_DEFAULT\t0x01800214\n#define TEGRA210_ADMAIF_TX8_FIFO_CTRL_REG_DEFAULT\t0x01800217\n#define TEGRA210_ADMAIF_TX9_FIFO_CTRL_REG_DEFAULT\t0x0180021a\n#define TEGRA210_ADMAIF_TX10_FIFO_CTRL_REG_DEFAULT\t0x0180021d\n \n#define TEGRA186_ADMAIF_RX1_FIFO_CTRL_REG_DEFAULT\t0x00000300\n#define TEGRA186_ADMAIF_RX2_FIFO_CTRL_REG_DEFAULT\t0x00000304\n#define TEGRA186_ADMAIF_RX3_FIFO_CTRL_REG_DEFAULT\t0x00000308\n#define TEGRA186_ADMAIF_RX4_FIFO_CTRL_REG_DEFAULT\t0x0000030c\n#define TEGRA186_ADMAIF_RX5_FIFO_CTRL_REG_DEFAULT\t0x00000210\n#define TEGRA186_ADMAIF_RX6_FIFO_CTRL_REG_DEFAULT\t0x00000213\n#define TEGRA186_ADMAIF_RX7_FIFO_CTRL_REG_DEFAULT\t0x00000216\n#define TEGRA186_ADMAIF_RX8_FIFO_CTRL_REG_DEFAULT\t0x00000219\n#define TEGRA186_ADMAIF_RX9_FIFO_CTRL_REG_DEFAULT\t0x0000021c\n#define TEGRA186_ADMAIF_RX10_FIFO_CTRL_REG_DEFAULT\t0x0000021f\n#define TEGRA186_ADMAIF_RX11_FIFO_CTRL_REG_DEFAULT\t0x00000222\n#define TEGRA186_ADMAIF_RX12_FIFO_CTRL_REG_DEFAULT\t0x00000225\n#define TEGRA186_ADMAIF_RX13_FIFO_CTRL_REG_DEFAULT\t0x00000228\n#define TEGRA186_ADMAIF_RX14_FIFO_CTRL_REG_DEFAULT\t0x0000022b\n#define TEGRA186_ADMAIF_RX15_FIFO_CTRL_REG_DEFAULT\t0x0000022e\n#define TEGRA186_ADMAIF_RX16_FIFO_CTRL_REG_DEFAULT\t0x00000231\n#define TEGRA186_ADMAIF_RX17_FIFO_CTRL_REG_DEFAULT\t0x00000234\n#define TEGRA186_ADMAIF_RX18_FIFO_CTRL_REG_DEFAULT\t0x00000237\n#define TEGRA186_ADMAIF_RX19_FIFO_CTRL_REG_DEFAULT\t0x0000023a\n#define TEGRA186_ADMAIF_RX20_FIFO_CTRL_REG_DEFAULT\t0x0000023d\n#define TEGRA186_ADMAIF_TX1_FIFO_CTRL_REG_DEFAULT\t0x02000300\n#define TEGRA186_ADMAIF_TX2_FIFO_CTRL_REG_DEFAULT\t0x02000304\n#define TEGRA186_ADMAIF_TX3_FIFO_CTRL_REG_DEFAULT\t0x02000308\n#define TEGRA186_ADMAIF_TX4_FIFO_CTRL_REG_DEFAULT\t0x0200030c\n#define TEGRA186_ADMAIF_TX5_FIFO_CTRL_REG_DEFAULT\t0x01800210\n#define TEGRA186_ADMAIF_TX6_FIFO_CTRL_REG_DEFAULT\t0x01800213\n#define TEGRA186_ADMAIF_TX7_FIFO_CTRL_REG_DEFAULT\t0x01800216\n#define TEGRA186_ADMAIF_TX8_FIFO_CTRL_REG_DEFAULT\t0x01800219\n#define TEGRA186_ADMAIF_TX9_FIFO_CTRL_REG_DEFAULT\t0x0180021c\n#define TEGRA186_ADMAIF_TX10_FIFO_CTRL_REG_DEFAULT\t0x0180021f\n#define TEGRA186_ADMAIF_TX11_FIFO_CTRL_REG_DEFAULT\t0x01800222\n#define TEGRA186_ADMAIF_TX12_FIFO_CTRL_REG_DEFAULT\t0x01800225\n#define TEGRA186_ADMAIF_TX13_FIFO_CTRL_REG_DEFAULT\t0x01800228\n#define TEGRA186_ADMAIF_TX14_FIFO_CTRL_REG_DEFAULT\t0x0180022b\n#define TEGRA186_ADMAIF_TX15_FIFO_CTRL_REG_DEFAULT\t0x0180022e\n#define TEGRA186_ADMAIF_TX16_FIFO_CTRL_REG_DEFAULT\t0x01800231\n#define TEGRA186_ADMAIF_TX17_FIFO_CTRL_REG_DEFAULT\t0x01800234\n#define TEGRA186_ADMAIF_TX18_FIFO_CTRL_REG_DEFAULT\t0x01800237\n#define TEGRA186_ADMAIF_TX19_FIFO_CTRL_REG_DEFAULT\t0x0180023a\n#define TEGRA186_ADMAIF_TX20_FIFO_CTRL_REG_DEFAULT\t0x0180023d\n\nenum {\n\tDATA_8BIT,\n\tDATA_16BIT,\n\tDATA_32BIT\n};\n\nenum {\n\tADMAIF_RX_PATH,\n\tADMAIF_TX_PATH,\n\tADMAIF_PATHS,\n};\n\nstruct tegra_admaif_soc_data {\n\tconst struct snd_soc_component_driver *cmpnt;\n\tconst struct regmap_config *regmap_conf;\n\tstruct snd_soc_dai_driver *dais;\n\tunsigned int global_base;\n\tunsigned int tx_base;\n\tunsigned int rx_base;\n\tunsigned int num_ch;\n};\n\nstruct tegra_admaif {\n\tstruct snd_dmaengine_dai_dma_data *capture_dma_data;\n\tstruct snd_dmaengine_dai_dma_data *playback_dma_data;\n\tconst struct tegra_admaif_soc_data *soc_data;\n\tunsigned int *mono_to_stereo[ADMAIF_PATHS];\n\tunsigned int *stereo_to_mono[ADMAIF_PATHS];\n\tstruct regmap *regmap;\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}