 -a -ls -r  -mg mega_x86 8 mega.elb mega.dbg mega.itf mega.cli mega.rep -lc "/home/bjorn/RV12/sim/ahb3lite/regression/run/riviera/library.cfg" -w work -b work  -df SIM -bx ".v" -O2 -o "/home/bjorn/RV12/sim/ahb3lite/regression/run/riviera/work/" -p "/home/bjorn/RV12/sim/ahb3lite/regression/run/riviera/work/" -tmp "/tmp/24843_-5168688" "/home/bjorn/RV12/rtl/verilog/pkg/riscv_pkg.sv" "/home/bjorn/RV12/rtl/verilog/pkg/riscv_state1.9_pkg.sv" "/home/bjorn/RV12/rtl/verilog/pkg/riscv_du_pkg.sv" "/home/bjorn/RV12/ahb3lite_pkg/rtl/verilog/ahb3lite_pkg.sv" "/home/bjorn/RV12/rtl/verilog/core/ex/riscv_alu.sv" "/home/bjorn/RV12/rtl/verilog/core/ex/riscv_lsu.sv" "/home/bjorn/RV12/rtl/verilog/core/ex/riscv_bu.sv" "/home/bjorn/RV12/rtl/verilog/core/ex/riscv_mul.sv" "/home/bjorn/RV12/rtl/verilog/core/ex/riscv_div.sv" "/home/bjorn/RV12/rtl/verilog/core/riscv_ex.sv" "/home/bjorn/RV12/rtl/verilog/core/riscv_id.sv" "/home/bjorn/RV12/rtl/verilog/core/riscv_if.sv" "/home/bjorn/RV12/rtl/verilog/core/riscv_pd.sv" "/home/bjorn/RV12/rtl/verilog/core/riscv_memwb.sv" "/home/bjorn/RV12/rtl/verilog/core/riscv_rf.sv" "/home/bjorn/RV12/rtl/verilog/core/riscv_state1.9.sv" "/home/bjorn/RV12/rtl/verilog/core/riscv_bp.sv" "/home/bjorn/RV12/rtl/verilog/core/riscv_du.sv" "/home/bjorn/RV12/rtl/verilog/core/riscv_core.sv" "/home/bjorn/RV12/memory/rtl/verilog/rl_ram_1r1w.sv" "/home/bjorn/RV12/memory/rtl/verilog/rl_ram_1r1w_generic.sv" "/home/bjorn/RV12/memory/rtl/verilog/rl_ram_1r1w_easic_n3x.sv" "/home/bjorn/RV12/memory/rtl/verilog/rl_ram_1r1w_easic_n3xs.sv" "/home/bjorn/RV12/memory/rtl/verilog/rl_ram_1rw.sv" "/home/bjorn/RV12/memory/rtl/verilog/rl_ram_1rw_generic.sv" "/home/bjorn/RV12/memory/rtl/verilog/rl_ram_1rw_easic_n3x.sv" "/home/bjorn/RV12/rtl/verilog/core/riscv_memmisaligned.sv" "/home/bjorn/RV12/rtl/verilog/core/riscv_wbuf.sv" "/home/bjorn/RV12/rtl/verilog/core/cache/riscv_icache_core.sv" "/home/bjorn/RV12/rtl/verilog/core/cache/riscv_noicache_core.sv" "/home/bjorn/RV12/rtl/verilog/core/cache/riscv_dcache_core.sv" "/home/bjorn/RV12/rtl/verilog/core/cache/riscv_nodcache_core.sv" "/home/bjorn/RV12/rtl/verilog/ahb3lite/ahb3lite_checker.sv" "/home/bjorn/RV12/rtl/verilog/ahb3lite/riscv_cache_biu_ahb3lite.sv" "/home/bjorn/RV12/rtl/verilog/ahb3lite/riscv_icache_ahb3lite.sv" "/home/bjorn/RV12/rtl/verilog/ahb3lite/riscv_dcache_ahb3lite.sv" "/home/bjorn/RV12/rtl/verilog/ahb3lite/riscv_top_ahb3lite.sv" "/home/bjorn/RV12/bench/verilog/ahb3lite/testbench_top.sv" "/home/bjorn/RV12/bench/verilog/ahb3lite/memory_model_ahb3lite.sv" "/home/bjorn/RV12/bench/verilog/ahb3lite/dbg_bfm.sv"   -sv2k9  -u "/home/richard/Tools/Aldec/Riviera-PRO/2017.02/bin/Linux/systf" 