#ifndef INCLUDED_CYFITTERKEIL_INC
#define INCLUDED_CYFITTERKEIL_INC
$INCLUDE (cydevicekeil.inc)
$INCLUDE (cydevicekeil_trm.inc)

; UART_RXInternalInterrupt
UART_RXInternalInterrupt__ES2_PATCH EQU 0
UART_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
UART_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
UART_RXInternalInterrupt__INTC_MASK EQU 0x80
UART_RXInternalInterrupt__INTC_NUMBER EQU 7
UART_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR7
UART_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
UART_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
UART_RXInternalInterrupt__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x0E)

; UART_TXInternalInterrupt
UART_TXInternalInterrupt__ES2_PATCH EQU 0
UART_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN2
UART_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD2
UART_TXInternalInterrupt__INTC_MASK EQU 0x80
UART_TXInternalInterrupt__INTC_NUMBER EQU 23
UART_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR23
UART_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN2
UART_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD2
UART_TXInternalInterrupt__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x2E)

; SPIM_IntClock
SPIM_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
SPIM_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
SPIM_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
SPIM_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_IntClock__PM_ACT_MSK EQU 0x02
SPIM_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_IntClock__PM_STBY_MSK EQU 0x02

; TRIGIN_PSoC
TRIGIN_PSoC__0__MASK EQU 0x08
TRIGIN_PSoC__0__PC EQU CYREG_PRT4_PC3
TRIGIN_PSoC__0__PORT EQU 4
TRIGIN_PSoC__0__SHIFT EQU 3
TRIGIN_PSoC__AG EQU CYREG_PRT4_AG
TRIGIN_PSoC__AMUX EQU CYREG_PRT4_AMUX
TRIGIN_PSoC__BIE EQU CYREG_PRT4_BIE
TRIGIN_PSoC__BIT_MASK EQU CYREG_PRT4_BIT_MASK
TRIGIN_PSoC__BYP EQU CYREG_PRT4_BYP
TRIGIN_PSoC__CTL EQU CYREG_PRT4_CTL
TRIGIN_PSoC__DM0 EQU CYREG_PRT4_DM0
TRIGIN_PSoC__DM1 EQU CYREG_PRT4_DM1
TRIGIN_PSoC__DM2 EQU CYREG_PRT4_DM2
TRIGIN_PSoC__DR EQU CYREG_PRT4_DR
TRIGIN_PSoC__INP_DIS EQU CYREG_PRT4_INP_DIS
TRIGIN_PSoC__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
TRIGIN_PSoC__LCD_EN EQU CYREG_PRT4_LCD_EN
TRIGIN_PSoC__MASK EQU 0x08
TRIGIN_PSoC__P4_3__MASK EQU 0x08
TRIGIN_PSoC__P4_3__PC EQU CYREG_PRT4_PC3
TRIGIN_PSoC__P4_3__PORT EQU 4
TRIGIN_PSoC__P4_3__SHIFT EQU 3
TRIGIN_PSoC__PORT EQU 4
TRIGIN_PSoC__PRT EQU CYREG_PRT4_PRT
TRIGIN_PSoC__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
TRIGIN_PSoC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
TRIGIN_PSoC__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
TRIGIN_PSoC__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
TRIGIN_PSoC__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
TRIGIN_PSoC__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
TRIGIN_PSoC__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
TRIGIN_PSoC__PS EQU CYREG_PRT4_PS
TRIGIN_PSoC__SHIFT EQU 3
TRIGIN_PSoC__SLW EQU CYREG_PRT4_SLW

; I100mA_SEL
I100mA_SEL__0__MASK EQU 0x02
I100mA_SEL__0__PC EQU CYREG_PRT4_PC1
I100mA_SEL__0__PORT EQU 4
I100mA_SEL__0__SHIFT EQU 1
I100mA_SEL__AG EQU CYREG_PRT4_AG
I100mA_SEL__AMUX EQU CYREG_PRT4_AMUX
I100mA_SEL__BIE EQU CYREG_PRT4_BIE
I100mA_SEL__BIT_MASK EQU CYREG_PRT4_BIT_MASK
I100mA_SEL__BYP EQU CYREG_PRT4_BYP
I100mA_SEL__CTL EQU CYREG_PRT4_CTL
I100mA_SEL__DM0 EQU CYREG_PRT4_DM0
I100mA_SEL__DM1 EQU CYREG_PRT4_DM1
I100mA_SEL__DM2 EQU CYREG_PRT4_DM2
I100mA_SEL__DR EQU CYREG_PRT4_DR
I100mA_SEL__INP_DIS EQU CYREG_PRT4_INP_DIS
I100mA_SEL__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
I100mA_SEL__LCD_EN EQU CYREG_PRT4_LCD_EN
I100mA_SEL__MASK EQU 0x02
I100mA_SEL__P4_1__MASK EQU 0x02
I100mA_SEL__P4_1__PC EQU CYREG_PRT4_PC1
I100mA_SEL__P4_1__PORT EQU 4
I100mA_SEL__P4_1__SHIFT EQU 1
I100mA_SEL__PORT EQU 4
I100mA_SEL__PRT EQU CYREG_PRT4_PRT
I100mA_SEL__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
I100mA_SEL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
I100mA_SEL__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
I100mA_SEL__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
I100mA_SEL__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
I100mA_SEL__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
I100mA_SEL__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
I100mA_SEL__PS EQU CYREG_PRT4_PS
I100mA_SEL__SHIFT EQU 1
I100mA_SEL__SLW EQU CYREG_PRT4_SLW

; PWM_PWMUDB
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB13_CTL
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB13_MSK
PWM_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
PWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB13_A0
PWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB13_A1
PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
PWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB13_D0
PWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB13_D1
PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
PWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB13_F0
PWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB13_F1
PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL

; SCOPE1_SEL
SCOPE1_SEL__0__MASK EQU 0x08
SCOPE1_SEL__0__PC EQU CYREG_PRT2_PC3
SCOPE1_SEL__0__PORT EQU 2
SCOPE1_SEL__0__SHIFT EQU 3
SCOPE1_SEL__AG EQU CYREG_PRT2_AG
SCOPE1_SEL__AMUX EQU CYREG_PRT2_AMUX
SCOPE1_SEL__BIE EQU CYREG_PRT2_BIE
SCOPE1_SEL__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SCOPE1_SEL__BYP EQU CYREG_PRT2_BYP
SCOPE1_SEL__CTL EQU CYREG_PRT2_CTL
SCOPE1_SEL__DM0 EQU CYREG_PRT2_DM0
SCOPE1_SEL__DM1 EQU CYREG_PRT2_DM1
SCOPE1_SEL__DM2 EQU CYREG_PRT2_DM2
SCOPE1_SEL__DR EQU CYREG_PRT2_DR
SCOPE1_SEL__INP_DIS EQU CYREG_PRT2_INP_DIS
SCOPE1_SEL__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SCOPE1_SEL__LCD_EN EQU CYREG_PRT2_LCD_EN
SCOPE1_SEL__MASK EQU 0x08
SCOPE1_SEL__P2_3__MASK EQU 0x08
SCOPE1_SEL__P2_3__PC EQU CYREG_PRT2_PC3
SCOPE1_SEL__P2_3__PORT EQU 2
SCOPE1_SEL__P2_3__SHIFT EQU 3
SCOPE1_SEL__PORT EQU 2
SCOPE1_SEL__PRT EQU CYREG_PRT2_PRT
SCOPE1_SEL__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SCOPE1_SEL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SCOPE1_SEL__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SCOPE1_SEL__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SCOPE1_SEL__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SCOPE1_SEL__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SCOPE1_SEL__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SCOPE1_SEL__PS EQU CYREG_PRT2_PS
SCOPE1_SEL__SHIFT EQU 3
SCOPE1_SEL__SLW EQU CYREG_PRT2_SLW

; SCOPE2_SEL
SCOPE2_SEL__0__MASK EQU 0x04
SCOPE2_SEL__0__PC EQU CYREG_PRT2_PC2
SCOPE2_SEL__0__PORT EQU 2
SCOPE2_SEL__0__SHIFT EQU 2
SCOPE2_SEL__AG EQU CYREG_PRT2_AG
SCOPE2_SEL__AMUX EQU CYREG_PRT2_AMUX
SCOPE2_SEL__BIE EQU CYREG_PRT2_BIE
SCOPE2_SEL__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SCOPE2_SEL__BYP EQU CYREG_PRT2_BYP
SCOPE2_SEL__CTL EQU CYREG_PRT2_CTL
SCOPE2_SEL__DM0 EQU CYREG_PRT2_DM0
SCOPE2_SEL__DM1 EQU CYREG_PRT2_DM1
SCOPE2_SEL__DM2 EQU CYREG_PRT2_DM2
SCOPE2_SEL__DR EQU CYREG_PRT2_DR
SCOPE2_SEL__INP_DIS EQU CYREG_PRT2_INP_DIS
SCOPE2_SEL__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SCOPE2_SEL__LCD_EN EQU CYREG_PRT2_LCD_EN
SCOPE2_SEL__MASK EQU 0x04
SCOPE2_SEL__P2_2__MASK EQU 0x04
SCOPE2_SEL__P2_2__PC EQU CYREG_PRT2_PC2
SCOPE2_SEL__P2_2__PORT EQU 2
SCOPE2_SEL__P2_2__SHIFT EQU 2
SCOPE2_SEL__PORT EQU 2
SCOPE2_SEL__PRT EQU CYREG_PRT2_PRT
SCOPE2_SEL__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SCOPE2_SEL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SCOPE2_SEL__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SCOPE2_SEL__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SCOPE2_SEL__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SCOPE2_SEL__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SCOPE2_SEL__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SCOPE2_SEL__PS EQU CYREG_PRT2_PS
SCOPE2_SEL__SHIFT EQU 2
SCOPE2_SEL__SLW EQU CYREG_PRT2_SLW

; SPIM_BSPIM
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB08_MSK
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB08_ST
SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB08_CTL
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB08_CTL
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB08_MSK
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB11_MSK
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB11_ST
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB10_MSK
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB10_ST
SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
SPIM_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB10_A0
SPIM_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB10_A1
SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
SPIM_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB10_D0
SPIM_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB10_D1
SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
SPIM_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB10_F0
SPIM_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB10_F1

; UART_BUART
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB04_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB04_ST
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB04_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB04_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB04_MSK
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB04_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB04_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB04_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB04_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB04_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB04_F1
UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
UART_BUART_sRX_RxSts__1__MASK EQU 0x02
UART_BUART_sRX_RxSts__1__POS EQU 1
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x3A
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB03_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB03_ST
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB07_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB07_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB07_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB07_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB07_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB07_F1

; DMM_2WSEL
DMM_2WSEL__0__MASK EQU 0x08
DMM_2WSEL__0__PC EQU CYREG_PRT12_PC3
DMM_2WSEL__0__PORT EQU 12
DMM_2WSEL__0__SHIFT EQU 3
DMM_2WSEL__AG EQU CYREG_PRT12_AG
DMM_2WSEL__BIE EQU CYREG_PRT12_BIE
DMM_2WSEL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DMM_2WSEL__BYP EQU CYREG_PRT12_BYP
DMM_2WSEL__DM0 EQU CYREG_PRT12_DM0
DMM_2WSEL__DM1 EQU CYREG_PRT12_DM1
DMM_2WSEL__DM2 EQU CYREG_PRT12_DM2
DMM_2WSEL__DR EQU CYREG_PRT12_DR
DMM_2WSEL__INP_DIS EQU CYREG_PRT12_INP_DIS
DMM_2WSEL__MASK EQU 0x08
DMM_2WSEL__P12_3__MASK EQU 0x08
DMM_2WSEL__P12_3__PC EQU CYREG_PRT12_PC3
DMM_2WSEL__P12_3__PORT EQU 12
DMM_2WSEL__P12_3__SHIFT EQU 3
DMM_2WSEL__PORT EQU 12
DMM_2WSEL__PRT EQU CYREG_PRT12_PRT
DMM_2WSEL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DMM_2WSEL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DMM_2WSEL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DMM_2WSEL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DMM_2WSEL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DMM_2WSEL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DMM_2WSEL__PS EQU CYREG_PRT12_PS
DMM_2WSEL__SHIFT EQU 3
DMM_2WSEL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DMM_2WSEL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DMM_2WSEL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DMM_2WSEL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DMM_2WSEL__SLW EQU CYREG_PRT12_SLW

; I10mA_SEL
I10mA_SEL__0__MASK EQU 0x04
I10mA_SEL__0__PC EQU CYREG_PRT4_PC2
I10mA_SEL__0__PORT EQU 4
I10mA_SEL__0__SHIFT EQU 2
I10mA_SEL__AG EQU CYREG_PRT4_AG
I10mA_SEL__AMUX EQU CYREG_PRT4_AMUX
I10mA_SEL__BIE EQU CYREG_PRT4_BIE
I10mA_SEL__BIT_MASK EQU CYREG_PRT4_BIT_MASK
I10mA_SEL__BYP EQU CYREG_PRT4_BYP
I10mA_SEL__CTL EQU CYREG_PRT4_CTL
I10mA_SEL__DM0 EQU CYREG_PRT4_DM0
I10mA_SEL__DM1 EQU CYREG_PRT4_DM1
I10mA_SEL__DM2 EQU CYREG_PRT4_DM2
I10mA_SEL__DR EQU CYREG_PRT4_DR
I10mA_SEL__INP_DIS EQU CYREG_PRT4_INP_DIS
I10mA_SEL__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
I10mA_SEL__LCD_EN EQU CYREG_PRT4_LCD_EN
I10mA_SEL__MASK EQU 0x04
I10mA_SEL__P4_2__MASK EQU 0x04
I10mA_SEL__P4_2__PC EQU CYREG_PRT4_PC2
I10mA_SEL__P4_2__PORT EQU 4
I10mA_SEL__P4_2__SHIFT EQU 2
I10mA_SEL__PORT EQU 4
I10mA_SEL__PRT EQU CYREG_PRT4_PRT
I10mA_SEL__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
I10mA_SEL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
I10mA_SEL__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
I10mA_SEL__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
I10mA_SEL__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
I10mA_SEL__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
I10mA_SEL__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
I10mA_SEL__PS EQU CYREG_PRT4_PS
I10mA_SEL__SHIFT EQU 2
I10mA_SEL__SLW EQU CYREG_PRT4_SLW

; PSoC_INT0
PSoC_INT0__0__MASK EQU 0x80
PSoC_INT0__0__PC EQU CYREG_PRT3_PC7
PSoC_INT0__0__PORT EQU 3
PSoC_INT0__0__SHIFT EQU 7
PSoC_INT0__AG EQU CYREG_PRT3_AG
PSoC_INT0__AMUX EQU CYREG_PRT3_AMUX
PSoC_INT0__BIE EQU CYREG_PRT3_BIE
PSoC_INT0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PSoC_INT0__BYP EQU CYREG_PRT3_BYP
PSoC_INT0__CTL EQU CYREG_PRT3_CTL
PSoC_INT0__DM0 EQU CYREG_PRT3_DM0
PSoC_INT0__DM1 EQU CYREG_PRT3_DM1
PSoC_INT0__DM2 EQU CYREG_PRT3_DM2
PSoC_INT0__DR EQU CYREG_PRT3_DR
PSoC_INT0__INP_DIS EQU CYREG_PRT3_INP_DIS
PSoC_INT0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PSoC_INT0__LCD_EN EQU CYREG_PRT3_LCD_EN
PSoC_INT0__MASK EQU 0x80
PSoC_INT0__P3_7__MASK EQU 0x80
PSoC_INT0__P3_7__PC EQU CYREG_PRT3_PC7
PSoC_INT0__P3_7__PORT EQU 3
PSoC_INT0__P3_7__SHIFT EQU 7
PSoC_INT0__PORT EQU 3
PSoC_INT0__PRT EQU CYREG_PRT3_PRT
PSoC_INT0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PSoC_INT0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PSoC_INT0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PSoC_INT0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PSoC_INT0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PSoC_INT0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PSoC_INT0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PSoC_INT0__PS EQU CYREG_PRT3_PS
PSoC_INT0__SHIFT EQU 7
PSoC_INT0__SLW EQU CYREG_PRT3_SLW

; PSoC_INT1
PSoC_INT1__0__MASK EQU 0x40
PSoC_INT1__0__PC EQU CYREG_PRT3_PC6
PSoC_INT1__0__PORT EQU 3
PSoC_INT1__0__SHIFT EQU 6
PSoC_INT1__AG EQU CYREG_PRT3_AG
PSoC_INT1__AMUX EQU CYREG_PRT3_AMUX
PSoC_INT1__BIE EQU CYREG_PRT3_BIE
PSoC_INT1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PSoC_INT1__BYP EQU CYREG_PRT3_BYP
PSoC_INT1__CTL EQU CYREG_PRT3_CTL
PSoC_INT1__DM0 EQU CYREG_PRT3_DM0
PSoC_INT1__DM1 EQU CYREG_PRT3_DM1
PSoC_INT1__DM2 EQU CYREG_PRT3_DM2
PSoC_INT1__DR EQU CYREG_PRT3_DR
PSoC_INT1__INP_DIS EQU CYREG_PRT3_INP_DIS
PSoC_INT1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PSoC_INT1__LCD_EN EQU CYREG_PRT3_LCD_EN
PSoC_INT1__MASK EQU 0x40
PSoC_INT1__P3_6__MASK EQU 0x40
PSoC_INT1__P3_6__PC EQU CYREG_PRT3_PC6
PSoC_INT1__P3_6__PORT EQU 3
PSoC_INT1__P3_6__SHIFT EQU 6
PSoC_INT1__PORT EQU 3
PSoC_INT1__PRT EQU CYREG_PRT3_PRT
PSoC_INT1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PSoC_INT1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PSoC_INT1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PSoC_INT1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PSoC_INT1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PSoC_INT1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PSoC_INT1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PSoC_INT1__PS EQU CYREG_PRT3_PS
PSoC_INT1__SHIFT EQU 6
PSoC_INT1__SLW EQU CYREG_PRT3_SLW

; RTX51_ISR
RTX51_ISR__ES2_PATCH EQU 0
RTX51_ISR__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN3
RTX51_ISR__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD3
RTX51_ISR__INTC_MASK EQU 0x20
RTX51_ISR__INTC_NUMBER EQU 29
RTX51_ISR__INTC_PRIOR_NUM EQU 0
RTX51_ISR__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR29
RTX51_ISR__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN3
RTX51_ISR__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD3
RTX51_ISR__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x3A)

; DIV_SEL2
DIV_SEL2__0__MASK EQU 0x10
DIV_SEL2__0__PC EQU CYREG_IO_PC_PRT15_PC4
DIV_SEL2__0__PORT EQU 15
DIV_SEL2__0__SHIFT EQU 4
DIV_SEL2__AG EQU CYREG_PRT15_AG
DIV_SEL2__AMUX EQU CYREG_PRT15_AMUX
DIV_SEL2__BIE EQU CYREG_PRT15_BIE
DIV_SEL2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
DIV_SEL2__BYP EQU CYREG_PRT15_BYP
DIV_SEL2__CTL EQU CYREG_PRT15_CTL
DIV_SEL2__DM0 EQU CYREG_PRT15_DM0
DIV_SEL2__DM1 EQU CYREG_PRT15_DM1
DIV_SEL2__DM2 EQU CYREG_PRT15_DM2
DIV_SEL2__DR EQU CYREG_PRT15_DR
DIV_SEL2__INP_DIS EQU CYREG_PRT15_INP_DIS
DIV_SEL2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
DIV_SEL2__LCD_EN EQU CYREG_PRT15_LCD_EN
DIV_SEL2__MASK EQU 0x10
DIV_SEL2__P15_4__MASK EQU 0x10
DIV_SEL2__P15_4__PC EQU CYREG_IO_PC_PRT15_PC4
DIV_SEL2__P15_4__PORT EQU 15
DIV_SEL2__P15_4__SHIFT EQU 4
DIV_SEL2__PORT EQU 15
DIV_SEL2__PRT EQU CYREG_PRT15_PRT
DIV_SEL2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
DIV_SEL2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
DIV_SEL2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
DIV_SEL2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
DIV_SEL2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
DIV_SEL2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
DIV_SEL2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
DIV_SEL2__PS EQU CYREG_PRT15_PS
DIV_SEL2__SHIFT EQU 4
DIV_SEL2__SLW EQU CYREG_PRT15_SLW

; G10M_SEL
G10M_SEL__0__MASK EQU 0x01
G10M_SEL__0__PC EQU CYREG_PRT6_PC0
G10M_SEL__0__PORT EQU 6
G10M_SEL__0__SHIFT EQU 0
G10M_SEL__AG EQU CYREG_PRT6_AG
G10M_SEL__AMUX EQU CYREG_PRT6_AMUX
G10M_SEL__BIE EQU CYREG_PRT6_BIE
G10M_SEL__BIT_MASK EQU CYREG_PRT6_BIT_MASK
G10M_SEL__BYP EQU CYREG_PRT6_BYP
G10M_SEL__CTL EQU CYREG_PRT6_CTL
G10M_SEL__DM0 EQU CYREG_PRT6_DM0
G10M_SEL__DM1 EQU CYREG_PRT6_DM1
G10M_SEL__DM2 EQU CYREG_PRT6_DM2
G10M_SEL__DR EQU CYREG_PRT6_DR
G10M_SEL__INP_DIS EQU CYREG_PRT6_INP_DIS
G10M_SEL__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
G10M_SEL__LCD_EN EQU CYREG_PRT6_LCD_EN
G10M_SEL__MASK EQU 0x01
G10M_SEL__P6_0__MASK EQU 0x01
G10M_SEL__P6_0__PC EQU CYREG_PRT6_PC0
G10M_SEL__P6_0__PORT EQU 6
G10M_SEL__P6_0__SHIFT EQU 0
G10M_SEL__PORT EQU 6
G10M_SEL__PRT EQU CYREG_PRT6_PRT
G10M_SEL__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
G10M_SEL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
G10M_SEL__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
G10M_SEL__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
G10M_SEL__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
G10M_SEL__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
G10M_SEL__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
G10M_SEL__PS EQU CYREG_PRT6_PS
G10M_SEL__SHIFT EQU 0
G10M_SEL__SLW EQU CYREG_PRT6_SLW

; I10A_SEL
I10A_SEL__0__MASK EQU 0x01
I10A_SEL__0__PC EQU CYREG_PRT4_PC0
I10A_SEL__0__PORT EQU 4
I10A_SEL__0__SHIFT EQU 0
I10A_SEL__AG EQU CYREG_PRT4_AG
I10A_SEL__AMUX EQU CYREG_PRT4_AMUX
I10A_SEL__BIE EQU CYREG_PRT4_BIE
I10A_SEL__BIT_MASK EQU CYREG_PRT4_BIT_MASK
I10A_SEL__BYP EQU CYREG_PRT4_BYP
I10A_SEL__CTL EQU CYREG_PRT4_CTL
I10A_SEL__DM0 EQU CYREG_PRT4_DM0
I10A_SEL__DM1 EQU CYREG_PRT4_DM1
I10A_SEL__DM2 EQU CYREG_PRT4_DM2
I10A_SEL__DR EQU CYREG_PRT4_DR
I10A_SEL__INP_DIS EQU CYREG_PRT4_INP_DIS
I10A_SEL__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
I10A_SEL__LCD_EN EQU CYREG_PRT4_LCD_EN
I10A_SEL__MASK EQU 0x01
I10A_SEL__P4_0__MASK EQU 0x01
I10A_SEL__P4_0__PC EQU CYREG_PRT4_PC0
I10A_SEL__P4_0__PORT EQU 4
I10A_SEL__P4_0__SHIFT EQU 0
I10A_SEL__PORT EQU 4
I10A_SEL__PRT EQU CYREG_PRT4_PRT
I10A_SEL__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
I10A_SEL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
I10A_SEL__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
I10A_SEL__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
I10A_SEL__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
I10A_SEL__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
I10A_SEL__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
I10A_SEL__PS EQU CYREG_PRT4_PS
I10A_SEL__SHIFT EQU 0
I10A_SEL__SLW EQU CYREG_PRT4_SLW

; K1_SENSE
K1_SENSE__0__MASK EQU 0x08
K1_SENSE__0__PC EQU CYREG_PRT0_PC3
K1_SENSE__0__PORT EQU 0
K1_SENSE__0__SHIFT EQU 3
K1_SENSE__AG EQU CYREG_PRT0_AG
K1_SENSE__AMUX EQU CYREG_PRT0_AMUX
K1_SENSE__BIE EQU CYREG_PRT0_BIE
K1_SENSE__BIT_MASK EQU CYREG_PRT0_BIT_MASK
K1_SENSE__BYP EQU CYREG_PRT0_BYP
K1_SENSE__CTL EQU CYREG_PRT0_CTL
K1_SENSE__DM0 EQU CYREG_PRT0_DM0
K1_SENSE__DM1 EQU CYREG_PRT0_DM1
K1_SENSE__DM2 EQU CYREG_PRT0_DM2
K1_SENSE__DR EQU CYREG_PRT0_DR
K1_SENSE__INP_DIS EQU CYREG_PRT0_INP_DIS
K1_SENSE__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
K1_SENSE__LCD_EN EQU CYREG_PRT0_LCD_EN
K1_SENSE__MASK EQU 0x08
K1_SENSE__P0_3__MASK EQU 0x08
K1_SENSE__P0_3__PC EQU CYREG_PRT0_PC3
K1_SENSE__P0_3__PORT EQU 0
K1_SENSE__P0_3__SHIFT EQU 3
K1_SENSE__PORT EQU 0
K1_SENSE__PRT EQU CYREG_PRT0_PRT
K1_SENSE__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
K1_SENSE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
K1_SENSE__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
K1_SENSE__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
K1_SENSE__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
K1_SENSE__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
K1_SENSE__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
K1_SENSE__PS EQU CYREG_PRT0_PS
K1_SENSE__SHIFT EQU 3
K1_SENSE__SLW EQU CYREG_PRT0_SLW

; K2_SENSE
K2_SENSE__0__MASK EQU 0x80
K2_SENSE__0__PC EQU CYREG_PRT0_PC7
K2_SENSE__0__PORT EQU 0
K2_SENSE__0__SHIFT EQU 7
K2_SENSE__AG EQU CYREG_PRT0_AG
K2_SENSE__AMUX EQU CYREG_PRT0_AMUX
K2_SENSE__BIE EQU CYREG_PRT0_BIE
K2_SENSE__BIT_MASK EQU CYREG_PRT0_BIT_MASK
K2_SENSE__BYP EQU CYREG_PRT0_BYP
K2_SENSE__CTL EQU CYREG_PRT0_CTL
K2_SENSE__DM0 EQU CYREG_PRT0_DM0
K2_SENSE__DM1 EQU CYREG_PRT0_DM1
K2_SENSE__DM2 EQU CYREG_PRT0_DM2
K2_SENSE__DR EQU CYREG_PRT0_DR
K2_SENSE__INP_DIS EQU CYREG_PRT0_INP_DIS
K2_SENSE__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
K2_SENSE__LCD_EN EQU CYREG_PRT0_LCD_EN
K2_SENSE__MASK EQU 0x80
K2_SENSE__P0_7__MASK EQU 0x80
K2_SENSE__P0_7__PC EQU CYREG_PRT0_PC7
K2_SENSE__P0_7__PORT EQU 0
K2_SENSE__P0_7__SHIFT EQU 7
K2_SENSE__PORT EQU 0
K2_SENSE__PRT EQU CYREG_PRT0_PRT
K2_SENSE__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
K2_SENSE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
K2_SENSE__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
K2_SENSE__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
K2_SENSE__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
K2_SENSE__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
K2_SENSE__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
K2_SENSE__PS EQU CYREG_PRT0_PS
K2_SENSE__SHIFT EQU 7
K2_SENSE__SLW EQU CYREG_PRT0_SLW

; MUXSEL_A
MUXSEL_A__0__MASK EQU 0x08
MUXSEL_A__0__PC EQU CYREG_PRT6_PC3
MUXSEL_A__0__PORT EQU 6
MUXSEL_A__0__SHIFT EQU 3
MUXSEL_A__AG EQU CYREG_PRT6_AG
MUXSEL_A__AMUX EQU CYREG_PRT6_AMUX
MUXSEL_A__BIE EQU CYREG_PRT6_BIE
MUXSEL_A__BIT_MASK EQU CYREG_PRT6_BIT_MASK
MUXSEL_A__BYP EQU CYREG_PRT6_BYP
MUXSEL_A__CTL EQU CYREG_PRT6_CTL
MUXSEL_A__DM0 EQU CYREG_PRT6_DM0
MUXSEL_A__DM1 EQU CYREG_PRT6_DM1
MUXSEL_A__DM2 EQU CYREG_PRT6_DM2
MUXSEL_A__DR EQU CYREG_PRT6_DR
MUXSEL_A__INP_DIS EQU CYREG_PRT6_INP_DIS
MUXSEL_A__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
MUXSEL_A__LCD_EN EQU CYREG_PRT6_LCD_EN
MUXSEL_A__MASK EQU 0x08
MUXSEL_A__P6_3__MASK EQU 0x08
MUXSEL_A__P6_3__PC EQU CYREG_PRT6_PC3
MUXSEL_A__P6_3__PORT EQU 6
MUXSEL_A__P6_3__SHIFT EQU 3
MUXSEL_A__PORT EQU 6
MUXSEL_A__PRT EQU CYREG_PRT6_PRT
MUXSEL_A__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
MUXSEL_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
MUXSEL_A__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
MUXSEL_A__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
MUXSEL_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
MUXSEL_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
MUXSEL_A__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
MUXSEL_A__PS EQU CYREG_PRT6_PS
MUXSEL_A__SHIFT EQU 3
MUXSEL_A__SLW EQU CYREG_PRT6_SLW

; MUXSEL_B
MUXSEL_B__0__MASK EQU 0x04
MUXSEL_B__0__PC EQU CYREG_PRT6_PC2
MUXSEL_B__0__PORT EQU 6
MUXSEL_B__0__SHIFT EQU 2
MUXSEL_B__AG EQU CYREG_PRT6_AG
MUXSEL_B__AMUX EQU CYREG_PRT6_AMUX
MUXSEL_B__BIE EQU CYREG_PRT6_BIE
MUXSEL_B__BIT_MASK EQU CYREG_PRT6_BIT_MASK
MUXSEL_B__BYP EQU CYREG_PRT6_BYP
MUXSEL_B__CTL EQU CYREG_PRT6_CTL
MUXSEL_B__DM0 EQU CYREG_PRT6_DM0
MUXSEL_B__DM1 EQU CYREG_PRT6_DM1
MUXSEL_B__DM2 EQU CYREG_PRT6_DM2
MUXSEL_B__DR EQU CYREG_PRT6_DR
MUXSEL_B__INP_DIS EQU CYREG_PRT6_INP_DIS
MUXSEL_B__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
MUXSEL_B__LCD_EN EQU CYREG_PRT6_LCD_EN
MUXSEL_B__MASK EQU 0x04
MUXSEL_B__P6_2__MASK EQU 0x04
MUXSEL_B__P6_2__PC EQU CYREG_PRT6_PC2
MUXSEL_B__P6_2__PORT EQU 6
MUXSEL_B__P6_2__SHIFT EQU 2
MUXSEL_B__PORT EQU 6
MUXSEL_B__PRT EQU CYREG_PRT6_PRT
MUXSEL_B__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
MUXSEL_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
MUXSEL_B__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
MUXSEL_B__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
MUXSEL_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
MUXSEL_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
MUXSEL_B__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
MUXSEL_B__PS EQU CYREG_PRT6_PS
MUXSEL_B__SHIFT EQU 2
MUXSEL_B__SLW EQU CYREG_PRT6_SLW

; RES_SEL0
RES_SEL0__0__MASK EQU 0x80
RES_SEL0__0__PC EQU CYREG_PRT2_PC7
RES_SEL0__0__PORT EQU 2
RES_SEL0__0__SHIFT EQU 7
RES_SEL0__AG EQU CYREG_PRT2_AG
RES_SEL0__AMUX EQU CYREG_PRT2_AMUX
RES_SEL0__BIE EQU CYREG_PRT2_BIE
RES_SEL0__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RES_SEL0__BYP EQU CYREG_PRT2_BYP
RES_SEL0__CTL EQU CYREG_PRT2_CTL
RES_SEL0__DM0 EQU CYREG_PRT2_DM0
RES_SEL0__DM1 EQU CYREG_PRT2_DM1
RES_SEL0__DM2 EQU CYREG_PRT2_DM2
RES_SEL0__DR EQU CYREG_PRT2_DR
RES_SEL0__INP_DIS EQU CYREG_PRT2_INP_DIS
RES_SEL0__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RES_SEL0__LCD_EN EQU CYREG_PRT2_LCD_EN
RES_SEL0__MASK EQU 0x80
RES_SEL0__P2_7__MASK EQU 0x80
RES_SEL0__P2_7__PC EQU CYREG_PRT2_PC7
RES_SEL0__P2_7__PORT EQU 2
RES_SEL0__P2_7__SHIFT EQU 7
RES_SEL0__PORT EQU 2
RES_SEL0__PRT EQU CYREG_PRT2_PRT
RES_SEL0__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RES_SEL0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RES_SEL0__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RES_SEL0__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RES_SEL0__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RES_SEL0__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RES_SEL0__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RES_SEL0__PS EQU CYREG_PRT2_PS
RES_SEL0__SHIFT EQU 7
RES_SEL0__SLW EQU CYREG_PRT2_SLW

; RES_SEL1
RES_SEL1__0__MASK EQU 0x40
RES_SEL1__0__PC EQU CYREG_PRT2_PC6
RES_SEL1__0__PORT EQU 2
RES_SEL1__0__SHIFT EQU 6
RES_SEL1__AG EQU CYREG_PRT2_AG
RES_SEL1__AMUX EQU CYREG_PRT2_AMUX
RES_SEL1__BIE EQU CYREG_PRT2_BIE
RES_SEL1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RES_SEL1__BYP EQU CYREG_PRT2_BYP
RES_SEL1__CTL EQU CYREG_PRT2_CTL
RES_SEL1__DM0 EQU CYREG_PRT2_DM0
RES_SEL1__DM1 EQU CYREG_PRT2_DM1
RES_SEL1__DM2 EQU CYREG_PRT2_DM2
RES_SEL1__DR EQU CYREG_PRT2_DR
RES_SEL1__INP_DIS EQU CYREG_PRT2_INP_DIS
RES_SEL1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RES_SEL1__LCD_EN EQU CYREG_PRT2_LCD_EN
RES_SEL1__MASK EQU 0x40
RES_SEL1__P2_6__MASK EQU 0x40
RES_SEL1__P2_6__PC EQU CYREG_PRT2_PC6
RES_SEL1__P2_6__PORT EQU 2
RES_SEL1__P2_6__SHIFT EQU 6
RES_SEL1__PORT EQU 2
RES_SEL1__PRT EQU CYREG_PRT2_PRT
RES_SEL1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RES_SEL1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RES_SEL1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RES_SEL1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RES_SEL1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RES_SEL1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RES_SEL1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RES_SEL1__PS EQU CYREG_PRT2_PS
RES_SEL1__SHIFT EQU 6
RES_SEL1__SLW EQU CYREG_PRT2_SLW

; RR1_100V
RR1_100V__0__MASK EQU 0x10
RR1_100V__0__PC EQU CYREG_PRT4_PC4
RR1_100V__0__PORT EQU 4
RR1_100V__0__SHIFT EQU 4
RR1_100V__AG EQU CYREG_PRT4_AG
RR1_100V__AMUX EQU CYREG_PRT4_AMUX
RR1_100V__BIE EQU CYREG_PRT4_BIE
RR1_100V__BIT_MASK EQU CYREG_PRT4_BIT_MASK
RR1_100V__BYP EQU CYREG_PRT4_BYP
RR1_100V__CTL EQU CYREG_PRT4_CTL
RR1_100V__DM0 EQU CYREG_PRT4_DM0
RR1_100V__DM1 EQU CYREG_PRT4_DM1
RR1_100V__DM2 EQU CYREG_PRT4_DM2
RR1_100V__DR EQU CYREG_PRT4_DR
RR1_100V__INP_DIS EQU CYREG_PRT4_INP_DIS
RR1_100V__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
RR1_100V__LCD_EN EQU CYREG_PRT4_LCD_EN
RR1_100V__MASK EQU 0x10
RR1_100V__P4_4__MASK EQU 0x10
RR1_100V__P4_4__PC EQU CYREG_PRT4_PC4
RR1_100V__P4_4__PORT EQU 4
RR1_100V__P4_4__SHIFT EQU 4
RR1_100V__PORT EQU 4
RR1_100V__PRT EQU CYREG_PRT4_PRT
RR1_100V__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
RR1_100V__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
RR1_100V__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
RR1_100V__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
RR1_100V__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
RR1_100V__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
RR1_100V__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
RR1_100V__PS EQU CYREG_PRT4_PS
RR1_100V__SHIFT EQU 4
RR1_100V__SLW EQU CYREG_PRT4_SLW

; RR2_100V
RR2_100V__0__MASK EQU 0x80
RR2_100V__0__PC EQU CYREG_PRT6_PC7
RR2_100V__0__PORT EQU 6
RR2_100V__0__SHIFT EQU 7
RR2_100V__AG EQU CYREG_PRT6_AG
RR2_100V__AMUX EQU CYREG_PRT6_AMUX
RR2_100V__BIE EQU CYREG_PRT6_BIE
RR2_100V__BIT_MASK EQU CYREG_PRT6_BIT_MASK
RR2_100V__BYP EQU CYREG_PRT6_BYP
RR2_100V__CTL EQU CYREG_PRT6_CTL
RR2_100V__DM0 EQU CYREG_PRT6_DM0
RR2_100V__DM1 EQU CYREG_PRT6_DM1
RR2_100V__DM2 EQU CYREG_PRT6_DM2
RR2_100V__DR EQU CYREG_PRT6_DR
RR2_100V__INP_DIS EQU CYREG_PRT6_INP_DIS
RR2_100V__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
RR2_100V__LCD_EN EQU CYREG_PRT6_LCD_EN
RR2_100V__MASK EQU 0x80
RR2_100V__P6_7__MASK EQU 0x80
RR2_100V__P6_7__PC EQU CYREG_PRT6_PC7
RR2_100V__P6_7__PORT EQU 6
RR2_100V__P6_7__SHIFT EQU 7
RR2_100V__PORT EQU 6
RR2_100V__PRT EQU CYREG_PRT6_PRT
RR2_100V__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
RR2_100V__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
RR2_100V__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
RR2_100V__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
RR2_100V__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
RR2_100V__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
RR2_100V__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
RR2_100V__PS EQU CYREG_PRT6_PS
RR2_100V__SHIFT EQU 7
RR2_100V__SLW EQU CYREG_PRT6_SLW

; RS232_RX
RS232_RX__0__MASK EQU 0x02
RS232_RX__0__PC EQU CYREG_PRT5_PC1
RS232_RX__0__PORT EQU 5
RS232_RX__0__SHIFT EQU 1
RS232_RX__AG EQU CYREG_PRT5_AG
RS232_RX__AMUX EQU CYREG_PRT5_AMUX
RS232_RX__BIE EQU CYREG_PRT5_BIE
RS232_RX__BIT_MASK EQU CYREG_PRT5_BIT_MASK
RS232_RX__BYP EQU CYREG_PRT5_BYP
RS232_RX__CTL EQU CYREG_PRT5_CTL
RS232_RX__DM0 EQU CYREG_PRT5_DM0
RS232_RX__DM1 EQU CYREG_PRT5_DM1
RS232_RX__DM2 EQU CYREG_PRT5_DM2
RS232_RX__DR EQU CYREG_PRT5_DR
RS232_RX__INP_DIS EQU CYREG_PRT5_INP_DIS
RS232_RX__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
RS232_RX__LCD_EN EQU CYREG_PRT5_LCD_EN
RS232_RX__MASK EQU 0x02
RS232_RX__PORT EQU 5
RS232_RX__PRT EQU CYREG_PRT5_PRT
RS232_RX__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
RS232_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
RS232_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
RS232_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
RS232_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
RS232_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
RS232_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
RS232_RX__PS EQU CYREG_PRT5_PS
RS232_RX__SHIFT EQU 1
RS232_RX__SLW EQU CYREG_PRT5_SLW

; RS232_TX
RS232_TX__0__MASK EQU 0x01
RS232_TX__0__PC EQU CYREG_PRT5_PC0
RS232_TX__0__PORT EQU 5
RS232_TX__0__SHIFT EQU 0
RS232_TX__AG EQU CYREG_PRT5_AG
RS232_TX__AMUX EQU CYREG_PRT5_AMUX
RS232_TX__BIE EQU CYREG_PRT5_BIE
RS232_TX__BIT_MASK EQU CYREG_PRT5_BIT_MASK
RS232_TX__BYP EQU CYREG_PRT5_BYP
RS232_TX__CTL EQU CYREG_PRT5_CTL
RS232_TX__DM0 EQU CYREG_PRT5_DM0
RS232_TX__DM1 EQU CYREG_PRT5_DM1
RS232_TX__DM2 EQU CYREG_PRT5_DM2
RS232_TX__DR EQU CYREG_PRT5_DR
RS232_TX__INP_DIS EQU CYREG_PRT5_INP_DIS
RS232_TX__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
RS232_TX__LCD_EN EQU CYREG_PRT5_LCD_EN
RS232_TX__MASK EQU 0x01
RS232_TX__PORT EQU 5
RS232_TX__PRT EQU CYREG_PRT5_PRT
RS232_TX__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
RS232_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
RS232_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
RS232_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
RS232_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
RS232_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
RS232_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
RS232_TX__PS EQU CYREG_PRT5_PS
RS232_TX__SHIFT EQU 0
RS232_TX__SLW EQU CYREG_PRT5_SLW

; Clk_PWM
Clk_PWM__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clk_PWM__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clk_PWM__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clk_PWM__CFG2_SRC_SEL_MASK EQU 0x07
Clk_PWM__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clk_PWM__PM_ACT_MSK EQU 0x04
Clk_PWM__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clk_PWM__PM_STBY_MSK EQU 0x04

; DMM_SEL
DMM_SEL__0__MASK EQU 0x04
DMM_SEL__0__PC EQU CYREG_PRT12_PC2
DMM_SEL__0__PORT EQU 12
DMM_SEL__0__SHIFT EQU 2
DMM_SEL__AG EQU CYREG_PRT12_AG
DMM_SEL__BIE EQU CYREG_PRT12_BIE
DMM_SEL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DMM_SEL__BYP EQU CYREG_PRT12_BYP
DMM_SEL__DM0 EQU CYREG_PRT12_DM0
DMM_SEL__DM1 EQU CYREG_PRT12_DM1
DMM_SEL__DM2 EQU CYREG_PRT12_DM2
DMM_SEL__DR EQU CYREG_PRT12_DR
DMM_SEL__INP_DIS EQU CYREG_PRT12_INP_DIS
DMM_SEL__MASK EQU 0x04
DMM_SEL__P12_2__MASK EQU 0x04
DMM_SEL__P12_2__PC EQU CYREG_PRT12_PC2
DMM_SEL__P12_2__PORT EQU 12
DMM_SEL__P12_2__SHIFT EQU 2
DMM_SEL__PORT EQU 12
DMM_SEL__PRT EQU CYREG_PRT12_PRT
DMM_SEL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DMM_SEL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DMM_SEL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DMM_SEL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DMM_SEL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DMM_SEL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DMM_SEL__PS EQU CYREG_PRT12_PS
DMM_SEL__SHIFT EQU 2
DMM_SEL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DMM_SEL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DMM_SEL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DMM_SEL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DMM_SEL__SLW EQU CYREG_PRT12_SLW

; FG1_SEL
FG1_SEL__0__MASK EQU 0x02
FG1_SEL__0__PC EQU CYREG_PRT2_PC1
FG1_SEL__0__PORT EQU 2
FG1_SEL__0__SHIFT EQU 1
FG1_SEL__AG EQU CYREG_PRT2_AG
FG1_SEL__AMUX EQU CYREG_PRT2_AMUX
FG1_SEL__BIE EQU CYREG_PRT2_BIE
FG1_SEL__BIT_MASK EQU CYREG_PRT2_BIT_MASK
FG1_SEL__BYP EQU CYREG_PRT2_BYP
FG1_SEL__CTL EQU CYREG_PRT2_CTL
FG1_SEL__DM0 EQU CYREG_PRT2_DM0
FG1_SEL__DM1 EQU CYREG_PRT2_DM1
FG1_SEL__DM2 EQU CYREG_PRT2_DM2
FG1_SEL__DR EQU CYREG_PRT2_DR
FG1_SEL__INP_DIS EQU CYREG_PRT2_INP_DIS
FG1_SEL__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
FG1_SEL__LCD_EN EQU CYREG_PRT2_LCD_EN
FG1_SEL__MASK EQU 0x02
FG1_SEL__P2_1__MASK EQU 0x02
FG1_SEL__P2_1__PC EQU CYREG_PRT2_PC1
FG1_SEL__P2_1__PORT EQU 2
FG1_SEL__P2_1__SHIFT EQU 1
FG1_SEL__PORT EQU 2
FG1_SEL__PRT EQU CYREG_PRT2_PRT
FG1_SEL__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
FG1_SEL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
FG1_SEL__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
FG1_SEL__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
FG1_SEL__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
FG1_SEL__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
FG1_SEL__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
FG1_SEL__PS EQU CYREG_PRT2_PS
FG1_SEL__SHIFT EQU 1
FG1_SEL__SLW EQU CYREG_PRT2_SLW

; ICM_SEL
ICM_SEL__0__MASK EQU 0x01
ICM_SEL__0__PC EQU CYREG_PRT2_PC0
ICM_SEL__0__PORT EQU 2
ICM_SEL__0__SHIFT EQU 0
ICM_SEL__AG EQU CYREG_PRT2_AG
ICM_SEL__AMUX EQU CYREG_PRT2_AMUX
ICM_SEL__BIE EQU CYREG_PRT2_BIE
ICM_SEL__BIT_MASK EQU CYREG_PRT2_BIT_MASK
ICM_SEL__BYP EQU CYREG_PRT2_BYP
ICM_SEL__CTL EQU CYREG_PRT2_CTL
ICM_SEL__DM0 EQU CYREG_PRT2_DM0
ICM_SEL__DM1 EQU CYREG_PRT2_DM1
ICM_SEL__DM2 EQU CYREG_PRT2_DM2
ICM_SEL__DR EQU CYREG_PRT2_DR
ICM_SEL__INP_DIS EQU CYREG_PRT2_INP_DIS
ICM_SEL__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
ICM_SEL__LCD_EN EQU CYREG_PRT2_LCD_EN
ICM_SEL__MASK EQU 0x01
ICM_SEL__P2_0__MASK EQU 0x01
ICM_SEL__P2_0__PC EQU CYREG_PRT2_PC0
ICM_SEL__P2_0__PORT EQU 2
ICM_SEL__P2_0__SHIFT EQU 0
ICM_SEL__PORT EQU 2
ICM_SEL__PRT EQU CYREG_PRT2_PRT
ICM_SEL__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
ICM_SEL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
ICM_SEL__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
ICM_SEL__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
ICM_SEL__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
ICM_SEL__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
ICM_SEL__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
ICM_SEL__PS EQU CYREG_PRT2_PS
ICM_SEL__SHIFT EQU 0
ICM_SEL__SLW EQU CYREG_PRT2_SLW

; PWM_Out
PWM_Out__0__MASK EQU 0x10
PWM_Out__0__PC EQU CYREG_PRT12_PC4
PWM_Out__0__PORT EQU 12
PWM_Out__0__SHIFT EQU 4
PWM_Out__AG EQU CYREG_PRT12_AG
PWM_Out__BIE EQU CYREG_PRT12_BIE
PWM_Out__BIT_MASK EQU CYREG_PRT12_BIT_MASK
PWM_Out__BYP EQU CYREG_PRT12_BYP
PWM_Out__DM0 EQU CYREG_PRT12_DM0
PWM_Out__DM1 EQU CYREG_PRT12_DM1
PWM_Out__DM2 EQU CYREG_PRT12_DM2
PWM_Out__DR EQU CYREG_PRT12_DR
PWM_Out__INP_DIS EQU CYREG_PRT12_INP_DIS
PWM_Out__MASK EQU 0x10
PWM_Out__PORT EQU 12
PWM_Out__PRT EQU CYREG_PRT12_PRT
PWM_Out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
PWM_Out__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
PWM_Out__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
PWM_Out__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
PWM_Out__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
PWM_Out__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
PWM_Out__PS EQU CYREG_PRT12_PS
PWM_Out__SHIFT EQU 4
PWM_Out__SIO_CFG EQU CYREG_PRT12_SIO_CFG
PWM_Out__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
PWM_Out__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
PWM_Out__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
PWM_Out__SLW EQU CYREG_PRT12_SLW

; RR1_10V
RR1_10V__0__MASK EQU 0x20
RR1_10V__0__PC EQU CYREG_PRT4_PC5
RR1_10V__0__PORT EQU 4
RR1_10V__0__SHIFT EQU 5
RR1_10V__AG EQU CYREG_PRT4_AG
RR1_10V__AMUX EQU CYREG_PRT4_AMUX
RR1_10V__BIE EQU CYREG_PRT4_BIE
RR1_10V__BIT_MASK EQU CYREG_PRT4_BIT_MASK
RR1_10V__BYP EQU CYREG_PRT4_BYP
RR1_10V__CTL EQU CYREG_PRT4_CTL
RR1_10V__DM0 EQU CYREG_PRT4_DM0
RR1_10V__DM1 EQU CYREG_PRT4_DM1
RR1_10V__DM2 EQU CYREG_PRT4_DM2
RR1_10V__DR EQU CYREG_PRT4_DR
RR1_10V__INP_DIS EQU CYREG_PRT4_INP_DIS
RR1_10V__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
RR1_10V__LCD_EN EQU CYREG_PRT4_LCD_EN
RR1_10V__MASK EQU 0x20
RR1_10V__P4_5__MASK EQU 0x20
RR1_10V__P4_5__PC EQU CYREG_PRT4_PC5
RR1_10V__P4_5__PORT EQU 4
RR1_10V__P4_5__SHIFT EQU 5
RR1_10V__PORT EQU 4
RR1_10V__PRT EQU CYREG_PRT4_PRT
RR1_10V__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
RR1_10V__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
RR1_10V__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
RR1_10V__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
RR1_10V__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
RR1_10V__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
RR1_10V__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
RR1_10V__PS EQU CYREG_PRT4_PS
RR1_10V__SHIFT EQU 5
RR1_10V__SLW EQU CYREG_PRT4_SLW

; RR2_10V
RR2_10V__0__MASK EQU 0x40
RR2_10V__0__PC EQU CYREG_PRT6_PC6
RR2_10V__0__PORT EQU 6
RR2_10V__0__SHIFT EQU 6
RR2_10V__AG EQU CYREG_PRT6_AG
RR2_10V__AMUX EQU CYREG_PRT6_AMUX
RR2_10V__BIE EQU CYREG_PRT6_BIE
RR2_10V__BIT_MASK EQU CYREG_PRT6_BIT_MASK
RR2_10V__BYP EQU CYREG_PRT6_BYP
RR2_10V__CTL EQU CYREG_PRT6_CTL
RR2_10V__DM0 EQU CYREG_PRT6_DM0
RR2_10V__DM1 EQU CYREG_PRT6_DM1
RR2_10V__DM2 EQU CYREG_PRT6_DM2
RR2_10V__DR EQU CYREG_PRT6_DR
RR2_10V__INP_DIS EQU CYREG_PRT6_INP_DIS
RR2_10V__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
RR2_10V__LCD_EN EQU CYREG_PRT6_LCD_EN
RR2_10V__MASK EQU 0x40
RR2_10V__P6_6__MASK EQU 0x40
RR2_10V__P6_6__PC EQU CYREG_PRT6_PC6
RR2_10V__P6_6__PORT EQU 6
RR2_10V__P6_6__SHIFT EQU 6
RR2_10V__PORT EQU 6
RR2_10V__PRT EQU CYREG_PRT6_PRT
RR2_10V__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
RR2_10V__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
RR2_10V__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
RR2_10V__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
RR2_10V__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
RR2_10V__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
RR2_10V__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
RR2_10V__PS EQU CYREG_PRT6_PS
RR2_10V__SHIFT EQU 6
RR2_10V__SLW EQU CYREG_PRT6_SLW

; S1_100V
S1_100V__0__MASK EQU 0x20
S1_100V__0__PC EQU CYREG_PRT12_PC5
S1_100V__0__PORT EQU 12
S1_100V__0__SHIFT EQU 5
S1_100V__AG EQU CYREG_PRT12_AG
S1_100V__BIE EQU CYREG_PRT12_BIE
S1_100V__BIT_MASK EQU CYREG_PRT12_BIT_MASK
S1_100V__BYP EQU CYREG_PRT12_BYP
S1_100V__DM0 EQU CYREG_PRT12_DM0
S1_100V__DM1 EQU CYREG_PRT12_DM1
S1_100V__DM2 EQU CYREG_PRT12_DM2
S1_100V__DR EQU CYREG_PRT12_DR
S1_100V__INP_DIS EQU CYREG_PRT12_INP_DIS
S1_100V__MASK EQU 0x20
S1_100V__P12_5__MASK EQU 0x20
S1_100V__P12_5__PC EQU CYREG_PRT12_PC5
S1_100V__P12_5__PORT EQU 12
S1_100V__P12_5__SHIFT EQU 5
S1_100V__PORT EQU 12
S1_100V__PRT EQU CYREG_PRT12_PRT
S1_100V__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
S1_100V__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
S1_100V__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
S1_100V__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
S1_100V__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
S1_100V__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
S1_100V__PS EQU CYREG_PRT12_PS
S1_100V__SHIFT EQU 5
S1_100V__SIO_CFG EQU CYREG_PRT12_SIO_CFG
S1_100V__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
S1_100V__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
S1_100V__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
S1_100V__SLW EQU CYREG_PRT12_SLW

; U_CLOCK
U_CLOCK__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
U_CLOCK__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
U_CLOCK__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
U_CLOCK__CFG2_SRC_SEL_MASK EQU 0x07
U_CLOCK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
U_CLOCK__PM_ACT_MSK EQU 0x01
U_CLOCK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
U_CLOCK__PM_STBY_MSK EQU 0x01

; VI1_SEL
VI1_SEL__0__MASK EQU 0x10
VI1_SEL__0__PC EQU CYREG_PRT2_PC4
VI1_SEL__0__PORT EQU 2
VI1_SEL__0__SHIFT EQU 4
VI1_SEL__AG EQU CYREG_PRT2_AG
VI1_SEL__AMUX EQU CYREG_PRT2_AMUX
VI1_SEL__BIE EQU CYREG_PRT2_BIE
VI1_SEL__BIT_MASK EQU CYREG_PRT2_BIT_MASK
VI1_SEL__BYP EQU CYREG_PRT2_BYP
VI1_SEL__CTL EQU CYREG_PRT2_CTL
VI1_SEL__DM0 EQU CYREG_PRT2_DM0
VI1_SEL__DM1 EQU CYREG_PRT2_DM1
VI1_SEL__DM2 EQU CYREG_PRT2_DM2
VI1_SEL__DR EQU CYREG_PRT2_DR
VI1_SEL__INP_DIS EQU CYREG_PRT2_INP_DIS
VI1_SEL__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
VI1_SEL__LCD_EN EQU CYREG_PRT2_LCD_EN
VI1_SEL__MASK EQU 0x10
VI1_SEL__P2_4__MASK EQU 0x10
VI1_SEL__P2_4__PC EQU CYREG_PRT2_PC4
VI1_SEL__P2_4__PORT EQU 2
VI1_SEL__P2_4__SHIFT EQU 4
VI1_SEL__PORT EQU 2
VI1_SEL__PRT EQU CYREG_PRT2_PRT
VI1_SEL__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
VI1_SEL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
VI1_SEL__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
VI1_SEL__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
VI1_SEL__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
VI1_SEL__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
VI1_SEL__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
VI1_SEL__PS EQU CYREG_PRT2_PS
VI1_SEL__SHIFT EQU 4
VI1_SEL__SLW EQU CYREG_PRT2_SLW

; VI2_SEL
VI2_SEL__0__MASK EQU 0x20
VI2_SEL__0__PC EQU CYREG_PRT2_PC5
VI2_SEL__0__PORT EQU 2
VI2_SEL__0__SHIFT EQU 5
VI2_SEL__AG EQU CYREG_PRT2_AG
VI2_SEL__AMUX EQU CYREG_PRT2_AMUX
VI2_SEL__BIE EQU CYREG_PRT2_BIE
VI2_SEL__BIT_MASK EQU CYREG_PRT2_BIT_MASK
VI2_SEL__BYP EQU CYREG_PRT2_BYP
VI2_SEL__CTL EQU CYREG_PRT2_CTL
VI2_SEL__DM0 EQU CYREG_PRT2_DM0
VI2_SEL__DM1 EQU CYREG_PRT2_DM1
VI2_SEL__DM2 EQU CYREG_PRT2_DM2
VI2_SEL__DR EQU CYREG_PRT2_DR
VI2_SEL__INP_DIS EQU CYREG_PRT2_INP_DIS
VI2_SEL__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
VI2_SEL__LCD_EN EQU CYREG_PRT2_LCD_EN
VI2_SEL__MASK EQU 0x20
VI2_SEL__P2_5__MASK EQU 0x20
VI2_SEL__P2_5__PC EQU CYREG_PRT2_PC5
VI2_SEL__P2_5__PORT EQU 2
VI2_SEL__P2_5__SHIFT EQU 5
VI2_SEL__PORT EQU 2
VI2_SEL__PRT EQU CYREG_PRT2_PRT
VI2_SEL__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
VI2_SEL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
VI2_SEL__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
VI2_SEL__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
VI2_SEL__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
VI2_SEL__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
VI2_SEL__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
VI2_SEL__PS EQU CYREG_PRT2_PS
VI2_SEL__SHIFT EQU 5
VI2_SEL__SLW EQU CYREG_PRT2_SLW

; LV_SEL
LV_SEL__0__MASK EQU 0x20
LV_SEL__0__PC EQU CYREG_IO_PC_PRT15_PC5
LV_SEL__0__PORT EQU 15
LV_SEL__0__SHIFT EQU 5
LV_SEL__AG EQU CYREG_PRT15_AG
LV_SEL__AMUX EQU CYREG_PRT15_AMUX
LV_SEL__BIE EQU CYREG_PRT15_BIE
LV_SEL__BIT_MASK EQU CYREG_PRT15_BIT_MASK
LV_SEL__BYP EQU CYREG_PRT15_BYP
LV_SEL__CTL EQU CYREG_PRT15_CTL
LV_SEL__DM0 EQU CYREG_PRT15_DM0
LV_SEL__DM1 EQU CYREG_PRT15_DM1
LV_SEL__DM2 EQU CYREG_PRT15_DM2
LV_SEL__DR EQU CYREG_PRT15_DR
LV_SEL__INP_DIS EQU CYREG_PRT15_INP_DIS
LV_SEL__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
LV_SEL__LCD_EN EQU CYREG_PRT15_LCD_EN
LV_SEL__MASK EQU 0x20
LV_SEL__P15_5__MASK EQU 0x20
LV_SEL__P15_5__PC EQU CYREG_IO_PC_PRT15_PC5
LV_SEL__P15_5__PORT EQU 15
LV_SEL__P15_5__SHIFT EQU 5
LV_SEL__PORT EQU 15
LV_SEL__PRT EQU CYREG_PRT15_PRT
LV_SEL__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
LV_SEL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
LV_SEL__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
LV_SEL__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
LV_SEL__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
LV_SEL__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
LV_SEL__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
LV_SEL__PS EQU CYREG_PRT15_PS
LV_SEL__SHIFT EQU 5
LV_SEL__SLW EQU CYREG_PRT15_SLW

; RR1_0V
RR1_0V__0__MASK EQU 0x80
RR1_0V__0__PC EQU CYREG_PRT4_PC7
RR1_0V__0__PORT EQU 4
RR1_0V__0__SHIFT EQU 7
RR1_0V__AG EQU CYREG_PRT4_AG
RR1_0V__AMUX EQU CYREG_PRT4_AMUX
RR1_0V__BIE EQU CYREG_PRT4_BIE
RR1_0V__BIT_MASK EQU CYREG_PRT4_BIT_MASK
RR1_0V__BYP EQU CYREG_PRT4_BYP
RR1_0V__CTL EQU CYREG_PRT4_CTL
RR1_0V__DM0 EQU CYREG_PRT4_DM0
RR1_0V__DM1 EQU CYREG_PRT4_DM1
RR1_0V__DM2 EQU CYREG_PRT4_DM2
RR1_0V__DR EQU CYREG_PRT4_DR
RR1_0V__INP_DIS EQU CYREG_PRT4_INP_DIS
RR1_0V__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
RR1_0V__LCD_EN EQU CYREG_PRT4_LCD_EN
RR1_0V__MASK EQU 0x80
RR1_0V__P4_7__MASK EQU 0x80
RR1_0V__P4_7__PC EQU CYREG_PRT4_PC7
RR1_0V__P4_7__PORT EQU 4
RR1_0V__P4_7__SHIFT EQU 7
RR1_0V__PORT EQU 4
RR1_0V__PRT EQU CYREG_PRT4_PRT
RR1_0V__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
RR1_0V__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
RR1_0V__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
RR1_0V__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
RR1_0V__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
RR1_0V__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
RR1_0V__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
RR1_0V__PS EQU CYREG_PRT4_PS
RR1_0V__SHIFT EQU 7
RR1_0V__SLW EQU CYREG_PRT4_SLW

; RR1_1V
RR1_1V__0__MASK EQU 0x40
RR1_1V__0__PC EQU CYREG_PRT4_PC6
RR1_1V__0__PORT EQU 4
RR1_1V__0__SHIFT EQU 6
RR1_1V__AG EQU CYREG_PRT4_AG
RR1_1V__AMUX EQU CYREG_PRT4_AMUX
RR1_1V__BIE EQU CYREG_PRT4_BIE
RR1_1V__BIT_MASK EQU CYREG_PRT4_BIT_MASK
RR1_1V__BYP EQU CYREG_PRT4_BYP
RR1_1V__CTL EQU CYREG_PRT4_CTL
RR1_1V__DM0 EQU CYREG_PRT4_DM0
RR1_1V__DM1 EQU CYREG_PRT4_DM1
RR1_1V__DM2 EQU CYREG_PRT4_DM2
RR1_1V__DR EQU CYREG_PRT4_DR
RR1_1V__INP_DIS EQU CYREG_PRT4_INP_DIS
RR1_1V__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
RR1_1V__LCD_EN EQU CYREG_PRT4_LCD_EN
RR1_1V__MASK EQU 0x40
RR1_1V__P4_6__MASK EQU 0x40
RR1_1V__P4_6__PC EQU CYREG_PRT4_PC6
RR1_1V__P4_6__PORT EQU 4
RR1_1V__P4_6__SHIFT EQU 6
RR1_1V__PORT EQU 4
RR1_1V__PRT EQU CYREG_PRT4_PRT
RR1_1V__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
RR1_1V__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
RR1_1V__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
RR1_1V__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
RR1_1V__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
RR1_1V__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
RR1_1V__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
RR1_1V__PS EQU CYREG_PRT4_PS
RR1_1V__SHIFT EQU 6
RR1_1V__SLW EQU CYREG_PRT4_SLW

; RR2_0V
RR2_0V__0__MASK EQU 0x10
RR2_0V__0__PC EQU CYREG_PRT6_PC4
RR2_0V__0__PORT EQU 6
RR2_0V__0__SHIFT EQU 4
RR2_0V__AG EQU CYREG_PRT6_AG
RR2_0V__AMUX EQU CYREG_PRT6_AMUX
RR2_0V__BIE EQU CYREG_PRT6_BIE
RR2_0V__BIT_MASK EQU CYREG_PRT6_BIT_MASK
RR2_0V__BYP EQU CYREG_PRT6_BYP
RR2_0V__CTL EQU CYREG_PRT6_CTL
RR2_0V__DM0 EQU CYREG_PRT6_DM0
RR2_0V__DM1 EQU CYREG_PRT6_DM1
RR2_0V__DM2 EQU CYREG_PRT6_DM2
RR2_0V__DR EQU CYREG_PRT6_DR
RR2_0V__INP_DIS EQU CYREG_PRT6_INP_DIS
RR2_0V__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
RR2_0V__LCD_EN EQU CYREG_PRT6_LCD_EN
RR2_0V__MASK EQU 0x10
RR2_0V__P6_4__MASK EQU 0x10
RR2_0V__P6_4__PC EQU CYREG_PRT6_PC4
RR2_0V__P6_4__PORT EQU 6
RR2_0V__P6_4__SHIFT EQU 4
RR2_0V__PORT EQU 6
RR2_0V__PRT EQU CYREG_PRT6_PRT
RR2_0V__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
RR2_0V__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
RR2_0V__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
RR2_0V__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
RR2_0V__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
RR2_0V__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
RR2_0V__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
RR2_0V__PS EQU CYREG_PRT6_PS
RR2_0V__SHIFT EQU 4
RR2_0V__SLW EQU CYREG_PRT6_SLW

; RR2_1V
RR2_1V__0__MASK EQU 0x20
RR2_1V__0__PC EQU CYREG_PRT6_PC5
RR2_1V__0__PORT EQU 6
RR2_1V__0__SHIFT EQU 5
RR2_1V__AG EQU CYREG_PRT6_AG
RR2_1V__AMUX EQU CYREG_PRT6_AMUX
RR2_1V__BIE EQU CYREG_PRT6_BIE
RR2_1V__BIT_MASK EQU CYREG_PRT6_BIT_MASK
RR2_1V__BYP EQU CYREG_PRT6_BYP
RR2_1V__CTL EQU CYREG_PRT6_CTL
RR2_1V__DM0 EQU CYREG_PRT6_DM0
RR2_1V__DM1 EQU CYREG_PRT6_DM1
RR2_1V__DM2 EQU CYREG_PRT6_DM2
RR2_1V__DR EQU CYREG_PRT6_DR
RR2_1V__INP_DIS EQU CYREG_PRT6_INP_DIS
RR2_1V__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
RR2_1V__LCD_EN EQU CYREG_PRT6_LCD_EN
RR2_1V__MASK EQU 0x20
RR2_1V__P6_5__MASK EQU 0x20
RR2_1V__P6_5__PC EQU CYREG_PRT6_PC5
RR2_1V__P6_5__PORT EQU 6
RR2_1V__P6_5__SHIFT EQU 5
RR2_1V__PORT EQU 6
RR2_1V__PRT EQU CYREG_PRT6_PRT
RR2_1V__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
RR2_1V__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
RR2_1V__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
RR2_1V__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
RR2_1V__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
RR2_1V__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
RR2_1V__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
RR2_1V__PS EQU CYREG_PRT6_PS
RR2_1V__SHIFT EQU 5
RR2_1V__SLW EQU CYREG_PRT6_SLW

; Clock
Clock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock__CFG2_SRC_SEL_MASK EQU 0x07
Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock__PM_ACT_MSK EQU 0x08
Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock__PM_STBY_MSK EQU 0x08

; I_SEL
I_SEL__0__MASK EQU 0x02
I_SEL__0__PC EQU CYREG_PRT6_PC1
I_SEL__0__PORT EQU 6
I_SEL__0__SHIFT EQU 1
I_SEL__AG EQU CYREG_PRT6_AG
I_SEL__AMUX EQU CYREG_PRT6_AMUX
I_SEL__BIE EQU CYREG_PRT6_BIE
I_SEL__BIT_MASK EQU CYREG_PRT6_BIT_MASK
I_SEL__BYP EQU CYREG_PRT6_BYP
I_SEL__CTL EQU CYREG_PRT6_CTL
I_SEL__DM0 EQU CYREG_PRT6_DM0
I_SEL__DM1 EQU CYREG_PRT6_DM1
I_SEL__DM2 EQU CYREG_PRT6_DM2
I_SEL__DR EQU CYREG_PRT6_DR
I_SEL__INP_DIS EQU CYREG_PRT6_INP_DIS
I_SEL__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
I_SEL__LCD_EN EQU CYREG_PRT6_LCD_EN
I_SEL__MASK EQU 0x02
I_SEL__P6_1__MASK EQU 0x02
I_SEL__P6_1__PC EQU CYREG_PRT6_PC1
I_SEL__P6_1__PORT EQU 6
I_SEL__P6_1__SHIFT EQU 1
I_SEL__PORT EQU 6
I_SEL__PRT EQU CYREG_PRT6_PRT
I_SEL__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
I_SEL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
I_SEL__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
I_SEL__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
I_SEL__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
I_SEL__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
I_SEL__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
I_SEL__PS EQU CYREG_PRT6_PS
I_SEL__SHIFT EQU 1
I_SEL__SLW EQU CYREG_PRT6_SLW

; k_isr
k_isr__ES2_PATCH EQU 0
k_isr__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN1
k_isr__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD1
k_isr__INTC_MASK EQU 0x02
k_isr__INTC_NUMBER EQU 9
k_isr__INTC_PRIOR_NUM EQU 1
k_isr__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR9
k_isr__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN1
k_isr__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD1
k_isr__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x12)

; Key1
Key1__0__MASK EQU 0x01
Key1__0__PC EQU CYREG_PRT0_PC0
Key1__0__PORT EQU 0
Key1__0__SHIFT EQU 0
Key1__1__MASK EQU 0x02
Key1__1__PC EQU CYREG_PRT0_PC1
Key1__1__PORT EQU 0
Key1__1__SHIFT EQU 1
Key1__2__MASK EQU 0x04
Key1__2__PC EQU CYREG_PRT0_PC2
Key1__2__PORT EQU 0
Key1__2__SHIFT EQU 2
Key1__AG EQU CYREG_PRT0_AG
Key1__AMUX EQU CYREG_PRT0_AMUX
Key1__BIE EQU CYREG_PRT0_BIE
Key1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Key1__BYP EQU CYREG_PRT0_BYP
Key1__CTL EQU CYREG_PRT0_CTL
Key1__DM0 EQU CYREG_PRT0_DM0
Key1__DM1 EQU CYREG_PRT0_DM1
Key1__DM2 EQU CYREG_PRT0_DM2
Key1__DR EQU CYREG_PRT0_DR
Key1__INP_DIS EQU CYREG_PRT0_INP_DIS
Key1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Key1__LCD_EN EQU CYREG_PRT0_LCD_EN
Key1__MASK EQU 0x07
Key1__PORT EQU 0
Key1__PRT EQU CYREG_PRT0_PRT
Key1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Key1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Key1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Key1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Key1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Key1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Key1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Key1__PS EQU CYREG_PRT0_PS
Key1__SHIFT EQU 0
Key1__SLW EQU CYREG_PRT0_SLW

; Key2
Key2__0__MASK EQU 0x10
Key2__0__PC EQU CYREG_PRT0_PC4
Key2__0__PORT EQU 0
Key2__0__SHIFT EQU 4
Key2__1__MASK EQU 0x20
Key2__1__PC EQU CYREG_PRT0_PC5
Key2__1__PORT EQU 0
Key2__1__SHIFT EQU 5
Key2__2__MASK EQU 0x40
Key2__2__PC EQU CYREG_PRT0_PC6
Key2__2__PORT EQU 0
Key2__2__SHIFT EQU 6
Key2__AG EQU CYREG_PRT0_AG
Key2__AMUX EQU CYREG_PRT0_AMUX
Key2__BIE EQU CYREG_PRT0_BIE
Key2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Key2__BYP EQU CYREG_PRT0_BYP
Key2__CTL EQU CYREG_PRT0_CTL
Key2__DM0 EQU CYREG_PRT0_DM0
Key2__DM1 EQU CYREG_PRT0_DM1
Key2__DM2 EQU CYREG_PRT0_DM2
Key2__DR EQU CYREG_PRT0_DR
Key2__INP_DIS EQU CYREG_PRT0_INP_DIS
Key2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Key2__LCD_EN EQU CYREG_PRT0_LCD_EN
Key2__MASK EQU 0x70
Key2__PORT EQU 0
Key2__PRT EQU CYREG_PRT0_PRT
Key2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Key2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Key2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Key2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Key2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Key2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Key2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Key2__PS EQU CYREG_PRT0_PS
Key2__SHIFT EQU 4
Key2__SLW EQU CYREG_PRT0_SLW

; MISO
MISO__0__MASK EQU 0x80
MISO__0__PC EQU CYREG_PRT5_PC7
MISO__0__PORT EQU 5
MISO__0__SHIFT EQU 7
MISO__AG EQU CYREG_PRT5_AG
MISO__AMUX EQU CYREG_PRT5_AMUX
MISO__BIE EQU CYREG_PRT5_BIE
MISO__BIT_MASK EQU CYREG_PRT5_BIT_MASK
MISO__BYP EQU CYREG_PRT5_BYP
MISO__CTL EQU CYREG_PRT5_CTL
MISO__DM0 EQU CYREG_PRT5_DM0
MISO__DM1 EQU CYREG_PRT5_DM1
MISO__DM2 EQU CYREG_PRT5_DM2
MISO__DR EQU CYREG_PRT5_DR
MISO__INP_DIS EQU CYREG_PRT5_INP_DIS
MISO__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
MISO__LCD_EN EQU CYREG_PRT5_LCD_EN
MISO__MASK EQU 0x80
MISO__P5_7__MASK EQU 0x80
MISO__P5_7__PC EQU CYREG_PRT5_PC7
MISO__P5_7__PORT EQU 5
MISO__P5_7__SHIFT EQU 7
MISO__PORT EQU 5
MISO__PRT EQU CYREG_PRT5_PRT
MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
MISO__PS EQU CYREG_PRT5_PS
MISO__SHIFT EQU 7
MISO__SLW EQU CYREG_PRT5_SLW

; MOSI
MOSI__0__MASK EQU 0x40
MOSI__0__PC EQU CYREG_PRT5_PC6
MOSI__0__PORT EQU 5
MOSI__0__SHIFT EQU 6
MOSI__AG EQU CYREG_PRT5_AG
MOSI__AMUX EQU CYREG_PRT5_AMUX
MOSI__BIE EQU CYREG_PRT5_BIE
MOSI__BIT_MASK EQU CYREG_PRT5_BIT_MASK
MOSI__BYP EQU CYREG_PRT5_BYP
MOSI__CTL EQU CYREG_PRT5_CTL
MOSI__DM0 EQU CYREG_PRT5_DM0
MOSI__DM1 EQU CYREG_PRT5_DM1
MOSI__DM2 EQU CYREG_PRT5_DM2
MOSI__DR EQU CYREG_PRT5_DR
MOSI__INP_DIS EQU CYREG_PRT5_INP_DIS
MOSI__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
MOSI__LCD_EN EQU CYREG_PRT5_LCD_EN
MOSI__MASK EQU 0x40
MOSI__P5_6__MASK EQU 0x40
MOSI__P5_6__PC EQU CYREG_PRT5_PC6
MOSI__P5_6__PORT EQU 5
MOSI__P5_6__SHIFT EQU 6
MOSI__PORT EQU 5
MOSI__PRT EQU CYREG_PRT5_PRT
MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
MOSI__PS EQU CYREG_PRT5_PS
MOSI__SHIFT EQU 6
MOSI__SLW EQU CYREG_PRT5_SLW

; CSN
CSN__0__MASK EQU 0x10
CSN__0__PC EQU CYREG_PRT5_PC4
CSN__0__PORT EQU 5
CSN__0__SHIFT EQU 4
CSN__AG EQU CYREG_PRT5_AG
CSN__AMUX EQU CYREG_PRT5_AMUX
CSN__BIE EQU CYREG_PRT5_BIE
CSN__BIT_MASK EQU CYREG_PRT5_BIT_MASK
CSN__BYP EQU CYREG_PRT5_BYP
CSN__CTL EQU CYREG_PRT5_CTL
CSN__DM0 EQU CYREG_PRT5_DM0
CSN__DM1 EQU CYREG_PRT5_DM1
CSN__DM2 EQU CYREG_PRT5_DM2
CSN__DR EQU CYREG_PRT5_DR
CSN__INP_DIS EQU CYREG_PRT5_INP_DIS
CSN__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
CSN__LCD_EN EQU CYREG_PRT5_LCD_EN
CSN__MASK EQU 0x10
CSN__P5_4__MASK EQU 0x10
CSN__P5_4__PC EQU CYREG_PRT5_PC4
CSN__P5_4__PORT EQU 5
CSN__P5_4__SHIFT EQU 4
CSN__PORT EQU 5
CSN__PRT EQU CYREG_PRT5_PRT
CSN__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
CSN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
CSN__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
CSN__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
CSN__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
CSN__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
CSN__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
CSN__PS EQU CYREG_PRT5_PS
CSN__SHIFT EQU 4
CSN__SLW EQU CYREG_PRT5_SLW

; isr
isr__ES2_PATCH EQU 0
isr__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
isr__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
isr__INTC_MASK EQU 0x01
isr__INTC_NUMBER EQU 0
isr__INTC_PRIOR_NUM EQU 2
isr__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR0
isr__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
isr__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
isr__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x00)

; KEY
KEY__0__MASK EQU 0x04
KEY__0__PC EQU CYREG_PRT5_PC2
KEY__0__PORT EQU 5
KEY__0__SHIFT EQU 2
KEY__AG EQU CYREG_PRT5_AG
KEY__AMUX EQU CYREG_PRT5_AMUX
KEY__BIE EQU CYREG_PRT5_BIE
KEY__BIT_MASK EQU CYREG_PRT5_BIT_MASK
KEY__BYP EQU CYREG_PRT5_BYP
KEY__CTL EQU CYREG_PRT5_CTL
KEY__DM0 EQU CYREG_PRT5_DM0
KEY__DM1 EQU CYREG_PRT5_DM1
KEY__DM2 EQU CYREG_PRT5_DM2
KEY__DR EQU CYREG_PRT5_DR
KEY__INP_DIS EQU CYREG_PRT5_INP_DIS
KEY__INTSTAT EQU CYREG_PICU5_INTSTAT
KEY__INT__MASK EQU 0x04
KEY__INT__PC EQU CYREG_PRT5_PC2
KEY__INT__PORT EQU 5
KEY__INT__SHIFT EQU 2
KEY__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
KEY__LCD_EN EQU CYREG_PRT5_LCD_EN
KEY__MASK EQU 0x04
KEY__PORT EQU 5
KEY__PRT EQU CYREG_PRT5_PRT
KEY__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
KEY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
KEY__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
KEY__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
KEY__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
KEY__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
KEY__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
KEY__PS EQU CYREG_PRT5_PS
KEY__SHIFT EQU 2
KEY__SLW EQU CYREG_PRT5_SLW
KEY__SNAP EQU CYREG_PICU5_SNAP

; SCK
SCK__0__MASK EQU 0x20
SCK__0__PC EQU CYREG_PRT5_PC5
SCK__0__PORT EQU 5
SCK__0__SHIFT EQU 5
SCK__AG EQU CYREG_PRT5_AG
SCK__AMUX EQU CYREG_PRT5_AMUX
SCK__BIE EQU CYREG_PRT5_BIE
SCK__BIT_MASK EQU CYREG_PRT5_BIT_MASK
SCK__BYP EQU CYREG_PRT5_BYP
SCK__CTL EQU CYREG_PRT5_CTL
SCK__DM0 EQU CYREG_PRT5_DM0
SCK__DM1 EQU CYREG_PRT5_DM1
SCK__DM2 EQU CYREG_PRT5_DM2
SCK__DR EQU CYREG_PRT5_DR
SCK__INP_DIS EQU CYREG_PRT5_INP_DIS
SCK__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
SCK__LCD_EN EQU CYREG_PRT5_LCD_EN
SCK__MASK EQU 0x20
SCK__P5_5__MASK EQU 0x20
SCK__P5_5__PC EQU CYREG_PRT5_PC5
SCK__P5_5__PORT EQU 5
SCK__P5_5__SHIFT EQU 5
SCK__PORT EQU 5
SCK__PRT EQU CYREG_PRT5_PRT
SCK__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
SCK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
SCK__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
SCK__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
SCK__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
SCK__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
SCK__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
SCK__PS EQU CYREG_PRT5_PS
SCK__SHIFT EQU 5
SCK__SLW EQU CYREG_PRT5_SLW

; Miscellaneous
; -- WARNING: define names containting LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_LEOPARD
CYDEV_BOOTLOADER_CHECKSUM_BASIC EQU 0
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_APPLICATION_ID EQU 0x0000
CYDEV_APPLICATION_VERSION EQU 0x0000
CYDEV_BOOTLOADER_CHECKSUM EQU CYDEV_BOOTLOADER_CHECKSUM_BASIC
CYDEV_BOOTLOADER_CHECKSUM_CRC EQU 1
CYDEV_BOOTLOADER_FAST_VERIFY EQU 0
CYDEV_BOOTLOADER_VERSION EQU 0x0000
CYDEV_BOOTLOADER_WAIT_COMMAND EQU 1
CYDEV_BOOTLOADER_WAIT_TIME EQU 200
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_PANTHER EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC3
CYDEV_CHIP_JTAG_ID EQU 0x1E08A069
CYDEV_CHIP_MEMBER_5A EQU 2
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_3A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_3A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_LEOPARD_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CONFIGURATION_CLEAR_SRAM EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_FORCE_ROUTE EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CUSTOM_ID EQU 0x00000000
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 1
CYDEV_INSTRUCT_CACHE_ENABLED EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_SWV_ENABLED EQU 0
CYDEV_VDDA LIT '5.0'
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD LIT '5.0'
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0 LIT '5.0'
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1 LIT '5.0'
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2 LIT '5.0'
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3 LIT '5.0'
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
CyBtldr_Custom_Interface EQU CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERKEIL_INC */
