Analysis & Synthesis report for lab_intup
Mon Jun 06 11:44:07 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |sistema_top|sistema:inst|bloquetimer:inst4|timer:b2v_inst21|state
 11. State Machine - |sistema_top|sistema:inst|bloquetimer:inst4|timer:b2v_inst21|contador8bits:cont8|generador_pulsos:puls|state
 12. State Machine - |sistema_top|sistema:inst|bloquetimer:inst4|control:b2v_inst1|estado
 13. State Machine - |sistema_top|sistema:inst|bloquetimer:inst4|control:b2v_inst1|state
 14. State Machine - |sistema_top|sistema:inst|bloquecontador:inst3|counter:b2v_inst1|state
 15. State Machine - |sistema_top|sistema:inst|bloquecontador:inst3|counter:b2v_inst1|contador8bits:cont8|generador_pulsos:puls|state
 16. State Machine - |sistema_top|sistema:inst|bloquecontador:inst3|control:b2v_inst|estado
 17. State Machine - |sistema_top|sistema:inst|bloquecontador:inst3|control:b2v_inst|state
 18. State Machine - |sistema_top|sistema:inst|controlador_de_interrupciones:inst55|control_INTA_modo1:bloque_control_INTA_modo1|state_ack
 19. State Machine - |sistema_top|sistema:inst|controlador_de_interrupciones:inst55|detector_RETI:bloque_detector_RETI|state_detRETI
 20. State Machine - |sistema_top|sistema:inst|controlador_de_interrupciones:inst55|detector_RETI:bloque_detector_RETI|state_finM1
 21. State Machine - |sistema_top|sistema:inst|controlador_de_interrupciones:inst55|control_CI:bloque_control|state
 22. State Machine - |sistema_top|sistema:inst|controlador_de_interrupciones:inst45|control_INTA_modo1:bloque_control_INTA_modo1|state_ack
 23. State Machine - |sistema_top|sistema:inst|controlador_de_interrupciones:inst45|detector_RETI:bloque_detector_RETI|state_detRETI
 24. State Machine - |sistema_top|sistema:inst|controlador_de_interrupciones:inst45|detector_RETI:bloque_detector_RETI|state_finM1
 25. State Machine - |sistema_top|sistema:inst|controlador_de_interrupciones:inst45|control_CI:bloque_control|state
 26. State Machine - |sistema_top|sistema:inst|bridged_jtag_uart:inst7|z80avalonmm_0:the_z80avalonmm_0|Z80AvalonMM:z80avalonmm_0|STATE
 27. Registers Protected by Synthesis
 28. Registers Removed During Synthesis
 29. Removed Registers Triggering Further Register Optimizations
 30. General Register Statistics
 31. Inverted Register Statistics
 32. Registers Packed Into Inferred Megafunctions
 33. Multiplexer Restructuring Statistics (Restructuring Performed)
 34. Source assignments for sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
 35. Source assignments for sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
 36. Source assignments for sistema:inst|bridged_jtag_uart:inst7|bridged_jtag_uart_reset_clk_0_domain_synch_module:bridged_jtag_uart_reset_clk_0_domain_synch
 37. Source assignments for sistema:inst|MonZ80:inst2|altsyncram:altsyncram_component|altsyncram_j4a1:auto_generated|altsyncram_bh92:altsyncram1
 38. Source assignments for sistema:inst|SSRAM:inst1|altsyncram:RAM_rtl_0|altsyncram_hh41:auto_generated
 39. Parameter Settings for User Entity Instance: sistema:inst|T80s:inst
 40. Parameter Settings for User Entity Instance: sistema:inst|T80s:inst|T80:u0
 41. Parameter Settings for User Entity Instance: sistema:inst|T80s:inst|T80:u0|T80_MCode:mcode
 42. Parameter Settings for User Entity Instance: sistema:inst|T80s:inst|T80:u0|T80_ALU:alu
 43. Parameter Settings for User Entity Instance: sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo
 44. Parameter Settings for User Entity Instance: sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo
 45. Parameter Settings for User Entity Instance: sistema:inst|SSRAM:inst1
 46. Parameter Settings for User Entity Instance: sistema:inst|MonZ80:inst2|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: button_debouncer:inst23
 48. Parameter Settings for User Entity Instance: mi_pll_divisor:inst6|altpll:altpll_component
 49. Parameter Settings for User Entity Instance: button_debouncer:inst24
 50. Parameter Settings for User Entity Instance: BUSMUX:inst3
 51. Parameter Settings for User Entity Instance: button_debouncer:inst21
 52. Parameter Settings for User Entity Instance: button_debouncer:inst20
 53. Parameter Settings for Inferred Entity Instance: sistema:inst|SSRAM:inst1|altsyncram:RAM_rtl_0
 54. scfifo Parameter Settings by Entity Instance
 55. altsyncram Parameter Settings by Entity Instance
 56. altpll Parameter Settings by Entity Instance
 57. Port Connectivity Checks: "sistema:inst|bloquecontador:inst3|control:b2v_inst|registro8bits:reg"
 58. Port Connectivity Checks: "sistema:inst|bloquecontador:inst3|control:b2v_inst"
 59. Port Connectivity Checks: "sistema:inst|bridged_jtag_uart:inst7|bridged_jtag_uart_reset_clk_0_domain_synch_module:bridged_jtag_uart_reset_clk_0_domain_synch"
 60. Port Connectivity Checks: "sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
 61. Port Connectivity Checks: "sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0"
 62. Port Connectivity Checks: "sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
 63. Port Connectivity Checks: "sistema:inst|T80s:inst|T80:u0"
 64. In-System Memory Content Editor Settings
 65. Elapsed Time Per Partition
 66. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jun 06 11:44:07 2022      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; lab_intup                                  ;
; Top-level Entity Name              ; sistema_top                                ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 3,598                                      ;
;     Total combinational functions  ; 3,221                                      ;
;     Dedicated logic registers      ; 984                                        ;
; Total registers                    ; 984                                        ;
; Total pins                         ; 58                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 394,240                                    ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; sistema_top        ; lab_intup          ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Preserve fewer node names                                                  ; Off                ; On                 ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                   ;
+----------------------------------------------------+-----------------+---------------------------------------+-------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                   ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                                    ; Library ;
+----------------------------------------------------+-----------------+---------------------------------------+-------------------------------------------------------------------------------------------------+---------+
; ../../iie-int-m2/componentes_CI.vhd                ; yes             ; User VHDL File                        ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/iie-int-m2/componentes_CI.vhd                ;         ;
; ../../iie-int-m2/control_CI.vhd                    ; yes             ; User VHDL File                        ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/iie-int-m2/control_CI.vhd                    ;         ;
; ../../iie-int-m2/control_INTA_modo1.vhd            ; yes             ; User VHDL File                        ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/iie-int-m2/control_INTA_modo1.vhd            ;         ;
; ../../iie-int-m2/controlador_de_interrupciones.vhd ; yes             ; User VHDL File                        ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/iie-int-m2/controlador_de_interrupciones.vhd ;         ;
; ../../iie-int-m2/detector_RETI.vhd                 ; yes             ; User VHDL File                        ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/iie-int-m2/detector_RETI.vhd                 ;         ;
; ../../iie-int-m2/puertos_CI.vhd                    ; yes             ; User VHDL File                        ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/iie-int-m2/puertos_CI.vhd                    ;         ;
; monitor.hex                                        ; yes             ; User Hexadecimal (Intel-Format) File  ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/lab3/hw/monitor.hex                          ;         ;
; MonZ80.vhd                                         ; yes             ; User Wizard-Generated File            ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/lab3/hw/MonZ80.vhd                           ;         ;
; button_debouncer.v                                 ; yes             ; User Verilog HDL File                 ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/lab3/hw/button_debouncer.v                   ;         ;
; z80avalonmm_0.vhd                                  ; yes             ; User VHDL File                        ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/lab3/hw/z80avalonmm_0.vhd                    ;         ;
; bridged_jtag_uart.vhd                              ; yes             ; User VHDL File                        ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/lab3/hw/bridged_jtag_uart.vhd                ;         ;
; jtag_uart_0.vhd                                    ; yes             ; User VHDL File                        ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/lab3/hw/jtag_uart_0.vhd                      ;         ;
; z80avalonmm.vhd                                    ; yes             ; User VHDL File                        ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/lab3/hw/z80avalonmm.vhd                      ;         ;
; ../../iie-ctc/registro8bits.vhd                    ; yes             ; User VHDL File                        ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/iie-ctc/registro8bits.vhd                    ;         ;
; ../../iie-ctc/constante.vhd                        ; yes             ; User VHDL File                        ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/iie-ctc/constante.vhd                        ;         ;
; ../../iie-ctc/contador8bits.vhd                    ; yes             ; User VHDL File                        ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/iie-ctc/contador8bits.vhd                    ;         ;
; ../../iie-ctc/control.vhd                          ; yes             ; User VHDL File                        ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/iie-ctc/control.vhd                          ;         ;
; ../../iie-ctc/Control_INT.vhd                      ; yes             ; User VHDL File                        ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/iie-ctc/Control_INT.vhd                      ;         ;
; ../../iie-ctc/generador_pulsos.vhd                 ; yes             ; User VHDL File                        ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/iie-ctc/generador_pulsos.vhd                 ;         ;
; ../../iie-ctc/prescaler.vhd                        ; yes             ; User VHDL File                        ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/iie-ctc/prescaler.vhd                        ;         ;
; ../../iie-ctc/counter.vhd                          ; yes             ; User VHDL File                        ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/iie-ctc/counter.vhd                          ;         ;
; ../../iie-ctc/timer.vhd                            ; yes             ; User VHDL File                        ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/iie-ctc/timer.vhd                            ;         ;
; ../../iie-ctc/bloquecontador.vhd                   ; yes             ; User VHDL File                        ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/iie-ctc/bloquecontador.vhd                   ;         ;
; ../../iie-ctc/bloquetimer.VHD                      ; yes             ; User VHDL File                        ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/iie-ctc/bloquetimer.VHD                      ;         ;
; ../../t80/rtl/vhdl/SSRAM.vhd                       ; yes             ; User VHDL File                        ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/t80/rtl/vhdl/SSRAM.vhd                       ;         ;
; ../../t80/rtl/vhdl/T80.vhd                         ; yes             ; User VHDL File                        ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/t80/rtl/vhdl/T80.vhd                         ;         ;
; ../../t80/rtl/vhdl/T80_ALU.vhd                     ; yes             ; User VHDL File                        ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/t80/rtl/vhdl/T80_ALU.vhd                     ;         ;
; ../../t80/rtl/vhdl/T80_MCode.vhd                   ; yes             ; User VHDL File                        ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/t80/rtl/vhdl/T80_MCode.vhd                   ;         ;
; ../../t80/rtl/vhdl/T80_Pack.vhd                    ; yes             ; User VHDL File                        ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/t80/rtl/vhdl/T80_Pack.vhd                    ;         ;
; ../../t80/rtl/vhdl/T80_Reg.vhd                     ; yes             ; User VHDL File                        ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/t80/rtl/vhdl/T80_Reg.vhd                     ;         ;
; ../../t80/rtl/vhdl/T80s.vhd                        ; yes             ; User VHDL File                        ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/t80/rtl/vhdl/T80s.vhd                        ;         ;
; sistema_top.bdf                                    ; yes             ; User Block Diagram/Schematic File     ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/lab3/hw/sistema_top.bdf                      ;         ;
; sistema.bdf                                        ; yes             ; User Block Diagram/Schematic File     ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/lab3/hw/sistema.bdf                          ;         ;
; mi_pll_divisor.vhd                                 ; yes             ; User Wizard-Generated File            ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/lab3/hw/mi_pll_divisor.vhd                   ;         ;
; scfifo.tdf                                         ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf                                       ;         ;
; a_regfifo.inc                                      ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc                                    ;         ;
; a_dpfifo.inc                                       ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc                                     ;         ;
; a_i2fifo.inc                                       ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc                                     ;         ;
; a_fffifo.inc                                       ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc                                     ;         ;
; a_f2fifo.inc                                       ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc                                     ;         ;
; aglobal131.inc                                     ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                   ;         ;
; db/scfifo_aq21.tdf                                 ; yes             ; Auto-Generated Megafunction           ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/lab3/hw/db/scfifo_aq21.tdf                   ;         ;
; db/a_dpfifo_h031.tdf                               ; yes             ; Auto-Generated Megafunction           ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/lab3/hw/db/a_dpfifo_h031.tdf                 ;         ;
; db/a_fefifo_7cf.tdf                                ; yes             ; Auto-Generated Megafunction           ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/lab3/hw/db/a_fefifo_7cf.tdf                  ;         ;
; db/cntr_4n7.tdf                                    ; yes             ; Auto-Generated Megafunction           ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/lab3/hw/db/cntr_4n7.tdf                      ;         ;
; db/dpram_ek21.tdf                                  ; yes             ; Auto-Generated Megafunction           ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/lab3/hw/db/dpram_ek21.tdf                    ;         ;
; db/altsyncram_i0m1.tdf                             ; yes             ; Auto-Generated Megafunction           ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/lab3/hw/db/altsyncram_i0m1.tdf               ;         ;
; db/cntr_omb.tdf                                    ; yes             ; Auto-Generated Megafunction           ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/lab3/hw/db/cntr_omb.tdf                      ;         ;
; alt_jtag_atlantic.v                                ; yes             ; Encrypted Megafunction                ; c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                              ;         ;
; 74138.bdf                                          ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/others/maxplus2/74138.bdf                                      ;         ;
; altsyncram.tdf                                     ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                   ;         ;
; stratix_ram_block.inc                              ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                            ;         ;
; lpm_mux.inc                                        ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                      ;         ;
; lpm_decode.inc                                     ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                   ;         ;
; a_rdenreg.inc                                      ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                    ;         ;
; altrom.inc                                         ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                       ;         ;
; altram.inc                                         ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                       ;         ;
; altdpram.inc                                       ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                     ;         ;
; db/altsyncram_j4a1.tdf                             ; yes             ; Auto-Generated Megafunction           ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/lab3/hw/db/altsyncram_j4a1.tdf               ;         ;
; db/altsyncram_bh92.tdf                             ; yes             ; Auto-Generated Megafunction           ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/lab3/hw/db/altsyncram_bh92.tdf               ;         ;
; db/decode_ara.tdf                                  ; yes             ; Auto-Generated Megafunction           ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/lab3/hw/db/decode_ara.tdf                    ;         ;
; db/decode_37a.tdf                                  ; yes             ; Auto-Generated Megafunction           ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/lab3/hw/db/decode_37a.tdf                    ;         ;
; db/mux_qlb.tdf                                     ; yes             ; Auto-Generated Megafunction           ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/lab3/hw/db/mux_qlb.tdf                       ;         ;
; sld_mod_ram_rom.vhd                                ; yes             ; Encrypted Megafunction                ; c:/altera/13.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                              ;         ;
; sld_rom_sr.vhd                                     ; yes             ; Encrypted Megafunction                ; c:/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                   ;         ;
; altpll.tdf                                         ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                                       ;         ;
; stratix_pll.inc                                    ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc                                  ;         ;
; stratixii_pll.inc                                  ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc                                ;         ;
; cycloneii_pll.inc                                  ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                ;         ;
; db/mi_pll_divisor_altpll.v                         ; yes             ; Auto-Generated Megafunction           ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/lab3/hw/db/mi_pll_divisor_altpll.v           ;         ;
; busmux.tdf                                         ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/busmux.tdf                                       ;         ;
; lpm_mux.tdf                                        ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf                                      ;         ;
; muxlut.inc                                         ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/muxlut.inc                                       ;         ;
; bypassff.inc                                       ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                                     ;         ;
; altshift.inc                                       ; yes             ; Megafunction                          ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                                     ;         ;
; db/mux_vpc.tdf                                     ; yes             ; Auto-Generated Megafunction           ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/lab3/hw/db/mux_vpc.tdf                       ;         ;
; sld_hub.vhd                                        ; yes             ; Encrypted Megafunction                ; c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                                      ;         ;
; sld_jtag_hub.vhd                                   ; yes             ; Encrypted Megafunction                ; c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                 ;         ;
; db/altsyncram_hh41.tdf                             ; yes             ; Auto-Generated Megafunction           ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/lab3/hw/db/altsyncram_hh41.tdf               ;         ;
; db/decode_dra.tdf                                  ; yes             ; Auto-Generated Megafunction           ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/lab3/hw/db/decode_dra.tdf                    ;         ;
; db/decode_67a.tdf                                  ; yes             ; Auto-Generated Megafunction           ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/lab3/hw/db/decode_67a.tdf                    ;         ;
; db/mux_tlb.tdf                                     ; yes             ; Auto-Generated Megafunction           ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/lab3/hw/db/mux_tlb.tdf                       ;         ;
+----------------------------------------------------+-----------------+---------------------------------------+-------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 3,598                                                                                              ;
;                                             ;                                                                                                    ;
; Total combinational functions               ; 3221                                                                                               ;
; Logic element usage by number of LUT inputs ;                                                                                                    ;
;     -- 4 input functions                    ; 2079                                                                                               ;
;     -- 3 input functions                    ; 636                                                                                                ;
;     -- <=2 input functions                  ; 506                                                                                                ;
;                                             ;                                                                                                    ;
; Logic elements by mode                      ;                                                                                                    ;
;     -- normal mode                          ; 2921                                                                                               ;
;     -- arithmetic mode                      ; 300                                                                                                ;
;                                             ;                                                                                                    ;
; Total registers                             ; 984                                                                                                ;
;     -- Dedicated logic registers            ; 984                                                                                                ;
;     -- I/O registers                        ; 0                                                                                                  ;
;                                             ;                                                                                                    ;
; I/O pins                                    ; 58                                                                                                 ;
; Total memory bits                           ; 394240                                                                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                  ;
; Total PLLs                                  ; 1                                                                                                  ;
;     -- PLLs                                 ; 1                                                                                                  ;
;                                             ;                                                                                                    ;
; Maximum fan-out node                        ; mi_pll_divisor:inst6|altpll:altpll_component|mi_pll_divisor_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 867                                                                                                ;
; Total fan-out                               ; 15938                                                                                              ;
; Average fan-out                             ; 3.62                                                                                               ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                     ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |sistema_top                                                                                            ; 3221 (1)          ; 984 (0)      ; 394240      ; 0            ; 0       ; 0         ; 58   ; 0            ; |sistema_top                                                                                                                                                                                                                            ; work         ;
;    |busmux:inst3|                                                                                       ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|busmux:inst3                                                                                                                                                                                                               ; work         ;
;       |lpm_mux:$00000|                                                                                  ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|busmux:inst3|lpm_mux:$00000                                                                                                                                                                                                ; work         ;
;          |mux_vpc:auto_generated|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|busmux:inst3|lpm_mux:$00000|mux_vpc:auto_generated                                                                                                                                                                         ; work         ;
;    |button_debouncer:inst20|                                                                            ; 42 (42)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|button_debouncer:inst20                                                                                                                                                                                                    ; work         ;
;    |button_debouncer:inst21|                                                                            ; 49 (49)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|button_debouncer:inst21                                                                                                                                                                                                    ; work         ;
;    |button_debouncer:inst23|                                                                            ; 44 (44)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|button_debouncer:inst23                                                                                                                                                                                                    ; work         ;
;    |button_debouncer:inst24|                                                                            ; 7 (7)             ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|button_debouncer:inst24                                                                                                                                                                                                    ; work         ;
;    |mi_pll_divisor:inst6|                                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|mi_pll_divisor:inst6                                                                                                                                                                                                       ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|mi_pll_divisor:inst6|altpll:altpll_component                                                                                                                                                                               ; work         ;
;          |mi_pll_divisor_altpll:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|mi_pll_divisor:inst6|altpll:altpll_component|mi_pll_divisor_altpll:auto_generated                                                                                                                                          ; work         ;
;    |sistema:inst|                                                                                       ; 2909 (99)         ; 754 (45)     ; 394240      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst                                                                                                                                                                                                               ; work         ;
;       |74138:inst31|                                                                                    ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|74138:inst31                                                                                                                                                                                                  ; work         ;
;       |74138:inst32|                                                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|74138:inst32                                                                                                                                                                                                  ; work         ;
;       |74138:inst34|                                                                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|74138:inst34                                                                                                                                                                                                  ; work         ;
;       |74138:inst35|                                                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|74138:inst35                                                                                                                                                                                                  ; work         ;
;       |MonZ80:inst2|                                                                                    ; 69 (0)            ; 42 (0)       ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|MonZ80:inst2                                                                                                                                                                                                  ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 69 (0)            ; 42 (0)       ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|MonZ80:inst2|altsyncram:altsyncram_component                                                                                                                                                                  ; work         ;
;             |altsyncram_j4a1:auto_generated|                                                            ; 69 (0)            ; 42 (0)       ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|MonZ80:inst2|altsyncram:altsyncram_component|altsyncram_j4a1:auto_generated                                                                                                                                   ; work         ;
;                |altsyncram_bh92:altsyncram1|                                                            ; 2 (0)             ; 2 (2)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|MonZ80:inst2|altsyncram:altsyncram_component|altsyncram_j4a1:auto_generated|altsyncram_bh92:altsyncram1                                                                                                       ; work         ;
;                   |decode_ara:decode5|                                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|MonZ80:inst2|altsyncram:altsyncram_component|altsyncram_j4a1:auto_generated|altsyncram_bh92:altsyncram1|decode_ara:decode5                                                                                    ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                              ; 67 (44)           ; 40 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|MonZ80:inst2|altsyncram:altsyncram_component|altsyncram_j4a1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                         ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                  ; 23 (23)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|MonZ80:inst2|altsyncram:altsyncram_component|altsyncram_j4a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                      ; work         ;
;       |SSRAM:inst1|                                                                                     ; 8 (0)             ; 2 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|SSRAM:inst1                                                                                                                                                                                                   ; work         ;
;          |altsyncram:RAM_rtl_0|                                                                         ; 8 (0)             ; 2 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|SSRAM:inst1|altsyncram:RAM_rtl_0                                                                                                                                                                              ; work         ;
;             |altsyncram_hh41:auto_generated|                                                            ; 8 (0)             ; 2 (2)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|SSRAM:inst1|altsyncram:RAM_rtl_0|altsyncram_hh41:auto_generated                                                                                                                                               ; work         ;
;                |decode_67a:rden_decode|                                                                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|SSRAM:inst1|altsyncram:RAM_rtl_0|altsyncram_hh41:auto_generated|decode_67a:rden_decode                                                                                                                        ; work         ;
;                |decode_dra:decode3|                                                                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|SSRAM:inst1|altsyncram:RAM_rtl_0|altsyncram_hh41:auto_generated|decode_dra:decode3                                                                                                                            ; work         ;
;       |T80s:inst|                                                                                       ; 2381 (18)         ; 356 (12)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|T80s:inst                                                                                                                                                                                                     ; work         ;
;          |T80:u0|                                                                                       ; 2363 (1064)       ; 344 (216)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|T80s:inst|T80:u0                                                                                                                                                                                              ; work         ;
;             |T80_ALU:alu|                                                                               ; 526 (526)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|T80s:inst|T80:u0|T80_ALU:alu                                                                                                                                                                                  ; work         ;
;             |T80_MCode:mcode|                                                                           ; 501 (501)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|T80s:inst|T80:u0|T80_MCode:mcode                                                                                                                                                                              ; work         ;
;             |T80_Reg:Regs|                                                                              ; 272 (272)         ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|T80s:inst|T80:u0|T80_Reg:Regs                                                                                                                                                                                 ; work         ;
;       |bloquecontador:inst3|                                                                            ; 39 (0)            ; 49 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bloquecontador:inst3                                                                                                                                                                                          ; work         ;
;          |Control_INT:b2v_inst15|                                                                       ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bloquecontador:inst3|Control_INT:b2v_inst15                                                                                                                                                                   ; work         ;
;          |constante:b2v_inst2|                                                                          ; 1 (1)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bloquecontador:inst3|constante:b2v_inst2                                                                                                                                                                      ; work         ;
;             |registro8bits:reg|                                                                         ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bloquecontador:inst3|constante:b2v_inst2|registro8bits:reg                                                                                                                                                    ; work         ;
;          |control:b2v_inst|                                                                             ; 14 (14)           ; 16 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bloquecontador:inst3|control:b2v_inst                                                                                                                                                                         ; work         ;
;             |registro8bits:reg|                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bloquecontador:inst3|control:b2v_inst|registro8bits:reg                                                                                                                                                       ; work         ;
;          |counter:b2v_inst1|                                                                            ; 22 (7)            ; 16 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bloquecontador:inst3|counter:b2v_inst1                                                                                                                                                                        ; work         ;
;             |contador8bits:cont8|                                                                       ; 15 (14)           ; 11 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bloquecontador:inst3|counter:b2v_inst1|contador8bits:cont8                                                                                                                                                    ; work         ;
;                |generador_pulsos:puls|                                                                  ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bloquecontador:inst3|counter:b2v_inst1|contador8bits:cont8|generador_pulsos:puls                                                                                                                              ; work         ;
;       |bloquetimer:inst4|                                                                               ; 75 (0)            ; 73 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bloquetimer:inst4                                                                                                                                                                                             ; work         ;
;          |constante:b2v_inst|                                                                           ; 1 (1)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bloquetimer:inst4|constante:b2v_inst                                                                                                                                                                          ; work         ;
;             |registro8bits:reg|                                                                         ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bloquetimer:inst4|constante:b2v_inst|registro8bits:reg                                                                                                                                                        ; work         ;
;          |control:b2v_inst1|                                                                            ; 13 (13)           ; 18 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bloquetimer:inst4|control:b2v_inst1                                                                                                                                                                           ; work         ;
;             |registro8bits:reg|                                                                         ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bloquetimer:inst4|control:b2v_inst1|registro8bits:reg                                                                                                                                                         ; work         ;
;          |prescaler:b2v_inst20|                                                                         ; 31 (31)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bloquetimer:inst4|prescaler:b2v_inst20                                                                                                                                                                        ; work         ;
;          |timer:b2v_inst21|                                                                             ; 30 (15)           ; 19 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bloquetimer:inst4|timer:b2v_inst21                                                                                                                                                                            ; work         ;
;             |contador8bits:cont8|                                                                       ; 15 (14)           ; 11 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bloquetimer:inst4|timer:b2v_inst21|contador8bits:cont8                                                                                                                                                        ; work         ;
;                |generador_pulsos:puls|                                                                  ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bloquetimer:inst4|timer:b2v_inst21|contador8bits:cont8|generador_pulsos:puls                                                                                                                                  ; work         ;
;       |bridged_jtag_uart:inst7|                                                                         ; 171 (0)           ; 144 (0)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7                                                                                                                                                                                       ; work         ;
;          |bridged_jtag_uart_reset_clk_0_domain_synch_module:bridged_jtag_uart_reset_clk_0_domain_synch| ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7|bridged_jtag_uart_reset_clk_0_domain_synch_module:bridged_jtag_uart_reset_clk_0_domain_synch                                                                                          ; work         ;
;          |jtag_uart_0:the_jtag_uart_0|                                                                  ; 135 (26)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0                                                                                                                                                           ; work         ;
;             |alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|                                           ; 59 (59)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic                                                                                                           ; work         ;
;             |jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|                                             ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r                                                                                                             ; work         ;
;                |scfifo:rfifo|                                                                           ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                ; work         ;
;                   |scfifo_aq21:auto_generated|                                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated                                                                     ; work         ;
;                      |a_dpfifo_h031:dpfifo|                                                             ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                ; work         ;
;                         |a_fefifo_7cf:fifo_state|                                                       ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                        ; work         ;
;                            |cntr_4n7:count_usedw|                                                       ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw   ; work         ;
;                         |cntr_omb:rd_ptr_count|                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                          ; work         ;
;                         |cntr_omb:wr_ptr|                                                               ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                ; work         ;
;                         |dpram_ek21:FIFOram|                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                             ; work         ;
;                            |altsyncram_i0m1:altsyncram1|                                                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1 ; work         ;
;             |jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|                                             ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w                                                                                                             ; work         ;
;                |scfifo:wfifo|                                                                           ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                ; work         ;
;                   |scfifo_aq21:auto_generated|                                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated                                                                     ; work         ;
;                      |a_dpfifo_h031:dpfifo|                                                             ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                ; work         ;
;                         |a_fefifo_7cf:fifo_state|                                                       ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                        ; work         ;
;                            |cntr_4n7:count_usedw|                                                       ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw   ; work         ;
;                         |cntr_omb:rd_ptr_count|                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                          ; work         ;
;                         |cntr_omb:wr_ptr|                                                               ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                ; work         ;
;                         |dpram_ek21:FIFOram|                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                             ; work         ;
;                            |altsyncram_i0m1:altsyncram1|                                                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1 ; work         ;
;          |z80avalonmm_0:the_z80avalonmm_0|                                                              ; 36 (0)            ; 29 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7|z80avalonmm_0:the_z80avalonmm_0                                                                                                                                                       ; work         ;
;             |Z80AvalonMM:z80avalonmm_0|                                                                 ; 36 (36)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7|z80avalonmm_0:the_z80avalonmm_0|Z80AvalonMM:z80avalonmm_0                                                                                                                             ; work         ;
;       |controlador_de_interrupciones:inst45|                                                            ; 30 (0)            ; 29 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|controlador_de_interrupciones:inst45                                                                                                                                                                          ; work         ;
;          |control_CI:bloque_control|                                                                    ; 13 (13)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|controlador_de_interrupciones:inst45|control_CI:bloque_control                                                                                                                                                ; work         ;
;          |detector_RETI:bloque_detector_RETI|                                                           ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|controlador_de_interrupciones:inst45|detector_RETI:bloque_detector_RETI                                                                                                                                       ; work         ;
;          |puertos_CI:bloque_puertos|                                                                    ; 2 (2)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|controlador_de_interrupciones:inst45|puertos_CI:bloque_puertos                                                                                                                                                ; work         ;
;       |controlador_de_interrupciones:inst55|                                                            ; 18 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|controlador_de_interrupciones:inst55                                                                                                                                                                          ; work         ;
;          |control_CI:bloque_control|                                                                    ; 14 (14)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|controlador_de_interrupciones:inst55|control_CI:bloque_control                                                                                                                                                ; work         ;
;          |puertos_CI:bloque_puertos|                                                                    ; 4 (4)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sistema:inst|controlador_de_interrupciones:inst55|puertos_CI:bloque_puertos                                                                                                                                                ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 168 (1)           ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sld_hub:auto_hub                                                                                                                                                                                                           ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 167 (128)         ; 97 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                              ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                      ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sistema_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------+
; Name                                                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------+
; sistema:inst|MonZ80:inst2|altsyncram:altsyncram_component|altsyncram_j4a1:auto_generated|altsyncram_bh92:altsyncram1|ALTSYNCRAM                                                                                                       ; AUTO ; True Dual Port   ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; monitor.hex ;
; sistema:inst|SSRAM:inst1|altsyncram:RAM_rtl_0|altsyncram_hh41:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Single Port      ; 32768        ; 8            ; --           ; --           ; 262144 ; None        ;
; sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None        ;
; sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+-------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                        ; IP Include File                                                               ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+-------------------------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |sistema_top|sistema:inst|MonZ80:inst2 ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/lab3/hw/MonZ80.vhd         ;
; Altera ; ALTPLL       ; 9.1     ; N/A          ; N/A          ; |sistema_top|mi_pll_divisor:inst6      ; C:/Users/carlos/Downloads/IMP/IMP_laboratorio/Lab3/lab3/hw/mi_pll_divisor.vhd ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+-------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |sistema_top|sistema:inst|bloquetimer:inst4|timer:b2v_inst21|state    ;
+----------+----------+----------+----------+----------+----------+----------+----------+
; Name     ; state.q6 ; state.q5 ; state.q4 ; state.q3 ; state.q2 ; state.q1 ; state.q0 ;
+----------+----------+----------+----------+----------+----------+----------+----------+
; state.q0 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.q1 ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.q2 ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.q3 ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.q4 ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.q5 ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.q6 ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sistema_top|sistema:inst|bloquetimer:inst4|timer:b2v_inst21|contador8bits:cont8|generador_pulsos:puls|state ;
+----------+----------+----------+---------------------------------------------------------------------------------------------+
; Name     ; state.q2 ; state.q1 ; state.q0                                                                                    ;
+----------+----------+----------+---------------------------------------------------------------------------------------------+
; state.q0 ; 0        ; 0        ; 0                                                                                           ;
; state.q1 ; 0        ; 1        ; 1                                                                                           ;
; state.q2 ; 1        ; 0        ; 1                                                                                           ;
+----------+----------+----------+---------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |sistema_top|sistema:inst|bloquetimer:inst4|control:b2v_inst1|estado ;
+-----------+-----------+-----------+-----------+--------------------------------------+
; Name      ; estado.p3 ; estado.p2 ; estado.p1 ; estado.p0                            ;
+-----------+-----------+-----------+-----------+--------------------------------------+
; estado.p0 ; 0         ; 0         ; 0         ; 0                                    ;
; estado.p1 ; 0         ; 0         ; 1         ; 1                                    ;
; estado.p2 ; 0         ; 1         ; 0         ; 1                                    ;
; estado.p3 ; 1         ; 0         ; 0         ; 1                                    ;
+-----------+-----------+-----------+-----------+--------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |sistema_top|sistema:inst|bloquetimer:inst4|control:b2v_inst1|state ;
+----------+----------+----------+----------+----------+------------------------------+
; Name     ; state.q4 ; state.q3 ; state.q2 ; state.q1 ; state.q0                     ;
+----------+----------+----------+----------+----------+------------------------------+
; state.q0 ; 0        ; 0        ; 0        ; 0        ; 0                            ;
; state.q1 ; 0        ; 0        ; 0        ; 1        ; 1                            ;
; state.q2 ; 0        ; 0        ; 1        ; 0        ; 1                            ;
; state.q3 ; 0        ; 1        ; 0        ; 0        ; 1                            ;
; state.q4 ; 1        ; 0        ; 0        ; 0        ; 1                            ;
+----------+----------+----------+----------+----------+------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |sistema_top|sistema:inst|bloquecontador:inst3|counter:b2v_inst1|state ;
+----------+----------+----------+----------+----------+---------------------------------+
; Name     ; state.q4 ; state.q3 ; state.q2 ; state.q1 ; state.q0                        ;
+----------+----------+----------+----------+----------+---------------------------------+
; state.q0 ; 0        ; 0        ; 0        ; 0        ; 0                               ;
; state.q1 ; 0        ; 0        ; 0        ; 1        ; 1                               ;
; state.q2 ; 0        ; 0        ; 1        ; 0        ; 1                               ;
; state.q3 ; 0        ; 1        ; 0        ; 0        ; 1                               ;
; state.q4 ; 1        ; 0        ; 0        ; 0        ; 1                               ;
+----------+----------+----------+----------+----------+---------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sistema_top|sistema:inst|bloquecontador:inst3|counter:b2v_inst1|contador8bits:cont8|generador_pulsos:puls|state ;
+----------+----------+----------+-------------------------------------------------------------------------------------------------+
; Name     ; state.q2 ; state.q1 ; state.q0                                                                                        ;
+----------+----------+----------+-------------------------------------------------------------------------------------------------+
; state.q0 ; 0        ; 0        ; 0                                                                                               ;
; state.q1 ; 0        ; 1        ; 1                                                                                               ;
; state.q2 ; 1        ; 0        ; 1                                                                                               ;
+----------+----------+----------+-------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |sistema_top|sistema:inst|bloquecontador:inst3|control:b2v_inst|estado ;
+-----------+-----------+-----------+-----------+----------------------------------------+
; Name      ; estado.p3 ; estado.p2 ; estado.p1 ; estado.p0                              ;
+-----------+-----------+-----------+-----------+----------------------------------------+
; estado.p0 ; 0         ; 0         ; 0         ; 0                                      ;
; estado.p1 ; 0         ; 0         ; 1         ; 1                                      ;
; estado.p2 ; 0         ; 1         ; 0         ; 1                                      ;
; estado.p3 ; 1         ; 0         ; 0         ; 1                                      ;
+-----------+-----------+-----------+-----------+----------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |sistema_top|sistema:inst|bloquecontador:inst3|control:b2v_inst|state ;
+----------+----------+----------+----------+----------+--------------------------------+
; Name     ; state.q4 ; state.q3 ; state.q2 ; state.q1 ; state.q0                       ;
+----------+----------+----------+----------+----------+--------------------------------+
; state.q0 ; 0        ; 0        ; 0        ; 0        ; 0                              ;
; state.q1 ; 0        ; 0        ; 0        ; 1        ; 1                              ;
; state.q2 ; 0        ; 0        ; 1        ; 0        ; 1                              ;
; state.q3 ; 0        ; 1        ; 0        ; 0        ; 1                              ;
; state.q4 ; 1        ; 0        ; 0        ; 0        ; 1                              ;
+----------+----------+----------+----------+----------+--------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sistema_top|sistema:inst|controlador_de_interrupciones:inst55|control_INTA_modo1:bloque_control_INTA_modo1|state_ack ;
+------------------------------+-----------------------------+--------------------+------------------------------+----------------------+
; Name                         ; state_ack.esconder_INTA_srv ; state_ack.dar_INTA ; state_ack.esconder_INTA_pend ; state_ack.reposo     ;
+------------------------------+-----------------------------+--------------------+------------------------------+----------------------+
; state_ack.reposo             ; 0                           ; 0                  ; 0                            ; 0                    ;
; state_ack.esconder_INTA_pend ; 0                           ; 0                  ; 1                            ; 1                    ;
; state_ack.dar_INTA           ; 0                           ; 1                  ; 0                            ; 1                    ;
; state_ack.esconder_INTA_srv  ; 1                           ; 0                  ; 0                            ; 1                    ;
+------------------------------+-----------------------------+--------------------+------------------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sistema_top|sistema:inst|controlador_de_interrupciones:inst55|detector_RETI:bloque_detector_RETI|state_detRETI           ;
+------------------------+----------------------+--------------------+----------------------+----------------------+------------------------+
; Name                   ; state_detRETI.Q_RETI ; state_detRETI.Q_ED ; state_detRETI.Q_aux2 ; state_detRETI.Q_aux1 ; state_detRETI.Q_reposo ;
+------------------------+----------------------+--------------------+----------------------+----------------------+------------------------+
; state_detRETI.Q_reposo ; 0                    ; 0                  ; 0                    ; 0                    ; 0                      ;
; state_detRETI.Q_aux1   ; 0                    ; 0                  ; 0                    ; 1                    ; 1                      ;
; state_detRETI.Q_aux2   ; 0                    ; 0                  ; 1                    ; 0                    ; 1                      ;
; state_detRETI.Q_ED     ; 0                    ; 1                  ; 0                    ; 0                    ; 1                      ;
; state_detRETI.Q_RETI   ; 1                    ; 0                  ; 0                    ; 0                    ; 1                      ;
+------------------------+----------------------+--------------------+----------------------+----------------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sistema_top|sistema:inst|controlador_de_interrupciones:inst55|detector_RETI:bloque_detector_RETI|state_finM1 ;
+---------------------+---------------------+------------------+----------------------------------------------------------------+
; Name                ; state_finM1.Q_finM1 ; state_finM1.Q_M1 ; state_finM1.Q0                                                 ;
+---------------------+---------------------+------------------+----------------------------------------------------------------+
; state_finM1.Q0      ; 0                   ; 0                ; 0                                                              ;
; state_finM1.Q_M1    ; 0                   ; 1                ; 1                                                              ;
; state_finM1.Q_finM1 ; 1                   ; 0                ; 1                                                              ;
+---------------------+---------------------+------------------+----------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------+
; State Machine - |sistema_top|sistema:inst|controlador_de_interrupciones:inst55|control_CI:bloque_control|state       ;
+----------------------+-------------------+-----------------+-----------------+----------------------+----------------+
; Name                 ; state.en_servicio ; state.colocar_N ; state.pendiente ; state.pendiente_INTA ; state.inactivo ;
+----------------------+-------------------+-----------------+-----------------+----------------------+----------------+
; state.inactivo       ; 0                 ; 0               ; 0               ; 0                    ; 0              ;
; state.pendiente_INTA ; 0                 ; 0               ; 0               ; 1                    ; 1              ;
; state.pendiente      ; 0                 ; 0               ; 1               ; 0                    ; 1              ;
; state.colocar_N      ; 0                 ; 1               ; 0               ; 0                    ; 1              ;
; state.en_servicio    ; 1                 ; 0               ; 0               ; 0                    ; 1              ;
+----------------------+-------------------+-----------------+-----------------+----------------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sistema_top|sistema:inst|controlador_de_interrupciones:inst45|control_INTA_modo1:bloque_control_INTA_modo1|state_ack ;
+------------------------------+-----------------------------+--------------------+------------------------------+----------------------+
; Name                         ; state_ack.esconder_INTA_srv ; state_ack.dar_INTA ; state_ack.esconder_INTA_pend ; state_ack.reposo     ;
+------------------------------+-----------------------------+--------------------+------------------------------+----------------------+
; state_ack.reposo             ; 0                           ; 0                  ; 0                            ; 0                    ;
; state_ack.esconder_INTA_pend ; 0                           ; 0                  ; 1                            ; 1                    ;
; state_ack.dar_INTA           ; 0                           ; 1                  ; 0                            ; 1                    ;
; state_ack.esconder_INTA_srv  ; 1                           ; 0                  ; 0                            ; 1                    ;
+------------------------------+-----------------------------+--------------------+------------------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sistema_top|sistema:inst|controlador_de_interrupciones:inst45|detector_RETI:bloque_detector_RETI|state_detRETI           ;
+------------------------+----------------------+--------------------+----------------------+----------------------+------------------------+
; Name                   ; state_detRETI.Q_RETI ; state_detRETI.Q_ED ; state_detRETI.Q_aux2 ; state_detRETI.Q_aux1 ; state_detRETI.Q_reposo ;
+------------------------+----------------------+--------------------+----------------------+----------------------+------------------------+
; state_detRETI.Q_reposo ; 0                    ; 0                  ; 0                    ; 0                    ; 0                      ;
; state_detRETI.Q_aux1   ; 0                    ; 0                  ; 0                    ; 1                    ; 1                      ;
; state_detRETI.Q_aux2   ; 0                    ; 0                  ; 1                    ; 0                    ; 1                      ;
; state_detRETI.Q_ED     ; 0                    ; 1                  ; 0                    ; 0                    ; 1                      ;
; state_detRETI.Q_RETI   ; 1                    ; 0                  ; 0                    ; 0                    ; 1                      ;
+------------------------+----------------------+--------------------+----------------------+----------------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sistema_top|sistema:inst|controlador_de_interrupciones:inst45|detector_RETI:bloque_detector_RETI|state_finM1 ;
+---------------------+---------------------+------------------+----------------------------------------------------------------+
; Name                ; state_finM1.Q_finM1 ; state_finM1.Q_M1 ; state_finM1.Q0                                                 ;
+---------------------+---------------------+------------------+----------------------------------------------------------------+
; state_finM1.Q0      ; 0                   ; 0                ; 0                                                              ;
; state_finM1.Q_M1    ; 0                   ; 1                ; 1                                                              ;
; state_finM1.Q_finM1 ; 1                   ; 0                ; 1                                                              ;
+---------------------+---------------------+------------------+----------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------+
; State Machine - |sistema_top|sistema:inst|controlador_de_interrupciones:inst45|control_CI:bloque_control|state       ;
+----------------------+-------------------+-----------------+-----------------+----------------------+----------------+
; Name                 ; state.en_servicio ; state.colocar_N ; state.pendiente ; state.pendiente_INTA ; state.inactivo ;
+----------------------+-------------------+-----------------+-----------------+----------------------+----------------+
; state.inactivo       ; 0                 ; 0               ; 0               ; 0                    ; 0              ;
; state.pendiente_INTA ; 0                 ; 0               ; 0               ; 1                    ; 1              ;
; state.pendiente      ; 0                 ; 0               ; 1               ; 0                    ; 1              ;
; state.colocar_N      ; 0                 ; 1               ; 0               ; 0                    ; 1              ;
; state.en_servicio    ; 1                 ; 0               ; 0               ; 0                    ; 1              ;
+----------------------+-------------------+-----------------+-----------------+----------------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sistema_top|sistema:inst|bridged_jtag_uart:inst7|z80avalonmm_0:the_z80avalonmm_0|Z80AvalonMM:z80avalonmm_0|STATE   ;
+----------------------+---------------+----------------------+-----------------+----------------------+-----------------+------------+
; Name                 ; STATE.INVALID ; STATE.AVALON_RD_DONE ; STATE.AVALON_RD ; STATE.AVALON_WR_DONE ; STATE.AVALON_WR ; STATE.IDLE ;
+----------------------+---------------+----------------------+-----------------+----------------------+-----------------+------------+
; STATE.IDLE           ; 0             ; 0                    ; 0               ; 0                    ; 0               ; 0          ;
; STATE.AVALON_WR      ; 0             ; 0                    ; 0               ; 0                    ; 1               ; 1          ;
; STATE.AVALON_WR_DONE ; 0             ; 0                    ; 0               ; 1                    ; 0               ; 1          ;
; STATE.AVALON_RD      ; 0             ; 0                    ; 1               ; 0                    ; 0               ; 1          ;
; STATE.AVALON_RD_DONE ; 0             ; 1                    ; 0               ; 0                    ; 0               ; 1          ;
; STATE.INVALID        ; 1             ; 0                    ; 0               ; 0                    ; 0               ; 1          ;
+----------------------+---------------+----------------------+-----------------+----------------------+-----------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tck_t_dav                   ; yes                                                              ; yes                                        ;
; sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rvalid                      ; yes                                                              ; yes                                        ;
; sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid             ; yes                                                              ; yes                                        ;
; sistema:inst|bridged_jtag_uart:inst7|bridged_jtag_uart_reset_clk_0_domain_synch_module:bridged_jtag_uart_reset_clk_0_domain_synch|data_out   ; yes                                                              ; yes                                        ;
; sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled               ; yes                                                              ; yes                                        ;
; sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[7]                    ; yes                                                              ; yes                                        ;
; sistema:inst|bridged_jtag_uart:inst7|bridged_jtag_uart_reset_clk_0_domain_synch_module:bridged_jtag_uart_reset_clk_0_domain_synch|data_in_d1 ; yes                                                              ; yes                                        ;
; sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[0]                    ; yes                                                              ; yes                                        ;
; sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req                    ; yes                                                              ; yes                                        ;
; sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]                    ; yes                                                              ; yes                                        ;
; sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]                    ; yes                                                              ; yes                                        ;
; sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]                    ; yes                                                              ; yes                                        ;
; sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]                    ; yes                                                              ; yes                                        ;
; sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]                    ; yes                                                              ; yes                                        ;
; sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]                    ; yes                                                              ; yes                                        ;
; sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]                    ; yes                                                              ; yes                                        ;
; sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]                    ; yes                                                              ; yes                                        ;
; sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[1]                    ; yes                                                              ; yes                                        ;
; sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read                        ; yes                                                              ; yes                                        ;
; sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid                 ; yes                                                              ; yes                                        ;
; sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[2]                    ; yes                                                              ; yes                                        ;
; sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write                       ; yes                                                              ; yes                                        ;
; sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[6]                    ; yes                                                              ; yes                                        ;
; sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[4]                    ; yes                                                              ; yes                                        ;
; sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                     ; yes                                                              ; yes                                        ;
; sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[3]                    ; yes                                                              ; yes                                        ;
; sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[5]                    ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                     ; Reason for Removal                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; sistema:inst|T80s:inst|T80:u0|BusReq_s                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                            ;
; sistema:inst|T80s:inst|T80:u0|BusAck                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                            ;
; sistema:inst|SSRAM:inst1|A_r[13]                                                                                                                  ; Merged with sistema:inst|MonZ80:inst2|altsyncram:altsyncram_component|altsyncram_j4a1:auto_generated|altsyncram_bh92:altsyncram1|address_reg_a[0] ;
; button_debouncer:inst24|counter[20]                                                                                                               ; Merged with button_debouncer:inst20|counter[20]                                                                                                   ;
; button_debouncer:inst24|counter[19]                                                                                                               ; Merged with button_debouncer:inst20|counter[19]                                                                                                   ;
; button_debouncer:inst24|counter[18]                                                                                                               ; Merged with button_debouncer:inst20|counter[18]                                                                                                   ;
; button_debouncer:inst24|counter[17]                                                                                                               ; Merged with button_debouncer:inst20|counter[17]                                                                                                   ;
; button_debouncer:inst24|counter[16]                                                                                                               ; Merged with button_debouncer:inst20|counter[16]                                                                                                   ;
; button_debouncer:inst24|counter[15]                                                                                                               ; Merged with button_debouncer:inst20|counter[15]                                                                                                   ;
; button_debouncer:inst24|counter[14]                                                                                                               ; Merged with button_debouncer:inst20|counter[14]                                                                                                   ;
; button_debouncer:inst24|counter[13]                                                                                                               ; Merged with button_debouncer:inst20|counter[13]                                                                                                   ;
; button_debouncer:inst24|counter[12]                                                                                                               ; Merged with button_debouncer:inst20|counter[12]                                                                                                   ;
; button_debouncer:inst24|counter[11]                                                                                                               ; Merged with button_debouncer:inst20|counter[11]                                                                                                   ;
; button_debouncer:inst24|counter[10]                                                                                                               ; Merged with button_debouncer:inst20|counter[10]                                                                                                   ;
; button_debouncer:inst24|counter[9]                                                                                                                ; Merged with button_debouncer:inst20|counter[9]                                                                                                    ;
; button_debouncer:inst24|counter[8]                                                                                                                ; Merged with button_debouncer:inst20|counter[8]                                                                                                    ;
; button_debouncer:inst24|counter[7]                                                                                                                ; Merged with button_debouncer:inst20|counter[7]                                                                                                    ;
; button_debouncer:inst24|counter[6]                                                                                                                ; Merged with button_debouncer:inst20|counter[6]                                                                                                    ;
; button_debouncer:inst24|counter[5]                                                                                                                ; Merged with button_debouncer:inst20|counter[5]                                                                                                    ;
; button_debouncer:inst24|counter[4]                                                                                                                ; Merged with button_debouncer:inst20|counter[4]                                                                                                    ;
; button_debouncer:inst24|counter[3]                                                                                                                ; Merged with button_debouncer:inst20|counter[3]                                                                                                    ;
; button_debouncer:inst24|counter[2]                                                                                                                ; Merged with button_debouncer:inst20|counter[2]                                                                                                    ;
; button_debouncer:inst24|counter[1]                                                                                                                ; Merged with button_debouncer:inst20|counter[1]                                                                                                    ;
; button_debouncer:inst24|counter[0]                                                                                                                ; Merged with button_debouncer:inst20|counter[0]                                                                                                    ;
; sistema:inst|bridged_jtag_uart:inst7|z80avalonmm_0:the_z80avalonmm_0|Z80AvalonMM:z80avalonmm_0|s_rddatareg[11]                                    ; Stuck at GND due to stuck port data_in                                                                                                            ;
; sistema:inst|bloquetimer:inst4|timer:b2v_inst21|contador8bits:cont8|generador_pulsos:puls|state.q2                                                ; Lost fanout                                                                                                                                       ;
; sistema:inst|bloquecontador:inst3|counter:b2v_inst1|contador8bits:cont8|generador_pulsos:puls|state.q2                                            ; Lost fanout                                                                                                                                       ;
; sistema:inst|controlador_de_interrupciones:inst55|control_INTA_modo1:bloque_control_INTA_modo1|state_ack.reposo                                   ; Lost fanout                                                                                                                                       ;
; sistema:inst|controlador_de_interrupciones:inst55|control_INTA_modo1:bloque_control_INTA_modo1|state_ack.esconder_INTA_pend                       ; Lost fanout                                                                                                                                       ;
; sistema:inst|controlador_de_interrupciones:inst55|control_INTA_modo1:bloque_control_INTA_modo1|state_ack.dar_INTA                                 ; Lost fanout                                                                                                                                       ;
; sistema:inst|controlador_de_interrupciones:inst55|control_INTA_modo1:bloque_control_INTA_modo1|state_ack.esconder_INTA_srv                        ; Lost fanout                                                                                                                                       ;
; sistema:inst|controlador_de_interrupciones:inst55|detector_RETI:bloque_detector_RETI|state_finM1.Q0                                               ; Lost fanout                                                                                                                                       ;
; sistema:inst|controlador_de_interrupciones:inst45|control_INTA_modo1:bloque_control_INTA_modo1|state_ack.reposo                                   ; Lost fanout                                                                                                                                       ;
; sistema:inst|controlador_de_interrupciones:inst45|control_INTA_modo1:bloque_control_INTA_modo1|state_ack.esconder_INTA_pend                       ; Lost fanout                                                                                                                                       ;
; sistema:inst|controlador_de_interrupciones:inst45|control_INTA_modo1:bloque_control_INTA_modo1|state_ack.dar_INTA                                 ; Lost fanout                                                                                                                                       ;
; sistema:inst|controlador_de_interrupciones:inst45|control_INTA_modo1:bloque_control_INTA_modo1|state_ack.esconder_INTA_srv                        ; Lost fanout                                                                                                                                       ;
; sistema:inst|controlador_de_interrupciones:inst45|detector_RETI:bloque_detector_RETI|state_finM1.Q0                                               ; Lost fanout                                                                                                                                       ;
; sistema:inst|controlador_de_interrupciones:inst55|detector_RETI:bloque_detector_RETI|state_detRETI.Q_ED                                           ; Merged with sistema:inst|controlador_de_interrupciones:inst45|detector_RETI:bloque_detector_RETI|state_detRETI.Q_ED                               ;
; sistema:inst|controlador_de_interrupciones:inst55|detector_RETI:bloque_detector_RETI|state_detRETI.Q_RETI                                         ; Merged with sistema:inst|controlador_de_interrupciones:inst45|detector_RETI:bloque_detector_RETI|state_detRETI.Q_RETI                             ;
; sistema:inst|controlador_de_interrupciones:inst55|detector_RETI:bloque_detector_RETI|D_reg[4]                                                     ; Merged with sistema:inst|controlador_de_interrupciones:inst45|detector_RETI:bloque_detector_RETI|D_reg[4]                                         ;
; sistema:inst|controlador_de_interrupciones:inst55|detector_RETI:bloque_detector_RETI|D_reg[3]                                                     ; Merged with sistema:inst|controlador_de_interrupciones:inst45|detector_RETI:bloque_detector_RETI|D_reg[3]                                         ;
; sistema:inst|controlador_de_interrupciones:inst55|detector_RETI:bloque_detector_RETI|D_reg[2]                                                     ; Merged with sistema:inst|controlador_de_interrupciones:inst45|detector_RETI:bloque_detector_RETI|D_reg[2]                                         ;
; sistema:inst|controlador_de_interrupciones:inst55|detector_RETI:bloque_detector_RETI|D_reg[1]                                                     ; Merged with sistema:inst|controlador_de_interrupciones:inst45|detector_RETI:bloque_detector_RETI|D_reg[1]                                         ;
; sistema:inst|controlador_de_interrupciones:inst55|detector_RETI:bloque_detector_RETI|D_reg[0]                                                     ; Merged with sistema:inst|controlador_de_interrupciones:inst45|detector_RETI:bloque_detector_RETI|D_reg[0]                                         ;
; sistema:inst|controlador_de_interrupciones:inst55|detector_RETI:bloque_detector_RETI|D_reg[5]                                                     ; Merged with sistema:inst|controlador_de_interrupciones:inst45|detector_RETI:bloque_detector_RETI|D_reg[5]                                         ;
; sistema:inst|controlador_de_interrupciones:inst55|detector_RETI:bloque_detector_RETI|D_reg[6]                                                     ; Merged with sistema:inst|controlador_de_interrupciones:inst45|detector_RETI:bloque_detector_RETI|D_reg[6]                                         ;
; sistema:inst|controlador_de_interrupciones:inst55|detector_RETI:bloque_detector_RETI|D_reg[7]                                                     ; Merged with sistema:inst|controlador_de_interrupciones:inst45|detector_RETI:bloque_detector_RETI|D_reg[7]                                         ;
; sistema:inst|controlador_de_interrupciones:inst55|detector_RETI:bloque_detector_RETI|state_detRETI.Q_reposo                                       ; Merged with sistema:inst|controlador_de_interrupciones:inst45|detector_RETI:bloque_detector_RETI|state_detRETI.Q_reposo                           ;
; sistema:inst|controlador_de_interrupciones:inst55|detector_RETI:bloque_detector_RETI|state_finM1.Q_finM1                                          ; Merged with sistema:inst|controlador_de_interrupciones:inst45|detector_RETI:bloque_detector_RETI|state_finM1.Q_finM1                              ;
; sistema:inst|controlador_de_interrupciones:inst55|detector_RETI:bloque_detector_RETI|state_detRETI.Q_aux1                                         ; Merged with sistema:inst|controlador_de_interrupciones:inst45|detector_RETI:bloque_detector_RETI|state_detRETI.Q_aux1                             ;
; sistema:inst|controlador_de_interrupciones:inst55|detector_RETI:bloque_detector_RETI|state_detRETI.Q_aux2                                         ; Merged with sistema:inst|controlador_de_interrupciones:inst45|detector_RETI:bloque_detector_RETI|state_detRETI.Q_aux2                             ;
; sistema:inst|controlador_de_interrupciones:inst55|detector_RETI:bloque_detector_RETI|state_finM1.Q_M1                                             ; Merged with sistema:inst|controlador_de_interrupciones:inst45|detector_RETI:bloque_detector_RETI|state_finM1.Q_M1                                 ;
; sistema:inst|bridged_jtag_uart:inst7|z80avalonmm_0:the_z80avalonmm_0|Z80AvalonMM:z80avalonmm_0|STATE.INVALID                                      ; Stuck at GND due to stuck port data_in                                                                                                            ;
; sistema:inst|bloquecontador:inst3|counter:b2v_inst1|state.q0                                                                                      ; Lost fanout                                                                                                                                       ;
; sistema:inst|MonZ80:inst2|altsyncram:altsyncram_component|altsyncram_j4a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                                                                                                            ;
; Total Number of Removed Registers = 55                                                                                                            ;                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                 ;
+----------------------------------------+---------------------------+----------------------------------------+
; Register name                          ; Reason for Removal        ; Registers Removed due to This Register ;
+----------------------------------------+---------------------------+----------------------------------------+
; sistema:inst|T80s:inst|T80:u0|BusReq_s ; Stuck at GND              ; sistema:inst|T80s:inst|T80:u0|BusAck   ;
;                                        ; due to stuck port data_in ;                                        ;
+----------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 984   ;
; Number of registers using Synchronous Clear  ; 46    ;
; Number of registers using Synchronous Load   ; 98    ;
; Number of registers using Asynchronous Clear ; 554   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 617   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                         ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------+---------+
; sistema:inst|T80s:inst|WR_n                                                                                               ; 17      ;
; sistema:inst|T80s:inst|RD_n                                                                                               ; 24      ;
; sistema:inst|T80s:inst|IORQ_n                                                                                             ; 6       ;
; sistema:inst|T80s:inst|T80:u0|MCycle[0]                                                                                   ; 117     ;
; sistema:inst|T80s:inst|T80:u0|F[0]                                                                                        ; 16      ;
; sistema:inst|T80s:inst|T80:u0|F[1]                                                                                        ; 17      ;
; sistema:inst|T80s:inst|T80:u0|F[4]                                                                                        ; 13      ;
; sistema:inst|T80s:inst|T80:u0|F[2]                                                                                        ; 8       ;
; sistema:inst|T80s:inst|T80:u0|F[7]                                                                                        ; 7       ;
; sistema:inst|T80s:inst|T80:u0|F[6]                                                                                        ; 11      ;
; sistema:inst|T80s:inst|T80:u0|SP[1]                                                                                       ; 5       ;
; sistema:inst|T80s:inst|T80:u0|SP[0]                                                                                       ; 5       ;
; sistema:inst|T80s:inst|T80:u0|SP[2]                                                                                       ; 5       ;
; sistema:inst|T80s:inst|T80:u0|SP[7]                                                                                       ; 5       ;
; sistema:inst|T80s:inst|T80:u0|SP[6]                                                                                       ; 5       ;
; sistema:inst|T80s:inst|T80:u0|SP[4]                                                                                       ; 5       ;
; sistema:inst|T80s:inst|T80:u0|SP[5]                                                                                       ; 5       ;
; sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9] ; 11      ;
; sistema:inst|T80s:inst|T80:u0|ACC[3]                                                                                      ; 9       ;
; sistema:inst|T80s:inst|T80:u0|SP[3]                                                                                       ; 5       ;
; sistema:inst|T80s:inst|T80:u0|SP[11]                                                                                      ; 5       ;
; sistema:inst|T80s:inst|T80:u0|F[3]                                                                                        ; 2       ;
; sistema:inst|T80s:inst|T80:u0|ACC[7]                                                                                      ; 7       ;
; sistema:inst|T80s:inst|T80:u0|SP[15]                                                                                      ; 5       ;
; sistema:inst|T80s:inst|T80:u0|M1_n                                                                                        ; 21      ;
; sistema:inst|T80s:inst|MREQ_n                                                                                             ; 15      ;
; sistema:inst|T80s:inst|T80:u0|ACC[6]                                                                                      ; 7       ;
; sistema:inst|T80s:inst|T80:u0|SP[14]                                                                                      ; 5       ;
; sistema:inst|T80s:inst|T80:u0|ACC[0]                                                                                      ; 7       ;
; sistema:inst|T80s:inst|T80:u0|SP[8]                                                                                       ; 5       ;
; sistema:inst|T80s:inst|T80:u0|Fp[0]                                                                                       ; 1       ;
; sistema:inst|T80s:inst|T80:u0|ACC[5]                                                                                      ; 9       ;
; sistema:inst|T80s:inst|T80:u0|SP[13]                                                                                      ; 5       ;
; sistema:inst|T80s:inst|T80:u0|ACC[4]                                                                                      ; 7       ;
; sistema:inst|T80s:inst|T80:u0|SP[12]                                                                                      ; 5       ;
; sistema:inst|T80s:inst|T80:u0|ACC[2]                                                                                      ; 7       ;
; sistema:inst|T80s:inst|T80:u0|SP[10]                                                                                      ; 5       ;
; sistema:inst|T80s:inst|T80:u0|ACC[1]                                                                                      ; 7       ;
; sistema:inst|T80s:inst|T80:u0|SP[9]                                                                                       ; 5       ;
; sistema:inst|T80s:inst|T80:u0|Fp[1]                                                                                       ; 1       ;
; sistema:inst|T80s:inst|T80:u0|Fp[4]                                                                                       ; 1       ;
; sistema:inst|T80s:inst|T80:u0|F[5]                                                                                        ; 2       ;
; sistema:inst|T80s:inst|T80:u0|Fp[2]                                                                                       ; 1       ;
; sistema:inst|T80s:inst|T80:u0|Fp[7]                                                                                       ; 1       ;
; sistema:inst|T80s:inst|T80:u0|Fp[6]                                                                                       ; 1       ;
; sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|internal_av_waitrequest                                  ; 11      ;
; sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|t_dav                                                    ; 2       ;
; sistema:inst|T80s:inst|T80:u0|Ap[3]                                                                                       ; 1       ;
; sistema:inst|T80s:inst|T80:u0|Fp[3]                                                                                       ; 1       ;
; sistema:inst|T80s:inst|T80:u0|Ap[7]                                                                                       ; 1       ;
; button_debouncer:inst20|counter[16]                                                                                       ; 2       ;
; button_debouncer:inst20|counter[15]                                                                                       ; 2       ;
; button_debouncer:inst20|counter[10]                                                                                       ; 2       ;
; button_debouncer:inst20|counter[9]                                                                                        ; 2       ;
; button_debouncer:inst20|counter[7]                                                                                        ; 2       ;
; button_debouncer:inst20|counter[5]                                                                                        ; 2       ;
; button_debouncer:inst21|counter[8]                                                                                        ; 2       ;
; button_debouncer:inst21|counter[7]                                                                                        ; 2       ;
; button_debouncer:inst21|counter[6]                                                                                        ; 2       ;
; button_debouncer:inst21|counter[5]                                                                                        ; 2       ;
; button_debouncer:inst21|counter[4]                                                                                        ; 2       ;
; button_debouncer:inst21|counter[2]                                                                                        ; 2       ;
; sistema:inst|T80s:inst|T80:u0|Ap[6]                                                                                       ; 1       ;
; sistema:inst|T80s:inst|T80:u0|Ap[0]                                                                                       ; 1       ;
; sistema:inst|T80s:inst|T80:u0|Ap[5]                                                                                       ; 1       ;
; sistema:inst|T80s:inst|T80:u0|Ap[4]                                                                                       ; 1       ;
; sistema:inst|T80s:inst|T80:u0|Ap[2]                                                                                       ; 1       ;
; sistema:inst|T80s:inst|T80:u0|Ap[1]                                                                                       ; 1       ;
; sistema:inst|T80s:inst|T80:u0|Fp[5]                                                                                       ; 1       ;
; sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst2     ; 3       ;
; sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst1     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; 3       ;
; Total number of inverted registers = 74                                                                                   ;         ;
+---------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                       ;
+----------------------------------------+------------------------------------+------+
; Register Name                          ; Megafunction                       ; Type ;
+----------------------------------------+------------------------------------+------+
; sistema:inst|SSRAM:inst1|A_r[0..12,14] ; sistema:inst|SSRAM:inst1|RAM_rtl_0 ; RAM  ;
+----------------------------------------+------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sistema_top|sistema:inst|bloquetimer:inst4|prescaler:b2v_inst20|const[3]                                                                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7|z80avalonmm_0:the_z80avalonmm_0|Z80AvalonMM:z80avalonmm_0|s_rddatareg[13]                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sistema_top|sistema:inst|MonZ80:inst2|altsyncram:altsyncram_component|altsyncram_j4a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sistema_top|sistema:inst|T80s:inst|T80:u0|ALU_Op_r[2]                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[7]                                                             ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |sistema_top|sistema:inst|MonZ80:inst2|altsyncram:altsyncram_component|altsyncram_j4a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sistema_top|sistema:inst|T80s:inst|T80:u0|RegAddrC[0]                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sistema_top|sistema:inst|T80s:inst|T80:u0|Read_To_Reg_r[3]                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7|z80avalonmm_0:the_z80avalonmm_0|Z80AvalonMM:z80avalonmm_0|s_wrdatareg[7]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sistema_top|sistema:inst|T80s:inst|T80:u0|XY_State[1]                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sistema_top|sistema:inst|MonZ80:inst2|altsyncram:altsyncram_component|altsyncram_j4a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sistema_top|sistema:inst|T80s:inst|T80:u0|MCycle[2]                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7|z80avalonmm_0:the_z80avalonmm_0|Z80AvalonMM:z80avalonmm_0|s_rddatareg[5]                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7|z80avalonmm_0:the_z80avalonmm_0|Z80AvalonMM:z80avalonmm_0|s_rddatareg[0]                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sistema_top|sistema:inst|T80s:inst|T80:u0|TState[2]                                                                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |sistema_top|sistema:inst|bloquetimer:inst4|timer:b2v_inst21|contador8bits:cont8|count_aux[1]                                                                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |sistema_top|sistema:inst|bloquecontador:inst3|counter:b2v_inst1|contador8bits:cont8|count_aux[3]                                                                                                  ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |sistema_top|sistema:inst|MonZ80:inst2|altsyncram:altsyncram_component|altsyncram_j4a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sistema_top|sistema:inst|T80s:inst|T80:u0|R[2]                                                                                                                                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sistema_top|sistema:inst|T80s:inst|T80:u0|DO[2]                                                                                                                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sistema_top|sistema:inst|T80s:inst|T80:u0|IR[7]                                                                                                                                                   ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |sistema_top|sistema:inst|T80s:inst|T80:u0|BusB[7]                                                                                                                                                 ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |sistema_top|sistema:inst|T80s:inst|T80:u0|BusA[4]                                                                                                                                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sistema_top|sistema:inst|T80s:inst|T80:u0|ISet[1]                                                                                                                                                 ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sistema_top|sistema:inst|T80s:inst|T80:u0|TmpAddr[6]                                                                                                                                              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sistema_top|sistema:inst|T80s:inst|T80:u0|TmpAddr[3]                                                                                                                                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sistema_top|sistema:inst|T80s:inst|T80:u0|TmpAddr[10]                                                                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                          ;
; 24:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |sistema_top|sistema:inst|MonZ80:inst2|altsyncram:altsyncram_component|altsyncram_j4a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 13:1               ; 7 bits    ; 56 LEs        ; 21 LEs               ; 35 LEs                 ; Yes        ; |sistema_top|sistema:inst|T80s:inst|T80:u0|PC[4]                                                                                                                                                   ;
; 13:1               ; 8 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |sistema_top|sistema:inst|T80s:inst|T80:u0|PC[13]                                                                                                                                                  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |sistema_top|sistema:inst|T80s:inst|T80:u0|A[7]                                                                                                                                                    ;
; 19:1               ; 8 bits    ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |sistema_top|sistema:inst|T80s:inst|T80:u0|A[12]                                                                                                                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sistema_top|sistema:inst|T80s:inst|T80:u0|SP[5]                                                                                                                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sistema_top|sistema:inst|T80s:inst|T80:u0|SP[12]                                                                                                                                                  ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |sistema_top|sistema:inst|T80s:inst|T80:u0|ACC[0]                                                                                                                                                  ;
; 18:1               ; 2 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |sistema_top|sistema:inst|T80s:inst|T80:u0|F[3]                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |sistema_top|sistema:inst|controlador_de_interrupciones:inst55|control_CI:bloque_control|DO                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |sistema_top|sistema:inst|T80s:inst|T80:u0|T80_ALU:alu|Q_t                                                                                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sistema_top|sistema:inst|T80s:inst|T80:u0|T80_ALU:alu|DAA_Q[1]                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sistema_top|sistema:inst|controlador_de_interrupciones:inst45|puertos_CI:bloque_puertos|Mux6                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sistema_top|sistema:inst|controlador_de_interrupciones:inst55|puertos_CI:bloque_puertos|Mux6                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7|z80avalonmm_0:the_z80avalonmm_0|Z80AvalonMM:z80avalonmm_0|s_DAT_O_valid                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sistema_top|sistema:inst|T80s:inst|T80:u0|Save_Mux[1]                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |sistema_top|sistema:inst|controlador_de_interrupciones:inst45|control_CI:bloque_control|DO                                                                                                        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |sistema_top|sistema:inst|T80s:inst|T80:u0|T80_Reg:Regs|Mux43                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |sistema_top|sistema:inst|T80s:inst|T80:u0|T80_ALU:alu|Mux8                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sistema_top|sistema:inst|T80s:inst|T80:u0|T80_ALU:alu|DAA_Q[6]                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sistema_top|sistema:inst|T80s:inst|T80:u0|RegDIH[2]                                                                                                                                               ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |sistema_top|sistema:inst|T80s:inst|T80:u0|T80_Reg:Regs|Mux20                                                                                                                                      ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |sistema_top|sistema:inst|T80s:inst|T80:u0|T80_Reg:Regs|Mux4                                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sistema_top|sistema:inst|T80s:inst|T80:u0|RegAddrA[1]                                                                                                                                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |sistema_top|sistema:inst|bridged_jtag_uart:inst7|z80avalonmm_0:the_z80avalonmm_0|Z80AvalonMM:z80avalonmm_0|DAT_O[1]                                                                               ;
; 17:1               ; 4 bits    ; 44 LEs        ; 24 LEs               ; 20 LEs                 ; No         ; |sistema_top|sistema:inst|T80s:inst|T80:u0|Save_Mux[0]                                                                                                                                             ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |sistema_top|sistema:inst|T80s:inst|T80:u0|RegWEH                                                                                                                                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |sistema_top|sistema:inst|T80s:inst|T80:u0|Save_Mux[5]                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sistema_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sistema_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                       ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |sistema_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |sistema_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                           ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |sistema_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                 ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |sistema_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                    ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |sistema_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                    ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |sistema_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |sistema_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 40 LEs               ; 32 LEs                 ; Yes        ; |sistema_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sistema:inst|bridged_jtag_uart:inst7|bridged_jtag_uart_reset_clk_0_domain_synch_module:bridged_jtag_uart_reset_clk_0_domain_synch ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                         ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sistema:inst|MonZ80:inst2|altsyncram:altsyncram_component|altsyncram_j4a1:auto_generated|altsyncram_bh92:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for sistema:inst|SSRAM:inst1|altsyncram:RAM_rtl_0|altsyncram_hh41:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sistema:inst|T80s:inst ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; mode           ; 0     ; Signed Integer                             ;
; t2write        ; 0     ; Signed Integer                             ;
; iowait         ; 1     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sistema:inst|T80s:inst|T80:u0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; mode           ; 0     ; Signed Integer                                    ;
; iowait         ; 1     ; Signed Integer                                    ;
; flag_c         ; 0     ; Signed Integer                                    ;
; flag_n         ; 1     ; Signed Integer                                    ;
; flag_p         ; 2     ; Signed Integer                                    ;
; flag_x         ; 3     ; Signed Integer                                    ;
; flag_h         ; 4     ; Signed Integer                                    ;
; flag_y         ; 5     ; Signed Integer                                    ;
; flag_z         ; 6     ; Signed Integer                                    ;
; flag_s         ; 7     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sistema:inst|T80s:inst|T80:u0|T80_MCode:mcode ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; mode           ; 0     ; Signed Integer                                                    ;
; flag_c         ; 0     ; Signed Integer                                                    ;
; flag_n         ; 1     ; Signed Integer                                                    ;
; flag_p         ; 2     ; Signed Integer                                                    ;
; flag_x         ; 3     ; Signed Integer                                                    ;
; flag_h         ; 4     ; Signed Integer                                                    ;
; flag_y         ; 5     ; Signed Integer                                                    ;
; flag_z         ; 6     ; Signed Integer                                                    ;
; flag_s         ; 7     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sistema:inst|T80s:inst|T80:u0|T80_ALU:alu ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; mode           ; 0     ; Signed Integer                                                ;
; flag_c         ; 0     ; Signed Integer                                                ;
; flag_n         ; 1     ; Signed Integer                                                ;
; flag_p         ; 2     ; Signed Integer                                                ;
; flag_x         ; 3     ; Signed Integer                                                ;
; flag_h         ; 4     ; Signed Integer                                                ;
; flag_y         ; 5     ; Signed Integer                                                ;
; flag_z         ; 6     ; Signed Integer                                                ;
; flag_s         ; 7     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                             ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                   ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                   ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                   ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_aq21 ; Untyped                                                                                                                          ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                             ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                   ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                   ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                   ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_aq21 ; Untyped                                                                                                                          ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sistema:inst|SSRAM:inst1 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; addrwidth      ; 15    ; Signed Integer                               ;
; datawidth      ; 8     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sistema:inst|MonZ80:inst2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; monitor.hex          ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_j4a1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debouncer:inst23 ;
+----------------+--------+--------------------------------------------+
; Parameter Name ; Value  ; Type                                       ;
+----------------+--------+--------------------------------------------+
; preset_val     ; 0      ; Signed Integer                             ;
; counter_max    ; 100000 ; Signed Integer                             ;
; bus_width      ; 1      ; Signed Integer                             ;
+----------------+--------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mi_pll_divisor:inst6|altpll:altpll_component ;
+-------------------------------+----------------------------------+------------------------+
; Parameter Name                ; Value                            ; Type                   ;
+-------------------------------+----------------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                           ; Untyped                ;
; PLL_TYPE                      ; AUTO                             ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=mi_pll_divisor ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                              ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                             ; Untyped                ;
; SCAN_CHAIN                    ; LONG                             ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                           ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                            ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                                ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                               ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                                ; Untyped                ;
; LOCK_HIGH                     ; 1                                ; Untyped                ;
; LOCK_LOW                      ; 1                                ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                                ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                                ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                              ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                              ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                              ; Untyped                ;
; SKIP_VCO                      ; OFF                              ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                                ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                             ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                          ; Untyped                ;
; BANDWIDTH                     ; 0                                ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                             ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                                ; Untyped                ;
; DOWN_SPREAD                   ; 0                                ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                              ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                              ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                                ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                                ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                                ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                                ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                                ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                                ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                                ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                                ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                                ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 1                                ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                                ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                                ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                                ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                                ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                                ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                                ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                                ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                                ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                                ; Untyped                ;
; CLK0_DIVIDE_BY                ; 1                                ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                                ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                                ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                                ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                                ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                                ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                                ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                                ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                                ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                                ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                                ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                                ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                                ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                                ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                                ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                                ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                                ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                               ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                               ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                               ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                               ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                               ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                               ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                               ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                               ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                               ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                               ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                            ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                           ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                           ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                           ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                                ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                                ; Untyped                ;
; DPA_DIVIDER                   ; 0                                ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                                ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                                ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                                ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                                ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                                ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                                ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                                ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                                ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                                ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                                ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                                ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                                ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                                ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                                ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                                ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                                ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                               ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                               ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                               ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                               ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                                ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                                ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                ; Untyped                ;
; VCO_MIN                       ; 0                                ; Untyped                ;
; VCO_MAX                       ; 0                                ; Untyped                ;
; VCO_CENTER                    ; 0                                ; Untyped                ;
; PFD_MIN                       ; 0                                ; Untyped                ;
; PFD_MAX                       ; 0                                ; Untyped                ;
; M_INITIAL                     ; 0                                ; Untyped                ;
; M                             ; 0                                ; Untyped                ;
; N                             ; 1                                ; Untyped                ;
; M2                            ; 1                                ; Untyped                ;
; N2                            ; 1                                ; Untyped                ;
; SS                            ; 1                                ; Untyped                ;
; C0_HIGH                       ; 0                                ; Untyped                ;
; C1_HIGH                       ; 0                                ; Untyped                ;
; C2_HIGH                       ; 0                                ; Untyped                ;
; C3_HIGH                       ; 0                                ; Untyped                ;
; C4_HIGH                       ; 0                                ; Untyped                ;
; C5_HIGH                       ; 0                                ; Untyped                ;
; C6_HIGH                       ; 0                                ; Untyped                ;
; C7_HIGH                       ; 0                                ; Untyped                ;
; C8_HIGH                       ; 0                                ; Untyped                ;
; C9_HIGH                       ; 0                                ; Untyped                ;
; C0_LOW                        ; 0                                ; Untyped                ;
; C1_LOW                        ; 0                                ; Untyped                ;
; C2_LOW                        ; 0                                ; Untyped                ;
; C3_LOW                        ; 0                                ; Untyped                ;
; C4_LOW                        ; 0                                ; Untyped                ;
; C5_LOW                        ; 0                                ; Untyped                ;
; C6_LOW                        ; 0                                ; Untyped                ;
; C7_LOW                        ; 0                                ; Untyped                ;
; C8_LOW                        ; 0                                ; Untyped                ;
; C9_LOW                        ; 0                                ; Untyped                ;
; C0_INITIAL                    ; 0                                ; Untyped                ;
; C1_INITIAL                    ; 0                                ; Untyped                ;
; C2_INITIAL                    ; 0                                ; Untyped                ;
; C3_INITIAL                    ; 0                                ; Untyped                ;
; C4_INITIAL                    ; 0                                ; Untyped                ;
; C5_INITIAL                    ; 0                                ; Untyped                ;
; C6_INITIAL                    ; 0                                ; Untyped                ;
; C7_INITIAL                    ; 0                                ; Untyped                ;
; C8_INITIAL                    ; 0                                ; Untyped                ;
; C9_INITIAL                    ; 0                                ; Untyped                ;
; C0_MODE                       ; BYPASS                           ; Untyped                ;
; C1_MODE                       ; BYPASS                           ; Untyped                ;
; C2_MODE                       ; BYPASS                           ; Untyped                ;
; C3_MODE                       ; BYPASS                           ; Untyped                ;
; C4_MODE                       ; BYPASS                           ; Untyped                ;
; C5_MODE                       ; BYPASS                           ; Untyped                ;
; C6_MODE                       ; BYPASS                           ; Untyped                ;
; C7_MODE                       ; BYPASS                           ; Untyped                ;
; C8_MODE                       ; BYPASS                           ; Untyped                ;
; C9_MODE                       ; BYPASS                           ; Untyped                ;
; C0_PH                         ; 0                                ; Untyped                ;
; C1_PH                         ; 0                                ; Untyped                ;
; C2_PH                         ; 0                                ; Untyped                ;
; C3_PH                         ; 0                                ; Untyped                ;
; C4_PH                         ; 0                                ; Untyped                ;
; C5_PH                         ; 0                                ; Untyped                ;
; C6_PH                         ; 0                                ; Untyped                ;
; C7_PH                         ; 0                                ; Untyped                ;
; C8_PH                         ; 0                                ; Untyped                ;
; C9_PH                         ; 0                                ; Untyped                ;
; L0_HIGH                       ; 1                                ; Untyped                ;
; L1_HIGH                       ; 1                                ; Untyped                ;
; G0_HIGH                       ; 1                                ; Untyped                ;
; G1_HIGH                       ; 1                                ; Untyped                ;
; G2_HIGH                       ; 1                                ; Untyped                ;
; G3_HIGH                       ; 1                                ; Untyped                ;
; E0_HIGH                       ; 1                                ; Untyped                ;
; E1_HIGH                       ; 1                                ; Untyped                ;
; E2_HIGH                       ; 1                                ; Untyped                ;
; E3_HIGH                       ; 1                                ; Untyped                ;
; L0_LOW                        ; 1                                ; Untyped                ;
; L1_LOW                        ; 1                                ; Untyped                ;
; G0_LOW                        ; 1                                ; Untyped                ;
; G1_LOW                        ; 1                                ; Untyped                ;
; G2_LOW                        ; 1                                ; Untyped                ;
; G3_LOW                        ; 1                                ; Untyped                ;
; E0_LOW                        ; 1                                ; Untyped                ;
; E1_LOW                        ; 1                                ; Untyped                ;
; E2_LOW                        ; 1                                ; Untyped                ;
; E3_LOW                        ; 1                                ; Untyped                ;
; L0_INITIAL                    ; 1                                ; Untyped                ;
; L1_INITIAL                    ; 1                                ; Untyped                ;
; G0_INITIAL                    ; 1                                ; Untyped                ;
; G1_INITIAL                    ; 1                                ; Untyped                ;
; G2_INITIAL                    ; 1                                ; Untyped                ;
; G3_INITIAL                    ; 1                                ; Untyped                ;
; E0_INITIAL                    ; 1                                ; Untyped                ;
; E1_INITIAL                    ; 1                                ; Untyped                ;
; E2_INITIAL                    ; 1                                ; Untyped                ;
; E3_INITIAL                    ; 1                                ; Untyped                ;
; L0_MODE                       ; BYPASS                           ; Untyped                ;
; L1_MODE                       ; BYPASS                           ; Untyped                ;
; G0_MODE                       ; BYPASS                           ; Untyped                ;
; G1_MODE                       ; BYPASS                           ; Untyped                ;
; G2_MODE                       ; BYPASS                           ; Untyped                ;
; G3_MODE                       ; BYPASS                           ; Untyped                ;
; E0_MODE                       ; BYPASS                           ; Untyped                ;
; E1_MODE                       ; BYPASS                           ; Untyped                ;
; E2_MODE                       ; BYPASS                           ; Untyped                ;
; E3_MODE                       ; BYPASS                           ; Untyped                ;
; L0_PH                         ; 0                                ; Untyped                ;
; L1_PH                         ; 0                                ; Untyped                ;
; G0_PH                         ; 0                                ; Untyped                ;
; G1_PH                         ; 0                                ; Untyped                ;
; G2_PH                         ; 0                                ; Untyped                ;
; G3_PH                         ; 0                                ; Untyped                ;
; E0_PH                         ; 0                                ; Untyped                ;
; E1_PH                         ; 0                                ; Untyped                ;
; E2_PH                         ; 0                                ; Untyped                ;
; E3_PH                         ; 0                                ; Untyped                ;
; M_PH                          ; 0                                ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                              ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                              ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                              ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                              ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                              ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                              ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                              ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                              ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                              ; Untyped                ;
; CLK0_COUNTER                  ; G0                               ; Untyped                ;
; CLK1_COUNTER                  ; G0                               ; Untyped                ;
; CLK2_COUNTER                  ; G0                               ; Untyped                ;
; CLK3_COUNTER                  ; G0                               ; Untyped                ;
; CLK4_COUNTER                  ; G0                               ; Untyped                ;
; CLK5_COUNTER                  ; G0                               ; Untyped                ;
; CLK6_COUNTER                  ; E0                               ; Untyped                ;
; CLK7_COUNTER                  ; E1                               ; Untyped                ;
; CLK8_COUNTER                  ; E2                               ; Untyped                ;
; CLK9_COUNTER                  ; E3                               ; Untyped                ;
; L0_TIME_DELAY                 ; 0                                ; Untyped                ;
; L1_TIME_DELAY                 ; 0                                ; Untyped                ;
; G0_TIME_DELAY                 ; 0                                ; Untyped                ;
; G1_TIME_DELAY                 ; 0                                ; Untyped                ;
; G2_TIME_DELAY                 ; 0                                ; Untyped                ;
; G3_TIME_DELAY                 ; 0                                ; Untyped                ;
; E0_TIME_DELAY                 ; 0                                ; Untyped                ;
; E1_TIME_DELAY                 ; 0                                ; Untyped                ;
; E2_TIME_DELAY                 ; 0                                ; Untyped                ;
; E3_TIME_DELAY                 ; 0                                ; Untyped                ;
; M_TIME_DELAY                  ; 0                                ; Untyped                ;
; N_TIME_DELAY                  ; 0                                ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                               ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                               ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                               ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                               ; Untyped                ;
; ENABLE0_COUNTER               ; L0                               ; Untyped                ;
; ENABLE1_COUNTER               ; L0                               ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                                ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                        ; Untyped                ;
; LOOP_FILTER_C                 ; 5                                ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                             ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                             ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                             ; Untyped                ;
; VCO_POST_SCALE                ; 0                                ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III                      ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED                      ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED                      ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED                      ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED                      ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED                      ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED                      ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                      ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                      ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                      ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                      ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                      ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                      ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                        ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED                      ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED                      ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED                      ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED                      ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED                      ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED                      ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED                      ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED                      ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED                      ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED                      ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                      ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED                      ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                      ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                      ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED                      ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                        ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED                      ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED                      ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                      ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED                      ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED                      ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED                      ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED                      ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED                      ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED                      ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED                      ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                      ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED                      ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED                      ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                      ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                      ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                      ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                ; Untyped                ;
; M_TEST_SOURCE                 ; 5                                ; Untyped                ;
; C0_TEST_SOURCE                ; 5                                ; Untyped                ;
; C1_TEST_SOURCE                ; 5                                ; Untyped                ;
; C2_TEST_SOURCE                ; 5                                ; Untyped                ;
; C3_TEST_SOURCE                ; 5                                ; Untyped                ;
; C4_TEST_SOURCE                ; 5                                ; Untyped                ;
; C5_TEST_SOURCE                ; 5                                ; Untyped                ;
; C6_TEST_SOURCE                ; 5                                ; Untyped                ;
; C7_TEST_SOURCE                ; 5                                ; Untyped                ;
; C8_TEST_SOURCE                ; 5                                ; Untyped                ;
; C9_TEST_SOURCE                ; 5                                ; Untyped                ;
; CBXI_PARAMETER                ; mi_pll_divisor_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                             ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                                ; Untyped                ;
; WIDTH_CLOCK                   ; 5                                ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                              ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone III                      ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                           ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                              ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                               ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                              ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                               ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                              ; IGNORE_CASCADE         ;
+-------------------------------+----------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debouncer:inst24 ;
+----------------+--------+--------------------------------------------+
; Parameter Name ; Value  ; Type                                       ;
+----------------+--------+--------------------------------------------+
; preset_val     ; 0      ; Signed Integer                             ;
; counter_max    ; 100000 ; Signed Integer                             ;
; bus_width      ; 10     ; Signed Integer                             ;
+----------------+--------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst3 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; WIDTH          ; 2     ; Untyped                          ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debouncer:inst21 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; preset_val     ; 0     ; Signed Integer                              ;
; counter_max    ; 500   ; Signed Integer                              ;
; bus_width      ; 2     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debouncer:inst20 ;
+----------------+--------+--------------------------------------------+
; Parameter Name ; Value  ; Type                                       ;
+----------------+--------+--------------------------------------------+
; preset_val     ; 0      ; Signed Integer                             ;
; counter_max    ; 100000 ; Signed Integer                             ;
; bus_width      ; 2      ; Signed Integer                             ;
+----------------+--------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sistema:inst|SSRAM:inst1|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                            ;
; WIDTH_A                            ; 8                    ; Untyped                            ;
; WIDTHAD_A                          ; 15                   ; Untyped                            ;
; NUMWORDS_A                         ; 32768                ; Untyped                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_hh41      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                       ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                           ;
; Entity Instance            ; sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                          ;
; Entity Instance            ; sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                          ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                      ;
+-------------------------------------------+-----------------------------------------------------------+
; Name                                      ; Value                                                     ;
+-------------------------------------------+-----------------------------------------------------------+
; Number of entity instances                ; 2                                                         ;
; Entity Instance                           ; sistema:inst|MonZ80:inst2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                       ;
;     -- WIDTH_A                            ; 8                                                         ;
;     -- NUMWORDS_A                         ; 16384                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                              ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
; Entity Instance                           ; sistema:inst|SSRAM:inst1|altsyncram:RAM_rtl_0             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                               ;
;     -- WIDTH_A                            ; 8                                                         ;
;     -- NUMWORDS_A                         ; 32768                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                              ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
+-------------------------------------------+-----------------------------------------------------------+


+------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                 ;
+-------------------------------+----------------------------------------------+
; Name                          ; Value                                        ;
+-------------------------------+----------------------------------------------+
; Number of entity instances    ; 1                                            ;
; Entity Instance               ; mi_pll_divisor:inst6|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                       ;
;     -- PLL_TYPE               ; AUTO                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
+-------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sistema:inst|bloquecontador:inst3|control:b2v_inst|registro8bits:reg"               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q[5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sistema:inst|bloquecontador:inst3|control:b2v_inst"                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; trg_config ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; prescaler  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sistema:inst|bridged_jtag_uart:inst7|bridged_jtag_uart_reset_clk_0_domain_synch_module:bridged_jtag_uart_reset_clk_0_domain_synch" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0"                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; av_irq ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"                   ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sistema:inst|T80s:inst|T80:u0"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cen  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; inte ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                             ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                       ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; 0              ; ROM         ; 8     ; 16384 ; Read/Write ; sistema:inst|MonZ80:inst2|altsyncram:altsyncram_component|altsyncram_j4a1:auto_generated ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:18     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Jun 06 11:43:42 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab_intup -c lab_intup
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 0 entities, in source file /users/carlos/downloads/imp/imp_laboratorio/lab3/iie-int-m2/componentes_ci.vhd
    Info (12022): Found design unit 1: componentes_CI
Info (12021): Found 2 design units, including 1 entities, in source file /users/carlos/downloads/imp/imp_laboratorio/lab3/iie-int-m2/control_ci.vhd
    Info (12022): Found design unit 1: control_CI-behav
    Info (12023): Found entity 1: control_CI
Info (12021): Found 2 design units, including 1 entities, in source file /users/carlos/downloads/imp/imp_laboratorio/lab3/iie-int-m2/control_inta_modo1.vhd
    Info (12022): Found design unit 1: control_INTA_modo1-behav
    Info (12023): Found entity 1: control_INTA_modo1
Info (12021): Found 2 design units, including 1 entities, in source file /users/carlos/downloads/imp/imp_laboratorio/lab3/iie-int-m2/controlador_de_interrupciones.vhd
    Info (12022): Found design unit 1: controlador_de_interrupciones-structural
    Info (12023): Found entity 1: controlador_de_interrupciones
Info (12021): Found 2 design units, including 1 entities, in source file /users/carlos/downloads/imp/imp_laboratorio/lab3/iie-int-m2/detector_reti.vhd
    Info (12022): Found design unit 1: detector_RETI-behav
    Info (12023): Found entity 1: detector_RETI
Info (12021): Found 2 design units, including 1 entities, in source file /users/carlos/downloads/imp/imp_laboratorio/lab3/iie-int-m2/puertos_ci.vhd
    Info (12022): Found design unit 1: puertos_CI-rtl
    Info (12023): Found entity 1: puertos_CI
Info (12021): Found 2 design units, including 1 entities, in source file monz80.vhd
    Info (12022): Found design unit 1: monz80-SYN
    Info (12023): Found entity 1: MonZ80
Info (12021): Found 1 design units, including 1 entities, in source file button_debouncer.v
    Info (12023): Found entity 1: button_debouncer
Info (12021): Found 2 design units, including 1 entities, in source file z80avalonmm_0.vhd
    Info (12022): Found design unit 1: z80avalonmm_0-rtl
    Info (12023): Found entity 1: z80avalonmm_0
Info (12021): Found 8 design units, including 4 entities, in source file bridged_jtag_uart.vhd
    Info (12022): Found design unit 1: jtag_uart_0_avalon_jtag_slave_arbitrator-europa
    Info (12022): Found design unit 2: z80avalonmm_0_avalon_master_arbitrator-europa
    Info (12022): Found design unit 3: bridged_jtag_uart_reset_clk_0_domain_synch_module-europa
    Info (12022): Found design unit 4: bridged_jtag_uart-europa
    Info (12023): Found entity 1: jtag_uart_0_avalon_jtag_slave_arbitrator
    Info (12023): Found entity 2: z80avalonmm_0_avalon_master_arbitrator
    Info (12023): Found entity 3: bridged_jtag_uart_reset_clk_0_domain_synch_module
    Info (12023): Found entity 4: bridged_jtag_uart
Info (12021): Found 14 design units, including 7 entities, in source file jtag_uart_0.vhd
    Info (12022): Found design unit 1: jtag_uart_0_log_module-europa
    Info (12022): Found design unit 2: jtag_uart_0_sim_scfifo_w-europa
    Info (12022): Found design unit 3: jtag_uart_0_scfifo_w-europa
    Info (12022): Found design unit 4: jtag_uart_0_drom_module-europa
    Info (12022): Found design unit 5: jtag_uart_0_sim_scfifo_r-europa
    Info (12022): Found design unit 6: jtag_uart_0_scfifo_r-europa
    Info (12022): Found design unit 7: jtag_uart_0-europa
    Info (12023): Found entity 1: jtag_uart_0_log_module
    Info (12023): Found entity 2: jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 3: jtag_uart_0_scfifo_w
    Info (12023): Found entity 4: jtag_uart_0_drom_module
    Info (12023): Found entity 5: jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 6: jtag_uart_0_scfifo_r
    Info (12023): Found entity 7: jtag_uart_0
Info (12021): Found 2 design units, including 1 entities, in source file z80avalonmm.vhd
    Info (12022): Found design unit 1: Z80AvalonMM-Z80AvalonMM_arch
    Info (12023): Found entity 1: Z80AvalonMM
Info (12021): Found 3 design units, including 1 entities, in source file /users/carlos/downloads/imp/imp_laboratorio/lab3/iie-ctc/registro8bits.vhd
    Info (12022): Found design unit 1: pk_registro8bits
    Info (12022): Found design unit 2: registro8bits-arq
    Info (12023): Found entity 1: registro8bits
Info (12021): Found 3 design units, including 1 entities, in source file /users/carlos/downloads/imp/imp_laboratorio/lab3/iie-ctc/constante.vhd
    Info (12022): Found design unit 1: pk_constante
    Info (12022): Found design unit 2: constante-arq
    Info (12023): Found entity 1: constante
Info (12021): Found 3 design units, including 1 entities, in source file /users/carlos/downloads/imp/imp_laboratorio/lab3/iie-ctc/contador8bits.vhd
    Info (12022): Found design unit 1: pk_contador8bits
    Info (12022): Found design unit 2: contador8bits-arq
    Info (12023): Found entity 1: contador8bits
Info (12021): Found 3 design units, including 1 entities, in source file /users/carlos/downloads/imp/imp_laboratorio/lab3/iie-ctc/control.vhd
    Info (12022): Found design unit 1: pk_control
    Info (12022): Found design unit 2: control-bdf_type
    Info (12023): Found entity 1: control
Info (12021): Found 3 design units, including 1 entities, in source file /users/carlos/downloads/imp/imp_laboratorio/lab3/iie-ctc/control_int.vhd
    Info (12022): Found design unit 1: pk_Control_INT
    Info (12022): Found design unit 2: Control_INT-arq
    Info (12023): Found entity 1: Control_INT
Info (12021): Found 3 design units, including 1 entities, in source file /users/carlos/downloads/imp/imp_laboratorio/lab3/iie-ctc/generador_pulsos.vhd
    Info (12022): Found design unit 1: PK_generador_pulsos
    Info (12022): Found design unit 2: generador_pulsos-estados
    Info (12023): Found entity 1: generador_pulsos
Info (12021): Found 3 design units, including 1 entities, in source file /users/carlos/downloads/imp/imp_laboratorio/lab3/iie-ctc/prescaler.vhd
    Info (12022): Found design unit 1: pk_prescaler
    Info (12022): Found design unit 2: prescaler-arq
    Info (12023): Found entity 1: prescaler
Info (12021): Found 3 design units, including 1 entities, in source file /users/carlos/downloads/imp/imp_laboratorio/lab3/iie-ctc/counter.vhd
    Info (12022): Found design unit 1: pk_counter
    Info (12022): Found design unit 2: counter-arq
    Info (12023): Found entity 1: counter
Info (12021): Found 3 design units, including 1 entities, in source file /users/carlos/downloads/imp/imp_laboratorio/lab3/iie-ctc/timer.vhd
    Info (12022): Found design unit 1: pk_timer
    Info (12022): Found design unit 2: timer-arq
    Info (12023): Found entity 1: timer
Info (12021): Found 3 design units, including 1 entities, in source file /users/carlos/downloads/imp/imp_laboratorio/lab3/iie-ctc/bloquecontador.vhd
    Info (12022): Found design unit 1: pk_bloquecontador
    Info (12022): Found design unit 2: bloquecontador-bdf_type
    Info (12023): Found entity 1: bloquecontador
Info (12021): Found 3 design units, including 1 entities, in source file /users/carlos/downloads/imp/imp_laboratorio/lab3/iie-ctc/bloquetimer.vhd
    Info (12022): Found design unit 1: pk_bloquetimer
    Info (12022): Found design unit 2: bloquetimer-bdf_type
    Info (12023): Found entity 1: bloquetimer
Info (12021): Found 2 design units, including 1 entities, in source file /users/carlos/downloads/imp/imp_laboratorio/lab3/t80/rtl/vhdl/ssram.vhd
    Info (12022): Found design unit 1: SSRAM-behaviour
    Info (12023): Found entity 1: SSRAM
Info (12021): Found 2 design units, including 1 entities, in source file /users/carlos/downloads/imp/imp_laboratorio/lab3/t80/rtl/vhdl/t80.vhd
    Info (12022): Found design unit 1: T80-rtl
    Info (12023): Found entity 1: T80
Info (12021): Found 2 design units, including 1 entities, in source file /users/carlos/downloads/imp/imp_laboratorio/lab3/t80/rtl/vhdl/t80_alu.vhd
    Info (12022): Found design unit 1: T80_ALU-rtl
    Info (12023): Found entity 1: T80_ALU
Info (12021): Found 2 design units, including 1 entities, in source file /users/carlos/downloads/imp/imp_laboratorio/lab3/t80/rtl/vhdl/t80_mcode.vhd
    Info (12022): Found design unit 1: T80_MCode-rtl
    Info (12023): Found entity 1: T80_MCode
Info (12021): Found 1 design units, including 0 entities, in source file /users/carlos/downloads/imp/imp_laboratorio/lab3/t80/rtl/vhdl/t80_pack.vhd
    Info (12022): Found design unit 1: T80_Pack
Info (12021): Found 2 design units, including 1 entities, in source file /users/carlos/downloads/imp/imp_laboratorio/lab3/t80/rtl/vhdl/t80_reg.vhd
    Info (12022): Found design unit 1: T80_Reg-rtl
    Info (12023): Found entity 1: T80_Reg
Info (12021): Found 2 design units, including 1 entities, in source file /users/carlos/downloads/imp/imp_laboratorio/lab3/t80/rtl/vhdl/t80a.vhd
    Info (12022): Found design unit 1: T80a-rtl
    Info (12023): Found entity 1: T80a
Info (12021): Found 2 design units, including 1 entities, in source file /users/carlos/downloads/imp/imp_laboratorio/lab3/t80/rtl/vhdl/t80s.vhd
    Info (12022): Found design unit 1: T80s-rtl
    Info (12023): Found entity 1: T80s
Info (12021): Found 2 design units, including 1 entities, in source file /users/carlos/downloads/imp/imp_laboratorio/lab3/t80/rtl/vhdl/t80se.vhd
    Info (12022): Found design unit 1: T80se-rtl
    Info (12023): Found entity 1: T80se
Info (12021): Found 2 design units, including 1 entities, in source file /users/carlos/downloads/imp/imp_laboratorio/lab3/t80/rtl/vhdl/t16450.vhd
    Info (12022): Found design unit 1: T16450-rtl
    Info (12023): Found entity 1: T16450
Info (12021): Found 2 design units, including 1 entities, in source file /users/carlos/downloads/imp/imp_laboratorio/lab3/t80/syn/altera/src/register8.vhd
    Info (12022): Found design unit 1: register8-SYN
    Info (12023): Found entity 1: register8
Info (12021): Found 1 design units, including 1 entities, in source file sistema_top.bdf
    Info (12023): Found entity 1: sistema_top
Info (12021): Found 1 design units, including 1 entities, in source file sistema.bdf
    Info (12023): Found entity 1: sistema
Info (12021): Found 2 design units, including 1 entities, in source file mi_pll_divisor.vhd
    Info (12022): Found design unit 1: mi_pll_divisor-SYN
    Info (12023): Found entity 1: mi_pll_divisor
Info (12127): Elaborating entity "sistema_top" for the top level hierarchy
Info (12128): Elaborating entity "sistema" for hierarchy "sistema:inst"
Info (12128): Elaborating entity "T80s" for hierarchy "sistema:inst|T80s:inst"
Info (12128): Elaborating entity "T80" for hierarchy "sistema:inst|T80s:inst|T80:u0"
Info (12128): Elaborating entity "T80_MCode" for hierarchy "sistema:inst|T80s:inst|T80:u0|T80_MCode:mcode"
Info (12128): Elaborating entity "T80_ALU" for hierarchy "sistema:inst|T80s:inst|T80:u0|T80_ALU:alu"
Info (12128): Elaborating entity "T80_Reg" for hierarchy "sistema:inst|T80s:inst|T80:u0|T80_Reg:Regs"
Info (12128): Elaborating entity "bridged_jtag_uart" for hierarchy "sistema:inst|bridged_jtag_uart:inst7"
Info (12128): Elaborating entity "jtag_uart_0_avalon_jtag_slave_arbitrator" for hierarchy "sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
Warning (10541): VHDL Signal Declaration warning at bridged_jtag_uart.vhd(59): used implicit default value for signal "z80avalonmm_0_read_data_valid_jtag_uart_0_avalon_jtag_slave" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "jtag_uart_0" for hierarchy "sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info (12128): Elaborating entity "jtag_uart_0_scfifo_w" for hierarchy "sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf
    Info (12023): Found entity 1: scfifo_aq21
Info (12128): Elaborating entity "scfifo_aq21" for hierarchy "sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf
    Info (12023): Found entity 1: a_dpfifo_h031
Info (12128): Elaborating entity "a_dpfifo_h031" for hierarchy "sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf
    Info (12023): Found entity 1: cntr_4n7
Info (12128): Elaborating entity "cntr_4n7" for hierarchy "sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf
    Info (12023): Found entity 1: dpram_ek21
Info (12128): Elaborating entity "dpram_ek21" for hierarchy "sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf
    Info (12023): Found entity 1: altsyncram_i0m1
Info (12128): Elaborating entity "altsyncram_i0m1" for hierarchy "sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf
    Info (12023): Found entity 1: cntr_omb
Info (12128): Elaborating entity "cntr_omb" for hierarchy "sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count"
Info (12128): Elaborating entity "jtag_uart_0_scfifo_r" for hierarchy "sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "sistema:inst|bridged_jtag_uart:inst7|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "z80avalonmm_0_avalon_master_arbitrator" for hierarchy "sistema:inst|bridged_jtag_uart:inst7|z80avalonmm_0_avalon_master_arbitrator:the_z80avalonmm_0_avalon_master"
Info (12128): Elaborating entity "z80avalonmm_0" for hierarchy "sistema:inst|bridged_jtag_uart:inst7|z80avalonmm_0:the_z80avalonmm_0"
Info (12128): Elaborating entity "Z80AvalonMM" for hierarchy "sistema:inst|bridged_jtag_uart:inst7|z80avalonmm_0:the_z80avalonmm_0|Z80AvalonMM:z80avalonmm_0"
Warning (10036): Verilog HDL or VHDL warning at z80avalonmm.vhd(43): object "s_control_register" assigned a value but never read
Warning (10492): VHDL Process Statement warning at z80avalonmm.vhd(97): signal "ADDR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "bridged_jtag_uart_reset_clk_0_domain_synch_module" for hierarchy "sistema:inst|bridged_jtag_uart:inst7|bridged_jtag_uart_reset_clk_0_domain_synch_module:bridged_jtag_uart_reset_clk_0_domain_synch"
Info (12128): Elaborating entity "74138" for hierarchy "sistema:inst|74138:inst32"
Info (12130): Elaborated megafunction instantiation "sistema:inst|74138:inst32"
Info (12128): Elaborating entity "controlador_de_interrupciones" for hierarchy "sistema:inst|controlador_de_interrupciones:inst45"
Info (12128): Elaborating entity "control_CI" for hierarchy "sistema:inst|controlador_de_interrupciones:inst45|control_CI:bloque_control"
Info (12128): Elaborating entity "detector_RETI" for hierarchy "sistema:inst|controlador_de_interrupciones:inst45|detector_RETI:bloque_detector_RETI"
Info (12128): Elaborating entity "control_INTA_modo1" for hierarchy "sistema:inst|controlador_de_interrupciones:inst45|control_INTA_modo1:bloque_control_INTA_modo1"
Info (12128): Elaborating entity "puertos_CI" for hierarchy "sistema:inst|controlador_de_interrupciones:inst45|puertos_CI:bloque_puertos"
Info (12128): Elaborating entity "bloquecontador" for hierarchy "sistema:inst|bloquecontador:inst3"
Info (12128): Elaborating entity "control" for hierarchy "sistema:inst|bloquecontador:inst3|control:b2v_inst"
Info (12128): Elaborating entity "registro8bits" for hierarchy "sistema:inst|bloquecontador:inst3|control:b2v_inst|registro8bits:reg"
Info (12128): Elaborating entity "counter" for hierarchy "sistema:inst|bloquecontador:inst3|counter:b2v_inst1"
Info (12128): Elaborating entity "contador8bits" for hierarchy "sistema:inst|bloquecontador:inst3|counter:b2v_inst1|contador8bits:cont8"
Info (12128): Elaborating entity "generador_pulsos" for hierarchy "sistema:inst|bloquecontador:inst3|counter:b2v_inst1|contador8bits:cont8|generador_pulsos:puls"
Info (12128): Elaborating entity "Control_INT" for hierarchy "sistema:inst|bloquecontador:inst3|Control_INT:b2v_inst15"
Info (12128): Elaborating entity "constante" for hierarchy "sistema:inst|bloquecontador:inst3|constante:b2v_inst2"
Info (12128): Elaborating entity "bloquetimer" for hierarchy "sistema:inst|bloquetimer:inst4"
Info (12128): Elaborating entity "prescaler" for hierarchy "sistema:inst|bloquetimer:inst4|prescaler:b2v_inst20"
Info (12128): Elaborating entity "timer" for hierarchy "sistema:inst|bloquetimer:inst4|timer:b2v_inst21"
Info (12128): Elaborating entity "SSRAM" for hierarchy "sistema:inst|SSRAM:inst1"
Info (12128): Elaborating entity "MonZ80" for hierarchy "sistema:inst|MonZ80:inst2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "sistema:inst|MonZ80:inst2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "sistema:inst|MonZ80:inst2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "sistema:inst|MonZ80:inst2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "monitor.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j4a1.tdf
    Info (12023): Found entity 1: altsyncram_j4a1
Info (12128): Elaborating entity "altsyncram_j4a1" for hierarchy "sistema:inst|MonZ80:inst2|altsyncram:altsyncram_component|altsyncram_j4a1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bh92.tdf
    Info (12023): Found entity 1: altsyncram_bh92
Info (12128): Elaborating entity "altsyncram_bh92" for hierarchy "sistema:inst|MonZ80:inst2|altsyncram:altsyncram_component|altsyncram_j4a1:auto_generated|altsyncram_bh92:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_ara.tdf
    Info (12023): Found entity 1: decode_ara
Info (12128): Elaborating entity "decode_ara" for hierarchy "sistema:inst|MonZ80:inst2|altsyncram:altsyncram_component|altsyncram_j4a1:auto_generated|altsyncram_bh92:altsyncram1|decode_ara:decode4"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_37a.tdf
    Info (12023): Found entity 1: decode_37a
Info (12128): Elaborating entity "decode_37a" for hierarchy "sistema:inst|MonZ80:inst2|altsyncram:altsyncram_component|altsyncram_j4a1:auto_generated|altsyncram_bh92:altsyncram1|decode_37a:rden_decode_a"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qlb.tdf
    Info (12023): Found entity 1: mux_qlb
Info (12128): Elaborating entity "mux_qlb" for hierarchy "sistema:inst|MonZ80:inst2|altsyncram:altsyncram_component|altsyncram_j4a1:auto_generated|altsyncram_bh92:altsyncram1|mux_qlb:mux6"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "sistema:inst|MonZ80:inst2|altsyncram:altsyncram_component|altsyncram_j4a1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "sistema:inst|MonZ80:inst2|altsyncram:altsyncram_component|altsyncram_j4a1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "sistema:inst|MonZ80:inst2|altsyncram:altsyncram_component|altsyncram_j4a1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380928768"
    Info (12134): Parameter "NUMWORDS" = "16384"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "14"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "sistema:inst|MonZ80:inst2|altsyncram:altsyncram_component|altsyncram_j4a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "button_debouncer" for hierarchy "button_debouncer:inst23"
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(81): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(82): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(91): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(93): truncated value with size 32 to match size of target (21)
Info (12128): Elaborating entity "mi_pll_divisor" for hierarchy "mi_pll_divisor:inst6"
Info (12128): Elaborating entity "altpll" for hierarchy "mi_pll_divisor:inst6|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "mi_pll_divisor:inst6|altpll:altpll_component"
Info (12133): Instantiated megafunction "mi_pll_divisor:inst6|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=mi_pll_divisor"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mi_pll_divisor_altpll.v
    Info (12023): Found entity 1: mi_pll_divisor_altpll
Info (12128): Elaborating entity "mi_pll_divisor_altpll" for hierarchy "mi_pll_divisor:inst6|altpll:altpll_component|mi_pll_divisor_altpll:auto_generated"
Info (12128): Elaborating entity "button_debouncer" for hierarchy "button_debouncer:inst24"
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(81): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(82): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(91): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(93): truncated value with size 32 to match size of target (21)
Info (12128): Elaborating entity "BUSMUX" for hierarchy "BUSMUX:inst3"
Info (12130): Elaborated megafunction instantiation "BUSMUX:inst3"
Info (12133): Instantiated megafunction "BUSMUX:inst3" with the following parameter:
    Info (12134): Parameter "WIDTH" = "2"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "BUSMUX:inst3|lpm_mux:$00000"
Info (12131): Elaborated megafunction instantiation "BUSMUX:inst3|lpm_mux:$00000", which is child of megafunction instantiation "BUSMUX:inst3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vpc.tdf
    Info (12023): Found entity 1: mux_vpc
Info (12128): Elaborating entity "mux_vpc" for hierarchy "BUSMUX:inst3|lpm_mux:$00000|mux_vpc:auto_generated"
Info (12128): Elaborating entity "button_debouncer" for hierarchy "button_debouncer:inst21"
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(81): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(82): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(91): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(93): truncated value with size 32 to match size of target (21)
Info (12128): Elaborating entity "button_debouncer" for hierarchy "button_debouncer:inst20"
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(81): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(82): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(91): truncated value with size 32 to match size of target (21)
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(93): truncated value with size 32 to match size of target (21)
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer busmux:inst3|lpm_mux:$00000|mux_vpc:auto_generated|result_node[0]~0
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sistema:inst|SSRAM:inst1|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "sistema:inst|SSRAM:inst1|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "sistema:inst|SSRAM:inst1|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "32768"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hh41.tdf
    Info (12023): Found entity 1: altsyncram_hh41
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dra.tdf
    Info (12023): Found entity 1: decode_dra
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_67a.tdf
    Info (12023): Found entity 1: decode_67a
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tlb.tdf
    Info (12023): Found entity 1: mux_tlb
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
Info (17049): 13 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "BUTTON[1]"
Info (21057): Implemented 3777 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 43 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 3649 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 4720 megabytes
    Info: Processing ended: Mon Jun 06 11:44:07 2022
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:25


