{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682520741943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682520741944 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 26 10:52:21 2023 " "Processing started: Wed Apr 26 10:52:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682520741944 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682520741944 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test -c Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test -c Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682520741944 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682520742220 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682520742220 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "KeypadTest.v(266) " "Verilog HDL syntax warning at KeypadTest.v(266): extra block comment delimiter characters /* within block comment" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 266 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1682520748432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadtest.v 3 3 " "Found 3 design units, including 3 entities, in source file keypadtest.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeypadTest " "Found entity 1: KeypadTest" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682520748433 ""} { "Info" "ISGN_ENTITY_NAME" "2 storeNum " "Found entity 2: storeNum" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682520748433 ""} { "Info" "ISGN_ENTITY_NAME" "3 seven_segment_decoder " "Found entity 3: seven_segment_decoder" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682520748433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682520748433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motordriving.v 4 4 " "Found 4 design units, including 4 entities, in source file motordriving.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorDriving " "Found entity 1: MotorDriving" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/MotorDriving.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682520748435 ""} { "Info" "ISGN_ENTITY_NAME" "2 pulseFSM " "Found entity 2: pulseFSM" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/MotorDriving.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682520748435 ""} { "Info" "ISGN_ENTITY_NAME" "3 timer " "Found entity 3: timer" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/MotorDriving.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682520748435 ""} { "Info" "ISGN_ENTITY_NAME" "4 button_debouncer " "Found entity 4: button_debouncer" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/MotorDriving.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682520748435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682520748435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr25000.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr25000.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR25000 " "Found entity 1: LFSR25000" {  } { { "LFSR25000.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/LFSR25000.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682520748437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682520748437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadscanner.v 1 1 " "Found 1 design units, including 1 entities, in source file keypadscanner.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyPadScanner " "Found entity 1: KeyPadScanner" {  } { { "KeyPadScanner.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeyPadScanner.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682520748438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682520748438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypadinterpreter.v 1 1 " "Found 1 design units, including 1 entities, in source file keypadinterpreter.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyPadInterpreter " "Found entity 1: keyPadInterpreter" {  } { { "keyPadInterpreter.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/keyPadInterpreter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682520748440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682520748440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypaddecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file keypaddecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyPadDecoder " "Found entity 1: KeyPadDecoder" {  } { { "KeyPadDecoder.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeyPadDecoder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682520748441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682520748441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file hexdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexdecoder " "Found entity 1: hexdecoder" {  } { { "hexdecoder.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/hexdecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682520748442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682520748442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourmspulse.v 1 1 " "Found 1 design units, including 1 entities, in source file fourmspulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourmspulse " "Found entity 1: fourmspulse" {  } { { "fourmspulse.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/fourmspulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682520748444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682520748444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsecounter.v 1 1 " "Found 1 design units, including 1 entities, in source file pulsecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 PulseCounter " "Found entity 1: PulseCounter" {  } { { "PulseCounter.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/PulseCounter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682520748445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682520748445 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "KeypadTest.v(129) " "Verilog HDL Instantiation warning at KeypadTest.v(129): instance has no name" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 129 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682520748445 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "KeypadTest.v(131) " "Verilog HDL Instantiation warning at KeypadTest.v(131): instance has no name" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 131 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682520748445 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "KeypadTest.v(132) " "Verilog HDL Instantiation warning at KeypadTest.v(132): instance has no name" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 132 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682520748445 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "KeypadTest.v(133) " "Verilog HDL Instantiation warning at KeypadTest.v(133): instance has no name" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 133 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682520748446 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "KeypadTest.v(134) " "Verilog HDL Instantiation warning at KeypadTest.v(134): instance has no name" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 134 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682520748446 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "KeypadTest.v(150) " "Verilog HDL Instantiation warning at KeypadTest.v(150): instance has no name" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 150 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1682520748446 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "KeypadTest " "Elaborating entity \"KeypadTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682520748470 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pass_fail KeypadTest.v(142) " "Verilog HDL Always Construct warning at KeypadTest.v(142): inferring latch(es) for variable \"pass_fail\", which holds its previous value in one or more paths through the always construct" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 142 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682520748471 "|KeypadTest"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..4\] KeypadTest.v(115) " "Output port \"LEDR\[8..4\]\" at KeypadTest.v(115) has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682520748471 "|KeypadTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pass_fail\[0\] KeypadTest.v(145) " "Inferred latch for \"pass_fail\[0\]\" at KeypadTest.v(145)" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682520748471 "|KeypadTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pass_fail\[1\] KeypadTest.v(145) " "Inferred latch for \"pass_fail\[1\]\" at KeypadTest.v(145)" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682520748471 "|KeypadTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pass_fail\[2\] KeypadTest.v(145) " "Inferred latch for \"pass_fail\[2\]\" at KeypadTest.v(145)" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682520748471 "|KeypadTest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pass_fail\[3\] KeypadTest.v(145) " "Inferred latch for \"pass_fail\[3\]\" at KeypadTest.v(145)" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682520748471 "|KeypadTest"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorDriving MotorDriving:Motor1 " "Elaborating entity \"MotorDriving\" for hierarchy \"MotorDriving:Motor1\"" {  } { { "KeypadTest.v" "Motor1" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682520748472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer MotorDriving:Motor1\|button_debouncer:Trigger_debounce " "Elaborating entity \"button_debouncer\" for hierarchy \"MotorDriving:Motor1\|button_debouncer:Trigger_debounce\"" {  } { { "MotorDriving.v" "Trigger_debounce" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/MotorDriving.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682520748477 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MotorDriving.v(128) " "Verilog HDL assignment warning at MotorDriving.v(128): truncated value with size 32 to match size of target (1)" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/MotorDriving.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682520748478 "|KeypadTest|MotorDriving:Motor1|button_debouncer:Trigger_debounce"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 MotorDriving.v(129) " "Verilog HDL assignment warning at MotorDriving.v(129): truncated value with size 32 to match size of target (21)" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/MotorDriving.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682520748478 "|KeypadTest|MotorDriving:Motor1|button_debouncer:Trigger_debounce"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 MotorDriving.v(138) " "Verilog HDL assignment warning at MotorDriving.v(138): truncated value with size 32 to match size of target (21)" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/MotorDriving.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682520748478 "|KeypadTest|MotorDriving:Motor1|button_debouncer:Trigger_debounce"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 MotorDriving.v(140) " "Verilog HDL assignment warning at MotorDriving.v(140): truncated value with size 32 to match size of target (21)" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/MotorDriving.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682520748478 "|KeypadTest|MotorDriving:Motor1|button_debouncer:Trigger_debounce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer MotorDriving:Motor1\|timer:SlowPulse " "Elaborating entity \"timer\" for hierarchy \"MotorDriving:Motor1\|timer:SlowPulse\"" {  } { { "MotorDriving.v" "SlowPulse" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/MotorDriving.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682520748483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulseFSM MotorDriving:Motor1\|pulseFSM:MotorPulsing " "Elaborating entity \"pulseFSM\" for hierarchy \"MotorDriving:Motor1\|pulseFSM:MotorPulsing\"" {  } { { "MotorDriving.v" "MotorPulsing" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/MotorDriving.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682520748490 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 MotorDriving.v(57) " "Verilog HDL assignment warning at MotorDriving.v(57): truncated value with size 32 to match size of target (26)" {  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/MotorDriving.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682520748491 "|KeypadTest|MotorDriving:Motor1|pulseFSM:MotorPulsing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_decoder seven_segment_decoder:comb_12 " "Elaborating entity \"seven_segment_decoder\" for hierarchy \"seven_segment_decoder:comb_12\"" {  } { { "KeypadTest.v" "comb_12" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682520748498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "storeNum storeNum:s0 " "Elaborating entity \"storeNum\" for hierarchy \"storeNum:s0\"" {  } { { "KeypadTest.v" "s0" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682520748498 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1682520748779 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_\[2\]\" and its non-tri-state driver." {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1682520748784 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1682520748784 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Arduino_IO\[0\] " "bidirectional pin \"Arduino_IO\[0\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 112 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Arduino_IO\[1\] " "bidirectional pin \"Arduino_IO\[1\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 112 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Arduino_IO\[2\] " "bidirectional pin \"Arduino_IO\[2\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 112 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Arduino_IO\[3\] " "bidirectional pin \"Arduino_IO\[3\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 112 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Arduino_IO\[4\] " "bidirectional pin \"Arduino_IO\[4\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 112 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Arduino_IO\[5\] " "bidirectional pin \"Arduino_IO\[5\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 112 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Arduino_IO\[6\] " "bidirectional pin \"Arduino_IO\[6\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 112 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "Arduino_IO\[7\] " "bidirectional pin \"Arduino_IO\[7\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 112 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[4\] " "bidirectional pin \"GPIO_\[4\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[5\] " "bidirectional pin \"GPIO_\[5\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[6\] " "bidirectional pin \"GPIO_\[6\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[7\] " "bidirectional pin \"GPIO_\[7\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[8\] " "bidirectional pin \"GPIO_\[8\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[9\] " "bidirectional pin \"GPIO_\[9\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[10\] " "bidirectional pin \"GPIO_\[10\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[11\] " "bidirectional pin \"GPIO_\[11\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[12\] " "bidirectional pin \"GPIO_\[12\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[13\] " "bidirectional pin \"GPIO_\[13\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[14\] " "bidirectional pin \"GPIO_\[14\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[15\] " "bidirectional pin \"GPIO_\[15\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[16\] " "bidirectional pin \"GPIO_\[16\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[17\] " "bidirectional pin \"GPIO_\[17\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[18\] " "bidirectional pin \"GPIO_\[18\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[19\] " "bidirectional pin \"GPIO_\[19\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[20\] " "bidirectional pin \"GPIO_\[20\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[21\] " "bidirectional pin \"GPIO_\[21\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[22\] " "bidirectional pin \"GPIO_\[22\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[23\] " "bidirectional pin \"GPIO_\[23\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[24\] " "bidirectional pin \"GPIO_\[24\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[25\] " "bidirectional pin \"GPIO_\[25\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[26\] " "bidirectional pin \"GPIO_\[26\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[27\] " "bidirectional pin \"GPIO_\[27\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[28\] " "bidirectional pin \"GPIO_\[28\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[29\] " "bidirectional pin \"GPIO_\[29\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[30\] " "bidirectional pin \"GPIO_\[30\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[31\] " "bidirectional pin \"GPIO_\[31\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[32\] " "bidirectional pin \"GPIO_\[32\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[33\] " "bidirectional pin \"GPIO_\[33\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[34\] " "bidirectional pin \"GPIO_\[34\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_\[35\] " "bidirectional pin \"GPIO_\[35\]\" has no driver" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1682520748784 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1682520748784 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_\[0\] GND pin " "The pin \"GPIO_\[0\]\" is fed by GND" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1682520748785 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_\[1\] GND pin " "The pin \"GPIO_\[1\]\" is fed by GND" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1682520748785 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_\[3\] VCC pin " "The pin \"GPIO_\[3\]\" is fed by VCC" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1682520748785 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1682520748785 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_\[2\]~synth " "Node \"GPIO_\[2\]~synth\"" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682520748813 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_\[3\]~synth " "Node \"GPIO_\[3\]~synth\"" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682520748813 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682520748813 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682520748813 "|KeypadTest|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682520748813 "|KeypadTest|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] VCC " "Pin \"LEDR\[3\]\" is stuck at VCC" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682520748813 "|KeypadTest|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682520748813 "|KeypadTest|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682520748813 "|KeypadTest|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682520748813 "|KeypadTest|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682520748813 "|KeypadTest|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682520748813 "|KeypadTest|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682520748813 "|KeypadTest|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682520748813 "|KeypadTest|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682520748813 "|KeypadTest|HEX1[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682520748813 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682520748858 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682520749082 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682520749231 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682520749231 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682520749270 "|KeypadTest|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682520749270 "|KeypadTest|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682520749270 "|KeypadTest|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682520749270 "|KeypadTest|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682520749270 "|KeypadTest|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682520749270 "|KeypadTest|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY0 " "No output dependent on input pin \"KEY0\"" {  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682520749270 "|KeypadTest|KEY0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1682520749270 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "341 " "Implemented 341 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682520749270 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682520749270 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "44 " "Implemented 44 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1682520749270 ""} { "Info" "ICUT_CUT_TM_LCELLS" "232 " "Implemented 232 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682520749270 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682520749270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682520749288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 26 10:52:29 2023 " "Processing ended: Wed Apr 26 10:52:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682520749288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682520749288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682520749288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682520749288 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1682520750395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682520750395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 26 10:52:30 2023 " "Processing started: Wed Apr 26 10:52:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682520750395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1682520750395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Test -c Test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Test -c Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1682520750395 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1682520750473 ""}
{ "Info" "0" "" "Project  = Test" {  } {  } 0 0 "Project  = Test" 0 0 "Fitter" 0 0 1682520750474 ""}
{ "Info" "0" "" "Revision = Test" {  } {  } 0 0 "Revision = Test" 0 0 "Fitter" 0 0 1682520750474 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1682520750539 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1682520750539 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Test 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1682520750546 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682520750573 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682520750573 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1682520750715 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1682520750719 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682520750810 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682520750810 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682520750810 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682520750810 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682520750810 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682520750810 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682520750810 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682520750810 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682520750810 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682520750810 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682520750810 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682520750810 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682520750810 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1682520750810 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682520750813 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682520750813 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682520750813 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682520750813 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682520750813 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682520750813 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682520750813 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682520750813 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1682520750813 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682520750814 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682520750814 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682520750814 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682520750814 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1682520750815 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1682520751630 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Test.sdc " "Synopsys Design Constraints File file not found: 'Test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1682520751631 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1682520751631 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1682520751634 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1682520751634 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1682520751634 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682520751652 ""}  } { { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682520751652 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MotorDriving:Motor1\|timer:SlowPulse\|tc  " "Automatically promoted node MotorDriving:Motor1\|timer:SlowPulse\|tc " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682520751653 ""}  } { { "MotorDriving.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/MotorDriving.v" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682520751653 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1682520751997 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682520751998 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682520751998 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682520751999 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682520752000 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1682520752001 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1682520752001 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1682520752001 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1682520752001 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1682520752002 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1682520752002 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682520752214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO\[10\] " "Node \"Arduino_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682520752214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO\[11\] " "Node \"Arduino_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682520752214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO\[12\] " "Node \"Arduino_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682520752214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO\[13\] " "Node \"Arduino_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682520752214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO\[14\] " "Node \"Arduino_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682520752214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO\[15\] " "Node \"Arduino_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682520752214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO\[8\] " "Node \"Arduino_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682520752214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Arduino_IO\[9\] " "Node \"Arduino_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682520752214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DisplayGround\[0\] " "Node \"DisplayGround\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DisplayGround\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682520752214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DisplayGround\[1\] " "Node \"DisplayGround\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DisplayGround\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682520752214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DisplayGround\[2\] " "Node \"DisplayGround\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DisplayGround\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682520752214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DisplayGround\[3\] " "Node \"DisplayGround\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DisplayGround\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682520752214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DisplayGround\[4\] " "Node \"DisplayGround\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DisplayGround\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682520752214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[7\] " "Node \"HEX0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682520752214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[7\] " "Node \"HEX1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682520752214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[7\] " "Node \"HEX2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682520752214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[7\] " "Node \"HEX3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682520752214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[7\] " "Node \"HEX4\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682520752214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[7\] " "Node \"HEX5\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682520752214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RE1_B " "Node \"RE1_B\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RE1_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682520752214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RE2_B " "Node \"RE2_B\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RE2_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682520752214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RE_1A " "Node \"RE_1A\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RE_1A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682520752214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RE_1B " "Node \"RE_1B\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RE_1B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682520752214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RE_2A " "Node \"RE_2A\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RE_2A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682520752214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RE_2B " "Node \"RE_2B\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RE_2B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682520752214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "inputDisplay\[0\] " "Node \"inputDisplay\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputDisplay\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682520752214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "inputDisplay\[1\] " "Node \"inputDisplay\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputDisplay\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682520752214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "inputDisplay\[2\] " "Node \"inputDisplay\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputDisplay\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682520752214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "inputDisplay\[3\] " "Node \"inputDisplay\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputDisplay\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682520752214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "inputDisplay\[4\] " "Node \"inputDisplay\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputDisplay\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682520752214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "inputDisplay\[5\] " "Node \"inputDisplay\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputDisplay\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682520752214 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "inputDisplay\[6\] " "Node \"inputDisplay\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inputDisplay\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682520752214 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1682520752214 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682520752214 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1682520752218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1682520753231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682520753305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1682520753324 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1682520754931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682520754931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1682520755460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1682520756531 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1682520756531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1682520756912 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1682520756912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682520756915 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1682520757060 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682520757070 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682520757379 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682520757379 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682520757879 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682520758465 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1682520758831 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "44 " "Following 44 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Arduino_IO\[0\] a permanently disabled " "Pin Arduino_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { Arduino_IO[0] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[0\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 112 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Arduino_IO\[1\] a permanently disabled " "Pin Arduino_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { Arduino_IO[1] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[1\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 112 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Arduino_IO\[2\] a permanently disabled " "Pin Arduino_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { Arduino_IO[2] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[2\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 112 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Arduino_IO\[3\] a permanently disabled " "Pin Arduino_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { Arduino_IO[3] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[3\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 112 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Arduino_IO\[4\] a permanently disabled " "Pin Arduino_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { Arduino_IO[4] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[4\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 112 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Arduino_IO\[5\] a permanently disabled " "Pin Arduino_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { Arduino_IO[5] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[5\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 112 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Arduino_IO\[6\] a permanently disabled " "Pin Arduino_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { Arduino_IO[6] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[6\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 112 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Arduino_IO\[7\] a permanently disabled " "Pin Arduino_IO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { Arduino_IO[7] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Arduino_IO\[7\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 112 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[4\] a permanently disabled " "Pin GPIO_\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[4] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[4\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[5\] a permanently disabled " "Pin GPIO_\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[5] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[5\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[6\] a permanently disabled " "Pin GPIO_\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[6] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[6\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[7\] a permanently disabled " "Pin GPIO_\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[7] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[7\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[8\] a permanently disabled " "Pin GPIO_\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[8] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[8\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[9\] a permanently disabled " "Pin GPIO_\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[9] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[9\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[10\] a permanently disabled " "Pin GPIO_\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[10] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[10\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[11\] a permanently disabled " "Pin GPIO_\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[11] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[11\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[12\] a permanently disabled " "Pin GPIO_\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[12] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[12\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[13\] a permanently disabled " "Pin GPIO_\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[13] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[13\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[14\] a permanently disabled " "Pin GPIO_\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[14] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[14\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[15\] a permanently disabled " "Pin GPIO_\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[15] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[15\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[16\] a permanently disabled " "Pin GPIO_\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[16] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[16\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[17\] a permanently disabled " "Pin GPIO_\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[17] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[17\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[18\] a permanently disabled " "Pin GPIO_\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[18] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[18\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[19\] a permanently disabled " "Pin GPIO_\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[19] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[19\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[20\] a permanently disabled " "Pin GPIO_\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[20] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[20\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[21\] a permanently disabled " "Pin GPIO_\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[21] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[21\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[22\] a permanently disabled " "Pin GPIO_\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[22] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[22\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[23\] a permanently disabled " "Pin GPIO_\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[23] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[23\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[24\] a permanently disabled " "Pin GPIO_\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[24] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[24\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[25\] a permanently disabled " "Pin GPIO_\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[25] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[25\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[26\] a permanently disabled " "Pin GPIO_\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[26] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[26\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[27\] a permanently disabled " "Pin GPIO_\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[27] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[27\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[28\] a permanently disabled " "Pin GPIO_\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[28] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[28\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[29\] a permanently disabled " "Pin GPIO_\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[29] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[29\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[30\] a permanently disabled " "Pin GPIO_\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[30] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[30\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[31\] a permanently disabled " "Pin GPIO_\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[31] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[31\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[32\] a permanently disabled " "Pin GPIO_\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[32] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[32\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[33\] a permanently disabled " "Pin GPIO_\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[33] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[33\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[34\] a permanently disabled " "Pin GPIO_\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[34] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[34\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[35\] a permanently disabled " "Pin GPIO_\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[35] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[35\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[0\] a permanently enabled " "Pin GPIO_\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[0] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[0\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[1\] a permanently enabled " "Pin GPIO_\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[1] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[1\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[2\] a permanently enabled " "Pin GPIO_\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[2] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[2\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_\[3\] a permanently enabled " "Pin GPIO_\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { GPIO_[3] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_\[3\]" } } } } { "KeypadTest.v" "" { Text "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/KeypadTest.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1682520758863 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1682520758863 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/output_files/Test.fit.smsg " "Generated suppressed messages file C:/Users/oars0/Documents/School/Design_and_synthesis/FinalProject/Test/output_files/Test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1682520758917 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 41 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5780 " "Peak virtual memory: 5780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682520759255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 26 10:52:39 2023 " "Processing ended: Wed Apr 26 10:52:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682520759255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682520759255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682520759255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1682520759255 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1682520760194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682520760194 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 26 10:52:40 2023 " "Processing started: Wed Apr 26 10:52:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682520760194 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1682520760194 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Test -c Test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Test -c Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1682520760194 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1682520760420 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1682520761637 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1682520761732 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682520762446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 26 10:52:42 2023 " "Processing ended: Wed Apr 26 10:52:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682520762446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682520762446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682520762446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1682520762446 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1682520763016 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1682520763464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682520763464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 26 10:52:43 2023 " "Processing started: Wed Apr 26 10:52:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682520763464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1682520763464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Test -c Test " "Command: quartus_sta Test -c Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1682520763464 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1682520763546 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1682520763679 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1682520763679 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682520763708 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682520763708 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1682520763878 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Test.sdc " "Synopsys Design Constraints File file not found: 'Test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1682520763890 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1682520763890 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MotorDriving:Motor1\|timer:SlowPulse\|tc MotorDriving:Motor1\|timer:SlowPulse\|tc " "create_clock -period 1.000 -name MotorDriving:Motor1\|timer:SlowPulse\|tc MotorDriving:Motor1\|timer:SlowPulse\|tc" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1682520763891 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MAX10_CLK1_50 MAX10_CLK1_50 " "create_clock -period 1.000 -name MAX10_CLK1_50 MAX10_CLK1_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1682520763891 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY1 KEY1 " "create_clock -period 1.000 -name KEY1 KEY1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1682520763891 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682520763891 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1682520763892 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682520763893 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1682520763893 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1682520763900 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1682520763904 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682520763905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.320 " "Worst-case setup slack is -3.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520763906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520763906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.320             -86.583 MotorDriving:Motor1\|timer:SlowPulse\|tc  " "   -3.320             -86.583 MotorDriving:Motor1\|timer:SlowPulse\|tc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520763906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.667             -92.374 MAX10_CLK1_50  " "   -2.667             -92.374 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520763906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.415             -24.482 KEY1  " "   -1.415             -24.482 KEY1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520763906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682520763906 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.346 " "Worst-case hold slack is 0.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520763909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520763909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 MotorDriving:Motor1\|timer:SlowPulse\|tc  " "    0.346               0.000 MotorDriving:Motor1\|timer:SlowPulse\|tc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520763909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 MAX10_CLK1_50  " "    0.347               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520763909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.707               0.000 KEY1  " "    0.707               0.000 KEY1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520763909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682520763909 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682520763912 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682520763915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520763916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520763916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -77.359 MAX10_CLK1_50  " "   -3.000             -77.359 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520763916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -32.463 KEY1  " "   -3.000             -32.463 KEY1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520763916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -42.090 MotorDriving:Motor1\|timer:SlowPulse\|tc  " "   -1.403             -42.090 MotorDriving:Motor1\|timer:SlowPulse\|tc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520763916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682520763916 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682520763924 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682520763924 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682520763928 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1682520763943 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1682520764455 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682520764506 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682520764512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.958 " "Worst-case setup slack is -2.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520764513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520764513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.958             -77.212 MotorDriving:Motor1\|timer:SlowPulse\|tc  " "   -2.958             -77.212 MotorDriving:Motor1\|timer:SlowPulse\|tc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520764513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.354             -79.451 MAX10_CLK1_50  " "   -2.354             -79.451 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520764513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.105             -18.832 KEY1  " "   -1.105             -18.832 KEY1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520764513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682520764513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520764516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520764516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 MotorDriving:Motor1\|timer:SlowPulse\|tc  " "    0.311               0.000 MotorDriving:Motor1\|timer:SlowPulse\|tc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520764516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 MAX10_CLK1_50  " "    0.312               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520764516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.542               0.000 KEY1  " "    0.542               0.000 KEY1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520764516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682520764516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682520764519 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682520764522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520764524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520764524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -77.359 MAX10_CLK1_50  " "   -3.000             -77.359 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520764524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -32.463 KEY1  " "   -3.000             -32.463 KEY1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520764524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -42.090 MotorDriving:Motor1\|timer:SlowPulse\|tc  " "   -1.403             -42.090 MotorDriving:Motor1\|timer:SlowPulse\|tc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520764524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682520764524 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682520764531 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682520764531 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682520764534 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682520764668 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682520764670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.870 " "Worst-case setup slack is -0.870" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520764671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520764671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.870             -19.283 MotorDriving:Motor1\|timer:SlowPulse\|tc  " "   -0.870             -19.283 MotorDriving:Motor1\|timer:SlowPulse\|tc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520764671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.534             -10.658 MAX10_CLK1_50  " "   -0.534             -10.658 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520764671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.285              -4.233 KEY1  " "   -0.285              -4.233 KEY1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520764671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682520764671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520764674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520764674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 MotorDriving:Motor1\|timer:SlowPulse\|tc  " "    0.151               0.000 MotorDriving:Motor1\|timer:SlowPulse\|tc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520764674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 MAX10_CLK1_50  " "    0.152               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520764674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 KEY1  " "    0.279               0.000 KEY1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520764674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682520764674 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682520764677 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682520764680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520764682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520764682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -57.859 MAX10_CLK1_50  " "   -3.000             -57.859 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520764682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -26.779 KEY1  " "   -3.000             -26.779 KEY1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520764682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -30.000 MotorDriving:Motor1\|timer:SlowPulse\|tc  " "   -1.000             -30.000 MotorDriving:Motor1\|timer:SlowPulse\|tc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682520764682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682520764682 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682520764688 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682520764688 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682520765508 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682520765509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682520765554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 26 10:52:45 2023 " "Processing ended: Wed Apr 26 10:52:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682520765554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682520765554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682520765554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1682520765554 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 134 s " "Quartus Prime Full Compilation was successful. 0 errors, 134 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1682520766146 ""}
