{
  "sha": "41cee0897b670168e0d6f455c9bc45c73f8023df",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6NDFjZWUwODk3YjY3MDE2OGUwZDZmNDU1YzliYzQ1YzczZjgwMjNkZg==",
  "commit": {
    "author": {
      "name": "Faraz Shahbazker",
      "email": "fshahbazker@wavecomp.com",
      "date": "2019-04-29T01:21:00Z"
    },
    "committer": {
      "name": "Faraz Shahbazker",
      "email": "fshahbazker@wavecomp.com",
      "date": "2019-05-06T13:43:32Z"
    },
    "message": "Add load-link, store-conditional paired EVA instructions\n\nAdd paired load-link and store-conditional instructions to the\nEVA ASE for MIPS32R6[1].  These instructions are optional within\nthe EVA ASE.  Their presence is indicated by the XNP bit in the\nConfig5 register.\n\n[1] \"MIPS Architecture for Programmers Volume II-A: The MIPS32\n     Instruction Set Manual\", Imagination Technologies Ltd., Document\n     Number: MD00086, Revision 6.06, December 15, 2016, Section 3.2\n     \"Alphabetical List of Instructions\", pp. 230-231, pp. 357-360.\n\ngas/\n\t* config/tc-mips.c (mips_set_ase): Handle ASE_EVA_R6.\n\t(macro) <M_LLWPE_AB, M_SCWPE_AB>: New cases.\n\t(mips_after_parse_args): Translate EVA to EVA_R6.\n\t* testsuite/gas/mips/ase-errors-1.s: Add new instructions.\n\t* testsuite/gas/mips/eva.s: Likewise.\n\t* testsuite/gas/mips/ase-errors-1.l: Check errors for\n\t new instructions.\n\t* testsuite/gas/mips/mipsr6@eva.d: Check new test cases.\n\ninclude/\n\t* opcode/mips.h (ASE_EVA_R6): New macro.\n\t(M_LLWPE_AB, M_SCWPE_AB): New enum values.\n\nopcodes/\n\t* mips-dis.c (mips_calculate_combination_ases): Add ISA\n\targument and set ASE_EVA_R6 appropriately.\n\t(set_default_mips_dis_options): Pass ISA to above.\n\t(parse_mips_dis_option): Likewise.\n\t* mips-opc.c (EVAR6): New macro.\n\t(mips_builtin_opcodes): Add llwpe, scwpe.\n\nDerived from patch authored by Andrew Bennett <andrew.bennett@imgtec.com>",
    "tree": {
      "sha": "90f15ebdf438ae1956dc5a3d7eea35c64ae41a10",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/90f15ebdf438ae1956dc5a3d7eea35c64ae41a10"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/41cee0897b670168e0d6f455c9bc45c73f8023df",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/41cee0897b670168e0d6f455c9bc45c73f8023df",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/41cee0897b670168e0d6f455c9bc45c73f8023df",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/41cee0897b670168e0d6f455c9bc45c73f8023df/comments",
  "author": {
    "login": "farazs-github",
    "id": 57776434,
    "node_id": "MDQ6VXNlcjU3Nzc2NDM0",
    "avatar_url": "https://avatars.githubusercontent.com/u/57776434?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/farazs-github",
    "html_url": "https://github.com/farazs-github",
    "followers_url": "https://api.github.com/users/farazs-github/followers",
    "following_url": "https://api.github.com/users/farazs-github/following{/other_user}",
    "gists_url": "https://api.github.com/users/farazs-github/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/farazs-github/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/farazs-github/subscriptions",
    "organizations_url": "https://api.github.com/users/farazs-github/orgs",
    "repos_url": "https://api.github.com/users/farazs-github/repos",
    "events_url": "https://api.github.com/users/farazs-github/events{/privacy}",
    "received_events_url": "https://api.github.com/users/farazs-github/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "farazs-github",
    "id": 57776434,
    "node_id": "MDQ6VXNlcjU3Nzc2NDM0",
    "avatar_url": "https://avatars.githubusercontent.com/u/57776434?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/farazs-github",
    "html_url": "https://github.com/farazs-github",
    "followers_url": "https://api.github.com/users/farazs-github/followers",
    "following_url": "https://api.github.com/users/farazs-github/following{/other_user}",
    "gists_url": "https://api.github.com/users/farazs-github/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/farazs-github/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/farazs-github/subscriptions",
    "organizations_url": "https://api.github.com/users/farazs-github/orgs",
    "repos_url": "https://api.github.com/users/farazs-github/repos",
    "events_url": "https://api.github.com/users/farazs-github/events{/privacy}",
    "received_events_url": "https://api.github.com/users/farazs-github/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "be0d3bbbcdbdba83f74d8ad1be6c4c759255af0b",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/be0d3bbbcdbdba83f74d8ad1be6c4c759255af0b",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/be0d3bbbcdbdba83f74d8ad1be6c4c759255af0b"
    }
  ],
  "stats": {
    "total": 128,
    "additions": 124,
    "deletions": 4
  },
  "files": [
    {
      "sha": "e83a893b4e064d81a34e08d07a5074836515e40a",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 12,
      "deletions": 0,
      "changes": 12,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/41cee0897b670168e0d6f455c9bc45c73f8023df/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/41cee0897b670168e0d6f455c9bc45c73f8023df/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=41cee0897b670168e0d6f455c9bc45c73f8023df",
      "patch": "@@ -1,3 +1,15 @@\n+2019-05-06  Andrew Bennett  <andrew.bennett@imgtec.com>\n+\t    Faraz Shahbazker  <fshahbazker@wavecomp.com>\n+\n+\t* config/tc-mips.c (mips_set_ase): Handle ASE_EVA_R6.\n+\t(macro) <M_LLWPE_AB, M_SCWPE_AB>: New cases.\n+\t(mips_after_parse_args): Translate EVA to EVA_R6.\n+\t* testsuite/gas/mips/ase-errors-1.s: Add new instructions.\n+\t* testsuite/gas/mips/eva.s: Likewise.\n+\t* testsuite/gas/mips/ase-errors-1.l: Check errors for\n+\t new instructions.\n+\t* testsuite/gas/mips/mipsr6@eva.d: Check new test cases.\n+\n 2019-05-06  Alan Modra  <amodra@gmail.com>\n \n \t* symbols.c (symbol_relc_make_sym): Do not access sym->sy_value"
    },
    {
      "sha": "6a945e315685f1939b08bee6db032f13dd455c56",
      "filename": "gas/config/tc-mips.c",
      "status": "modified",
      "additions": 18,
      "deletions": 1,
      "changes": 19,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/41cee0897b670168e0d6f455c9bc45c73f8023df/gas/config/tc-mips.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/41cee0897b670168e0d6f455c9bc45c73f8023df/gas/config/tc-mips.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/config/tc-mips.c?ref=41cee0897b670168e0d6f455c9bc45c73f8023df",
      "patch": "@@ -2227,7 +2227,7 @@ mips_set_ase (const struct mips_ase *ase, struct mips_set_options *opts,\n \n   /* Clear combination ASE flags, which need to be recalculated based on\n      updated regular ASE settings.  */\n-  opts->ase &= ~(ASE_MIPS16E2_MT | ASE_XPA_VIRT);\n+  opts->ase &= ~(ASE_MIPS16E2_MT | ASE_XPA_VIRT | ASE_EVA_R6);\n \n   if (enabled_p)\n     opts->ase |= ase->flags;\n@@ -2246,6 +2246,15 @@ mips_set_ase (const struct mips_ase *ase, struct mips_set_options *opts,\n       mask |= ASE_MIPS16E2_MT;\n     }\n \n+  /* The EVA Extension has instructions which are only valid when the R6 ISA\n+     is enabled.  This sets the ASE_EVA_R6 flag when both EVA and R6 ISA are\n+     present.  */\n+  if (((opts->ase & ASE_EVA) != 0) && ISA_IS_R6 (opts->isa))\n+    {\n+      opts->ase |= ASE_EVA_R6;\n+      mask |= ASE_EVA_R6;\n+    }\n+\n   return mask;\n }\n \n@@ -12017,6 +12026,7 @@ macro (struct mips_cl_insn *ip, char *str)\n       goto ld;\n     case M_LLDP_AB:\n     case M_LLWP_AB:\n+    case M_LLWPE_AB:\n       s = ip->insn_mo->name;\n       fmt = \"t,d,s\";\n       ll_sc_paired = 1;\n@@ -12125,6 +12135,7 @@ macro (struct mips_cl_insn *ip, char *str)\n       goto ld_st;\n     case M_SCDP_AB:\n     case M_SCWP_AB:\n+    case M_SCWPE_AB:\n       s = ip->insn_mo->name;\n       fmt = \"t,d,s\";\n       ll_sc_paired = 1;\n@@ -15246,6 +15257,12 @@ mips_after_parse_args (void)\n   file_mips_opts.isa = arch_info->isa;\n   file_mips_opts.init_ase = arch_info->ase;\n \n+  /* The EVA Extension has instructions which are only valid when the R6 ISA\n+     is enabled.  This sets the ASE_EVA_R6 flag when both EVA and R6 ISA are\n+     present.  */\n+  if (((file_mips_opts.ase & ASE_EVA) != 0) && ISA_IS_R6 (file_mips_opts.isa))\n+    file_mips_opts.ase |= ASE_EVA_R6;\n+\n   /* Set up initial mips_opts state.  */\n   mips_opts = file_mips_opts;\n "
    },
    {
      "sha": "b51db4fa545fc28908c501c6505a8d4a51fdd7dd",
      "filename": "gas/testsuite/gas/mips/ase-errors-1.l",
      "status": "modified",
      "additions": 4,
      "deletions": 0,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/41cee0897b670168e0d6f455c9bc45c73f8023df/gas/testsuite/gas/mips/ase-errors-1.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/41cee0897b670168e0d6f455c9bc45c73f8023df/gas/testsuite/gas/mips/ase-errors-1.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/ase-errors-1.l?ref=41cee0897b670168e0d6f455c9bc45c73f8023df",
      "patch": "@@ -48,3 +48,7 @@\n .*:117: Warning: the `ginv' extension requires MIPS32 revision 6 or greater\n .*:120: Error: opcode not supported.* `ginvi \\$a0'\n # ----------------------------------------------------------------------------\n+.*:127: Error: opcode not supported .* `llwpe \\$2,\\$3,\\$4'\n+.*:128: Error: opcode not supported .* `scwpe \\$2,\\$3,\\$4'\n+.*:131: Error: opcode not supported .* `llwpe \\$2,\\$3,\\$4'\n+.*:132: Error: opcode not supported .* `scwpe \\$2,\\$3,\\$4'"
    },
    {
      "sha": "7deeea1df2612b9195c20e829b1e468cbec758c8",
      "filename": "gas/testsuite/gas/mips/ase-errors-1.s",
      "status": "modified",
      "additions": 12,
      "deletions": 0,
      "changes": 12,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/41cee0897b670168e0d6f455c9bc45c73f8023df/gas/testsuite/gas/mips/ase-errors-1.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/41cee0897b670168e0d6f455c9bc45c73f8023df/gas/testsuite/gas/mips/ase-errors-1.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/ase-errors-1.s?ref=41cee0897b670168e0d6f455c9bc45c73f8023df",
      "patch": "@@ -119,6 +119,18 @@\n \t.set noginv\n \tginvi $a0\t\t# ERROR: ginv not enabled\n \n+\t.set mips32r6\n+\t.set eva\n+\tllwpe\t$2, $3, $4\t# OK\n+\tscwpe\t$2, $3, $4\t# OK\n+\t.set noeva\n+\tllwpe\t$2, $3, $4\t# ERROR: eva not enabled\n+\tscwpe\t$2, $3, $4\t# ERROR: eva not enabled\n+\t.set mips32r5\n+\t.set eva\n+\tllwpe\t$2, $3, $4\t# ERROR: only avaialable on R6\n+\tscwpe\t$2, $3, $4\t# ERROR: only avaialable on R6\n+\n \t# There should be no errors after this.\n \t.set fp=32\n \t.set mips1"
    },
    {
      "sha": "a8a7c05d41a008961f7746d903036ac5648778bc",
      "filename": "gas/testsuite/gas/mips/eva.s",
      "status": "modified",
      "additions": 13,
      "deletions": 0,
      "changes": 13,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/41cee0897b670168e0d6f455c9bc45c73f8023df/gas/testsuite/gas/mips/eva.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/41cee0897b670168e0d6f455c9bc45c73f8023df/gas/testsuite/gas/mips/eva.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/eva.s?ref=41cee0897b670168e0d6f455c9bc45c73f8023df",
      "patch": "@@ -615,3 +615,16 @@ test_eva:\n \tprefe\t11,($12)\n \tprefe\t13,MYDATA\n \tprefe\t5,%lo(foo)($6)\n+\n+\t.ifdef r6\n+\tllwpe $2, $3, 0x1234\n+\tllwpe $2, $0, 0xabcd($0)\n+\tllwpe $0, $3, %lo(sync_mem)\n+\tllwpe $2, $2, 0xffffffff01234567($0)\n+\tllwpe $0, $0, sync_mem\n+\tscwpe $2, $3, 0x1234\n+\tscwpe $2, $0, 0xabcd($0)\n+\tscwpe $0, $3, %lo(sync_mem)\n+\tscwpe $2, $2, 0xffffffff01234567($0)\n+\tscwpe $0, $0, sync_mem\n+\t.endif"
    },
    {
      "sha": "4400f95d19332c8e9d319653c64df4fa99b77c39",
      "filename": "gas/testsuite/gas/mips/mipsr6@eva.d",
      "status": "modified",
      "additions": 32,
      "deletions": 0,
      "changes": 32,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/41cee0897b670168e0d6f455c9bc45c73f8023df/gas/testsuite/gas/mips/mipsr6@eva.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/41cee0897b670168e0d6f455c9bc45c73f8023df/gas/testsuite/gas/mips/mipsr6@eva.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mipsr6@eva.d?ref=41cee0897b670168e0d6f455c9bc45c73f8023df",
      "patch": "@@ -949,4 +949,36 @@ Disassembly of section \\.text:\n [ 0-9a-f]+:\t24c10000 \taddiu\t\\$1,\\$6,0\n \t\t\t[ 0-9a-f]+: R_MIPS_LO16\tfoo\n [ 0-9a-f]+:\t7c250023 \tprefe\t0x5,0\\(\\$1\\)\n+[ 0-9a-f]+:\t24021234 \tli\t\\$2,4660\n+[ 0-9a-f]+:\t7c42186e \tllwpe\t\\$2,\\$3,\\$2\n+[ 0-9a-f]+:\t3c020001 \tlui\t\\$2,0x1\n+[ 0-9a-f]+:\t2442abcd \taddiu\t\\$2,\\$2,-21555\n+[ 0-9a-f]+:\t7c42006e \tllwpe\t\\$2,\\$0,\\$2\n+[ 0-9a-f]+:\t24030000 \tli\t\\$3,0\n+\t\t\t[0-9a-f]+: R_MIPS_LO16\tsync_mem\n+[ 0-9a-f]+:\t7c60186e \tllwpe\t\\$0,\\$3,\\$3\n+[ 0-9a-f]+:\t3c020123 \tlui\t\\$2,0x123\n+[ 0-9a-f]+:\t24424567 \taddiu\t\\$2,\\$2,17767\n+[ 0-9a-f]+:\t7c42106e \tllwpe\t\\$2,\\$2,\\$2\n+[ 0-9a-f]+:\t3c010000 \tlui\t\\$1,0x0\n+\t\t\t[0-9a-f]+: R_MIPS_HI16\tsync_mem\n+[ 0-9a-f]+:\t24210000 \taddiu\t\\$1,\\$1,0\n+\t\t\t[0-9a-f]+: R_MIPS_LO16\tsync_mem\n+[ 0-9a-f]+:\t7c20006e \tllwpe\t\\$0,\\$0,\\$1\n+[ 0-9a-f]+:\t24011234 \tli\t\\$1,4660\n+[ 0-9a-f]+:\t7c22185e \tscwpe\t\\$2,\\$3,\\$1\n+[ 0-9a-f]+:\t3c010001 \tlui\t\\$1,0x1\n+[ 0-9a-f]+:\t2421abcd \taddiu\t\\$1,\\$1,-21555\n+[ 0-9a-f]+:\t7c22005e \tscwpe\t\\$2,\\$0,\\$1\n+[ 0-9a-f]+:\t24010000 \tli\t\\$1,0\n+\t\t\t[0-9a-f]+: R_MIPS_LO16\tsync_mem\n+[ 0-9a-f]+:\t7c20185e \tscwpe\t\\$0,\\$3,\\$1\n+[ 0-9a-f]+:\t3c010123 \tlui\t\\$1,0x123\n+[ 0-9a-f]+:\t24214567 \taddiu\t\\$1,\\$1,17767\n+[ 0-9a-f]+:\t7c22105e \tscwpe\t\\$2,\\$2,\\$1\n+[ 0-9a-f]+:\t3c010000 \tlui\t\\$1,0x0\n+\t\t\t[0-9a-f]+: R_MIPS_HI16\tsync_mem\n+[ 0-9a-f]+:\t24210000 \taddiu\t\\$1,\\$1,0\n+\t\t\t[0-9a-f]+: R_MIPS_LO16\tsync_mem\n+[ 0-9a-f]+:\t7c20005e \tscwpe\t\\$0,\\$0,\\$1\n #pass"
    },
    {
      "sha": "cab641891f15c99cf5c62debdfe06475525a14cf",
      "filename": "include/ChangeLog",
      "status": "modified",
      "additions": 6,
      "deletions": 0,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/41cee0897b670168e0d6f455c9bc45c73f8023df/include/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/41cee0897b670168e0d6f455c9bc45c73f8023df/include/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/include/ChangeLog?ref=41cee0897b670168e0d6f455c9bc45c73f8023df",
      "patch": "@@ -1,3 +1,9 @@\n+2019-05-06  Andrew Bennett  <andrew.bennett@imgtec.com>\n+\t    Faraz Shahbazker  <fshahbazker@wavecomp.com>\n+\n+\t* opcode/mips.h (ASE_EVA_R6): New macro.\n+\t(M_LLWPE_AB, M_SCWPE_AB): New enum values.\n+\n 2019-05-01  Sudakshina Das  <sudi.das@arm.com>\n \n \t* opcode/aarch64.h (AARCH64_FEATURE_TME): New."
    },
    {
      "sha": "5cba8fb266f5e1edf723344804f2cd39a6c75d7c",
      "filename": "include/opcode/mips.h",
      "status": "modified",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/41cee0897b670168e0d6f455c9bc45c73f8023df/include/opcode/mips.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/41cee0897b670168e0d6f455c9bc45c73f8023df/include/opcode/mips.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/include/opcode/mips.h?ref=41cee0897b670168e0d6f455c9bc45c73f8023df",
      "patch": "@@ -1308,6 +1308,9 @@ static const unsigned int mips_isa_table[] = {\n #define ASE_LOONGSON_EXT\t0x00800000\n /* Loongson EXTensions R2 (EXT2) instructions.  */\n #define ASE_LOONGSON_EXT2\t0x01000000\n+/* The Enhanced VA Scheme (EVA) extension has instructions which are\n+   only valid for the R6 ISA.  */\n+#define ASE_EVA_R6\t\t0x02000000\n \n /* MIPS ISA defines, use instead of hardcoding ISA level.  */\n \n@@ -1631,6 +1634,7 @@ enum\n   M_LLDP_AB,\n   M_LLE_AB,\n   M_LLWP_AB,\n+  M_LLWPE_AB,\n   M_LQ_AB,\n   M_LW_AB,\n   M_LWE_AB,\n@@ -1684,6 +1688,7 @@ enum\n   M_SCDP_AB,\n   M_SCE_AB,\n   M_SCWP_AB,\n+  M_SCWPE_AB,\n   M_SD_AB,\n   M_SDC1_AB,\n   M_SDC2_AB,"
    },
    {
      "sha": "6c4d1d95d2b8330f86fc14c2074a900bc84cbe65",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 10,
      "deletions": 0,
      "changes": 10,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/41cee0897b670168e0d6f455c9bc45c73f8023df/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/41cee0897b670168e0d6f455c9bc45c73f8023df/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=41cee0897b670168e0d6f455c9bc45c73f8023df",
      "patch": "@@ -1,3 +1,13 @@\n+2019-05-06  Andrew Bennett  <andrew.bennett@imgtec.com>\n+\t    Faraz Shahbazker  <fshahbazker@wavecomp.com>\n+\n+\t* mips-dis.c (mips_calculate_combination_ases): Add ISA\n+\targument and set ASE_EVA_R6 appropriately.\n+\t(set_default_mips_dis_options): Pass ISA to above.\n+\t(parse_mips_dis_option): Likewise.\n+\t* mips-opc.c (EVAR6): New macro.\n+\t(mips_builtin_opcodes): Add llwpe, scwpe.\n+\n 2019-05-01  Sudakshina Das  <sudi.das@arm.com>\n \n \t* aarch64-asm-2.c: Regenerated."
    },
    {
      "sha": "5bf33d9f8fddaa45cf389990f2d3ab1bc9ef13f2",
      "filename": "opcodes/mips-dis.c",
      "status": "modified",
      "additions": 7,
      "deletions": 3,
      "changes": 10,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/41cee0897b670168e0d6f455c9bc45c73f8023df/opcodes/mips-dis.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/41cee0897b670168e0d6f455c9bc45c73f8023df/opcodes/mips-dis.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/mips-dis.c?ref=41cee0897b670168e0d6f455c9bc45c73f8023df",
      "patch": "@@ -829,14 +829,18 @@ mips_convert_abiflags_ases (unsigned long afl_ases)\n /* Calculate combination ASE flags from regular ASE flags.  */\n \n static unsigned long\n-mips_calculate_combination_ases (unsigned long opcode_ases)\n+mips_calculate_combination_ases (int opcode_isa, unsigned long opcode_ases)\n {\n   unsigned long combination_ases = 0;\n \n   if ((opcode_ases & (ASE_XPA | ASE_VIRT)) == (ASE_XPA | ASE_VIRT))\n     combination_ases |= ASE_XPA_VIRT;\n   if ((opcode_ases & (ASE_MIPS16E2 | ASE_MT)) == (ASE_MIPS16E2 | ASE_MT))\n     combination_ases |= ASE_MIPS16E2_MT;\n+  if ((opcode_ases & ASE_EVA)\n+      && ((opcode_isa & INSN_ISA_MASK) == ISA_MIPS64R6\n+\t  || (opcode_isa & INSN_ISA_MASK) == ISA_MIPS32R6))\n+    combination_ases |= ASE_EVA_R6;\n   return combination_ases;\n }\n \n@@ -909,7 +913,7 @@ set_default_mips_dis_options (struct disassemble_info *info)\n \tmips_ase |= ASE_MDMX;\n     }\n #endif\n-  mips_ase |= mips_calculate_combination_ases (mips_ase);\n+  mips_ase |= mips_calculate_combination_ases (mips_isa, mips_ase);\n }\n \n /* Parse an ASE disassembler option and set the corresponding global\n@@ -997,7 +1001,7 @@ parse_mips_dis_option (const char *option, unsigned int len)\n \n   if (parse_mips_ase_option (option))\n     {\n-      mips_ase |= mips_calculate_combination_ases (mips_ase);\n+      mips_ase |= mips_calculate_combination_ases (mips_isa, mips_ase);\n       return;\n     }\n "
    },
    {
      "sha": "64b13c801f2cc55990dd35c00285d6ac4c59c729",
      "filename": "opcodes/mips-opc.c",
      "status": "modified",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/41cee0897b670168e0d6f455c9bc45c73f8023df/opcodes/mips-opc.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/41cee0897b670168e0d6f455c9bc45c73f8023df/opcodes/mips-opc.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/mips-opc.c?ref=41cee0897b670168e0d6f455c9bc45c73f8023df",
      "patch": "@@ -392,6 +392,7 @@ decode_mips_operand (const char *p)\n \n /* MIPS Enhanced VA Scheme.  */\n #define EVA\tASE_EVA\n+#define EVAR6\tASE_EVA_R6\n \n /* TLB invalidate instruction support.  */\n #define TLBINV\tASE_EVA\n@@ -2638,6 +2639,8 @@ const struct mips_opcode mips_builtin_opcodes[] =\n {\"lhe\",\t\t\t\"t,A(b)\",\t0,    (int) M_LHE_AB,\tINSN_MACRO,\t\t0,\t\t0,\t\tEVA,\t0 },\n {\"lle\",\t\t\t\"t,+j(b)\",\t0x7c00002e, 0xfc00007f, WR_1|RD_3|LM,\t\t0,\t\t0,\t\tEVA,\t0 },\n {\"lle\",\t\t\t\"t,A(b)\",\t0,    (int) M_LLE_AB,\tINSN_MACRO,\t\t0,\t\t0,\t\tEVA,\t0 },\n+{\"llwpe\",\t\t\"t,d,s\",\t0x7c00006e, 0xfc0007ff,\tWR_1|WR_2|RD_3|LM,\t0,\t\t0,\t\tEVAR6,\t0 },\n+{\"llwpe\",\t\t\"t,d,A(b)\",\t0,    (int) M_LLWPE_AB,\tINSN_MACRO,\t\t0,\t\t0,\t\tEVAR6,\t0 },\n {\"lwe\",\t\t\t\"t,+j(b)\",\t0x7c00002f, 0xfc00007f, WR_1|RD_3|LM,\t\t0,\t\t0,\t\tEVA,\t0 },\n {\"lwe\",\t\t\t\"t,A(b)\",\t0,    (int) M_LWE_AB,\tINSN_MACRO,\t\t0,\t\t0,\t\tEVA,\t0 },\n {\"lwle\",\t\t\"t,+j(b)\",\t0x7c000019, 0xfc00007f, WR_1|RD_3|LM,\t\t0,\t\t0,\t\tEVA,\tI37 },\n@@ -2648,6 +2651,8 @@ const struct mips_opcode mips_builtin_opcodes[] =\n {\"sbe\",\t\t\t\"t,A(b)\",\t0,    (int) M_SBE_AB,\tINSN_MACRO,\t\t0,\t\t0,\t\tEVA,\t0 },\n {\"sce\",\t\t\t\"t,+j(b)\",\t0x7c00001e, 0xfc00007f, MOD_1|RD_3|SM,\t\t0,\t\t0,\t\tEVA,\t0 },\n {\"sce\",\t\t\t\"t,A(b)\",\t0,    (int) M_SCE_AB,\tINSN_MACRO,\t\t0,\t\t0,\t\tEVA,\t0 },\n+{\"scwpe\",\t\t\"t,d,s\",\t0x7c00005e, 0xfc0007ff,\tMOD_1|RD_2|RD_3|SM,\t0,\t\t0,\t\tEVAR6,\t0 },\n+{\"scwpe\",\t\t\"t,d,A(b)\",\t0,    (int) M_SCWPE_AB,\tINSN_MACRO,\t\t0,\t\t0,\t\tEVAR6,\t0 },\n {\"she\",\t\t\t\"t,+j(b)\",\t0x7c00001d, 0xfc00007f, RD_1|RD_3|SM,\t\t0,\t\t0,\t\tEVA,\t0 },\n {\"she\",\t\t\t\"t,A(b)\",\t0,    (int) M_SHE_AB,\tINSN_MACRO,\t\t0,\t\t0,\t\tEVA,\t0 },\n {\"swe\",\t\t\t\"t,+j(b)\",\t0x7c00001f, 0xfc00007f, RD_1|RD_3|SM,\t\t0,\t\t0,\t\tEVA,\t0 },"
    }
  ]
}