# ECSE6680-VLSI-Spring2025
- FIR design is in [FIR_filter](./FIR_filter/)
- Final project is in [Final_Project](./Final_Project/)